repo_name
stringlengths
6
79
path
stringlengths
6
236
copies
int64
1
472
size
int64
137
1.04M
content
stringlengths
137
1.04M
license
stringclasses
15 values
hash
stringlengths
32
32
alpha_frac
float64
0.25
0.96
ratio
float64
1.51
17.5
autogenerated
bool
1 class
config_or_test
bool
2 classes
has_no_keywords
bool
1 class
has_few_assignments
bool
1 class
jairov4/accel-oil
solution_spartan6/syn/vhdl/nfa_accept_samples_generic_hw_add_14ns_14ns_14_4.vhd
3
9,512
-- ============================================================== -- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC -- Version: 2013.4 -- Copyright (C) 2013 Xilinx Inc. All rights reserved. -- -- ============================================================== library IEEE; use IEEE.std_logic_1164.all; use ieee.std_logic_arith.all; entity nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4 is port ( clk: in std_logic; reset: in std_logic; ce: in std_logic; a: in std_logic_vector(13 downto 0); b: in std_logic_vector(13 downto 0); s: out std_logic_vector(13 downto 0)); end entity; architecture behav of nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4 is component nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4_fadder is port ( faa : IN STD_LOGIC_VECTOR (4-1 downto 0); fab : IN STD_LOGIC_VECTOR (4-1 downto 0); facin : IN STD_LOGIC_VECTOR (0 downto 0); fas : OUT STD_LOGIC_VECTOR (4-1 downto 0); facout : OUT STD_LOGIC_VECTOR (0 downto 0)); end component; component nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4_fadder_f is port ( faa : IN STD_LOGIC_VECTOR (2-1 downto 0); fab : IN STD_LOGIC_VECTOR (2-1 downto 0); facin : IN STD_LOGIC_VECTOR (0 downto 0); fas : OUT STD_LOGIC_VECTOR (2-1 downto 0); facout : OUT STD_LOGIC_VECTOR (0 downto 0)); end component; -- ---- register and wire type variables list here ---- -- wire for the primary inputs signal a_reg : std_logic_vector(13 downto 0); signal b_reg : std_logic_vector(13 downto 0); -- wires for each small adder signal a0_cb : std_logic_vector(3 downto 0); signal b0_cb : std_logic_vector(3 downto 0); signal a1_cb : std_logic_vector(7 downto 4); signal b1_cb : std_logic_vector(7 downto 4); signal a2_cb : std_logic_vector(11 downto 8); signal b2_cb : std_logic_vector(11 downto 8); signal a3_cb : std_logic_vector(13 downto 12); signal b3_cb : std_logic_vector(13 downto 12); -- registers for input register array type ramtypei0 is array (0 downto 0) of std_logic_vector(3 downto 0); signal a1_cb_regi1 : ramtypei0; signal b1_cb_regi1 : ramtypei0; type ramtypei1 is array (1 downto 0) of std_logic_vector(3 downto 0); signal a2_cb_regi2 : ramtypei1; signal b2_cb_regi2 : ramtypei1; type ramtypei2 is array (2 downto 0) of std_logic_vector(1 downto 0); signal a3_cb_regi3 : ramtypei2; signal b3_cb_regi3 : ramtypei2; -- wires for each full adder sum signal fas : std_logic_vector(13 downto 0); -- wires and register for carry out bit signal faccout_ini : std_logic_vector (0 downto 0); signal faccout0_co0 : std_logic_vector (0 downto 0); signal faccout1_co1 : std_logic_vector (0 downto 0); signal faccout2_co2 : std_logic_vector (0 downto 0); signal faccout3_co3 : std_logic_vector (0 downto 0); signal faccout0_co0_reg : std_logic_vector (0 downto 0); signal faccout1_co1_reg : std_logic_vector (0 downto 0); signal faccout2_co2_reg : std_logic_vector (0 downto 0); -- registers for output register array type ramtypeo2 is array (2 downto 0) of std_logic_vector(3 downto 0); signal s0_ca_rego0 : ramtypeo2; type ramtypeo1 is array (1 downto 0) of std_logic_vector(3 downto 0); signal s1_ca_rego1 : ramtypeo1; type ramtypeo0 is array (0 downto 0) of std_logic_vector(3 downto 0); signal s2_ca_rego2 : ramtypeo0; -- wire for the temporary output signal s_tmp : std_logic_vector(13 downto 0); -- ---- RTL code for assignment statements/always blocks/module instantiations here ---- begin a_reg <= a; b_reg <= b; -- small adder input assigments a0_cb <= a_reg(3 downto 0); b0_cb <= b_reg(3 downto 0); a1_cb <= a_reg(7 downto 4); b1_cb <= b_reg(7 downto 4); a2_cb <= a_reg(11 downto 8); b2_cb <= b_reg(11 downto 8); a3_cb <= a_reg(13 downto 12); b3_cb <= b_reg(13 downto 12); -- input register array process (clk) begin if (clk'event and clk='1') then if (ce='1') then a1_cb_regi1 (0) <= a1_cb; b1_cb_regi1 (0) <= b1_cb; a2_cb_regi2 (0) <= a2_cb; b2_cb_regi2 (0) <= b2_cb; a3_cb_regi3 (0) <= a3_cb; b3_cb_regi3 (0) <= b3_cb; a2_cb_regi2 (1) <= a2_cb_regi2 (0); b2_cb_regi2 (1) <= b2_cb_regi2 (0); a3_cb_regi3 (1) <= a3_cb_regi3 (0); b3_cb_regi3 (1) <= b3_cb_regi3 (0); a3_cb_regi3 (2) <= a3_cb_regi3 (1); b3_cb_regi3 (2) <= b3_cb_regi3 (1); end if; end if; end process; -- carry out bit processing process (clk) begin if (clk'event and clk='1') then if (ce='1') then faccout0_co0_reg <= faccout0_co0; faccout1_co1_reg <= faccout1_co1; faccout2_co2_reg <= faccout2_co2; end if; end if; end process; -- small adder generation u0 : nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4_fadder port map (faa => a0_cb, fab => b0_cb, facin => faccout_ini, fas => fas(3 downto 0), facout => faccout0_co0); u1 : nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4_fadder port map (faa => a1_cb_regi1(0), fab => b1_cb_regi1(0), facin => faccout0_co0_reg, fas => fas(7 downto 4), facout => faccout1_co1); u2 : nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4_fadder port map (faa => a2_cb_regi2(1), fab => b2_cb_regi2(1), facin => faccout1_co1_reg, fas => fas(11 downto 8), facout => faccout2_co2); u3 : nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4_fadder_f port map (faa => a3_cb_regi3(2), fab => b3_cb_regi3(2), facin => faccout2_co2_reg, fas => fas(13 downto 12), facout => faccout3_co3); faccout_ini <= "0"; -- output register array process (clk) begin if (clk'event and clk='1') then if (ce='1') then s0_ca_rego0 (0) <= fas(3 downto 0); s1_ca_rego1 (0) <= fas(7 downto 4); s2_ca_rego2 (0) <= fas(11 downto 8); s0_ca_rego0 (1) <= s0_ca_rego0 (0); s0_ca_rego0 (2) <= s0_ca_rego0 (1); s1_ca_rego1 (1) <= s1_ca_rego1 (0); end if; end if; end process; -- get the s_tmp, assign it to the primary output s_tmp(3 downto 0) <= s0_ca_rego0(2); s_tmp(7 downto 4) <= s1_ca_rego1(1); s_tmp(11 downto 8) <= s2_ca_rego2(0); s_tmp(13 downto 12) <= fas(13 downto 12); s <= s_tmp; end architecture; -- short adder library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all; entity nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4_fadder is generic(N : natural :=4); port ( faa : IN STD_LOGIC_VECTOR (N-1 downto 0); fab : IN STD_LOGIC_VECTOR (N-1 downto 0); facin : IN STD_LOGIC_VECTOR (0 downto 0); fas : OUT STD_LOGIC_VECTOR (N-1 downto 0); facout : OUT STD_LOGIC_VECTOR (0 downto 0)); end; architecture behav of nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4_fadder is signal tmp : STD_LOGIC_VECTOR (N downto 0); begin tmp <= std_logic_vector(unsigned(std_logic_vector(unsigned(std_logic_vector(resize(unsigned(faa),N+1))) + unsigned(fab))) + unsigned(facin)); fas <= tmp(N-1 downto 0 ); facout <= tmp(N downto N); end behav; -- the final stage short adder library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all; entity nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4_fadder_f is generic(N : natural :=2); port ( faa : IN STD_LOGIC_VECTOR (N-1 downto 0); fab : IN STD_LOGIC_VECTOR (N-1 downto 0); facin : IN STD_LOGIC_VECTOR (0 downto 0); fas : OUT STD_LOGIC_VECTOR (N-1 downto 0); facout : OUT STD_LOGIC_VECTOR (0 downto 0)); end; architecture behav of nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4_fadder_f is signal tmp : STD_LOGIC_VECTOR (N downto 0); begin tmp <= std_logic_vector(unsigned(std_logic_vector(unsigned(std_logic_vector(resize(unsigned(faa),N+1))) + unsigned(fab))) + unsigned(facin)); fas <= tmp(N-1 downto 0 ); facout <= tmp(N downto N); end behav; Library IEEE; use IEEE.std_logic_1164.all; entity nfa_accept_samples_generic_hw_add_14ns_14ns_14_4 is generic ( ID : INTEGER; NUM_STAGE : INTEGER; din0_WIDTH : INTEGER; din1_WIDTH : INTEGER; dout_WIDTH : INTEGER); port ( clk : IN STD_LOGIC; reset : IN STD_LOGIC; ce : IN STD_LOGIC; din0 : IN STD_LOGIC_VECTOR(din0_WIDTH - 1 DOWNTO 0); din1 : IN STD_LOGIC_VECTOR(din1_WIDTH - 1 DOWNTO 0); dout : OUT STD_LOGIC_VECTOR(dout_WIDTH - 1 DOWNTO 0)); end entity; architecture arch of nfa_accept_samples_generic_hw_add_14ns_14ns_14_4 is component nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4 is port ( clk : IN STD_LOGIC; reset : IN STD_LOGIC; ce : IN STD_LOGIC; a : IN STD_LOGIC_VECTOR; b : IN STD_LOGIC_VECTOR; s : OUT STD_LOGIC_VECTOR); end component; begin nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4_U : component nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4 port map ( clk => clk, reset => reset, ce => ce, a => din0, b => din1, s => dout); end architecture;
lgpl-3.0
ff1db8af914856a76f0a01cbf1f2078e
0.608705
2.867651
false
false
false
false
jairov4/accel-oil
impl/impl_test_pcie/hdl/system_ac0_mb_bridge_wrapper.vhd
1
11,046
------------------------------------------------------------------------------- -- system_ac0_mb_bridge_wrapper.vhd ------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; library plbv46_plbv46_bridge_v1_04_a; use plbv46_plbv46_bridge_v1_04_a.all; entity system_ac0_mb_bridge_wrapper is port ( SPLB_Clk : in std_logic; SPLB_Rst : in std_logic; IP2INTC_Irpt : out std_logic; PLB_ABus : in std_logic_vector(0 to 31); PLB_UABus : in std_logic_vector(0 to 31); PLB_PAValid : in std_logic; PLB_SAValid : in std_logic; PLB_rdPrim : in std_logic; PLB_wrPrim : in std_logic; PLB_masterID : in std_logic_vector(0 to 3); PLB_abort : in std_logic; PLB_busLock : in std_logic; PLB_RNW : in std_logic; PLB_BE : in std_logic_vector(0 to 7); PLB_MSize : in std_logic_vector(0 to 1); PLB_size : in std_logic_vector(0 to 3); PLB_type : in std_logic_vector(0 to 2); PLB_lockErr : in std_logic; PLB_wrDBus : in std_logic_vector(0 to 63); PLB_wrBurst : in std_logic; PLB_rdBurst : in std_logic; PLB_wrPendReq : in std_logic; PLB_rdPendReq : in std_logic; PLB_wrPendPri : in std_logic_vector(0 to 1); PLB_rdPendPri : in std_logic_vector(0 to 1); PLB_reqPri : in std_logic_vector(0 to 1); PLB_TAttribute : in std_logic_vector(0 to 15); Sl_addrAck : out std_logic; Sl_SSize : out std_logic_vector(0 to 1); Sl_wait : out std_logic; Sl_rearbitrate : out std_logic; Sl_wrDAck : out std_logic; Sl_wrComp : out std_logic; Sl_wrBTerm : out std_logic; Sl_rdDBus : out std_logic_vector(0 to 63); Sl_rdWdAddr : out std_logic_vector(0 to 3); Sl_rdDAck : out std_logic; Sl_rdComp : out std_logic; Sl_rdBTerm : out std_logic; Sl_MBusy : out std_logic_vector(0 to 14); Sl_MWrErr : out std_logic_vector(0 to 14); Sl_MRdErr : out std_logic_vector(0 to 14); Sl_MIRQ : out std_logic_vector(0 to 14); MPLB_Clk : in std_logic; MPLB_Rst : in std_logic; M_request : out std_logic; M_priority : out std_logic_vector(0 to 1); M_busLock : out std_logic; M_RNW : out std_logic; M_BE : out std_logic_vector(0 to 7); M_MSize : out std_logic_vector(0 to 1); M_size : out std_logic_vector(0 to 3); M_type : out std_logic_vector(0 to 2); M_ABus : out std_logic_vector(0 to 31); M_wrBurst : out std_logic; M_rdBurst : out std_logic; M_wrDBus : out std_logic_vector(0 to 63); PLB_MAddrAck : in std_logic; PLB_MSSize : in std_logic_vector(0 to 1); PLB_MRearbitrate : in std_logic; PLB_MTimeout : in std_logic; PLB_MRdErr : in std_logic; PLB_MWrErr : in std_logic; PLB_MRdDBus : in std_logic_vector(0 to 63); PLB_MRdDAck : in std_logic; PLB_MRdBTerm : in std_logic; PLB_MWrDAck : in std_logic; PLB_MWrBTerm : in std_logic; M_TAttribute : out std_logic_vector(0 to 15); M_lockErr : out std_logic; M_abort : out std_logic; M_UABus : out std_logic_vector(0 to 31); PLB_MBusy : in std_logic; PLB_MIRQ : in std_logic; PLB_MRdWdAddr : in std_logic_vector(0 to 3) ); attribute x_core_info : STRING; attribute x_core_info of system_ac0_mb_bridge_wrapper : entity is "plbv46_plbv46_bridge_v1_04_a"; end system_ac0_mb_bridge_wrapper; architecture STRUCTURE of system_ac0_mb_bridge_wrapper is component plbv46_plbv46_bridge is generic ( C_NUM_ADDR_RNG : INTEGER; C_BRIDGE_BASEADDR : std_logic_vector; C_BRIDGE_HIGHADDR : std_logic_vector; C_RNG0_BASEADDR : std_logic_vector; C_RNG0_HIGHADDR : std_logic_vector; C_RNG1_BASEADDR : std_logic_vector; C_RNG1_HIGHADDR : std_logic_vector; C_RNG2_BASEADDR : std_logic_vector; C_RNG2_HIGHADDR : std_logic_vector; C_RNG3_BASEADDR : std_logic_vector; C_RNG3_HIGHADDR : std_logic_vector; C_SPLB_P2P : INTEGER; C_SPLB_MID_WIDTH : INTEGER; C_SPLB_NUM_MASTERS : INTEGER; C_SPLB_SMALLEST_MASTER : INTEGER; C_SPLB_BIGGEST_MASTER : INTEGER; C_SPLB_AWIDTH : INTEGER; C_SPLB_DWIDTH : INTEGER; C_MPLB_AWIDTH : INTEGER; C_MPLB_DWIDTH : INTEGER; C_SPLB_NATIVE_DWIDTH : INTEGER; C_MPLB_NATIVE_DWIDTH : INTEGER; C_MPLB_SMALLEST_SLAVE : INTEGER; C_BUS_CLOCK_RATIO : INTEGER; C_PREFETCH_TIMEOUT : INTEGER; C_FAMILY : STRING ); port ( SPLB_Clk : in std_logic; SPLB_Rst : in std_logic; IP2INTC_Irpt : out std_logic; PLB_ABus : in std_logic_vector(0 to C_SPLB_AWIDTH-1); PLB_UABus : in std_logic_vector(0 to C_SPLB_AWIDTH-1); PLB_PAValid : in std_logic; PLB_SAValid : in std_logic; PLB_rdPrim : in std_logic; PLB_wrPrim : in std_logic; PLB_masterID : in std_logic_vector(0 to (C_SPLB_MID_WIDTH-1)); PLB_abort : in std_logic; PLB_busLock : in std_logic; PLB_RNW : in std_logic; PLB_BE : in std_logic_vector(0 to ((C_SPLB_DWIDTH/8)-1)); PLB_MSize : in std_logic_vector(0 to 1); PLB_size : in std_logic_vector(0 to 3); PLB_type : in std_logic_vector(0 to 2); PLB_lockErr : in std_logic; PLB_wrDBus : in std_logic_vector(0 to (C_SPLB_DWIDTH-1)); PLB_wrBurst : in std_logic; PLB_rdBurst : in std_logic; PLB_wrPendReq : in std_logic; PLB_rdPendReq : in std_logic; PLB_wrPendPri : in std_logic_vector(0 to 1); PLB_rdPendPri : in std_logic_vector(0 to 1); PLB_reqPri : in std_logic_vector(0 to 1); PLB_TAttribute : in std_logic_vector(0 to 15); Sl_addrAck : out std_logic; Sl_SSize : out std_logic_vector(0 to 1); Sl_wait : out std_logic; Sl_rearbitrate : out std_logic; Sl_wrDAck : out std_logic; Sl_wrComp : out std_logic; Sl_wrBTerm : out std_logic; Sl_rdDBus : out std_logic_vector(0 to (C_SPLB_DWIDTH-1)); Sl_rdWdAddr : out std_logic_vector(0 to 3); Sl_rdDAck : out std_logic; Sl_rdComp : out std_logic; Sl_rdBTerm : out std_logic; Sl_MBusy : out std_logic_vector(0 to (C_SPLB_NUM_MASTERS-1)); Sl_MWrErr : out std_logic_vector(0 to (C_SPLB_NUM_MASTERS-1)); Sl_MRdErr : out std_logic_vector(0 to (C_SPLB_NUM_MASTERS-1)); Sl_MIRQ : out std_logic_vector(0 to (C_SPLB_NUM_MASTERS-1)); MPLB_Clk : in std_logic; MPLB_Rst : in std_logic; M_request : out std_logic; M_priority : out std_logic_vector(0 to 1); M_busLock : out std_logic; M_RNW : out std_logic; M_BE : out std_logic_vector(0 to ((C_MPLB_DWIDTH/8)-1)); M_MSize : out std_logic_vector(0 to 1); M_size : out std_logic_vector(0 to 3); M_type : out std_logic_vector(0 to 2); M_ABus : out std_logic_vector(0 to C_MPLB_AWIDTH-1); M_wrBurst : out std_logic; M_rdBurst : out std_logic; M_wrDBus : out std_logic_vector(0 to (C_MPLB_DWIDTH-1)); PLB_MAddrAck : in std_logic; PLB_MSSize : in std_logic_vector(0 to 1); PLB_MRearbitrate : in std_logic; PLB_MTimeout : in std_logic; PLB_MRdErr : in std_logic; PLB_MWrErr : in std_logic; PLB_MRdDBus : in std_logic_vector(0 to (C_MPLB_DWIDTH-1)); PLB_MRdDAck : in std_logic; PLB_MRdBTerm : in std_logic; PLB_MWrDAck : in std_logic; PLB_MWrBTerm : in std_logic; M_TAttribute : out std_logic_vector(0 to 15); M_lockErr : out std_logic; M_abort : out std_logic; M_UABus : out std_logic_vector(0 to C_MPLB_AWIDTH-1); PLB_MBusy : in std_logic; PLB_MIRQ : in std_logic; PLB_MRdWdAddr : in std_logic_vector(0 to 3) ); end component; begin ac0_mb_bridge : plbv46_plbv46_bridge generic map ( C_NUM_ADDR_RNG => 1, C_BRIDGE_BASEADDR => X"00000000", C_BRIDGE_HIGHADDR => X"FFFFFFFF", C_RNG0_BASEADDR => X"00000000", C_RNG0_HIGHADDR => X"FFFFFFFF", C_RNG1_BASEADDR => X"ffffffff", C_RNG1_HIGHADDR => X"00000000", C_RNG2_BASEADDR => X"ffffffff", C_RNG2_HIGHADDR => X"00000000", C_RNG3_BASEADDR => X"ffffffff", C_RNG3_HIGHADDR => X"00000000", C_SPLB_P2P => 0, C_SPLB_MID_WIDTH => 4, C_SPLB_NUM_MASTERS => 15, C_SPLB_SMALLEST_MASTER => 64, C_SPLB_BIGGEST_MASTER => 32, C_SPLB_AWIDTH => 32, C_SPLB_DWIDTH => 64, C_MPLB_AWIDTH => 32, C_MPLB_DWIDTH => 64, C_SPLB_NATIVE_DWIDTH => 32, C_MPLB_NATIVE_DWIDTH => 32, C_MPLB_SMALLEST_SLAVE => 32, C_BUS_CLOCK_RATIO => 1, C_PREFETCH_TIMEOUT => 10, C_FAMILY => "virtex5" ) port map ( SPLB_Clk => SPLB_Clk, SPLB_Rst => SPLB_Rst, IP2INTC_Irpt => IP2INTC_Irpt, PLB_ABus => PLB_ABus, PLB_UABus => PLB_UABus, PLB_PAValid => PLB_PAValid, PLB_SAValid => PLB_SAValid, PLB_rdPrim => PLB_rdPrim, PLB_wrPrim => PLB_wrPrim, PLB_masterID => PLB_masterID, PLB_abort => PLB_abort, PLB_busLock => PLB_busLock, PLB_RNW => PLB_RNW, PLB_BE => PLB_BE, PLB_MSize => PLB_MSize, PLB_size => PLB_size, PLB_type => PLB_type, PLB_lockErr => PLB_lockErr, PLB_wrDBus => PLB_wrDBus, PLB_wrBurst => PLB_wrBurst, PLB_rdBurst => PLB_rdBurst, PLB_wrPendReq => PLB_wrPendReq, PLB_rdPendReq => PLB_rdPendReq, PLB_wrPendPri => PLB_wrPendPri, PLB_rdPendPri => PLB_rdPendPri, PLB_reqPri => PLB_reqPri, PLB_TAttribute => PLB_TAttribute, Sl_addrAck => Sl_addrAck, Sl_SSize => Sl_SSize, Sl_wait => Sl_wait, Sl_rearbitrate => Sl_rearbitrate, Sl_wrDAck => Sl_wrDAck, Sl_wrComp => Sl_wrComp, Sl_wrBTerm => Sl_wrBTerm, Sl_rdDBus => Sl_rdDBus, Sl_rdWdAddr => Sl_rdWdAddr, Sl_rdDAck => Sl_rdDAck, Sl_rdComp => Sl_rdComp, Sl_rdBTerm => Sl_rdBTerm, Sl_MBusy => Sl_MBusy, Sl_MWrErr => Sl_MWrErr, Sl_MRdErr => Sl_MRdErr, Sl_MIRQ => Sl_MIRQ, MPLB_Clk => MPLB_Clk, MPLB_Rst => MPLB_Rst, M_request => M_request, M_priority => M_priority, M_busLock => M_busLock, M_RNW => M_RNW, M_BE => M_BE, M_MSize => M_MSize, M_size => M_size, M_type => M_type, M_ABus => M_ABus, M_wrBurst => M_wrBurst, M_rdBurst => M_rdBurst, M_wrDBus => M_wrDBus, PLB_MAddrAck => PLB_MAddrAck, PLB_MSSize => PLB_MSSize, PLB_MRearbitrate => PLB_MRearbitrate, PLB_MTimeout => PLB_MTimeout, PLB_MRdErr => PLB_MRdErr, PLB_MWrErr => PLB_MWrErr, PLB_MRdDBus => PLB_MRdDBus, PLB_MRdDAck => PLB_MRdDAck, PLB_MRdBTerm => PLB_MRdBTerm, PLB_MWrDAck => PLB_MWrDAck, PLB_MWrBTerm => PLB_MWrBTerm, M_TAttribute => M_TAttribute, M_lockErr => M_lockErr, M_abort => M_abort, M_UABus => M_UABus, PLB_MBusy => PLB_MBusy, PLB_MIRQ => PLB_MIRQ, PLB_MRdWdAddr => PLB_MRdWdAddr ); end architecture STRUCTURE;
lgpl-3.0
4e1602ec6f50372c3643700ab6f39cb3
0.591707
3.16142
false
false
false
false
grwlf/vsim
vhdl_ct/ct00561.vhd
1
18,794
-- NEED RESULT: ARCH00561: Aliasing - scalar static subtypes passed ------------------------------------------------------------------------------- -- -- Copyright (c) 1989 by Intermetrics, Inc. -- All rights reserved. -- ------------------------------------------------------------------------------- -- -- TEST NAME: -- -- CT00561 -- -- AUTHOR: -- -- A. Wilmot -- -- TEST OBJECTIVES: -- -- 4.3.4 (1) -- 4.3.4 (2) -- 4.3.4 (9) -- 4.3.4 (10) -- -- DESIGN UNIT ORDERING: -- -- E00000(ARCH00561) -- ENT00561_Test_Bench(ARCH00561_Test_Bench) -- -- REVISION HISTORY: -- -- 19-AUG-1987 - initial revision -- -- NOTES: -- -- self-checking -- automatically generated -- use WORK.STANDARD_TYPES.all ; architecture ARCH00561 of E00000 is constant co_boolean_1 : boolean := c_boolean_1 ; constant co_bit_1 : bit := c_bit_1 ; constant co_severity_level_1 : severity_level := c_severity_level_1 ; constant co_character_1 : character := c_character_1 ; constant co_t_enum1_1 : t_enum1 := c_t_enum1_1 ; constant co_st_enum1_1 : st_enum1 := c_st_enum1_1 ; constant co_integer_1 : integer := c_integer_1 ; constant co_t_int1_1 : t_int1 := c_t_int1_1 ; constant co_st_int1_1 : st_int1 := c_st_int1_1 ; constant co_time_1 : time := c_time_1 ; constant co_t_phys1_1 : t_phys1 := c_t_phys1_1 ; constant co_st_phys1_1 : st_phys1 := c_st_phys1_1 ; constant co_real_1 : real := c_real_1 ; constant co_t_real1_1 : t_real1 := c_t_real1_1 ; constant co_st_real1_1 : st_real1 := c_st_real1_1 ; signal si_boolean_1 : boolean := c_boolean_1 ; signal si_bit_1 : bit := c_bit_1 ; signal si_severity_level_1 : severity_level := c_severity_level_1 ; signal si_character_1 : character := c_character_1 ; signal si_t_enum1_1 : t_enum1 := c_t_enum1_1 ; signal si_st_enum1_1 : st_enum1 := c_st_enum1_1 ; signal si_integer_1 : integer := c_integer_1 ; signal si_t_int1_1 : t_int1 := c_t_int1_1 ; signal si_st_int1_1 : st_int1 := c_st_int1_1 ; signal si_time_1 : time := c_time_1 ; signal si_t_phys1_1 : t_phys1 := c_t_phys1_1 ; signal si_st_phys1_1 : st_phys1 := c_st_phys1_1 ; signal si_real_1 : real := c_real_1 ; signal si_t_real1_1 : t_real1 := c_t_real1_1 ; signal si_st_real1_1 : st_real1 := c_st_real1_1 ; alias as_boolean_1 : boolean is si_boolean_1 ; alias as_bit_1 : bit is si_bit_1 ; alias as_severity_level_1 : severity_level is si_severity_level_1 ; alias as_character_1 : character is si_character_1 ; alias as_t_enum1_1 : t_enum1 is si_t_enum1_1 ; alias as_st_enum1_1 : st_enum1 is si_st_enum1_1 ; alias as_integer_1 : integer is si_integer_1 ; alias as_t_int1_1 : t_int1 is si_t_int1_1 ; alias as_st_int1_1 : st_int1 is si_st_int1_1 ; alias as_time_1 : time is si_time_1 ; alias as_t_phys1_1 : t_phys1 is si_t_phys1_1 ; alias as_st_phys1_1 : st_phys1 is si_st_phys1_1 ; alias as_real_1 : real is si_real_1 ; alias as_t_real1_1 : t_real1 is si_t_real1_1 ; alias as_st_real1_1 : st_real1 is si_st_real1_1 ; type test is (initial, intermediate, final) ; signal synch : test := initial ; signal s_correct1 : boolean ; signal s_correct2 : boolean ; begin process variable correct : boolean := true ; begin if synch = initial then correct := correct and as_boolean_1 = c_boolean_1 ; correct := correct and as_bit_1 = c_bit_1 ; correct := correct and as_severity_level_1 = c_severity_level_1 ; correct := correct and as_character_1 = c_character_1 ; correct := correct and as_t_enum1_1 = c_t_enum1_1 ; correct := correct and as_st_enum1_1 = c_st_enum1_1 ; correct := correct and as_integer_1 = c_integer_1 ; correct := correct and as_t_int1_1 = c_t_int1_1 ; correct := correct and as_st_int1_1 = c_st_int1_1 ; correct := correct and as_time_1 = c_time_1 ; correct := correct and as_t_phys1_1 = c_t_phys1_1 ; correct := correct and as_st_phys1_1 = c_st_phys1_1 ; correct := correct and as_real_1 = c_real_1 ; correct := correct and as_t_real1_1 = c_t_real1_1 ; correct := correct and as_st_real1_1 = c_st_real1_1 ; si_boolean_1 <= c_boolean_2 ; si_bit_1 <= c_bit_2 ; si_severity_level_1 <= c_severity_level_2 ; si_character_1 <= c_character_2 ; si_t_enum1_1 <= c_t_enum1_2 ; si_st_enum1_1 <= c_st_enum1_2 ; si_integer_1 <= c_integer_2 ; si_t_int1_1 <= c_t_int1_2 ; si_st_int1_1 <= c_st_int1_2 ; si_time_1 <= c_time_2 ; si_t_phys1_1 <= c_t_phys1_2 ; si_st_phys1_1 <= c_st_phys1_2 ; si_real_1 <= c_real_2 ; si_t_real1_1 <= c_t_real1_2 ; si_st_real1_1 <= c_st_real1_2 ; synch <= intermediate ; as_boolean_1 <= transport c_boolean_1 after 1 ns ; as_bit_1 <= transport c_bit_1 after 1 ns ; as_severity_level_1 <= transport c_severity_level_1 after 1 ns ; as_character_1 <= transport c_character_1 after 1 ns ; as_t_enum1_1 <= transport c_t_enum1_1 after 1 ns ; as_st_enum1_1 <= transport c_st_enum1_1 after 1 ns ; as_integer_1 <= transport c_integer_1 after 1 ns ; as_t_int1_1 <= transport c_t_int1_1 after 1 ns ; as_st_int1_1 <= transport c_st_int1_1 after 1 ns ; as_time_1 <= transport c_time_1 after 1 ns ; as_t_phys1_1 <= transport c_t_phys1_1 after 1 ns ; as_st_phys1_1 <= transport c_st_phys1_1 after 1 ns ; as_real_1 <= transport c_real_1 after 1 ns ; as_t_real1_1 <= transport c_t_real1_1 after 1 ns ; as_st_real1_1 <= transport c_st_real1_1 after 1 ns ; synch <= transport final after 1 ns ; s_correct1 <= correct ; end if ; wait ; end process ; process (synch) procedure p1 is variable correct : boolean ; variable va_boolean_1 : boolean := c_boolean_1 ; variable va_bit_1 : bit := c_bit_1 ; variable va_severity_level_1 : severity_level := c_severity_level_1 ; variable va_character_1 : character := c_character_1 ; variable va_t_enum1_1 : t_enum1 := c_t_enum1_1 ; variable va_st_enum1_1 : st_enum1 := c_st_enum1_1 ; variable va_integer_1 : integer := c_integer_1 ; variable va_t_int1_1 : t_int1 := c_t_int1_1 ; variable va_st_int1_1 : st_int1 := c_st_int1_1 ; variable va_time_1 : time := c_time_1 ; variable va_t_phys1_1 : t_phys1 := c_t_phys1_1 ; variable va_st_phys1_1 : st_phys1 := c_st_phys1_1 ; variable va_real_1 : real := c_real_1 ; variable va_t_real1_1 : t_real1 := c_t_real1_1 ; variable va_st_real1_1 : st_real1 := c_st_real1_1 ; alias ac_boolean_1 : boolean is co_boolean_1 ; alias ac_bit_1 : bit is co_bit_1 ; alias ac_severity_level_1 : severity_level is co_severity_level_1 ; alias ac_character_1 : character is co_character_1 ; alias ac_t_enum1_1 : t_enum1 is co_t_enum1_1 ; alias ac_st_enum1_1 : st_enum1 is co_st_enum1_1 ; alias ac_integer_1 : integer is co_integer_1 ; alias ac_t_int1_1 : t_int1 is co_t_int1_1 ; alias ac_st_int1_1 : st_int1 is co_st_int1_1 ; alias ac_time_1 : time is co_time_1 ; alias ac_t_phys1_1 : t_phys1 is co_t_phys1_1 ; alias ac_st_phys1_1 : st_phys1 is co_st_phys1_1 ; alias ac_real_1 : real is co_real_1 ; alias ac_t_real1_1 : t_real1 is co_t_real1_1 ; alias ac_st_real1_1 : st_real1 is co_st_real1_1 ; alias av_boolean_1 : boolean is va_boolean_1 ; alias av_bit_1 : bit is va_bit_1 ; alias av_severity_level_1 : severity_level is va_severity_level_1 ; alias av_character_1 : character is va_character_1 ; alias av_t_enum1_1 : t_enum1 is va_t_enum1_1 ; alias av_st_enum1_1 : st_enum1 is va_st_enum1_1 ; alias av_integer_1 : integer is va_integer_1 ; alias av_t_int1_1 : t_int1 is va_t_int1_1 ; alias av_st_int1_1 : st_int1 is va_st_int1_1 ; alias av_time_1 : time is va_time_1 ; alias av_t_phys1_1 : t_phys1 is va_t_phys1_1 ; alias av_st_phys1_1 : st_phys1 is va_st_phys1_1 ; alias av_real_1 : real is va_real_1 ; alias av_t_real1_1 : t_real1 is va_t_real1_1 ; alias av_st_real1_1 : st_real1 is va_st_real1_1 ; begin correct := s_correct1 ; if synch = intermediate then -- test that variables denote same object correct := correct and av_boolean_1 = c_boolean_1 ; correct := correct and av_bit_1 = c_bit_1 ; correct := correct and av_severity_level_1 = c_severity_level_1 ; correct := correct and av_character_1 = c_character_1 ; correct := correct and av_t_enum1_1 = c_t_enum1_1 ; correct := correct and av_st_enum1_1 = c_st_enum1_1 ; correct := correct and av_integer_1 = c_integer_1 ; correct := correct and av_t_int1_1 = c_t_int1_1 ; correct := correct and av_st_int1_1 = c_st_int1_1 ; correct := correct and av_time_1 = c_time_1 ; correct := correct and av_t_phys1_1 = c_t_phys1_1 ; correct := correct and av_st_phys1_1 = c_st_phys1_1 ; correct := correct and av_real_1 = c_real_1 ; correct := correct and av_t_real1_1 = c_t_real1_1 ; correct := correct and av_st_real1_1 = c_st_real1_1 ; va_boolean_1 := c_boolean_2 ; va_bit_1 := c_bit_2 ; va_severity_level_1 := c_severity_level_2 ; va_character_1 := c_character_2 ; va_t_enum1_1 := c_t_enum1_2 ; va_st_enum1_1 := c_st_enum1_2 ; va_integer_1 := c_integer_2 ; va_t_int1_1 := c_t_int1_2 ; va_st_int1_1 := c_st_int1_2 ; va_time_1 := c_time_2 ; va_t_phys1_1 := c_t_phys1_2 ; va_st_phys1_1 := c_st_phys1_2 ; va_real_1 := c_real_2 ; va_t_real1_1 := c_t_real1_2 ; va_st_real1_1 := c_st_real1_2 ; correct := correct and av_boolean_1 = c_boolean_2 ; correct := correct and av_bit_1 = c_bit_2 ; correct := correct and av_severity_level_1 = c_severity_level_2 ; correct := correct and av_character_1 = c_character_2 ; correct := correct and av_t_enum1_1 = c_t_enum1_2 ; correct := correct and av_st_enum1_1 = c_st_enum1_2 ; correct := correct and av_integer_1 = c_integer_2 ; correct := correct and av_t_int1_1 = c_t_int1_2 ; correct := correct and av_st_int1_1 = c_st_int1_2 ; correct := correct and av_time_1 = c_time_2 ; correct := correct and av_t_phys1_1 = c_t_phys1_2 ; correct := correct and av_st_phys1_1 = c_st_phys1_2 ; correct := correct and av_real_1 = c_real_2 ; correct := correct and av_t_real1_1 = c_t_real1_2 ; correct := correct and av_st_real1_1 = c_st_real1_2 ; av_boolean_1 := c_boolean_1 ; av_bit_1 := c_bit_1 ; av_severity_level_1 := c_severity_level_1 ; av_character_1 := c_character_1 ; av_t_enum1_1 := c_t_enum1_1 ; av_st_enum1_1 := c_st_enum1_1 ; av_integer_1 := c_integer_1 ; av_t_int1_1 := c_t_int1_1 ; av_st_int1_1 := c_st_int1_1 ; av_time_1 := c_time_1 ; av_t_phys1_1 := c_t_phys1_1 ; av_st_phys1_1 := c_st_phys1_1 ; av_real_1 := c_real_1 ; av_t_real1_1 := c_t_real1_1 ; av_st_real1_1 := c_st_real1_1 ; correct := correct and va_boolean_1 = c_boolean_1 ; correct := correct and va_bit_1 = c_bit_1 ; correct := correct and va_severity_level_1 = c_severity_level_1 ; correct := correct and va_character_1 = c_character_1 ; correct := correct and va_t_enum1_1 = c_t_enum1_1 ; correct := correct and va_st_enum1_1 = c_st_enum1_1 ; correct := correct and va_integer_1 = c_integer_1 ; correct := correct and va_t_int1_1 = c_t_int1_1 ; correct := correct and va_st_int1_1 = c_st_int1_1 ; correct := correct and va_time_1 = c_time_1 ; correct := correct and va_t_phys1_1 = c_t_phys1_1 ; correct := correct and va_st_phys1_1 = c_st_phys1_1 ; correct := correct and va_real_1 = c_real_1 ; correct := correct and va_t_real1_1 = c_t_real1_1 ; correct := correct and va_st_real1_1 = c_st_real1_1 ; -- test that signals denote same object correct := correct and as_boolean_1 = c_boolean_2 ; correct := correct and as_bit_1 = c_bit_2 ; correct := correct and as_severity_level_1 = c_severity_level_2 ; correct := correct and as_character_1 = c_character_2 ; correct := correct and as_t_enum1_1 = c_t_enum1_2 ; correct := correct and as_st_enum1_1 = c_st_enum1_2 ; correct := correct and as_integer_1 = c_integer_2 ; correct := correct and as_t_int1_1 = c_t_int1_2 ; correct := correct and as_st_int1_1 = c_st_int1_2 ; correct := correct and as_time_1 = c_time_2 ; correct := correct and as_t_phys1_1 = c_t_phys1_2 ; correct := correct and as_st_phys1_1 = c_st_phys1_2 ; correct := correct and as_real_1 = c_real_2 ; correct := correct and as_t_real1_1 = c_t_real1_2 ; correct := correct and as_st_real1_1 = c_st_real1_2 ; correct := correct and si_boolean_1 = c_boolean_2 ; correct := correct and si_bit_1 = c_bit_2 ; correct := correct and si_severity_level_1 = c_severity_level_2 ; correct := correct and si_character_1 = c_character_2 ; correct := correct and si_t_enum1_1 = c_t_enum1_2 ; correct := correct and si_st_enum1_1 = c_st_enum1_2 ; correct := correct and si_integer_1 = c_integer_2 ; correct := correct and si_t_int1_1 = c_t_int1_2 ; correct := correct and si_st_int1_1 = c_st_int1_2 ; correct := correct and si_time_1 = c_time_2 ; correct := correct and si_t_phys1_1 = c_t_phys1_2 ; correct := correct and si_st_phys1_1 = c_st_phys1_2 ; correct := correct and si_real_1 = c_real_2 ; correct := correct and si_t_real1_1 = c_t_real1_2 ; correct := correct and si_st_real1_1 = c_st_real1_2 ; -- test that constants denote same object correct := correct and ac_boolean_1 = c_boolean_1 ; correct := correct and ac_bit_1 = c_bit_1 ; correct := correct and ac_severity_level_1 = c_severity_level_1 ; correct := correct and ac_character_1 = c_character_1 ; correct := correct and ac_t_enum1_1 = c_t_enum1_1 ; correct := correct and ac_st_enum1_1 = c_st_enum1_1 ; correct := correct and ac_integer_1 = c_integer_1 ; correct := correct and ac_t_int1_1 = c_t_int1_1 ; correct := correct and ac_st_int1_1 = c_st_int1_1 ; correct := correct and ac_time_1 = c_time_1 ; correct := correct and ac_t_phys1_1 = c_t_phys1_1 ; correct := correct and ac_st_phys1_1 = c_st_phys1_1 ; correct := correct and ac_real_1 = c_real_1 ; correct := correct and ac_t_real1_1 = c_t_real1_1 ; correct := correct and ac_st_real1_1 = c_st_real1_1 ; s_correct2 <= correct ; end if ; end p1 ; begin p1 ; end process ; -- process (synch) variable correct : boolean ; begin if synch = final then correct := s_correct2 ; correct := correct and si_boolean_1 = c_boolean_1 ; correct := correct and si_bit_1 = c_bit_1 ; correct := correct and si_severity_level_1 = c_severity_level_1 ; correct := correct and si_character_1 = c_character_1 ; correct := correct and si_t_enum1_1 = c_t_enum1_1 ; correct := correct and si_st_enum1_1 = c_st_enum1_1 ; correct := correct and si_integer_1 = c_integer_1 ; correct := correct and si_t_int1_1 = c_t_int1_1 ; correct := correct and si_st_int1_1 = c_st_int1_1 ; correct := correct and si_time_1 = c_time_1 ; correct := correct and si_t_phys1_1 = c_t_phys1_1 ; correct := correct and si_st_phys1_1 = c_st_phys1_1 ; correct := correct and si_real_1 = c_real_1 ; correct := correct and si_t_real1_1 = c_t_real1_1 ; correct := correct and si_st_real1_1 = c_st_real1_1 ; test_report ( "ARCH00561" , "Aliasing - scalar static subtypes" , correct) ; end if ; end process ; end ARCH00561 ; -- entity ENT00561_Test_Bench is end ENT00561_Test_Bench ; -- architecture ARCH00561_Test_Bench of ENT00561_Test_Bench is begin L1: block component UUT end component ; for CIS1 : UUT use entity WORK.E00000 ( ARCH00561 ) ; begin CIS1 : UUT ; end block L1 ; end ARCH00561_Test_Bench ;
gpl-3.0
8a0121ae68cfd0a4507a32c83e3b1cde
0.511067
3.047511
false
false
false
false
jairov4/accel-oil
solution_virtex5_plb/impl/pcores/nfa_accept_samples_generic_hw_top_v1_01_a/synhdl/vhdl/nfa_forward_buckets_if.vhd
2
27,928
-- ============================================================== -- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC -- Version: 2014.1 -- Copyright (C) 2014 Xilinx Inc. All rights reserved. -- -- ============================================================== library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity nfa_forward_buckets_if is generic ( C_PLB_AWIDTH : integer := 32; C_PLB_DWIDTH : integer := 64; PLB_ADDR_SHIFT : integer := 3; USER_DATA_WIDTH : integer := 32; USER_DATA_WIDTH_2N : integer := 32; USER_ADDR_SHIFT : integer := 2; -- log2(byte_count_of_data_width) REMOTE_DESTINATION_ADDRESS : std_logic_vector(0 to 31):= X"00000000" ); port ( -- Bus protocol ports, do not add to or delete MPLB_Clk : in std_logic; MPLB_Rst : in std_logic; M_request : out std_logic; M_priority : out std_logic_vector(0 to 1); M_busLock : out std_logic; M_RNW : out std_logic; M_BE : out std_logic_vector(0 to C_PLB_DWIDTH/8-1); M_MSize : out std_logic_vector(0 to 1); M_size : out std_logic_vector(0 to 3); M_type : out std_logic_vector(0 to 2); M_TAttribute : out std_logic_vector(0 to 15); M_lockErr : out std_logic; M_abort : out std_logic; M_ABus : out std_logic_vector(0 to C_PLB_AWIDTH-1); M_UABus : out std_logic_vector(0 to 31); M_wrDBus : out std_logic_vector(0 to C_PLB_DWIDTH-1); M_wrBurst : out std_logic; M_rdBurst : out std_logic; PLB_MAddrAck : in std_logic; PLB_MSSize : in std_logic_vector(0 to 1); PLB_MRearbitrate : in std_logic; PLB_MTimeout : in std_logic; PLB_MBusy : in std_logic; PLB_MRdErr : in std_logic; PLB_MWrErr : in std_logic; PLB_MIRQ : in std_logic; PLB_MRdDBus : in std_logic_vector(0 to (C_PLB_DWIDTH-1)); PLB_MRdWdAddr : in std_logic_vector(0 to 3); PLB_MRdDAck : in std_logic; PLB_MRdBTerm : in std_logic; PLB_MWrDAck : in std_logic; PLB_MWrBTerm : in std_logic; -- signals from user logic USER_RdData : out std_logic_vector(USER_DATA_WIDTH - 1 downto 0); -- Bus read return data to user_logic USER_WrData : in std_logic_vector(USER_DATA_WIDTH - 1 downto 0); -- Bus write data USER_address : in std_logic_vector(31 downto 0); -- word offset from BASE_ADDRESS USER_size : in std_logic_vector(31 downto 0); -- burst size of word USER_req_nRW : in std_logic; -- req type 0: Read, 1: write USER_req_full_n : out std_logic; -- req Fifo full USER_req_push : in std_logic; -- req Fifo push (new request in) USER_rsp_empty_n : out std_logic; -- return data FIFO empty USER_rsp_pop : in std_logic -- return data FIFO pop ); attribute SIGIS : string; attribute SIGIS of MPLB_Clk : signal is "Clk"; attribute SIGIS of MPLB_Rst : signal is "Rst"; end entity; ------------------------------------------------------------------------------ -- Architecture section ------------------------------------------------------------------------------ architecture IMP of nfa_forward_buckets_if is component nfa_forward_buckets_if_ap_fifo is generic ( DATA_WIDTH : integer := 32; ADDR_WIDTH : integer := 4; DEPTH : integer := 16); port ( clk : IN STD_LOGIC; reset : IN STD_LOGIC; if_empty_n : OUT STD_LOGIC; if_read : IN STD_LOGIC; if_dout : OUT STD_LOGIC_VECTOR(DATA_WIDTH - 1 downto 0); if_full_n : OUT STD_LOGIC; if_write : IN STD_LOGIC; if_din : IN STD_LOGIC_VECTOR(DATA_WIDTH - 1 downto 0) ); end component; component nfa_forward_buckets_if_plb_master_if is generic ( C_PLB_AWIDTH : integer := 32; C_PLB_DWIDTH : integer := 64; PLB_ADDR_SHIFT : integer := 3); port ( -- Bus protocol ports, do not add to or delete PLB_Clk : in std_logic; PLB_Rst : in std_logic; M_abort : out std_logic; M_ABus : out std_logic_vector(0 to C_PLB_AWIDTH-1); M_BE : out std_logic_vector(0 to C_PLB_DWIDTH/8-1); M_busLock : out std_logic; M_lockErr : out std_logic; M_MSize : out std_logic_vector(0 to 1); M_priority : out std_logic_vector(0 to 1); M_rdBurst : out std_logic; M_request : out std_logic; M_RNW : out std_logic; M_size : out std_logic_vector(0 to 3); M_type : out std_logic_vector(0 to 2); M_wrBurst : out std_logic; M_wrDBus : out std_logic_vector(0 to C_PLB_DWIDTH-1); PLB_MBusy : in std_logic; PLB_MWrBTerm : in std_logic; PLB_MWrDAck : in std_logic; PLB_MAddrAck : in std_logic; PLB_MRdBTerm : in std_logic; PLB_MRdDAck : in std_logic; PLB_MRdDBus : in std_logic_vector(0 to (C_PLB_DWIDTH-1)); PLB_MRdWdAddr : in std_logic_vector(0 to 3); PLB_MRearbitrate : in std_logic; PLB_MSSize : in std_logic_vector(0 to 1); -- signals from user logic BUS_RdData : out std_logic_vector(C_PLB_DWIDTH-1 downto 0); -- Bus read return data to user_logic BUS_WrData : in std_logic_vector(C_PLB_DWIDTH-1 downto 0); -- Bus write data BUS_address : in std_logic_vector(31 downto 0); -- word offset from BASE_ADDRESS BUS_size : in std_logic_vector(31 downto 0); -- burst size of word BUS_req_nRW : in std_logic; -- req type 0: Read, 1: write BUS_req_BE : in std_logic_vector(C_PLB_DWIDTH/8 -1 downto 0); -- Bus write data byte enable BUS_req_full_n : out std_logic; -- req Fifo full BUS_req_push : in std_logic; -- req Fifo push (new request in) BUS_rsp_nRW : out std_logic; -- return data FIFO rsp type BUS_rsp_empty_n : out std_logic; -- return data FIFO empty BUS_rsp_pop : in std_logic -- return data FIFO pop ); end component; -- type state_type is (IDLE, ); -- signal cs, ns : st_type; constant PLB_BW : integer := C_PLB_DWIDTH; constant PLB_BYTE_COUNT : integer := C_PLB_DWIDTH/8; constant USER_DATA_BYTE_COUNT : integer := USER_DATA_WIDTH_2N/8; constant REQ_FIFO_DATA_WIDTH : integer := 1 + 32 + 32 + USER_DATA_WIDTH_2N; -- nRW + addr + size + wr_data constant REQ_FIFO_ADDR_WIDTH : integer := 5; constant REQ_FIFO_DEPTH : integer := 32; constant ALIGN_DATA_WIDTH : integer := USER_DATA_WIDTH_2N + PLB_BW; constant ALIGN_DATA_BE_WIDTH : integer := (USER_DATA_WIDTH_2N + PLB_BW)/8; signal user_phy_address : STD_LOGIC_VECTOR(31 downto 0); -- request FIFO signal req_fifo_empty_n : STD_LOGIC; signal req_fifo_pop : STD_LOGIC; signal req_fifo_dout : STD_LOGIC_VECTOR(REQ_FIFO_DATA_WIDTH - 1 downto 0); signal req_fifo_full_n : STD_LOGIC; signal req_fifo_push : STD_LOGIC; signal req_fifo_din : STD_LOGIC_VECTOR(REQ_FIFO_DATA_WIDTH - 1 downto 0); signal user_WrData_2N : STD_LOGIC_VECTOR(USER_DATA_WIDTH_2N-1 downto 0); signal req_fifo_dout_req_nRW : STD_LOGIC; signal req_fifo_dout_req_address : STD_LOGIC_VECTOR(31 downto 0); signal req_fifo_dout_req_size, req_fifo_dout_req_size_normalize : STD_LOGIC_VECTOR(31 downto 0); -- internal request information signal req_nRW : STD_LOGIC; signal req_address : STD_LOGIC_VECTOR(31 downto 0); signal req_size, burst_size : STD_LOGIC_VECTOR(31 downto 0); signal req_size_user : STD_LOGIC_VECTOR(31 downto 0); signal req_BE : STD_LOGIC_VECTOR(PLB_BYTE_COUNT-1 downto 0); signal req_WrData : STD_LOGIC_VECTOR(ALIGN_DATA_WIDTH -1 downto 0); signal req_WrData_BE : STD_LOGIC_VECTOR(ALIGN_DATA_BE_WIDTH -1 downto 0); signal req_WrData_byte_p : STD_LOGIC_VECTOR(PLB_ADDR_SHIFT-1 downto 0); signal req_valid, req_SOP, req_EOP_user, req_EOP : STD_LOGIC; signal req_burst_write_counter : STD_LOGIC_VECTOR(31 downto 0); signal req_burst_mode, req_last_burst: STD_LOGIC; -- interface to PLB_master_if module signal PLB_master_if_req_full_n : STD_LOGIC; signal PLB_master_if_req_push : STD_LOGIC; signal PLB_master_if_dataout : STD_LOGIC_VECTOR(PLB_BW-1 downto 0); signal PLB_master_if_rsp_nRW : STD_LOGIC; signal PLB_master_if_rsp_empty_n : STD_LOGIC; signal PLB_master_if_rsp_pop : STD_LOGIC; signal USER_size_local: STD_LOGIC_VECTOR(31 downto 0); -- rsp FIFO constant RSP_FIFO_DATA_WIDTH : integer := PLB_ADDR_SHIFT + 32; -- addr + size constant RSP_FIFO_ADDR_WIDTH : integer := 6; constant RSP_FIFO_DEPTH : integer := 64; signal rsp_fifo_empty_n : STD_LOGIC; signal rsp_fifo_pop : STD_LOGIC; signal rsp_fifo_dout : STD_LOGIC_VECTOR(RSP_FIFO_DATA_WIDTH -1 downto 0); signal rsp_fifo_full_n : STD_LOGIC; signal rsp_fifo_push : STD_LOGIC; signal rsp_fifo_din : STD_LOGIC_VECTOR(RSP_FIFO_DATA_WIDTH -1 downto 0); signal rsp_valid, rsp_SOP : STD_LOGIC; signal rsp_addr : STD_LOGIC_VECTOR(PLB_ADDR_SHIFT-1 downto 0); signal rsp_size : STD_LOGIC_VECTOR(31 downto 0); signal rsp_rd_data : STD_LOGIC_VECTOR(ALIGN_DATA_WIDTH -1 downto 0); signal rsp_rd_data_byte_count : STD_LOGIC_VECTOR(4 downto 0); -- rd data user FIFO signal rd_data_user_fifo_empty_n : STD_LOGIC; signal rd_data_user_fifo_pop : STD_LOGIC; signal rd_data_user_fifo_dout : STD_LOGIC_VECTOR(USER_DATA_WIDTH -1 downto 0); signal rd_data_user_fifo_full_n : STD_LOGIC; signal rd_data_user_fifo_push : STD_LOGIC; signal rd_data_user_fifo_din : STD_LOGIC_VECTOR(USER_DATA_WIDTH -1 downto 0); signal rd_data_user_fifo_din_2N : STD_LOGIC_VECTOR(USER_DATA_WIDTH_2N -1 downto 0); signal BE_ALL_ONE : STD_LOGIC_VECTOR(PLB_BYTE_COUNT -1 downto 0); begin BE_ALL_ONE <= (others => '1'); M_UABus <= (others => '0'); M_TAttribute <= (others => '0'); -- interface to user logic user_phy_address(31 downto USER_ADDR_SHIFT) <= REMOTE_DESTINATION_ADDRESS(0 to C_PLB_AWIDTH - USER_ADDR_SHIFT -1) + USER_address(31 -USER_ADDR_SHIFT downto 0); user_phy_address(USER_ADDR_SHIFT-1 downto 0) <= REMOTE_DESTINATION_ADDRESS(C_PLB_AWIDTH - USER_ADDR_SHIFT to C_PLB_AWIDTH -1); USER_size_local <= X"00000001" when conv_integer(USER_size(31 downto 1)) = 0 else USER_size; USER_req_full_n <= req_fifo_full_n; process(USER_WrData) variable i: integer; begin user_WrData_2N <= (others=> '0'); for i in 0 to USER_WrData'length -1 loop user_WrData_2N (USER_DATA_WIDTH_2N-1 -i) <= USER_WrData(i); end loop; end process; req_fifo_din(REQ_FIFO_DATA_WIDTH-1) <= USER_req_nRW; req_fifo_din(REQ_FIFO_DATA_WIDTH-1-1 downto REQ_FIFO_DATA_WIDTH -1-32) <= user_phy_address; req_fifo_din(REQ_FIFO_DATA_WIDTH-1-32-1 downto REQ_FIFO_DATA_WIDTH -1-32-32) <= USER_size_local; req_fifo_din(USER_DATA_WIDTH_2N -1 downto 0) <= user_WrData_2N(USER_DATA_WIDTH_2N-1 downto 0); req_fifo_push <= USER_req_push; U_nfa_forward_buckets_if_req_fifo: component nfa_forward_buckets_if_ap_fifo generic map( DATA_WIDTH => REQ_FIFO_DATA_WIDTH, ADDR_WIDTH => REQ_FIFO_ADDR_WIDTH, DEPTH => REQ_FIFO_DEPTH) port map( clk => MPLB_Clk, reset => MPLB_Rst, if_empty_n => req_fifo_empty_n, if_read => req_fifo_pop, if_dout => req_fifo_dout, if_full_n => req_fifo_full_n, if_write => req_fifo_push, if_din => req_fifo_din ); req_fifo_dout_req_nRW <= req_fifo_dout(REQ_FIFO_DATA_WIDTH -1); req_fifo_dout_req_size <= req_fifo_dout(REQ_FIFO_DATA_WIDTH-1-32-1 downto REQ_FIFO_DATA_WIDTH -1-32-32); req_fifo_dout_req_address <= req_fifo_dout(REQ_FIFO_DATA_WIDTH-1-1 downto REQ_FIFO_DATA_WIDTH -1-32); req_fifo_dout_req_size_normalize(31 downto USER_ADDR_SHIFT) <= req_fifo_dout_req_size(31-USER_ADDR_SHIFT downto 0); req_fifo_dout_req_size_normalize(USER_ADDR_SHIFT-1 downto 0) <= (others => '0'); process(req_fifo_empty_n, req_valid) begin req_fifo_pop <= '0'; if (req_fifo_empty_n = '1' and req_valid = '0') then -- lunch next request req_fifo_pop <= '1'; end if; end process; process (MPLB_Clk, MPLB_Rst) variable offset: integer; begin if (MPLB_Rst = '1') then req_nRW <= '0'; burst_size <= (others => '0'); req_size_user <= (others => '0'); req_address <= (others => '0'); req_WrData <= (others => '0'); -- set possible MSB to ZERO req_WrData_BE <= (others => '0'); -- set possible MSB to ZERO req_WrData_byte_p <= (others => '0'); -- set possible MSB to ZERO req_valid <= '0'; req_EOP <= '0'; req_burst_write_counter <= (others => '0'); req_burst_mode <= '0'; elsif (MPLB_Clk'event and MPLB_Clk = '1') then if (req_fifo_pop = '1') then -- lunch next request req_valid <= '1'; if (req_burst_mode = '0') then if (req_fifo_dout_req_nRW = '0') then if (req_fifo_dout_req_size_normalize(PLB_ADDR_SHIFT-1 downto 0) = CONV_STD_LOGIC_VECTOR(0,PLB_ADDR_SHIFT) and req_fifo_dout_req_address(PLB_ADDR_SHIFT-1 downto 0) = CONV_STD_LOGIC_VECTOR(0,PLB_ADDR_SHIFT)) then burst_size(31-PLB_ADDR_SHIFT downto 0) <= req_fifo_dout_req_size_normalize(31 downto PLB_ADDR_SHIFT); elsif (('0'&req_fifo_dout_req_size_normalize(PLB_ADDR_SHIFT-1 downto 0)) + ('0'&req_fifo_dout_req_address(PLB_ADDR_SHIFT-1 downto 0)) <= PLB_BYTE_COUNT) then burst_size(31-PLB_ADDR_SHIFT downto 0) <= req_fifo_dout_req_size_normalize(31 downto PLB_ADDR_SHIFT) + 1; else burst_size(31-PLB_ADDR_SHIFT downto 0) <= req_fifo_dout_req_size_normalize(31 downto PLB_ADDR_SHIFT) + 2; end if; else burst_size <= X"00000001"; -- single by default if (req_fifo_dout_req_size_normalize(31 downto PLB_ADDR_SHIFT+1) /= CONV_STD_LOGIC_VECTOR(0,31-PLB_ADDR_SHIFT)) then -- may burst burst_size(31 downto 32-PLB_ADDR_SHIFT) <= (others=>'0'); -- burst_size for write operation if (req_fifo_dout_req_address(PLB_ADDR_SHIFT-1 downto 0) = CONV_STD_LOGIC_VECTOR(0, PLB_ADDR_SHIFT)) or (conv_integer(req_fifo_dout_req_address(PLB_ADDR_SHIFT-1 downto 0)) + conv_integer(req_fifo_dout_req_size_normalize(PLB_ADDR_SHIFT-1 downto 0)) >= PLB_BYTE_COUNT) then burst_size(31-PLB_ADDR_SHIFT downto 0) <= req_fifo_dout_req_size_normalize(31 downto PLB_ADDR_SHIFT); else burst_size(31-PLB_ADDR_SHIFT downto 0) <= req_fifo_dout_req_size_normalize(31 downto PLB_ADDR_SHIFT)-1; end if; end if; end if; offset := conv_integer(req_fifo_dout_req_address(PLB_ADDR_SHIFT-1 downto 0)); if (req_fifo_dout_req_nRW = '1') then req_WrData(USER_DATA_WIDTH_2N +offset*8 -1 downto offset*8) <= req_fifo_dout(USER_DATA_WIDTH_2N -1 downto 0); req_WrData_BE(USER_DATA_BYTE_COUNT+offset-1 downto offset) <= (others => '1'); end if; req_size_user <= req_fifo_dout_req_size; -- for read operation req_nRW <= req_fifo_dout_req_nRW; req_EOP <= '1'; req_address <= req_fifo_dout_req_address; req_burst_write_counter <= req_fifo_dout_req_size; req_WrData_byte_p <= req_fifo_dout_req_address(PLB_ADDR_SHIFT-1 downto 0) + USER_DATA_BYTE_COUNT; if (req_fifo_dout_req_nRW = '1' and req_fifo_dout_req_size(31 downto 1) /= "0000000000000000000000000000000") then req_burst_mode <= '1'; req_EOP <= '0'; end if; else -- in a burst write process req_burst_write_counter <= req_burst_write_counter -1; offset := conv_integer(req_WrData_byte_p); req_WrData(USER_DATA_WIDTH_2N +offset*8 -1 downto offset*8) <= req_fifo_dout(USER_DATA_WIDTH_2N -1 downto 0); req_WrData_BE(USER_DATA_BYTE_COUNT+offset-1 downto offset) <= (others => '1'); req_WrData_byte_p <= req_WrData_byte_p + USER_DATA_BYTE_COUNT; if (req_last_burst = '1') then req_burst_mode <= '0'; req_EOP <= '1'; end if; end if; elsif (req_valid = '1') then if (req_nRW = '0' and PLB_master_if_req_push = '1') then req_valid <= '0'; elsif (req_nRW = '1') then if (req_EOP = '1' and PLB_master_if_req_push = '1') then -- last burst request if (req_WrData_BE(ALIGN_DATA_BE_WIDTH-1 downto PLB_BYTE_COUNT) = CONV_STD_LOGIC_VECTOR(0, ALIGN_DATA_BE_WIDTH-PLB_BYTE_COUNT)) then req_valid <= '0'; req_EOP <= '0'; req_WrData <= (others=>'0'); req_WrData_BE <= (others => '0'); else req_WrData(USER_DATA_WIDTH_2N + PLB_BW -1 downto USER_DATA_WIDTH_2N) <= (others => '0'); req_WrData(USER_DATA_WIDTH_2N -1 downto 0) <= req_WrData(USER_DATA_WIDTH_2N +PLB_BW -1 downto PLB_BW); req_WrData_BE(ALIGN_DATA_BE_WIDTH -1 downto ALIGN_DATA_BE_WIDTH-PLB_BYTE_COUNT) <= (others => '0'); req_WrData_BE(ALIGN_DATA_BE_WIDTH -PLB_BYTE_COUNT-1 downto 0) <= req_WrData_BE(ALIGN_DATA_BE_WIDTH -1 downto PLB_BYTE_COUNT); req_address(31 downto PLB_ADDR_SHIFT) <= req_address(31 downto PLB_ADDR_SHIFT) +1; req_address(PLB_ADDR_SHIFT-1 downto 0) <= (others=>'0'); end if; elsif (req_EOP = '0') then if (req_WrData_BE(PLB_BYTE_COUNT-1) = '0') then req_valid <= '0'; elsif (req_WrData_BE(PLB_BYTE_COUNT-1) = '1' and PLB_master_if_req_push = '1') then req_WrData(USER_DATA_WIDTH_2N + PLB_BW -1 downto USER_DATA_WIDTH_2N) <= (others => '0'); req_WrData(USER_DATA_WIDTH_2N -1 downto 0) <= req_WrData(USER_DATA_WIDTH_2N +PLB_BW -1 downto PLB_BW); req_WrData_BE(ALIGN_DATA_BE_WIDTH -1 downto ALIGN_DATA_BE_WIDTH-PLB_BYTE_COUNT) <= (others => '0'); req_WrData_BE(ALIGN_DATA_BE_WIDTH-PLB_BYTE_COUNT-1 downto 0) <= req_WrData_BE(ALIGN_DATA_BE_WIDTH -1 downto PLB_BYTE_COUNT); req_address(31 downto PLB_ADDR_SHIFT) <= req_address(31 downto PLB_ADDR_SHIFT) +1; req_address(PLB_ADDR_SHIFT-1 downto 0) <= (others=>'0'); end if; end if; end if; end if; end if; end process; req_last_burst <= '1' when (req_burst_mode = '1' and req_burst_write_counter(31 downto 0) = X"00000002") else '0'; process(req_nRW, req_WrData_BE, burst_size) begin req_size <= (others => '0'); if (req_nRW = '0') then req_size <= burst_size; elsif (req_WrData_BE(PLB_BYTE_COUNT-1 downto 0) = BE_ALL_ONE) then req_size <= burst_size; else req_size <= X"00000001"; end if; end process; process(req_valid, PLB_master_if_req_full_n, req_nRW, req_WrData_BE) begin PLB_master_if_req_push <= '0'; if (req_valid = '1' and PLB_master_if_req_full_n = '1') then if (req_nRW = '0') then PLB_master_if_req_push <= '1'; -- only push when the last byte been push elsif (req_WrData_BE(PLB_BYTE_COUNT-1) = '1' or (req_EOP = '1' and req_WrData_BE(PLB_BYTE_COUNT-1 downto 0) /= CONV_STD_LOGIC_VECTOR(0, PLB_BYTE_COUNT))) then PLB_master_if_req_push <= '1'; -- only push when the last byte been push end if; end if; end process; req_BE <= req_WrData_BE(PLB_BYTE_COUNT-1 downto 0) when req_nRW = '1' else (others => '1'); U_nfa_forward_buckets_if_plb_master_if: component nfa_forward_buckets_if_plb_master_if generic map( C_PLB_AWIDTH => C_PLB_AWIDTH, C_PLB_DWIDTH => C_PLB_DWIDTH, PLB_ADDR_SHIFT => PLB_ADDR_SHIFT) port map ( -- Bus protocol ports, do not add to or delete PLB_Clk => MPLB_Clk, PLB_Rst => MPLB_Rst, M_abort => M_abort, M_ABus => M_ABus, M_BE => M_BE, M_busLock => M_busLock, M_lockErr => M_lockErr, M_MSize => M_MSize, M_priority => M_priority, M_rdBurst => M_rdBurst, M_request => M_request, M_RNW => M_RNW, M_size => M_size, M_type => M_type, M_wrBurst => M_wrBurst, M_wrDBus => M_wrDBus, PLB_MBusy => PLB_MBusy, PLB_MWrBTerm => PLB_MWrBTerm, PLB_MWrDAck => PLB_MWrDAck, PLB_MAddrAck => PLB_MAddrAck, PLB_MRdBTerm => PLB_MRdBTerm, PLB_MRdDAck => PLB_MRdDAck, PLB_MRdDBus => PLB_MRdDBus, PLB_MRdWdAddr => PLB_MRdWdAddr, PLB_MRearbitrate => PLB_MRearbitrate, PLB_MSSize => PLB_MSSize, -- signals from user logic BUS_RdData => PLB_master_if_dataout, BUS_WrData => req_WrData(PLB_BW-1 downto 0), BUS_address => req_address, BUS_size => req_size, BUS_req_nRW => req_nRW, BUS_req_BE => req_BE, BUS_req_full_n => PLB_master_if_req_full_n, BUS_req_push => PLB_master_if_req_push, BUS_rsp_nRW => PLB_master_if_rsp_nRW, BUS_rsp_empty_n => PLB_master_if_rsp_empty_n, BUS_rsp_pop => PLB_master_if_rsp_pop ); -- below is the response (bus read data) part U_nfa_forward_buckets_if_rsp_fifo: component nfa_forward_buckets_if_ap_fifo generic map( DATA_WIDTH => RSP_FIFO_DATA_WIDTH, ADDR_WIDTH => RSP_FIFO_ADDR_WIDTH, DEPTH => RSP_FIFO_DEPTH) port map( clk => MPLB_Clk, reset => MPLB_Rst, if_empty_n => rsp_fifo_empty_n, if_read => rsp_fifo_pop, if_dout => rsp_fifo_dout, if_full_n => rsp_fifo_full_n, if_write => rsp_fifo_push, if_din => rsp_fifo_din ); rsp_fifo_din(32+PLB_ADDR_SHIFT-1 downto 32) <= req_address(PLB_ADDR_SHIFT-1 downto 0); rsp_fifo_din(31 downto 0) <= req_size_user; rsp_fifo_push <= PLB_master_if_req_push and (not req_nRW); process (rsp_valid, PLB_master_if_rsp_empty_n, rsp_rd_data_byte_count) begin PLB_master_if_rsp_pop <= '0'; -- fetch data to rsp_rd_data until enough bytes if (rsp_valid = '1' and PLB_master_if_rsp_empty_n = '1' and CONV_INTEGER(rsp_rd_data_byte_count) < USER_DATA_BYTE_COUNT) then PLB_master_if_rsp_pop <= '1'; end if; end process; process (MPLB_Clk, MPLB_Rst) begin if (MPLB_Rst = '1') then rsp_valid <= '0'; rsp_addr <= (others=> '0'); rsp_size <= (others=> '0'); rsp_SOP <= '1'; rsp_rd_data_byte_count <= (others => '0'); rsp_rd_data <= (others=>'0'); rsp_fifo_pop <= '0'; elsif (MPLB_Clk'event and MPLB_Clk = '1') then rsp_fifo_pop <= '0'; if (rsp_valid = '0' and rsp_fifo_empty_n = '1') then rsp_valid <= '1'; rsp_addr <= rsp_fifo_dout(32+PLB_ADDR_SHIFT-1 downto 32); rsp_size <= rsp_fifo_dout(31 downto 0); rsp_fifo_pop <= '1'; rsp_rd_data_byte_count <= (others=>'0'); rsp_SOP <= '1'; end if; -- fetch data to rsp_rd_data until enough bytes if (PLB_master_if_rsp_pop = '1') then rsp_rd_data(USER_DATA_WIDTH_2N-1 downto 0) <= rsp_rd_data(USER_DATA_WIDTH_2N + PLB_BW -1 downto PLB_BW); rsp_rd_data(USER_DATA_WIDTH_2N +PLB_BW -1 downto USER_DATA_WIDTH_2N) <= PLB_master_if_dataout; if (rsp_SOP = '1') then rsp_rd_data_byte_count <= rsp_rd_data_byte_count + PLB_BYTE_COUNT - rsp_addr; rsp_SOP <= '0'; else rsp_rd_data_byte_count <= rsp_rd_data_byte_count + PLB_BYTE_COUNT; end if; end if; -- write one unit of data to USER LOGIC if (rd_data_user_fifo_push = '1') then rsp_size <= rsp_size -1; rsp_rd_data_byte_count <= rsp_rd_data_byte_count - USER_DATA_BYTE_COUNT; rsp_addr <= rsp_addr + USER_DATA_BYTE_COUNT; if (rsp_size = X"00000001") then rsp_valid <= '0'; end if; end if; end if; end process; process(rsp_addr, rsp_rd_data,rsp_valid, rd_data_user_fifo_full_n, rsp_rd_data_byte_count, rd_data_user_fifo_din_2N) variable i: integer; begin case CONV_INTEGER(rsp_addr) is when 0 => rd_data_user_fifo_din_2N <= rsp_rd_data(USER_DATA_WIDTH_2N +32 -1 downto 32); when 1 => rd_data_user_fifo_din_2N <= rsp_rd_data(USER_DATA_WIDTH_2N +40 -1 downto 40); when 2 => rd_data_user_fifo_din_2N <= rsp_rd_data(USER_DATA_WIDTH_2N +48 -1 downto 48); when 3 => rd_data_user_fifo_din_2N <= rsp_rd_data(USER_DATA_WIDTH_2N +56 -1 downto 56); when 4 => rd_data_user_fifo_din_2N <= rsp_rd_data(USER_DATA_WIDTH_2N +64 -1 downto 64); when 5 => rd_data_user_fifo_din_2N <= rsp_rd_data(USER_DATA_WIDTH_2N +8 -1 downto 8); when 6 => rd_data_user_fifo_din_2N <= rsp_rd_data(USER_DATA_WIDTH_2N +16 -1 downto 16); when 7 => rd_data_user_fifo_din_2N <= rsp_rd_data(USER_DATA_WIDTH_2N +24 -1 downto 24); when others => null; end case; for i in 0 to USER_DATA_WIDTH -1 loop rd_data_user_fifo_din(i) <= rd_data_user_fifo_din_2N(USER_DATA_WIDTH_2N-1-i); end loop; rd_data_user_fifo_push <= '0'; if (rsp_valid = '1' and rd_data_user_fifo_full_n = '1' and CONV_INTEGER(rsp_rd_data_byte_count)>= USER_DATA_BYTE_COUNT) then rd_data_user_fifo_push <= '1'; end if; end process; U_nfa_forward_buckets_if_rd_data_user_fifo: component nfa_forward_buckets_if_ap_fifo generic map( DATA_WIDTH => USER_DATA_WIDTH, ADDR_WIDTH => 5, DEPTH => 32) port map( clk => MPLB_Clk, reset => MPLB_Rst, if_empty_n => rd_data_user_fifo_empty_n, if_read => USER_rsp_pop, if_dout => rd_data_user_fifo_dout, if_full_n => rd_data_user_fifo_full_n, if_write => rd_data_user_fifo_push, if_din => rd_data_user_fifo_din ); USER_RdData <= rd_data_user_fifo_dout; USER_rsp_empty_n <= rd_data_user_fifo_empty_n; end IMP;
lgpl-3.0
cf0c5d1982be61d2e284c28f427a407d
0.55217
3.262236
false
false
false
false
grwlf/vsim
vhdl_ct/ct00622.vhd
1
6,793
-- NEED RESULT: ARCH00622: Concurrent proc call 1 passed -- NEED RESULT: ARCH00622.P1: Multi transport transactions occurred on concurrent signal asg passed -- NEED RESULT: ARCH00622: Concurrent proc call 2 passed -- NEED RESULT: ARCH00622: One transport transaction occurred on a concurrent signal asg passed -- NEED RESULT: ARCH00622: Old transactions were removed on a concurrent signal asg passed -- NEED RESULT: P1: Transport transactions completed entirely passed ------------------------------------------------------------------------------- -- -- Copyright (c) 1989 by Intermetrics, Inc. -- All rights reserved. -- ------------------------------------------------------------------------------- -- -- TEST NAME: -- -- CT00622 -- -- AUTHOR: -- -- G. Tominovich -- -- TEST OBJECTIVES: -- -- 9.3 (3) -- -- DESIGN UNIT ORDERING: -- -- ENT00622(ARCH00622) -- ENT00622_Test_Bench(ARCH00622_Test_Bench) -- -- REVISION HISTORY: -- -- 24-AUG-1987 - initial revision -- -- NOTES: -- -- self-checking -- automatically generated -- use WORK.STANDARD_TYPES.all ; entity ENT00622 is port ( s_st_arr1_vector : inout st_arr1_vector ) ; subtype chk_sig_type is integer range -1 to 100 ; signal chk_st_arr1_vector : chk_sig_type := -1 ; -- end ENT00622 ; -- -- architecture ARCH00622 of ENT00622 is subtype chk_time_type is Time ; signal s_st_arr1_vector_savt : chk_time_type := 0 ns ; -- subtype chk_cnt_type is Integer ; signal s_st_arr1_vector_cnt : chk_cnt_type := 0 ; -- type select_type is range 1 to 3 ; signal st_arr1_vector_select : select_type := 1 ; -- procedure P1 (signal s_st_arr1_vector : in st_arr1_vector ; signal select_sig : out Select_Type ; signal savtime : out Chk_Time_Type ; signal chk_sig : out Chk_Sig_Type ; signal count : out Integer) is variable correct : boolean ; begin case s_st_arr1_vector_cnt is when 0 => null ; -- s_st_arr1_vector(highb)(lowb to highb-1) <= transport -- c_st_arr1_vector_2(highb)(lowb to highb-1) after 10 ns, -- c_st_arr1_vector_1(highb)(lowb to highb-1) after 20 ns ; -- when 1 => correct := s_st_arr1_vector(highb)(lowb to highb-1) = c_st_arr1_vector_2(highb)(lowb to highb-1) and (s_st_arr1_vector_savt + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00622" , "Concurrent proc call 1", correct ) ; -- when 2 => correct := s_st_arr1_vector(highb)(lowb to highb-1) = c_st_arr1_vector_1(highb)(lowb to highb-1) and (s_st_arr1_vector_savt + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00622.P1" , "Multi transport transactions occurred on " & "concurrent signal asg", correct ) ; -- select_sig <= transport 2 ; -- s_st_arr1_vector(highb)(lowb to highb-1) <= transport -- c_st_arr1_vector_2(highb)(lowb to highb-1) after 10 ns , -- c_st_arr1_vector_1(highb)(lowb to highb-1) after 20 ns , -- c_st_arr1_vector_2(highb)(lowb to highb-1) after 30 ns , -- c_st_arr1_vector_1(highb)(lowb to highb-1) after 40 ns ; -- when 3 => correct := s_st_arr1_vector(highb)(lowb to highb-1) = c_st_arr1_vector_2(highb)(lowb to highb-1) and (s_st_arr1_vector_savt + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00622" , "Concurrent proc call 2", correct ) ; select_sig <= transport 3 ; -- s_st_arr1_vector(highb)(lowb to highb-1) <= transport -- c_st_arr1_vector_1(highb)(lowb to highb-1) after 5 ns ; -- when 4 => correct := s_st_arr1_vector(highb)(lowb to highb-1) = c_st_arr1_vector_1(highb)(lowb to highb-1) and (s_st_arr1_vector_savt + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00622" , "One transport transaction occurred on a " & "concurrent signal asg", correct ) ; test_report ( "ARCH00622" , "Old transactions were removed on a " & "concurrent signal asg", correct ) ; -- when others => -- No more transactions should have occurred test_report ( "ARCH00622" , "Old transactions were removed on a " & "concurrent signal asg", false ) ; -- end case ; -- savtime <= transport Std.Standard.Now ; chk_sig <= transport s_st_arr1_vector_cnt after (1 us - Std.Standard.Now) ; count <= transport s_st_arr1_vector_cnt + 1 ; -- end ; -- begin CHG1 : P1( s_st_arr1_vector , st_arr1_vector_select , s_st_arr1_vector_savt , chk_st_arr1_vector , s_st_arr1_vector_cnt ) ; -- PGEN_CHKP_1 : process ( chk_st_arr1_vector ) begin if Std.Standard.Now > 0 ns then test_report ( "P1" , "Transport transactions completed entirely", chk_st_arr1_vector = 4 ) ; end if ; end process PGEN_CHKP_1 ; -- -- with st_arr1_vector_select select s_st_arr1_vector(highb)(lowb to highb-1) <= transport c_st_arr1_vector_2(highb)(lowb to highb-1) after 10 ns, c_st_arr1_vector_1(highb)(lowb to highb-1) after 20 ns when 1, -- c_st_arr1_vector_2(highb)(lowb to highb-1) after 10 ns , c_st_arr1_vector_1(highb)(lowb to highb-1) after 20 ns , c_st_arr1_vector_2(highb)(lowb to highb-1) after 30 ns , c_st_arr1_vector_1(highb)(lowb to highb-1) after 40 ns when 2, -- c_st_arr1_vector_1(highb)(lowb to highb-1) after 5 ns when 3 ; -- end ARCH00622 ; -- -- use WORK.STANDARD_TYPES.all ; entity ENT00622_Test_Bench is signal s_st_arr1_vector : st_arr1_vector := c_st_arr1_vector_1 ; -- end ENT00622_Test_Bench ; -- -- architecture ARCH00622_Test_Bench of ENT00622_Test_Bench is begin L1: block component UUT port ( s_st_arr1_vector : inout st_arr1_vector ) ; end component ; -- for CIS1 : UUT use entity WORK.ENT00622 ( ARCH00622 ) ; begin CIS1 : UUT port map ( s_st_arr1_vector ) ; end block L1 ; end ARCH00622_Test_Bench ;
gpl-3.0
70135526f8cf16ffacfcd42867df39cb
0.528044
3.295973
false
true
false
false
MilosSubotic/huffman_coding
RTL/src/rtl/text2sym_conv_and_stage_cnt.vhd
1
3,219
------------------------------------------------------------------------------ -- @license MIT -- @brief ------------------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; use work.global.all; use work.reg; entity text2sym_conv_and_stage_freq is port( i_clk : in std_logic; in_rst : in std_logic; -- Input port. s_axis_tdata : in std_logic_vector(7 downto 0); s_axis_tvalid : in std_logic; s_axis_tready : out std_logic; s_axis_tlast : in std_logic; -- Output stuff. o_stage : out t_stage; o_pipe_en : out std_logic; o_pipe_flush : out std_logic; o_sym : out t_sym ); end entity text2sym_conv_and_stage_freq; architecture arch_text2sym_conv_and_stage_freq of text2sym_conv_and_stage_freq is type t_states is ( NEW_CHAR, UPPER_NIBBLE, LAST_STAGE, UPPER_NIBBLE_LAST, FLUSH ); signal state : t_states; signal sym : t_sym; signal en : std_logic; signal up_nib : t_sym; signal next_up_nib : t_sym; signal up_nib_en : std_logic; signal stage : t_stage; signal next_stage : t_stage; signal wrap_stage : t_stage; signal stage_en : std_logic; begin -- Regiser and transition function. process(i_clk, in_rst) begin if in_rst = '0' then state <= NEW_CHAR; elsif rising_edge(i_clk) then case state is when NEW_CHAR => if s_axis_tvalid = '1' then if s_axis_tlast = '1' then state <= UPPER_NIBBLE_LAST; else state <= UPPER_NIBBLE; end if; end if; when UPPER_NIBBLE => if stage = 15 then state <= LAST_STAGE; else state <= NEW_CHAR; end if; when LAST_STAGE => state <= NEW_CHAR; when UPPER_NIBBLE_LAST => state <= FLUSH; when FLUSH => -- TODO Implement. state <= NEW_CHAR; end case; end if; end process; with state select en <= s_axis_tvalid when NEW_CHAR, '1' when others; o_pipe_en <= en; with state select s_axis_tready <= '1' when NEW_CHAR, '0' when others; with state select o_pipe_flush <= '1' when FLUSH, '0' when others; with state select sym <= s_axis_tdata(3 downto 0) when NEW_CHAR, up_nib when others; o_sym <= sym; -- Upper nibble. with state select up_nib_en <= s_axis_tvalid when NEW_CHAR, '0' when others; next_up_nib <= s_axis_tdata(7 downto 4) when up_nib_en = '1' else up_nib; up_nib_reg: entity reg generic map( WIDTH => 4 ) port map( i_clk => i_clk, in_rst => in_rst, i_d => next_up_nib, o_q => up_nib ); -- Stage counter. stage_en <= en; wrap_stage <= "00000" when stage = 16 else stage + 1; next_stage <= wrap_stage when stage_en = '1' else stage; stage_reg: entity reg generic map( WIDTH => 5 ) port map( i_clk => i_clk, in_rst => in_rst, i_d => next_stage, o_q => stage ); o_stage <= stage; end architecture arch_text2sym_conv_and_stage_freq;
mit
6bc2277d5097fc77beb88fb3a5934773
0.53091
2.937044
false
false
false
false
Given-Jiang/Binarization
tb_Binarization/db/Binarization.vhd
1
2,974
-- This file is not intended for synthesis, is is present so that simulators -- see a complete view of the system. -- You may use the entity declaration from this file as the basis for a -- component declaration in a VHDL file instantiating this entity. --altera translate_off library IEEE; use IEEE.std_logic_1164.all; use IEEE.NUMERIC_STD.all; entity Binarization is port ( Avalon_MM_Slave_address : in std_logic_vector(2-1 downto 0) := (others=>'0'); Avalon_MM_Slave_write : in std_logic := '0'; Avalon_MM_Slave_writedata : in std_logic_vector(32-1 downto 0) := (others=>'0'); Avalon_ST_Sink_data : in std_logic_vector(24-1 downto 0) := (others=>'0'); Avalon_ST_Sink_endofpacket : in std_logic := '0'; Avalon_ST_Sink_ready : out std_logic; Avalon_ST_Sink_startofpacket : in std_logic := '0'; Avalon_ST_Sink_valid : in std_logic := '0'; Avalon_ST_Source_data : out std_logic_vector(24-1 downto 0); Avalon_ST_Source_endofpacket : out std_logic; Avalon_ST_Source_ready : in std_logic := '0'; Avalon_ST_Source_startofpacket : out std_logic; Avalon_ST_Source_valid : out std_logic; Clock : in std_logic := '0'; aclr : in std_logic := '0' ); end entity Binarization; architecture rtl of Binarization is component Binarization_GN is port ( Avalon_MM_Slave_address : in std_logic_vector(2-1 downto 0) := (others=>'0'); Avalon_MM_Slave_write : in std_logic := '0'; Avalon_MM_Slave_writedata : in std_logic_vector(32-1 downto 0) := (others=>'0'); Avalon_ST_Sink_data : in std_logic_vector(24-1 downto 0) := (others=>'0'); Avalon_ST_Sink_endofpacket : in std_logic := '0'; Avalon_ST_Sink_ready : out std_logic; Avalon_ST_Sink_startofpacket : in std_logic := '0'; Avalon_ST_Sink_valid : in std_logic := '0'; Avalon_ST_Source_data : out std_logic_vector(24-1 downto 0); Avalon_ST_Source_endofpacket : out std_logic; Avalon_ST_Source_ready : in std_logic := '0'; Avalon_ST_Source_startofpacket : out std_logic; Avalon_ST_Source_valid : out std_logic; Clock : in std_logic := '0'; aclr : in std_logic := '0' ); end component Binarization_GN; begin Binarization_GN_0: if true generate inst_Binarization_GN_0: Binarization_GN port map(Avalon_MM_Slave_address => Avalon_MM_Slave_address, Avalon_MM_Slave_write => Avalon_MM_Slave_write, Avalon_MM_Slave_writedata => Avalon_MM_Slave_writedata, Avalon_ST_Sink_data => Avalon_ST_Sink_data, Avalon_ST_Sink_endofpacket => Avalon_ST_Sink_endofpacket, Avalon_ST_Sink_ready => Avalon_ST_Sink_ready, Avalon_ST_Sink_startofpacket => Avalon_ST_Sink_startofpacket, Avalon_ST_Sink_valid => Avalon_ST_Sink_valid, Avalon_ST_Source_data => Avalon_ST_Source_data, Avalon_ST_Source_endofpacket => Avalon_ST_Source_endofpacket, Avalon_ST_Source_ready => Avalon_ST_Source_ready, Avalon_ST_Source_startofpacket => Avalon_ST_Source_startofpacket, Avalon_ST_Source_valid => Avalon_ST_Source_valid, Clock => Clock, aclr => aclr); end generate; end architecture rtl; --altera translate_on
mit
597e67bf3ce34f4ca2c1f166274975dc
0.709482
3.059671
false
false
false
false
takeshineshiro/fpga_fibre_scan
HUCB2P0_150701/pulse.vhd
1
2,713
--***************************************************************************** -- @Copyright 2010 by guyoubao, All rights reserved. -- Module name : Pulse control -- Call by : -- Description : -- IC : EP3C16F484C6 -- Version : A -- Note: : -- Author : Weibao Qiu -- Date : 2010.08.28 -- Update : -- -- -- --***************************************************************************** library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity pulse is port ( I_clk : in std_logic; I_reset : in std_logic; I_pulse_trig : in std_logic; O_pulse : out std_logic_vector(3 downto 0) ); end pulse; architecture ARC_pulse of pulse is signal S_cnt : std_logic_vector(7 downto 0); signal s_case : std_logic_vector(1 downto 0); signal s_pulse_buf : std_logic; signal s_pulse : std_logic_vector(3 downto 0); begin O_pulse <= s_pulse; process(I_reset,I_clk) begin if I_reset = '0' then s_case <= (others=>'0'); S_cnt <= (others=>'0'); s_pulse(0) <= '0'; s_pulse(1) <= '1'; s_pulse_buf <= '0'; elsif rising_edge(I_clk) then s_pulse_buf <= I_pulse_trig; case s_case is when "00" => if(s_pulse_buf = '0' and I_pulse_trig = '1')then s_case <= "01"; S_cnt <= S_cnt + '1'; else s_case <= (others=>'0'); S_cnt <= (others=>'0'); s_pulse(0) <= '0'; s_pulse(1) <= '1'; end if; when "01" => S_cnt <= S_cnt + '1'; if(S_cnt >= 4 and S_cnt <= 5)then s_pulse(1) <= '0'; else s_pulse(1) <= '1'; end if; if(S_cnt >= 2 and S_cnt <= 3)then s_pulse(0) <= '1'; else s_pulse(0) <= '0'; end if; if(S_cnt = 0)then s_case <= (others=>'0'); end if; when others => s_case <= (others=>'0'); S_cnt <= (others=>'0'); s_pulse(0) <= '0'; s_pulse(1) <= '1'; end case; end if; end process; end ARC_pulse;
apache-2.0
b9611cdb0f9170c42224390bd35e9c0e
0.347954
3.691156
false
false
false
false
grwlf/vsim
vhdl_ct/ct00140.vhd
1
20,307
-- NEED RESULT: ARCH00140.P1: Multi inertial transactions occurred on signal asg with indexed name on LHS passed -- NEED RESULT: ARCH00140.P2: Multi inertial transactions occurred on signal asg with indexed name on LHS passed -- NEED RESULT: ARCH00140.P3: Multi inertial transactions occurred on signal asg with indexed name on LHS passed -- NEED RESULT: ARCH00140: One inertial transaction occurred on signal asg with indexed name on LHS passed -- NEED RESULT: ARCH00140: One inertial transaction occurred on signal asg with indexed name on LHS passed -- NEED RESULT: ARCH00140: One inertial transaction occurred on signal asg with indexed name on LHS passed -- NEED RESULT: ARCH00140: Old transactions were removed on signal asg with indexed name on LHS passed -- NEED RESULT: ARCH00140: Old transactions were removed on signal asg with indexed name on LHS passed -- NEED RESULT: ARCH00140: Old transactions were removed on signal asg with indexed name on LHS passed -- NEED RESULT: ARCH00140: One inertial transaction occurred on signal asg with indexed name on LHS passed -- NEED RESULT: ARCH00140: One inertial transaction occurred on signal asg with indexed name on LHS passed -- NEED RESULT: ARCH00140: One inertial transaction occurred on signal asg with indexed name on LHS passed -- NEED RESULT: ARCH00140: Inertial semantics check on a signal asg with indexed name on LHS passed -- NEED RESULT: ARCH00140: Inertial semantics check on a signal asg with indexed name on LHS passed -- NEED RESULT: ARCH00140: Inertial semantics check on a signal asg with indexed name on LHS passed -- NEED RESULT: P3: Inertial transactions entirely completed passed -- NEED RESULT: P2: Inertial transactions entirely completed passed -- NEED RESULT: P1: Inertial transactions entirely completed passed ------------------------------------------------------------------------------- -- -- Copyright (c) 1989 by Intermetrics, Inc. -- All rights reserved. -- ------------------------------------------------------------------------------- -- -- TEST NAME: -- -- CT00140 -- -- AUTHOR: -- -- G. Tominovich -- -- TEST OBJECTIVES: -- -- 8.3 (1) -- 8.3 (2) -- 8.3 (4) -- 8.3 (5) -- 8.3.1 (4) -- -- DESIGN UNIT ORDERING: -- -- ENT00140(ARCH00140) -- ENT00140_Test_Bench(ARCH00140_Test_Bench) -- -- REVISION HISTORY: -- -- 08-JUL-1987 - initial revision -- -- NOTES: -- -- self-checking -- automatically generated -- use WORK.STANDARD_TYPES.all ; entity ENT00140 is port ( s_st_arr1 : inout st_arr1 ; s_st_arr2 : inout st_arr2 ; s_st_arr3 : inout st_arr3 ) ; subtype chk_sig_type is integer range -1 to 100 ; signal chk_st_arr1 : chk_sig_type := -1 ; signal chk_st_arr2 : chk_sig_type := -1 ; signal chk_st_arr3 : chk_sig_type := -1 ; -- end ENT00140 ; -- architecture ARCH00140 of ENT00140 is begin P1 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_st_arr1 (st_arr1'Left) <= c_st_arr1_2 (st_arr1'Right) after 10 ns, c_st_arr1_1 (st_arr1'Right) after 20 ns ; -- when 1 => correct := s_st_arr1 (st_arr1'Left) = c_st_arr1_2 (st_arr1'Right) and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_st_arr1 (st_arr1'Left) = c_st_arr1_1 (st_arr1'Right) and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00140.P1" , "Multi inertial transactions occurred on signal " & "asg with indexed name on LHS", correct ) ; s_st_arr1 (st_arr1'Left) <= c_st_arr1_2 (st_arr1'Right) after 10 ns, c_st_arr1_1 (st_arr1'Right) after 20 ns, c_st_arr1_2 (st_arr1'Right) after 30 ns, c_st_arr1_1 (st_arr1'Right) after 40 ns ; -- when 3 => correct := s_st_arr1 (st_arr1'Left) = c_st_arr1_2 (st_arr1'Right) and (savtime + 10 ns) = Std.Standard.Now ; s_st_arr1 (st_arr1'Left) <= c_st_arr1_1 (st_arr1'Right) after 5 ns; -- when 4 => correct := correct and s_st_arr1 (st_arr1'Left) = c_st_arr1_1 (st_arr1'Right) and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00140" , "One inertial transaction occurred on signal " & "asg with indexed name on LHS", correct ) ; s_st_arr1 (st_arr1'Left) <= transport c_st_arr1_1 (st_arr1'Right) after 100 ns; -- when 5 => correct := s_st_arr1 (st_arr1'Left) = c_st_arr1_1 (st_arr1'Right) and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00140" , "Old transactions were removed on signal " & "asg with indexed name on LHS", correct ) ; s_st_arr1 (st_arr1'Left) <= c_st_arr1_2 (st_arr1'Right) after 10 ns, c_st_arr1_1 (st_arr1'Right) after 20 ns, c_st_arr1_2 (st_arr1'Right) after 30 ns, c_st_arr1_1 (st_arr1'Right) after 40 ns ; -- when 6 => correct := s_st_arr1 (st_arr1'Left) = c_st_arr1_2 (st_arr1'Right) and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00140" , "One inertial transaction occurred on signal " & "asg with indexed name on LHS", correct ) ; -- The following will mark last transaction above s_st_arr1 (st_arr1'Left) <= c_st_arr1_1 (st_arr1'Right) after 40 ns; -- when 7 => correct := s_st_arr1 (st_arr1'Left) = c_st_arr1_1 (st_arr1'Right) and (savtime + 30 ns) = Std.Standard.Now ; -- when 8 => correct := correct and s_st_arr1 (st_arr1'Left) = c_st_arr1_1 (st_arr1'Right) and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00140" , "Inertial semantics check on a signal " & "asg with indexed name on LHS", correct ) ; -- when others => -- No more transactions should have occurred test_report ( "ARCH00140" , "Inertial semantics check on a signal " & "asg with indexed name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_st_arr1 <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_st_arr1'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P1 ; -- PGEN_CHKP_1 : process ( chk_st_arr1 ) begin if Std.Standard.Now > 0 ns then test_report ( "P1" , "Inertial transactions entirely completed", chk_st_arr1 = 8 ) ; end if ; end process PGEN_CHKP_1 ; -- P2 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_st_arr2 ( st_arr2'Left(1),st_arr2'Left(2)) <= c_st_arr2_2 ( st_arr2'Right(1),st_arr2'Right(2)) after 10 ns, c_st_arr2_1 ( st_arr2'Right(1),st_arr2'Right(2)) after 20 ns ; -- when 1 => correct := s_st_arr2 ( st_arr2'Left(1),st_arr2'Left(2)) = c_st_arr2_2 ( st_arr2'Right(1),st_arr2'Right(2)) and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_st_arr2 ( st_arr2'Left(1),st_arr2'Left(2)) = c_st_arr2_1 ( st_arr2'Right(1),st_arr2'Right(2)) and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00140.P2" , "Multi inertial transactions occurred on signal " & "asg with indexed name on LHS", correct ) ; s_st_arr2 ( st_arr2'Left(1),st_arr2'Left(2)) <= c_st_arr2_2 ( st_arr2'Right(1),st_arr2'Right(2)) after 10 ns, c_st_arr2_1 ( st_arr2'Right(1),st_arr2'Right(2)) after 20 ns, c_st_arr2_2 ( st_arr2'Right(1),st_arr2'Right(2)) after 30 ns, c_st_arr2_1 ( st_arr2'Right(1),st_arr2'Right(2)) after 40 ns ; -- when 3 => correct := s_st_arr2 ( st_arr2'Left(1),st_arr2'Left(2)) = c_st_arr2_2 ( st_arr2'Right(1),st_arr2'Right(2)) and (savtime + 10 ns) = Std.Standard.Now ; s_st_arr2 ( st_arr2'Left(1),st_arr2'Left(2)) <= c_st_arr2_1 ( st_arr2'Right(1),st_arr2'Right(2)) after 5 ns; -- when 4 => correct := correct and s_st_arr2 ( st_arr2'Left(1),st_arr2'Left(2)) = c_st_arr2_1 ( st_arr2'Right(1),st_arr2'Right(2)) and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00140" , "One inertial transaction occurred on signal " & "asg with indexed name on LHS", correct ) ; s_st_arr2 ( st_arr2'Left(1),st_arr2'Left(2)) <= transport c_st_arr2_1 ( st_arr2'Right(1),st_arr2'Right(2)) after 100 ns; -- when 5 => correct := s_st_arr2 ( st_arr2'Left(1),st_arr2'Left(2)) = c_st_arr2_1 ( st_arr2'Right(1),st_arr2'Right(2)) and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00140" , "Old transactions were removed on signal " & "asg with indexed name on LHS", correct ) ; s_st_arr2 ( st_arr2'Left(1),st_arr2'Left(2)) <= c_st_arr2_2 ( st_arr2'Right(1),st_arr2'Right(2)) after 10 ns, c_st_arr2_1 ( st_arr2'Right(1),st_arr2'Right(2)) after 20 ns, c_st_arr2_2 ( st_arr2'Right(1),st_arr2'Right(2)) after 30 ns, c_st_arr2_1 ( st_arr2'Right(1),st_arr2'Right(2)) after 40 ns ; -- when 6 => correct := s_st_arr2 ( st_arr2'Left(1),st_arr2'Left(2)) = c_st_arr2_2 ( st_arr2'Right(1),st_arr2'Right(2)) and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00140" , "One inertial transaction occurred on signal " & "asg with indexed name on LHS", correct ) ; -- The following will mark last transaction above s_st_arr2 ( st_arr2'Left(1),st_arr2'Left(2)) <= c_st_arr2_1 ( st_arr2'Right(1),st_arr2'Right(2)) after 40 ns; -- when 7 => correct := s_st_arr2 ( st_arr2'Left(1),st_arr2'Left(2)) = c_st_arr2_1 ( st_arr2'Right(1),st_arr2'Right(2)) and (savtime + 30 ns) = Std.Standard.Now ; -- when 8 => correct := correct and s_st_arr2 ( st_arr2'Left(1),st_arr2'Left(2)) = c_st_arr2_1 ( st_arr2'Right(1),st_arr2'Right(2)) and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00140" , "Inertial semantics check on a signal " & "asg with indexed name on LHS", correct ) ; -- when others => -- No more transactions should have occurred test_report ( "ARCH00140" , "Inertial semantics check on a signal " & "asg with indexed name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_st_arr2 <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_st_arr2'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P2 ; -- PGEN_CHKP_2 : process ( chk_st_arr2 ) begin if Std.Standard.Now > 0 ns then test_report ( "P2" , "Inertial transactions entirely completed", chk_st_arr2 = 8 ) ; end if ; end process PGEN_CHKP_2 ; -- P3 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_st_arr3 ( st_arr3'Left(1),st_arr3'Left(2)) <= c_st_arr3_2 ( st_arr3'Right(1),st_arr3'Right(2)) after 10 ns, c_st_arr3_1 ( st_arr3'Right(1),st_arr3'Right(2)) after 20 ns ; -- when 1 => correct := s_st_arr3 ( st_arr3'Left(1),st_arr3'Left(2)) = c_st_arr3_2 ( st_arr3'Right(1),st_arr3'Right(2)) and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_st_arr3 ( st_arr3'Left(1),st_arr3'Left(2)) = c_st_arr3_1 ( st_arr3'Right(1),st_arr3'Right(2)) and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00140.P3" , "Multi inertial transactions occurred on signal " & "asg with indexed name on LHS", correct ) ; s_st_arr3 ( st_arr3'Left(1),st_arr3'Left(2)) <= c_st_arr3_2 ( st_arr3'Right(1),st_arr3'Right(2)) after 10 ns, c_st_arr3_1 ( st_arr3'Right(1),st_arr3'Right(2)) after 20 ns, c_st_arr3_2 ( st_arr3'Right(1),st_arr3'Right(2)) after 30 ns, c_st_arr3_1 ( st_arr3'Right(1),st_arr3'Right(2)) after 40 ns ; -- when 3 => correct := s_st_arr3 ( st_arr3'Left(1),st_arr3'Left(2)) = c_st_arr3_2 ( st_arr3'Right(1),st_arr3'Right(2)) and (savtime + 10 ns) = Std.Standard.Now ; s_st_arr3 ( st_arr3'Left(1),st_arr3'Left(2)) <= c_st_arr3_1 ( st_arr3'Right(1),st_arr3'Right(2)) after 5 ns; -- when 4 => correct := correct and s_st_arr3 ( st_arr3'Left(1),st_arr3'Left(2)) = c_st_arr3_1 ( st_arr3'Right(1),st_arr3'Right(2)) and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00140" , "One inertial transaction occurred on signal " & "asg with indexed name on LHS", correct ) ; s_st_arr3 ( st_arr3'Left(1),st_arr3'Left(2)) <= transport c_st_arr3_1 ( st_arr3'Right(1),st_arr3'Right(2)) after 100 ns; -- when 5 => correct := s_st_arr3 ( st_arr3'Left(1),st_arr3'Left(2)) = c_st_arr3_1 ( st_arr3'Right(1),st_arr3'Right(2)) and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00140" , "Old transactions were removed on signal " & "asg with indexed name on LHS", correct ) ; s_st_arr3 ( st_arr3'Left(1),st_arr3'Left(2)) <= c_st_arr3_2 ( st_arr3'Right(1),st_arr3'Right(2)) after 10 ns, c_st_arr3_1 ( st_arr3'Right(1),st_arr3'Right(2)) after 20 ns, c_st_arr3_2 ( st_arr3'Right(1),st_arr3'Right(2)) after 30 ns, c_st_arr3_1 ( st_arr3'Right(1),st_arr3'Right(2)) after 40 ns ; -- when 6 => correct := s_st_arr3 ( st_arr3'Left(1),st_arr3'Left(2)) = c_st_arr3_2 ( st_arr3'Right(1),st_arr3'Right(2)) and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00140" , "One inertial transaction occurred on signal " & "asg with indexed name on LHS", correct ) ; -- The following will mark last transaction above s_st_arr3 ( st_arr3'Left(1),st_arr3'Left(2)) <= c_st_arr3_1 ( st_arr3'Right(1),st_arr3'Right(2)) after 40 ns; -- when 7 => correct := s_st_arr3 ( st_arr3'Left(1),st_arr3'Left(2)) = c_st_arr3_1 ( st_arr3'Right(1),st_arr3'Right(2)) and (savtime + 30 ns) = Std.Standard.Now ; -- when 8 => correct := correct and s_st_arr3 ( st_arr3'Left(1),st_arr3'Left(2)) = c_st_arr3_1 ( st_arr3'Right(1),st_arr3'Right(2)) and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00140" , "Inertial semantics check on a signal " & "asg with indexed name on LHS", correct ) ; -- when others => -- No more transactions should have occurred test_report ( "ARCH00140" , "Inertial semantics check on a signal " & "asg with indexed name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_st_arr3 <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_st_arr3'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P3 ; -- PGEN_CHKP_3 : process ( chk_st_arr3 ) begin if Std.Standard.Now > 0 ns then test_report ( "P3" , "Inertial transactions entirely completed", chk_st_arr3 = 8 ) ; end if ; end process PGEN_CHKP_3 ; -- -- end ARCH00140 ; -- use WORK.STANDARD_TYPES.all ; entity ENT00140_Test_Bench is signal s_st_arr1 : st_arr1 := c_st_arr1_1 ; signal s_st_arr2 : st_arr2 := c_st_arr2_1 ; signal s_st_arr3 : st_arr3 := c_st_arr3_1 ; -- end ENT00140_Test_Bench ; -- architecture ARCH00140_Test_Bench of ENT00140_Test_Bench is begin L1: block component UUT port ( s_st_arr1 : inout st_arr1 ; s_st_arr2 : inout st_arr2 ; s_st_arr3 : inout st_arr3 ) ; end component ; -- for CIS1 : UUT use entity WORK.ENT00140 ( ARCH00140 ) ; begin CIS1 : UUT port map ( s_st_arr1 , s_st_arr2 , s_st_arr3 ) ; end block L1 ; end ARCH00140_Test_Bench ;
gpl-3.0
5fffb193e3b6d39a86f325ddb6f3ffb2
0.46772
3.532881
false
true
false
false
grwlf/vsim
vhdl_ct/ct00064.vhd
1
4,606
-- NEED RESULT: ARCH00064.P1_1: Next with no label or condition only effects innermost (labeled) loop passed -- NEED RESULT: ARCH00064.P1_1: Next with no label or condition only effects innermost (unlabeled) loop passed -- NEED RESULT: ARCH00064.P1_1: Next with no label or condition only effects innermost (labeled) loop passed -- NEED RESULT: ARCH00064.P1_1: Next with no label or condition only effects innermost (unlabeled) loop passed -- NEED RESULT: ARCH00064.P1_1: Next statement does not effect outer loop passed -- NEED RESULT: ARCH00064.P1_2: Next with no label only effects innermost (unlabeled) loop passed -- NEED RESULT: ARCH00064.P1_2: Next with no label only effects innermost (labeled) loop passed -- NEED RESULT: ARCH00064.P1_2: Next statement does not effect outer loop passed ------------------------------------------------------------------------------- -- -- Copyright (c) 1989 by Intermetrics, Inc. -- All rights reserved. -- ------------------------------------------------------------------------------- -- -- TEST NAME: -- -- CT00064 -- -- AUTHOR: -- -- G. Tominovich -- -- TEST OBJECTIVES: -- -- 8.9 (1) -- 8.9 (3) -- 8.9 (4) -- -- DESIGN UNIT ORDERING: -- -- E00000(ARCH00064) -- ENT00064_Test_Bench(ARCH00064_Test_Bench) -- -- REVISION HISTORY: -- -- 06-JUL-1987 - initial revision -- -- NOTES: -- -- self-checking -- automatically generated -- use WORK.STANDARD_TYPES.all ; architecture ARCH00064 of E00000 is signal Dummy : Boolean := false ; begin P1_1 : process ( Dummy ) variable correct : boolean ; variable counter : integer := 0 ; variable done : boolean := false ; begin L1 : for i in boolean loop -- correct := true ; L2 : for j in 1 to 3 loop next ; correct := false ; end loop L2 ; -- test_report ( "ARCH00064.P1_1" , "Next with no label or condition only effects " & "innermost (labeled) loop", correct ) ; -- correct := true ; while not done loop done := true ; next ; correct := false ; end loop ; -- test_report ( "ARCH00064.P1_1" , "Next with no label or condition only effects " & "innermost (unlabeled) loop", correct ) ; -- counter := counter + 1 ; -- end loop L1 ; correct := counter = (boolean'Pos (boolean'High) - boolean'Pos (boolean'Low) + 1) ; test_report ( "ARCH00064.P1_1" , "Next statement does not effect outer " & "loop", correct ) ; -- end process P1_1 ; -- P1_2 : process ( Dummy ) variable correct : boolean := true ; variable counter : integer := 0 ; variable done : boolean := false ; variable v_boolean : boolean := c_boolean_1 ; -- begin L1 : while v_boolean /= boolean'High loop -- correct := true ; for j in 1 to 3 loop next when j = j ; correct := false ; end loop ; -- test_report ( "ARCH00064.P1_2" , "Next with no label only effects " & "innermost (unlabeled) loop", correct ) ; -- correct := true ; L2 : while not done loop done := true ; next when done = done ; correct := false ; end loop L2 ; -- test_report ( "ARCH00064.P1_2" , "Next with no label only effects " & "innermost (labeled) loop", correct ) ; -- v_boolean := boolean'Succ (v_boolean) ; counter := counter + 1 ; -- end loop L1 ; correct := counter = (boolean'Pos (boolean'High) - boolean'Pos (c_boolean_1) ) ; test_report ( "ARCH00064.P1_2" , "Next statement does not effect outer " & "loop", correct ) ; -- end process P1_2 ; -- -- end ARCH00064 ; -- entity ENT00064_Test_Bench is end ENT00064_Test_Bench ; -- architecture ARCH00064_Test_Bench of ENT00064_Test_Bench is begin L1: block component UUT end component ; for CIS1 : UUT use entity WORK.E00000 ( ARCH00064 ) ; begin CIS1 : UUT ; end block L1 ; end ARCH00064_Test_Bench ;
gpl-3.0
9fa21ba015dcb6b41e41f7e96842c9c9
0.508467
3.877104
false
true
false
false
jairov4/accel-oil
solution_virtex5_plb/syn/vhdl/sample_iterator_next.vhd
1
7,901
-- ============================================================== -- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC -- Version: 2014.1 -- Copyright (C) 2014 Xilinx Inc. All rights reserved. -- -- =========================================================== library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all; entity sample_iterator_next is port ( ap_clk : IN STD_LOGIC; ap_rst : IN STD_LOGIC; ap_start : IN STD_LOGIC; ap_done : OUT STD_LOGIC; ap_idle : OUT STD_LOGIC; ap_ready : OUT STD_LOGIC; indices_req_din : OUT STD_LOGIC; indices_req_full_n : IN STD_LOGIC; indices_req_write : OUT STD_LOGIC; indices_rsp_empty_n : IN STD_LOGIC; indices_rsp_read : OUT STD_LOGIC; indices_address : OUT STD_LOGIC_VECTOR (31 downto 0); indices_datain : IN STD_LOGIC_VECTOR (55 downto 0); indices_dataout : OUT STD_LOGIC_VECTOR (55 downto 0); indices_size : OUT STD_LOGIC_VECTOR (31 downto 0); i_index : IN STD_LOGIC_VECTOR (15 downto 0); i_sample : IN STD_LOGIC_VECTOR (15 downto 0); ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0); ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0) ); end; architecture behav of sample_iterator_next is constant ap_const_logic_1 : STD_LOGIC := '1'; constant ap_const_logic_0 : STD_LOGIC := '0'; constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (1 downto 0) := "00"; constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (1 downto 0) := "01"; constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (1 downto 0) := "10"; constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (1 downto 0) := "11"; constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001"; constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000"; constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111"; constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111"; constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001"; constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000"; constant ap_const_lv56_0 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000000"; signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "00"; signal indices_samples_load_new5_reg_161 : STD_LOGIC_VECTOR (15 downto 0); signal tmp_s_fu_67_p1 : STD_LOGIC_VECTOR (63 downto 0); signal tmp_9_cast_fu_92_p1 : STD_LOGIC_VECTOR (16 downto 0); signal tmp_4_fu_95_p2 : STD_LOGIC_VECTOR (16 downto 0); signal tmp_cast_fu_88_p1 : STD_LOGIC_VECTOR (17 downto 0); signal tmp_5_fu_105_p1 : STD_LOGIC_VECTOR (17 downto 0); signal tmp_4_fu_95_p2_temp: signed (17-1 downto 0); signal tmp_5_fu_105_p2 : STD_LOGIC_VECTOR (0 downto 0); signal tmp_7_fu_116_p2 : STD_LOGIC_VECTOR (15 downto 0); signal tmp_6_fu_111_p2 : STD_LOGIC_VECTOR (15 downto 0); signal agg_result_index_write_assign_fu_130_p3 : STD_LOGIC_VECTOR (15 downto 0); signal agg_result_sample_write_assign_fu_122_p3 : STD_LOGIC_VECTOR (15 downto 0); signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0); begin -- the current state (ap_CS_fsm) of the state machine. -- ap_CS_fsm_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_CS_fsm <= ap_ST_st1_fsm_0; else ap_CS_fsm <= ap_NS_fsm; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st3_fsm_2 = ap_CS_fsm) and not((indices_rsp_empty_n = ap_const_logic_0)))) then indices_samples_load_new5_reg_161 <= indices_datain(47 downto 32); end if; end if; end process; -- the next state (ap_NS_fsm) of the state machine. -- ap_NS_fsm_assign_proc : process (ap_start , ap_CS_fsm , indices_rsp_empty_n) begin case ap_CS_fsm is when ap_ST_st1_fsm_0 => if (not((ap_start = ap_const_logic_0))) then ap_NS_fsm <= ap_ST_st2_fsm_1; else ap_NS_fsm <= ap_ST_st1_fsm_0; end if; when ap_ST_st2_fsm_1 => ap_NS_fsm <= ap_ST_st3_fsm_2; when ap_ST_st3_fsm_2 => if (not((indices_rsp_empty_n = ap_const_logic_0))) then ap_NS_fsm <= ap_ST_st4_fsm_3; else ap_NS_fsm <= ap_ST_st3_fsm_2; end if; when ap_ST_st4_fsm_3 => ap_NS_fsm <= ap_ST_st1_fsm_0; when others => ap_NS_fsm <= "XX"; end case; end process; agg_result_index_write_assign_fu_130_p3 <= i_index when (tmp_5_fu_105_p2(0) = '1') else tmp_6_fu_111_p2; agg_result_sample_write_assign_fu_122_p3 <= tmp_7_fu_116_p2 when (tmp_5_fu_105_p2(0) = '1') else ap_const_lv16_0; -- ap_done assign process. -- ap_done_assign_proc : process(ap_start, ap_CS_fsm) begin if (((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm)) or (ap_ST_st4_fsm_3 = ap_CS_fsm))) then ap_done <= ap_const_logic_1; else ap_done <= ap_const_logic_0; end if; end process; -- ap_idle assign process. -- ap_idle_assign_proc : process(ap_start, ap_CS_fsm) begin if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) then ap_idle <= ap_const_logic_1; else ap_idle <= ap_const_logic_0; end if; end process; -- ap_ready assign process. -- ap_ready_assign_proc : process(ap_CS_fsm) begin if ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then ap_ready <= ap_const_logic_1; else ap_ready <= ap_const_logic_0; end if; end process; ap_return_0 <= agg_result_index_write_assign_fu_130_p3; ap_return_1 <= agg_result_sample_write_assign_fu_122_p3; indices_address <= tmp_s_fu_67_p1(32 - 1 downto 0); indices_dataout <= ap_const_lv56_0; indices_req_din <= ap_const_logic_0; -- indices_req_write assign process. -- indices_req_write_assign_proc : process(ap_start, ap_CS_fsm) begin if (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not((ap_start = ap_const_logic_0)))) then indices_req_write <= ap_const_logic_1; else indices_req_write <= ap_const_logic_0; end if; end process; -- indices_rsp_read assign process. -- indices_rsp_read_assign_proc : process(ap_CS_fsm, indices_rsp_empty_n) begin if (((ap_ST_st3_fsm_2 = ap_CS_fsm) and not((indices_rsp_empty_n = ap_const_logic_0)))) then indices_rsp_read <= ap_const_logic_1; else indices_rsp_read <= ap_const_logic_0; end if; end process; indices_size <= ap_const_lv32_1; tmp_4_fu_95_p2 <= std_logic_vector(unsigned(tmp_9_cast_fu_92_p1) + unsigned(ap_const_lv17_1FFFF)); tmp_4_fu_95_p2_temp <= signed(tmp_4_fu_95_p2); tmp_5_fu_105_p1 <= std_logic_vector(resize(tmp_4_fu_95_p2_temp,18)); tmp_5_fu_105_p2 <= "1" when (signed(tmp_cast_fu_88_p1) < signed(tmp_5_fu_105_p1)) else "0"; tmp_6_fu_111_p2 <= std_logic_vector(unsigned(i_index) + unsigned(ap_const_lv16_1)); tmp_7_fu_116_p2 <= std_logic_vector(unsigned(i_sample) + unsigned(ap_const_lv16_1)); tmp_9_cast_fu_92_p1 <= std_logic_vector(resize(unsigned(indices_samples_load_new5_reg_161),17)); tmp_cast_fu_88_p1 <= std_logic_vector(resize(unsigned(i_sample),18)); tmp_s_fu_67_p1 <= std_logic_vector(resize(unsigned(i_index),64)); end behav;
lgpl-3.0
071c5fc98d5a4edea41d89a2b1dcd962
0.583091
3.006469
false
false
false
false
grwlf/vsim
vhdl_ct/ct00058.vhd
1
11,405
-- NEED RESULT: ARCH00058.P1: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P2: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P3: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P4: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P5: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P6: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P7: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P8: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P9: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P10: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P11: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P12: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P13: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P14: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P15: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P16: While condition in loop is evaluated prior to execution of loop body passed -- NEED RESULT: ARCH00058.P17: While condition in loop is evaluated prior to execution of loop body passed ------------------------------------------------------------------------------- -- -- Copyright (c) 1989 by Intermetrics, Inc. -- All rights reserved. -- ------------------------------------------------------------------------------- -- -- TEST NAME: -- -- CT00058 -- -- AUTHOR: -- -- G. Tominovich -- -- TEST OBJECTIVES: -- -- 8.8 (3) -- -- DESIGN UNIT ORDERING: -- -- E00000(ARCH00058) -- ENT00058_Test_Bench(ARCH00058_Test_Bench) -- -- REVISION HISTORY: -- -- 02-JUL-1987 - initial revision -- -- NOTES: -- -- self-checking -- automatically generated -- use WORK.STANDARD_TYPES.all ; architecture ARCH00058 of E00000 is signal Dummy : Boolean := false ; begin P1 : process ( Dummy ) variable correct : boolean := true ; variable v_boolean : boolean := c_boolean_1 ; -- begin L1 : while v_boolean /= c_boolean_1 loop correct := false ; v_boolean := c_boolean_2 ; end loop L1 ; test_report ( "ARCH00058.P1" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P1 ; -- P2 : process ( Dummy ) variable correct : boolean := true ; variable v_bit : bit := c_bit_1 ; -- begin L1 : while v_bit /= c_bit_1 loop correct := false ; v_bit := c_bit_2 ; end loop L1 ; test_report ( "ARCH00058.P2" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P2 ; -- P3 : process ( Dummy ) variable correct : boolean := true ; variable v_severity_level : severity_level := c_severity_level_1 ; -- begin L1 : while v_severity_level /= c_severity_level_1 loop correct := false ; v_severity_level := c_severity_level_2 ; end loop L1 ; test_report ( "ARCH00058.P3" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P3 ; -- P4 : process ( Dummy ) variable correct : boolean := true ; variable v_character : character := c_character_1 ; -- begin L1 : while v_character /= c_character_1 loop correct := false ; v_character := c_character_2 ; end loop L1 ; test_report ( "ARCH00058.P4" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P4 ; -- P5 : process ( Dummy ) variable correct : boolean := true ; variable v_st_enum1 : st_enum1 := c_st_enum1_1 ; -- begin L1 : while v_st_enum1 /= c_st_enum1_1 loop correct := false ; v_st_enum1 := c_st_enum1_2 ; end loop L1 ; test_report ( "ARCH00058.P5" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P5 ; -- P6 : process ( Dummy ) variable correct : boolean := true ; variable v_integer : integer := c_integer_1 ; -- begin L1 : while v_integer /= c_integer_1 loop correct := false ; v_integer := c_integer_2 ; end loop L1 ; test_report ( "ARCH00058.P6" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P6 ; -- P7 : process ( Dummy ) variable correct : boolean := true ; variable v_st_int1 : st_int1 := c_st_int1_1 ; -- begin L1 : while v_st_int1 /= c_st_int1_1 loop correct := false ; v_st_int1 := c_st_int1_2 ; end loop L1 ; test_report ( "ARCH00058.P7" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P7 ; -- P8 : process ( Dummy ) variable correct : boolean := true ; variable v_time : time := c_time_1 ; -- begin L1 : while v_time /= c_time_1 loop correct := false ; v_time := c_time_2 ; end loop L1 ; test_report ( "ARCH00058.P8" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P8 ; -- P9 : process ( Dummy ) variable correct : boolean := true ; variable v_st_phys1 : st_phys1 := c_st_phys1_1 ; -- begin L1 : while v_st_phys1 /= c_st_phys1_1 loop correct := false ; v_st_phys1 := c_st_phys1_2 ; end loop L1 ; test_report ( "ARCH00058.P9" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P9 ; -- P10 : process ( Dummy ) variable correct : boolean := true ; variable v_real : real := c_real_1 ; -- begin L1 : while v_real /= c_real_1 loop correct := false ; v_real := c_real_2 ; end loop L1 ; test_report ( "ARCH00058.P10" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P10 ; -- P11 : process ( Dummy ) variable correct : boolean := true ; variable v_st_real1 : st_real1 := c_st_real1_1 ; -- begin L1 : while v_st_real1 /= c_st_real1_1 loop correct := false ; v_st_real1 := c_st_real1_2 ; end loop L1 ; test_report ( "ARCH00058.P11" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P11 ; -- P12 : process ( Dummy ) variable correct : boolean := true ; variable v_st_rec1 : st_rec1 := c_st_rec1_1 ; -- begin L1 : while v_st_rec1 /= c_st_rec1_1 loop correct := false ; v_st_rec1 := c_st_rec1_2 ; end loop L1 ; test_report ( "ARCH00058.P12" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P12 ; -- P13 : process ( Dummy ) variable correct : boolean := true ; variable v_st_rec2 : st_rec2 := c_st_rec2_1 ; -- begin L1 : while v_st_rec2 /= c_st_rec2_1 loop correct := false ; v_st_rec2 := c_st_rec2_2 ; end loop L1 ; test_report ( "ARCH00058.P13" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P13 ; -- P14 : process ( Dummy ) variable correct : boolean := true ; variable v_st_rec3 : st_rec3 := c_st_rec3_1 ; -- begin L1 : while v_st_rec3 /= c_st_rec3_1 loop correct := false ; v_st_rec3 := c_st_rec3_2 ; end loop L1 ; test_report ( "ARCH00058.P14" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P14 ; -- P15 : process ( Dummy ) variable correct : boolean := true ; variable v_st_arr1 : st_arr1 := c_st_arr1_1 ; -- begin L1 : while v_st_arr1 /= c_st_arr1_1 loop correct := false ; v_st_arr1 := c_st_arr1_2 ; end loop L1 ; test_report ( "ARCH00058.P15" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P15 ; -- P16 : process ( Dummy ) variable correct : boolean := true ; variable v_st_arr2 : st_arr2 := c_st_arr2_1 ; -- begin L1 : while v_st_arr2 /= c_st_arr2_1 loop correct := false ; v_st_arr2 := c_st_arr2_2 ; end loop L1 ; test_report ( "ARCH00058.P16" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P16 ; -- P17 : process ( Dummy ) variable correct : boolean := true ; variable v_st_arr3 : st_arr3 := c_st_arr3_1 ; -- begin L1 : while v_st_arr3 /= c_st_arr3_1 loop correct := false ; v_st_arr3 := c_st_arr3_2 ; end loop L1 ; test_report ( "ARCH00058.P17" , "While condition in loop is evaluated prior to " & "execution of loop body", correct ) ; -- end process P17 ; -- -- end ARCH00058 ; -- entity ENT00058_Test_Bench is end ENT00058_Test_Bench ; -- architecture ARCH00058_Test_Bench of ENT00058_Test_Bench is begin L1: block component UUT end component ; for CIS1 : UUT use entity WORK.E00000 ( ARCH00058 ) ; begin CIS1 : UUT ; end block L1 ; end ARCH00058_Test_Bench ;
gpl-3.0
44d03b4eb2ca0d66eb8a86ee8e045623
0.528452
3.713774
false
true
false
false
jairov4/accel-oil
impl/impl_test_pcie/simulation/behavioral/system_xps_central_dma_1_wrapper.vhd
1
10,201
------------------------------------------------------------------------------- -- system_xps_central_dma_1_wrapper.vhd ------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; library xps_central_dma_v2_03_a; use xps_central_dma_v2_03_a.all; entity system_xps_central_dma_1_wrapper is port ( SPLB_Clk : in std_logic; SPLB_Rst : in std_logic; MPLB_Clk : in std_logic; MPLB_Rst : in std_logic; SPLB_ABus : in std_logic_vector(0 to 31); SPLB_BE : in std_logic_vector(0 to 7); SPLB_UABus : in std_logic_vector(0 to 31); SPLB_PAValid : in std_logic; SPLB_SAValid : in std_logic; SPLB_rdPrim : in std_logic; SPLB_wrPrim : in std_logic; SPLB_masterID : in std_logic_vector(0 to 2); SPLB_abort : in std_logic; SPLB_busLock : in std_logic; SPLB_RNW : in std_logic; SPLB_MSize : in std_logic_vector(0 to 1); SPLB_size : in std_logic_vector(0 to 3); SPLB_type : in std_logic_vector(0 to 2); SPLB_lockErr : in std_logic; SPLB_wrDBus : in std_logic_vector(0 to 63); SPLB_wrBurst : in std_logic; SPLB_rdBurst : in std_logic; SPLB_wrPendReq : in std_logic; SPLB_rdPendReq : in std_logic; SPLB_wrPendPri : in std_logic_vector(0 to 1); SPLB_rdPendPri : in std_logic_vector(0 to 1); SPLB_reqPri : in std_logic_vector(0 to 1); SPLB_TAttribute : in std_logic_vector(0 to 15); Sl_addrAck : out std_logic; Sl_SSize : out std_logic_vector(0 to 1); Sl_wait : out std_logic; Sl_rearbitrate : out std_logic; Sl_wrDAck : out std_logic; Sl_wrComp : out std_logic; Sl_wrBTerm : out std_logic; Sl_rdDBus : out std_logic_vector(0 to 63); Sl_rdWdAddr : out std_logic_vector(0 to 3); Sl_rdDAck : out std_logic; Sl_rdComp : out std_logic; Sl_rdBTerm : out std_logic; Sl_MBusy : out std_logic_vector(0 to 5); Sl_MWrErr : out std_logic_vector(0 to 5); Sl_MRdErr : out std_logic_vector(0 to 5); Sl_MIRQ : out std_logic_vector(0 to 5); IP2INTC_Irpt : out std_logic; MPLB_MAddrAck : in std_logic; MPLB_MSSize : in std_logic_vector(0 to 1); MPLB_MRearbitrate : in std_logic; MPLB_MTimeout : in std_logic; MPLB_MBusy : in std_logic; MPLB_MRdErr : in std_logic; MPLB_MWrErr : in std_logic; MPLB_MIRQ : in std_logic; MPLB_MRdDBus : in std_logic_vector(0 to 63); MPLB_MRdWdAddr : in std_logic_vector(0 to 3); MPLB_MRdDAck : in std_logic; MPLB_MRdBTerm : in std_logic; MPLB_MWrDAck : in std_logic; MPLB_MWrBTerm : in std_logic; M_request : out std_logic; M_priority : out std_logic_vector(0 to 1); M_busLock : out std_logic; M_RNW : out std_logic; M_BE : out std_logic_vector(0 to 7); M_MSize : out std_logic_vector(0 to 1); M_size : out std_logic_vector(0 to 3); M_type : out std_logic_vector(0 to 2); M_TAttribute : out std_logic_vector(0 to 15); M_lockErr : out std_logic; M_abort : out std_logic; M_UABus : out std_logic_vector(0 to 31); M_ABus : out std_logic_vector(0 to 31); M_wrDBus : out std_logic_vector(0 to 63); M_wrBurst : out std_logic; M_rdBurst : out std_logic ); end system_xps_central_dma_1_wrapper; architecture STRUCTURE of system_xps_central_dma_1_wrapper is component xps_central_dma is generic ( C_FIFO_DEPTH : INTEGER; C_RD_BURST_SIZE : INTEGER; C_WR_BURST_SIZE : INTEGER; C_BASEADDR : std_logic_vector; C_HIGHADDR : std_logic_vector; C_SPLB_DWIDTH : INTEGER; C_SPLB_AWIDTH : INTEGER; C_SPLB_NUM_MASTERS : INTEGER; C_SPLB_MID_WIDTH : INTEGER; C_SPLB_P2P : INTEGER; C_SPLB_NATIVE_DWIDTH : INTEGER; C_MPLB_NATIVE_DWIDTH : INTEGER; C_SPLB_SUPPORT_BURSTS : INTEGER; C_MPLB_AWIDTH : INTEGER; C_MPLB_DWIDTH : INTEGER; C_FAMILY : STRING ); port ( SPLB_Clk : in std_logic; SPLB_Rst : in std_logic; MPLB_Clk : in std_logic; MPLB_Rst : in std_logic; SPLB_ABus : in std_logic_vector(0 to (C_SPLB_AWIDTH-1)); SPLB_BE : in std_logic_vector(0 to ((C_SPLB_DWIDTH/8)-1)); SPLB_UABus : in std_logic_vector(0 to 31); SPLB_PAValid : in std_logic; SPLB_SAValid : in std_logic; SPLB_rdPrim : in std_logic; SPLB_wrPrim : in std_logic; SPLB_masterID : in std_logic_vector(0 to (C_SPLB_MID_WIDTH-1)); SPLB_abort : in std_logic; SPLB_busLock : in std_logic; SPLB_RNW : in std_logic; SPLB_MSize : in std_logic_vector(0 to 1); SPLB_size : in std_logic_vector(0 to 3); SPLB_type : in std_logic_vector(0 to 2); SPLB_lockErr : in std_logic; SPLB_wrDBus : in std_logic_vector(0 to (C_SPLB_DWIDTH-1)); SPLB_wrBurst : in std_logic; SPLB_rdBurst : in std_logic; SPLB_wrPendReq : in std_logic; SPLB_rdPendReq : in std_logic; SPLB_wrPendPri : in std_logic_vector(0 to 1); SPLB_rdPendPri : in std_logic_vector(0 to 1); SPLB_reqPri : in std_logic_vector(0 to 1); SPLB_TAttribute : in std_logic_vector(0 to 15); Sl_addrAck : out std_logic; Sl_SSize : out std_logic_vector(0 to 1); Sl_wait : out std_logic; Sl_rearbitrate : out std_logic; Sl_wrDAck : out std_logic; Sl_wrComp : out std_logic; Sl_wrBTerm : out std_logic; Sl_rdDBus : out std_logic_vector(0 to (C_SPLB_DWIDTH-1)); Sl_rdWdAddr : out std_logic_vector(0 to 3); Sl_rdDAck : out std_logic; Sl_rdComp : out std_logic; Sl_rdBTerm : out std_logic; Sl_MBusy : out std_logic_vector(0 to (C_SPLB_NUM_MASTERS-1)); Sl_MWrErr : out std_logic_vector(0 to (C_SPLB_NUM_MASTERS-1)); Sl_MRdErr : out std_logic_vector(0 to (C_SPLB_NUM_MASTERS-1)); Sl_MIRQ : out std_logic_vector(0 to (C_SPLB_NUM_MASTERS-1)); IP2INTC_Irpt : out std_logic; MPLB_MAddrAck : in std_logic; MPLB_MSSize : in std_logic_vector(0 to 1); MPLB_MRearbitrate : in std_logic; MPLB_MTimeout : in std_logic; MPLB_MBusy : in std_logic; MPLB_MRdErr : in std_logic; MPLB_MWrErr : in std_logic; MPLB_MIRQ : in std_logic; MPLB_MRdDBus : in std_logic_vector(0 to (C_MPLB_DWIDTH-1)); MPLB_MRdWdAddr : in std_logic_vector(0 to 3); MPLB_MRdDAck : in std_logic; MPLB_MRdBTerm : in std_logic; MPLB_MWrDAck : in std_logic; MPLB_MWrBTerm : in std_logic; M_request : out std_logic; M_priority : out std_logic_vector(0 to 1); M_busLock : out std_logic; M_RNW : out std_logic; M_BE : out std_logic_vector(0 to ((C_MPLB_DWIDTH/8)-1)); M_MSize : out std_logic_vector(0 to 1); M_size : out std_logic_vector(0 to 3); M_type : out std_logic_vector(0 to 2); M_TAttribute : out std_logic_vector(0 to 15); M_lockErr : out std_logic; M_abort : out std_logic; M_UABus : out std_logic_vector(0 to 31); M_ABus : out std_logic_vector(0 to (C_MPLB_AWIDTH-1)); M_wrDBus : out std_logic_vector(0 to (C_MPLB_DWIDTH-1)); M_wrBurst : out std_logic; M_rdBurst : out std_logic ); end component; begin xps_central_dma_1 : xps_central_dma generic map ( C_FIFO_DEPTH => 8, C_RD_BURST_SIZE => 8, C_WR_BURST_SIZE => 8, C_BASEADDR => X"80200000", C_HIGHADDR => X"8020ffff", C_SPLB_DWIDTH => 64, C_SPLB_AWIDTH => 32, C_SPLB_NUM_MASTERS => 6, C_SPLB_MID_WIDTH => 3, C_SPLB_P2P => 0, C_SPLB_NATIVE_DWIDTH => 32, C_MPLB_NATIVE_DWIDTH => 32, C_SPLB_SUPPORT_BURSTS => 0, C_MPLB_AWIDTH => 32, C_MPLB_DWIDTH => 64, C_FAMILY => "virtex5" ) port map ( SPLB_Clk => SPLB_Clk, SPLB_Rst => SPLB_Rst, MPLB_Clk => MPLB_Clk, MPLB_Rst => MPLB_Rst, SPLB_ABus => SPLB_ABus, SPLB_BE => SPLB_BE, SPLB_UABus => SPLB_UABus, SPLB_PAValid => SPLB_PAValid, SPLB_SAValid => SPLB_SAValid, SPLB_rdPrim => SPLB_rdPrim, SPLB_wrPrim => SPLB_wrPrim, SPLB_masterID => SPLB_masterID, SPLB_abort => SPLB_abort, SPLB_busLock => SPLB_busLock, SPLB_RNW => SPLB_RNW, SPLB_MSize => SPLB_MSize, SPLB_size => SPLB_size, SPLB_type => SPLB_type, SPLB_lockErr => SPLB_lockErr, SPLB_wrDBus => SPLB_wrDBus, SPLB_wrBurst => SPLB_wrBurst, SPLB_rdBurst => SPLB_rdBurst, SPLB_wrPendReq => SPLB_wrPendReq, SPLB_rdPendReq => SPLB_rdPendReq, SPLB_wrPendPri => SPLB_wrPendPri, SPLB_rdPendPri => SPLB_rdPendPri, SPLB_reqPri => SPLB_reqPri, SPLB_TAttribute => SPLB_TAttribute, Sl_addrAck => Sl_addrAck, Sl_SSize => Sl_SSize, Sl_wait => Sl_wait, Sl_rearbitrate => Sl_rearbitrate, Sl_wrDAck => Sl_wrDAck, Sl_wrComp => Sl_wrComp, Sl_wrBTerm => Sl_wrBTerm, Sl_rdDBus => Sl_rdDBus, Sl_rdWdAddr => Sl_rdWdAddr, Sl_rdDAck => Sl_rdDAck, Sl_rdComp => Sl_rdComp, Sl_rdBTerm => Sl_rdBTerm, Sl_MBusy => Sl_MBusy, Sl_MWrErr => Sl_MWrErr, Sl_MRdErr => Sl_MRdErr, Sl_MIRQ => Sl_MIRQ, IP2INTC_Irpt => IP2INTC_Irpt, MPLB_MAddrAck => MPLB_MAddrAck, MPLB_MSSize => MPLB_MSSize, MPLB_MRearbitrate => MPLB_MRearbitrate, MPLB_MTimeout => MPLB_MTimeout, MPLB_MBusy => MPLB_MBusy, MPLB_MRdErr => MPLB_MRdErr, MPLB_MWrErr => MPLB_MWrErr, MPLB_MIRQ => MPLB_MIRQ, MPLB_MRdDBus => MPLB_MRdDBus, MPLB_MRdWdAddr => MPLB_MRdWdAddr, MPLB_MRdDAck => MPLB_MRdDAck, MPLB_MRdBTerm => MPLB_MRdBTerm, MPLB_MWrDAck => MPLB_MWrDAck, MPLB_MWrBTerm => MPLB_MWrBTerm, M_request => M_request, M_priority => M_priority, M_busLock => M_busLock, M_RNW => M_RNW, M_BE => M_BE, M_MSize => M_MSize, M_size => M_size, M_type => M_type, M_TAttribute => M_TAttribute, M_lockErr => M_lockErr, M_abort => M_abort, M_UABus => M_UABus, M_ABus => M_ABus, M_wrDBus => M_wrDBus, M_wrBurst => M_wrBurst, M_rdBurst => M_rdBurst ); end architecture STRUCTURE;
lgpl-3.0
47c5f57ed56930059e511c8336ca75a0
0.591609
3.218997
false
false
false
false
grwlf/vsim
vhdl_ct/ct00024.vhd
1
7,758
-- NEED RESULT: ENT00024: Associated scalar ports with static subtypes passed ------------------------------------------------------------------------------- -- -- Copyright (c) 1989 by Intermetrics, Inc. -- All rights reserved. -- ------------------------------------------------------------------------------- -- -- TEST NAME: -- -- CT00024 -- -- AUTHOR: -- -- A. Wilmot -- -- TEST OBJECTIVES: -- -- 1.1.1.2 (4) -- 1.1.1.2 (5) -- -- DESIGN UNIT ORDERING: -- -- ENT00024(ARCH00024) -- ENT00024_Test_Bench(ARCH00024_Test_Bench) -- -- REVISION HISTORY: -- -- 25-JUN-1987 - initial revision -- -- NOTES: -- -- self-checking -- automatically generated -- use WORK.STANDARD_TYPES.all ; entity ENT00024 is port ( i_boolean_1, i_boolean_2 : in boolean := c_boolean_1 ; i_bit_1, i_bit_2 : in bit := c_bit_1 ; i_severity_level_1, i_severity_level_2 : in severity_level := c_severity_level_1 ; i_character_1, i_character_2 : in character := c_character_1 ; i_t_enum1_1, i_t_enum1_2 : in t_enum1 := c_t_enum1_1 ; i_st_enum1_1, i_st_enum1_2 : in st_enum1 := c_st_enum1_1 ; i_integer_1, i_integer_2 : in integer := c_integer_1 ; i_t_int1_1, i_t_int1_2 : in t_int1 := c_t_int1_1 ; i_st_int1_1, i_st_int1_2 : in st_int1 := c_st_int1_1 ; i_time_1, i_time_2 : in time := c_time_1 ; i_t_phys1_1, i_t_phys1_2 : in t_phys1 := c_t_phys1_1 ; i_st_phys1_1, i_st_phys1_2 : in st_phys1 := c_st_phys1_1 ; i_real_1, i_real_2 : in real := c_real_1 ; i_t_real1_1, i_t_real1_2 : in t_real1 := c_t_real1_1 ; i_st_real1_1, i_st_real1_2 : in st_real1 := c_st_real1_1 ) ; begin end ENT00024 ; -- architecture ARCH00024 of ENT00024 is begin process variable correct : boolean := true ; begin correct := correct and i_boolean_1 = c_boolean_1 and i_boolean_2 = c_boolean_1 ; correct := correct and i_bit_1 = c_bit_1 and i_bit_2 = c_bit_1 ; correct := correct and i_severity_level_1 = c_severity_level_1 and i_severity_level_2 = c_severity_level_1 ; correct := correct and i_character_1 = c_character_1 and i_character_2 = c_character_1 ; correct := correct and i_t_enum1_1 = c_t_enum1_1 and i_t_enum1_2 = c_t_enum1_1 ; correct := correct and i_st_enum1_1 = c_st_enum1_1 and i_st_enum1_2 = c_st_enum1_1 ; correct := correct and i_integer_1 = c_integer_1 and i_integer_2 = c_integer_1 ; correct := correct and i_t_int1_1 = c_t_int1_1 and i_t_int1_2 = c_t_int1_1 ; correct := correct and i_st_int1_1 = c_st_int1_1 and i_st_int1_2 = c_st_int1_1 ; correct := correct and i_time_1 = c_time_1 and i_time_2 = c_time_1 ; correct := correct and i_t_phys1_1 = c_t_phys1_1 and i_t_phys1_2 = c_t_phys1_1 ; correct := correct and i_st_phys1_1 = c_st_phys1_1 and i_st_phys1_2 = c_st_phys1_1 ; correct := correct and i_real_1 = c_real_1 and i_real_2 = c_real_1 ; correct := correct and i_t_real1_1 = c_t_real1_1 and i_t_real1_2 = c_t_real1_1 ; correct := correct and i_st_real1_1 = c_st_real1_1 and i_st_real1_2 = c_st_real1_1 ; test_report ( "ENT00024" , "Associated scalar ports with static subtypes" , correct) ; wait ; end process ; end ARCH00024 ; -- use WORK.STANDARD_TYPES.all ; entity ENT00024_Test_Bench is end ENT00024_Test_Bench ; -- architecture ARCH00024_Test_Bench of ENT00024_Test_Bench is begin L1: block signal i_boolean_1, i_boolean_2 : boolean := c_boolean_1 ; signal i_bit_1, i_bit_2 : bit := c_bit_1 ; signal i_severity_level_1, i_severity_level_2 : severity_level := c_severity_level_1 ; signal i_character_1, i_character_2 : character := c_character_1 ; signal i_t_enum1_1, i_t_enum1_2 : t_enum1 := c_t_enum1_1 ; signal i_st_enum1_1, i_st_enum1_2 : st_enum1 := c_st_enum1_1 ; signal i_integer_1, i_integer_2 : integer := c_integer_1 ; signal i_t_int1_1, i_t_int1_2 : t_int1 := c_t_int1_1 ; signal i_st_int1_1, i_st_int1_2 : st_int1 := c_st_int1_1 ; signal i_time_1, i_time_2 : time := c_time_1 ; signal i_t_phys1_1, i_t_phys1_2 : t_phys1 := c_t_phys1_1 ; signal i_st_phys1_1, i_st_phys1_2 : st_phys1 := c_st_phys1_1 ; signal i_real_1, i_real_2 : real := c_real_1 ; signal i_t_real1_1, i_t_real1_2 : t_real1 := c_t_real1_1 ; signal i_st_real1_1, i_st_real1_2 : st_real1 := c_st_real1_1 ; component UUT port ( i_boolean_1, i_boolean_2 : in boolean := c_boolean_1 ; i_bit_1, i_bit_2 : in bit := c_bit_1 ; i_severity_level_1, i_severity_level_2 : in severity_level := c_severity_level_1 ; i_character_1, i_character_2 : in character := c_character_1 ; i_t_enum1_1, i_t_enum1_2 : in t_enum1 := c_t_enum1_1 ; i_st_enum1_1, i_st_enum1_2 : in st_enum1 := c_st_enum1_1 ; i_integer_1, i_integer_2 : in integer := c_integer_1 ; i_t_int1_1, i_t_int1_2 : in t_int1 := c_t_int1_1 ; i_st_int1_1, i_st_int1_2 : in st_int1 := c_st_int1_1 ; i_time_1, i_time_2 : in time := c_time_1 ; i_t_phys1_1, i_t_phys1_2 : in t_phys1 := c_t_phys1_1 ; i_st_phys1_1, i_st_phys1_2 : in st_phys1 := c_st_phys1_1 ; i_real_1, i_real_2 : in real := c_real_1 ; i_t_real1_1, i_t_real1_2 : in t_real1 := c_t_real1_1 ; i_st_real1_1, i_st_real1_2 : in st_real1 := c_st_real1_1 ) ; end component ; for CIS1 : UUT use entity WORK.ENT00024 (ARCH00024) ; begin CIS1 : UUT port map ( i_boolean_1, i_boolean_2, i_bit_1, i_bit_2, i_severity_level_1, i_severity_level_2, i_character_1, i_character_2, i_t_enum1_1, i_t_enum1_2, i_st_enum1_1, i_st_enum1_2, i_integer_1, i_integer_2, i_t_int1_1, i_t_int1_2, i_st_int1_1, i_st_int1_2, i_time_1, i_time_2, i_t_phys1_1, i_t_phys1_2, i_st_phys1_1, i_st_phys1_2, i_real_1, i_real_2, i_t_real1_1, i_t_real1_2, i_st_real1_1, i_st_real1_2 ) ; end block L1 ; end ARCH00024_Test_Bench ;
gpl-3.0
646e5a4088cc17475838689876ea6d3d
0.442253
2.964463
false
false
false
false
grwlf/vsim
vhdl_ct/ct00652.vhd
1
2,624
-- NEED RESULT: ARCH00652: Subp variable parameters of mode 'out' may be updated passed -- NEED RESULT: ARCH00652: Ports on blocks and entities along with signal parameters of mode 'out' may be updated passed ------------------------------------------------------------------------------- -- -- Copyright (c) 1989 by Intermetrics, Inc. -- All rights reserved. -- ------------------------------------------------------------------------------- -- -- TEST NAME: -- -- CT00652 -- -- AUTHOR: -- -- G. Tominovich -- -- TEST OBJECTIVES: -- -- 4.3.3 (14) -- -- DESIGN UNIT ORDERING: -- -- ENT00652(ARCH00652) -- ENT00652_Test_Bench(ARCH00652_Test_Bench) -- -- REVISION HISTORY: -- -- 26-AUG-1987 - initial revision -- -- NOTES: -- -- self-checking -- -- use WORK.STANDARD_TYPES.all ; entity ENT00652 is port ( Pt1 : out Integer ) ; end ENT00652 ; -- architecture ARCH00652 of ENT00652 is function To_Integer ( P : Real ) return Integer is begin if P = -1.0 then return -1 ; else return -2 ; end if ; end To_Integer ; procedure Proc1 ( variable V : out Integer ) is begin V := -1 ; end Proc1 ; procedure Proc2 ( signal S : out Real ) is begin S <= transport -1.0 after 10 ns ; end Proc2 ; begin L1 : block port ( Pt1 : out Real ) ; port map ( To_Integer(Pt1) => Pt1 ) ; -- Check block 'out' port begin BP1 : process variable Var : Integer := -2 ; begin Proc1 (Var) ; test_report ( "ARCH00652" , "Subp variable parameters of mode 'out' may be updated" , Var = -1 ) ; Proc2 (Pt1) ; -- Check signal 'out' parameter wait ; end process BP1 ; end block L1 ; end ARCH00652 ; -- use WORK.STANDARD_TYPES.all; entity ENT00652_Test_Bench is end ENT00652_Test_Bench ; architecture ARCH00652_Test_Bench of ENT00652_Test_Bench is begin L1: block component UUT end component ; signal S1 : Integer := -2 ; for CIS1 : UUT use entity WORK.ENT00652 ( ARCH00652 ) port map ( S1 ) ; -- Check entity 'out' port begin CIS1 : UUT ; process begin wait for 11 ns ; test_report ( "ARCH00652" , "Ports on blocks and entities along with signal "& "parameters of mode 'out' may be updated" , S1 = -1 ) ; wait ; end process ; end block L1 ; end ARCH00652_Test_Bench ; --
gpl-3.0
fc2257140c3d4cd199d88113ca502b4f
0.512957
3.526882
false
true
false
false
grwlf/vsim
vhdl_ct/ct00131.vhd
1
77,519
-- NEED RESULT: ARCH00131.P1: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P2: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P3: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P4: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P5: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P6: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P7: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P8: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P9: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P10: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P11: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P12: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P13: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P14: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P15: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P16: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131.P17: Multi inertial transactions occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Old transactions were removed on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: One inertial transaction occurred on signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: ARCH00131: Inertial semantics check on a signal asg with simple name on LHS passed -- NEED RESULT: P17: Inertial transactions entirely completed passed -- NEED RESULT: P16: Inertial transactions entirely completed passed -- NEED RESULT: P15: Inertial transactions entirely completed passed -- NEED RESULT: P14: Inertial transactions entirely completed passed -- NEED RESULT: P13: Inertial transactions entirely completed passed -- NEED RESULT: P12: Inertial transactions entirely completed passed -- NEED RESULT: P11: Inertial transactions entirely completed passed -- NEED RESULT: P10: Inertial transactions entirely completed passed -- NEED RESULT: P9: Inertial transactions entirely completed passed -- NEED RESULT: P8: Inertial transactions entirely completed passed -- NEED RESULT: P7: Inertial transactions entirely completed passed -- NEED RESULT: P6: Inertial transactions entirely completed passed -- NEED RESULT: P5: Inertial transactions entirely completed passed -- NEED RESULT: P4: Inertial transactions entirely completed passed -- NEED RESULT: P3: Inertial transactions entirely completed passed -- NEED RESULT: P2: Inertial transactions entirely completed passed -- NEED RESULT: P1: Inertial transactions entirely completed passed ------------------------------------------------------------------------------- -- -- Copyright (c) 1989 by Intermetrics, Inc. -- All rights reserved. -- ------------------------------------------------------------------------------- -- -- TEST NAME: -- -- CT00131 -- -- AUTHOR: -- -- G. Tominovich -- -- TEST OBJECTIVES: -- -- 8.3 (1) -- 8.3 (2) -- 8.3 (4) -- 8.3 (5) -- 8.3.1 (4) -- -- DESIGN UNIT ORDERING: -- -- E00000(ARCH00131) -- ENT00131_Test_Bench(ARCH00131_Test_Bench) -- -- REVISION HISTORY: -- -- 08-JUL-1987 - initial revision -- -- NOTES: -- -- self-checking -- automatically generated -- use WORK.STANDARD_TYPES.all ; architecture ARCH00131 of E00000 is subtype chk_sig_type is integer range -1 to 100 ; signal chk_boolean : chk_sig_type := -1 ; signal chk_bit : chk_sig_type := -1 ; signal chk_severity_level : chk_sig_type := -1 ; signal chk_character : chk_sig_type := -1 ; signal chk_st_enum1 : chk_sig_type := -1 ; signal chk_integer : chk_sig_type := -1 ; signal chk_st_int1 : chk_sig_type := -1 ; signal chk_time : chk_sig_type := -1 ; signal chk_st_phys1 : chk_sig_type := -1 ; signal chk_real : chk_sig_type := -1 ; signal chk_st_real1 : chk_sig_type := -1 ; signal chk_st_rec1 : chk_sig_type := -1 ; signal chk_st_rec2 : chk_sig_type := -1 ; signal chk_st_rec3 : chk_sig_type := -1 ; signal chk_st_arr1 : chk_sig_type := -1 ; signal chk_st_arr2 : chk_sig_type := -1 ; signal chk_st_arr3 : chk_sig_type := -1 ; -- signal s_boolean : boolean := c_boolean_1 ; signal s_bit : bit := c_bit_1 ; signal s_severity_level : severity_level := c_severity_level_1 ; signal s_character : character := c_character_1 ; signal s_st_enum1 : st_enum1 := c_st_enum1_1 ; signal s_integer : integer := c_integer_1 ; signal s_st_int1 : st_int1 := c_st_int1_1 ; signal s_time : time := c_time_1 ; signal s_st_phys1 : st_phys1 := c_st_phys1_1 ; signal s_real : real := c_real_1 ; signal s_st_real1 : st_real1 := c_st_real1_1 ; signal s_st_rec1 : st_rec1 := c_st_rec1_1 ; signal s_st_rec2 : st_rec2 := c_st_rec2_1 ; signal s_st_rec3 : st_rec3 := c_st_rec3_1 ; signal s_st_arr1 : st_arr1 := c_st_arr1_1 ; signal s_st_arr2 : st_arr2 := c_st_arr2_1 ; signal s_st_arr3 : st_arr3 := c_st_arr3_1 ; -- begin P1 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_boolean <= c_boolean_2 after 10 ns, c_boolean_1 after 20 ns ; -- when 1 => correct := s_boolean = c_boolean_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_boolean = c_boolean_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P1" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_boolean <= c_boolean_2 after 10 ns , c_boolean_1 after 20 ns , c_boolean_2 after 30 ns , c_boolean_1 after 40 ns ; -- when 3 => correct := s_boolean = c_boolean_2 and (savtime + 10 ns) = Std.Standard.Now ; s_boolean <= c_boolean_1 after 5 ns ; -- when 4 => correct := correct and s_boolean = c_boolean_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_boolean <= transport c_boolean_1 after 100 ns ; -- when 5 => correct := s_boolean = c_boolean_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_boolean <= c_boolean_2 after 10 ns , c_boolean_1 after 20 ns , c_boolean_2 after 30 ns , c_boolean_1 after 40 ns ; -- when 6 => correct := s_boolean = c_boolean_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_boolean <= -- Last transaction above is marked c_boolean_1 after 40 ns ; -- when 7 => correct := s_boolean = c_boolean_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_boolean = c_boolean_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_boolean <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_boolean'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P1 ; -- PGEN_CHKP_1 : process ( chk_boolean ) begin if Std.Standard.Now > 0 ns then test_report ( "P1" , "Inertial transactions entirely completed", chk_boolean = 8 ) ; end if ; end process PGEN_CHKP_1 ; -- P2 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_bit <= c_bit_2 after 10 ns, c_bit_1 after 20 ns ; -- when 1 => correct := s_bit = c_bit_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_bit = c_bit_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P2" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_bit <= c_bit_2 after 10 ns , c_bit_1 after 20 ns , c_bit_2 after 30 ns , c_bit_1 after 40 ns ; -- when 3 => correct := s_bit = c_bit_2 and (savtime + 10 ns) = Std.Standard.Now ; s_bit <= c_bit_1 after 5 ns ; -- when 4 => correct := correct and s_bit = c_bit_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_bit <= transport c_bit_1 after 100 ns ; -- when 5 => correct := s_bit = c_bit_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_bit <= c_bit_2 after 10 ns , c_bit_1 after 20 ns , c_bit_2 after 30 ns , c_bit_1 after 40 ns ; -- when 6 => correct := s_bit = c_bit_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_bit <= -- Last transaction above is marked c_bit_1 after 40 ns ; -- when 7 => correct := s_bit = c_bit_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_bit = c_bit_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_bit <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_bit'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P2 ; -- PGEN_CHKP_2 : process ( chk_bit ) begin if Std.Standard.Now > 0 ns then test_report ( "P2" , "Inertial transactions entirely completed", chk_bit = 8 ) ; end if ; end process PGEN_CHKP_2 ; -- P3 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_severity_level <= c_severity_level_2 after 10 ns, c_severity_level_1 after 20 ns ; -- when 1 => correct := s_severity_level = c_severity_level_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_severity_level = c_severity_level_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P3" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_severity_level <= c_severity_level_2 after 10 ns , c_severity_level_1 after 20 ns , c_severity_level_2 after 30 ns , c_severity_level_1 after 40 ns ; -- when 3 => correct := s_severity_level = c_severity_level_2 and (savtime + 10 ns) = Std.Standard.Now ; s_severity_level <= c_severity_level_1 after 5 ns ; -- when 4 => correct := correct and s_severity_level = c_severity_level_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_severity_level <= transport c_severity_level_1 after 100 ns ; -- when 5 => correct := s_severity_level = c_severity_level_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_severity_level <= c_severity_level_2 after 10 ns , c_severity_level_1 after 20 ns , c_severity_level_2 after 30 ns , c_severity_level_1 after 40 ns ; -- when 6 => correct := s_severity_level = c_severity_level_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_severity_level <= -- Last transaction above is marked c_severity_level_1 after 40 ns ; -- when 7 => correct := s_severity_level = c_severity_level_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_severity_level = c_severity_level_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_severity_level <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_severity_level'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P3 ; -- PGEN_CHKP_3 : process ( chk_severity_level ) begin if Std.Standard.Now > 0 ns then test_report ( "P3" , "Inertial transactions entirely completed", chk_severity_level = 8 ) ; end if ; end process PGEN_CHKP_3 ; -- P4 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_character <= c_character_2 after 10 ns, c_character_1 after 20 ns ; -- when 1 => correct := s_character = c_character_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_character = c_character_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P4" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_character <= c_character_2 after 10 ns , c_character_1 after 20 ns , c_character_2 after 30 ns , c_character_1 after 40 ns ; -- when 3 => correct := s_character = c_character_2 and (savtime + 10 ns) = Std.Standard.Now ; s_character <= c_character_1 after 5 ns ; -- when 4 => correct := correct and s_character = c_character_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_character <= transport c_character_1 after 100 ns ; -- when 5 => correct := s_character = c_character_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_character <= c_character_2 after 10 ns , c_character_1 after 20 ns , c_character_2 after 30 ns , c_character_1 after 40 ns ; -- when 6 => correct := s_character = c_character_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_character <= -- Last transaction above is marked c_character_1 after 40 ns ; -- when 7 => correct := s_character = c_character_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_character = c_character_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_character <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_character'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P4 ; -- PGEN_CHKP_4 : process ( chk_character ) begin if Std.Standard.Now > 0 ns then test_report ( "P4" , "Inertial transactions entirely completed", chk_character = 8 ) ; end if ; end process PGEN_CHKP_4 ; -- P5 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_st_enum1 <= c_st_enum1_2 after 10 ns, c_st_enum1_1 after 20 ns ; -- when 1 => correct := s_st_enum1 = c_st_enum1_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_st_enum1 = c_st_enum1_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P5" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_enum1 <= c_st_enum1_2 after 10 ns , c_st_enum1_1 after 20 ns , c_st_enum1_2 after 30 ns , c_st_enum1_1 after 40 ns ; -- when 3 => correct := s_st_enum1 = c_st_enum1_2 and (savtime + 10 ns) = Std.Standard.Now ; s_st_enum1 <= c_st_enum1_1 after 5 ns ; -- when 4 => correct := correct and s_st_enum1 = c_st_enum1_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_enum1 <= transport c_st_enum1_1 after 100 ns ; -- when 5 => correct := s_st_enum1 = c_st_enum1_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_st_enum1 <= c_st_enum1_2 after 10 ns , c_st_enum1_1 after 20 ns , c_st_enum1_2 after 30 ns , c_st_enum1_1 after 40 ns ; -- when 6 => correct := s_st_enum1 = c_st_enum1_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_enum1 <= -- Last transaction above is marked c_st_enum1_1 after 40 ns ; -- when 7 => correct := s_st_enum1 = c_st_enum1_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_st_enum1 = c_st_enum1_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_st_enum1 <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_st_enum1'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P5 ; -- PGEN_CHKP_5 : process ( chk_st_enum1 ) begin if Std.Standard.Now > 0 ns then test_report ( "P5" , "Inertial transactions entirely completed", chk_st_enum1 = 8 ) ; end if ; end process PGEN_CHKP_5 ; -- P6 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_integer <= c_integer_2 after 10 ns, c_integer_1 after 20 ns ; -- when 1 => correct := s_integer = c_integer_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_integer = c_integer_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P6" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_integer <= c_integer_2 after 10 ns , c_integer_1 after 20 ns , c_integer_2 after 30 ns , c_integer_1 after 40 ns ; -- when 3 => correct := s_integer = c_integer_2 and (savtime + 10 ns) = Std.Standard.Now ; s_integer <= c_integer_1 after 5 ns ; -- when 4 => correct := correct and s_integer = c_integer_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_integer <= transport c_integer_1 after 100 ns ; -- when 5 => correct := s_integer = c_integer_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_integer <= c_integer_2 after 10 ns , c_integer_1 after 20 ns , c_integer_2 after 30 ns , c_integer_1 after 40 ns ; -- when 6 => correct := s_integer = c_integer_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_integer <= -- Last transaction above is marked c_integer_1 after 40 ns ; -- when 7 => correct := s_integer = c_integer_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_integer = c_integer_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_integer <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_integer'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P6 ; -- PGEN_CHKP_6 : process ( chk_integer ) begin if Std.Standard.Now > 0 ns then test_report ( "P6" , "Inertial transactions entirely completed", chk_integer = 8 ) ; end if ; end process PGEN_CHKP_6 ; -- P7 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_st_int1 <= c_st_int1_2 after 10 ns, c_st_int1_1 after 20 ns ; -- when 1 => correct := s_st_int1 = c_st_int1_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_st_int1 = c_st_int1_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P7" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_int1 <= c_st_int1_2 after 10 ns , c_st_int1_1 after 20 ns , c_st_int1_2 after 30 ns , c_st_int1_1 after 40 ns ; -- when 3 => correct := s_st_int1 = c_st_int1_2 and (savtime + 10 ns) = Std.Standard.Now ; s_st_int1 <= c_st_int1_1 after 5 ns ; -- when 4 => correct := correct and s_st_int1 = c_st_int1_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_int1 <= transport c_st_int1_1 after 100 ns ; -- when 5 => correct := s_st_int1 = c_st_int1_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_st_int1 <= c_st_int1_2 after 10 ns , c_st_int1_1 after 20 ns , c_st_int1_2 after 30 ns , c_st_int1_1 after 40 ns ; -- when 6 => correct := s_st_int1 = c_st_int1_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_int1 <= -- Last transaction above is marked c_st_int1_1 after 40 ns ; -- when 7 => correct := s_st_int1 = c_st_int1_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_st_int1 = c_st_int1_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_st_int1 <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_st_int1'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P7 ; -- PGEN_CHKP_7 : process ( chk_st_int1 ) begin if Std.Standard.Now > 0 ns then test_report ( "P7" , "Inertial transactions entirely completed", chk_st_int1 = 8 ) ; end if ; end process PGEN_CHKP_7 ; -- P8 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_time <= c_time_2 after 10 ns, c_time_1 after 20 ns ; -- when 1 => correct := s_time = c_time_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_time = c_time_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P8" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_time <= c_time_2 after 10 ns , c_time_1 after 20 ns , c_time_2 after 30 ns , c_time_1 after 40 ns ; -- when 3 => correct := s_time = c_time_2 and (savtime + 10 ns) = Std.Standard.Now ; s_time <= c_time_1 after 5 ns ; -- when 4 => correct := correct and s_time = c_time_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_time <= transport c_time_1 after 100 ns ; -- when 5 => correct := s_time = c_time_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_time <= c_time_2 after 10 ns , c_time_1 after 20 ns , c_time_2 after 30 ns , c_time_1 after 40 ns ; -- when 6 => correct := s_time = c_time_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_time <= -- Last transaction above is marked c_time_1 after 40 ns ; -- when 7 => correct := s_time = c_time_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_time = c_time_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_time <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_time'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P8 ; -- PGEN_CHKP_8 : process ( chk_time ) begin if Std.Standard.Now > 0 ns then test_report ( "P8" , "Inertial transactions entirely completed", chk_time = 8 ) ; end if ; end process PGEN_CHKP_8 ; -- P9 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_st_phys1 <= c_st_phys1_2 after 10 ns, c_st_phys1_1 after 20 ns ; -- when 1 => correct := s_st_phys1 = c_st_phys1_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_st_phys1 = c_st_phys1_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P9" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_phys1 <= c_st_phys1_2 after 10 ns , c_st_phys1_1 after 20 ns , c_st_phys1_2 after 30 ns , c_st_phys1_1 after 40 ns ; -- when 3 => correct := s_st_phys1 = c_st_phys1_2 and (savtime + 10 ns) = Std.Standard.Now ; s_st_phys1 <= c_st_phys1_1 after 5 ns ; -- when 4 => correct := correct and s_st_phys1 = c_st_phys1_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_phys1 <= transport c_st_phys1_1 after 100 ns ; -- when 5 => correct := s_st_phys1 = c_st_phys1_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_st_phys1 <= c_st_phys1_2 after 10 ns , c_st_phys1_1 after 20 ns , c_st_phys1_2 after 30 ns , c_st_phys1_1 after 40 ns ; -- when 6 => correct := s_st_phys1 = c_st_phys1_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_phys1 <= -- Last transaction above is marked c_st_phys1_1 after 40 ns ; -- when 7 => correct := s_st_phys1 = c_st_phys1_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_st_phys1 = c_st_phys1_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_st_phys1 <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_st_phys1'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P9 ; -- PGEN_CHKP_9 : process ( chk_st_phys1 ) begin if Std.Standard.Now > 0 ns then test_report ( "P9" , "Inertial transactions entirely completed", chk_st_phys1 = 8 ) ; end if ; end process PGEN_CHKP_9 ; -- P10 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_real <= c_real_2 after 10 ns, c_real_1 after 20 ns ; -- when 1 => correct := s_real = c_real_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_real = c_real_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P10" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_real <= c_real_2 after 10 ns , c_real_1 after 20 ns , c_real_2 after 30 ns , c_real_1 after 40 ns ; -- when 3 => correct := s_real = c_real_2 and (savtime + 10 ns) = Std.Standard.Now ; s_real <= c_real_1 after 5 ns ; -- when 4 => correct := correct and s_real = c_real_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_real <= transport c_real_1 after 100 ns ; -- when 5 => correct := s_real = c_real_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_real <= c_real_2 after 10 ns , c_real_1 after 20 ns , c_real_2 after 30 ns , c_real_1 after 40 ns ; -- when 6 => correct := s_real = c_real_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_real <= -- Last transaction above is marked c_real_1 after 40 ns ; -- when 7 => correct := s_real = c_real_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_real = c_real_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_real <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_real'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P10 ; -- PGEN_CHKP_10 : process ( chk_real ) begin if Std.Standard.Now > 0 ns then test_report ( "P10" , "Inertial transactions entirely completed", chk_real = 8 ) ; end if ; end process PGEN_CHKP_10 ; -- P11 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_st_real1 <= c_st_real1_2 after 10 ns, c_st_real1_1 after 20 ns ; -- when 1 => correct := s_st_real1 = c_st_real1_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_st_real1 = c_st_real1_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P11" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_real1 <= c_st_real1_2 after 10 ns , c_st_real1_1 after 20 ns , c_st_real1_2 after 30 ns , c_st_real1_1 after 40 ns ; -- when 3 => correct := s_st_real1 = c_st_real1_2 and (savtime + 10 ns) = Std.Standard.Now ; s_st_real1 <= c_st_real1_1 after 5 ns ; -- when 4 => correct := correct and s_st_real1 = c_st_real1_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_real1 <= transport c_st_real1_1 after 100 ns ; -- when 5 => correct := s_st_real1 = c_st_real1_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_st_real1 <= c_st_real1_2 after 10 ns , c_st_real1_1 after 20 ns , c_st_real1_2 after 30 ns , c_st_real1_1 after 40 ns ; -- when 6 => correct := s_st_real1 = c_st_real1_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_real1 <= -- Last transaction above is marked c_st_real1_1 after 40 ns ; -- when 7 => correct := s_st_real1 = c_st_real1_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_st_real1 = c_st_real1_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_st_real1 <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_st_real1'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P11 ; -- PGEN_CHKP_11 : process ( chk_st_real1 ) begin if Std.Standard.Now > 0 ns then test_report ( "P11" , "Inertial transactions entirely completed", chk_st_real1 = 8 ) ; end if ; end process PGEN_CHKP_11 ; -- P12 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_st_rec1 <= c_st_rec1_2 after 10 ns, c_st_rec1_1 after 20 ns ; -- when 1 => correct := s_st_rec1 = c_st_rec1_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_st_rec1 = c_st_rec1_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P12" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_rec1 <= c_st_rec1_2 after 10 ns , c_st_rec1_1 after 20 ns , c_st_rec1_2 after 30 ns , c_st_rec1_1 after 40 ns ; -- when 3 => correct := s_st_rec1 = c_st_rec1_2 and (savtime + 10 ns) = Std.Standard.Now ; s_st_rec1 <= c_st_rec1_1 after 5 ns ; -- when 4 => correct := correct and s_st_rec1 = c_st_rec1_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_rec1 <= transport c_st_rec1_1 after 100 ns ; -- when 5 => correct := s_st_rec1 = c_st_rec1_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_st_rec1 <= c_st_rec1_2 after 10 ns , c_st_rec1_1 after 20 ns , c_st_rec1_2 after 30 ns , c_st_rec1_1 after 40 ns ; -- when 6 => correct := s_st_rec1 = c_st_rec1_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_rec1 <= -- Last transaction above is marked c_st_rec1_1 after 40 ns ; -- when 7 => correct := s_st_rec1 = c_st_rec1_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_st_rec1 = c_st_rec1_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_st_rec1 <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_st_rec1'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P12 ; -- PGEN_CHKP_12 : process ( chk_st_rec1 ) begin if Std.Standard.Now > 0 ns then test_report ( "P12" , "Inertial transactions entirely completed", chk_st_rec1 = 8 ) ; end if ; end process PGEN_CHKP_12 ; -- P13 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_st_rec2 <= c_st_rec2_2 after 10 ns, c_st_rec2_1 after 20 ns ; -- when 1 => correct := s_st_rec2 = c_st_rec2_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_st_rec2 = c_st_rec2_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P13" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_rec2 <= c_st_rec2_2 after 10 ns , c_st_rec2_1 after 20 ns , c_st_rec2_2 after 30 ns , c_st_rec2_1 after 40 ns ; -- when 3 => correct := s_st_rec2 = c_st_rec2_2 and (savtime + 10 ns) = Std.Standard.Now ; s_st_rec2 <= c_st_rec2_1 after 5 ns ; -- when 4 => correct := correct and s_st_rec2 = c_st_rec2_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_rec2 <= transport c_st_rec2_1 after 100 ns ; -- when 5 => correct := s_st_rec2 = c_st_rec2_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_st_rec2 <= c_st_rec2_2 after 10 ns , c_st_rec2_1 after 20 ns , c_st_rec2_2 after 30 ns , c_st_rec2_1 after 40 ns ; -- when 6 => correct := s_st_rec2 = c_st_rec2_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_rec2 <= -- Last transaction above is marked c_st_rec2_1 after 40 ns ; -- when 7 => correct := s_st_rec2 = c_st_rec2_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_st_rec2 = c_st_rec2_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_st_rec2 <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_st_rec2'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P13 ; -- PGEN_CHKP_13 : process ( chk_st_rec2 ) begin if Std.Standard.Now > 0 ns then test_report ( "P13" , "Inertial transactions entirely completed", chk_st_rec2 = 8 ) ; end if ; end process PGEN_CHKP_13 ; -- P14 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_st_rec3 <= c_st_rec3_2 after 10 ns, c_st_rec3_1 after 20 ns ; -- when 1 => correct := s_st_rec3 = c_st_rec3_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_st_rec3 = c_st_rec3_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P14" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_rec3 <= c_st_rec3_2 after 10 ns , c_st_rec3_1 after 20 ns , c_st_rec3_2 after 30 ns , c_st_rec3_1 after 40 ns ; -- when 3 => correct := s_st_rec3 = c_st_rec3_2 and (savtime + 10 ns) = Std.Standard.Now ; s_st_rec3 <= c_st_rec3_1 after 5 ns ; -- when 4 => correct := correct and s_st_rec3 = c_st_rec3_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_rec3 <= transport c_st_rec3_1 after 100 ns ; -- when 5 => correct := s_st_rec3 = c_st_rec3_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_st_rec3 <= c_st_rec3_2 after 10 ns , c_st_rec3_1 after 20 ns , c_st_rec3_2 after 30 ns , c_st_rec3_1 after 40 ns ; -- when 6 => correct := s_st_rec3 = c_st_rec3_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_rec3 <= -- Last transaction above is marked c_st_rec3_1 after 40 ns ; -- when 7 => correct := s_st_rec3 = c_st_rec3_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_st_rec3 = c_st_rec3_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_st_rec3 <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_st_rec3'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P14 ; -- PGEN_CHKP_14 : process ( chk_st_rec3 ) begin if Std.Standard.Now > 0 ns then test_report ( "P14" , "Inertial transactions entirely completed", chk_st_rec3 = 8 ) ; end if ; end process PGEN_CHKP_14 ; -- P15 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_st_arr1 <= c_st_arr1_2 after 10 ns, c_st_arr1_1 after 20 ns ; -- when 1 => correct := s_st_arr1 = c_st_arr1_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_st_arr1 = c_st_arr1_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P15" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_arr1 <= c_st_arr1_2 after 10 ns , c_st_arr1_1 after 20 ns , c_st_arr1_2 after 30 ns , c_st_arr1_1 after 40 ns ; -- when 3 => correct := s_st_arr1 = c_st_arr1_2 and (savtime + 10 ns) = Std.Standard.Now ; s_st_arr1 <= c_st_arr1_1 after 5 ns ; -- when 4 => correct := correct and s_st_arr1 = c_st_arr1_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_arr1 <= transport c_st_arr1_1 after 100 ns ; -- when 5 => correct := s_st_arr1 = c_st_arr1_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_st_arr1 <= c_st_arr1_2 after 10 ns , c_st_arr1_1 after 20 ns , c_st_arr1_2 after 30 ns , c_st_arr1_1 after 40 ns ; -- when 6 => correct := s_st_arr1 = c_st_arr1_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_arr1 <= -- Last transaction above is marked c_st_arr1_1 after 40 ns ; -- when 7 => correct := s_st_arr1 = c_st_arr1_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_st_arr1 = c_st_arr1_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_st_arr1 <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_st_arr1'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P15 ; -- PGEN_CHKP_15 : process ( chk_st_arr1 ) begin if Std.Standard.Now > 0 ns then test_report ( "P15" , "Inertial transactions entirely completed", chk_st_arr1 = 8 ) ; end if ; end process PGEN_CHKP_15 ; -- P16 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_st_arr2 <= c_st_arr2_2 after 10 ns, c_st_arr2_1 after 20 ns ; -- when 1 => correct := s_st_arr2 = c_st_arr2_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_st_arr2 = c_st_arr2_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P16" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_arr2 <= c_st_arr2_2 after 10 ns , c_st_arr2_1 after 20 ns , c_st_arr2_2 after 30 ns , c_st_arr2_1 after 40 ns ; -- when 3 => correct := s_st_arr2 = c_st_arr2_2 and (savtime + 10 ns) = Std.Standard.Now ; s_st_arr2 <= c_st_arr2_1 after 5 ns ; -- when 4 => correct := correct and s_st_arr2 = c_st_arr2_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_arr2 <= transport c_st_arr2_1 after 100 ns ; -- when 5 => correct := s_st_arr2 = c_st_arr2_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_st_arr2 <= c_st_arr2_2 after 10 ns , c_st_arr2_1 after 20 ns , c_st_arr2_2 after 30 ns , c_st_arr2_1 after 40 ns ; -- when 6 => correct := s_st_arr2 = c_st_arr2_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_arr2 <= -- Last transaction above is marked c_st_arr2_1 after 40 ns ; -- when 7 => correct := s_st_arr2 = c_st_arr2_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_st_arr2 = c_st_arr2_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_st_arr2 <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_st_arr2'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P16 ; -- PGEN_CHKP_16 : process ( chk_st_arr2 ) begin if Std.Standard.Now > 0 ns then test_report ( "P16" , "Inertial transactions entirely completed", chk_st_arr2 = 8 ) ; end if ; end process PGEN_CHKP_16 ; -- P17 : process variable correct : boolean ; variable counter : integer := 0 ; variable savtime : time ; begin case counter is when 0 => s_st_arr3 <= c_st_arr3_2 after 10 ns, c_st_arr3_1 after 20 ns ; -- when 1 => correct := s_st_arr3 = c_st_arr3_2 and (savtime + 10 ns) = Std.Standard.Now ; -- when 2 => correct := correct and s_st_arr3 = c_st_arr3_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131.P17" , "Multi inertial transactions occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_arr3 <= c_st_arr3_2 after 10 ns , c_st_arr3_1 after 20 ns , c_st_arr3_2 after 30 ns , c_st_arr3_1 after 40 ns ; -- when 3 => correct := s_st_arr3 = c_st_arr3_2 and (savtime + 10 ns) = Std.Standard.Now ; s_st_arr3 <= c_st_arr3_1 after 5 ns ; -- when 4 => correct := correct and s_st_arr3 = c_st_arr3_1 and (savtime + 5 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_arr3 <= transport c_st_arr3_1 after 100 ns ; -- when 5 => correct := s_st_arr3 = c_st_arr3_1 and (savtime + 100 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Old transactions were removed on signal " & "asg with simple name on LHS", correct ) ; s_st_arr3 <= c_st_arr3_2 after 10 ns , c_st_arr3_1 after 20 ns , c_st_arr3_2 after 30 ns , c_st_arr3_1 after 40 ns ; -- when 6 => correct := s_st_arr3 = c_st_arr3_2 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "One inertial transaction occurred on signal " & "asg with simple name on LHS", correct ) ; s_st_arr3 <= -- Last transaction above is marked c_st_arr3_1 after 40 ns ; -- when 7 => correct := s_st_arr3 = c_st_arr3_1 and (savtime + 30 ns) = Std.Standard.Now ; -- -- when 8 => correct := correct and s_st_arr3 = c_st_arr3_1 and (savtime + 10 ns) = Std.Standard.Now ; test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", correct ) ; -- when others => test_report ( "ARCH00131" , "Inertial semantics check on a signal " & "asg with simple name on LHS", false ) ; -- end case ; -- savtime := Std.Standard.Now ; chk_st_arr3 <= transport counter after (1 us - savtime) ; counter := counter + 1; -- wait until (not s_st_arr3'Quiet) and (savtime /= Std.Standard.Now) ; -- end process P17 ; -- PGEN_CHKP_17 : process ( chk_st_arr3 ) begin if Std.Standard.Now > 0 ns then test_report ( "P17" , "Inertial transactions entirely completed", chk_st_arr3 = 8 ) ; end if ; end process PGEN_CHKP_17 ; -- -- end ARCH00131 ; -- entity ENT00131_Test_Bench is end ENT00131_Test_Bench ; -- architecture ARCH00131_Test_Bench of ENT00131_Test_Bench is begin L1: block component UUT end component ; for CIS1 : UUT use entity WORK.E00000 ( ARCH00131 ) ; begin CIS1 : UUT ; end block L1 ; end ARCH00131_Test_Bench ;
gpl-3.0
87d69558f49c66166a682be91ed3929e
0.491441
4.012578
false
true
false
false
jairov4/accel-oil
solution_spartan3/impl/vhdl/sample_iterator_next.vhd
2
31,609
-- ============================================================== -- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC -- Version: 2013.4 -- Copyright (C) 2013 Xilinx Inc. All rights reserved. -- -- =========================================================== library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all; entity sample_iterator_next is port ( ap_clk : IN STD_LOGIC; ap_rst : IN STD_LOGIC; ap_start : IN STD_LOGIC; ap_done : OUT STD_LOGIC; ap_idle : OUT STD_LOGIC; ap_ready : OUT STD_LOGIC; indices_samples_req_din : OUT STD_LOGIC; indices_samples_req_full_n : IN STD_LOGIC; indices_samples_req_write : OUT STD_LOGIC; indices_samples_rsp_empty_n : IN STD_LOGIC; indices_samples_rsp_read : OUT STD_LOGIC; indices_samples_address : OUT STD_LOGIC_VECTOR (31 downto 0); indices_samples_datain : IN STD_LOGIC_VECTOR (15 downto 0); indices_samples_dataout : OUT STD_LOGIC_VECTOR (15 downto 0); indices_samples_size : OUT STD_LOGIC_VECTOR (31 downto 0); ap_ce : IN STD_LOGIC; indices_begin_req_din : OUT STD_LOGIC; indices_begin_req_full_n : IN STD_LOGIC; indices_begin_req_write : OUT STD_LOGIC; indices_begin_rsp_empty_n : IN STD_LOGIC; indices_begin_rsp_read : OUT STD_LOGIC; indices_begin_address : OUT STD_LOGIC_VECTOR (31 downto 0); indices_begin_datain : IN STD_LOGIC_VECTOR (31 downto 0); indices_begin_dataout : OUT STD_LOGIC_VECTOR (31 downto 0); indices_begin_size : OUT STD_LOGIC_VECTOR (31 downto 0); indices_stride_req_din : OUT STD_LOGIC; indices_stride_req_full_n : IN STD_LOGIC; indices_stride_req_write : OUT STD_LOGIC; indices_stride_rsp_empty_n : IN STD_LOGIC; indices_stride_rsp_read : OUT STD_LOGIC; indices_stride_address : OUT STD_LOGIC_VECTOR (31 downto 0); indices_stride_datain : IN STD_LOGIC_VECTOR (7 downto 0); indices_stride_dataout : OUT STD_LOGIC_VECTOR (7 downto 0); indices_stride_size : OUT STD_LOGIC_VECTOR (31 downto 0); i_index : IN STD_LOGIC_VECTOR (15 downto 0); i_sample : IN STD_LOGIC_VECTOR (15 downto 0); ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0); ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0) ); end; architecture behav of sample_iterator_next is constant ap_const_logic_1 : STD_LOGIC := '1'; constant ap_const_logic_0 : STD_LOGIC := '0'; constant ap_ST_pp0_stg0_fsm_0 : STD_LOGIC_VECTOR (0 downto 0) := "0"; constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000"; constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001"; constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111"; constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001"; constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000"; constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000"; signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "0"; signal ap_reg_ppiten_pp0_it0 : STD_LOGIC; signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0'; signal i_sample_read_reg_128 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_128_pp0_it1 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_128_pp0_it2 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_128_pp0_it3 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_128_pp0_it4 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_128_pp0_it5 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_128_pp0_it6 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_128_pp0_it7 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_128_pp0_it8 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_128_pp0_it9 : STD_LOGIC_VECTOR (15 downto 0); signal i_index_read_reg_134 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_index_read_reg_134_pp0_it1 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_index_read_reg_134_pp0_it2 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_index_read_reg_134_pp0_it3 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_index_read_reg_134_pp0_it4 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_index_read_reg_134_pp0_it5 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_index_read_reg_134_pp0_it6 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_index_read_reg_134_pp0_it7 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_index_read_reg_134_pp0_it8 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_index_read_reg_134_pp0_it9 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_index_read_reg_134_pp0_it10 : STD_LOGIC_VECTOR (15 downto 0); signal indices_samples_addr_read_reg_146 : STD_LOGIC_VECTOR (15 downto 0); signal grp_fu_77_p2 : STD_LOGIC_VECTOR (16 downto 0); signal tmp_1_reg_156 : STD_LOGIC_VECTOR (16 downto 0); signal tmp_2_fu_99_p2 : STD_LOGIC_VECTOR (0 downto 0); signal tmp_2_reg_161 : STD_LOGIC_VECTOR (0 downto 0); signal grp_fu_83_p2 : STD_LOGIC_VECTOR (15 downto 0); signal tmp_4_reg_167 : STD_LOGIC_VECTOR (15 downto 0); signal grp_fu_88_p2 : STD_LOGIC_VECTOR (15 downto 0); signal tmp_3_reg_172 : STD_LOGIC_VECTOR (15 downto 0); signal tmp_9_fu_63_p1 : STD_LOGIC_VECTOR (63 downto 0); signal grp_fu_77_p0 : STD_LOGIC_VECTOR (16 downto 0); signal grp_fu_77_p1 : STD_LOGIC_VECTOR (16 downto 0); signal grp_fu_83_p0 : STD_LOGIC_VECTOR (15 downto 0); signal grp_fu_83_p1 : STD_LOGIC_VECTOR (15 downto 0); signal grp_fu_88_p0 : STD_LOGIC_VECTOR (15 downto 0); signal grp_fu_88_p1 : STD_LOGIC_VECTOR (15 downto 0); signal tmp_cast_fu_93_p1 : STD_LOGIC_VECTOR (17 downto 0); signal tmp_2_fu_99_p1 : STD_LOGIC_VECTOR (17 downto 0); signal tmp_1_reg_156_temp: signed (17-1 downto 0); signal agg_result_index_write_assign_fu_111_p3 : STD_LOGIC_VECTOR (15 downto 0); signal agg_result_sample_write_assign_fu_105_p3 : STD_LOGIC_VECTOR (15 downto 0); signal grp_fu_77_ce : STD_LOGIC; signal grp_fu_83_ce : STD_LOGIC; signal grp_fu_88_ce : STD_LOGIC; signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0); signal ap_sig_pprstidle_pp0 : STD_LOGIC; component nfa_accept_samples_generic_hw_add_17ns_17s_17_4 IS generic ( ID : INTEGER; NUM_STAGE : INTEGER; din0_WIDTH : INTEGER; din1_WIDTH : INTEGER; dout_WIDTH : INTEGER ); port ( clk : IN STD_LOGIC; reset : IN STD_LOGIC; din0 : IN STD_LOGIC_VECTOR (16 downto 0); din1 : IN STD_LOGIC_VECTOR (16 downto 0); ce : IN STD_LOGIC; dout : OUT STD_LOGIC_VECTOR (16 downto 0) ); end component; component nfa_accept_samples_generic_hw_add_16ns_16ns_16_4 IS generic ( ID : INTEGER; NUM_STAGE : INTEGER; din0_WIDTH : INTEGER; din1_WIDTH : INTEGER; dout_WIDTH : INTEGER ); port ( clk : IN STD_LOGIC; reset : IN STD_LOGIC; din0 : IN STD_LOGIC_VECTOR (15 downto 0); din1 : IN STD_LOGIC_VECTOR (15 downto 0); ce : IN STD_LOGIC; dout : OUT STD_LOGIC_VECTOR (15 downto 0) ); end component; begin nfa_accept_samples_generic_hw_add_17ns_17s_17_4_U30 : component nfa_accept_samples_generic_hw_add_17ns_17s_17_4 generic map ( ID => 30, NUM_STAGE => 4, din0_WIDTH => 17, din1_WIDTH => 17, dout_WIDTH => 17) port map ( clk => ap_clk, reset => ap_rst, din0 => grp_fu_77_p0, din1 => grp_fu_77_p1, ce => grp_fu_77_ce, dout => grp_fu_77_p2); nfa_accept_samples_generic_hw_add_16ns_16ns_16_4_U31 : component nfa_accept_samples_generic_hw_add_16ns_16ns_16_4 generic map ( ID => 31, NUM_STAGE => 4, din0_WIDTH => 16, din1_WIDTH => 16, dout_WIDTH => 16) port map ( clk => ap_clk, reset => ap_rst, din0 => grp_fu_83_p0, din1 => grp_fu_83_p1, ce => grp_fu_83_ce, dout => grp_fu_83_p2); nfa_accept_samples_generic_hw_add_16ns_16ns_16_4_U32 : component nfa_accept_samples_generic_hw_add_16ns_16ns_16_4 generic map ( ID => 32, NUM_STAGE => 4, din0_WIDTH => 16, din1_WIDTH => 16, dout_WIDTH => 16) port map ( clk => ap_clk, reset => ap_rst, din0 => grp_fu_88_p0, din1 => grp_fu_88_p1, ce => grp_fu_88_ce, dout => grp_fu_88_p2); -- the current state (ap_CS_fsm) of the state machine. -- ap_CS_fsm_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0; else ap_CS_fsm <= ap_NS_fsm; end if; end if; end process; -- ap_reg_ppiten_pp0_it1 assign process. -- ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it1 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it10 assign process. -- ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it10 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it11 assign process. -- ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it11 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it2 assign process. -- ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it2 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it3 assign process. -- ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it3 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it4 assign process. -- ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it4 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it5 assign process. -- ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it5 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it6 assign process. -- ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it6 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it7 assign process. -- ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it7 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it8 assign process. -- ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it8 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it9 assign process. -- ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it9 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8; end if; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then ap_reg_ppstg_i_index_read_reg_134_pp0_it1 <= i_index_read_reg_134; ap_reg_ppstg_i_index_read_reg_134_pp0_it10 <= ap_reg_ppstg_i_index_read_reg_134_pp0_it9; ap_reg_ppstg_i_index_read_reg_134_pp0_it2 <= ap_reg_ppstg_i_index_read_reg_134_pp0_it1; ap_reg_ppstg_i_index_read_reg_134_pp0_it3 <= ap_reg_ppstg_i_index_read_reg_134_pp0_it2; ap_reg_ppstg_i_index_read_reg_134_pp0_it4 <= ap_reg_ppstg_i_index_read_reg_134_pp0_it3; ap_reg_ppstg_i_index_read_reg_134_pp0_it5 <= ap_reg_ppstg_i_index_read_reg_134_pp0_it4; ap_reg_ppstg_i_index_read_reg_134_pp0_it6 <= ap_reg_ppstg_i_index_read_reg_134_pp0_it5; ap_reg_ppstg_i_index_read_reg_134_pp0_it7 <= ap_reg_ppstg_i_index_read_reg_134_pp0_it6; ap_reg_ppstg_i_index_read_reg_134_pp0_it8 <= ap_reg_ppstg_i_index_read_reg_134_pp0_it7; ap_reg_ppstg_i_index_read_reg_134_pp0_it9 <= ap_reg_ppstg_i_index_read_reg_134_pp0_it8; ap_reg_ppstg_i_sample_read_reg_128_pp0_it1 <= i_sample_read_reg_128; ap_reg_ppstg_i_sample_read_reg_128_pp0_it2 <= ap_reg_ppstg_i_sample_read_reg_128_pp0_it1; ap_reg_ppstg_i_sample_read_reg_128_pp0_it3 <= ap_reg_ppstg_i_sample_read_reg_128_pp0_it2; ap_reg_ppstg_i_sample_read_reg_128_pp0_it4 <= ap_reg_ppstg_i_sample_read_reg_128_pp0_it3; ap_reg_ppstg_i_sample_read_reg_128_pp0_it5 <= ap_reg_ppstg_i_sample_read_reg_128_pp0_it4; ap_reg_ppstg_i_sample_read_reg_128_pp0_it6 <= ap_reg_ppstg_i_sample_read_reg_128_pp0_it5; ap_reg_ppstg_i_sample_read_reg_128_pp0_it7 <= ap_reg_ppstg_i_sample_read_reg_128_pp0_it6; ap_reg_ppstg_i_sample_read_reg_128_pp0_it8 <= ap_reg_ppstg_i_sample_read_reg_128_pp0_it7; ap_reg_ppstg_i_sample_read_reg_128_pp0_it9 <= ap_reg_ppstg_i_sample_read_reg_128_pp0_it8; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then i_index_read_reg_134 <= i_index; i_sample_read_reg_128 <= i_sample; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then indices_samples_addr_read_reg_146 <= indices_samples_datain; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then tmp_1_reg_156 <= grp_fu_77_p2; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then tmp_2_reg_161 <= tmp_2_fu_99_p2; tmp_3_reg_172 <= grp_fu_88_p2; tmp_4_reg_167 <= grp_fu_83_p2; end if; end if; end process; -- the next state (ap_NS_fsm) of the state machine. -- ap_NS_fsm_assign_proc : process (ap_start , ap_CS_fsm , ap_reg_ppiten_pp0_it0 , ap_reg_ppiten_pp0_it5 , indices_samples_rsp_empty_n , ap_ce , ap_sig_pprstidle_pp0) begin case ap_CS_fsm is when ap_ST_pp0_stg0_fsm_0 => ap_NS_fsm <= ap_ST_pp0_stg0_fsm_0; when others => ap_NS_fsm <= "X"; end case; end process; agg_result_index_write_assign_fu_111_p3 <= ap_reg_ppstg_i_index_read_reg_134_pp0_it10 when (tmp_2_reg_161(0) = '1') else tmp_4_reg_167; agg_result_sample_write_assign_fu_105_p3 <= tmp_3_reg_172 when (tmp_2_reg_161(0) = '1') else ap_const_lv16_0; -- ap_done assign process. -- ap_done_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it11, indices_samples_rsp_empty_n, ap_ce) begin if (((not((ap_const_logic_1 = ap_start)) and (ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce)))) then ap_done <= ap_const_logic_1; else ap_done <= ap_const_logic_0; end if; end process; -- ap_idle assign process. -- ap_idle_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11) begin if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it11))) then ap_idle <= ap_const_logic_1; else ap_idle <= ap_const_logic_0; end if; end process; -- ap_ready assign process. -- ap_ready_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, indices_samples_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then ap_ready <= ap_const_logic_1; else ap_ready <= ap_const_logic_0; end if; end process; ap_reg_ppiten_pp0_it0 <= ap_start; ap_return_0 <= agg_result_index_write_assign_fu_111_p3; ap_return_1 <= agg_result_sample_write_assign_fu_105_p3; -- ap_sig_pprstidle_pp0 assign process. -- ap_sig_pprstidle_pp0_assign_proc : process(ap_start, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_reg_ppiten_pp0_it10) begin if (((ap_const_logic_0 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_0 = ap_start))) then ap_sig_pprstidle_pp0 <= ap_const_logic_1; else ap_sig_pprstidle_pp0 <= ap_const_logic_0; end if; end process; -- grp_fu_77_ce assign process. -- grp_fu_77_ce_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, indices_samples_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then grp_fu_77_ce <= ap_const_logic_1; else grp_fu_77_ce <= ap_const_logic_0; end if; end process; grp_fu_77_p0 <= std_logic_vector(resize(unsigned(indices_samples_addr_read_reg_146),17)); grp_fu_77_p1 <= ap_const_lv17_1FFFF; -- grp_fu_83_ce assign process. -- grp_fu_83_ce_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, indices_samples_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then grp_fu_83_ce <= ap_const_logic_1; else grp_fu_83_ce <= ap_const_logic_0; end if; end process; grp_fu_83_p0 <= ap_reg_ppstg_i_index_read_reg_134_pp0_it6; grp_fu_83_p1 <= ap_const_lv16_1; -- grp_fu_88_ce assign process. -- grp_fu_88_ce_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, indices_samples_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then grp_fu_88_ce <= ap_const_logic_1; else grp_fu_88_ce <= ap_const_logic_0; end if; end process; grp_fu_88_p0 <= ap_reg_ppstg_i_sample_read_reg_128_pp0_it6; grp_fu_88_p1 <= ap_const_lv16_1; indices_begin_address <= ap_const_lv32_0; indices_begin_dataout <= ap_const_lv32_0; indices_begin_req_din <= ap_const_logic_0; indices_begin_req_write <= ap_const_logic_0; indices_begin_rsp_read <= ap_const_logic_0; indices_begin_size <= ap_const_lv32_0; indices_samples_address <= tmp_9_fu_63_p1(32 - 1 downto 0); indices_samples_dataout <= ap_const_lv16_0; indices_samples_req_din <= ap_const_logic_0; -- indices_samples_req_write assign process. -- indices_samples_req_write_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, indices_samples_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then indices_samples_req_write <= ap_const_logic_1; else indices_samples_req_write <= ap_const_logic_0; end if; end process; -- indices_samples_rsp_read assign process. -- indices_samples_rsp_read_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, indices_samples_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_samples_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then indices_samples_rsp_read <= ap_const_logic_1; else indices_samples_rsp_read <= ap_const_logic_0; end if; end process; indices_samples_size <= ap_const_lv32_1; indices_stride_address <= ap_const_lv32_0; indices_stride_dataout <= ap_const_lv8_0; indices_stride_req_din <= ap_const_logic_0; indices_stride_req_write <= ap_const_logic_0; indices_stride_rsp_read <= ap_const_logic_0; indices_stride_size <= ap_const_lv32_0; tmp_1_reg_156_temp <= signed(tmp_1_reg_156); tmp_2_fu_99_p1 <= std_logic_vector(resize(tmp_1_reg_156_temp,18)); tmp_2_fu_99_p2 <= "1" when (signed(tmp_cast_fu_93_p1) < signed(tmp_2_fu_99_p1)) else "0"; tmp_9_fu_63_p1 <= std_logic_vector(resize(unsigned(i_index),64)); tmp_cast_fu_93_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_i_sample_read_reg_128_pp0_it9),18)); end behav;
lgpl-3.0
ff54300abcba48c759302d332794e894
0.600019
2.715783
false
false
false
false
progranism/Open-Source-FPGA-Bitcoin-Miner
projects/VC707_experimental/VC707_experimental.srcs/sources_1/ip/golden_ticket_fifo/fifo_generator_v10_0/ramfifo/rd_status_flags_as.vhd
9
15,251
`protect begin_protected `protect version = 1 `protect encrypt_agent = "XILINX" `protect encrypt_agent_info = "Xilinx Encryption Tool 2013" `protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa" `protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64) `protect key_block kS5RyUqA0GEmQjNgWngWZVAacB7b+BQQcD6vmZxeLh0UFKV8v4e0wPlb9UEnetDuLG1UOtRsoWM+ JpY3jji2PQ== `protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa" `protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128) `protect key_block B7zNu769eR7bKWAGHj9/0eNDSGvXiqMj82G0EY6o/uh/SIFwA1KhTmzWtWnLu0Jp7RP5GNPk6sLY pX0/g+4u3yb3eGFjoMEUR7Xuyx+NxR236QDSWH4PQ8KaiWgTsqL4LXAaH8NNqk0FYEvapaZB1sh2 oBKwlNZSL5S4Jgt6Nnk= `protect key_keyowner = "Xilinx", key_keyname= "xilinx_rsa_key", key_method = "rsa" `protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256) `protect key_block gZXC9KF1+m9/aPwIG4TfvepAokob2Ep7tRBkP7wgHssq2tbiefbA3tPiWN/yKTTwWAvs01SfzlAZ iDUSwXIXbrY8C5TK8pGV/NRNIx5yYh5HS4RBIkNDOjXrl0LgZzB2AWveYS/hTOsPw/77264bsk4p MCwSre2kW27gkIWD6UbztwrHY2/23ST8+OAg8SBLcgz5WcyW9X02kgCKGgEnH4m+o/vB5uDqdIhq VFxt4yZ1+/MmRl460tWjwEMdj2NNDgXoDUI6h7jfNIOMbML050svfL7OU1OWVAWRen71q5+g/jay tGgNYHSeAPr+Ebg4cFjDZiHV2P5pWa3VrToJqg== `protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa" `protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128) `protect key_block INBkCOoJB+RroyCSPcFFbO0zuD3Y18YnSOdiVYB/+8MlyCzsR+tIGxOTDZiDjMTwkgfo/XQyEOU7 UQpHOrSnytffr2hS8cX+QL6K80aiNu39BuDzTU+sRFt8bIyav0805w7FuYUhHCJ3vWZwIDqrRK5e t84XjsZSc2kaeTs3eCA= `protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa" `protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256) `protect key_block oCMO5tL93wlgNUGroUmDvsCr7HxeK09GoIfyiC3nD2bFXJlUFLliNDZIamCS4mHI4d6Rmtl58DMV 1VjKpBhEiVPJsul3pBINwh9W5fR3ySXWN7lVBV53GTKJ8/C1FDSTxhDoVwAPJSRLTuafgoj9B9Da zYWxK6QMpuRMbjQLMMOkg7Kvs8qRJ72+tkaE5YzIyfoyl5QufTJ+WdGO93hpTj9wz4RFqTLbyH7y iSbDe2jKNf/L4SMT8ygwfICbgBci+gaPo1wFfCgtrZhOzB5u1plII7x0F/IagztWEo/NlUkYpF0E FZ6GvcV+Et6/1qG+pSxYpyReQitneYmZbmeIPA== `protect data_method = "AES128-CBC" `protect encoding = (enctype = "BASE64", line_length = 76, bytes = 9552) `protect data_block EMB54fzb2m/ojBf5NEjDriNP+SdECfgqc38NJnAMI2f+v4q4WpG7EluA5kR1/etwwySfDdS2VvZs g56lDD6utmz9ihEvWiYFbAnAcDVKIFVCUDshyayz9LMw9iYVzJnjS+G/OehVtRMoapv0suSEbotq KSa9MBKwG49vlkIi6FPSFzvYjaowLPcbtGxyvcNzE7a6Wy3lUeNZpwyHt026FFIuD6OQ0iNTPIo+ yyWkJt7lwLL65wjUUnXXX+FGOKws24En1Pa+lDdFFnGEGZttfcdXlIQzKEhFOuzAqEeC9Rs+RrCK VL3Q6nxtCj0S9QBmUdMDugNvxQ9nF5OPpLTuqdBwwqcQLwRAWB/WT7u0cpL0lvw/HiQWgVm6e0ft ddUEvdyl70g91B7AiXDsrvMad3aNn4B1ae9cHxavZWHuNOyRuFH7LBHg8eP/VbyaBRgHDQHoS5am i4+A+uNmpmoR6Wrx8v25WJCBbLTayjtwY99OWPRsvBS2852tZNbvU26sU4bLdHYAcZ4hbwl5cv0G 0Ik/CA4h/PPNVC9qIn4PagTRza0yAtM1rHX2HrtLyWYdCveFgrzj5yF2nqFMSyx5lsyKHBNEvyeT GBZm5RPt+TJfwK75xWvBeo1D+b0vnlSf7JJnG/S6EMAtouOSv1jixHE5e3VukAy9xqlMHOTAnvv2 IGUZoT66iDzyXfbOhpKWvhjMIo+ukf6fUWC9OPfNfd2ioJApbB3VgRaRB96FnPPnBRJcw249LrFr 74HLf1LumAHL6TH25CpaweEm0nvDJ9wA5VLLh/5Wel5OjB7i2SsWR+KfncDkl9r0kkNjmYQNPmp4 /9iHFw+ekLATf01CPDZHTthUMcGdtRLf0S4xIwGuYG+Mt+RVg/oyg25RetsS3I0lMUUr5FnOPZU4 bjrIpHoowXttgqPi70PdKDIU0sDMmcneXSTv4QcTLjqQ9vI99cugWsYv6sU3OMzg5GZHsh96kq2j hNNZlG0NH+4Ql65zqHtHStLoGpJT7UWjshZjBwDYHc+Hck3Y6hI0ZYsCN/Z1U6BfueNLGqNvmF6d qtjeTKhUXSkfw6Rqg7NQ3P6rXjbD4F0PNyuWv5JoIeIEmiA9JcrE2YkVRlI0zaXkHrQFJ0PHavzW y8tA0DrnGS8pMHJiq2T/jbOjw8mV19cndjX8v5sn+9LsJ4eBNpADUujGrCkEjRz4GZadPKEVSzlM JM/W5bG8NTgmyb+ATInIZr59s7xa664hHtkan4XWiagvGvCn+0SkRsArwosBPvz3Plp8T2S2WswN 8d0loErZTvqj4b2Ipy8RVxLzMAbZPe/kb7LMlHldxgryb7NJbdetQf3JDiQB802fW2IN/Pu6tmmc clC4SraW1z9bwDVcRko/i4b7REkP6fcfXjP402V5ulajJ3dhAMQOarBAZjk/pNoM2Rs/SyvHEG4j 7wfONu4P7ODNNtjROKsM4Q6R++ZXc/MiH0cl2YPodoksg1ytRE49zTEH4vFju6N6acXj2PABgsSp lf3YnWOE8Ft7/2JiFaX8ImzuSABnDpBP0SAOVrBEy9jKxqw14p4SbMsWQ2X3MzhqI3WBVRYr0iVU EYyqOGjl/viiItOxfszIP0fZytTU3ZmwDk72YMjQXuDo6EbX6yo01qj61gL3+x9bjh+5jueQ3T2k v8QdmDwt81wqVIjH2fshBwLZFJ5Ym8+8lzqO1dSCZhEXNnV4w7A+DHNty2P6eQFWvrFxfPJqDJkB nAzBDcnMHl1eJI562YuRcWti7c82w5GRuA0eVxSQ+6EyBGl15xkh2cO+ePvqO91LwqBP97fq4Que EJ6Y7UenXs6PVxZ392zzas+PWREDVgqxV4KpMlycbctCgd2hEnOAcvEH0koWOK/aIK9Ml/ARS8rj LpRPRd7V0XidzQa501ZZkXJRIc2iNemRqzKb9HeFjx7lX3T7q6J+4xD9ldN9W94J7kzccBZIpxV/ llYqd1NSmGcq7fu1nxq254sD/y7jLbr6hyhJy1qBL2BrK2vPdFnlP+9d4bkS0kZYB5AhQo4g7NP7 5VsUg06drBlF7ZaTm9aDL/XOZqIoR6EKDUOQI69EkZ+brXlJ0aHbDewYuwJZfllISsK8pAaQTPlp ut3jkR28XHDm/WLN544jGAoK+sDykZ8mq1id6psumbQLjyD/hoLOC9TAFhRKXr2bUUUyhBMixShX P3V3cI4KOeg9ZeKwtxsoA3sqqq1poRZHpeNlTL9THillDgILDcN3qSYTWDbVA5do4T06pzfAaho/ 6kzrYyBsNdOmMb7zfKFKX6THiCfLxjDfKIaKexI1TDXQwW4EtS2FWkPC2eolx9eo6evUzuww0cWR IZJwW1vBlVt0p/9paW2yBmMYuN+4dTnC2iHk+tsqhPWPUtKVtMOWvHNCb/DMZIk040ou7/o4b2/y LdmsBGYahE9xtCotsTdRA3bdeyYB3Jj9U/UisZIqqWD53ZZ4sobPA4XbfMlRsRyPg6OOQSaB2cZ+ dTxpYA+UcFKfJ9xUL7bkzQwAL4VtHAYfnN4h7qEiXaMeDPOVfk0fPzwMX/q2IVdx67JUZoiSqoRl eOegvSbkX1JHmb78x4vaD04y/MiwtNum080y524K0N99kd2gyYF4QIKPx/FwLqj6IccQr00Rd3+8 Hg+magOvzTH+Jx5FoqIgQJIgS0zaeEij80ScdOThvAnY9DK3ckPqkvT++768dHr+Xd+pFStWkQAj VGZ/WLmH3es4ikqbXnAs058GFXMgp9WJ2pFWROb8axdh8qb+9T2S2bs6CAvJN4rEIH4xIyBN/Oc3 IZj0xtUuA2+GuUC+X7+msHRuT05mPLbIUYzsxTfTPu7cHJSRnzqMNsDvF15OJl1rvq4QBYz5Novu YVXRZB2LBs1h7ifOwXrPmn65JZA7jUCqVHHY0O5MXK3GlyzC8QaX/UNPGnGyiDLLRyexW+52Gark JyXtAGixoIBA1Nj/H7umLp8xarWidwOzQsKMq/IfViUDUHW5FLbqmj4CouBK1u/k7p7cBle0nWOF lkVSkOpK/aebqD3VHUMds0ZaVfu5S8CPzpsAfP5zUNDQuSLenThX65S3GedpP4ZL+kv6YqDo5spy xlco3NdAs4kUc1WvbvMjfAwN0jkxEe7QwTW25k+o4LXiN9VcoMWvP5FH3S7mrYVhdYAjIOd6gM7E WRklQPZ2NdHNSm2uIwg2+R4+mxKGh4/w9GFPgBr0kAaJaSu/6cXsfzMjMcGInq4fXFIozIoJJpX4 4xHGy8LtHJ3BHOJRpp1tjkwpQ+9Q5y4kvGf0P0oIBjXG5wvYqCysKC0wTVAcBsGick3RlAyZLbYx iU+jVQn38Cdy0urPBHGAnpQMbrBIwSZWNUFGOhG6BBp8CisvR7VOwgauZe+tdNBwPQ/hHlHEZun5 lhhLh72yJZDbVkknX0pm6dhyom3Mv9HNInEu54dPjITHO6tTO99QdFuVv0r5dYnSV1P+Og4YkRb1 g7l0LAF7u4LgWFfaw9qF3J6+dywnjRlcTnfs39pJofi46Ltz9KnwXMa7M/dEKVrRYZ2a4UGwCxif MyT+ABQLP69TvEfhuBWtbdiKSv42tP0VzLGPPC49ybOu04JSvUZvfYX7T5523mK107T/UWzSsXnj tQ/gcfgNgm0cK4hmYkGzEmrWhbZfMzPeXFMr4bB6RIE5V2cGmWTV9KaQ8ONbfpQCkYCIl9B2YiBh hFZWzpRc43//chWgRKbhTxqNNczg70TTkhv3TKXEgx7hPPhdHxTaTF7XH8iu26bWux2MJZlsrR35 jO7r4EudU+iNG0E0xO5CJKuFjNcWkLzPm/mF/iQOo1qiKtYqeLmb9mbITHVNJT22zvm4MZcmlK4w On5wlck59Mui6VUr5lpVm1w8AtpouNt9ULKwDyvCck1WwecpUJCeytOFUGRsxC/mCH1eNyBiRx5N Qp2tM74sPmQxDcgGSasjCtGOuNHWMhY8KhBYcw37GdaV1Gf/CPZ0GADUQ5L2fww7h1UlLFL4Wb9h ZZtAExlKrT4pB2dtMD4XtICJRJXpgUpVlE/UjuvYsvL5t1wbS6JJCgfKsGwahMjTUmMFy4n1xfzI bA6UtsFkw3FV/GUWZmjGnvqSYonCSgbx1LI8XIYXf9R12Umi2P9J9fBzGu1zWFhUddS8W4iTjXlT vi4knRQEaB0XFYaQeXCRLSxqCF20b7LUW4w83N31PQ8c8qqDrY9W6MU38VQ9bnRF772mp4gcmIhZ jKfRY2UrrYTlUkr4fTNAZEqfCshbHPH9aIHeewuNxkC149Oy3ckPTNA5zyFUNzyFsG/mIx+D+bt7 dqE+9O23FH3VRB7sf9LjALEovhoEKogDTTzdtBIGjx+dZ8Yg4yeSc1OqShTDkKrJaw7ju5KfIGOI ddUbsYe7fDvaBNusyEbxMOMZ9H9iJ6s+s9OCXlLQ17OIDN/MkmZlvoZ0VU8564KXzFvMIacrE69H BHZS8bCXyYn0lJDYoKpV8cBSTy/EIQbbfAenFtst1E2Ahsc1r/6slUDgCz8DxqeFIqwNn3jc9yFE QvuA/Z01jYM2rI1y4jvrsjbC1K5yZKXWDMh/UxRqluKHWUeijJWJ26WGwl6y7dXIDP/HPHRalwHS m+NAAz3AN5Hm4uUGDu+NpL8u+TaS35DCJ4PUcKY5626TQuWZKHv/l8vmr92epBhkkbug6zLhUjSR wZ9GfdaBNf4LRk+1swnEWts/EcMEBKjkGmzkmwDIwTF2lUTyIJm1GgzPXWWwHOb76f9ReNQkaf3K fx7Zwr886H5EtsHoglUvO8iJ+saoMdW5Ya8F/BsfQsFpRP35rjB7Jv+1SxXezowdMdACfZMOs6a1 ssO/iuTwFMg4jlZhQxRQh80RY1w1cO0/PVN3+2Kwmx5z/NiEetlXZ85Prdd+kWx3jKMY2bpWs0w4 aa3SEvXRWg8I70pT0mMVF1645T67Cb5aIfz6zNuxAmFB+qnDrhFyFJMyYXGOsQiGhY8891e3RMIn 0ykmUJo5Kd/mlHZ29A0c6qaq91lpQvyXD4CExzgSrKQNIhcMDk4ypjXYlTHf9XC9xAIL8h9AsbDS 7nwd3jKpviMBhtnJ/6kDItgFDBzqTfwzNRxXx6Gva4hSqZd2QzZY2ojXh+WGTJqihN8DuO457fTK MhXqBIfuLs6wQ6+PuqwZ27JyaYKVT7nCJ6W5041wwc5IqwKWn8qd1omsvEaUqChcvAoHrLkFqXKu Iom5Ft3xAHRQBkjSHuDi5rbCWjivcQUBwUGdacjW+fTaiXx+3+C3rZ3hbkYAFGIePLGe7lBHXoWc XbqVtdFTF2k4uZ7FksxlKra0z4ZB0hvB6rYQF2wX8UePzzJc4T9y6aq70TlOtvDY/UlJFlDEPPrz Pm6TQcSSxOkcGDmmInngBrKlmQbONBUFnNSGbSgnq9lBLs70sRS7dfTasugtPHy6tWzHnmGuC9oG wPxN6TJBFomeYAVy1UOWjATdfdiRCHto+a8pv3IUiG1FGHNpqfcDJl9vnYsaCpADbmBNpx9N8MVD YMPceMXa/Za8EuHJXl40LycwFGkm5cBjaraYT8TzsuqnHyBhKCB61jT260h9HOOzzY17londeZ4K wyx9Ta5otNg1FWAAhCC1f+A4JZGvu/GuG9NAf8x/wPwV5obeG1ACBB4ee+AiDvMyQDSXpfJb94H5 wNYcXapjDb3csgiqXqe252KrRINQh21VdTlrosQR5TUg3f4Gxxr60JfgXmUdYxzfVSZF/+jH8L0u 1uA7jcRXewjFAnRhJjJJ7GsWxZI5m6AmeqmV9a8ZB23zL89rkJ0CK87Bw17vzCDFVU1AnF+Ce4ES ZCQ4+4Nwfb9ietkNqhQH3JgYD1B4zHauNZFg8xYVKqSfOGBD8gWcohc/Y0yhLKdIFj1l7JjAeFfe 9OlLAYzBL8BB5hisxaCnw2Lf9DBL7gnJNYMZFzQuH0gZhSRv/8iN9X9gq2InqeEKXlK1OavanWNr 24us8PAMKLlsi7F5PGjarNe0gY+5YnloTPH965BimBRjZlSFNIarXiaITQ3fzApmQ4YDn2H3ZETG GdX5l8uL6MslEnkAGmrV7nj9V76TCK0/Oe5+XalPGDna9pFC2bt0bG3wvbyABw13QmvnS0yvFWm9 LLfUD3fybTg7HVzaQtdQOcZQJpvOXHay7lZh7Rtmu9YY6FSGBSufvR16N9ov7nGb7q44ro/q6Ex9 TaCHS/tNrk575psoj4nmac4FrUouCDG0qQjbQjwNcW9tHroAk84H3JVSmIfiCiQ0yAZvAzaKJmeI b+s/6IzstJuHPN/PzKtnAORD9qbaU2QczalUkMJ9LzKdJTsyM2LSX/XGN7IViS57+z0V6U2tMBMc gwEbsaMVnwfIiW0Iln6NCld3NjuL9dwYsj3Wu6Bq4Eyg9iH19E8QnWK6x/XOyWyuZ/iwjrVtZ3s9 jfDwcFb0WUH+Z6m6isxt+SNWoqjABRqbkP1XzWONszmLx3nFPf0WumNrj+nzLvY4A+UvqZyD0u4d kbdU0tIUuDqN3lzFFuBZ3m7yjw3R1kEOwjOf+lPBRIdvlC2TztLp/V+2OGTgVT5X6BsqFkXTG81x iqRuAVH9piYz+SKTZg/rLiljAeAb9b8UGOOtUy6qd7lQHSxHdKVrrlLhflRPLWO/5HrpevJYbIHC MG10miqyw1b3+EbsKsM1ZNpymqc7wFioYBei4CIFMapNXdBXKBJ46mdOKTLDbskZD8Mb7GA6DEAV sYLTdcGTz92+B1C9ynQUIMX4jT2th+1Uou5P4nig+h5sLXQGPlOCpQfHmmFhCp0jLdsrUOetayZI T0MoRRxb6M9YLTbCRbSsL0Slm8bKx+secepgJYZRFH7c1dK2PvNsCSVOY1OymdAJzGoSCITTs2Ii 23cBrmb47qpwXzv8vS2Po4U94d5sLtr5Z/4R0xYr5TeUZRwBVBN3CPg7FnwR889Ka70j65Bs/Ph7 Vuu1gSEcV9L3HG4QNDAeF2Npxc6Hqv5XVn8XhAhDQycSYNY0rr40PpHjhw6HkMsHaGheaHG6IBXw 27Er3U4zJFNiMX/cBEkYONEB8kNXoPiXjpvNCgQuJ19r2a5dsi5YJvjI0MTURFBxSKD0BbGKjcr2 Mfu8aAGvJy5WBSetOR8Z8RywjXmcPwZd58Cs347+WiBW9DXR0XIoKHOh9bh48iJhRezBKFqu+NCX dTrRMicC+PYFmnwmHTGCQaQ7R3mLm4WFAVBSoOgs4oj9USuDljeOnjpPKAWyvdDo2H1q/Va3B5Ok ZkG18xJV75xwmWyf+KYsVIY7suWjC+65Qi0XAE+e11g/haOirc/qRSSRjx6ExnjM2MhZnx6d5Pxo kpUK+bDzVCfQ9coBpN04duT+Bii5i/0HLAeP4oJ4iBDrqFUEnVfJaWXpJmHd0PrrQqjl+Mgouw9w NCFpVw/DwpH4nI4uuRodVIJ+GtrDqrLpbSThqTQWuvLhO++8nMGC0BxwVfPsVwAzeI+/gXgr7NI+ A/7GA7KkdGt0RAlUzlFL4I7+A9PXFGoHR/NIs0RsWV8HpdQdhmGXwAW2ojEx3YWGFyVVlJJEPrMf gFTpKdJp/v9A0vp+cGsLTdZFfOzf9IoEvxvAlMFomgjtDi2Zo2NgClVUCQIyjM3CwMl9wEujENmm vhvu+gQDhHulRF5mx8KZeW4KrxdUB4xbJpIruqy20XQm/evSwrH1669zf2+u41OqIc9t2Tuq2ERX LOfindV+MlvdAURrczPstjhLNkaVj/4kagiYRARA11zoOEcLn67qLfnMYklbttcyRm1fikciSJwC yopZeboEO60CeYq2UHNBz6wvat/NMOlM5m8pllmfoY8VRIDNgq8ihK24xchDab3rI72hSnaTi+C9 8prhC+fyhFmQe2i26vTVxeXnImZvOsw2nO9ZHRKgkJmvXmLg9z2PEMxnn92i/ihQyPYlnm9yGQAZ d3Jh98mEtQxkbwoL7mdCBdZM3deF9s6Neyz5UlSDsdv8CImzEOUpzQ83Zg2T2/nKRATq/rqkjs3j EncejO371acQUfyiVFsuGz6RUmY0a6LjJ7W8e0l3w77uJ3xIoQzEjJIvgv3653OkQPCIP9g1MwUW AOexF3AIR5fW9hLw7SJ6d8iap7wX2mvv5hawOC24axRuOw2zHdJAhzBMWbiT+kXZICrA6Ke/AcE4 ThAPFttdcKB51ldLmjqKe8d9ph1qTVARQP/5MvxZelclwqg9nPbulyQ9+jyBIvyCi1vAdMH7zzc2 wS4WRPEGARjoiTZasPkUuTUCin3WPOLiaz0rtWMLn9P5wH3So/Sc1zRZ3wigf+A0J+a2Rlh1Cyna ko3uEw+hGbvtbP2eKNBdxxaEYXZK7ahyoSFH1vch/WwX3VG7vFQmkBa+bPGUT5PKTy1QEV9LD5+C LqZxHXGUrnnbNJ/hMPP4BHShR/WPpRkNS5KYDQrCNfZWOQ9WG9nWgh8QWlaQAr2mRttz3jLT3SbI EZRjNSWY5ruZTeoK0EirLezOFK3KpFsgRZClWxFXZnOJLWXEUOT9eRkfLbAJxBydtbpnqq9l2v7Y 71DDHObX+m6KbjKx3FYpFXPb531LEaZha15YonCGycUKnAc4K4kWFVsGCvnZC0/6P48cNP/LjBix FAOhKZ9lK4dBnOAF2gS9NDqQkUv8DlAEIXSXmPSPEjiuy4vcBISKS3o9mpyh/MJE1LRC6Cje8dPq WEei83JYYZgUkkN6s2nfhDMzlfFmioxiacnsIL2dfx6XpOiHG7HpEzlFJdHYzoasR0aGN0K3rHTM FBjp5yD3lEPJ2J37G54ejd3auKkaoKkw5MYFLyam2V1bvvETiyRuvDb94WvDfCswvRTc96w+uTaK tt2a3gtKZcvMS7Tdf1hzd0PCRB4V326cKKY7rW44/pjzNigU8Vl1AjpqqRXUwmqq3dlsk4rdDM5G MybMWijfQZWZlhiw6jn/oNn6U4SjYTUOZ5s5o6QVKxQ5aPQt6B8+ssDE33/kDaGtbVVisPSPdrMg 3PZGJREVWJH/zWnxFaNklyHchrk4SLRXN4tacs8vKchZ1VhjdiR4QoPAZG7yvAtVDXEvY2sgqjuD lEBkgb2N9zFTFxROOkkwJZewUdGjnXKIdaxP27dC1Isc5q3gUt8pl4beQkvtT5XnttyHIXHcB1XM GY6G5tkHalSTIWzwqME4bow9teEWaTqHlXjSpcKsBn5rwNyJmDWrq0jWol1vPbE1lmVvEl71sX21 WVUwcp6MgNnfBcsjhzUYgr3Zs3HAVw4gWQ4WJJclbbPUwtN6+ngM9jgZMUJIJafsNYwIh5iFnZAC igxTtz7iffKO6Ya07HlXiM81/o/zlWYuBxAx10jKORv7Q7wGSeXEo7ZXnH9HrekPYEp/GaSEfp3g TaVc5phZ/1dFw4cXXkhDFzRwFlK6pieFLD8ZUdC/SH+ABIhI/yMzDzz727VDViE/Lyy9OHTJDy6M QqbW3IZTnDl7pVY1Pa6pXRMJlQiLfOAI22G9KRHBtDp5oNznCvewe7a94s8/EcsP9XFnFRgptms/ lhMFOjQQscX8bFzfGMQARavpIsvR+ftEh1FHQW0D0gGhzo+lGEkjfBaCVa45T06VUCu1k1+FzMvw w9lIe2x3O+O4tYWqHrJUOCcMeQRSLp/XDh1CtifY6Geo8MJn3die0qYLYGillW9+0sasKu5Y+ZEF L+chMqpEtbATK7h5T5DdrmoQl90oSs+8vLJ9pHKYKlk1y9CzXLOLMne1RU2laEddvxdsAD5Y0fnt IL+FY9n3/0aGLun+C2aF4bCwDdxcyb57pT5IKxhSqKHlKrDKuY4C0eobIhcYViX/UQlPeQAjjYfd HYrX+VqfVVYHfK4m4YparXo5PHVz+a0bRecs81QCUh2PBugABgKXSarqQeCUw+nzBmUwaMjAKjmU ukSH7dfXVgYMVWEVMPuNRKTnjmPDiHa6LXMd7tB0aKG4GBE28A/t720BYxR3uiQ93yCJrSOQSxhr jUwC5uMsLtoh30kk63Z9udJyjPByslIPNDeQM8XM6LzdaMZY296oq072LB3N3wwAa4W6idFD2lkL pXZquD94n6AfrgmSlfbiaUso7+2yrUHjVxjCOXOEvDcKV7eCXmwVU2s/D4KegkFLpUKAltm6UkB6 yEUIbaqjE1hVVdT/l9EFETCk5UV8eIv7fuCleKEjknRj+fCoIsTIGej0c6fxbjBg5b6PG/SENjiY PL9r19E7zYow1OOFZscswAqUNiXCAgEYx8q4TRMOBinbsM6X9Nx9sAmooF+UfGYgcN/kw0tHaode JTsT5xpjNsHnU4ohpi5JSnRj9wZcAITqucUhoPP/UiBLuT3jd9w9lFQb/rKmu5rjnDgmZrPqYZ92 orlpLXhC5jNA5i/LiiRAWAQBQtEPF4nBhzkBbp29Yqf6UvKvU/nGCPc+WoGfmiQV3eyurQVDcmBT GJ9USHq1B/K1QKWKsYcq6um6aQxDhaqHta4Nmd4eBb198A54ZoJgAQu0lH4L+8TyiJtSAHjOGNvV oHsV4huGNl0nedWjzwobd5ewHK30jV3yqy4QL5aOWwysA/9LejZwJ/O0xSQg1mzgDUo602XgQyLA 6qOAQ4f90vrrOSnIoytbIivBHQS71hViJ8awfhqd2zNpe6awLIQCvLgBZOCU9Q1yVKUoXMznk64K CISAt6kk7pnCknt7nkv3EZgeJddE98P51ZoYJLmcftqPOdLS+aht+ROzt04CA5BxTW/zfVN9NH1U eIf6/5ZzcEJKULpeNyTaRvRqX+N8MZqX22i3NjYQB3pL654FiVm1Ud/7P+vUbx2oBjwV93OOtAMy lwbYxUGhi1OfDPVQk0NUp9vHkiFUokOzTHx5rweZvPNRyCoWhn1x2AbmRgBX3YcKoaG3Yc4JyiVB SwQ+2vBBABWNM6l3NKH0DU4Fl7xoQBlkhlYVmMtVfR5fz4MoncfdfrDOUszM/OT+aB2h9fmzfDht yaZrETuh3AkH7RyZE740ZRojpyB/ELPHAk6TgfTFHylA4pI6I45dJQTUTlqjgeM+wZfbA0ZAIncR CS3LbXasVegDPoTYLg8AbAAEVks+zcCk/Qf5KFKrTMDMdfkE0dLNaEhGSZtIiGtqjKWYsMYOPt7Y DWmtbOUKw99T2yGK+VzbJDhu9rJR5yAZw/Wx2zzTYn1pwFzOR5Pi1HJKf0bTS3PQEvQufOaM52Mz Y5Et7/n/2ingJ3/M9HEP/TVW3SSJ1BYwBeObZTpn1EwEsMPaflwfs4ynABvX6AFLPQIiYRLaM46D rib4peBJHIikG03GMRiM/S397L9+gFHXMke4VjiTSlAn5bCC3rSJL4J69joRfNOOcS9MS3ovne5C xtAYiHeAEFmRF2XJFI1hJLNeDepy9peKRA8dNsbe/uPNslTdZ13eEvaSwGVr8By1CBpQCkQAFur0 5OOvsdzowytVeq05sJeOj9EyU/BhfKKjgby2fS5wNAONlQ4fPQcf16no2bV5cqPfK5s33y5/rGYd J1BzuzYuGM5E9aifbW5nXKm4KbbxFETUvwJKXCs12NCR6IXxgTkNz8TEKORaqAQbOm7ayrNwcFuY czks1EP74b/jaaMtONdJVg6nU2WI78CRbByEz3/hoxg5D6UoP1M8dobBjOj3i7atiS0sh5OcVl3R bWrG83mLIOycBvob2SCZuYjxe9aCnVdcpkQbx35XKeqeNW+G7APVHYuf3rHozeROr2S5/RT8wQcs /C8GcAmg6S6hwFyVp2A7Oq3M140x2kOunVKVftsBFeYtZugqKUjY9VLfB+6NM9C8DWHCq6nyS72X L9eqL31kTWMyU9u/v1G8id1hZfUksEwJ/xXZiC1MGiWmFkBGh1r9dRVykduwljNQSm7A0NSQWR4/ ixOmtPPvCX5ZqJnJpNN23bMQR6Qo7LSNb6sPCFozqN6KqXvLlVZ2LSC/6LWGlWj7OqK5lw8EUUPo gZA23+DlBH04vAwwDKFoQBIZgRHx201C1D34kQrkswPe51MkuCppUVsWBhSbVatR758Vm2/uNBsa m4EKiXI6JBJ63R5F9mdQsDJweG730d5TFAf2l658z1kAvHOmKstir5BwN60VRLpwXgB9EkRZSGF2 TngAZe354q7jscKttxGo74gcIQvVSBS3/qSc4Eg5eik8seGrucN4FQOH+xf1WeGZIGz7dBNOz6ub 5uDCG6Vyu7Ytu5f4MzMYUigEtsT4ow0uOu6nxVvZwtimTxrd0qQ0UJM/8fpSzuTlg2uf5Bzgdlzy zioD4o/uNyDqjpSYYLGGM59WhPTZm2+Q2H07FiQW16BZrz/iCTIcXSE4WTPS4NfyzSCtRzfFLe3T 4qYeCAVWzIOJi7RZOdrSvw0LDhYh5caMlnVy8m8Jonnf1KtuldEkXX3lh7GhBGXrA+qeqXZFTIqN NWJwbrdl4jiwn4q3wnOmKqBVhTykBzG0AnKICJSryesWP0cDLu5GIG6iBgTdcBpqcSAQCFj7P2tq +ou0o35tNO37mPJyn9zl1oxUtGejxcaBoHT9hPfNfP7XzMI4LuU1HyOB+iFM/B8Rz3B+P8APqDDs tIabUSfWXI9vcc+cDGNqDaTMzM/JoZF4Fh56cGvfWo8fZPcGeb/kOG8rmNOGUGewTS+C++fEkMSk 1tAWZwQmy8R45j+haZqdvCI/z7J6rn9AqPj31n2yL0w5 `protect end_protected
gpl-3.0
8dcf4170409949e184cb10d73ee84db0
0.937906
1.871059
false
false
false
false
jairov4/accel-oil
impl/impl_test_single/simulation/behavioral/system_lmb_bram_wrapper.vhd
1
2,663
------------------------------------------------------------------------------- -- system_lmb_bram_wrapper.vhd ------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; library lmb_bram_elaborate_v1_00_a; use lmb_bram_elaborate_v1_00_a.all; entity system_lmb_bram_wrapper is port ( BRAM_Rst_A : in std_logic; BRAM_Clk_A : in std_logic; BRAM_EN_A : in std_logic; BRAM_WEN_A : in std_logic_vector(0 to 3); BRAM_Addr_A : in std_logic_vector(0 to 31); BRAM_Din_A : out std_logic_vector(0 to 31); BRAM_Dout_A : in std_logic_vector(0 to 31); BRAM_Rst_B : in std_logic; BRAM_Clk_B : in std_logic; BRAM_EN_B : in std_logic; BRAM_WEN_B : in std_logic_vector(0 to 3); BRAM_Addr_B : in std_logic_vector(0 to 31); BRAM_Din_B : out std_logic_vector(0 to 31); BRAM_Dout_B : in std_logic_vector(0 to 31) ); end system_lmb_bram_wrapper; architecture STRUCTURE of system_lmb_bram_wrapper is component lmb_bram_elaborate is generic ( C_MEMSIZE : integer; C_PORT_DWIDTH : integer; C_PORT_AWIDTH : integer; C_NUM_WE : integer; C_FAMILY : string ); port ( BRAM_Rst_A : in std_logic; BRAM_Clk_A : in std_logic; BRAM_EN_A : in std_logic; BRAM_WEN_A : in std_logic_vector(0 to C_NUM_WE-1); BRAM_Addr_A : in std_logic_vector(0 to C_PORT_AWIDTH-1); BRAM_Din_A : out std_logic_vector(0 to C_PORT_DWIDTH-1); BRAM_Dout_A : in std_logic_vector(0 to C_PORT_DWIDTH-1); BRAM_Rst_B : in std_logic; BRAM_Clk_B : in std_logic; BRAM_EN_B : in std_logic; BRAM_WEN_B : in std_logic_vector(0 to C_NUM_WE-1); BRAM_Addr_B : in std_logic_vector(0 to C_PORT_AWIDTH-1); BRAM_Din_B : out std_logic_vector(0 to C_PORT_DWIDTH-1); BRAM_Dout_B : in std_logic_vector(0 to C_PORT_DWIDTH-1) ); end component; begin lmb_bram : lmb_bram_elaborate generic map ( C_MEMSIZE => 16#4000#, C_PORT_DWIDTH => 32, C_PORT_AWIDTH => 32, C_NUM_WE => 4, C_FAMILY => "virtex5" ) port map ( BRAM_Rst_A => BRAM_Rst_A, BRAM_Clk_A => BRAM_Clk_A, BRAM_EN_A => BRAM_EN_A, BRAM_WEN_A => BRAM_WEN_A, BRAM_Addr_A => BRAM_Addr_A, BRAM_Din_A => BRAM_Din_A, BRAM_Dout_A => BRAM_Dout_A, BRAM_Rst_B => BRAM_Rst_B, BRAM_Clk_B => BRAM_Clk_B, BRAM_EN_B => BRAM_EN_B, BRAM_WEN_B => BRAM_WEN_B, BRAM_Addr_B => BRAM_Addr_B, BRAM_Din_B => BRAM_Din_B, BRAM_Dout_B => BRAM_Dout_B ); end architecture STRUCTURE;
lgpl-3.0
3f4e565776ae270caa7fe8c5ccd6ed3c
0.558768
2.910383
false
false
false
false
wsoltys/AtomFpga
src/T6502/T65.vhd
1
21,011
-- **** -- T65(b) core. In an effort to merge and maintain bug fixes .... -- -- -- Ver 301 more merging -- Ver 300 Bugfixes by ehenciak added, started tidyup *bust* -- MikeJ March 2005 -- Latest version from www.fpgaarcade.com (original www.opencores.org) -- -- **** -- -- 65xx compatible microprocessor core -- -- Version : 0246 -- -- Copyright (c) 2002 Daniel Wallner ([email protected]) -- -- All rights reserved -- -- Redistribution and use in source and synthezised forms, with or without -- modification, are permitted provided that the following conditions are met: -- -- Redistributions of source code must retain the above copyright notice, -- this list of conditions and the following disclaimer. -- -- Redistributions in synthesized form must reproduce the above copyright -- notice, this list of conditions and the following disclaimer in the -- documentation and/or other materials provided with the distribution. -- -- Neither the name of the author nor the names of other contributors may -- be used to endorse or promote products derived from this software without -- specific prior written permission. -- -- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" -- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, -- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR -- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE -- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR -- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF -- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS -- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN -- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) -- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE -- POSSIBILITY OF SUCH DAMAGE. -- -- Please report bugs to the author, but before you do so, please -- make sure that this is not a derivative work and that -- you have the latest version of this file. -- -- The latest version of this file can be found at: -- http://www.opencores.org/cvsweb.shtml/t65/ -- -- Limitations : -- -- 65C02 and 65C816 modes are incomplete -- Undocumented instructions are not supported -- Some interface signals behaves incorrect -- -- File history : -- -- 0246 : First release -- library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all; use work.T65_Pack.all; -- ehenciak 2-23-2005 : Added the enable signal so that one doesn't have to use -- the ready signal to limit the CPU. entity T65 is port( Mode : in std_logic_vector(1 downto 0); -- "00" => 6502, "01" => 65C02, "10" => 65C816 Res_n : in std_logic; Enable : in std_logic; Clk : in std_logic; Rdy : in std_logic; Abort_n : in std_logic; IRQ_n : in std_logic; NMI_n : in std_logic; SO_n : in std_logic; R_W_n : out std_logic; Sync : out std_logic; EF : out std_logic; MF : out std_logic; XF : out std_logic; ML_n : out std_logic; VP_n : out std_logic; VDA : out std_logic; VPA : out std_logic; A : out std_logic_vector(23 downto 0); DI : in std_logic_vector(7 downto 0); DO : out std_logic_vector(7 downto 0) ); end T65; architecture rtl of T65 is -- Registers signal ABC, X, Y, D : std_logic_vector(15 downto 0); signal P, AD, DL : std_logic_vector(7 downto 0) := x"00"; signal BAH : std_logic_vector(7 downto 0); signal BAL : std_logic_vector(8 downto 0); signal PBR : std_logic_vector(7 downto 0); signal DBR : std_logic_vector(7 downto 0); signal PC : unsigned(15 downto 0); signal S : unsigned(15 downto 0); signal EF_i : std_logic; signal MF_i : std_logic; signal XF_i : std_logic; signal IR : std_logic_vector(7 downto 0); signal MCycle : std_logic_vector(2 downto 0); signal Mode_r : std_logic_vector(1 downto 0); signal ALU_Op_r : std_logic_vector(3 downto 0); signal Write_Data_r : std_logic_vector(2 downto 0); signal Set_Addr_To_r : std_logic_vector(1 downto 0); signal PCAdder : unsigned(8 downto 0); signal RstCycle : std_logic; signal IRQCycle : std_logic; signal NMICycle : std_logic; signal B_o : std_logic; signal SO_n_o : std_logic; signal IRQ_n_o : std_logic; signal NMI_n_o : std_logic; signal NMIAct : std_logic; signal Break : std_logic; -- ALU signals signal BusA : std_logic_vector(7 downto 0); signal BusA_r : std_logic_vector(7 downto 0); signal BusB : std_logic_vector(7 downto 0); signal ALU_Q : std_logic_vector(7 downto 0); signal P_Out : std_logic_vector(7 downto 0); -- Micro code outputs signal LCycle : std_logic_vector(2 downto 0); signal ALU_Op : std_logic_vector(3 downto 0); signal Set_BusA_To : std_logic_vector(2 downto 0); signal Set_Addr_To : std_logic_vector(1 downto 0); signal Write_Data : std_logic_vector(2 downto 0); signal Jump : std_logic_vector(1 downto 0); signal BAAdd : std_logic_vector(1 downto 0); signal BreakAtNA : std_logic; signal ADAdd : std_logic; signal AddY : std_logic; signal PCAdd : std_logic; signal Inc_S : std_logic; signal Dec_S : std_logic; signal LDA : std_logic; signal LDP : std_logic; signal LDX : std_logic; signal LDY : std_logic; signal LDS : std_logic; signal LDDI : std_logic; signal LDALU : std_logic; signal LDAD : std_logic; signal LDBAL : std_logic; signal LDBAH : std_logic; signal SaveP : std_logic; signal Write : std_logic; signal really_rdy : std_logic; signal R_W_n_i : std_logic; begin -- ehenciak : gate Rdy with read/write to make an "OK, it's -- really OK to stop the processor now if Rdy is -- deasserted" signal really_rdy <= Rdy or not(R_W_n_i); -- ehenciak : Drive R_W_n_i off chip. R_W_n <= R_W_n_i; Sync <= '1' when MCycle = "000" else '0'; EF <= EF_i; MF <= MF_i; XF <= XF_i; ML_n <= '0' when IR(7 downto 6) /= "10" and IR(2 downto 1) = "11" and MCycle(2 downto 1) /= "00" else '1'; VP_n <= '0' when IRQCycle = '1' and (MCycle = "101" or MCycle = "110") else '1'; VDA <= '1' when Set_Addr_To_r /= "00" else '0'; -- Incorrect !!!!!!!!!!!! VPA <= '1' when Jump(1) = '0' else '0'; -- Incorrect !!!!!!!!!!!! mcode : T65_MCode port map( Mode => Mode_r, IR => IR, MCycle => MCycle, P => P, LCycle => LCycle, ALU_Op => ALU_Op, Set_BusA_To => Set_BusA_To, Set_Addr_To => Set_Addr_To, Write_Data => Write_Data, Jump => Jump, BAAdd => BAAdd, BreakAtNA => BreakAtNA, ADAdd => ADAdd, AddY => AddY, PCAdd => PCAdd, Inc_S => Inc_S, Dec_S => Dec_S, LDA => LDA, LDP => LDP, LDX => LDX, LDY => LDY, LDS => LDS, LDDI => LDDI, LDALU => LDALU, LDAD => LDAD, LDBAL => LDBAL, LDBAH => LDBAH, SaveP => SaveP, Write => Write ); alu : T65_ALU port map( Mode => Mode_r, Op => ALU_Op_r, BusA => BusA_r, BusB => BusB, P_In => P, P_Out => P_Out, Q => ALU_Q ); process (Res_n, Clk) begin if Res_n = '0' then PC <= (others => '0'); -- Program Counter IR <= "00000000"; S <= (others => '0'); -- Dummy !!!!!!!!!!!!!!!!!!!!! D <= (others => '0'); PBR <= (others => '0'); DBR <= (others => '0'); Mode_r <= (others => '0'); ALU_Op_r <= "1100"; Write_Data_r <= "000"; Set_Addr_To_r <= "00"; R_W_n_i <= '1'; EF_i <= '1'; MF_i <= '1'; XF_i <= '1'; elsif Clk'event and Clk = '1' then if (Enable = '1') then if (really_rdy = '1') then R_W_n_i <= not Write or RstCycle; D <= (others => '1'); -- Dummy PBR <= (others => '1'); -- Dummy DBR <= (others => '1'); -- Dummy EF_i <= '0'; -- Dummy MF_i <= '0'; -- Dummy XF_i <= '0'; -- Dummy if MCycle = "000" then Mode_r <= Mode; if IRQCycle = '0' and NMICycle = '0' then PC <= PC + 1; end if; if IRQCycle = '1' or NMICycle = '1' then IR <= "00000000"; else IR <= DI; end if; end if; ALU_Op_r <= ALU_Op; Write_Data_r <= Write_Data; if Break = '1' then Set_Addr_To_r <= "00"; else Set_Addr_To_r <= Set_Addr_To; end if; if Inc_S = '1' then S <= S + 1; end if; if Dec_S = '1' and RstCycle = '0' then S <= S - 1; end if; if LDS = '1' then S(7 downto 0) <= unsigned(ALU_Q); end if; if IR = "00000000" and MCycle = "001" and IRQCycle = '0' and NMICycle = '0' then PC <= PC + 1; end if; -- -- jump control logic -- case Jump is when "01" => PC <= PC + 1; when "10" => PC <= unsigned(DI & DL); when "11" => if PCAdder(8) = '1' then if DL(7) = '0' then PC(15 downto 8) <= PC(15 downto 8) + 1; else PC(15 downto 8) <= PC(15 downto 8) - 1; end if; end if; PC(7 downto 0) <= PCAdder(7 downto 0); when others => null; end case; end if; end if; end if; end process; PCAdder <= resize(PC(7 downto 0), 9) + resize(unsigned(DL(7) & DL), 9) when PCAdd = '1' else "0" & PC(7 downto 0); process (Clk) begin if Clk'event and Clk = '1' then if (Enable = '1') then if (really_rdy = '1') then if MCycle = "000" then if LDA = '1' then ABC(7 downto 0) <= ALU_Q; end if; if LDX = '1' then X(7 downto 0) <= ALU_Q; end if; if LDY = '1' then Y(7 downto 0) <= ALU_Q; end if; if (LDA or LDX or LDY) = '1' then P <= P_Out; end if; end if; if SaveP = '1' then P <= P_Out; end if; if LDP = '1' then P <= ALU_Q; end if; if IR(4 downto 0) = "11000" then case IR(7 downto 5) is when "000" => P(Flag_C) <= '0'; when "001" => P(Flag_C) <= '1'; when "010" => P(Flag_I) <= '0'; when "011" => P(Flag_I) <= '1'; when "101" => P(Flag_V) <= '0'; when "110" => P(Flag_D) <= '0'; when "111" => P(Flag_D) <= '1'; when others => end case; end if; --if IR = "00000000" and MCycle = "011" and RstCycle = '0' and NMICycle = '0' and IRQCycle = '0' then -- P(Flag_B) <= '1'; --end if; --if IR = "00000000" and MCycle = "100" and RstCycle = '0' and (NMICycle = '1' or IRQCycle = '1') then -- P(Flag_I) <= '1'; -- P(Flag_B) <= B_o; --end if; -- B=1 always on the 6502 P(Flag_B) <= '1'; if IR = "00000000" and RstCycle = '0' and (NMICycle = '1' or IRQCycle = '1') then if MCycle = "011" then -- B=0 in *copy* of P pushed onto the stack P(Flag_B) <= '0'; elsif MCycle = "100" then P(Flag_I) <= '1'; end if; end if; if SO_n_o = '1' and SO_n = '0' then P(Flag_V) <= '1'; end if; if RstCycle = '1' and Mode_r /= "00" then P(Flag_1) <= '1'; P(Flag_D) <= '0'; P(Flag_I) <= '1'; end if; P(Flag_1) <= '1'; B_o <= P(Flag_B); SO_n_o <= SO_n; IRQ_n_o <= IRQ_n; NMI_n_o <= NMI_n; end if; end if; end if; end process; --------------------------------------------------------------------------- -- -- Buses -- --------------------------------------------------------------------------- process (Res_n, Clk) begin if Res_n = '0' then BusA_r <= (others => '0'); BusB <= (others => '0'); AD <= (others => '0'); BAL <= (others => '0'); BAH <= (others => '0'); DL <= (others => '0'); elsif Clk'event and Clk = '1' then if (Enable = '1') then if (Rdy = '1') then BusA_r <= BusA; BusB <= DI; case BAAdd is when "01" => -- BA Inc AD <= std_logic_vector(unsigned(AD) + 1); BAL <= std_logic_vector(unsigned(BAL) + 1); when "10" => -- BA Add BAL <= std_logic_vector(resize(unsigned(BAL(7 downto 0)), 9) + resize(unsigned(BusA), 9)); when "11" => -- BA Adj if BAL(8) = '1' then BAH <= std_logic_vector(unsigned(BAH) + 1); end if; when others => end case; -- ehenciak : modified to use Y register as well (bugfix) if ADAdd = '1' then if (AddY = '1') then AD <= std_logic_vector(unsigned(AD) + unsigned(Y(7 downto 0))); else AD <= std_logic_vector(unsigned(AD) + unsigned(X(7 downto 0))); end if; end if; if IR = "00000000" then BAL <= (others => '1'); BAH <= (others => '1'); if RstCycle = '1' then BAL(2 downto 0) <= "100"; elsif NMICycle = '1' then BAL(2 downto 0) <= "010"; else BAL(2 downto 0) <= "110"; end if; if Set_addr_To_r = "11" then BAL(0) <= '1'; end if; end if; if LDDI = '1' then DL <= DI; end if; if LDALU = '1' then DL <= ALU_Q; end if; if LDAD = '1' then AD <= DI; end if; if LDBAL = '1' then BAL(7 downto 0) <= DI; end if; if LDBAH = '1' then BAH <= DI; end if; end if; end if; end if; end process; Break <= (BreakAtNA and not BAL(8)) or (PCAdd and not PCAdder(8)); with Set_BusA_To select BusA <= DI when "000", ABC(7 downto 0) when "001", X(7 downto 0) when "010", Y(7 downto 0) when "011", std_logic_vector(S(7 downto 0)) when "100", P when "101", (others => '-') when others; with Set_Addr_To_r select A <= "0000000000000001" & std_logic_vector(S(7 downto 0)) when "01", DBR & "00000000" & AD when "10", "00000000" & BAH & BAL(7 downto 0) when "11", PBR & std_logic_vector(PC(15 downto 8)) & std_logic_vector(PCAdder(7 downto 0)) when others; with Write_Data_r select DO <= DL when "000", ABC(7 downto 0) when "001", X(7 downto 0) when "010", Y(7 downto 0) when "011", std_logic_vector(S(7 downto 0)) when "100", P when "101", std_logic_vector(PC(7 downto 0)) when "110", std_logic_vector(PC(15 downto 8)) when others; ------------------------------------------------------------------------- -- -- Main state machine -- ------------------------------------------------------------------------- process (Res_n, Clk) begin if Res_n = '0' then MCycle <= "001"; RstCycle <= '1'; IRQCycle <= '0'; NMICycle <= '0'; NMIAct <= '0'; elsif Clk'event and Clk = '1' then if (Enable = '1') then if (really_rdy = '1') then if MCycle = LCycle or Break = '1' then MCycle <= "000"; RstCycle <= '0'; IRQCycle <= '0'; NMICycle <= '0'; if NMIAct = '1' then NMICycle <= '1'; elsif IRQ_n_o = '0' and P(Flag_I) = '0' then IRQCycle <= '1'; end if; else MCycle <= std_logic_vector(unsigned(MCycle) + 1); end if; if NMICycle = '1' then NMIAct <= '0'; end if; if NMI_n_o = '1' and NMI_n = '0' then NMIAct <= '1'; end if; end if; end if; end if; end process; end;
apache-2.0
d5611ab34d1e97f97ea58530e03ca50e
0.389367
4.274873
false
false
false
false
jairov4/accel-oil
solution_virtex5_plb/syn/vhdl/nfa_accept_samples_generic_hw_start_indices.vhd
1
3,257
-- ============================================================== -- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC -- Version: 2014.1 -- Copyright (C) 2014 Xilinx Inc. All rights reserved. -- -- ============================================================== -- library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity nfa_accept_samples_generic_hw_start_indices_ram is generic( mem_type : string := "distributed"; dwidth : integer := 32; awidth : integer := 4; mem_size : integer := 16 ); port ( addr0 : in std_logic_vector(awidth-1 downto 0); ce0 : in std_logic; d0 : in std_logic_vector(dwidth-1 downto 0); we0 : in std_logic; q0 : out std_logic_vector(dwidth-1 downto 0); clk : in std_logic ); end entity; architecture rtl of nfa_accept_samples_generic_hw_start_indices_ram is signal addr0_tmp : std_logic_vector(awidth-1 downto 0); type mem_array is array (0 to mem_size-1) of std_logic_vector (dwidth-1 downto 0); shared variable ram : mem_array; attribute syn_ramstyle : string; attribute syn_ramstyle of ram : variable is "select_ram"; attribute ram_style : string; attribute ram_style of ram : variable is mem_type; attribute EQUIVALENT_REGISTER_REMOVAL : string; begin memory_access_guard_0: process (addr0) begin addr0_tmp <= addr0; --synthesis translate_off if (CONV_INTEGER(addr0) > mem_size-1) then addr0_tmp <= (others => '0'); else addr0_tmp <= addr0; end if; --synthesis translate_on end process; p_memory_access_0: process (clk) begin if (clk'event and clk = '1') then if (ce0 = '1') then if (we0 = '1') then ram(CONV_INTEGER(addr0_tmp)) := d0; end if; q0 <= ram(CONV_INTEGER(addr0_tmp)); end if; end if; end process; end rtl; Library IEEE; use IEEE.std_logic_1164.all; entity nfa_accept_samples_generic_hw_start_indices is generic ( DataWidth : INTEGER := 32; AddressRange : INTEGER := 16; AddressWidth : INTEGER := 4); port ( reset : IN STD_LOGIC; clk : IN STD_LOGIC; address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0); ce0 : IN STD_LOGIC; we0 : IN STD_LOGIC; d0 : IN STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0); q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0)); end entity; architecture arch of nfa_accept_samples_generic_hw_start_indices is component nfa_accept_samples_generic_hw_start_indices_ram is port ( clk : IN STD_LOGIC; addr0 : IN STD_LOGIC_VECTOR; ce0 : IN STD_LOGIC; d0 : IN STD_LOGIC_VECTOR; we0 : IN STD_LOGIC; q0 : OUT STD_LOGIC_VECTOR); end component; begin nfa_accept_samples_generic_hw_start_indices_ram_U : component nfa_accept_samples_generic_hw_start_indices_ram port map ( clk => clk, addr0 => address0, ce0 => ce0, d0 => d0, we0 => we0, q0 => q0); end architecture;
lgpl-3.0
4585fff4a0c6f872b00d345fd3fad37a
0.561253
3.555677
false
false
false
false
grwlf/vsim
vhdl_ct/ct00593.vhd
1
2,950
-- NEED RESULT: ARCH00593: Resolution functions may appear in subtype indications used in signal and non-signal declaration passed ------------------------------------------------------------------------------- -- -- Copyright (c) 1989 by Intermetrics, Inc. -- All rights reserved. -- ------------------------------------------------------------------------------- -- -- TEST NAME: -- -- CT00593 -- -- AUTHOR: -- -- A. Wilmot -- -- TEST OBJECTIVES: -- -- 4.2 (1) -- -- DESIGN UNIT ORDERING: -- -- E00000(ARCH00593) -- ENT00593_Test_Bench(ARCH00593_Test_Bench) -- -- REVISION HISTORY: -- -- 26-AUG-1987 - initial revision -- -- NOTES: -- -- self-checking -- use WORK.STANDARD_TYPES.all ; architecture ARCH00593 of E00000 is subtype rst_integer is bf_integer integer ; signal s_integer : bf_integer integer := c_integer_1; subtype rst_arr1 is bf_arr1 t_arr1 (lowb to highb) ; signal s_arr1 : rst_arr1 := c_st_arr1_1; subtype rst_rec2 is bf_rec2 st_rec2 ; signal s_rec2 : rst_rec2 := c_t_rec2_1; signal toggle : boolean := false ; begin process variable v_integer : bf_integer integer := 1 ; variable v_arr1 : rst_arr1 ; variable v_rec2 : rst_rec2 ; begin v_integer := v_integer + 1 ; s_integer <= v_integer ; for i in lowb to highb loop v_arr1(i) := st_int1 ( i + 10) ; end loop ; s_arr1 <= v_arr1(lowb to highb) ; v_rec2 := (true, (1, 10 ns, false, 1.0), 2 fs) ; s_rec2 <= v_rec2 ; toggle <= true ; wait ; end process ; process variable v_integer : rst_integer := 2 ; variable v_arr1 : bf_arr1 t_arr1 (highb downto lowb) ; variable v_rec2 : rst_rec2 ; begin v_integer := v_integer + 1 ; s_integer <= v_integer ; for i in lowb to highb loop v_arr1(i) := st_int1 ( i + 10) ; end loop ; s_arr1 <= v_arr1(highb downto lowb) ; v_rec2 := (false, (2, 15 ns, true, 2.0), 3 fs) ; s_rec2 <= v_rec2 ; wait ; end process ; process ( s_integer, s_arr1, s_rec2 ) begin if toggle then test_report ( "ARCH00593" , "Resolution functions may appear in subtype indications " & " used in signal and non-signal declaration" , s_integer = 5 and s_arr1 = st_arr1'(others => st_int1 ( highb+lowb+20)) and s_rec2 = (true, (3, 25 ns, true, 3.0), 5 fs) ) ; end if ; end process ; end ARCH00593 ; -- entity ENT00593_Test_Bench is end ENT00593_Test_Bench ; architecture ARCH00593_Test_Bench of ENT00593_Test_Bench is begin L1: block component UUT end component ; for CIS1 : UUT use entity WORK.E00000 ( ARCH00593 ) ; begin CIS1 : UUT ; end block L1 ; end ARCH00593_Test_Bench ; --
gpl-3.0
3511ae2448b9cd385aefdcf400524bf9
0.522712
3.241758
false
true
false
false
jairov4/accel-oil
impl/impl_test_single/simulation/behavioral/system_tb.vhd
1
1,995
------------------------------------------------------------------------------- -- system_tb.vhd ------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; -- START USER CODE (Do not remove this line) -- User: Put your libraries here. Code in this -- section will not be overwritten. -- END USER CODE (Do not remove this line) entity system_tb is end system_tb; architecture STRUCTURE of system_tb is constant fpga_0_clk_1_sys_clk_pin_PERIOD : time := 10000.000000 ps; constant fpga_0_rst_1_sys_rst_pin_LENGTH : time := 160000 ps; component system is port ( fpga_0_clk_1_sys_clk_pin : in std_logic; fpga_0_rst_1_sys_rst_pin : in std_logic ); end component; -- Internal signals signal fpga_0_clk_1_sys_clk_pin : std_logic; signal fpga_0_rst_1_sys_rst_pin : std_logic; -- START USER CODE (Do not remove this line) -- User: Put your signals here. Code in this -- section will not be overwritten. -- END USER CODE (Do not remove this line) begin dut : system port map ( fpga_0_clk_1_sys_clk_pin => fpga_0_clk_1_sys_clk_pin, fpga_0_rst_1_sys_rst_pin => fpga_0_rst_1_sys_rst_pin ); -- Clock generator for fpga_0_clk_1_sys_clk_pin process begin fpga_0_clk_1_sys_clk_pin <= '0'; loop wait for (fpga_0_clk_1_sys_clk_pin_PERIOD/2); fpga_0_clk_1_sys_clk_pin <= not fpga_0_clk_1_sys_clk_pin; end loop; end process; -- Reset Generator for fpga_0_rst_1_sys_rst_pin process begin fpga_0_rst_1_sys_rst_pin <= '0'; wait for (fpga_0_rst_1_sys_rst_pin_LENGTH); fpga_0_rst_1_sys_rst_pin <= not fpga_0_rst_1_sys_rst_pin; wait; end process; -- START USER CODE (Do not remove this line) -- User: Put your stimulus here. Code in this -- section will not be overwritten. -- END USER CODE (Do not remove this line) end architecture STRUCTURE;
lgpl-3.0
228a68dd8a2038c1a8cf9b93392ee674
0.597494
3.22294
false
false
false
false
grwlf/vsim
vhdl/timage1.vhd
1
514
entity ENT00001_Test_Bench is end entity ENT00001_Test_Bench; architecture arch of ENT00001_Test_Bench is constant CYCLES : integer := 1000; signal clk : integer := 0; begin main: process(clk) begin report integer'image(clk); report "clk = " & integer'image(clk); end process; terminator : process(clk) begin if clk >= CYCLES then assert false report "end of simulation" severity failure; -- else -- report "tick"; end if; end process; clk <= (clk+1) after 1 us; end;
gpl-3.0
3f4ea42646fadc0f3636238d94d82e00
0.667315
3.253165
false
true
false
false
wsoltys/AtomFpga
src/AVR8/FrqDiv/FrqDiv.vhd
1
1,384
--********************************************************************************************** -- Frequency divider for AVR uC (40 MHz -> 4 MHz or 40 MHz -> 20 MHz) -- Version 1.52(Dust Inc version) -- Modified 16.01.2006 -- Designed by Ruslan Lepetenok --********************************************************************************************** library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_unsigned.all; use WORK.AVRuCPackage.all; entity FrqDiv is port( clk_in : in std_logic; clk_out : out std_logic ); end FrqDiv; architecture RTL of FrqDiv is signal DivCnt : std_logic_vector(3 downto 0); signal clk_out_int : std_logic; constant Div2 : boolean := TRUE; begin -- Must be sequentially encoded DivideBy10:if not Div2 generate Gen:process(clk_in) begin if(clk_in='1' and clk_in'event) then -- Clock if(DivCnt=x"4") then DivCnt <= x"0"; else DivCnt <= DivCnt + 1; end if; if(DivCnt=x"4") then clk_out_int <= not clk_out_int; end if; end if; end process; end generate; DivideBy10:if Div2 generate Gen:process(clk_in) begin if(clk_in='1' and clk_in'event) then -- Clock clk_out_int <= not clk_out_int; end if; end process; end generate; clk_out <= clk_out_int; end RTL;
apache-2.0
0272a784a5b5a33fd54ff46a035d13f2
0.515896
3.400491
false
false
false
false
MrDoomBringer/DSD-Labs
Lab 9/BCD_to_sevenseg.vhd
3
7,271
-- BCD display for hex displays -- (c) Cliff Chapman 2013 LIBRARY ieee; USE ieee.std_logic_1164.ALL; USE ieee.numeric_std.ALL; USE ieee.std_logic_signed.ALL; -- Seven segment display output -- ENTITY sevenseg_bcd_display IS port ( -- Input value to display R : IN STD_LOGIC_VECTOR (7 DOWNTO 0); -- Hex/Dec display select S : IN STD_LOGIC; -- sevenseg outputs HEX0 : OUT STD_LOGIC_VECTOR (6 DOWNTO 0) := "1111111"; HEX1 : OUT STD_LOGIC_VECTOR (6 DOWNTO 0) := "1111111"; HEX2 : OUT STD_LOGIC_VECTOR (6 DOWNTO 0) := "1111111" ); END sevenseg_bcd_display; ARCHITECTURE display OF sevenseg_bcd_display IS -- Hex output displays, customized for Altera DE2 board. May require -- redefinition for different board setups. CONSTANT hex_blk : STD_LOGIC_VECTOR (6 DOWNTO 0) := "1111111"; CONSTANT hex_neg : STD_LOGIC_VECTOR (6 DOWNTO 0) := "0111111"; CONSTANT hex_zer : STD_LOGIC_VECTOR (6 DOWNTO 0) := "1000000"; CONSTANT hex_one : STD_LOGIC_VECTOR (6 DOWNTO 0) := "1111001"; CONSTANT hex_two : STD_LOGIC_VECTOR (6 DOWNTO 0) := "0100100"; CONSTANT hex_thr : STD_LOGIC_VECTOR (6 DOWNTO 0) := "0110000"; CONSTANT hex_fou : STD_LOGIC_VECTOR (6 DOWNTO 0) := "0011001"; CONSTANT hex_fiv : STD_LOGIC_VECTOR (6 DOWNTO 0) := "0010010"; CONSTANT hex_six : STD_LOGIC_VECTOR (6 DOWNTO 0) := "0000010"; CONSTANT hex_sev : STD_LOGIC_VECTOR (6 DOWNTO 0) := "1111000"; CONSTANT hex_eig : STD_LOGIC_VECTOR (6 DOWNTO 0) := "0000000"; CONSTANT hex_nin : STD_LOGIC_VECTOR (6 DOWNTO 0) := "0011000"; CONSTANT hex_0xa : STD_LOGIC_VECTOR (6 DOWNTO 0) := "0001000"; CONSTANT hex_0xb : STD_LOGIC_VECTOR (6 DOWNTO 0) := "0000011"; CONSTANT hex_0xc : STD_LOGIC_VECTOR (6 DOWNTO 0) := "1000110"; CONSTANT hex_0xd : STD_LOGIC_VECTOR (6 DOWNTO 0) := "0100001"; CONSTANT hex_0xe : STD_LOGIC_VECTOR (6 DOWNTO 0) := "0000110"; CONSTANT hex_0xf : STD_LOGIC_VECTOR (6 DOWNTO 0) := "0001110"; -- Internal buffer signals for display select SIGNAL HEX0_buff_hex : STD_LOGIC_VECTOR (6 DOWNTO 0); SIGNAL HEX1_buff_hex : STD_LOGIC_VECTOR (6 DOWNTO 0); SIGNAL HEX2_buff_hex : STD_LOGIC_VECTOR (6 DOWNTO 0); SIGNAL HEX0_buff_dec : STD_LOGIC_VECTOR (6 DOWNTO 0); SIGNAL HEX1_buff_dec : STD_LOGIC_VECTOR (6 DOWNTO 0); SIGNAL HEX2_buff_dec : STD_LOGIC_VECTOR (6 DOWNTO 0); BEGIN -- Generate a hex display display_hex : PROCESS (R) ALIAS high_bit : STD_LOGIC_VECTOR (3 DOWNTO 0) IS R (7 DOWNTO 4); ALIAS low_bit : STD_LOGIC_VECTOR (3 DOWNTO 0) IS R (3 DOWNTO 0); BEGIN CASE high_bit IS WHEN "0000" => HEX1_buff_hex <= hex_zer; WHEN "0001" => HEX1_buff_hex <= hex_one; WHEN "0010" => HEX1_buff_hex <= hex_two; WHEN "0011" => HEX1_buff_hex <= hex_thr; WHEN "0100" => HEX1_buff_hex <= hex_fou; WHEN "0101" => HEX1_buff_hex <= hex_fiv; WHEN "0110" => HEX1_buff_hex <= hex_six; WHEN "0111" => HEX1_buff_hex <= hex_sev; WHEN "1000" => HEX1_buff_hex <= hex_eig; WHEN "1001" => HEX1_buff_hex <= hex_nin; WHEN "1010" => HEX1_buff_hex <= hex_0xa; WHEN "1011" => HEX1_buff_hex <= hex_0xb; WHEN "1100" => HEX1_buff_hex <= hex_0xc; WHEN "1101" => HEX1_buff_hex <= hex_0xd; WHEN "1110" => HEX1_buff_hex <= hex_0xe; WHEN "1111" => HEX1_buff_hex <= hex_0xf; WHEN OTHERS => HEX1_buff_hex <= hex_blk; END CASE; CASE low_bit IS WHEN "0000" => HEX2_buff_hex <= hex_zer; WHEN "0001" => HEX2_buff_hex <= hex_one; WHEN "0010" => HEX2_buff_hex <= hex_two; WHEN "0011" => HEX2_buff_hex <= hex_thr; WHEN "0100" => HEX2_buff_hex <= hex_fou; WHEN "0101" => HEX2_buff_hex <= hex_fiv; WHEN "0110" => HEX2_buff_hex <= hex_six; WHEN "0111" => HEX2_buff_hex <= hex_sev; WHEN "1000" => HEX2_buff_hex <= hex_eig; WHEN "1001" => HEX2_buff_hex <= hex_nin; WHEN "1010" => HEX2_buff_hex <= hex_0xa; WHEN "1011" => HEX2_buff_hex <= hex_0xb; WHEN "1100" => HEX2_buff_hex <= hex_0xc; WHEN "1101" => HEX2_buff_hex <= hex_0xd; WHEN "1110" => HEX2_buff_hex <= hex_0xe; WHEN "1111" => HEX2_buff_hex <= hex_0xf; WHEN OTHERS => HEX2_buff_hex <= hex_blk; END CASE; END PROCESS display_hex; -- Generate a decimal display display_dec: PROCESS (R) ALIAS sign_bit : STD_LOGIC IS R (7); VARIABLE r_lower: STD_LOGIC_VECTOR (7 DOWNTO 0); VARIABLE r_buff : STD_LOGIC_VECTOR (7 DOWNTO 0); BEGIN -- Select value to work off of IF (sign_bit='1') THEN HEX0_buff_dec <= hex_neg; r_buff := (NOT(R) + "00000001"); ELSIF (sign_bit='0') THEN HEX0_buff_dec <= hex_blk; r_buff := R; ELSE HEX0_buff_dec <= hex_blk; r_buff := "00000000"; END IF; -- Display higher digit IF (r_buff >= "00000000" AND r_buff < "00001010") THEN -- Within 0-9 HEX1_buff_dec <= hex_zer; r_lower := r_buff; ELSIF (r_buff >= "00001010" AND r_buff < "00010100") THEN -- Within 10-19 HEX1_buff_dec <= hex_one; r_lower := r_buff - "00001010"; ELSIF (r_buff >= "00010100" AND r_buff < "00011110") THEN -- Within 20-29 HEX1_buff_dec <= hex_two; r_lower := r_buff - "00010100"; ELSIF (r_buff >= "00011110" AND r_buff < "00101000") THEN -- Within 30-39 HEX1_buff_dec <= hex_thr; r_lower := r_buff - "00011110"; ELSIF (r_buff >= "00101000" AND r_buff < "00110010") THEN -- Within 40-49 HEX1_buff_dec <= hex_fou; r_lower := r_buff - "00101000"; ELSIF (r_buff >= "00110010" AND r_buff < "00111100") THEN -- Within 50-59 HEX1_buff_dec <= hex_fiv; r_lower := r_buff - "00110010"; ELSIF (r_buff >= "00111100" AND r_buff < "01000110") THEN -- Within 60-69 HEX1_buff_dec <= hex_six; r_lower := r_buff - "00111100"; ELSIF (r_buff >= "01000110" AND r_buff < "01010000") THEN -- Within 70-79 HEX1_buff_dec <= hex_sev; r_lower := r_buff - "01000110"; ELSIF (r_buff >= "01010000" AND r_buff < "01011010") THEN -- Within 80-89 HEX1_buff_dec <= hex_eig; r_lower := r_buff - "01010000"; ELSIF (r_buff >= "01011010" AND r_buff < "01100100") THEN -- Within 90-99 HEX1_buff_dec <= hex_nin; r_lower := r_buff - "01011010"; ELSE -- 99 is the highest value we can reliably display. Higher is out of range HEX1_buff_dec <= hex_neg; r_lower := "11111111"; END IF; -- Display lower digit CASE r_lower IS WHEN "00000000" => HEX2_buff_dec <= hex_zer; WHEN "00000001" => HEX2_buff_dec <= hex_one; WHEN "00000010" => HEX2_buff_dec <= hex_two; WHEN "00000011" => HEX2_buff_dec <= hex_thr; WHEN "00000100" => HEX2_buff_dec <= hex_fou; WHEN "00000101" => HEX2_buff_dec <= hex_fiv; WHEN "00000110" => HEX2_buff_dec <= hex_six; WHEN "00000111" => HEX2_buff_dec <= hex_sev; WHEN "00001000" => HEX2_buff_dec <= hex_eig; WHEN "00001001" => HEX2_buff_dec <= hex_nin; WHEN "11111111" => HEX2_buff_dec <= hex_neg; -- Out of range WHEN OTHERS => HEX2_buff_dec <= hex_zer; END CASE; END PROCESS display_dec; -- Select display type for output select_display : PROCESS (S, HEX0_buff_hex, HEX1_buff_hex, HEX2_buff_hex, HEX0_buff_dec, HEX1_buff_dec, HEX2_buff_dec) BEGIN IF (s = '0') THEN HEX2 <= hex_blk; HEX1 <= HEX1_buff_hex; HEX0 <= HEX2_buff_hex; ELSIF (s = '1') THEN HEX2 <= HEX0_buff_dec; HEX1 <= HEX1_buff_dec; HEX0 <= HEX2_buff_dec; ELSE HEX2 <= hex_blk; HEX1 <= hex_blk; HEX0 <= hex_blk; END IF; END PROCESS select_display; END display;
mit
59aa025f78f012d3852659c6180974f9
0.626186
2.705992
false
false
false
false
grwlf/vsim
vhdl/entity3.vhd
1
1,076
-- Simple entity test, array and indexed mappings library ieee; use ieee.std_logic_1164.all ; entity main is end entity main; library ieee; use ieee.std_logic_1164.all ; entity unit1 is port ( inum : in std_ulogic_vector (0 to 1); oled : out std_ulogic); begin end; architecture unit1 of unit1 is begin oled <= inum(0) and inum(1); end architecture unit1; architecture main of main is constant CYCLES : integer := 100; signal clk : integer := 0; signal o1 : std_ulogic; signal o2 : std_ulogic; signal o : std_ulogic; signal const_1 : std_ulogic := '1'; signal i : std_ulogic_vector (0 to 1); begin terminator : process(clk) begin if clk >= CYCLES then assert false report "end of simulation" severity failure; end if; end process; u1:entity unit1(unit1) port map(inum=>(0=>'0', 1=>const_1), oled=>o1); u2:entity unit1(unit1) port map(inum=>i, oled=>o2); i <= (others => '0'); o <= o1 and o2; clk <= clk + 1 after 1 us; end architecture main;
gpl-3.0
5fd1758c7dc47b34b85f535f3b5384ef
0.6171
3.118841
false
false
false
false
wsoltys/AtomFpga
src/AtomGodilVideo/src/mouse/mouse_controller.vhd
1
42,573
------------------------------------------------------------------------ -- mouse_controller.vhd ------------------------------------------------------------------------ -- Author : Ulrich Zolt�n -- Copyright 2006 Digilent, Inc. ------------------------------------------------------------------------ -- Software version : Xilinx ISE 7.1.04i -- WebPack -- Device : 3s200ft256-4 ------------------------------------------------------------------------ -- This file contains a controller for a ps/2 compatible mouse device. -- This controller is a client for the ps2interface module. ------------------------------------------------------------------------ -- Behavioral description ------------------------------------------------------------------------ -- Please read the following article on the web for understanding how -- to interface a ps/2 mouse: -- http://www.computer-engineering.org/ps2mouse/ -- This controller is implemented as described in the above article. -- The mouse controller receives bytes from the ps2interface which, in -- turn, receives them from the mouse device. Data is received on the -- rx_data input port, and is validated by the read signal. read is -- active for one clock period when new byte available on rx_data. Data -- is sent to the ps2interface on the tx_data output port and validated -- by the write output signal. 'write' should be active for one clock -- period when tx_data contains the command or data to be sent to the -- mouse. ps2interface wraps the byte in a 11 bits packet that is sent -- through the ps/2 port using the ps/2 protocol. Similarly, when the -- mouse sends data, the ps2interface receives 11 bits for every byte, -- extracts the byte from the ps/2 frame, puts it on rx_data and -- activates read for one clock period. If an error occurs when sending -- or receiving a frame from the mouse, the err input goes high for one -- clock period. When this occurs, the controller enters reset state. -- When in reset state, the controller resets the mouse and begins an -- initialization procedure that consists of tring to put mouse in -- scroll mode (enables wheel if the mouse has one), setting the -- resolution of the mouse, the sample rate and finally enables -- reporting. Implicitly the mouse, after a reset or imediately after a -- reset, does not send data packets on its own. When reset(or power-up) -- the mouse enters reset state, where it performs a test, called the -- bat test (basic assurance test), when this test is done, it sends -- the result: AAh for test ok, FCh for error. After this it sends its -- ID which is 00h. When this is done, the mouse enters stream mode, -- but with reporting disabled (movement data packets are not sent). -- To enable reporting the enable data reporting command (F4h) must be -- sent to the mouse. After this command is sent, the mouse will send -- movement data packets when the mouse is moved or the status of the -- button changes. -- After sending a command or a byte following a command, the mouse -- must respond with ack (FAh). For managing the intialization -- procedure and receiving the movement data packets, a FSM is used. -- When the fpga is powered up or the logic is reset using the global -- reset, the FSM enters reset state. From this state, the FSM will -- transition to a series of states used to initialize the mouse. When -- initialization is complete, the FSM remains in state read_byte_1, -- waiting for a movement data packet to be sent. This is the idle -- state if the FSM. When a byte is received in this state, this is -- the first byte of the 3 bytes sent in a movement data packet (4 bytes -- if mouse in scrolling mode). After reading the last byte from the -- packet, the FSM enters mark_new_event state and sets new_event high. -- After that FSM enterss read_byte_1 state, resets new_event and waits -- for a new packet. -- After a packet is received, new_event is set high for one clock -- period to "inform" the clients of this controller a new packet was -- received and processed. -- During the initialization procedure, the controller tries to put the -- mouse in scroll mode (activates wheel, if mouse has one). This is -- done by successively setting the sample rate to 200, then to 100, and -- lastly to 80. After this is done, the mouse ID is requested by -- sending get device ID command (F2h). If the received ID is 00h than -- the mouse does not have a wheel. If the received ID is 03h than the -- mouse is in scroll mode, and when sending movement data packets -- (after enabling data reporting) it will include z movement data. -- If the mouse is in normal, non-scroll mode, the movement data packet -- consists of 3 successive bytes. This is their format: -- -- -- -- bits 7 6 5 4 3 2 1 0 -- ------------------------------------------------- -- byte 1 | YOVF| XOVF|YSIGN|XSIGN| 1 | MBTN| RBTN| LBTN| -- ------------------------------------------------- -- ------------------------------------------------- -- byte 2 | X MOVEMENT | -- ------------------------------------------------- -- ------------------------------------------------- -- byte 3 | Y MOVEMENT | -- ------------------------------------------------- -- OVF = overflow -- BTN = button -- M = middle -- R = right -- L = left -- -- When scroll mode is enabled, the mouse send 4 byte movement packets. -- bits 7 6 5 4 3 2 1 0 -- ------------------------------------------------- -- byte 1 | YOVF| XOVF|YSIGN|XSIGN| 1 | MBTN| RBTN| LBTN| -- ------------------------------------------------- -- ------------------------------------------------- -- byte 2 | X MOVEMENT | -- ------------------------------------------------- -- ------------------------------------------------- -- byte 3 | Y MOVEMENT | -- ------------------------------------------------- -- ------------------------------------------------- -- byte 4 | Z MOVEMENT | -- ------------------------------------------------- -- x and y movement counters are represented on 8 bits, 2's complement -- encoding. The first bit (sign bit) of the counters are the xsign and -- ysign bit from the first packet, the rest of the bits are the second -- byte for the x movement and the third byte for y movement. For the -- z movement the range is -8 -> +7 and only the 4 least significant -- bits from z movement are valid, the rest are sign extensions. -- The x and y movements are in range: -256 -> +255 -- The mouse uses as axes origin the lower-left corner. For the purpose -- of displaying a mouse cursor on the screen, the controller inverts -- the y axis to move the axes origin in the upper-left corner. This -- is done by negating the y movement value (following the 2s complement -- encoding). The movement data received from the mouse are delta -- movements, the data represents the movement of the mouse relative -- to the last position. The controller keeps track of the position of -- the mouse relative to the upper-left corner. This is done by keeping -- the mouse position in two registers x_pos and y_pos and adding the -- delta movements to their value. The addition uses saturation. That -- means the value of the mouse position will not exceed certain bounds -- and will not rollover the a margin. For example, if the mouse is at -- the left margin and is moved left, the x position remains at the left -- margin(0). The lower bound is always 0 for both x and y movement. -- The upper margin can be set using input pins: value, setmax_x, -- setmax_y. To set the upper bound of the x movement counter, the new -- value is placed on the value input pins and setmax_x is activated -- for at least one clock period. Similarly for y movement counter, but -- setmax_y is activated instead. Notice that value has 10 bits, and so -- the maximum value for a bound is 1023. -- The position of the mouse (x_pos and y_pos) can be set at any time, -- by placing the x or y position on the value input pins and activating -- the setx, or sety respectively, for at least one clock period. This -- is useful for setting an original position of the mouse different -- from (0,0). ------------------------------------------------------------------------ -- Port definitions ------------------------------------------------------------------------ -- clk - global clock signal (100MHz) -- rst - global reset signal -- read - input pin, from ps2interface -- - active one clock period when new data received -- - and available on rx_data -- err - input pin, from ps2interface -- - active one clock period when error occurred when -- - receiving or sending data. -- rx_data - input pin, 8 bits, from ps2interface -- - the byte received from the mouse. -- xpos - output pin, 10 bits -- - the x position of the mouse relative to the upper -- - left corner -- ypos - output pin, 10 bits -- - the y position of the mouse relative to the upper -- - left corner -- zpos - output pin, 4 bits -- - last delta movement on z axis -- left - output pin, high if the left mouse button is pressed -- middle - output pin, high if the middle mouse button is -- - pressed -- right - output pin, high if the right mouse button is -- - pressed -- new_event - output pin, active one clock period after receiving -- - and processing one movement data packet. -- tx_data - output pin, 8 bits, to ps2interface -- - byte to be sent to the mouse -- write - output pin, to ps2interface -- - active one clock period when sending a byte to the -- - ps2interface. ------------------------------------------------------------------------ -- Revision History: -- 09/18/2006(UlrichZ): created ------------------------------------------------------------------------ library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; -- simulation library library UNISIM; --use UNISIM.VComponents.all; -- the mouse_controller entity declaration -- read above for behavioral description and port definitions. entity mouse_controller is port( clk : in std_logic; rst : in std_logic; read : in std_logic; err : in std_logic; rx_data : in std_logic_vector(7 downto 0); xpos : out std_logic_vector(9 downto 0); ypos : out std_logic_vector(9 downto 0); zpos : out std_logic_vector(3 downto 0); left : out std_logic; middle : out std_logic; right : out std_logic; new_event : out std_logic; tx_data : out std_logic_vector(7 downto 0); write : out std_logic; value : in std_logic_vector(9 downto 0); setx : in std_logic; sety : in std_logic; setmax_x : in std_logic; setmax_y : in std_logic ); end mouse_controller; architecture Behavioral of mouse_controller is ------------------------------------------------------------------------ -- CONSTANTS ------------------------------------------------------------------------ -- constants defining commands to send or received from the mouse constant FA: std_logic_vector(7 downto 0) := "11111010"; -- 0xFA(ACK) constant FF: std_logic_vector(7 downto 0) := "11111111"; -- 0xFF(RESET) constant AA: std_logic_vector(7 downto 0) := "10101010"; -- 0xAA(BAT_OK) constant OO: std_logic_vector(7 downto 0) := "00000000"; -- 0x00(ID) -- (atention: name is 2 letters O not zero) -- command to read id constant READ_ID : std_logic_vector(7 downto 0) := x"F2"; -- command to enable mouse reporting -- after this command is sent, the mouse begins sending data packets constant ENABLE_REPORTING : std_logic_vector(7 downto 0) := x"F4"; -- command to set the mouse resolution constant SET_RESOLUTION : std_logic_vector(7 downto 0) := x"E8"; -- the value of the resolution to send after sending SET_RESOLUTION constant RESOLUTION : std_logic_vector(7 downto 0) := x"03"; -- (8 counts/mm) -- command to set the mouse sample rate constant SET_SAMPLE_RATE : std_logic_vector(7 downto 0) := x"F3"; -- the value of the sample rate to send after sending SET_SAMPLE_RATE constant SAMPLE_RATE : std_logic_vector(7 downto 0) := x"28"; -- (40 samples/s) -- default maximum value for the horizontal mouse position constant DEFAULT_MAX_X : std_logic_vector(9 downto 0) := "1001111111"; -- 639 -- default maximum value for the vertical mouse position constant DEFAULT_MAX_Y : std_logic_vector(9 downto 0) := "0111011111"; -- 479 ------------------------------------------------------------------------ -- SIGNALS ------------------------------------------------------------------------ -- after doing the enable scroll mouse procedure, if the ID returned by -- the mouse is 03 (scroll mouse enabled) then this register will be set -- If '1' then the mouse is in scroll mode, else mouse is in simple -- mouse mode. signal haswheel: std_logic := '0'; -- horizontal and veritcal mouse position -- origin of axes is upper-left corner -- the origin of axes the mouse uses is the lower-left corner -- The y-axis is inverted, by making negative the y movement received -- from the mouse (if it was positive it becomes negative -- and vice versa) signal x_pos,y_pos: std_logic_vector(10 downto 0) := (others => '0'); -- active when an overflow occurred on the x and y axis -- bits 6 and 7 from the first byte received from the mouse signal x_overflow,y_overflow: std_logic := '0'; -- active when the x,y movement is negative -- bits 4 and 5 from the first byte received from the mouse signal x_sign,y_sign: std_logic := '0'; -- 2's complement value for incrementing the x_pos,y_pos -- y_inc is the negated value from the mouse in the third byte signal x_inc,y_inc: std_logic_vector(7 downto 0) := (others => '0'); -- active for one clock period, indicates new delta movement received -- on x,y axis signal x_new,y_new: std_logic := '0'; -- maximum value for x and y position registers(x_pos,y_pos) signal x_max,y_max: std_logic_vector(9 downto 0) := (others => '0'); -- active when left,middle,right mouse button is down signal left_down,middle_down,right_down: std_logic := '0'; -- the FSM states -- states that begin with "reset" are part of the reset procedure. -- states that end in "_wait_ack" are states in which ack is waited -- as response to sending a byte to the mouse. -- read behavioral description above for details. type fsm_state is ( reset,reset_wait_ack,reset_wait_bat_completion,reset_wait_id, reset_set_sample_rate_200,reset_set_sample_rate_200_wait_ack, reset_send_sample_rate_200,reset_send_sample_rate_200_wait_ack, reset_set_sample_rate_100,reset_set_sample_rate_100_wait_ack, reset_send_sample_rate_100,reset_send_sample_rate_100_wait_ack, reset_set_sample_rate_80,reset_set_sample_rate_80_wait_ack, reset_send_sample_rate_80,reset_send_sample_rate_80_wait_ack, reset_read_id,reset_read_id_wait_ack,reset_read_id_wait_id, reset_set_resolution,reset_set_resolution_wait_ack, reset_send_resolution,reset_send_resolution_wait_ack, reset_set_sample_rate_40,reset_set_sample_rate_40_wait_ack, reset_send_sample_rate_40,reset_send_sample_rate_40_wait_ack, reset_enable_reporting,reset_enable_reporting_wait_ack, read_byte_1,read_byte_2,read_byte_3,read_byte_4,mark_new_event ); -- holds current state of the FSM signal state: fsm_state := reset; begin -- left output the state of the left_down register left <= left_down when rising_edge(clk); -- middle output the state of the middle_down register middle <= middle_down when rising_edge(clk); -- right output the state of the right_down register right <= right_down when rising_edge(clk); -- xpos output is the horizontal position of the mouse -- it has the range: 0-x_max xpos <= x_pos(9 downto 0) when rising_edge(clk); -- ypos output is the vertical position of the mouse -- it has the range: 0-y_max ypos <= y_pos(9 downto 0) when rising_edge(clk); -- sets the value of x_pos from another module when setx is active -- else, computes the new x_pos from the old position when new x -- movement detected by adding the delta movement in x_inc, or by -- adding 256 or -256 when overflow occurs. set_x: process(clk) variable x_inter: std_logic_vector(10 downto 0); variable inc: std_logic_vector(10 downto 0); begin if(rising_edge(clk)) then -- if setx active, set new x_pos value if(setx = '1') then x_pos <= '0' & value; -- if delta movement received from mouse elsif(x_new = '1') then -- if negative movement on x axis if(x_sign = '1') then -- if overflow occurred if(x_overflow = '1') then -- inc is -256 inc := "11100000000"; else -- inc is sign extended x_inc inc := "111" & x_inc; end if; -- intermediary horizontal position x_inter := x_pos + inc; -- if first bit of x_inter is 1 -- then negative overflow occurred and -- new x position is 0. -- Note: x_pos and x_inter have 11 bits, -- and because xpos has only 10, when -- first bit becomes 1, this is considered -- a negative number when moving left if(x_inter(10) = '1') then x_pos <= (others => '0'); else x_pos <= x_inter; end if; -- if positive movement on x axis else -- if overflow occurred if(x_overflow = '1') then -- inc is 256 inc := "00100000000"; else -- inc is sign extended x_inc inc := "000" & x_inc; end if; -- intermediary horizontal position x_inter := x_pos + inc; -- if x_inter is greater than x_max -- then positive overflow occurred and -- new x position is x_max. if(x_inter > ('0' & x_max)) then x_pos <= '0' & x_max; else x_pos <= x_inter; end if; end if; end if; end if; end process set_x; -- sets the value of y_pos from another module when sety is active -- else, computes the new y_pos from the old position when new y -- movement detected by adding the delta movement in y_inc, or by -- adding 256 or -256 when overflow occurs. set_y: process(clk) variable y_inter: std_logic_vector(10 downto 0); variable inc: std_logic_vector(10 downto 0); begin if(rising_edge(clk)) then -- if sety active, set new y_pos value if(sety = '1') then y_pos <= '0' & value; -- if delta movement received from mouse elsif(y_new = '1') then -- if negative movement on y axis -- Note: axes origin is upper-left corner if(y_sign = '1') then -- if overflow occurred if(y_overflow = '1') then -- inc is -256 inc := "11100000000"; else -- inc is sign extended y_inc inc := "111" & y_inc; end if; -- intermediary vertical position y_inter := y_pos + inc; -- if first bit of y_inter is 1 -- then negative overflow occurred and -- new y position is 0. -- Note: y_pos and y_inter have 11 bits, -- and because ypos has only 10, when -- first bit becomes 1, this is considered -- a negative number when moving upward if(y_inter(10) = '1') then y_pos <= (others => '0'); else y_pos <= y_inter; end if; -- if positive movement on y axis else -- if overflow occurred if(y_overflow = '1') then -- inc is 256 inc := "00100000000"; else -- inc is sign extended y_inc inc := "000" & y_inc; end if; -- intermediary vertical position y_inter := y_pos + inc; -- if y_inter is greater than y_max -- then positive overflow occurred and -- new y position is y_max. if(y_inter > ('0' & y_max)) then y_pos <= '0' & y_max; else y_pos <= y_inter; end if; end if; end if; end if; end process set_y; -- sets the maximum value of the x movement register, stored in x_max -- when setmax_x is active, max value should be on value input pin set_max_x: process(clk,rst) begin if(rising_edge(clk)) then if(rst = '1') then x_max <= DEFAULT_MAX_X; elsif(setmax_x = '1') then x_max <= value; end if; end if; end process set_max_x; -- sets the maximum value of the y movement register, stored in y_max -- when setmax_y is active, max value should be on value input pin set_max_y: process(clk,rst) begin if(rising_edge(clk)) then if(rst = '1') then y_max <= DEFAULT_MAX_Y; elsif(setmax_y = '1') then y_max <= value; end if; end if; end process set_max_y; -- Synchronous one process fsm to handle the communication -- with the mouse. -- When reset and at start-up it enters reset state -- where it begins the procedure of initializing the mouse. -- After initialization is complete, it waits packets from -- the mouse. -- Read at Behavioral decription for details. manage_fsm: process(clk,rst) begin -- when reset occurs, give signals default values. if(rst = '1') then state <= reset; haswheel <= '0'; x_overflow <= '0'; y_overflow <= '0'; x_sign <= '0'; y_sign <= '0'; x_inc <= (others => '0'); y_inc <= (others => '0'); x_new <= '0'; y_new <= '0'; new_event <= '0'; left_down <= '0'; middle_down <= '0'; right_down <= '0'; elsif(rising_edge(clk)) then -- at every rising edge of the clock, this signals -- are reset, thus assuring that they are active -- for one clock period only if a state sets then -- because the fsm will transition from the state -- that set them on the next rising edge of clock. write <= '0'; x_new <= '0'; y_new <= '0'; case state is -- if just powered-up, reset occurred or some error in -- transmision encountered, then fsm will transition to -- this state. Here the RESET command (FF) is sent to the -- mouse, and various signals receive their default values -- From here the FSM transitions to a series of states that -- perform the mouse initialization procedure. All this -- state are prefixed by "reset_". After sending a byte -- to the mouse, it respondes by sending ack (FA). All -- states that wait ack from the mouse are postfixed by -- "_wait_ack". -- Read at Behavioral decription for details. when reset => haswheel <= '0'; x_overflow <= '0'; y_overflow <= '0'; x_sign <= '0'; y_sign <= '0'; x_inc <= (others => '0'); y_inc <= (others => '0'); x_new <= '0'; y_new <= '0'; left_down <= '0'; middle_down <= '0'; right_down <= '0'; tx_data <= FF; write <= '1'; state <= reset_wait_ack; -- wait ack for the reset command. -- when received transition to reset_wait_bat_completion. -- if error occurs go to reset state. when reset_wait_ack => if(read = '1') then -- if received ack if(rx_data = FA) then state <= reset_wait_bat_completion; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_wait_ack; end if; -- wait for bat completion test -- mouse should send AA if test is successful when reset_wait_bat_completion => if(read = '1') then if(rx_data = AA) then state <= reset_wait_id; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_wait_bat_completion; end if; -- the mouse sends its id after performing bat test -- the mouse id should be 00 when reset_wait_id => if(read = '1') then if(rx_data = OO) then state <= reset_set_sample_rate_200; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_wait_id; end if; -- with this state begins the enable wheel mouse -- procedure. The procedure consists of setting -- the sample rate of the mouse first 200, then 100 -- then 80. After this is done, the mouse id is -- requested and if the mouse id is 03, then -- mouse is in wheel mode and will send 4 byte packets -- when reporting is enabled. -- If the id is 00, the mouse does not have a wheel -- and will send 3 byte packets when reporting is enabled. -- This state issues the set_sample_rate command to the -- mouse. when reset_set_sample_rate_200 => tx_data <= SET_SAMPLE_RATE; write <= '1'; state <= reset_set_sample_rate_200_wait_ack; -- wait ack for set sample rate command when reset_set_sample_rate_200_wait_ack => if(read = '1') then if(rx_data = FA) then state <= reset_send_sample_rate_200; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_set_sample_rate_200_wait_ack; end if; -- send the desired sample rate (200 = 0xC8) when reset_send_sample_rate_200 => tx_data <= "11001000"; -- 0xC8 write <= '1'; state <= reset_send_sample_rate_200_wait_ack; -- wait ack for sending the sample rate when reset_send_sample_rate_200_wait_ack => if(read = '1') then if(rx_data = FA) then state <= reset_set_sample_rate_100; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_send_sample_rate_200_wait_ack; end if; -- send the sample rate command when reset_set_sample_rate_100 => tx_data <= SET_SAMPLE_RATE; write <= '1'; state <= reset_set_sample_rate_100_wait_ack; -- wait ack for sending the sample rate command when reset_set_sample_rate_100_wait_ack => if(read = '1') then if(rx_data = FA) then state <= reset_send_sample_rate_100; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_set_sample_rate_100_wait_ack; end if; -- send the desired sample rate (100 = 0x64) when reset_send_sample_rate_100 => tx_data <= "01100100"; -- 0x64 write <= '1'; state <= reset_send_sample_rate_100_wait_ack; -- wait ack for sending the sample rate when reset_send_sample_rate_100_wait_ack => if(read = '1') then if(rx_data = FA) then state <= reset_set_sample_rate_80; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_send_sample_rate_100_wait_ack; end if; -- send set sample rate command when reset_set_sample_rate_80 => tx_data <= SET_SAMPLE_RATE; write <= '1'; state <= reset_set_sample_rate_80_wait_ack; -- wait ack for sending the sample rate command when reset_set_sample_rate_80_wait_ack => if(read = '1') then if(rx_data = FA) then state <= reset_send_sample_rate_80; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_set_sample_rate_80_wait_ack; end if; -- send desired sample rate (80 = 0x50) when reset_send_sample_rate_80 => tx_data <= "01010000"; -- 0x50 write <= '1'; state <= reset_send_sample_rate_80_wait_ack; -- wait ack for sending the sample rate when reset_send_sample_rate_80_wait_ack => if(read = '1') then if(rx_data = FA) then state <= reset_read_id; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_send_sample_rate_80_wait_ack; end if; -- now the procedure for enabling wheel mode is done -- the mouse id is read to determine is mouse is in -- wheel mode. -- Read ID command is sent to the mouse. when reset_read_id => tx_data <= READ_ID; write <= '1'; state <= reset_read_id_wait_ack; -- wait ack for sending the read id command when reset_read_id_wait_ack => if(read = '1') then if(rx_data = FA) then state <= reset_read_id_wait_id; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_read_id_wait_ack; end if; -- received the mouse id -- if the id is 00, then the mouse does not have -- a wheel and haswheel is reset -- if the id is 03, then the mouse is in scroll mode -- and haswheel is set. -- if anything else is received or an error occurred -- then the FSM transitions to reset state. when reset_read_id_wait_id => if(read = '1') then if(rx_data = "000000000") then -- the mouse does not have a wheel haswheel <= '0'; state <= reset_set_resolution; elsif(rx_data = "00000011") then -- 0x03 -- the mouse is in scroll mode haswheel <= '1'; state <= reset_set_resolution; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_read_id_wait_id; end if; -- send the set resolution command to the mouse when reset_set_resolution => tx_data <= SET_RESOLUTION; write <= '1'; state <= reset_set_resolution_wait_ack; -- wait ack for sending the set resolution command when reset_set_resolution_wait_ack => if(read = '1') then if(rx_data = FA) then state <= reset_send_resolution; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_set_resolution_wait_ack; end if; -- send the desired resolution (0x03 = 8 counts/mm) when reset_send_resolution => tx_data <= RESOLUTION; write <= '1'; state <= reset_send_resolution_wait_ack; -- wait ack for sending the resolution when reset_send_resolution_wait_ack => if(read = '1') then if(rx_data = FA) then state <= reset_set_sample_rate_40; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_send_resolution_wait_ack; end if; -- send the set sample rate command when reset_set_sample_rate_40 => tx_data <= SET_SAMPLE_RATE; write <= '1'; state <= reset_set_sample_rate_40_wait_ack; -- wait ack for sending the set sample rate command when reset_set_sample_rate_40_wait_ack => if(read = '1') then if(rx_data = FA) then state <= reset_send_sample_rate_40; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_set_sample_rate_40_wait_ack; end if; -- send the desired sampele rate. -- 40 samples per second is sent. when reset_send_sample_rate_40 => tx_data <= SAMPLE_RATE; write <= '1'; state <= reset_send_sample_rate_40_wait_ack; -- wait ack for sending the sample rate when reset_send_sample_rate_40_wait_ack => if(read = '1') then if(rx_data = FA) then state <= reset_enable_reporting; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_send_sample_rate_40_wait_ack; end if; -- in this state enable reporting command is sent -- to the mouse. Before this point, the mouse -- does not send packets. Only after issuing this -- command, the mouse begins sending data packets, -- 3 byte packets if it doesn't have a wheel and -- 4 byte packets if it is in scroll mode. when reset_enable_reporting => tx_data <= ENABLE_REPORTING; write <= '1'; state <= reset_enable_reporting_wait_ack; -- wait ack for sending the enable reporting command when reset_enable_reporting_wait_ack => if(read = '1') then if(rx_data = FA) then state <= read_byte_1; else state <= reset; end if; elsif(err = '1') then state <= reset; else state <= reset_enable_reporting_wait_ack; end if; -- this is idle state of the FSM after the -- initialization is complete. -- Here the first byte of a packet is waited. -- The first byte contains the state of the -- buttons, the sign of the x and y movement -- and overflow information about these movements -- First byte looks like this: -- 7 6 5 4 3 2 1 0 ------------------------------------------------------ -- | Y OVF | X OVF | Y SIGN | X SIGN | 1 | M | R | L | ------------------------------------------------------ when read_byte_1 => -- reset new_event when back in idle state. new_event <= '0'; -- reset last z delta movement zpos <= (others => '0'); if(read = '1') then -- mouse button states left_down <= rx_data(0); middle_down <= rx_data(2); right_down <= rx_data(1); -- sign of the movement data x_sign <= rx_data(4); -- y sign is changed to invert the y axis -- because the mouse uses the lower-left corner -- as axes origin and it is placed in the upper-left -- corner by this inversion (suitable for displaying -- a mouse cursor on the screen). -- y movement data from the third packet must be -- also negated. y_sign <= not rx_data(5); -- overflow status of the x and y movement x_overflow <= rx_data(6); y_overflow <= rx_data(7); -- transition to state read_byte_2 state <= read_byte_2; else -- no byte received yet. state <= read_byte_1; end if; -- wait the second byte of the packet -- this byte contains the x movement counter. when read_byte_2 => if(read = '1') then -- put the delta movement in x_inc x_inc <= rx_data; -- signal the arrival of new x movement data. x_new <= '1'; -- go to state read_byte_3. state <= read_byte_3; elsif(err = '1') then state <= reset; else -- byte not received yet. state <= read_byte_2; end if; -- wait the third byte of the data, that -- contains the y data movement counter. -- negate its value, for the axis to be -- inverted. -- If mouse is in scroll mode, transition -- to read_byte_4, else go to mark_new_event when read_byte_3 => if(read = '1') then -- when y movement is 0, then ignore if(rx_data /= "00000000") then -- 2's complement positive numbers -- become negative and vice versa y_inc <= (not rx_data) + "00000001"; y_new <= '1'; end if; -- if the mouse has a wheel then transition -- to read_byte_4, else go to mark_new_event if(haswheel = '1') then state <= read_byte_4; else state <= mark_new_event; end if; elsif(err = '1') then state <= reset; else state <= read_byte_3; end if; -- only reached when mouse is in scroll mode -- wait for the fourth byte to arrive -- fourth byte contains the z movement counter -- only least significant 4 bits are relevant -- the rest are sign extension. when read_byte_4 => if(read = '1') then -- zpos is the delta movement on z zpos <= rx_data(3 downto 0); -- packet completly received, -- go to mark_new_event state <= mark_new_event; elsif(err = '1') then state <= reset; else state <= read_byte_4; end if; -- set new_event high -- it will be reset in next state -- informs client new packet received and processed when mark_new_event => new_event <= '1'; state <= read_byte_1; -- if invalid transition occurred, reset when others => state <= reset; end case; end if; end process manage_fsm; end Behavioral;
apache-2.0
85352a0356548859fb10e6fb6c52cdf5
0.505673
4.538002
false
false
false
false
jairov4/accel-oil
impl/impl_test_pcie/simulation/behavioral/system_ilmb_cntlr_wrapper.vhd
1
18,331
------------------------------------------------------------------------------- -- system_ilmb_cntlr_wrapper.vhd ------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; library lmb_bram_if_cntlr_v3_10_c; use lmb_bram_if_cntlr_v3_10_c.all; entity system_ilmb_cntlr_wrapper is port ( LMB_Clk : in std_logic; LMB_Rst : in std_logic; LMB_ABus : in std_logic_vector(0 to 31); LMB_WriteDBus : in std_logic_vector(0 to 31); LMB_AddrStrobe : in std_logic; LMB_ReadStrobe : in std_logic; LMB_WriteStrobe : in std_logic; LMB_BE : in std_logic_vector(0 to 3); Sl_DBus : out std_logic_vector(0 to 31); Sl_Ready : out std_logic; Sl_Wait : out std_logic; Sl_UE : out std_logic; Sl_CE : out std_logic; LMB1_ABus : in std_logic_vector(0 to 31); LMB1_WriteDBus : in std_logic_vector(0 to 31); LMB1_AddrStrobe : in std_logic; LMB1_ReadStrobe : in std_logic; LMB1_WriteStrobe : in std_logic; LMB1_BE : in std_logic_vector(0 to 3); Sl1_DBus : out std_logic_vector(0 to 31); Sl1_Ready : out std_logic; Sl1_Wait : out std_logic; Sl1_UE : out std_logic; Sl1_CE : out std_logic; LMB2_ABus : in std_logic_vector(0 to 31); LMB2_WriteDBus : in std_logic_vector(0 to 31); LMB2_AddrStrobe : in std_logic; LMB2_ReadStrobe : in std_logic; LMB2_WriteStrobe : in std_logic; LMB2_BE : in std_logic_vector(0 to 3); Sl2_DBus : out std_logic_vector(0 to 31); Sl2_Ready : out std_logic; Sl2_Wait : out std_logic; Sl2_UE : out std_logic; Sl2_CE : out std_logic; LMB3_ABus : in std_logic_vector(0 to 31); LMB3_WriteDBus : in std_logic_vector(0 to 31); LMB3_AddrStrobe : in std_logic; LMB3_ReadStrobe : in std_logic; LMB3_WriteStrobe : in std_logic; LMB3_BE : in std_logic_vector(0 to 3); Sl3_DBus : out std_logic_vector(0 to 31); Sl3_Ready : out std_logic; Sl3_Wait : out std_logic; Sl3_UE : out std_logic; Sl3_CE : out std_logic; BRAM_Rst_A : out std_logic; BRAM_Clk_A : out std_logic; BRAM_EN_A : out std_logic; BRAM_WEN_A : out std_logic_vector(0 to 3); BRAM_Addr_A : out std_logic_vector(0 to 31); BRAM_Din_A : in std_logic_vector(0 to 31); BRAM_Dout_A : out std_logic_vector(0 to 31); Interrupt : out std_logic; UE : out std_logic; CE : out std_logic; SPLB_CTRL_PLB_ABus : in std_logic_vector(0 to 31); SPLB_CTRL_PLB_PAValid : in std_logic; SPLB_CTRL_PLB_masterID : in std_logic_vector(0 to 0); SPLB_CTRL_PLB_RNW : in std_logic; SPLB_CTRL_PLB_BE : in std_logic_vector(0 to 3); SPLB_CTRL_PLB_size : in std_logic_vector(0 to 3); SPLB_CTRL_PLB_type : in std_logic_vector(0 to 2); SPLB_CTRL_PLB_wrDBus : in std_logic_vector(0 to 31); SPLB_CTRL_Sl_addrAck : out std_logic; SPLB_CTRL_Sl_SSize : out std_logic_vector(0 to 1); SPLB_CTRL_Sl_wait : out std_logic; SPLB_CTRL_Sl_rearbitrate : out std_logic; SPLB_CTRL_Sl_wrDAck : out std_logic; SPLB_CTRL_Sl_wrComp : out std_logic; SPLB_CTRL_Sl_rdDBus : out std_logic_vector(0 to 31); SPLB_CTRL_Sl_rdDAck : out std_logic; SPLB_CTRL_Sl_rdComp : out std_logic; SPLB_CTRL_Sl_MBusy : out std_logic_vector(0 to 0); SPLB_CTRL_Sl_MWrErr : out std_logic_vector(0 to 0); SPLB_CTRL_Sl_MRdErr : out std_logic_vector(0 to 0); SPLB_CTRL_PLB_UABus : in std_logic_vector(0 to 31); SPLB_CTRL_PLB_SAValid : in std_logic; SPLB_CTRL_PLB_rdPrim : in std_logic; SPLB_CTRL_PLB_wrPrim : in std_logic; SPLB_CTRL_PLB_abort : in std_logic; SPLB_CTRL_PLB_busLock : in std_logic; SPLB_CTRL_PLB_MSize : in std_logic_vector(0 to 1); SPLB_CTRL_PLB_lockErr : in std_logic; SPLB_CTRL_PLB_wrBurst : in std_logic; SPLB_CTRL_PLB_rdBurst : in std_logic; SPLB_CTRL_PLB_wrPendReq : in std_logic; SPLB_CTRL_PLB_rdPendReq : in std_logic; SPLB_CTRL_PLB_wrPendPri : in std_logic_vector(0 to 1); SPLB_CTRL_PLB_rdPendPri : in std_logic_vector(0 to 1); SPLB_CTRL_PLB_reqPri : in std_logic_vector(0 to 1); SPLB_CTRL_PLB_TAttribute : in std_logic_vector(0 to 15); SPLB_CTRL_Sl_wrBTerm : out std_logic; SPLB_CTRL_Sl_rdWdAddr : out std_logic_vector(0 to 3); SPLB_CTRL_Sl_rdBTerm : out std_logic; SPLB_CTRL_Sl_MIRQ : out std_logic_vector(0 to 0); S_AXI_CTRL_ACLK : in std_logic; S_AXI_CTRL_ARESETN : in std_logic; S_AXI_CTRL_AWADDR : in std_logic_vector(31 downto 0); S_AXI_CTRL_AWVALID : in std_logic; S_AXI_CTRL_AWREADY : out std_logic; S_AXI_CTRL_WDATA : in std_logic_vector(31 downto 0); S_AXI_CTRL_WSTRB : in std_logic_vector(3 downto 0); S_AXI_CTRL_WVALID : in std_logic; S_AXI_CTRL_WREADY : out std_logic; S_AXI_CTRL_BRESP : out std_logic_vector(1 downto 0); S_AXI_CTRL_BVALID : out std_logic; S_AXI_CTRL_BREADY : in std_logic; S_AXI_CTRL_ARADDR : in std_logic_vector(31 downto 0); S_AXI_CTRL_ARVALID : in std_logic; S_AXI_CTRL_ARREADY : out std_logic; S_AXI_CTRL_RDATA : out std_logic_vector(31 downto 0); S_AXI_CTRL_RRESP : out std_logic_vector(1 downto 0); S_AXI_CTRL_RVALID : out std_logic; S_AXI_CTRL_RREADY : in std_logic ); end system_ilmb_cntlr_wrapper; architecture STRUCTURE of system_ilmb_cntlr_wrapper is component lmb_bram_if_cntlr is generic ( C_BASEADDR : std_logic_vector(0 to 31); C_HIGHADDR : std_logic_vector(0 to 31); C_FAMILY : string; C_MASK : std_logic_vector(0 to 31); C_MASK1 : std_logic_vector(0 to 31); C_MASK2 : std_logic_vector(0 to 31); C_MASK3 : std_logic_vector(0 to 31); C_LMB_AWIDTH : integer; C_LMB_DWIDTH : integer; C_ECC : integer; C_INTERCONNECT : integer; C_FAULT_INJECT : integer; C_CE_FAILING_REGISTERS : integer; C_UE_FAILING_REGISTERS : integer; C_ECC_STATUS_REGISTERS : integer; C_ECC_ONOFF_REGISTER : integer; C_ECC_ONOFF_RESET_VALUE : integer; C_CE_COUNTER_WIDTH : integer; C_WRITE_ACCESS : integer; C_NUM_LMB : integer; C_SPLB_CTRL_BASEADDR : std_logic_vector; C_SPLB_CTRL_HIGHADDR : std_logic_vector; C_SPLB_CTRL_AWIDTH : INTEGER; C_SPLB_CTRL_DWIDTH : INTEGER; C_SPLB_CTRL_P2P : INTEGER; C_SPLB_CTRL_MID_WIDTH : INTEGER; C_SPLB_CTRL_NUM_MASTERS : INTEGER; C_SPLB_CTRL_SUPPORT_BURSTS : INTEGER; C_SPLB_CTRL_NATIVE_DWIDTH : INTEGER; C_S_AXI_CTRL_BASEADDR : std_logic_vector(31 downto 0); C_S_AXI_CTRL_HIGHADDR : std_logic_vector(31 downto 0); C_S_AXI_CTRL_ADDR_WIDTH : INTEGER; C_S_AXI_CTRL_DATA_WIDTH : INTEGER ); port ( LMB_Clk : in std_logic; LMB_Rst : in std_logic; LMB_ABus : in std_logic_vector(0 to C_LMB_AWIDTH-1); LMB_WriteDBus : in std_logic_vector(0 to C_LMB_DWIDTH-1); LMB_AddrStrobe : in std_logic; LMB_ReadStrobe : in std_logic; LMB_WriteStrobe : in std_logic; LMB_BE : in std_logic_vector(0 to C_LMB_DWIDTH/8-1); Sl_DBus : out std_logic_vector(0 to C_LMB_DWIDTH-1); Sl_Ready : out std_logic; Sl_Wait : out std_logic; Sl_UE : out std_logic; Sl_CE : out std_logic; LMB1_ABus : in std_logic_vector(0 to C_LMB_AWIDTH-1); LMB1_WriteDBus : in std_logic_vector(0 to C_LMB_DWIDTH-1); LMB1_AddrStrobe : in std_logic; LMB1_ReadStrobe : in std_logic; LMB1_WriteStrobe : in std_logic; LMB1_BE : in std_logic_vector(0 to C_LMB_DWIDTH/8-1); Sl1_DBus : out std_logic_vector(0 to C_LMB_DWIDTH-1); Sl1_Ready : out std_logic; Sl1_Wait : out std_logic; Sl1_UE : out std_logic; Sl1_CE : out std_logic; LMB2_ABus : in std_logic_vector(0 to C_LMB_AWIDTH-1); LMB2_WriteDBus : in std_logic_vector(0 to C_LMB_DWIDTH-1); LMB2_AddrStrobe : in std_logic; LMB2_ReadStrobe : in std_logic; LMB2_WriteStrobe : in std_logic; LMB2_BE : in std_logic_vector(0 to C_LMB_DWIDTH/8-1); Sl2_DBus : out std_logic_vector(0 to C_LMB_DWIDTH-1); Sl2_Ready : out std_logic; Sl2_Wait : out std_logic; Sl2_UE : out std_logic; Sl2_CE : out std_logic; LMB3_ABus : in std_logic_vector(0 to C_LMB_AWIDTH-1); LMB3_WriteDBus : in std_logic_vector(0 to C_LMB_DWIDTH-1); LMB3_AddrStrobe : in std_logic; LMB3_ReadStrobe : in std_logic; LMB3_WriteStrobe : in std_logic; LMB3_BE : in std_logic_vector(0 to C_LMB_DWIDTH/8-1); Sl3_DBus : out std_logic_vector(0 to C_LMB_DWIDTH-1); Sl3_Ready : out std_logic; Sl3_Wait : out std_logic; Sl3_UE : out std_logic; Sl3_CE : out std_logic; BRAM_Rst_A : out std_logic; BRAM_Clk_A : out std_logic; BRAM_EN_A : out std_logic; BRAM_WEN_A : out std_logic_vector(0 to ((C_LMB_DWIDTH+8*C_ECC)/8)-1); BRAM_Addr_A : out std_logic_vector(0 to C_LMB_AWIDTH-1); BRAM_Din_A : in std_logic_vector(0 to C_LMB_DWIDTH-1+8*C_ECC); BRAM_Dout_A : out std_logic_vector(0 to C_LMB_DWIDTH-1+8*C_ECC); Interrupt : out std_logic; UE : out std_logic; CE : out std_logic; SPLB_CTRL_PLB_ABus : in std_logic_vector(0 to 31); SPLB_CTRL_PLB_PAValid : in std_logic; SPLB_CTRL_PLB_masterID : in std_logic_vector(0 to (C_SPLB_CTRL_MID_WIDTH-1)); SPLB_CTRL_PLB_RNW : in std_logic; SPLB_CTRL_PLB_BE : in std_logic_vector(0 to ((C_SPLB_CTRL_DWIDTH/8)-1)); SPLB_CTRL_PLB_size : in std_logic_vector(0 to 3); SPLB_CTRL_PLB_type : in std_logic_vector(0 to 2); SPLB_CTRL_PLB_wrDBus : in std_logic_vector(0 to (C_SPLB_CTRL_DWIDTH-1)); SPLB_CTRL_Sl_addrAck : out std_logic; SPLB_CTRL_Sl_SSize : out std_logic_vector(0 to 1); SPLB_CTRL_Sl_wait : out std_logic; SPLB_CTRL_Sl_rearbitrate : out std_logic; SPLB_CTRL_Sl_wrDAck : out std_logic; SPLB_CTRL_Sl_wrComp : out std_logic; SPLB_CTRL_Sl_rdDBus : out std_logic_vector(0 to (C_SPLB_CTRL_DWIDTH-1)); SPLB_CTRL_Sl_rdDAck : out std_logic; SPLB_CTRL_Sl_rdComp : out std_logic; SPLB_CTRL_Sl_MBusy : out std_logic_vector(0 to (C_SPLB_CTRL_NUM_MASTERS-1)); SPLB_CTRL_Sl_MWrErr : out std_logic_vector(0 to (C_SPLB_CTRL_NUM_MASTERS-1)); SPLB_CTRL_Sl_MRdErr : out std_logic_vector(0 to (C_SPLB_CTRL_NUM_MASTERS-1)); SPLB_CTRL_PLB_UABus : in std_logic_vector(0 to 31); SPLB_CTRL_PLB_SAValid : in std_logic; SPLB_CTRL_PLB_rdPrim : in std_logic; SPLB_CTRL_PLB_wrPrim : in std_logic; SPLB_CTRL_PLB_abort : in std_logic; SPLB_CTRL_PLB_busLock : in std_logic; SPLB_CTRL_PLB_MSize : in std_logic_vector(0 to 1); SPLB_CTRL_PLB_lockErr : in std_logic; SPLB_CTRL_PLB_wrBurst : in std_logic; SPLB_CTRL_PLB_rdBurst : in std_logic; SPLB_CTRL_PLB_wrPendReq : in std_logic; SPLB_CTRL_PLB_rdPendReq : in std_logic; SPLB_CTRL_PLB_wrPendPri : in std_logic_vector(0 to 1); SPLB_CTRL_PLB_rdPendPri : in std_logic_vector(0 to 1); SPLB_CTRL_PLB_reqPri : in std_logic_vector(0 to 1); SPLB_CTRL_PLB_TAttribute : in std_logic_vector(0 to 15); SPLB_CTRL_Sl_wrBTerm : out std_logic; SPLB_CTRL_Sl_rdWdAddr : out std_logic_vector(0 to 3); SPLB_CTRL_Sl_rdBTerm : out std_logic; SPLB_CTRL_Sl_MIRQ : out std_logic_vector(0 to (C_SPLB_CTRL_NUM_MASTERS-1)); S_AXI_CTRL_ACLK : in std_logic; S_AXI_CTRL_ARESETN : in std_logic; S_AXI_CTRL_AWADDR : in std_logic_vector((C_S_AXI_CTRL_ADDR_WIDTH-1) downto 0); S_AXI_CTRL_AWVALID : in std_logic; S_AXI_CTRL_AWREADY : out std_logic; S_AXI_CTRL_WDATA : in std_logic_vector((C_S_AXI_CTRL_DATA_WIDTH-1) downto 0); S_AXI_CTRL_WSTRB : in std_logic_vector(((C_S_AXI_CTRL_DATA_WIDTH/8)-1) downto 0); S_AXI_CTRL_WVALID : in std_logic; S_AXI_CTRL_WREADY : out std_logic; S_AXI_CTRL_BRESP : out std_logic_vector(1 downto 0); S_AXI_CTRL_BVALID : out std_logic; S_AXI_CTRL_BREADY : in std_logic; S_AXI_CTRL_ARADDR : in std_logic_vector((C_S_AXI_CTRL_ADDR_WIDTH-1) downto 0); S_AXI_CTRL_ARVALID : in std_logic; S_AXI_CTRL_ARREADY : out std_logic; S_AXI_CTRL_RDATA : out std_logic_vector((C_S_AXI_CTRL_DATA_WIDTH-1) downto 0); S_AXI_CTRL_RRESP : out std_logic_vector(1 downto 0); S_AXI_CTRL_RVALID : out std_logic; S_AXI_CTRL_RREADY : in std_logic ); end component; begin ilmb_cntlr : lmb_bram_if_cntlr generic map ( C_BASEADDR => X"00000000", C_HIGHADDR => X"00000fff", C_FAMILY => "virtex5", C_MASK => X"80000000", C_MASK1 => X"00800000", C_MASK2 => X"00800000", C_MASK3 => X"00800000", C_LMB_AWIDTH => 32, C_LMB_DWIDTH => 32, C_ECC => 0, C_INTERCONNECT => 0, C_FAULT_INJECT => 0, C_CE_FAILING_REGISTERS => 0, C_UE_FAILING_REGISTERS => 0, C_ECC_STATUS_REGISTERS => 0, C_ECC_ONOFF_REGISTER => 0, C_ECC_ONOFF_RESET_VALUE => 1, C_CE_COUNTER_WIDTH => 0, C_WRITE_ACCESS => 2, C_NUM_LMB => 1, C_SPLB_CTRL_BASEADDR => X"FFFFFFFF", C_SPLB_CTRL_HIGHADDR => X"00000000", C_SPLB_CTRL_AWIDTH => 32, C_SPLB_CTRL_DWIDTH => 32, C_SPLB_CTRL_P2P => 0, C_SPLB_CTRL_MID_WIDTH => 1, C_SPLB_CTRL_NUM_MASTERS => 1, C_SPLB_CTRL_SUPPORT_BURSTS => 0, C_SPLB_CTRL_NATIVE_DWIDTH => 32, C_S_AXI_CTRL_BASEADDR => X"FFFFFFFF", C_S_AXI_CTRL_HIGHADDR => X"00000000", C_S_AXI_CTRL_ADDR_WIDTH => 32, C_S_AXI_CTRL_DATA_WIDTH => 32 ) port map ( LMB_Clk => LMB_Clk, LMB_Rst => LMB_Rst, LMB_ABus => LMB_ABus, LMB_WriteDBus => LMB_WriteDBus, LMB_AddrStrobe => LMB_AddrStrobe, LMB_ReadStrobe => LMB_ReadStrobe, LMB_WriteStrobe => LMB_WriteStrobe, LMB_BE => LMB_BE, Sl_DBus => Sl_DBus, Sl_Ready => Sl_Ready, Sl_Wait => Sl_Wait, Sl_UE => Sl_UE, Sl_CE => Sl_CE, LMB1_ABus => LMB1_ABus, LMB1_WriteDBus => LMB1_WriteDBus, LMB1_AddrStrobe => LMB1_AddrStrobe, LMB1_ReadStrobe => LMB1_ReadStrobe, LMB1_WriteStrobe => LMB1_WriteStrobe, LMB1_BE => LMB1_BE, Sl1_DBus => Sl1_DBus, Sl1_Ready => Sl1_Ready, Sl1_Wait => Sl1_Wait, Sl1_UE => Sl1_UE, Sl1_CE => Sl1_CE, LMB2_ABus => LMB2_ABus, LMB2_WriteDBus => LMB2_WriteDBus, LMB2_AddrStrobe => LMB2_AddrStrobe, LMB2_ReadStrobe => LMB2_ReadStrobe, LMB2_WriteStrobe => LMB2_WriteStrobe, LMB2_BE => LMB2_BE, Sl2_DBus => Sl2_DBus, Sl2_Ready => Sl2_Ready, Sl2_Wait => Sl2_Wait, Sl2_UE => Sl2_UE, Sl2_CE => Sl2_CE, LMB3_ABus => LMB3_ABus, LMB3_WriteDBus => LMB3_WriteDBus, LMB3_AddrStrobe => LMB3_AddrStrobe, LMB3_ReadStrobe => LMB3_ReadStrobe, LMB3_WriteStrobe => LMB3_WriteStrobe, LMB3_BE => LMB3_BE, Sl3_DBus => Sl3_DBus, Sl3_Ready => Sl3_Ready, Sl3_Wait => Sl3_Wait, Sl3_UE => Sl3_UE, Sl3_CE => Sl3_CE, BRAM_Rst_A => BRAM_Rst_A, BRAM_Clk_A => BRAM_Clk_A, BRAM_EN_A => BRAM_EN_A, BRAM_WEN_A => BRAM_WEN_A, BRAM_Addr_A => BRAM_Addr_A, BRAM_Din_A => BRAM_Din_A, BRAM_Dout_A => BRAM_Dout_A, Interrupt => Interrupt, UE => UE, CE => CE, SPLB_CTRL_PLB_ABus => SPLB_CTRL_PLB_ABus, SPLB_CTRL_PLB_PAValid => SPLB_CTRL_PLB_PAValid, SPLB_CTRL_PLB_masterID => SPLB_CTRL_PLB_masterID, SPLB_CTRL_PLB_RNW => SPLB_CTRL_PLB_RNW, SPLB_CTRL_PLB_BE => SPLB_CTRL_PLB_BE, SPLB_CTRL_PLB_size => SPLB_CTRL_PLB_size, SPLB_CTRL_PLB_type => SPLB_CTRL_PLB_type, SPLB_CTRL_PLB_wrDBus => SPLB_CTRL_PLB_wrDBus, SPLB_CTRL_Sl_addrAck => SPLB_CTRL_Sl_addrAck, SPLB_CTRL_Sl_SSize => SPLB_CTRL_Sl_SSize, SPLB_CTRL_Sl_wait => SPLB_CTRL_Sl_wait, SPLB_CTRL_Sl_rearbitrate => SPLB_CTRL_Sl_rearbitrate, SPLB_CTRL_Sl_wrDAck => SPLB_CTRL_Sl_wrDAck, SPLB_CTRL_Sl_wrComp => SPLB_CTRL_Sl_wrComp, SPLB_CTRL_Sl_rdDBus => SPLB_CTRL_Sl_rdDBus, SPLB_CTRL_Sl_rdDAck => SPLB_CTRL_Sl_rdDAck, SPLB_CTRL_Sl_rdComp => SPLB_CTRL_Sl_rdComp, SPLB_CTRL_Sl_MBusy => SPLB_CTRL_Sl_MBusy, SPLB_CTRL_Sl_MWrErr => SPLB_CTRL_Sl_MWrErr, SPLB_CTRL_Sl_MRdErr => SPLB_CTRL_Sl_MRdErr, SPLB_CTRL_PLB_UABus => SPLB_CTRL_PLB_UABus, SPLB_CTRL_PLB_SAValid => SPLB_CTRL_PLB_SAValid, SPLB_CTRL_PLB_rdPrim => SPLB_CTRL_PLB_rdPrim, SPLB_CTRL_PLB_wrPrim => SPLB_CTRL_PLB_wrPrim, SPLB_CTRL_PLB_abort => SPLB_CTRL_PLB_abort, SPLB_CTRL_PLB_busLock => SPLB_CTRL_PLB_busLock, SPLB_CTRL_PLB_MSize => SPLB_CTRL_PLB_MSize, SPLB_CTRL_PLB_lockErr => SPLB_CTRL_PLB_lockErr, SPLB_CTRL_PLB_wrBurst => SPLB_CTRL_PLB_wrBurst, SPLB_CTRL_PLB_rdBurst => SPLB_CTRL_PLB_rdBurst, SPLB_CTRL_PLB_wrPendReq => SPLB_CTRL_PLB_wrPendReq, SPLB_CTRL_PLB_rdPendReq => SPLB_CTRL_PLB_rdPendReq, SPLB_CTRL_PLB_wrPendPri => SPLB_CTRL_PLB_wrPendPri, SPLB_CTRL_PLB_rdPendPri => SPLB_CTRL_PLB_rdPendPri, SPLB_CTRL_PLB_reqPri => SPLB_CTRL_PLB_reqPri, SPLB_CTRL_PLB_TAttribute => SPLB_CTRL_PLB_TAttribute, SPLB_CTRL_Sl_wrBTerm => SPLB_CTRL_Sl_wrBTerm, SPLB_CTRL_Sl_rdWdAddr => SPLB_CTRL_Sl_rdWdAddr, SPLB_CTRL_Sl_rdBTerm => SPLB_CTRL_Sl_rdBTerm, SPLB_CTRL_Sl_MIRQ => SPLB_CTRL_Sl_MIRQ, S_AXI_CTRL_ACLK => S_AXI_CTRL_ACLK, S_AXI_CTRL_ARESETN => S_AXI_CTRL_ARESETN, S_AXI_CTRL_AWADDR => S_AXI_CTRL_AWADDR, S_AXI_CTRL_AWVALID => S_AXI_CTRL_AWVALID, S_AXI_CTRL_AWREADY => S_AXI_CTRL_AWREADY, S_AXI_CTRL_WDATA => S_AXI_CTRL_WDATA, S_AXI_CTRL_WSTRB => S_AXI_CTRL_WSTRB, S_AXI_CTRL_WVALID => S_AXI_CTRL_WVALID, S_AXI_CTRL_WREADY => S_AXI_CTRL_WREADY, S_AXI_CTRL_BRESP => S_AXI_CTRL_BRESP, S_AXI_CTRL_BVALID => S_AXI_CTRL_BVALID, S_AXI_CTRL_BREADY => S_AXI_CTRL_BREADY, S_AXI_CTRL_ARADDR => S_AXI_CTRL_ARADDR, S_AXI_CTRL_ARVALID => S_AXI_CTRL_ARVALID, S_AXI_CTRL_ARREADY => S_AXI_CTRL_ARREADY, S_AXI_CTRL_RDATA => S_AXI_CTRL_RDATA, S_AXI_CTRL_RRESP => S_AXI_CTRL_RRESP, S_AXI_CTRL_RVALID => S_AXI_CTRL_RVALID, S_AXI_CTRL_RREADY => S_AXI_CTRL_RREADY ); end architecture STRUCTURE;
lgpl-3.0
c962a6ea0d5acdcb60399d067f3f7164
0.615078
2.93296
false
false
false
false
grwlf/vsim
vhdl_ct/ct00586.vhd
1
27,065
-- NEED RESULT: ARCH00586: Attribute declarations - composite dynamic subtypes with dynamic initial values passed ------------------------------------------------------------------------------- -- -- Copyright (c) 1989 by Intermetrics, Inc. -- All rights reserved. -- ------------------------------------------------------------------------------- -- -- TEST NAME: -- -- CT00586 -- -- AUTHOR: -- -- A. Wilmot -- -- TEST OBJECTIVES: -- -- 4.4 (1) -- 4.4 (8) -- -- DESIGN UNIT ORDERING: -- -- E00000(ARCH00586) -- ENT00586_Test_Bench(ARCH00586_Test_Bench) -- -- REVISION HISTORY: -- -- 19-AUG-1987 - initial revision -- -- NOTES: -- -- self-checking -- automatically generated -- use WORK.STANDARD_TYPES.test_report ; -- architecture ARCH00586 of E00000 is procedure p2 ( constant lowb : integer := 1 ; constant highb : integer := 10 ; constant lowb_i2 : integer := 0 ; constant highb_i2 : integer := 1000 ; constant lowb_p : integer := -100 ; constant highb_p : integer := 1000 ; constant lowb_r : real := 0.0 ; constant highb_r : real := 1000.0 ; constant lowb_r2 : real := 8.0 ; constant highb_r2 : real := 80.0 -- ) is -- -- assertion: c_xxxxx_2 >= c_xxxxx_1 -- enumeration types -- predefined -- boolean constant c_boolean_1 : boolean := false ; constant c_boolean_2 : boolean := true ; -- type boolean_vector is array (integer range <>) of boolean ; subtype boolean_vector_range1 is integer range lowb to highb ; subtype st_boolean_vector is boolean_vector (boolean_vector_range1) ; constant c_st_boolean_vector_1 : st_boolean_vector := (others => c_boolean_1) ; constant c_st_boolean_vector_2 : st_boolean_vector := (others => c_boolean_2) ; -- -- bit constant c_bit_1 : bit := '0' ; constant c_bit_2 : bit := '1' ; -- constant c_bit_vector_1 : bit_vector := B"0000" ; constant c_bit_vector_2 : bit_vector := B"1111" ; subtype bit_vector_range1 is integer range lowb to highb ; subtype st_bit_vector is bit_vector (bit_vector_range1) ; constant c_st_bit_vector_1 : st_bit_vector := (others => c_bit_1) ; constant c_st_bit_vector_2 : st_bit_vector := (others => c_bit_2) ; -- severity_level constant c_severity_level_1 : severity_level := NOTE ; constant c_severity_level_2 : severity_level := WARNING ; -- type severity_level_vector is array (integer range <>) of severity_level ; subtype severity_level_vector_range1 is integer range lowb to highb ; subtype st_severity_level_vector is severity_level_vector (severity_level_vector_range1) ; constant c_st_severity_level_vector_1 : st_severity_level_vector := (others => c_severity_level_1) ; constant c_st_severity_level_vector_2 : st_severity_level_vector := (others => c_severity_level_2) ; -- -- character constant c_character_1 : character := 'A' ; constant c_character_2 : character := 'a' ; -- constant c_string_1 : string := "ABC0000" ; constant c_string_2 : string := "ABC1111" ; subtype string_range1 is integer range lowb to highb ; subtype st_string is string (string_range1) ; constant c_st_string_1 : st_string := (others => c_character_1) ; constant c_st_string_2 : st_string := (others => c_character_2) ; -- user defined enumeration type t_enum1 is (en1, en2, en3, en4) ; constant c_t_enum1_1 : t_enum1 := en1 ; constant c_t_enum1_2 : t_enum1 := en2 ; subtype st_enum1 is t_enum1 range en4 downto en1 ; constant c_st_enum1_1 : st_enum1 := en1 ; constant c_st_enum1_2 : st_enum1 := en2 ; -- type enum1_vector is array (integer range <>) of st_enum1 ; subtype enum1_vector_range1 is integer range lowb to highb ; subtype st_enum1_vector is enum1_vector (enum1_vector_range1) ; constant c_st_enum1_vector_1 : st_enum1_vector := (others => c_st_enum1_1) ; constant c_st_enum1_vector_2 : st_enum1_vector := (others => c_st_enum1_2) ; -- integer types -- predefined constant c_integer_1 : integer := lowb ; constant c_integer_2 : integer := highb ; -- type integer_vector is array (integer range <>) of integer ; subtype integer_vector_range1 is integer range lowb to highb ; subtype st_integer_vector is integer_vector (integer_vector_range1) ; constant c_st_integer_vector_1 : st_integer_vector := (others => c_integer_1) ; constant c_st_integer_vector_2 : st_integer_vector := (others => c_integer_2) ; -- -- user defined integer type type t_int1 is range 0 to 100 ; constant c_t_int1_1 : t_int1 := 0 ; constant c_t_int1_2 : t_int1 := 10 ; subtype st_int1 is t_int1 range 8 to 60 ; constant c_st_int1_1 : st_int1 := 8 ; constant c_st_int1_2 : st_int1 := 9 ; -- type int1_vector is array (integer range <>) of st_int1 ; subtype int1_vector_range1 is integer range lowb to highb ; subtype st_int1_vector is int1_vector (int1_vector_range1) ; constant c_st_int1_vector_1 : st_int1_vector := (others => c_st_int1_1) ; constant c_st_int1_vector_2 : st_int1_vector := (others => c_st_int1_2) ; -- -- physical types -- predefined constant c_time_1 : time := 1 ns ; constant c_time_2 : time := 2 ns ; -- type time_vector is array (integer range <>) of time ; subtype time_vector_range1 is integer range lowb to highb ; subtype st_time_vector is time_vector (time_vector_range1) ; constant c_st_time_vector_1 : st_time_vector := (others => c_time_1) ; constant c_st_time_vector_2 : st_time_vector := (others => c_time_2) ; -- -- user defined physical type type t_phys1 is range -100 to 1000 units phys1_1 ; phys1_2 = 10 phys1_1 ; phys1_3 = 10 phys1_2 ; phys1_4 = 10 phys1_3 ; phys1_5 = 10 phys1_4 ; end units ; -- constant c_t_phys1_1 : t_phys1 := phys1_1 ; constant c_t_phys1_2 : t_phys1 := phys1_2 ; subtype st_phys1 is t_phys1 range phys1_2 to phys1_4 ; constant c_st_phys1_1 : st_phys1 := phys1_2 ; constant c_st_phys1_2 : st_phys1 := phys1_3 ; -- type phys1_vector is array (integer range <>) of st_phys1 ; subtype phys1_vector_range1 is integer range lowb to highb ; subtype st_phys1_vector is phys1_vector (phys1_vector_range1) ; constant c_st_phys1_vector_1 : st_phys1_vector := (others => c_st_phys1_1) ; constant c_st_phys1_vector_2 : st_phys1_vector := (others => c_st_phys1_2) ; -- -- -- floating point types -- predefined constant c_real_1 : real := 0.0 ; constant c_real_2 : real := 1.0 ; -- type real_vector is array (integer range <>) of real ; subtype real_vector_range1 is integer range lowb to highb ; subtype st_real_vector is real_vector (real_vector_range1) ; constant c_st_real_vector_1 : st_real_vector := (others => c_real_1) ; constant c_st_real_vector_2 : st_real_vector := (others => c_real_2) ; -- -- user defined floating type type t_real1 is range 0.0 to 1000.0 ; constant c_t_real1_1 : t_real1 := 0.0 ; constant c_t_real1_2 : t_real1 := 1.0 ; subtype st_real1 is t_real1 range 8.0 to 80.0 ; constant c_st_real1_1 : st_real1 := 8.0 ; constant c_st_real1_2 : st_real1 := 9.0 ; -- type real1_vector is array (integer range <>) of st_real1 ; subtype real1_vector_range1 is integer range lowb to highb ; subtype st_real1_vector is real1_vector (real1_vector_range1) ; constant c_st_real1_vector_1 : st_real1_vector := (others => c_st_real1_1) ; constant c_st_real1_vector_2 : st_real1_vector := (others => c_st_real1_2) ; -- composite types -- -- simple record type t_rec1 is record f1 : integer range lowb_i2 to highb_i2 ; f2 : time ; f3 : boolean ; f4 : real ; end record ; constant c_t_rec1_1 : t_rec1 := (c_integer_1, c_time_1, c_boolean_1, c_real_1) ; constant c_t_rec1_2 : t_rec1 := (c_integer_2, c_time_2, c_boolean_2, c_real_2) ; subtype st_rec1 is t_rec1 ; constant c_st_rec1_1 : st_rec1 := c_t_rec1_1 ; constant c_st_rec1_2 : st_rec1 := c_t_rec1_2 ; -- type rec1_vector is array (integer range <>) of st_rec1 ; subtype rec1_vector_range1 is integer range lowb to highb ; subtype st_rec1_vector is rec1_vector (rec1_vector_range1) ; constant c_st_rec1_vector_1 : st_rec1_vector := (others => c_st_rec1_1) ; constant c_st_rec1_vector_2 : st_rec1_vector := (others => c_st_rec1_2) ; -- -- -- more complex record type t_rec2 is record f1 : boolean ; f2 : st_rec1 ; f3 : time ; end record ; constant c_t_rec2_1 : t_rec2 := (c_boolean_1, c_st_rec1_1, c_time_1) ; constant c_t_rec2_2 : t_rec2 := (c_boolean_2, c_st_rec1_2, c_time_2) ; subtype st_rec2 is t_rec2 ; constant c_st_rec2_1 : st_rec2 := c_t_rec2_1 ; constant c_st_rec2_2 : st_rec2 := c_t_rec2_2 ; -- type rec2_vector is array (integer range <>) of st_rec2 ; subtype rec2_vector_range1 is integer range lowb to highb ; subtype st_rec2_vector is rec2_vector (rec2_vector_range1) ; constant c_st_rec2_vector_1 : st_rec2_vector := (others => c_st_rec2_1) ; constant c_st_rec2_vector_2 : st_rec2_vector := (others => c_st_rec2_2) ; -- -- simple array type t_arr1 is array (integer range <>) of st_int1 ; subtype t_arr1_range1 is integer range lowb to highb ; subtype st_arr1 is t_arr1 (t_arr1_range1) ; constant c_st_arr1_1 : st_arr1 := (others => c_st_int1_1) ; constant c_st_arr1_2 : st_arr1 := (others => c_st_int1_2) ; constant c_t_arr1_1 : st_arr1 := c_st_arr1_1 ; constant c_t_arr1_2 : st_arr1 := c_st_arr1_2 ; -- type arr1_vector is array (integer range <>) of st_arr1 ; subtype arr1_vector_range1 is integer range lowb to highb ; subtype st_arr1_vector is arr1_vector (arr1_vector_range1) ; constant c_st_arr1_vector_1 : st_arr1_vector := (others => c_st_arr1_1) ; constant c_st_arr1_vector_2 : st_arr1_vector := (others => c_st_arr1_2) ; -- more complex array type t_arr2 is array (integer range <>, boolean range <>) of st_arr1 ; subtype t_arr2_range1 is integer range lowb to highb ; subtype t_arr2_range2 is boolean range false to true ; subtype st_arr2 is t_arr2 (t_arr2_range1, t_arr2_range2); constant c_st_arr2_1 : st_arr2 := (others => (others => c_st_arr1_1)) ; constant c_st_arr2_2 : st_arr2 := (others => (others => c_st_arr1_2)) ; constant c_t_arr2_1 : st_arr2 := c_st_arr2_1 ; constant c_t_arr2_2 : st_arr2 := c_st_arr2_2 ; -- type arr2_vector is array (integer range <>) of st_arr2 ; subtype arr2_vector_range1 is integer range lowb to highb ; subtype st_arr2_vector is arr2_vector (arr2_vector_range1) ; constant c_st_arr2_vector_1 : st_arr2_vector := (others => c_st_arr2_1) ; constant c_st_arr2_vector_2 : st_arr2_vector := (others => c_st_arr2_2) ; -- -- -- most complex record type t_rec3 is record f1 : boolean ; f2 : st_rec2 ; f3 : st_arr2 ; end record ; constant c_t_rec3_1 : t_rec3 := (c_boolean_1, c_st_rec2_1, c_st_arr2_1) ; constant c_t_rec3_2 : t_rec3 := (c_boolean_2, c_st_rec2_2, c_st_arr2_2) ; subtype st_rec3 is t_rec3 ; constant c_st_rec3_1 : st_rec3 := c_t_rec3_1 ; constant c_st_rec3_2 : st_rec3 := c_t_rec3_2 ; -- type rec3_vector is array (integer range <>) of st_rec3 ; subtype rec3_vector_range1 is integer range lowb to highb ; subtype st_rec3_vector is rec3_vector (rec3_vector_range1) ; constant c_st_rec3_vector_1 : st_rec3_vector := (others => c_st_rec3_1) ; constant c_st_rec3_vector_2 : st_rec3_vector := (others => c_st_rec3_2) ; -- -- most complex array type t_arr3 is array (integer range <>, boolean range <>) of st_rec3 ; subtype t_arr3_range1 is integer range lowb to highb ; subtype t_arr3_range2 is boolean range true downto false ; subtype st_arr3 is t_arr3 (t_arr3_range1, t_arr3_range2) ; constant c_st_arr3_1 : st_arr3 := (others => (others => c_st_rec3_1)) ; constant c_st_arr3_2 : st_arr3 := (others => (others => c_st_rec3_2)) ; constant c_t_arr3_1 : st_arr3 := c_st_arr3_1 ; constant c_t_arr3_2 : st_arr3 := c_st_arr3_2 ; -- type arr3_vector is array (integer range <>) of st_arr3 ; subtype arr3_vector_range1 is integer range lowb to highb ; subtype st_arr3_vector is arr3_vector (arr3_vector_range1) ; constant c_st_arr3_vector_1 : st_arr3_vector := (others => c_st_arr3_1) ; constant c_st_arr3_vector_2 : st_arr3_vector := (others => c_st_arr3_2) ; -- -- enumeration types -- predefined -- boolean function bf_boolean(to_resolve : boolean_vector) return boolean is variable sum : integer := 0 ; begin if to_resolve'length = 0 then return boolean'left ; else for i in to_resolve'range loop sum := sum + boolean'pos(to_resolve(i)) ; end loop ; return boolean'val(integer'pos(sum) mod (boolean'pos(boolean'high) + 1)) ; end if ; end bf_boolean ; -- -- -- bit function bf_bit(to_resolve : bit_vector) return bit is variable sum : integer := 0 ; begin if to_resolve'length = 0 then return bit'left ; else for i in to_resolve'range loop sum := sum + bit'pos(to_resolve(i)) ; end loop ; return bit'val(integer'pos(sum) mod (bit'pos(bit'high) + 1)) ; end if ; end bf_bit ; -- -- severity_level function bf_severity_level(to_resolve : severity_level_vector) return severity_level is variable sum : integer := 0 ; begin if to_resolve'length = 0 then return severity_level'left ; else for i in to_resolve'range loop sum := sum + severity_level'pos(to_resolve(i)) ; end loop ; return severity_level'val(integer'pos(sum) mod (severity_level'pos(severity_level'high) + 1)) ; end if ; end bf_severity_level ; -- -- character function bf_character(to_resolve : string) return character is variable sum : integer := 0 ; begin if to_resolve'length = 0 then return character'left ; else for i in to_resolve'range loop sum := sum + character'pos(to_resolve(i)) ; end loop ; return character'val(integer'pos(sum) mod (character'pos(character'high) + 1)) ; end if ; end bf_character ; -- -- -- user defined enumeration function bf_enum1(to_resolve : enum1_vector) return st_enum1 is variable sum : integer := 0 ; begin if to_resolve'length = 0 then return st_enum1'left ; else for i in to_resolve'range loop sum := sum + t_enum1'pos(to_resolve(i)) ; end loop ; return t_enum1'val(integer'pos(sum) mod (t_enum1'pos(t_enum1'high) + 1)) ; end if ; end bf_enum1 ; -- -- -- integer types -- predefined function bf_integer(to_resolve : integer_vector) return integer is variable sum : integer := 0 ; begin if to_resolve'length = 0 then return integer'left ; else for i in to_resolve'range loop sum := sum + integer'pos(to_resolve(i)) ; end loop ; return sum ; end if ; end bf_integer ; -- -- -- user defined integer type function bf_int1(to_resolve : int1_vector) return st_int1 is variable sum : integer := 0 ; begin if to_resolve'length = 0 then return st_int1'left ; else for i in to_resolve'range loop sum := sum + t_int1'pos(to_resolve(i)) ; end loop ; return t_int1'val(integer'pos(sum) mod (t_int1'pos(t_int1'high) + 1)) ; end if ; end bf_int1 ; -- -- -- physical types -- predefined function bf_time(to_resolve : time_vector) return time is variable sum : time := 0 fs; begin if to_resolve'length = 0 then return time'left ; else for i in to_resolve'range loop sum := sum + to_resolve(i) ; end loop ; return sum ; end if ; end bf_time ; -- -- -- user defined physical type function bf_phys1(to_resolve : phys1_vector) return st_phys1 is variable sum : integer := 0 ; begin if to_resolve'length = 0 then return c_st_phys1_1 ; else for i in to_resolve'range loop sum := sum + t_phys1'pos(to_resolve(i)) ; end loop ; return t_phys1'val(integer'pos(sum) mod (t_phys1'pos(t_phys1'high) + 1)) ; end if ; end bf_phys1 ; -- -- -- floating point types -- predefined function bf_real(to_resolve : real_vector) return real is variable sum : real := 0.0 ; begin if to_resolve'length = 0 then return real'left ; else for i in to_resolve'range loop sum := sum + to_resolve(i) ; end loop ; return sum ; end if ; end bf_real ; -- -- -- user defined floating type function bf_real1(to_resolve : real1_vector) return st_real1 is variable sum : t_real1 := 0.0 ; begin if to_resolve'length = 0 then return c_st_real1_1 ; else for i in to_resolve'range loop sum := sum + to_resolve(i) ; end loop ; return sum ; end if ; end bf_real1 ; -- -- -- composite types -- -- simple record function bf_rec1(to_resolve : rec1_vector) return st_rec1 is variable f1array : integer_vector (to_resolve'range) ; variable f2array : time_vector (to_resolve'range) ; variable f3array : boolean_vector (to_resolve'range) ; variable f4array : real_vector (to_resolve'range) ; variable result : st_rec1 ; begin if to_resolve'length = 0 then return c_st_rec1_1 ; else for i in to_resolve'range loop f1array(i) := to_resolve(i).f1 ; f2array(i) := to_resolve(i).f2 ; f3array(i) := to_resolve(i).f3 ; f4array(i) := to_resolve(i).f4 ; end loop ; result.f1 := bf_integer(f1array) ; result.f2 := bf_time(f2array) ; result.f3 := bf_boolean(f3array) ; result.f4 := bf_real(f4array) ; return result ; end if ; end bf_rec1 ; -- -- -- more complex record function bf_rec2(to_resolve : rec2_vector) return st_rec2 is variable f1array : boolean_vector (to_resolve'range) ; variable f2array : rec1_vector (to_resolve'range) ; variable f3array : time_vector (to_resolve'range) ; variable result : st_rec2 ; begin if to_resolve'length = 0 then return c_st_rec2_1 ; else for i in to_resolve'range loop f1array(i) := to_resolve(i).f1 ; f2array(i) := to_resolve(i).f2 ; f3array(i) := to_resolve(i).f3 ; end loop ; result.f1 := bf_boolean(f1array) ; result.f2 := bf_rec1(f2array) ; result.f3 := bf_time(f3array) ; return result ; end if ; end bf_rec2 ; -- -- -- simple array function bf_arr1(to_resolve : arr1_vector) return st_arr1 is variable temp : int1_vector (to_resolve'range) ; variable result : st_arr1 ; begin if to_resolve'length = 0 then return c_st_arr1_1 ; else for i in st_arr1'range loop for j in to_resolve'range(1) loop temp(j) := to_resolve(j)(i) ; end loop; result(i) := bf_int1(temp) ; end loop ; return result ; end if ; end bf_arr1 ; -- -- -- more complex array function bf_arr2(to_resolve : arr2_vector) return st_arr2 is variable temp : arr1_vector (to_resolve'range) ; variable result : st_arr2 ; begin if to_resolve'length = 0 then return c_st_arr2_1 ; else for i in st_arr2'range(1) loop for j in st_arr2'range(2) loop for k in to_resolve'range loop temp(k) := to_resolve(k)(i,j) ; end loop ; result(i, j) := bf_arr1(temp) ; end loop ; end loop ; return result ; end if ; end bf_arr2 ; -- -- -- most complex record function bf_rec3(to_resolve : rec3_vector) return st_rec3 is variable f1array : boolean_vector (to_resolve'range) ; variable f2array : rec2_vector (to_resolve'range) ; variable f3array : arr2_vector (to_resolve'range) ; variable result : st_rec3 ; begin if to_resolve'length = 0 then return c_st_rec3_1 ; else for i in to_resolve'range loop f1array(i) := to_resolve(i).f1 ; f2array(i) := to_resolve(i).f2 ; f3array(i) := to_resolve(i).f3 ; end loop ; result.f1 := bf_boolean(f1array) ; result.f2 := bf_rec2(f2array) ; result.f3 := bf_arr2(f3array) ; return result ; end if ; end bf_rec3 ; -- -- -- most complex array function bf_arr3(to_resolve : arr3_vector) return st_arr3 is variable temp : rec3_vector (to_resolve'range) ; variable result : st_arr3 ; begin if to_resolve'length = 0 then return c_st_arr3_1 ; else for i in st_arr3'range(1) loop for j in st_arr3'range(2) loop for k in to_resolve'range loop temp(k) := to_resolve(k)(i,j) ; end loop ; result(i, j) := bf_rec3(temp) ; end loop ; end loop ; return result ; end if ; end bf_arr3 ; -- attribute at_bit_vector_1 : bit_vector ; attribute at_string_1 : string ; attribute at_t_rec1_1 : t_rec1 ; attribute at_st_rec1_1 : st_rec1 ; attribute at_t_rec2_1 : t_rec2 ; attribute at_st_rec2_1 : st_rec2 ; attribute at_t_rec3_1 : t_rec3 ; attribute at_st_rec3_1 : st_rec3 ; attribute at_t_arr1_1 : t_arr1 ; attribute at_st_arr1_1 : st_arr1 ; attribute at_t_arr2_1 : t_arr2 ; attribute at_st_arr2_1 : st_arr2 ; attribute at_t_arr3_1 : t_arr3 ; attribute at_st_arr3_1 : st_arr3 ; procedure p1 ; attribute at_bit_vector_1 of p1 : procedure is c_st_bit_vector_1 ; attribute at_string_1 of p1 : procedure is c_st_string_1 ; attribute at_t_rec1_1 of p1 : procedure is c_st_rec1_1 ; attribute at_st_rec1_1 of p1 : procedure is c_st_rec1_1 ; attribute at_t_rec2_1 of p1 : procedure is c_st_rec2_1 ; attribute at_st_rec2_1 of p1 : procedure is c_st_rec2_1 ; attribute at_t_rec3_1 of p1 : procedure is c_st_rec3_1 ; attribute at_st_rec3_1 of p1 : procedure is c_st_rec3_1 ; attribute at_t_arr1_1 of p1 : procedure is c_st_arr1_1 ; attribute at_st_arr1_1 of p1 : procedure is c_st_arr1_1 ; attribute at_t_arr2_1 of p1 : procedure is c_st_arr2_1 ; attribute at_st_arr2_1 of p1 : procedure is c_st_arr2_1 ; attribute at_t_arr3_1 of p1 : procedure is c_st_arr3_1 ; attribute at_st_arr3_1 of p1 : procedure is c_st_arr3_1 ; procedure p1 is variable correct : boolean := true ; begin correct := correct and p1'at_bit_vector_1 = c_st_bit_vector_1 ; correct := correct and p1'at_string_1 = c_st_string_1 ; correct := correct and p1'at_t_rec1_1 = c_st_rec1_1 ; correct := correct and p1'at_st_rec1_1 = c_st_rec1_1 ; correct := correct and p1'at_t_rec2_1 = c_st_rec2_1 ; correct := correct and p1'at_st_rec2_1 = c_st_rec2_1 ; correct := correct and p1'at_t_rec3_1 = c_st_rec3_1 ; correct := correct and p1'at_st_rec3_1 = c_st_rec3_1 ; correct := correct and p1'at_t_arr1_1 = c_st_arr1_1 ; correct := correct and p1'at_st_arr1_1 = c_st_arr1_1 ; correct := correct and p1'at_t_arr2_1 = c_st_arr2_1 ; correct := correct and p1'at_st_arr2_1 = c_st_arr2_1 ; correct := correct and p1'at_t_arr3_1 = c_st_arr3_1 ; correct := correct and p1'at_st_arr3_1 = c_st_arr3_1 ; test_report ( "ARCH00586" , "Attribute declarations - composite dynamic subtypes" & " with dynamic initial values" , correct) ; end p1 ; begin p1 ; end p2 ; begin process begin p2 ; wait ; end process ; end ARCH00586 ; -- entity ENT00586_Test_Bench is end ENT00586_Test_Bench ; -- architecture ARCH00586_Test_Bench of ENT00586_Test_Bench is begin L1: block component UUT end component ; for CIS1 : UUT use entity WORK.E00000 ( ARCH00586 ) ; begin CIS1 : UUT ; end block L1 ; end ARCH00586_Test_Bench ;
gpl-3.0
c00f403cf2bfe515cebeb9ed6c1b389e
0.539701
3.235118
false
false
false
false
MilosSubotic/huffman_coding
RTL/src/rtl/huffman_encoder.vhd
1
2,279
------------------------------------------------------------------------------ -- @license MIT -- @brief Huffman encoder 8-bit symbols, max 16 symbols in group. ------------------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; use work.global.all; use work.text2sym_conv_and_stage_freq; use work.histogram; use work.sort_syms_by_freq; entity huffman_encoder is port( -- Clock. aclk : in std_logic; -- Reset. axi_resetn : in std_logic; -- Input port. s_axis_tdata : in std_logic_vector(7 downto 0); s_axis_tvalid : in std_logic; s_axis_tready : out std_logic; s_axis_tlast : in std_logic; -- Output port. m_axis_tdata : out std_logic_vector(7 downto 0); m_axis_tvalid : out std_logic; m_axis_tready : in std_logic; m_axis_tlast : out std_logic ); end entity huffman_encoder; architecture arch_huffman_encoder of huffman_encoder is signal clk : std_logic; signal n_rst : std_logic; signal stage : t_stage; signal pipe_en : std_logic; signal pipe_flush : std_logic; signal sym : t_sym; signal hist : t_freq_array(0 to 15); signal sorted_by_freq : t_sym_and_freq_array(0 to 15); begin clk <= aclk; n_rst <= axi_resetn; text2sym_conv_and_stage_freq_i: entity text2sym_conv_and_stage_freq port map( i_clk => clk, in_rst => n_rst, s_axis_tdata => s_axis_tdata, s_axis_tvalid => s_axis_tvalid, s_axis_tready => s_axis_tready, s_axis_tlast => s_axis_tlast, o_stage => stage, o_pipe_en => pipe_en, o_pipe_flush => pipe_flush, o_sym => sym ); histogram_i: entity histogram port map( i_clk => clk, in_rst => n_rst, i_stage => stage, i_pipe_en => pipe_en, i_sym => sym, o_hist => hist ); sort_syms_by_freq_i : entity sort_syms_by_freq port map ( i_clk => clk, in_rst => n_rst, i_stage => stage, i_pipe_en => pipe_en, i_hist => hist, o_sorted_by_freq => sorted_by_freq ); end architecture arch_huffman_encoder;
mit
82e660862d32e1e25800e4230b41c4fe
0.516455
2.998684
false
false
false
false
jairov4/accel-oil
solution_virtex5_plb/impl/vhdl/nfa_accept_samples_generic_hw.vhd
1
79,362
-- ============================================================== -- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC -- Version: 2014.1 -- Copyright (C) 2014 Xilinx Inc. All rights reserved. -- -- =========================================================== library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all; entity nfa_accept_samples_generic_hw is port ( ap_clk : IN STD_LOGIC; ap_rst : IN STD_LOGIC; ap_start : IN STD_LOGIC; ap_done : OUT STD_LOGIC; ap_idle : OUT STD_LOGIC; ap_ready : OUT STD_LOGIC; nfa_initials_buckets_req_din : OUT STD_LOGIC; nfa_initials_buckets_req_full_n : IN STD_LOGIC; nfa_initials_buckets_req_write : OUT STD_LOGIC; nfa_initials_buckets_rsp_empty_n : IN STD_LOGIC; nfa_initials_buckets_rsp_read : OUT STD_LOGIC; nfa_initials_buckets_address : OUT STD_LOGIC_VECTOR (31 downto 0); nfa_initials_buckets_datain : IN STD_LOGIC_VECTOR (31 downto 0); nfa_initials_buckets_dataout : OUT STD_LOGIC_VECTOR (31 downto 0); nfa_initials_buckets_size : OUT STD_LOGIC_VECTOR (31 downto 0); nfa_finals_buckets_req_din : OUT STD_LOGIC; nfa_finals_buckets_req_full_n : IN STD_LOGIC; nfa_finals_buckets_req_write : OUT STD_LOGIC; nfa_finals_buckets_rsp_empty_n : IN STD_LOGIC; nfa_finals_buckets_rsp_read : OUT STD_LOGIC; nfa_finals_buckets_address : OUT STD_LOGIC_VECTOR (31 downto 0); nfa_finals_buckets_datain : IN STD_LOGIC_VECTOR (31 downto 0); nfa_finals_buckets_dataout : OUT STD_LOGIC_VECTOR (31 downto 0); nfa_finals_buckets_size : OUT STD_LOGIC_VECTOR (31 downto 0); nfa_forward_buckets_req_din : OUT STD_LOGIC; nfa_forward_buckets_req_full_n : IN STD_LOGIC; nfa_forward_buckets_req_write : OUT STD_LOGIC; nfa_forward_buckets_rsp_empty_n : IN STD_LOGIC; nfa_forward_buckets_rsp_read : OUT STD_LOGIC; nfa_forward_buckets_address : OUT STD_LOGIC_VECTOR (31 downto 0); nfa_forward_buckets_datain : IN STD_LOGIC_VECTOR (31 downto 0); nfa_forward_buckets_dataout : OUT STD_LOGIC_VECTOR (31 downto 0); nfa_forward_buckets_size : OUT STD_LOGIC_VECTOR (31 downto 0); nfa_symbols : IN STD_LOGIC_VECTOR (7 downto 0); sample_buffer_req_din : OUT STD_LOGIC; sample_buffer_req_full_n : IN STD_LOGIC; sample_buffer_req_write : OUT STD_LOGIC; sample_buffer_rsp_empty_n : IN STD_LOGIC; sample_buffer_rsp_read : OUT STD_LOGIC; sample_buffer_address : OUT STD_LOGIC_VECTOR (31 downto 0); sample_buffer_datain : IN STD_LOGIC_VECTOR (7 downto 0); sample_buffer_dataout : OUT STD_LOGIC_VECTOR (7 downto 0); sample_buffer_size : OUT STD_LOGIC_VECTOR (31 downto 0); sample_buffer_length : IN STD_LOGIC_VECTOR (31 downto 0); sample_length : IN STD_LOGIC_VECTOR (15 downto 0); indices_req_din : OUT STD_LOGIC; indices_req_full_n : IN STD_LOGIC; indices_req_write : OUT STD_LOGIC; indices_rsp_empty_n : IN STD_LOGIC; indices_rsp_read : OUT STD_LOGIC; indices_address : OUT STD_LOGIC_VECTOR (31 downto 0); indices_datain : IN STD_LOGIC_VECTOR (55 downto 0); indices_dataout : OUT STD_LOGIC_VECTOR (55 downto 0); indices_size : OUT STD_LOGIC_VECTOR (31 downto 0); i_size : IN STD_LOGIC_VECTOR (15 downto 0); begin_index : IN STD_LOGIC_VECTOR (15 downto 0); begin_sample : IN STD_LOGIC_VECTOR (15 downto 0); end_index : IN STD_LOGIC_VECTOR (15 downto 0); end_sample : IN STD_LOGIC_VECTOR (15 downto 0); stop_on_first : IN STD_LOGIC_VECTOR (0 downto 0); accept : IN STD_LOGIC_VECTOR (0 downto 0); ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) ); end; architecture behav of nfa_accept_samples_generic_hw is attribute CORE_GENERATION_INFO : STRING; attribute CORE_GENERATION_INFO of behav : architecture is "nfa_accept_samples_generic_hw,hls_ip_2014_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc5vlx50tff1136-3,HLS_INPUT_CLOCK=7.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.200000,HLS_SYN_LAT=53290010,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}"; constant ap_const_logic_1 : STD_LOGIC := '1'; constant ap_const_logic_0 : STD_LOGIC := '0'; constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000"; constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001"; constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010"; constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011"; constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100"; constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101"; constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110"; constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111"; constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000"; constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001"; constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (5 downto 0) := "001010"; constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (5 downto 0) := "001011"; constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (5 downto 0) := "001100"; constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (5 downto 0) := "001101"; constant ap_ST_st15_fsm_14 : STD_LOGIC_VECTOR (5 downto 0) := "001110"; constant ap_ST_st16_fsm_15 : STD_LOGIC_VECTOR (5 downto 0) := "001111"; constant ap_ST_st17_fsm_16 : STD_LOGIC_VECTOR (5 downto 0) := "010000"; constant ap_ST_st18_fsm_17 : STD_LOGIC_VECTOR (5 downto 0) := "010001"; constant ap_ST_st19_fsm_18 : STD_LOGIC_VECTOR (5 downto 0) := "010010"; constant ap_ST_st20_fsm_19 : STD_LOGIC_VECTOR (5 downto 0) := "010011"; constant ap_ST_st21_fsm_20 : STD_LOGIC_VECTOR (5 downto 0) := "010100"; constant ap_ST_st22_fsm_21 : STD_LOGIC_VECTOR (5 downto 0) := "010101"; constant ap_ST_st23_fsm_22 : STD_LOGIC_VECTOR (5 downto 0) := "010110"; constant ap_ST_st24_fsm_23 : STD_LOGIC_VECTOR (5 downto 0) := "010111"; constant ap_ST_st25_fsm_24 : STD_LOGIC_VECTOR (5 downto 0) := "011000"; constant ap_ST_st26_fsm_25 : STD_LOGIC_VECTOR (5 downto 0) := "011001"; constant ap_ST_st27_fsm_26 : STD_LOGIC_VECTOR (5 downto 0) := "011010"; constant ap_ST_st28_fsm_27 : STD_LOGIC_VECTOR (5 downto 0) := "011011"; constant ap_ST_st29_fsm_28 : STD_LOGIC_VECTOR (5 downto 0) := "011100"; constant ap_ST_st30_fsm_29 : STD_LOGIC_VECTOR (5 downto 0) := "011101"; constant ap_ST_st31_fsm_30 : STD_LOGIC_VECTOR (5 downto 0) := "011110"; constant ap_ST_st32_fsm_31 : STD_LOGIC_VECTOR (5 downto 0) := "011111"; constant ap_ST_st33_fsm_32 : STD_LOGIC_VECTOR (5 downto 0) := "100000"; constant ap_ST_st34_fsm_33 : STD_LOGIC_VECTOR (5 downto 0) := "100001"; constant ap_ST_st35_fsm_34 : STD_LOGIC_VECTOR (5 downto 0) := "100010"; constant ap_ST_st36_fsm_35 : STD_LOGIC_VECTOR (5 downto 0) := "100011"; constant ap_ST_st37_fsm_36 : STD_LOGIC_VECTOR (5 downto 0) := "100100"; constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0"; constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000"; constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000"; constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1"; constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000"; constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10"; constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001"; constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001"; constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001"; constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000"; constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000"; signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000000"; signal reg_512 : STD_LOGIC_VECTOR (31 downto 0); signal stop_on_first_read_read_fu_150_p2 : STD_LOGIC_VECTOR (0 downto 0); signal c_load_reg_813 : STD_LOGIC_VECTOR (31 downto 0); signal current_buckets_0_reg_822 : STD_LOGIC_VECTOR (31 downto 0); signal current_buckets_1_reg_827 : STD_LOGIC_VECTOR (31 downto 0); signal tmp_2_fu_548_p1 : STD_LOGIC_VECTOR (63 downto 0); signal tmp_2_reg_832 : STD_LOGIC_VECTOR (63 downto 0); signal sample_buffer_addr_reg_837 : STD_LOGIC_VECTOR (31 downto 0); signal i_fu_568_p2 : STD_LOGIC_VECTOR (15 downto 0); signal i_reg_846 : STD_LOGIC_VECTOR (15 downto 0); signal p_rec_i_fu_574_p2 : STD_LOGIC_VECTOR (63 downto 0); signal p_rec_i_reg_851 : STD_LOGIC_VECTOR (63 downto 0); signal tmp_3_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0); signal sym_reg_856 : STD_LOGIC_VECTOR (7 downto 0); signal tmp_2_i_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0); signal tmp_2_i_reg_861 : STD_LOGIC_VECTOR (0 downto 0); signal tmp_2_1_i_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0); signal tmp_2_1_i_reg_865 : STD_LOGIC_VECTOR (0 downto 0); signal r_bit_p_bsf32_hw_fu_506_ap_return : STD_LOGIC_VECTOR (4 downto 0); signal r_bit_reg_869 : STD_LOGIC_VECTOR (4 downto 0); signal j_bucket_index1_ph_cast_fu_597_p1 : STD_LOGIC_VECTOR (7 downto 0); signal j_bit1_ph_cast_fu_601_p1 : STD_LOGIC_VECTOR (7 downto 0); signal tmp_10_i_cast_fu_605_p1 : STD_LOGIC_VECTOR (13 downto 0); signal tmp_10_i_cast_reg_884 : STD_LOGIC_VECTOR (13 downto 0); signal j_end_phi_fu_417_p4 : STD_LOGIC_VECTOR (0 downto 0); signal tmp_11_i_fu_644_p2 : STD_LOGIC_VECTOR (13 downto 0); signal tmp_11_i_reg_899 : STD_LOGIC_VECTOR (13 downto 0); signal j_bit_reg_911 : STD_LOGIC_VECTOR (7 downto 0); signal j_bucket_index_reg_916 : STD_LOGIC_VECTOR (7 downto 0); signal j_bucket_reg_921 : STD_LOGIC_VECTOR (31 downto 0); signal p_s_reg_926 : STD_LOGIC_VECTOR (0 downto 0); signal next_buckets_0_1_fu_701_p2 : STD_LOGIC_VECTOR (31 downto 0); signal next_buckets_0_1_reg_937 : STD_LOGIC_VECTOR (31 downto 0); signal next_buckets_1_1_fu_707_p2 : STD_LOGIC_VECTOR (31 downto 0); signal tmp_buckets_0_reg_947 : STD_LOGIC_VECTOR (31 downto 0); signal tmp_buckets_1_reg_952 : STD_LOGIC_VECTOR (31 downto 0); signal tmp_5_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0); signal grp_bitset_next_fu_460_ap_start : STD_LOGIC; signal grp_bitset_next_fu_460_ap_done : STD_LOGIC; signal grp_bitset_next_fu_460_ap_idle : STD_LOGIC; signal grp_bitset_next_fu_460_ap_ready : STD_LOGIC; signal grp_bitset_next_fu_460_ap_ce : STD_LOGIC; signal grp_bitset_next_fu_460_p_read : STD_LOGIC_VECTOR (31 downto 0); signal grp_bitset_next_fu_460_r_bit : STD_LOGIC_VECTOR (7 downto 0); signal grp_bitset_next_fu_460_r_bucket_index : STD_LOGIC_VECTOR (7 downto 0); signal grp_bitset_next_fu_460_r_bucket : STD_LOGIC_VECTOR (31 downto 0); signal grp_bitset_next_fu_460_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0); signal grp_bitset_next_fu_460_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0); signal grp_bitset_next_fu_460_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0); signal grp_bitset_next_fu_460_ap_return_3 : STD_LOGIC_VECTOR (0 downto 0); signal grp_sample_iterator_next_fu_472_ap_start : STD_LOGIC; signal grp_sample_iterator_next_fu_472_ap_done : STD_LOGIC; signal grp_sample_iterator_next_fu_472_ap_idle : STD_LOGIC; signal grp_sample_iterator_next_fu_472_ap_ready : STD_LOGIC; signal grp_sample_iterator_next_fu_472_indices_req_din : STD_LOGIC; signal grp_sample_iterator_next_fu_472_indices_req_full_n : STD_LOGIC; signal grp_sample_iterator_next_fu_472_indices_req_write : STD_LOGIC; signal grp_sample_iterator_next_fu_472_indices_rsp_empty_n : STD_LOGIC; signal grp_sample_iterator_next_fu_472_indices_rsp_read : STD_LOGIC; signal grp_sample_iterator_next_fu_472_indices_address : STD_LOGIC_VECTOR (31 downto 0); signal grp_sample_iterator_next_fu_472_indices_datain : STD_LOGIC_VECTOR (55 downto 0); signal grp_sample_iterator_next_fu_472_indices_dataout : STD_LOGIC_VECTOR (55 downto 0); signal grp_sample_iterator_next_fu_472_indices_size : STD_LOGIC_VECTOR (31 downto 0); signal grp_sample_iterator_next_fu_472_ap_ce : STD_LOGIC; signal grp_sample_iterator_next_fu_472_i_index : STD_LOGIC_VECTOR (15 downto 0); signal grp_sample_iterator_next_fu_472_i_sample : STD_LOGIC_VECTOR (15 downto 0); signal grp_sample_iterator_next_fu_472_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0); signal grp_sample_iterator_next_fu_472_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0); signal grp_sample_iterator_get_offset_fu_482_ap_start : STD_LOGIC; signal grp_sample_iterator_get_offset_fu_482_ap_done : STD_LOGIC; signal grp_sample_iterator_get_offset_fu_482_ap_idle : STD_LOGIC; signal grp_sample_iterator_get_offset_fu_482_ap_ready : STD_LOGIC; signal grp_sample_iterator_get_offset_fu_482_indices_req_din : STD_LOGIC; signal grp_sample_iterator_get_offset_fu_482_indices_req_full_n : STD_LOGIC; signal grp_sample_iterator_get_offset_fu_482_indices_req_write : STD_LOGIC; signal grp_sample_iterator_get_offset_fu_482_indices_rsp_empty_n : STD_LOGIC; signal grp_sample_iterator_get_offset_fu_482_indices_rsp_read : STD_LOGIC; signal grp_sample_iterator_get_offset_fu_482_indices_address : STD_LOGIC_VECTOR (31 downto 0); signal grp_sample_iterator_get_offset_fu_482_indices_datain : STD_LOGIC_VECTOR (55 downto 0); signal grp_sample_iterator_get_offset_fu_482_indices_dataout : STD_LOGIC_VECTOR (55 downto 0); signal grp_sample_iterator_get_offset_fu_482_indices_size : STD_LOGIC_VECTOR (31 downto 0); signal grp_sample_iterator_get_offset_fu_482_ap_ce : STD_LOGIC; signal grp_sample_iterator_get_offset_fu_482_i_index : STD_LOGIC_VECTOR (15 downto 0); signal grp_sample_iterator_get_offset_fu_482_i_sample : STD_LOGIC_VECTOR (15 downto 0); signal grp_sample_iterator_get_offset_fu_482_sample_buffer_size : STD_LOGIC_VECTOR (31 downto 0); signal grp_sample_iterator_get_offset_fu_482_sample_length : STD_LOGIC_VECTOR (15 downto 0); signal grp_sample_iterator_get_offset_fu_482_ap_return : STD_LOGIC_VECTOR (31 downto 0); signal grp_nfa_get_initials_fu_494_ap_start : STD_LOGIC; signal grp_nfa_get_initials_fu_494_ap_done : STD_LOGIC; signal grp_nfa_get_initials_fu_494_ap_idle : STD_LOGIC; signal grp_nfa_get_initials_fu_494_ap_ready : STD_LOGIC; signal grp_nfa_get_initials_fu_494_ap_ce : STD_LOGIC; signal grp_nfa_get_initials_fu_494_nfa_initials_buckets_req_din : STD_LOGIC; signal grp_nfa_get_initials_fu_494_nfa_initials_buckets_req_full_n : STD_LOGIC; signal grp_nfa_get_initials_fu_494_nfa_initials_buckets_req_write : STD_LOGIC; signal grp_nfa_get_initials_fu_494_nfa_initials_buckets_rsp_empty_n : STD_LOGIC; signal grp_nfa_get_initials_fu_494_nfa_initials_buckets_rsp_read : STD_LOGIC; signal grp_nfa_get_initials_fu_494_nfa_initials_buckets_address : STD_LOGIC_VECTOR (31 downto 0); signal grp_nfa_get_initials_fu_494_nfa_initials_buckets_datain : STD_LOGIC_VECTOR (31 downto 0); signal grp_nfa_get_initials_fu_494_nfa_initials_buckets_dataout : STD_LOGIC_VECTOR (31 downto 0); signal grp_nfa_get_initials_fu_494_nfa_initials_buckets_size : STD_LOGIC_VECTOR (31 downto 0); signal grp_nfa_get_initials_fu_494_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0); signal grp_nfa_get_initials_fu_494_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0); signal grp_nfa_get_finals_fu_500_ap_start : STD_LOGIC; signal grp_nfa_get_finals_fu_500_ap_done : STD_LOGIC; signal grp_nfa_get_finals_fu_500_ap_idle : STD_LOGIC; signal grp_nfa_get_finals_fu_500_ap_ready : STD_LOGIC; signal grp_nfa_get_finals_fu_500_ap_ce : STD_LOGIC; signal grp_nfa_get_finals_fu_500_nfa_finals_buckets_req_din : STD_LOGIC; signal grp_nfa_get_finals_fu_500_nfa_finals_buckets_req_full_n : STD_LOGIC; signal grp_nfa_get_finals_fu_500_nfa_finals_buckets_req_write : STD_LOGIC; signal grp_nfa_get_finals_fu_500_nfa_finals_buckets_rsp_empty_n : STD_LOGIC; signal grp_nfa_get_finals_fu_500_nfa_finals_buckets_rsp_read : STD_LOGIC; signal grp_nfa_get_finals_fu_500_nfa_finals_buckets_address : STD_LOGIC_VECTOR (31 downto 0); signal grp_nfa_get_finals_fu_500_nfa_finals_buckets_datain : STD_LOGIC_VECTOR (31 downto 0); signal grp_nfa_get_finals_fu_500_nfa_finals_buckets_dataout : STD_LOGIC_VECTOR (31 downto 0); signal grp_nfa_get_finals_fu_500_nfa_finals_buckets_size : STD_LOGIC_VECTOR (31 downto 0); signal grp_nfa_get_finals_fu_500_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0); signal grp_nfa_get_finals_fu_500_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0); signal r_bit_p_bsf32_hw_fu_506_bus_r : STD_LOGIC_VECTOR (31 downto 0); signal i_index_reg_222 : STD_LOGIC_VECTOR (15 downto 0); signal i_sample_reg_232 : STD_LOGIC_VECTOR (15 downto 0); signal next_buckets_1_reg_242 : STD_LOGIC_VECTOR (31 downto 0); signal any_0_i_phi_fu_429_p4 : STD_LOGIC_VECTOR (0 downto 0); signal next_buckets_0_reg_252 : STD_LOGIC_VECTOR (31 downto 0); signal i_0_i_reg_262 : STD_LOGIC_VECTOR (15 downto 0); signal p_01_rec_i_reg_273 : STD_LOGIC_VECTOR (63 downto 0); signal bus_assign_reg_284 : STD_LOGIC_VECTOR (31 downto 0); signal agg_result_bucket_index_0_lcssa4_i_reg_296 : STD_LOGIC_VECTOR (0 downto 0); signal j_bucket1_ph_phi_fu_313_p4 : STD_LOGIC_VECTOR (31 downto 0); signal j_bucket1_ph_reg_309 : STD_LOGIC_VECTOR (31 downto 0); signal j_bucket_index1_ph_phi_fu_326_p4 : STD_LOGIC_VECTOR (1 downto 0); signal j_bucket_index1_ph_reg_322 : STD_LOGIC_VECTOR (1 downto 0); signal agg_result_bucket_index_0_lcssa4_i_cast_cast_fu_592_p1 : STD_LOGIC_VECTOR (1 downto 0); signal j_bit1_ph_phi_fu_337_p4 : STD_LOGIC_VECTOR (4 downto 0); signal j_bit1_ph_reg_333 : STD_LOGIC_VECTOR (4 downto 0); signal j_end_ph_phi_fu_348_p4 : STD_LOGIC_VECTOR (0 downto 0); signal j_end_ph_reg_344 : STD_LOGIC_VECTOR (0 downto 0); signal tmp_buckets_1_3_reg_357 : STD_LOGIC_VECTOR (31 downto 0); signal tmp_buckets_0_3_reg_370 : STD_LOGIC_VECTOR (31 downto 0); signal j_bucket1_reg_383 : STD_LOGIC_VECTOR (31 downto 0); signal j_bucket_index1_reg_394 : STD_LOGIC_VECTOR (7 downto 0); signal j_bit1_reg_404 : STD_LOGIC_VECTOR (7 downto 0); signal j_end_reg_414 : STD_LOGIC_VECTOR (0 downto 0); signal any_0_i_reg_424 : STD_LOGIC_VECTOR (0 downto 0); signal r_reg_437 : STD_LOGIC_VECTOR (0 downto 0); signal p_0_reg_448 : STD_LOGIC_VECTOR (31 downto 0); signal tmp_i_13_fu_534_p2 : STD_LOGIC_VECTOR (0 downto 0); signal or_cond_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0); signal grp_bitset_next_fu_460_ap_start_ap_start_reg : STD_LOGIC := '0'; signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0); signal grp_sample_iterator_next_fu_472_ap_start_ap_start_reg : STD_LOGIC := '0'; signal grp_sample_iterator_get_offset_fu_482_ap_start_ap_start_reg : STD_LOGIC := '0'; signal grp_nfa_get_initials_fu_494_ap_start_ap_start_reg : STD_LOGIC := '0'; signal grp_nfa_get_finals_fu_500_ap_start_ap_start_reg : STD_LOGIC := '0'; signal sum_fu_552_p2 : STD_LOGIC_VECTOR (63 downto 0); signal tmp_12_i_cast_fu_656_p1 : STD_LOGIC_VECTOR (63 downto 0); signal tmp_13_i_cast_fu_690_p1 : STD_LOGIC_VECTOR (63 downto 0); signal c_fu_140 : STD_LOGIC_VECTOR (31 downto 0); signal c_1_fu_748_p2 : STD_LOGIC_VECTOR (31 downto 0); signal tmp_i_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0); signal tmp_i_12_fu_529_p2 : STD_LOGIC_VECTOR (0 downto 0); signal tmp_6_fu_608_p1 : STD_LOGIC_VECTOR (0 downto 0); signal tmp_i1_fu_612_p3 : STD_LOGIC_VECTOR (5 downto 0); signal tmp_8_fu_620_p1 : STD_LOGIC_VECTOR (5 downto 0); signal state_fu_624_p2 : STD_LOGIC_VECTOR (5 downto 0); signal grp_fu_638_p0 : STD_LOGIC_VECTOR (7 downto 0); signal grp_fu_638_p1 : STD_LOGIC_VECTOR (5 downto 0); signal grp_fu_638_p2 : STD_LOGIC_VECTOR (13 downto 0); signal tmp_12_i_fu_649_p3 : STD_LOGIC_VECTOR (14 downto 0); signal tmp_13_i_fu_683_p3 : STD_LOGIC_VECTOR (14 downto 0); signal current_buckets_1_1_fu_726_p2 : STD_LOGIC_VECTOR (31 downto 0); signal current_buckets_0_1_fu_721_p2 : STD_LOGIC_VECTOR (31 downto 0); signal tmp_1_fu_731_p2 : STD_LOGIC_VECTOR (31 downto 0); signal grp_fu_638_ce : STD_LOGIC; signal grp_fu_638_p00 : STD_LOGIC_VECTOR (13 downto 0); signal grp_fu_638_p10 : STD_LOGIC_VECTOR (13 downto 0); signal ap_sig_bdd_370 : BOOLEAN; signal ap_sig_bdd_187 : BOOLEAN; component bitset_next IS port ( ap_clk : IN STD_LOGIC; ap_rst : IN STD_LOGIC; ap_start : IN STD_LOGIC; ap_done : OUT STD_LOGIC; ap_idle : OUT STD_LOGIC; ap_ready : OUT STD_LOGIC; ap_ce : IN STD_LOGIC; p_read : IN STD_LOGIC_VECTOR (31 downto 0); r_bit : IN STD_LOGIC_VECTOR (7 downto 0); r_bucket_index : IN STD_LOGIC_VECTOR (7 downto 0); r_bucket : IN STD_LOGIC_VECTOR (31 downto 0); ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0); ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0); ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0); ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0) ); end component; component sample_iterator_next IS port ( ap_clk : IN STD_LOGIC; ap_rst : IN STD_LOGIC; ap_start : IN STD_LOGIC; ap_done : OUT STD_LOGIC; ap_idle : OUT STD_LOGIC; ap_ready : OUT STD_LOGIC; indices_req_din : OUT STD_LOGIC; indices_req_full_n : IN STD_LOGIC; indices_req_write : OUT STD_LOGIC; indices_rsp_empty_n : IN STD_LOGIC; indices_rsp_read : OUT STD_LOGIC; indices_address : OUT STD_LOGIC_VECTOR (31 downto 0); indices_datain : IN STD_LOGIC_VECTOR (55 downto 0); indices_dataout : OUT STD_LOGIC_VECTOR (55 downto 0); indices_size : OUT STD_LOGIC_VECTOR (31 downto 0); ap_ce : IN STD_LOGIC; i_index : IN STD_LOGIC_VECTOR (15 downto 0); i_sample : IN STD_LOGIC_VECTOR (15 downto 0); ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0); ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0) ); end component; component sample_iterator_get_offset IS port ( ap_clk : IN STD_LOGIC; ap_rst : IN STD_LOGIC; ap_start : IN STD_LOGIC; ap_done : OUT STD_LOGIC; ap_idle : OUT STD_LOGIC; ap_ready : OUT STD_LOGIC; indices_req_din : OUT STD_LOGIC; indices_req_full_n : IN STD_LOGIC; indices_req_write : OUT STD_LOGIC; indices_rsp_empty_n : IN STD_LOGIC; indices_rsp_read : OUT STD_LOGIC; indices_address : OUT STD_LOGIC_VECTOR (31 downto 0); indices_datain : IN STD_LOGIC_VECTOR (55 downto 0); indices_dataout : OUT STD_LOGIC_VECTOR (55 downto 0); indices_size : OUT STD_LOGIC_VECTOR (31 downto 0); ap_ce : IN STD_LOGIC; i_index : IN STD_LOGIC_VECTOR (15 downto 0); i_sample : IN STD_LOGIC_VECTOR (15 downto 0); sample_buffer_size : IN STD_LOGIC_VECTOR (31 downto 0); sample_length : IN STD_LOGIC_VECTOR (15 downto 0); ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) ); end component; component nfa_get_initials IS port ( ap_clk : IN STD_LOGIC; ap_rst : IN STD_LOGIC; ap_start : IN STD_LOGIC; ap_done : OUT STD_LOGIC; ap_idle : OUT STD_LOGIC; ap_ready : OUT STD_LOGIC; ap_ce : IN STD_LOGIC; nfa_initials_buckets_req_din : OUT STD_LOGIC; nfa_initials_buckets_req_full_n : IN STD_LOGIC; nfa_initials_buckets_req_write : OUT STD_LOGIC; nfa_initials_buckets_rsp_empty_n : IN STD_LOGIC; nfa_initials_buckets_rsp_read : OUT STD_LOGIC; nfa_initials_buckets_address : OUT STD_LOGIC_VECTOR (31 downto 0); nfa_initials_buckets_datain : IN STD_LOGIC_VECTOR (31 downto 0); nfa_initials_buckets_dataout : OUT STD_LOGIC_VECTOR (31 downto 0); nfa_initials_buckets_size : OUT STD_LOGIC_VECTOR (31 downto 0); ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0); ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) ); end component; component nfa_get_finals IS port ( ap_clk : IN STD_LOGIC; ap_rst : IN STD_LOGIC; ap_start : IN STD_LOGIC; ap_done : OUT STD_LOGIC; ap_idle : OUT STD_LOGIC; ap_ready : OUT STD_LOGIC; ap_ce : IN STD_LOGIC; nfa_finals_buckets_req_din : OUT STD_LOGIC; nfa_finals_buckets_req_full_n : IN STD_LOGIC; nfa_finals_buckets_req_write : OUT STD_LOGIC; nfa_finals_buckets_rsp_empty_n : IN STD_LOGIC; nfa_finals_buckets_rsp_read : OUT STD_LOGIC; nfa_finals_buckets_address : OUT STD_LOGIC_VECTOR (31 downto 0); nfa_finals_buckets_datain : IN STD_LOGIC_VECTOR (31 downto 0); nfa_finals_buckets_dataout : OUT STD_LOGIC_VECTOR (31 downto 0); nfa_finals_buckets_size : OUT STD_LOGIC_VECTOR (31 downto 0); ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0); ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) ); end component; component p_bsf32_hw IS port ( bus_r : IN STD_LOGIC_VECTOR (31 downto 0); ap_return : OUT STD_LOGIC_VECTOR (4 downto 0) ); end component; component nfa_accept_samples_generic_hw_mul_8ns_6ns_14_2 IS generic ( ID : INTEGER; NUM_STAGE : INTEGER; din0_WIDTH : INTEGER; din1_WIDTH : INTEGER; dout_WIDTH : INTEGER ); port ( clk : IN STD_LOGIC; reset : IN STD_LOGIC; din0 : IN STD_LOGIC_VECTOR (7 downto 0); din1 : IN STD_LOGIC_VECTOR (5 downto 0); ce : IN STD_LOGIC; dout : OUT STD_LOGIC_VECTOR (13 downto 0) ); end component; begin grp_bitset_next_fu_460 : component bitset_next port map ( ap_clk => ap_clk, ap_rst => ap_rst, ap_start => grp_bitset_next_fu_460_ap_start, ap_done => grp_bitset_next_fu_460_ap_done, ap_idle => grp_bitset_next_fu_460_ap_idle, ap_ready => grp_bitset_next_fu_460_ap_ready, ap_ce => grp_bitset_next_fu_460_ap_ce, p_read => grp_bitset_next_fu_460_p_read, r_bit => grp_bitset_next_fu_460_r_bit, r_bucket_index => grp_bitset_next_fu_460_r_bucket_index, r_bucket => grp_bitset_next_fu_460_r_bucket, ap_return_0 => grp_bitset_next_fu_460_ap_return_0, ap_return_1 => grp_bitset_next_fu_460_ap_return_1, ap_return_2 => grp_bitset_next_fu_460_ap_return_2, ap_return_3 => grp_bitset_next_fu_460_ap_return_3); grp_sample_iterator_next_fu_472 : component sample_iterator_next port map ( ap_clk => ap_clk, ap_rst => ap_rst, ap_start => grp_sample_iterator_next_fu_472_ap_start, ap_done => grp_sample_iterator_next_fu_472_ap_done, ap_idle => grp_sample_iterator_next_fu_472_ap_idle, ap_ready => grp_sample_iterator_next_fu_472_ap_ready, indices_req_din => grp_sample_iterator_next_fu_472_indices_req_din, indices_req_full_n => grp_sample_iterator_next_fu_472_indices_req_full_n, indices_req_write => grp_sample_iterator_next_fu_472_indices_req_write, indices_rsp_empty_n => grp_sample_iterator_next_fu_472_indices_rsp_empty_n, indices_rsp_read => grp_sample_iterator_next_fu_472_indices_rsp_read, indices_address => grp_sample_iterator_next_fu_472_indices_address, indices_datain => grp_sample_iterator_next_fu_472_indices_datain, indices_dataout => grp_sample_iterator_next_fu_472_indices_dataout, indices_size => grp_sample_iterator_next_fu_472_indices_size, ap_ce => grp_sample_iterator_next_fu_472_ap_ce, i_index => grp_sample_iterator_next_fu_472_i_index, i_sample => grp_sample_iterator_next_fu_472_i_sample, ap_return_0 => grp_sample_iterator_next_fu_472_ap_return_0, ap_return_1 => grp_sample_iterator_next_fu_472_ap_return_1); grp_sample_iterator_get_offset_fu_482 : component sample_iterator_get_offset port map ( ap_clk => ap_clk, ap_rst => ap_rst, ap_start => grp_sample_iterator_get_offset_fu_482_ap_start, ap_done => grp_sample_iterator_get_offset_fu_482_ap_done, ap_idle => grp_sample_iterator_get_offset_fu_482_ap_idle, ap_ready => grp_sample_iterator_get_offset_fu_482_ap_ready, indices_req_din => grp_sample_iterator_get_offset_fu_482_indices_req_din, indices_req_full_n => grp_sample_iterator_get_offset_fu_482_indices_req_full_n, indices_req_write => grp_sample_iterator_get_offset_fu_482_indices_req_write, indices_rsp_empty_n => grp_sample_iterator_get_offset_fu_482_indices_rsp_empty_n, indices_rsp_read => grp_sample_iterator_get_offset_fu_482_indices_rsp_read, indices_address => grp_sample_iterator_get_offset_fu_482_indices_address, indices_datain => grp_sample_iterator_get_offset_fu_482_indices_datain, indices_dataout => grp_sample_iterator_get_offset_fu_482_indices_dataout, indices_size => grp_sample_iterator_get_offset_fu_482_indices_size, ap_ce => grp_sample_iterator_get_offset_fu_482_ap_ce, i_index => grp_sample_iterator_get_offset_fu_482_i_index, i_sample => grp_sample_iterator_get_offset_fu_482_i_sample, sample_buffer_size => grp_sample_iterator_get_offset_fu_482_sample_buffer_size, sample_length => grp_sample_iterator_get_offset_fu_482_sample_length, ap_return => grp_sample_iterator_get_offset_fu_482_ap_return); grp_nfa_get_initials_fu_494 : component nfa_get_initials port map ( ap_clk => ap_clk, ap_rst => ap_rst, ap_start => grp_nfa_get_initials_fu_494_ap_start, ap_done => grp_nfa_get_initials_fu_494_ap_done, ap_idle => grp_nfa_get_initials_fu_494_ap_idle, ap_ready => grp_nfa_get_initials_fu_494_ap_ready, ap_ce => grp_nfa_get_initials_fu_494_ap_ce, nfa_initials_buckets_req_din => grp_nfa_get_initials_fu_494_nfa_initials_buckets_req_din, nfa_initials_buckets_req_full_n => grp_nfa_get_initials_fu_494_nfa_initials_buckets_req_full_n, nfa_initials_buckets_req_write => grp_nfa_get_initials_fu_494_nfa_initials_buckets_req_write, nfa_initials_buckets_rsp_empty_n => grp_nfa_get_initials_fu_494_nfa_initials_buckets_rsp_empty_n, nfa_initials_buckets_rsp_read => grp_nfa_get_initials_fu_494_nfa_initials_buckets_rsp_read, nfa_initials_buckets_address => grp_nfa_get_initials_fu_494_nfa_initials_buckets_address, nfa_initials_buckets_datain => grp_nfa_get_initials_fu_494_nfa_initials_buckets_datain, nfa_initials_buckets_dataout => grp_nfa_get_initials_fu_494_nfa_initials_buckets_dataout, nfa_initials_buckets_size => grp_nfa_get_initials_fu_494_nfa_initials_buckets_size, ap_return_0 => grp_nfa_get_initials_fu_494_ap_return_0, ap_return_1 => grp_nfa_get_initials_fu_494_ap_return_1); grp_nfa_get_finals_fu_500 : component nfa_get_finals port map ( ap_clk => ap_clk, ap_rst => ap_rst, ap_start => grp_nfa_get_finals_fu_500_ap_start, ap_done => grp_nfa_get_finals_fu_500_ap_done, ap_idle => grp_nfa_get_finals_fu_500_ap_idle, ap_ready => grp_nfa_get_finals_fu_500_ap_ready, ap_ce => grp_nfa_get_finals_fu_500_ap_ce, nfa_finals_buckets_req_din => grp_nfa_get_finals_fu_500_nfa_finals_buckets_req_din, nfa_finals_buckets_req_full_n => grp_nfa_get_finals_fu_500_nfa_finals_buckets_req_full_n, nfa_finals_buckets_req_write => grp_nfa_get_finals_fu_500_nfa_finals_buckets_req_write, nfa_finals_buckets_rsp_empty_n => grp_nfa_get_finals_fu_500_nfa_finals_buckets_rsp_empty_n, nfa_finals_buckets_rsp_read => grp_nfa_get_finals_fu_500_nfa_finals_buckets_rsp_read, nfa_finals_buckets_address => grp_nfa_get_finals_fu_500_nfa_finals_buckets_address, nfa_finals_buckets_datain => grp_nfa_get_finals_fu_500_nfa_finals_buckets_datain, nfa_finals_buckets_dataout => grp_nfa_get_finals_fu_500_nfa_finals_buckets_dataout, nfa_finals_buckets_size => grp_nfa_get_finals_fu_500_nfa_finals_buckets_size, ap_return_0 => grp_nfa_get_finals_fu_500_ap_return_0, ap_return_1 => grp_nfa_get_finals_fu_500_ap_return_1); r_bit_p_bsf32_hw_fu_506 : component p_bsf32_hw port map ( bus_r => r_bit_p_bsf32_hw_fu_506_bus_r, ap_return => r_bit_p_bsf32_hw_fu_506_ap_return); nfa_accept_samples_generic_hw_mul_8ns_6ns_14_2_U16 : component nfa_accept_samples_generic_hw_mul_8ns_6ns_14_2 generic map ( ID => 16, NUM_STAGE => 2, din0_WIDTH => 8, din1_WIDTH => 6, dout_WIDTH => 14) port map ( clk => ap_clk, reset => ap_rst, din0 => grp_fu_638_p0, din1 => grp_fu_638_p1, ce => grp_fu_638_ce, dout => grp_fu_638_p2); -- the current state (ap_CS_fsm) of the state machine. -- ap_CS_fsm_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_CS_fsm <= ap_ST_st1_fsm_0; else ap_CS_fsm <= ap_NS_fsm; end if; end if; end process; -- grp_bitset_next_fu_460_ap_start_ap_start_reg assign process. -- grp_bitset_next_fu_460_ap_start_ap_start_reg_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then grp_bitset_next_fu_460_ap_start_ap_start_reg <= ap_const_logic_0; else if (((ap_ST_st16_fsm_15 = ap_CS_fsm) and (ap_ST_st17_fsm_16 = ap_NS_fsm))) then grp_bitset_next_fu_460_ap_start_ap_start_reg <= ap_const_logic_1; elsif ((ap_const_logic_1 = grp_bitset_next_fu_460_ap_ready)) then grp_bitset_next_fu_460_ap_start_ap_start_reg <= ap_const_logic_0; end if; end if; end if; end process; -- grp_nfa_get_finals_fu_500_ap_start_ap_start_reg assign process. -- grp_nfa_get_finals_fu_500_ap_start_ap_start_reg_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then grp_nfa_get_finals_fu_500_ap_start_ap_start_reg <= ap_const_logic_0; else if (((ap_ST_st10_fsm_9 = ap_CS_fsm) and (ap_ST_st25_fsm_24 = ap_NS_fsm))) then grp_nfa_get_finals_fu_500_ap_start_ap_start_reg <= ap_const_logic_1; elsif ((ap_const_logic_1 = grp_nfa_get_finals_fu_500_ap_ready)) then grp_nfa_get_finals_fu_500_ap_start_ap_start_reg <= ap_const_logic_0; end if; end if; end if; end process; -- grp_nfa_get_initials_fu_494_ap_start_ap_start_reg assign process. -- grp_nfa_get_initials_fu_494_ap_start_ap_start_reg_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then grp_nfa_get_initials_fu_494_ap_start_ap_start_reg <= ap_const_logic_0; else if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and (ap_ST_st3_fsm_2 = ap_NS_fsm))) then grp_nfa_get_initials_fu_494_ap_start_ap_start_reg <= ap_const_logic_1; elsif ((ap_const_logic_1 = grp_nfa_get_initials_fu_494_ap_ready)) then grp_nfa_get_initials_fu_494_ap_start_ap_start_reg <= ap_const_logic_0; end if; end if; end if; end process; -- grp_sample_iterator_get_offset_fu_482_ap_start_ap_start_reg assign process. -- grp_sample_iterator_get_offset_fu_482_ap_start_ap_start_reg_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then grp_sample_iterator_get_offset_fu_482_ap_start_ap_start_reg <= ap_const_logic_0; else if (((ap_ST_st5_fsm_4 = ap_NS_fsm) and (ap_ST_st4_fsm_3 = ap_CS_fsm))) then grp_sample_iterator_get_offset_fu_482_ap_start_ap_start_reg <= ap_const_logic_1; elsif ((ap_const_logic_1 = grp_sample_iterator_get_offset_fu_482_ap_ready)) then grp_sample_iterator_get_offset_fu_482_ap_start_ap_start_reg <= ap_const_logic_0; end if; end if; end if; end process; -- grp_sample_iterator_next_fu_472_ap_start_ap_start_reg assign process. -- grp_sample_iterator_next_fu_472_ap_start_ap_start_reg_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then grp_sample_iterator_next_fu_472_ap_start_ap_start_reg <= ap_const_logic_0; else if (((ap_ST_st32_fsm_31 = ap_CS_fsm) and (ap_ST_st33_fsm_32 = ap_NS_fsm))) then grp_sample_iterator_next_fu_472_ap_start_ap_start_reg <= ap_const_logic_1; elsif ((ap_const_logic_1 = grp_sample_iterator_next_fu_472_ap_ready)) then grp_sample_iterator_next_fu_472_ap_start_ap_start_reg <= ap_const_logic_0; end if; end if; end if; end process; -- agg_result_bucket_index_0_lcssa4_i_reg_296 assign process. -- agg_result_bucket_index_0_lcssa4_i_reg_296_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_sig_bdd_187) then if (ap_sig_bdd_370) then agg_result_bucket_index_0_lcssa4_i_reg_296 <= ap_const_lv1_1; elsif ((ap_const_lv1_0 = tmp_2_i_fu_580_p2)) then agg_result_bucket_index_0_lcssa4_i_reg_296 <= ap_const_lv1_0; end if; end if; end if; end process; -- any_0_i_reg_424 assign process. -- any_0_i_reg_424_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st15_fsm_14 = ap_CS_fsm)) then any_0_i_reg_424 <= ap_const_lv1_0; elsif ((ap_ST_st24_fsm_23 = ap_CS_fsm)) then any_0_i_reg_424 <= ap_const_lv1_1; end if; end if; end process; -- bus_assign_reg_284 assign process. -- bus_assign_reg_284_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_sig_bdd_187) then if (ap_sig_bdd_370) then bus_assign_reg_284 <= next_buckets_1_reg_242; elsif ((ap_const_lv1_0 = tmp_2_i_fu_580_p2)) then bus_assign_reg_284 <= next_buckets_0_reg_252; end if; end if; end if; end process; -- c_fu_140 assign process. -- c_fu_140_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st32_fsm_31 = ap_CS_fsm) and (stop_on_first_read_read_fu_150_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = or_cond_fu_743_p2))) then c_fu_140 <= c_1_fu_748_p2; elsif (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not((ap_start = ap_const_logic_0)))) then c_fu_140 <= ap_const_lv32_0; end if; end if; end process; -- i_0_i_reg_262 assign process. -- i_0_i_reg_262_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st16_fsm_15 = ap_CS_fsm) and not((ap_const_lv1_0 = j_end_phi_fu_417_p4)) and not((ap_const_lv1_0 = any_0_i_phi_fu_429_p4)))) then i_0_i_reg_262 <= i_reg_846; elsif ((ap_ST_st9_fsm_8 = ap_CS_fsm)) then i_0_i_reg_262 <= ap_const_lv16_0; end if; end if; end process; -- i_index_reg_222 assign process. -- i_index_reg_222_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st36_fsm_35 = ap_CS_fsm)) then i_index_reg_222 <= grp_sample_iterator_next_fu_472_ap_return_0; elsif (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not((ap_start = ap_const_logic_0)))) then i_index_reg_222 <= begin_index; end if; end if; end process; -- i_sample_reg_232 assign process. -- i_sample_reg_232_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st36_fsm_35 = ap_CS_fsm)) then i_sample_reg_232 <= grp_sample_iterator_next_fu_472_ap_return_1; elsif (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not((ap_start = ap_const_logic_0)))) then i_sample_reg_232 <= begin_sample; end if; end if; end process; -- j_bit1_reg_404 assign process. -- j_bit1_reg_404_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st15_fsm_14 = ap_CS_fsm)) then j_bit1_reg_404 <= j_bit1_ph_cast_fu_601_p1; elsif ((ap_ST_st24_fsm_23 = ap_CS_fsm)) then j_bit1_reg_404 <= j_bit_reg_911; end if; end if; end process; -- j_bucket1_ph_reg_309 assign process. -- j_bucket1_ph_reg_309_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st15_fsm_14 = ap_CS_fsm) and ((ap_const_lv1_0 = tmp_2_i_reg_861) or (ap_const_lv1_0 = tmp_2_1_i_reg_865)))) then j_bucket1_ph_reg_309 <= bus_assign_reg_284; elsif (((ap_ST_st13_fsm_12 = ap_CS_fsm) and not((sample_buffer_rsp_empty_n = ap_const_logic_0)) and not((ap_const_lv1_0 = tmp_2_i_fu_580_p2)) and not((ap_const_lv1_0 = tmp_2_1_i_fu_586_p2)))) then j_bucket1_ph_reg_309 <= ap_const_lv32_0; end if; end if; end process; -- j_bucket1_reg_383 assign process. -- j_bucket1_reg_383_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st15_fsm_14 = ap_CS_fsm)) then j_bucket1_reg_383 <= j_bucket1_ph_phi_fu_313_p4; elsif ((ap_ST_st24_fsm_23 = ap_CS_fsm)) then j_bucket1_reg_383 <= j_bucket_reg_921; end if; end if; end process; -- j_bucket_index1_ph_reg_322 assign process. -- j_bucket_index1_ph_reg_322_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st15_fsm_14 = ap_CS_fsm) and ((ap_const_lv1_0 = tmp_2_i_reg_861) or (ap_const_lv1_0 = tmp_2_1_i_reg_865)))) then j_bucket_index1_ph_reg_322 <= agg_result_bucket_index_0_lcssa4_i_cast_cast_fu_592_p1; elsif (((ap_ST_st13_fsm_12 = ap_CS_fsm) and not((sample_buffer_rsp_empty_n = ap_const_logic_0)) and not((ap_const_lv1_0 = tmp_2_i_fu_580_p2)) and not((ap_const_lv1_0 = tmp_2_1_i_fu_586_p2)))) then j_bucket_index1_ph_reg_322 <= ap_const_lv2_2; end if; end if; end process; -- j_bucket_index1_reg_394 assign process. -- j_bucket_index1_reg_394_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st15_fsm_14 = ap_CS_fsm)) then j_bucket_index1_reg_394 <= j_bucket_index1_ph_cast_fu_597_p1; elsif ((ap_ST_st24_fsm_23 = ap_CS_fsm)) then j_bucket_index1_reg_394 <= j_bucket_index_reg_916; end if; end if; end process; -- j_end_ph_reg_344 assign process. -- j_end_ph_reg_344_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st15_fsm_14 = ap_CS_fsm) and ((ap_const_lv1_0 = tmp_2_i_reg_861) or (ap_const_lv1_0 = tmp_2_1_i_reg_865)))) then j_end_ph_reg_344 <= ap_const_lv1_0; elsif (((ap_ST_st13_fsm_12 = ap_CS_fsm) and not((sample_buffer_rsp_empty_n = ap_const_logic_0)) and not((ap_const_lv1_0 = tmp_2_i_fu_580_p2)) and not((ap_const_lv1_0 = tmp_2_1_i_fu_586_p2)))) then j_end_ph_reg_344 <= ap_const_lv1_1; end if; end if; end process; -- j_end_reg_414 assign process. -- j_end_reg_414_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st15_fsm_14 = ap_CS_fsm)) then j_end_reg_414 <= j_end_ph_phi_fu_348_p4; elsif ((ap_ST_st24_fsm_23 = ap_CS_fsm)) then j_end_reg_414 <= p_s_reg_926; end if; end if; end process; -- next_buckets_0_reg_252 assign process. -- next_buckets_0_reg_252_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st16_fsm_15 = ap_CS_fsm) and not((ap_const_lv1_0 = j_end_phi_fu_417_p4)) and not((ap_const_lv1_0 = any_0_i_phi_fu_429_p4)))) then next_buckets_0_reg_252 <= tmp_buckets_0_3_reg_370; elsif ((ap_ST_st9_fsm_8 = ap_CS_fsm)) then next_buckets_0_reg_252 <= current_buckets_0_reg_822; end if; end if; end process; -- next_buckets_1_reg_242 assign process. -- next_buckets_1_reg_242_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st16_fsm_15 = ap_CS_fsm) and not((ap_const_lv1_0 = j_end_phi_fu_417_p4)) and not((ap_const_lv1_0 = any_0_i_phi_fu_429_p4)))) then next_buckets_1_reg_242 <= tmp_buckets_1_3_reg_357; elsif ((ap_ST_st9_fsm_8 = ap_CS_fsm)) then next_buckets_1_reg_242 <= current_buckets_1_reg_827; end if; end if; end process; -- p_01_rec_i_reg_273 assign process. -- p_01_rec_i_reg_273_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st16_fsm_15 = ap_CS_fsm) and not((ap_const_lv1_0 = j_end_phi_fu_417_p4)) and not((ap_const_lv1_0 = any_0_i_phi_fu_429_p4)))) then p_01_rec_i_reg_273 <= p_rec_i_reg_851; elsif ((ap_ST_st9_fsm_8 = ap_CS_fsm)) then p_01_rec_i_reg_273 <= ap_const_lv64_0; end if; end if; end process; -- p_0_reg_448 assign process. -- p_0_reg_448_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st32_fsm_31 = ap_CS_fsm) and not((stop_on_first_read_read_fu_150_p2 = ap_const_lv1_0)) and (ap_const_lv1_0 = or_cond_fu_743_p2))) then p_0_reg_448 <= ap_const_lv32_1; elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_i_13_fu_534_p2)))) then p_0_reg_448 <= c_fu_140; end if; end if; end process; -- r_reg_437 assign process. -- r_reg_437_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st16_fsm_15 = ap_CS_fsm) and not((ap_const_lv1_0 = j_end_phi_fu_417_p4)) and (ap_const_lv1_0 = any_0_i_phi_fu_429_p4))) then r_reg_437 <= ap_const_lv1_0; elsif ((ap_ST_st31_fsm_30 = ap_CS_fsm)) then r_reg_437 <= tmp_5_fu_737_p2; end if; end if; end process; -- tmp_buckets_0_3_reg_370 assign process. -- tmp_buckets_0_3_reg_370_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st15_fsm_14 = ap_CS_fsm)) then tmp_buckets_0_3_reg_370 <= ap_const_lv32_0; elsif ((ap_ST_st24_fsm_23 = ap_CS_fsm)) then tmp_buckets_0_3_reg_370 <= next_buckets_0_1_reg_937; end if; end if; end process; -- tmp_buckets_1_3_reg_357 assign process. -- tmp_buckets_1_3_reg_357_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st15_fsm_14 = ap_CS_fsm)) then tmp_buckets_1_3_reg_357 <= ap_const_lv32_0; elsif ((ap_ST_st24_fsm_23 = ap_CS_fsm)) then tmp_buckets_1_3_reg_357 <= next_buckets_1_1_fu_707_p2; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st2_fsm_1 = ap_CS_fsm)) then c_load_reg_813 <= c_fu_140; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st8_fsm_7 = ap_CS_fsm)) then current_buckets_0_reg_822 <= grp_nfa_get_initials_fu_494_ap_return_0; current_buckets_1_reg_827 <= grp_nfa_get_initials_fu_494_ap_return_1; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st10_fsm_9 = ap_CS_fsm)) then i_reg_846 <= i_fu_568_p2; sample_buffer_addr_reg_837 <= sum_fu_552_p2(32 - 1 downto 0); end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st15_fsm_14 = ap_CS_fsm) and ((ap_const_lv1_0 = tmp_2_i_reg_861) or (ap_const_lv1_0 = tmp_2_1_i_reg_865)))) then j_bit1_ph_reg_333 <= r_bit_reg_869; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st19_fsm_18 = ap_CS_fsm)) then j_bit_reg_911 <= grp_bitset_next_fu_460_ap_return_0; j_bucket_index_reg_916 <= grp_bitset_next_fu_460_ap_return_1; j_bucket_reg_921 <= grp_bitset_next_fu_460_ap_return_2; p_s_reg_926 <= grp_bitset_next_fu_460_ap_return_3; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st21_fsm_20 = ap_CS_fsm)) then next_buckets_0_1_reg_937 <= next_buckets_0_1_fu_701_p2; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st10_fsm_9 = ap_CS_fsm) and not((tmp_3_fu_563_p2 = ap_const_lv1_0)))) then p_rec_i_reg_851 <= p_rec_i_fu_574_p2; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st14_fsm_13 = ap_CS_fsm)) then r_bit_reg_869 <= r_bit_p_bsf32_hw_fu_506_ap_return; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((((ap_ST_st20_fsm_19 = ap_CS_fsm) and not((nfa_forward_buckets_rsp_empty_n = ap_const_logic_0))) or (not((nfa_forward_buckets_rsp_empty_n = ap_const_logic_0)) and (ap_ST_st23_fsm_22 = ap_CS_fsm)))) then reg_512 <= nfa_forward_buckets_datain; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st13_fsm_12 = ap_CS_fsm) and not((sample_buffer_rsp_empty_n = ap_const_logic_0)))) then sym_reg_856 <= sample_buffer_datain; tmp_2_i_reg_861 <= tmp_2_i_fu_580_p2; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st15_fsm_14 = ap_CS_fsm)) then tmp_10_i_cast_reg_884(0) <= tmp_10_i_cast_fu_605_p1(0); tmp_10_i_cast_reg_884(1) <= tmp_10_i_cast_fu_605_p1(1); tmp_10_i_cast_reg_884(2) <= tmp_10_i_cast_fu_605_p1(2); tmp_10_i_cast_reg_884(3) <= tmp_10_i_cast_fu_605_p1(3); tmp_10_i_cast_reg_884(4) <= tmp_10_i_cast_fu_605_p1(4); tmp_10_i_cast_reg_884(5) <= tmp_10_i_cast_fu_605_p1(5); tmp_10_i_cast_reg_884(6) <= tmp_10_i_cast_fu_605_p1(6); tmp_10_i_cast_reg_884(7) <= tmp_10_i_cast_fu_605_p1(7); end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st17_fsm_16 = ap_CS_fsm)) then tmp_11_i_reg_899 <= tmp_11_i_fu_644_p2; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_st13_fsm_12 = ap_CS_fsm) and not((sample_buffer_rsp_empty_n = ap_const_logic_0)) and not((ap_const_lv1_0 = tmp_2_i_fu_580_p2)))) then tmp_2_1_i_reg_865 <= tmp_2_1_i_fu_586_p2; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st9_fsm_8 = ap_CS_fsm)) then tmp_2_reg_832(0) <= tmp_2_fu_548_p1(0); tmp_2_reg_832(1) <= tmp_2_fu_548_p1(1); tmp_2_reg_832(2) <= tmp_2_fu_548_p1(2); tmp_2_reg_832(3) <= tmp_2_fu_548_p1(3); tmp_2_reg_832(4) <= tmp_2_fu_548_p1(4); tmp_2_reg_832(5) <= tmp_2_fu_548_p1(5); tmp_2_reg_832(6) <= tmp_2_fu_548_p1(6); tmp_2_reg_832(7) <= tmp_2_fu_548_p1(7); tmp_2_reg_832(8) <= tmp_2_fu_548_p1(8); tmp_2_reg_832(9) <= tmp_2_fu_548_p1(9); tmp_2_reg_832(10) <= tmp_2_fu_548_p1(10); tmp_2_reg_832(11) <= tmp_2_fu_548_p1(11); tmp_2_reg_832(12) <= tmp_2_fu_548_p1(12); tmp_2_reg_832(13) <= tmp_2_fu_548_p1(13); tmp_2_reg_832(14) <= tmp_2_fu_548_p1(14); tmp_2_reg_832(15) <= tmp_2_fu_548_p1(15); tmp_2_reg_832(16) <= tmp_2_fu_548_p1(16); tmp_2_reg_832(17) <= tmp_2_fu_548_p1(17); tmp_2_reg_832(18) <= tmp_2_fu_548_p1(18); tmp_2_reg_832(19) <= tmp_2_fu_548_p1(19); tmp_2_reg_832(20) <= tmp_2_fu_548_p1(20); tmp_2_reg_832(21) <= tmp_2_fu_548_p1(21); tmp_2_reg_832(22) <= tmp_2_fu_548_p1(22); tmp_2_reg_832(23) <= tmp_2_fu_548_p1(23); tmp_2_reg_832(24) <= tmp_2_fu_548_p1(24); tmp_2_reg_832(25) <= tmp_2_fu_548_p1(25); tmp_2_reg_832(26) <= tmp_2_fu_548_p1(26); tmp_2_reg_832(27) <= tmp_2_fu_548_p1(27); tmp_2_reg_832(28) <= tmp_2_fu_548_p1(28); tmp_2_reg_832(29) <= tmp_2_fu_548_p1(29); tmp_2_reg_832(30) <= tmp_2_fu_548_p1(30); tmp_2_reg_832(31) <= tmp_2_fu_548_p1(31); end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_ST_st30_fsm_29 = ap_CS_fsm)) then tmp_buckets_0_reg_947 <= grp_nfa_get_finals_fu_500_ap_return_0; tmp_buckets_1_reg_952 <= grp_nfa_get_finals_fu_500_ap_return_1; end if; end if; end process; tmp_2_reg_832(63 downto 32) <= "00000000000000000000000000000000"; tmp_10_i_cast_reg_884(13 downto 8) <= "000000"; -- the next state (ap_NS_fsm) of the state machine. -- ap_NS_fsm_assign_proc : process (ap_start , ap_CS_fsm , nfa_forward_buckets_rsp_empty_n , sample_buffer_rsp_empty_n , stop_on_first_read_read_fu_150_p2 , tmp_3_fu_563_p2 , tmp_2_i_fu_580_p2 , tmp_2_1_i_fu_586_p2 , j_end_phi_fu_417_p4 , any_0_i_phi_fu_429_p4 , tmp_i_13_fu_534_p2 , or_cond_fu_743_p2) begin case ap_CS_fsm is when ap_ST_st1_fsm_0 => if (not((ap_start = ap_const_logic_0))) then ap_NS_fsm <= ap_ST_st2_fsm_1; else ap_NS_fsm <= ap_ST_st1_fsm_0; end if; when ap_ST_st2_fsm_1 => if (not((ap_const_lv1_0 = tmp_i_13_fu_534_p2))) then ap_NS_fsm <= ap_ST_st37_fsm_36; else ap_NS_fsm <= ap_ST_st3_fsm_2; end if; when ap_ST_st3_fsm_2 => ap_NS_fsm <= ap_ST_st4_fsm_3; when ap_ST_st4_fsm_3 => ap_NS_fsm <= ap_ST_st5_fsm_4; when ap_ST_st5_fsm_4 => ap_NS_fsm <= ap_ST_st6_fsm_5; when ap_ST_st6_fsm_5 => ap_NS_fsm <= ap_ST_st7_fsm_6; when ap_ST_st7_fsm_6 => ap_NS_fsm <= ap_ST_st8_fsm_7; when ap_ST_st8_fsm_7 => ap_NS_fsm <= ap_ST_st9_fsm_8; when ap_ST_st9_fsm_8 => ap_NS_fsm <= ap_ST_st10_fsm_9; when ap_ST_st10_fsm_9 => if ((tmp_3_fu_563_p2 = ap_const_lv1_0)) then ap_NS_fsm <= ap_ST_st25_fsm_24; else ap_NS_fsm <= ap_ST_st11_fsm_10; end if; when ap_ST_st11_fsm_10 => ap_NS_fsm <= ap_ST_st12_fsm_11; when ap_ST_st12_fsm_11 => ap_NS_fsm <= ap_ST_st13_fsm_12; when ap_ST_st13_fsm_12 => if ((not((sample_buffer_rsp_empty_n = ap_const_logic_0)) and not((ap_const_lv1_0 = tmp_2_i_fu_580_p2)) and not((ap_const_lv1_0 = tmp_2_1_i_fu_586_p2)))) then ap_NS_fsm <= ap_ST_st15_fsm_14; elsif ((not((sample_buffer_rsp_empty_n = ap_const_logic_0)) and ((ap_const_lv1_0 = tmp_2_i_fu_580_p2) or (ap_const_lv1_0 = tmp_2_1_i_fu_586_p2)))) then ap_NS_fsm <= ap_ST_st14_fsm_13; else ap_NS_fsm <= ap_ST_st13_fsm_12; end if; when ap_ST_st14_fsm_13 => ap_NS_fsm <= ap_ST_st15_fsm_14; when ap_ST_st15_fsm_14 => ap_NS_fsm <= ap_ST_st16_fsm_15; when ap_ST_st16_fsm_15 => if ((not((ap_const_lv1_0 = j_end_phi_fu_417_p4)) and not((ap_const_lv1_0 = any_0_i_phi_fu_429_p4)))) then ap_NS_fsm <= ap_ST_st10_fsm_9; elsif ((not((ap_const_lv1_0 = j_end_phi_fu_417_p4)) and (ap_const_lv1_0 = any_0_i_phi_fu_429_p4))) then ap_NS_fsm <= ap_ST_st32_fsm_31; else ap_NS_fsm <= ap_ST_st17_fsm_16; end if; when ap_ST_st17_fsm_16 => ap_NS_fsm <= ap_ST_st18_fsm_17; when ap_ST_st18_fsm_17 => ap_NS_fsm <= ap_ST_st19_fsm_18; when ap_ST_st19_fsm_18 => ap_NS_fsm <= ap_ST_st20_fsm_19; when ap_ST_st20_fsm_19 => if (not((nfa_forward_buckets_rsp_empty_n = ap_const_logic_0))) then ap_NS_fsm <= ap_ST_st21_fsm_20; else ap_NS_fsm <= ap_ST_st20_fsm_19; end if; when ap_ST_st21_fsm_20 => ap_NS_fsm <= ap_ST_st22_fsm_21; when ap_ST_st22_fsm_21 => ap_NS_fsm <= ap_ST_st23_fsm_22; when ap_ST_st23_fsm_22 => if (not((nfa_forward_buckets_rsp_empty_n = ap_const_logic_0))) then ap_NS_fsm <= ap_ST_st24_fsm_23; else ap_NS_fsm <= ap_ST_st23_fsm_22; end if; when ap_ST_st24_fsm_23 => ap_NS_fsm <= ap_ST_st16_fsm_15; when ap_ST_st25_fsm_24 => ap_NS_fsm <= ap_ST_st26_fsm_25; when ap_ST_st26_fsm_25 => ap_NS_fsm <= ap_ST_st27_fsm_26; when ap_ST_st27_fsm_26 => ap_NS_fsm <= ap_ST_st28_fsm_27; when ap_ST_st28_fsm_27 => ap_NS_fsm <= ap_ST_st29_fsm_28; when ap_ST_st29_fsm_28 => ap_NS_fsm <= ap_ST_st30_fsm_29; when ap_ST_st30_fsm_29 => ap_NS_fsm <= ap_ST_st31_fsm_30; when ap_ST_st31_fsm_30 => ap_NS_fsm <= ap_ST_st32_fsm_31; when ap_ST_st32_fsm_31 => if ((not((stop_on_first_read_read_fu_150_p2 = ap_const_lv1_0)) and (ap_const_lv1_0 = or_cond_fu_743_p2))) then ap_NS_fsm <= ap_ST_st37_fsm_36; else ap_NS_fsm <= ap_ST_st33_fsm_32; end if; when ap_ST_st33_fsm_32 => ap_NS_fsm <= ap_ST_st34_fsm_33; when ap_ST_st34_fsm_33 => ap_NS_fsm <= ap_ST_st35_fsm_34; when ap_ST_st35_fsm_34 => ap_NS_fsm <= ap_ST_st36_fsm_35; when ap_ST_st36_fsm_35 => ap_NS_fsm <= ap_ST_st2_fsm_1; when ap_ST_st37_fsm_36 => ap_NS_fsm <= ap_ST_st1_fsm_0; when others => ap_NS_fsm <= "XXXXXX"; end case; end process; agg_result_bucket_index_0_lcssa4_i_cast_cast_fu_592_p1 <= std_logic_vector(resize(unsigned(agg_result_bucket_index_0_lcssa4_i_reg_296),2)); any_0_i_phi_fu_429_p4 <= any_0_i_reg_424; -- ap_done assign process. -- ap_done_assign_proc : process(ap_CS_fsm) begin if ((ap_ST_st37_fsm_36 = ap_CS_fsm)) then ap_done <= ap_const_logic_1; else ap_done <= ap_const_logic_0; end if; end process; -- ap_idle assign process. -- ap_idle_assign_proc : process(ap_start, ap_CS_fsm) begin if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) then ap_idle <= ap_const_logic_1; else ap_idle <= ap_const_logic_0; end if; end process; -- ap_ready assign process. -- ap_ready_assign_proc : process(ap_CS_fsm) begin if ((ap_ST_st37_fsm_36 = ap_CS_fsm)) then ap_ready <= ap_const_logic_1; else ap_ready <= ap_const_logic_0; end if; end process; ap_return <= p_0_reg_448; -- ap_sig_bdd_187 assign process. -- ap_sig_bdd_187_assign_proc : process(ap_CS_fsm, sample_buffer_rsp_empty_n) begin ap_sig_bdd_187 <= ((ap_ST_st13_fsm_12 = ap_CS_fsm) and not((sample_buffer_rsp_empty_n = ap_const_logic_0))); end process; -- ap_sig_bdd_370 assign process. -- ap_sig_bdd_370_assign_proc : process(tmp_2_i_fu_580_p2, tmp_2_1_i_fu_586_p2) begin ap_sig_bdd_370 <= (not((ap_const_lv1_0 = tmp_2_i_fu_580_p2)) and (ap_const_lv1_0 = tmp_2_1_i_fu_586_p2)); end process; c_1_fu_748_p2 <= std_logic_vector(unsigned(c_load_reg_813) + unsigned(ap_const_lv32_1)); current_buckets_0_1_fu_721_p2 <= (next_buckets_0_reg_252 and tmp_buckets_0_reg_947); current_buckets_1_1_fu_726_p2 <= (next_buckets_1_reg_242 and tmp_buckets_1_reg_952); grp_bitset_next_fu_460_ap_ce <= ap_const_logic_1; grp_bitset_next_fu_460_ap_start <= grp_bitset_next_fu_460_ap_start_ap_start_reg; grp_bitset_next_fu_460_p_read <= next_buckets_1_reg_242; grp_bitset_next_fu_460_r_bit <= j_bit1_reg_404; grp_bitset_next_fu_460_r_bucket <= j_bucket1_reg_383; grp_bitset_next_fu_460_r_bucket_index <= j_bucket_index1_reg_394; grp_fu_638_ce <= ap_const_logic_1; grp_fu_638_p0 <= grp_fu_638_p00(8 - 1 downto 0); grp_fu_638_p00 <= std_logic_vector(resize(unsigned(nfa_symbols),14)); grp_fu_638_p1 <= grp_fu_638_p10(6 - 1 downto 0); grp_fu_638_p10 <= std_logic_vector(resize(unsigned(state_fu_624_p2),14)); grp_nfa_get_finals_fu_500_ap_ce <= ap_const_logic_1; grp_nfa_get_finals_fu_500_ap_start <= grp_nfa_get_finals_fu_500_ap_start_ap_start_reg; grp_nfa_get_finals_fu_500_nfa_finals_buckets_datain <= nfa_finals_buckets_datain; grp_nfa_get_finals_fu_500_nfa_finals_buckets_req_full_n <= nfa_finals_buckets_req_full_n; grp_nfa_get_finals_fu_500_nfa_finals_buckets_rsp_empty_n <= nfa_finals_buckets_rsp_empty_n; grp_nfa_get_initials_fu_494_ap_ce <= ap_const_logic_1; grp_nfa_get_initials_fu_494_ap_start <= grp_nfa_get_initials_fu_494_ap_start_ap_start_reg; grp_nfa_get_initials_fu_494_nfa_initials_buckets_datain <= nfa_initials_buckets_datain; grp_nfa_get_initials_fu_494_nfa_initials_buckets_req_full_n <= nfa_initials_buckets_req_full_n; grp_nfa_get_initials_fu_494_nfa_initials_buckets_rsp_empty_n <= nfa_initials_buckets_rsp_empty_n; grp_sample_iterator_get_offset_fu_482_ap_ce <= ap_const_logic_1; grp_sample_iterator_get_offset_fu_482_ap_start <= grp_sample_iterator_get_offset_fu_482_ap_start_ap_start_reg; grp_sample_iterator_get_offset_fu_482_i_index <= i_index_reg_222; grp_sample_iterator_get_offset_fu_482_i_sample <= i_sample_reg_232; grp_sample_iterator_get_offset_fu_482_indices_datain <= indices_datain; grp_sample_iterator_get_offset_fu_482_indices_req_full_n <= indices_req_full_n; grp_sample_iterator_get_offset_fu_482_indices_rsp_empty_n <= indices_rsp_empty_n; grp_sample_iterator_get_offset_fu_482_sample_buffer_size <= sample_buffer_length; grp_sample_iterator_get_offset_fu_482_sample_length <= sample_length; grp_sample_iterator_next_fu_472_ap_ce <= ap_const_logic_1; grp_sample_iterator_next_fu_472_ap_start <= grp_sample_iterator_next_fu_472_ap_start_ap_start_reg; grp_sample_iterator_next_fu_472_i_index <= i_index_reg_222; grp_sample_iterator_next_fu_472_i_sample <= i_sample_reg_232; grp_sample_iterator_next_fu_472_indices_datain <= indices_datain; grp_sample_iterator_next_fu_472_indices_req_full_n <= indices_req_full_n; grp_sample_iterator_next_fu_472_indices_rsp_empty_n <= indices_rsp_empty_n; i_fu_568_p2 <= std_logic_vector(unsigned(i_0_i_reg_262) + unsigned(ap_const_lv16_1)); -- indices_address assign process. -- indices_address_assign_proc : process(ap_CS_fsm, grp_sample_iterator_next_fu_472_indices_address, grp_sample_iterator_get_offset_fu_482_indices_address) begin if (((ap_ST_st8_fsm_7 = ap_CS_fsm) or (ap_ST_st9_fsm_8 = ap_CS_fsm) or (ap_ST_st5_fsm_4 = ap_CS_fsm) or (ap_ST_st6_fsm_5 = ap_CS_fsm) or (ap_ST_st7_fsm_6 = ap_CS_fsm))) then indices_address <= grp_sample_iterator_get_offset_fu_482_indices_address; elsif (((ap_ST_st36_fsm_35 = ap_CS_fsm) or (ap_ST_st33_fsm_32 = ap_CS_fsm) or (ap_ST_st34_fsm_33 = ap_CS_fsm) or (ap_ST_st35_fsm_34 = ap_CS_fsm))) then indices_address <= grp_sample_iterator_next_fu_472_indices_address; else indices_address <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX"; end if; end process; -- indices_dataout assign process. -- indices_dataout_assign_proc : process(ap_CS_fsm, grp_sample_iterator_next_fu_472_indices_dataout, grp_sample_iterator_get_offset_fu_482_indices_dataout) begin if (((ap_ST_st8_fsm_7 = ap_CS_fsm) or (ap_ST_st9_fsm_8 = ap_CS_fsm) or (ap_ST_st5_fsm_4 = ap_CS_fsm) or (ap_ST_st6_fsm_5 = ap_CS_fsm) or (ap_ST_st7_fsm_6 = ap_CS_fsm))) then indices_dataout <= grp_sample_iterator_get_offset_fu_482_indices_dataout; elsif (((ap_ST_st36_fsm_35 = ap_CS_fsm) or (ap_ST_st33_fsm_32 = ap_CS_fsm) or (ap_ST_st34_fsm_33 = ap_CS_fsm) or (ap_ST_st35_fsm_34 = ap_CS_fsm))) then indices_dataout <= grp_sample_iterator_next_fu_472_indices_dataout; else indices_dataout <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX"; end if; end process; -- indices_req_din assign process. -- indices_req_din_assign_proc : process(ap_CS_fsm, grp_sample_iterator_next_fu_472_indices_req_din, grp_sample_iterator_get_offset_fu_482_indices_req_din) begin if (((ap_ST_st8_fsm_7 = ap_CS_fsm) or (ap_ST_st9_fsm_8 = ap_CS_fsm) or (ap_ST_st5_fsm_4 = ap_CS_fsm) or (ap_ST_st6_fsm_5 = ap_CS_fsm) or (ap_ST_st7_fsm_6 = ap_CS_fsm))) then indices_req_din <= grp_sample_iterator_get_offset_fu_482_indices_req_din; elsif (((ap_ST_st36_fsm_35 = ap_CS_fsm) or (ap_ST_st33_fsm_32 = ap_CS_fsm) or (ap_ST_st34_fsm_33 = ap_CS_fsm) or (ap_ST_st35_fsm_34 = ap_CS_fsm))) then indices_req_din <= grp_sample_iterator_next_fu_472_indices_req_din; else indices_req_din <= 'X'; end if; end process; -- indices_req_write assign process. -- indices_req_write_assign_proc : process(ap_CS_fsm, grp_sample_iterator_next_fu_472_indices_req_write, grp_sample_iterator_get_offset_fu_482_indices_req_write) begin if (((ap_ST_st8_fsm_7 = ap_CS_fsm) or (ap_ST_st9_fsm_8 = ap_CS_fsm) or (ap_ST_st5_fsm_4 = ap_CS_fsm) or (ap_ST_st6_fsm_5 = ap_CS_fsm) or (ap_ST_st7_fsm_6 = ap_CS_fsm))) then indices_req_write <= grp_sample_iterator_get_offset_fu_482_indices_req_write; elsif (((ap_ST_st36_fsm_35 = ap_CS_fsm) or (ap_ST_st33_fsm_32 = ap_CS_fsm) or (ap_ST_st34_fsm_33 = ap_CS_fsm) or (ap_ST_st35_fsm_34 = ap_CS_fsm))) then indices_req_write <= grp_sample_iterator_next_fu_472_indices_req_write; else indices_req_write <= 'X'; end if; end process; -- indices_rsp_read assign process. -- indices_rsp_read_assign_proc : process(ap_CS_fsm, grp_sample_iterator_next_fu_472_indices_rsp_read, grp_sample_iterator_get_offset_fu_482_indices_rsp_read) begin if (((ap_ST_st8_fsm_7 = ap_CS_fsm) or (ap_ST_st9_fsm_8 = ap_CS_fsm) or (ap_ST_st5_fsm_4 = ap_CS_fsm) or (ap_ST_st6_fsm_5 = ap_CS_fsm) or (ap_ST_st7_fsm_6 = ap_CS_fsm))) then indices_rsp_read <= grp_sample_iterator_get_offset_fu_482_indices_rsp_read; elsif (((ap_ST_st36_fsm_35 = ap_CS_fsm) or (ap_ST_st33_fsm_32 = ap_CS_fsm) or (ap_ST_st34_fsm_33 = ap_CS_fsm) or (ap_ST_st35_fsm_34 = ap_CS_fsm))) then indices_rsp_read <= grp_sample_iterator_next_fu_472_indices_rsp_read; else indices_rsp_read <= 'X'; end if; end process; -- indices_size assign process. -- indices_size_assign_proc : process(ap_CS_fsm, grp_sample_iterator_next_fu_472_indices_size, grp_sample_iterator_get_offset_fu_482_indices_size) begin if (((ap_ST_st8_fsm_7 = ap_CS_fsm) or (ap_ST_st9_fsm_8 = ap_CS_fsm) or (ap_ST_st5_fsm_4 = ap_CS_fsm) or (ap_ST_st6_fsm_5 = ap_CS_fsm) or (ap_ST_st7_fsm_6 = ap_CS_fsm))) then indices_size <= grp_sample_iterator_get_offset_fu_482_indices_size; elsif (((ap_ST_st36_fsm_35 = ap_CS_fsm) or (ap_ST_st33_fsm_32 = ap_CS_fsm) or (ap_ST_st34_fsm_33 = ap_CS_fsm) or (ap_ST_st35_fsm_34 = ap_CS_fsm))) then indices_size <= grp_sample_iterator_next_fu_472_indices_size; else indices_size <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX"; end if; end process; j_bit1_ph_cast_fu_601_p1 <= std_logic_vector(resize(unsigned(j_bit1_ph_phi_fu_337_p4),8)); -- j_bit1_ph_phi_fu_337_p4 assign process. -- j_bit1_ph_phi_fu_337_p4_assign_proc : process(ap_CS_fsm, tmp_2_i_reg_861, tmp_2_1_i_reg_865, r_bit_reg_869, j_bit1_ph_reg_333) begin if (((ap_ST_st15_fsm_14 = ap_CS_fsm) and ((ap_const_lv1_0 = tmp_2_i_reg_861) or (ap_const_lv1_0 = tmp_2_1_i_reg_865)))) then j_bit1_ph_phi_fu_337_p4 <= r_bit_reg_869; else j_bit1_ph_phi_fu_337_p4 <= j_bit1_ph_reg_333; end if; end process; -- j_bucket1_ph_phi_fu_313_p4 assign process. -- j_bucket1_ph_phi_fu_313_p4_assign_proc : process(ap_CS_fsm, tmp_2_i_reg_861, tmp_2_1_i_reg_865, bus_assign_reg_284, j_bucket1_ph_reg_309) begin if (((ap_ST_st15_fsm_14 = ap_CS_fsm) and ((ap_const_lv1_0 = tmp_2_i_reg_861) or (ap_const_lv1_0 = tmp_2_1_i_reg_865)))) then j_bucket1_ph_phi_fu_313_p4 <= bus_assign_reg_284; else j_bucket1_ph_phi_fu_313_p4 <= j_bucket1_ph_reg_309; end if; end process; j_bucket_index1_ph_cast_fu_597_p1 <= std_logic_vector(resize(unsigned(j_bucket_index1_ph_phi_fu_326_p4),8)); -- j_bucket_index1_ph_phi_fu_326_p4 assign process. -- j_bucket_index1_ph_phi_fu_326_p4_assign_proc : process(ap_CS_fsm, tmp_2_i_reg_861, tmp_2_1_i_reg_865, j_bucket_index1_ph_reg_322, agg_result_bucket_index_0_lcssa4_i_cast_cast_fu_592_p1) begin if (((ap_ST_st15_fsm_14 = ap_CS_fsm) and ((ap_const_lv1_0 = tmp_2_i_reg_861) or (ap_const_lv1_0 = tmp_2_1_i_reg_865)))) then j_bucket_index1_ph_phi_fu_326_p4 <= agg_result_bucket_index_0_lcssa4_i_cast_cast_fu_592_p1; else j_bucket_index1_ph_phi_fu_326_p4 <= j_bucket_index1_ph_reg_322; end if; end process; -- j_end_ph_phi_fu_348_p4 assign process. -- j_end_ph_phi_fu_348_p4_assign_proc : process(ap_CS_fsm, tmp_2_i_reg_861, tmp_2_1_i_reg_865, j_end_ph_reg_344) begin if (((ap_ST_st15_fsm_14 = ap_CS_fsm) and ((ap_const_lv1_0 = tmp_2_i_reg_861) or (ap_const_lv1_0 = tmp_2_1_i_reg_865)))) then j_end_ph_phi_fu_348_p4 <= ap_const_lv1_0; else j_end_ph_phi_fu_348_p4 <= j_end_ph_reg_344; end if; end process; j_end_phi_fu_417_p4 <= j_end_reg_414; next_buckets_0_1_fu_701_p2 <= (reg_512 or tmp_buckets_0_3_reg_370); next_buckets_1_1_fu_707_p2 <= (reg_512 or tmp_buckets_1_3_reg_357); nfa_finals_buckets_address <= grp_nfa_get_finals_fu_500_nfa_finals_buckets_address; nfa_finals_buckets_dataout <= grp_nfa_get_finals_fu_500_nfa_finals_buckets_dataout; nfa_finals_buckets_req_din <= grp_nfa_get_finals_fu_500_nfa_finals_buckets_req_din; nfa_finals_buckets_req_write <= grp_nfa_get_finals_fu_500_nfa_finals_buckets_req_write; nfa_finals_buckets_rsp_read <= grp_nfa_get_finals_fu_500_nfa_finals_buckets_rsp_read; nfa_finals_buckets_size <= grp_nfa_get_finals_fu_500_nfa_finals_buckets_size; -- nfa_forward_buckets_address assign process. -- nfa_forward_buckets_address_assign_proc : process(ap_CS_fsm, tmp_12_i_cast_fu_656_p1, tmp_13_i_cast_fu_690_p1) begin if ((ap_ST_st21_fsm_20 = ap_CS_fsm)) then nfa_forward_buckets_address <= tmp_13_i_cast_fu_690_p1(32 - 1 downto 0); elsif ((ap_ST_st18_fsm_17 = ap_CS_fsm)) then nfa_forward_buckets_address <= tmp_12_i_cast_fu_656_p1(32 - 1 downto 0); else nfa_forward_buckets_address <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX"; end if; end process; nfa_forward_buckets_dataout <= ap_const_lv32_0; nfa_forward_buckets_req_din <= ap_const_logic_0; -- nfa_forward_buckets_req_write assign process. -- nfa_forward_buckets_req_write_assign_proc : process(ap_CS_fsm) begin if (((ap_ST_st18_fsm_17 = ap_CS_fsm) or (ap_ST_st21_fsm_20 = ap_CS_fsm))) then nfa_forward_buckets_req_write <= ap_const_logic_1; else nfa_forward_buckets_req_write <= ap_const_logic_0; end if; end process; -- nfa_forward_buckets_rsp_read assign process. -- nfa_forward_buckets_rsp_read_assign_proc : process(ap_CS_fsm, nfa_forward_buckets_rsp_empty_n) begin if ((((ap_ST_st20_fsm_19 = ap_CS_fsm) and not((nfa_forward_buckets_rsp_empty_n = ap_const_logic_0))) or (not((nfa_forward_buckets_rsp_empty_n = ap_const_logic_0)) and (ap_ST_st23_fsm_22 = ap_CS_fsm)))) then nfa_forward_buckets_rsp_read <= ap_const_logic_1; else nfa_forward_buckets_rsp_read <= ap_const_logic_0; end if; end process; nfa_forward_buckets_size <= ap_const_lv32_1; nfa_initials_buckets_address <= grp_nfa_get_initials_fu_494_nfa_initials_buckets_address; nfa_initials_buckets_dataout <= grp_nfa_get_initials_fu_494_nfa_initials_buckets_dataout; nfa_initials_buckets_req_din <= grp_nfa_get_initials_fu_494_nfa_initials_buckets_req_din; nfa_initials_buckets_req_write <= grp_nfa_get_initials_fu_494_nfa_initials_buckets_req_write; nfa_initials_buckets_rsp_read <= grp_nfa_get_initials_fu_494_nfa_initials_buckets_rsp_read; nfa_initials_buckets_size <= grp_nfa_get_initials_fu_494_nfa_initials_buckets_size; or_cond_fu_743_p2 <= (r_reg_437 xor accept); p_rec_i_fu_574_p2 <= std_logic_vector(unsigned(p_01_rec_i_reg_273) + unsigned(ap_const_lv64_1)); r_bit_p_bsf32_hw_fu_506_bus_r <= bus_assign_reg_284; sample_buffer_address <= sample_buffer_addr_reg_837; sample_buffer_dataout <= ap_const_lv8_0; sample_buffer_req_din <= ap_const_logic_0; -- sample_buffer_req_write assign process. -- sample_buffer_req_write_assign_proc : process(ap_CS_fsm) begin if ((ap_ST_st11_fsm_10 = ap_CS_fsm)) then sample_buffer_req_write <= ap_const_logic_1; else sample_buffer_req_write <= ap_const_logic_0; end if; end process; -- sample_buffer_rsp_read assign process. -- sample_buffer_rsp_read_assign_proc : process(ap_CS_fsm, sample_buffer_rsp_empty_n) begin if (((ap_ST_st13_fsm_12 = ap_CS_fsm) and not((sample_buffer_rsp_empty_n = ap_const_logic_0)))) then sample_buffer_rsp_read <= ap_const_logic_1; else sample_buffer_rsp_read <= ap_const_logic_0; end if; end process; sample_buffer_size <= ap_const_lv32_1; state_fu_624_p2 <= std_logic_vector(unsigned(tmp_i1_fu_612_p3) + unsigned(tmp_8_fu_620_p1)); stop_on_first_read_read_fu_150_p2 <= stop_on_first; sum_fu_552_p2 <= std_logic_vector(unsigned(p_01_rec_i_reg_273) + unsigned(tmp_2_reg_832)); tmp_10_i_cast_fu_605_p1 <= std_logic_vector(resize(unsigned(sym_reg_856),14)); tmp_11_i_fu_644_p2 <= std_logic_vector(unsigned(grp_fu_638_p2) + unsigned(tmp_10_i_cast_reg_884)); tmp_12_i_cast_fu_656_p1 <= std_logic_vector(resize(unsigned(tmp_12_i_fu_649_p3),64)); tmp_12_i_fu_649_p3 <= (tmp_11_i_reg_899 & ap_const_lv1_0); tmp_13_i_cast_fu_690_p1 <= std_logic_vector(resize(unsigned(tmp_13_i_fu_683_p3),64)); tmp_13_i_fu_683_p3 <= (tmp_11_i_reg_899 & ap_const_lv1_1); tmp_1_fu_731_p2 <= (current_buckets_1_1_fu_726_p2 or current_buckets_0_1_fu_721_p2); tmp_2_1_i_fu_586_p2 <= "1" when (next_buckets_1_reg_242 = ap_const_lv32_0) else "0"; tmp_2_fu_548_p1 <= std_logic_vector(resize(unsigned(grp_sample_iterator_get_offset_fu_482_ap_return),64)); tmp_2_i_fu_580_p2 <= "1" when (next_buckets_0_reg_252 = ap_const_lv32_0) else "0"; tmp_3_fu_563_p2 <= "1" when (unsigned(i_0_i_reg_262) < unsigned(sample_length)) else "0"; tmp_5_fu_737_p2 <= "0" when (tmp_1_fu_731_p2 = ap_const_lv32_0) else "1"; tmp_6_fu_608_p1 <= j_bucket_index1_reg_394(1 - 1 downto 0); tmp_8_fu_620_p1 <= j_bit1_reg_404(6 - 1 downto 0); tmp_i1_fu_612_p3 <= (tmp_6_fu_608_p1 & ap_const_lv5_0); tmp_i_12_fu_529_p2 <= "1" when (i_index_reg_222 = end_index) else "0"; tmp_i_13_fu_534_p2 <= (tmp_i_fu_524_p2 and tmp_i_12_fu_529_p2); tmp_i_fu_524_p2 <= "1" when (i_sample_reg_232 = end_sample) else "0"; end behav;
lgpl-3.0
ab0046b70b1caa0efa075f7192b66246
0.60151
2.721605
false
false
false
false
TWW12/lzw
final_project_sim/lzw/lzw.cache/ip/04a7882d00f7897d/bram_1024_3_sim_netlist.vhdl
1
52,972
-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved. -- -------------------------------------------------------------------------------- -- Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017 -- Date : Tue Apr 18 23:18:54 2017 -- Host : DESKTOP-I9J3TQJ running 64-bit major release (build 9200) -- Command : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix -- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bram_1024_3_sim_netlist.vhdl -- Design : bram_1024_3 -- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or -- synthesized. This netlist cannot be used for SDF annotated simulation. -- Device : xc7z020clg484-1 -- -------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is port ( douta : out STD_LOGIC_VECTOR ( 19 downto 0 ); clka : in STD_LOGIC; ena : in STD_LOGIC; addra : in STD_LOGIC_VECTOR ( 9 downto 0 ); dina : in STD_LOGIC_VECTOR ( 19 downto 0 ); wea : in STD_LOGIC_VECTOR ( 0 to 0 ) ); end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_21\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_22\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_23\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_31\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_37\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_38\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_39\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_46\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_47\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_85\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_86\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\ : STD_LOGIC; signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC; signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC; signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC; signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC; signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC; signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 ); signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 ); signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 ); signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 ); attribute CLOCK_DOMAINS : string; attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON"; attribute box_type : string; attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE"; begin \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1 generic map( DOA_REG => 1, DOB_REG => 0, EN_ECC_READ => false, EN_ECC_WRITE => false, INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_00 => X"000001000000001C0000001800000014000000100000000C0000000800000004", INIT_01 => X"000002000000011C0000011800000114000001100000010C0000010800000104", INIT_02 => X"000003000000021C0000021800000214000002100000020C0000020800000204", INIT_03 => X"000004000000031C0000031800000314000003100000030C0000030800000304", INIT_04 => X"000005000000041C0000041800000414000004100000040C0000040800000404", INIT_05 => X"000006000000051C0000051800000514000005100000050C0000050800000504", INIT_06 => X"000007000000061C0000061800000614000006100000060C0000060800000604", INIT_07 => X"000008000000071C0000071800000714000007100000070C0000070800000704", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_A => X"000000000", INIT_B => X"000000000", INIT_FILE => "NONE", IS_CLKARDCLK_INVERTED => '0', IS_CLKBWRCLK_INVERTED => '0', IS_ENARDEN_INVERTED => '0', IS_ENBWREN_INVERTED => '0', IS_RSTRAMARSTRAM_INVERTED => '0', IS_RSTRAMB_INVERTED => '0', IS_RSTREGARSTREG_INVERTED => '0', IS_RSTREGB_INVERTED => '0', RAM_EXTENSION_A => "NONE", RAM_EXTENSION_B => "NONE", RAM_MODE => "TDP", RDADDR_COLLISION_HWCONFIG => "PERFORMANCE", READ_WIDTH_A => 36, READ_WIDTH_B => 36, RSTREG_PRIORITY_A => "REGCE", RSTREG_PRIORITY_B => "REGCE", SIM_COLLISION_CHECK => "ALL", SIM_DEVICE => "7SERIES", SRVAL_A => X"000000000", SRVAL_B => X"000000000", WRITE_MODE_A => "WRITE_FIRST", WRITE_MODE_B => "WRITE_FIRST", WRITE_WIDTH_A => 36, WRITE_WIDTH_B => 36 ) port map ( ADDRARDADDR(15) => '1', ADDRARDADDR(14 downto 5) => addra(9 downto 0), ADDRARDADDR(4 downto 0) => B"11111", ADDRBWRADDR(15 downto 0) => B"0000000000000000", CASCADEINA => '0', CASCADEINB => '0', CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\, CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\, CLKARDCLK => clka, CLKBWRCLK => clka, DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\, DIADI(31 downto 29) => B"000", DIADI(28 downto 24) => dina(19 downto 15), DIADI(23 downto 21) => B"000", DIADI(20 downto 16) => dina(14 downto 10), DIADI(15 downto 13) => B"000", DIADI(12 downto 8) => dina(9 downto 5), DIADI(7 downto 5) => B"000", DIADI(4 downto 0) => dina(4 downto 0), DIBDI(31 downto 0) => B"00000000000000000000000000000000", DIPADIP(3 downto 0) => B"0000", DIPBDIP(3 downto 0) => B"0000", DOADO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_21\, DOADO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_22\, DOADO(29) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_23\, DOADO(28 downto 24) => douta(19 downto 15), DOADO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\, DOADO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\, DOADO(21) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_31\, DOADO(20 downto 16) => douta(14 downto 10), DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_37\, DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_38\, DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_39\, DOADO(12 downto 8) => douta(9 downto 5), DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\, DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_46\, DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_47\, DOADO(4 downto 0) => douta(4 downto 0), DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0), DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_85\, DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_86\, DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\, DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\, DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0), ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0), ENARDEN => ena, ENBWREN => '0', INJECTDBITERR => '0', INJECTSBITERR => '0', RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0), REGCEAREGCE => ena, REGCEB => '0', RSTRAMARSTRAM => '0', RSTRAMB => '0', RSTREGARSTREG => '0', RSTREGB => '0', SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\, WEA(3) => wea(0), WEA(2) => wea(0), WEA(1) => wea(0), WEA(0) => wea(0), WEBWE(7 downto 0) => B"00000000" ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is port ( douta : out STD_LOGIC_VECTOR ( 19 downto 0 ); clka : in STD_LOGIC; ena : in STD_LOGIC; addra : in STD_LOGIC_VECTOR ( 9 downto 0 ); dina : in STD_LOGIC_VECTOR ( 19 downto 0 ); wea : in STD_LOGIC_VECTOR ( 0 to 0 ) ); end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is begin \prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init port map ( addra(9 downto 0) => addra(9 downto 0), clka => clka, dina(19 downto 0) => dina(19 downto 0), douta(19 downto 0) => douta(19 downto 0), ena => ena, wea(0) => wea(0) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is port ( douta : out STD_LOGIC_VECTOR ( 19 downto 0 ); clka : in STD_LOGIC; ena : in STD_LOGIC; addra : in STD_LOGIC_VECTOR ( 9 downto 0 ); dina : in STD_LOGIC_VECTOR ( 19 downto 0 ); wea : in STD_LOGIC_VECTOR ( 0 to 0 ) ); end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is begin \ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width port map ( addra(9 downto 0) => addra(9 downto 0), clka => clka, dina(19 downto 0) => dina(19 downto 0), douta(19 downto 0) => douta(19 downto 0), ena => ena, wea(0) => wea(0) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is port ( douta : out STD_LOGIC_VECTOR ( 19 downto 0 ); clka : in STD_LOGIC; ena : in STD_LOGIC; addra : in STD_LOGIC_VECTOR ( 9 downto 0 ); dina : in STD_LOGIC_VECTOR ( 19 downto 0 ); wea : in STD_LOGIC_VECTOR ( 0 to 0 ) ); end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is begin \valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr port map ( addra(9 downto 0) => addra(9 downto 0), clka => clka, dina(19 downto 0) => dina(19 downto 0), douta(19 downto 0) => douta(19 downto 0), ena => ena, wea(0) => wea(0) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is port ( douta : out STD_LOGIC_VECTOR ( 19 downto 0 ); clka : in STD_LOGIC; ena : in STD_LOGIC; addra : in STD_LOGIC_VECTOR ( 9 downto 0 ); dina : in STD_LOGIC_VECTOR ( 19 downto 0 ); wea : in STD_LOGIC_VECTOR ( 0 to 0 ) ); end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is begin \gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top port map ( addra(9 downto 0) => addra(9 downto 0), clka => clka, dina(19 downto 0) => dina(19 downto 0), douta(19 downto 0) => douta(19 downto 0), ena => ena, wea(0) => wea(0) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is port ( clka : in STD_LOGIC; rsta : in STD_LOGIC; ena : in STD_LOGIC; regcea : in STD_LOGIC; wea : in STD_LOGIC_VECTOR ( 0 to 0 ); addra : in STD_LOGIC_VECTOR ( 9 downto 0 ); dina : in STD_LOGIC_VECTOR ( 19 downto 0 ); douta : out STD_LOGIC_VECTOR ( 19 downto 0 ); clkb : in STD_LOGIC; rstb : in STD_LOGIC; enb : in STD_LOGIC; regceb : in STD_LOGIC; web : in STD_LOGIC_VECTOR ( 0 to 0 ); addrb : in STD_LOGIC_VECTOR ( 9 downto 0 ); dinb : in STD_LOGIC_VECTOR ( 19 downto 0 ); doutb : out STD_LOGIC_VECTOR ( 19 downto 0 ); injectsbiterr : in STD_LOGIC; injectdbiterr : in STD_LOGIC; eccpipece : in STD_LOGIC; sbiterr : out STD_LOGIC; dbiterr : out STD_LOGIC; rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 ); sleep : in STD_LOGIC; deepsleep : in STD_LOGIC; shutdown : in STD_LOGIC; rsta_busy : out STD_LOGIC; rstb_busy : out STD_LOGIC; s_aclk : in STD_LOGIC; s_aresetn : in STD_LOGIC; s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 ); s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_awvalid : in STD_LOGIC; s_axi_awready : out STD_LOGIC; s_axi_wdata : in STD_LOGIC_VECTOR ( 19 downto 0 ); s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 ); s_axi_wlast : in STD_LOGIC; s_axi_wvalid : in STD_LOGIC; s_axi_wready : out STD_LOGIC; s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_bvalid : out STD_LOGIC; s_axi_bready : in STD_LOGIC; s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 ); s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_arvalid : in STD_LOGIC; s_axi_arready : out STD_LOGIC; s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_rdata : out STD_LOGIC_VECTOR ( 19 downto 0 ); s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_rlast : out STD_LOGIC; s_axi_rvalid : out STD_LOGIC; s_axi_rready : in STD_LOGIC; s_axi_injectsbiterr : in STD_LOGIC; s_axi_injectdbiterr : in STD_LOGIC; s_axi_sbiterr : out STD_LOGIC; s_axi_dbiterr : out STD_LOGIC; s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 ) ); attribute C_ADDRA_WIDTH : integer; attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 10; attribute C_ADDRB_WIDTH : integer; attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 10; attribute C_ALGORITHM : integer; attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1; attribute C_AXI_ID_WIDTH : integer; attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 4; attribute C_AXI_SLAVE_TYPE : integer; attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_AXI_TYPE : integer; attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1; attribute C_BYTE_SIZE : integer; attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 9; attribute C_COMMON_CLK : integer; attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_COUNT_18K_BRAM : string; attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0"; attribute C_COUNT_36K_BRAM : string; attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "1"; attribute C_CTRL_ECC_ALGO : string; attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "NONE"; attribute C_DEFAULT_DATA : string; attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0"; attribute C_DISABLE_WARN_BHV_COLL : integer; attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_DISABLE_WARN_BHV_RANGE : integer; attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_ELABORATION_DIR : string; attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "./"; attribute C_ENABLE_32BIT_ADDRESS : integer; attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_EN_DEEPSLEEP_PIN : integer; attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_EN_ECC_PIPE : integer; attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_EN_RDADDRA_CHG : integer; attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_EN_RDADDRB_CHG : integer; attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_EN_SAFETY_CKT : integer; attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_EN_SHUTDOWN_PIN : integer; attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_EN_SLEEP_PIN : integer; attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_EST_POWER_SUMMARY : string; attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "Estimated Power for IP : 2.74095 mW"; attribute C_FAMILY : string; attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "zynq"; attribute C_HAS_AXI_ID : integer; attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_HAS_ENA : integer; attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1; attribute C_HAS_ENB : integer; attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_HAS_INJECTERR : integer; attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_HAS_MEM_OUTPUT_REGS_A : integer; attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1; attribute C_HAS_MEM_OUTPUT_REGS_B : integer; attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_HAS_MUX_OUTPUT_REGS_A : integer; attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_HAS_MUX_OUTPUT_REGS_B : integer; attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_HAS_REGCEA : integer; attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_HAS_REGCEB : integer; attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_HAS_RSTA : integer; attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_HAS_RSTB : integer; attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_HAS_SOFTECC_INPUT_REGS_A : integer; attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer; attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_INITA_VAL : string; attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0"; attribute C_INITB_VAL : string; attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0"; attribute C_INIT_FILE : string; attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "bram_1024_3.mem"; attribute C_INIT_FILE_NAME : string; attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "bram_1024_3.mif"; attribute C_INTERFACE_TYPE : integer; attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_LOAD_INIT_FILE : integer; attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1; attribute C_MEM_TYPE : integer; attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_MUX_PIPELINE_STAGES : integer; attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_PRIM_TYPE : integer; attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1; attribute C_READ_DEPTH_A : integer; attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1024; attribute C_READ_DEPTH_B : integer; attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1024; attribute C_READ_WIDTH_A : integer; attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 20; attribute C_READ_WIDTH_B : integer; attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 20; attribute C_RSTRAM_A : integer; attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_RSTRAM_B : integer; attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_RST_PRIORITY_A : string; attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "CE"; attribute C_RST_PRIORITY_B : string; attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "CE"; attribute C_SIM_COLLISION_CHECK : string; attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "ALL"; attribute C_USE_BRAM_BLOCK : integer; attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_USE_BYTE_WEA : integer; attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_USE_BYTE_WEB : integer; attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_USE_DEFAULT_DATA : integer; attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_USE_ECC : integer; attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_USE_SOFTECC : integer; attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_USE_URAM : integer; attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0; attribute C_WEA_WIDTH : integer; attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1; attribute C_WEB_WIDTH : integer; attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1; attribute C_WRITE_DEPTH_A : integer; attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1024; attribute C_WRITE_DEPTH_B : integer; attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1024; attribute C_WRITE_MODE_A : string; attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST"; attribute C_WRITE_MODE_B : string; attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST"; attribute C_WRITE_WIDTH_A : integer; attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 20; attribute C_WRITE_WIDTH_B : integer; attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 20; attribute C_XDEVICEFAMILY : string; attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "zynq"; attribute downgradeipidentifiedwarnings : string; attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "yes"; end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is signal \<const0>\ : STD_LOGIC; begin dbiterr <= \<const0>\; doutb(19) <= \<const0>\; doutb(18) <= \<const0>\; doutb(17) <= \<const0>\; doutb(16) <= \<const0>\; doutb(15) <= \<const0>\; doutb(14) <= \<const0>\; doutb(13) <= \<const0>\; doutb(12) <= \<const0>\; doutb(11) <= \<const0>\; doutb(10) <= \<const0>\; doutb(9) <= \<const0>\; doutb(8) <= \<const0>\; doutb(7) <= \<const0>\; doutb(6) <= \<const0>\; doutb(5) <= \<const0>\; doutb(4) <= \<const0>\; doutb(3) <= \<const0>\; doutb(2) <= \<const0>\; doutb(1) <= \<const0>\; doutb(0) <= \<const0>\; rdaddrecc(9) <= \<const0>\; rdaddrecc(8) <= \<const0>\; rdaddrecc(7) <= \<const0>\; rdaddrecc(6) <= \<const0>\; rdaddrecc(5) <= \<const0>\; rdaddrecc(4) <= \<const0>\; rdaddrecc(3) <= \<const0>\; rdaddrecc(2) <= \<const0>\; rdaddrecc(1) <= \<const0>\; rdaddrecc(0) <= \<const0>\; rsta_busy <= \<const0>\; rstb_busy <= \<const0>\; s_axi_arready <= \<const0>\; s_axi_awready <= \<const0>\; s_axi_bid(3) <= \<const0>\; s_axi_bid(2) <= \<const0>\; s_axi_bid(1) <= \<const0>\; s_axi_bid(0) <= \<const0>\; s_axi_bresp(1) <= \<const0>\; s_axi_bresp(0) <= \<const0>\; s_axi_bvalid <= \<const0>\; s_axi_dbiterr <= \<const0>\; s_axi_rdaddrecc(9) <= \<const0>\; s_axi_rdaddrecc(8) <= \<const0>\; s_axi_rdaddrecc(7) <= \<const0>\; s_axi_rdaddrecc(6) <= \<const0>\; s_axi_rdaddrecc(5) <= \<const0>\; s_axi_rdaddrecc(4) <= \<const0>\; s_axi_rdaddrecc(3) <= \<const0>\; s_axi_rdaddrecc(2) <= \<const0>\; s_axi_rdaddrecc(1) <= \<const0>\; s_axi_rdaddrecc(0) <= \<const0>\; s_axi_rdata(19) <= \<const0>\; s_axi_rdata(18) <= \<const0>\; s_axi_rdata(17) <= \<const0>\; s_axi_rdata(16) <= \<const0>\; s_axi_rdata(15) <= \<const0>\; s_axi_rdata(14) <= \<const0>\; s_axi_rdata(13) <= \<const0>\; s_axi_rdata(12) <= \<const0>\; s_axi_rdata(11) <= \<const0>\; s_axi_rdata(10) <= \<const0>\; s_axi_rdata(9) <= \<const0>\; s_axi_rdata(8) <= \<const0>\; s_axi_rdata(7) <= \<const0>\; s_axi_rdata(6) <= \<const0>\; s_axi_rdata(5) <= \<const0>\; s_axi_rdata(4) <= \<const0>\; s_axi_rdata(3) <= \<const0>\; s_axi_rdata(2) <= \<const0>\; s_axi_rdata(1) <= \<const0>\; s_axi_rdata(0) <= \<const0>\; s_axi_rid(3) <= \<const0>\; s_axi_rid(2) <= \<const0>\; s_axi_rid(1) <= \<const0>\; s_axi_rid(0) <= \<const0>\; s_axi_rlast <= \<const0>\; s_axi_rresp(1) <= \<const0>\; s_axi_rresp(0) <= \<const0>\; s_axi_rvalid <= \<const0>\; s_axi_sbiterr <= \<const0>\; s_axi_wready <= \<const0>\; sbiterr <= \<const0>\; GND: unisim.vcomponents.GND port map ( G => \<const0>\ ); inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth port map ( addra(9 downto 0) => addra(9 downto 0), clka => clka, dina(19 downto 0) => dina(19 downto 0), douta(19 downto 0) => douta(19 downto 0), ena => ena, wea(0) => wea(0) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is port ( clka : in STD_LOGIC; ena : in STD_LOGIC; wea : in STD_LOGIC_VECTOR ( 0 to 0 ); addra : in STD_LOGIC_VECTOR ( 9 downto 0 ); dina : in STD_LOGIC_VECTOR ( 19 downto 0 ); douta : out STD_LOGIC_VECTOR ( 19 downto 0 ) ); attribute NotValidForBitStream : boolean; attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true; attribute CHECK_LICENSE_TYPE : string; attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bram_1024_3,blk_mem_gen_v8_3_5,{}"; attribute downgradeipidentifiedwarnings : string; attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes"; attribute x_core_info : string; attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_3_5,Vivado 2016.4"; end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC; signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC; signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC; signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC; signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC; signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC; signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC; signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC; signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC; signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC; signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC; signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC; signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 19 downto 0 ); signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 ); signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 ); signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 19 downto 0 ); signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute C_ADDRA_WIDTH : integer; attribute C_ADDRA_WIDTH of U0 : label is 10; attribute C_ADDRB_WIDTH : integer; attribute C_ADDRB_WIDTH of U0 : label is 10; attribute C_ALGORITHM : integer; attribute C_ALGORITHM of U0 : label is 1; attribute C_AXI_ID_WIDTH : integer; attribute C_AXI_ID_WIDTH of U0 : label is 4; attribute C_AXI_SLAVE_TYPE : integer; attribute C_AXI_SLAVE_TYPE of U0 : label is 0; attribute C_AXI_TYPE : integer; attribute C_AXI_TYPE of U0 : label is 1; attribute C_BYTE_SIZE : integer; attribute C_BYTE_SIZE of U0 : label is 9; attribute C_COMMON_CLK : integer; attribute C_COMMON_CLK of U0 : label is 0; attribute C_COUNT_18K_BRAM : string; attribute C_COUNT_18K_BRAM of U0 : label is "0"; attribute C_COUNT_36K_BRAM : string; attribute C_COUNT_36K_BRAM of U0 : label is "1"; attribute C_CTRL_ECC_ALGO : string; attribute C_CTRL_ECC_ALGO of U0 : label is "NONE"; attribute C_DEFAULT_DATA : string; attribute C_DEFAULT_DATA of U0 : label is "0"; attribute C_DISABLE_WARN_BHV_COLL : integer; attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0; attribute C_DISABLE_WARN_BHV_RANGE : integer; attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0; attribute C_ELABORATION_DIR : string; attribute C_ELABORATION_DIR of U0 : label is "./"; attribute C_ENABLE_32BIT_ADDRESS : integer; attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0; attribute C_EN_DEEPSLEEP_PIN : integer; attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0; attribute C_EN_ECC_PIPE : integer; attribute C_EN_ECC_PIPE of U0 : label is 0; attribute C_EN_RDADDRA_CHG : integer; attribute C_EN_RDADDRA_CHG of U0 : label is 0; attribute C_EN_RDADDRB_CHG : integer; attribute C_EN_RDADDRB_CHG of U0 : label is 0; attribute C_EN_SAFETY_CKT : integer; attribute C_EN_SAFETY_CKT of U0 : label is 0; attribute C_EN_SHUTDOWN_PIN : integer; attribute C_EN_SHUTDOWN_PIN of U0 : label is 0; attribute C_EN_SLEEP_PIN : integer; attribute C_EN_SLEEP_PIN of U0 : label is 0; attribute C_EST_POWER_SUMMARY : string; attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP : 2.74095 mW"; attribute C_FAMILY : string; attribute C_FAMILY of U0 : label is "zynq"; attribute C_HAS_AXI_ID : integer; attribute C_HAS_AXI_ID of U0 : label is 0; attribute C_HAS_ENA : integer; attribute C_HAS_ENA of U0 : label is 1; attribute C_HAS_ENB : integer; attribute C_HAS_ENB of U0 : label is 0; attribute C_HAS_INJECTERR : integer; attribute C_HAS_INJECTERR of U0 : label is 0; attribute C_HAS_MEM_OUTPUT_REGS_A : integer; attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1; attribute C_HAS_MEM_OUTPUT_REGS_B : integer; attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0; attribute C_HAS_MUX_OUTPUT_REGS_A : integer; attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0; attribute C_HAS_MUX_OUTPUT_REGS_B : integer; attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0; attribute C_HAS_REGCEA : integer; attribute C_HAS_REGCEA of U0 : label is 0; attribute C_HAS_REGCEB : integer; attribute C_HAS_REGCEB of U0 : label is 0; attribute C_HAS_RSTA : integer; attribute C_HAS_RSTA of U0 : label is 0; attribute C_HAS_RSTB : integer; attribute C_HAS_RSTB of U0 : label is 0; attribute C_HAS_SOFTECC_INPUT_REGS_A : integer; attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0; attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer; attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0; attribute C_INITA_VAL : string; attribute C_INITA_VAL of U0 : label is "0"; attribute C_INITB_VAL : string; attribute C_INITB_VAL of U0 : label is "0"; attribute C_INIT_FILE : string; attribute C_INIT_FILE of U0 : label is "bram_1024_3.mem"; attribute C_INIT_FILE_NAME : string; attribute C_INIT_FILE_NAME of U0 : label is "bram_1024_3.mif"; attribute C_INTERFACE_TYPE : integer; attribute C_INTERFACE_TYPE of U0 : label is 0; attribute C_LOAD_INIT_FILE : integer; attribute C_LOAD_INIT_FILE of U0 : label is 1; attribute C_MEM_TYPE : integer; attribute C_MEM_TYPE of U0 : label is 0; attribute C_MUX_PIPELINE_STAGES : integer; attribute C_MUX_PIPELINE_STAGES of U0 : label is 0; attribute C_PRIM_TYPE : integer; attribute C_PRIM_TYPE of U0 : label is 1; attribute C_READ_DEPTH_A : integer; attribute C_READ_DEPTH_A of U0 : label is 1024; attribute C_READ_DEPTH_B : integer; attribute C_READ_DEPTH_B of U0 : label is 1024; attribute C_READ_WIDTH_A : integer; attribute C_READ_WIDTH_A of U0 : label is 20; attribute C_READ_WIDTH_B : integer; attribute C_READ_WIDTH_B of U0 : label is 20; attribute C_RSTRAM_A : integer; attribute C_RSTRAM_A of U0 : label is 0; attribute C_RSTRAM_B : integer; attribute C_RSTRAM_B of U0 : label is 0; attribute C_RST_PRIORITY_A : string; attribute C_RST_PRIORITY_A of U0 : label is "CE"; attribute C_RST_PRIORITY_B : string; attribute C_RST_PRIORITY_B of U0 : label is "CE"; attribute C_SIM_COLLISION_CHECK : string; attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL"; attribute C_USE_BRAM_BLOCK : integer; attribute C_USE_BRAM_BLOCK of U0 : label is 0; attribute C_USE_BYTE_WEA : integer; attribute C_USE_BYTE_WEA of U0 : label is 0; attribute C_USE_BYTE_WEB : integer; attribute C_USE_BYTE_WEB of U0 : label is 0; attribute C_USE_DEFAULT_DATA : integer; attribute C_USE_DEFAULT_DATA of U0 : label is 0; attribute C_USE_ECC : integer; attribute C_USE_ECC of U0 : label is 0; attribute C_USE_SOFTECC : integer; attribute C_USE_SOFTECC of U0 : label is 0; attribute C_USE_URAM : integer; attribute C_USE_URAM of U0 : label is 0; attribute C_WEA_WIDTH : integer; attribute C_WEA_WIDTH of U0 : label is 1; attribute C_WEB_WIDTH : integer; attribute C_WEB_WIDTH of U0 : label is 1; attribute C_WRITE_DEPTH_A : integer; attribute C_WRITE_DEPTH_A of U0 : label is 1024; attribute C_WRITE_DEPTH_B : integer; attribute C_WRITE_DEPTH_B of U0 : label is 1024; attribute C_WRITE_MODE_A : string; attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST"; attribute C_WRITE_MODE_B : string; attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST"; attribute C_WRITE_WIDTH_A : integer; attribute C_WRITE_WIDTH_A of U0 : label is 20; attribute C_WRITE_WIDTH_B : integer; attribute C_WRITE_WIDTH_B of U0 : label is 20; attribute C_XDEVICEFAMILY : string; attribute C_XDEVICEFAMILY of U0 : label is "zynq"; attribute downgradeipidentifiedwarnings of U0 : label is "yes"; begin U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 port map ( addra(9 downto 0) => addra(9 downto 0), addrb(9 downto 0) => B"0000000000", clka => clka, clkb => '0', dbiterr => NLW_U0_dbiterr_UNCONNECTED, deepsleep => '0', dina(19 downto 0) => dina(19 downto 0), dinb(19 downto 0) => B"00000000000000000000", douta(19 downto 0) => douta(19 downto 0), doutb(19 downto 0) => NLW_U0_doutb_UNCONNECTED(19 downto 0), eccpipece => '0', ena => ena, enb => '0', injectdbiterr => '0', injectsbiterr => '0', rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0), regcea => '0', regceb => '0', rsta => '0', rsta_busy => NLW_U0_rsta_busy_UNCONNECTED, rstb => '0', rstb_busy => NLW_U0_rstb_busy_UNCONNECTED, s_aclk => '0', s_aresetn => '0', s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000", s_axi_arburst(1 downto 0) => B"00", s_axi_arid(3 downto 0) => B"0000", s_axi_arlen(7 downto 0) => B"00000000", s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED, s_axi_arsize(2 downto 0) => B"000", s_axi_arvalid => '0', s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000", s_axi_awburst(1 downto 0) => B"00", s_axi_awid(3 downto 0) => B"0000", s_axi_awlen(7 downto 0) => B"00000000", s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED, s_axi_awsize(2 downto 0) => B"000", s_axi_awvalid => '0', s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0), s_axi_bready => '0', s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0), s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED, s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED, s_axi_injectdbiterr => '0', s_axi_injectsbiterr => '0', s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0), s_axi_rdata(19 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(19 downto 0), s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0), s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED, s_axi_rready => '0', s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0), s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED, s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED, s_axi_wdata(19 downto 0) => B"00000000000000000000", s_axi_wlast => '0', s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED, s_axi_wstrb(0) => '0', s_axi_wvalid => '0', sbiterr => NLW_U0_sbiterr_UNCONNECTED, shutdown => '0', sleep => '0', wea(0) => wea(0), web(0) => '0' ); end STRUCTURE;
unlicense
9657dcbd67728ab1c6bd33bbabd57d60
0.70643
3.4478
false
false
false
false
grwlf/vsim
vhdl_ct/ct00566.vhd
1
8,287
-- NEED RESULT: ARCH00566: Attribute declarations - scalar static subtypes with static initial values passed -- NEED RESULT: ARCH00566: Attribute declarations - scalar static subtypes with generic initial values passed ------------------------------------------------------------------------------- -- -- Copyright (c) 1989 by Intermetrics, Inc. -- All rights reserved. -- ------------------------------------------------------------------------------- -- -- TEST NAME: -- -- CT00566 -- -- AUTHOR: -- -- A. Wilmot -- -- TEST OBJECTIVES: -- -- 4.4 (3) -- 4.4 (4) -- -- DESIGN UNIT ORDERING: -- -- ENT00566(ARCH00566) -- ENT00566_Test_Bench(ARCH00566_Test_Bench) -- -- REVISION HISTORY: -- -- 19-AUG-1987 - initial revision -- -- NOTES: -- -- self-checking -- automatically generated -- use WORK.STANDARD_TYPES.all ; -- entity ENT00566 is generic ( i_boolean_1, i_boolean_2 : boolean := c_boolean_1 ; i_bit_1, i_bit_2 : bit := c_bit_1 ; i_severity_level_1, i_severity_level_2 : severity_level := c_severity_level_1 ; i_character_1, i_character_2 : character := c_character_1 ; i_t_enum1_1, i_t_enum1_2 : t_enum1 := c_t_enum1_1 ; i_st_enum1_1, i_st_enum1_2 : st_enum1 := c_st_enum1_1 ; i_integer_1, i_integer_2 : integer := c_integer_1 ; i_t_int1_1, i_t_int1_2 : t_int1 := c_t_int1_1 ; i_st_int1_1, i_st_int1_2 : st_int1 := c_st_int1_1 ; i_time_1, i_time_2 : time := c_time_1 ; i_t_phys1_1, i_t_phys1_2 : t_phys1 := c_t_phys1_1 ; i_st_phys1_1, i_st_phys1_2 : st_phys1 := c_st_phys1_1 ; i_real_1, i_real_2 : real := c_real_1 ; i_t_real1_1, i_t_real1_2 : t_real1 := c_t_real1_1 ; i_st_real1_1, i_st_real1_2 : st_real1 := c_st_real1_1 ) ; attribute at_boolean_1 : boolean ; attribute at_bit_1 : bit ; attribute at_severity_level_1 : severity_level ; attribute at_character_1 : character ; attribute at_t_enum1_1 : t_enum1 ; attribute at_st_enum1_1 : st_enum1 ; attribute at_integer_1 : integer ; attribute at_t_int1_1 : t_int1 ; attribute at_st_int1_1 : st_int1 ; attribute at_time_1 : time ; attribute at_t_phys1_1 : t_phys1 ; attribute at_st_phys1_1 : st_phys1 ; attribute at_real_1 : real ; attribute at_t_real1_1 : t_real1 ; attribute at_st_real1_1 : st_real1 ; end ENT00566 ; architecture ARCH00566 of ENT00566 is begin process variable correct : boolean := true ; procedure p1 ; attribute at_boolean_1 of p1 : procedure is c_boolean_1 ; attribute at_bit_1 of p1 : procedure is c_bit_1 ; attribute at_severity_level_1 of p1 : procedure is c_severity_level_1 ; attribute at_character_1 of p1 : procedure is c_character_1 ; attribute at_t_enum1_1 of p1 : procedure is c_t_enum1_1 ; attribute at_st_enum1_1 of p1 : procedure is c_st_enum1_1 ; attribute at_integer_1 of p1 : procedure is c_integer_1 ; attribute at_t_int1_1 of p1 : procedure is c_t_int1_1 ; attribute at_st_int1_1 of p1 : procedure is c_st_int1_1 ; attribute at_time_1 of p1 : procedure is c_time_1 ; attribute at_t_phys1_1 of p1 : procedure is c_t_phys1_1 ; attribute at_st_phys1_1 of p1 : procedure is c_st_phys1_1 ; attribute at_real_1 of p1 : procedure is c_real_1 ; attribute at_t_real1_1 of p1 : procedure is c_t_real1_1 ; attribute at_st_real1_1 of p1 : procedure is c_st_real1_1 ; procedure p1 is begin correct := correct and p1'at_boolean_1 = c_boolean_1 ; correct := correct and p1'at_bit_1 = c_bit_1 ; correct := correct and p1'at_severity_level_1 = c_severity_level_1 ; correct := correct and p1'at_character_1 = c_character_1 ; correct := correct and p1'at_t_enum1_1 = c_t_enum1_1 ; correct := correct and p1'at_st_enum1_1 = c_st_enum1_1 ; correct := correct and p1'at_integer_1 = c_integer_1 ; correct := correct and p1'at_t_int1_1 = c_t_int1_1 ; correct := correct and p1'at_st_int1_1 = c_st_int1_1 ; correct := correct and p1'at_time_1 = c_time_1 ; correct := correct and p1'at_t_phys1_1 = c_t_phys1_1 ; correct := correct and p1'at_st_phys1_1 = c_st_phys1_1 ; correct := correct and p1'at_real_1 = c_real_1 ; correct := correct and p1'at_t_real1_1 = c_t_real1_1 ; correct := correct and p1'at_st_real1_1 = c_st_real1_1 ; test_report ( "ARCH00566" , "Attribute declarations - scalar static subtypes" & " with static initial values" , correct) ; end p1 ; begin p1 ; wait ; end process ; process variable correct : boolean := true ; procedure p1 ; attribute at_boolean_1 of p1 : procedure is i_boolean_1 ; attribute at_bit_1 of p1 : procedure is i_bit_1 ; attribute at_severity_level_1 of p1 : procedure is i_severity_level_1 ; attribute at_character_1 of p1 : procedure is i_character_1 ; attribute at_t_enum1_1 of p1 : procedure is i_t_enum1_1 ; attribute at_st_enum1_1 of p1 : procedure is i_st_enum1_1 ; attribute at_integer_1 of p1 : procedure is i_integer_1 ; attribute at_t_int1_1 of p1 : procedure is i_t_int1_1 ; attribute at_st_int1_1 of p1 : procedure is i_st_int1_1 ; attribute at_time_1 of p1 : procedure is i_time_1 ; attribute at_t_phys1_1 of p1 : procedure is i_t_phys1_1 ; attribute at_st_phys1_1 of p1 : procedure is i_st_phys1_1 ; attribute at_real_1 of p1 : procedure is i_real_1 ; attribute at_t_real1_1 of p1 : procedure is i_t_real1_1 ; attribute at_st_real1_1 of p1 : procedure is i_st_real1_1 ; procedure p1 is begin correct := correct and p1'at_boolean_1 = c_boolean_1 ; correct := correct and p1'at_bit_1 = c_bit_1 ; correct := correct and p1'at_severity_level_1 = c_severity_level_1 ; correct := correct and p1'at_character_1 = c_character_1 ; correct := correct and p1'at_t_enum1_1 = c_t_enum1_1 ; correct := correct and p1'at_st_enum1_1 = c_st_enum1_1 ; correct := correct and p1'at_integer_1 = c_integer_1 ; correct := correct and p1'at_t_int1_1 = c_t_int1_1 ; correct := correct and p1'at_st_int1_1 = c_st_int1_1 ; correct := correct and p1'at_time_1 = c_time_1 ; correct := correct and p1'at_t_phys1_1 = c_t_phys1_1 ; correct := correct and p1'at_st_phys1_1 = c_st_phys1_1 ; correct := correct and p1'at_real_1 = c_real_1 ; correct := correct and p1'at_t_real1_1 = c_t_real1_1 ; correct := correct and p1'at_st_real1_1 = c_st_real1_1 ; test_report ( "ARCH00566" , "Attribute declarations - scalar static subtypes" & " with generic initial values" , correct) ; end p1 ; begin p1 ; wait ; end process ; end ARCH00566 ; -- entity ENT00566_Test_Bench is end ENT00566_Test_Bench ; -- architecture ARCH00566_Test_Bench of ENT00566_Test_Bench is begin L1: block component UUT end component ; for CIS1 : UUT use entity WORK.ENT00566 ( ARCH00566 ) ; begin CIS1 : UUT ; end block L1 ; end ARCH00566_Test_Bench ;
gpl-3.0
7a4a3a8a7a2f427d984751f95851c272
0.521298
3.158155
false
false
false
false
grwlf/vsim
vhdl/IEEE/old/standard.vhd
1
6,164
-- The sven STANDARD package. -- This design unit contains some special tokens, which are only -- recognized by the analyzer when it is in special "bootstrap" mode. package STANDARD is -- predefined enumeration types: type BOOLEAN is (FALSE, TRUE); function "-" ( a, b: integer ) return integer; function "+" ( a, b: integer ) return integer; function "*" ( a, b: integer ) return integer; function "/" ( a, b: integer ) return integer; function "mod" ( a, b: integer ) return integer; function "**" ( a, b: integer ) return integer; function "and" (anonymous1, anonymous2: BOOLEAN) return BOOLEAN; function "or" (anonymous1, anonymous2: BOOLEAN) return BOOLEAN; function "nand" (anonymous1, anonymous2: BOOLEAN) return BOOLEAN; function "nor" (anonymous1, anonymous2: BOOLEAN) return BOOLEAN; function "xor" (anonymous1, anonymous2: BOOLEAN) return BOOLEAN; function "xnor" (anonymous1, anonymous2: BOOLEAN) return BOOLEAN; function "not" (anonymous1: BOOLEAN) return BOOLEAN; function "=" (anonymous1, anonymous2: BOOLEAN) return BOOLEAN; function "/=" (anonymous1, anonymous2: BOOLEAN) return BOOLEAN; function "<" (anonymous1, anonymous2: BOOLEAN) return BOOLEAN; function "<=" (anonymous1, anonymous2: BOOLEAN) return BOOLEAN; function ">" (anonymous1, anonymous2: BOOLEAN) return BOOLEAN; function ">=" (anonymous1, anonymous2: BOOLEAN) return BOOLEAN; type BIT is ('0', '1'); -- The predefined operators for this type are as follows: -- function "and" (anonymous, anonymous: BIT) return BIT; -- function "or" (anonymous, anonymous: BIT) return BIT; -- function "nand" (anonymous, anonymous: BIT) return BIT; -- function "nor" (anonymous, anonymous: BIT) return BIT; -- function "xor" (anonymous, anonymous: BIT) return BIT; -- function "xnor" (anonymous, anonymous: BIT) return BIT; -- function "not" (anonymous: BIT) return BIT; -- function "=" (anonymous, anonymous: BIT) return BOOLEAN; -- function "/=" (anonymous, anonymous: BIT) return BOOLEAN; -- function "<" (anonymous, anonymous: BIT) return BOOLEAN; -- function "<=" (anonymous, anonymous: BIT) return BOOLEAN; -- function ">" (anonymous, anonymous: BIT) return BOOLEAN; -- function ">=" (anonymous, anonymous: BIT) return BOOLEAN; type CHARACTER is ( NUL, SOH, STX, ETX, EOT, ENQ, ACK, BEL, BS, HT, LF, VT, FF, CR, SO, SI, DLE, DC1, DC2, DC3, DC4, NAK, SYN, ETB, CAN, EM, SUB, ESC, FSP, GSP, RSP, USP, ' ', '!', '"', '#', '$', '%', '&', ''', '(', ')', '*', '+', ',', '-', '.', '/', '0', '1', '2', '3', '4', '5', '6', '7', '8', '9', ':', ';', '<', '=', '>', '?', '@', 'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H', 'I', 'J', 'K', 'L', 'M', 'N', 'O', 'P', 'Q', 'R', 'S', 'T', 'U', 'V', 'W', 'X', 'Y', 'Z', '[', '\', ']', '^', '_', '`', 'a', 'b', 'c', 'd', 'e', 'f', 'g', 'h', 'i', 'j', 'k', 'l', 'm', 'n', 'o', 'p', 'q', 'r', 's', 't', 'u', 'v', 'w', 'x', 'y', 'z', '{', '|', '}', '~', DEL, C128, C129, C130, C131, C132, C133, C134, C135, C136, C137, C138, C139, C140, C141, C142, C143, C144, C145, C146, C147, C148, C149, C150, C151, C152, C153, C154, C155, C156, C157, C158, C159 --, -- ' ', '¡', '¢', '£', '¤', '¥', '¦', '§', -- '¨', '©', 'ª', '«', '¬', '­', '®', '¯', -- '°', '±', '²', '³', '´', 'µ', '¶', '·', -- '¸', '¹', 'º', '»', '¼', '½', '¾', '¿', -- 'À', 'Á', 'Â', 'Ã', 'Ä', 'Å', 'Æ', 'Ç', -- 'È', 'É', 'Ê', 'Ë', 'Ì', 'Í', 'Î', 'Ï', -- 'Ð', 'Ñ', 'Ò', 'Ó', 'Ô', 'Õ', 'Ö', '×', -- 'Ø', 'Ù', 'Ú', 'Û', 'Ü', 'Ý', 'Þ', 'ß', -- 'à', 'á', 'â', 'ã', 'ä', 'å', 'æ', 'ç', -- 'è', 'é', 'ê', 'ë', 'ì', 'í', 'î', 'ï', -- 'ð', 'ñ', 'ò', 'ó', 'ô', 'õ', 'ö', '÷', -- 'ø', 'ù', 'ú', 'û', 'ü', 'ý', 'þ', 'ÿ' ); type SEVERITY_LEVEL is (NOTE, WARNING, ERROR, FAILURE); -- predefined numeric types: -- Do INTEGER first to aid implicit declarations of "**". -- type INTEGER is range -2147483647 to 2147483647; -- type $UNIVERSAL_INTEGER is range $- to $+; -- type $UNIVERSAL_REAL is range $-. to $+.; function "*" (LEFT: real; RIGHT: INTEGER) return real; function "*" (LEFT: INTEGER; RIGHT: REAL) return REAL; function "/" (LEFT: REAL; RIGHT: INTEGER) return REAL; -- type REAL is range $-. to $+.; -- predefined type TIME: type TIME is range -1000000 to +100000000 units fs; -- femtosecond ps = 1000 fs; -- picosecond ns = 1000 ps; -- nanosecond us = 1000 ns; -- microsecond ms = 1000 us; -- millisecond sec = 1000 ms; -- second min = 60 sec; -- minute hr = 60 min; -- hour; end units; -- subtype used internally for checking time expressions for non-negativness: -- subtype $NATURAL_TIME is TIME range 0 sec to TIME'HIGH; -- subtype DELAY_LENGTH is TIME range 0 fs to TIME'HIGH; -- function that returns the current simulation time: -- impure function NOW return TIME; -- predefined numeric subtypes: subtype NATURAL is INTEGER range 0 to INTEGER'HIGH; subtype POSITIVE is INTEGER range 1 to INTEGER'HIGH; -- predefined array types: type STRING is array (POSITIVE range <>) of CHARACTER; function "&" ( a, b: STRING ) return STRING; type BIT_VECTOR is array (NATURAL range <>) of BIT; --type FILE_OPEN_KIND is (READ_OPEN, WRITE_OPEN, APPEND_OPEN); type FILE_OPEN_KIND is (READ_MODE, WRITE_MODE, APPEND_MODE); type FILE_OPEN_STATUS is (OPEN_OK, STATUS_ERROR, NAME_ERROR, MODE_ERROR); attribute FOREIGN: STRING; -- -- The rest of this package is SVEN specific stuff required to make -- this implementation go. -- Note that all things are declared use leading $ characters, so we don't -- trample the user's name space. -- -- attribute $BUILTIN: BOOLEAN; -- procedure $RTINDEX (I: NATURAL; FIRSTARG: INTEGER; PASSAP,SAVEFREGS: BOOLEAN); -- procedure $RTSYMBOL (S: STRING; FIRSTARG: INTEGER; PASSAP,SAVEFREGS: BOOLEAN); -- attribute $BUILTIN of all: function is TRUE; -- attribute $BUILTIN of all: procedure is TRUE; end STANDARD;
gpl-3.0
0cd80b9abd6bc2495594696eec87d381
0.565704
2.805644
false
false
false
false
grwlf/vsim
vhdl_ct/ct00272.vhd
1
4,098
-- NEED RESULT: ARCH00272: Configuration item in block configuration may be block or component configuration passed -- NEED RESULT: ARCH00272: Block specification may be architecture name or block label passed -- NEED RESULT: ARCH00272: Several configuration item may appear in a block configuration and block configurations may be nested to an arbitrary depth passed ------------------------------------------------------------------------------- -- -- Copyright (c) 1989 by Intermetrics, Inc. -- All rights reserved. -- ------------------------------------------------------------------------------- -- -- TEST NAME: -- -- CT00272 -- -- AUTHOR: -- -- A. Wilmot -- -- TEST OBJECTIVES: -- -- 1.3.1 (3) -- 1.3.1 (4) -- 1.3.1 (5) -- -- DESIGN UNIT ORDERING: -- -- ENT00272(ARCH00272) -- ENT00272_1(ARCH00272_1) -- CONF00272 -- ENT00272_Test_Bench(ARCH00272_Test_Bench) -- -- REVISION HISTORY: -- -- 17-JUL-1987 - initial revision -- -- NOTES: -- -- self-checking -- entity ENT00272 is generic ( g10, g11, g12 : integer ) ; port ( s10, s11, s12 : out integer ) ; end ENT00272 ; architecture ARCH00272 of ENT00272 is component COMP1 end component ; begin C1 : COMP1; B1_1 : block begin B2_2 : block component COMP1 end component ; begin CIS1 : COMP1; end block B2_2 ; B2_3 : block begin B3_4 : block component COMP1 end component ; begin CIS1 : COMP1; end block B3_4 ; end block B2_3 ; end block B1_1 ; end ARCH00272 ; entity ENT00272_1 is generic ( g1 : integer ) ; port ( s1 : out integer ) ; begin end ENT00272_1 ; architecture ARCH00272_1 of ENT00272_1 is begin s1 <= g1 ; end ARCH00272_1 ; configuration CONF00272 of WORK.ENT00272 is for ARCH00272 for C1 : COMP1 use entity WORK.ENT00272_1 ( ARCH00272_1 ) generic map ( g10 ) port map ( s10 ) ; end for ; for B1_1 for B2_2 for CIS1 : COMP1 use entity WORK.ENT00272_1 ( ARCH00272_1 ) generic map ( g11 ) port map ( s11 ) ; end for ; end for ; -- B2_2 component for B2_3 for B3_4 for CIS1 : COMP1 -- 3 deep use entity WORK.ENT00272_1 ( ARCH00272_1 ) generic map ( g12 ) port map ( s12 ) ; end for ; end for ; -- B3_4 end for ; -- B2_3 end for ; -- B1_1 end for ; end CONF00272 ; use WORK.STANDARD_TYPES.all ; entity ENT00272_Test_Bench is end ENT00272_Test_Bench ; architecture ARCH00272_Test_Bench of ENT00272_Test_Bench is begin L1: block constant c1 : integer := 1 ; constant c2 : integer := 2 ; constant c3 : integer := 3 ; signal s1, s2, s3 : integer ; component UUT end component ; for CIS1 : UUT use configuration WORK.CONF00272 generic map ( c1, c2, c3 ) port map ( s1, s2, s3 ) ; begin CIS1 : UUT ; P00272 : process ( s1, s2, s3 ) begin if s1 = c1 and s2 = c2 and s3 = c3 then test_report ( "ARCH00272" , "Configuration item in block configuration may" & " be block or component configuration" , true ) ; test_report ( "ARCH00272" , "Block specification may be architecture name" & " or block label" , true ) ; test_report ( "ARCH00272" , "Several configuration item may appear in a block" & " configuration and block configurations may be" & " nested to an arbitrary depth" , true ) ; end if ; end process P00272 ; end block L1 ; end ARCH00272_Test_Bench ;
gpl-3.0
0440e06a1fd46bf3c86d5db96afcd6ba
0.504148
3.607394
false
true
false
false
Given-Jiang/Binarization
tb_Binarization/hdl/Binarization_GN.vhd
2
10,406
-- Binarization_GN.vhd -- Generated using ACDS version 13.1 162 at 2015.02.12.09:18:23 library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all; entity Binarization_GN is port ( Avalon_ST_Source_startofpacket : out std_logic; -- Avalon_ST_Source_startofpacket.wire Avalon_ST_Source_data : out std_logic_vector(23 downto 0); -- Avalon_ST_Source_data.wire Avalon_ST_Source_endofpacket : out std_logic; -- Avalon_ST_Source_endofpacket.wire Avalon_MM_Slave_write : in std_logic := '0'; -- Avalon_MM_Slave_write.wire Avalon_ST_Sink_endofpacket : in std_logic := '0'; -- Avalon_ST_Sink_endofpacket.wire Avalon_MM_Slave_writedata : in std_logic_vector(31 downto 0) := (others => '0'); -- Avalon_MM_Slave_writedata.wire Avalon_ST_Source_valid : out std_logic; -- Avalon_ST_Source_valid.wire Avalon_ST_Source_ready : in std_logic := '0'; -- Avalon_ST_Source_ready.wire Clock : in std_logic := '0'; -- Clock.clk aclr : in std_logic := '0'; -- .reset_n Avalon_MM_Slave_address : in std_logic_vector(1 downto 0) := (others => '0'); -- Avalon_MM_Slave_address.wire Avalon_ST_Sink_valid : in std_logic := '0'; -- Avalon_ST_Sink_valid.wire Avalon_ST_Sink_ready : out std_logic; -- Avalon_ST_Sink_ready.wire Avalon_ST_Sink_startofpacket : in std_logic := '0'; -- Avalon_ST_Sink_startofpacket.wire Avalon_ST_Sink_data : in std_logic_vector(23 downto 0) := (others => '0') -- Avalon_ST_Sink_data.wire ); end entity Binarization_GN; architecture rtl of Binarization_GN is component alt_dspbuilder_clock_GNF343OQUJ is port ( aclr : in std_logic := 'X'; -- reset aclr_n : in std_logic := 'X'; -- reset_n aclr_out : out std_logic; -- reset clock : in std_logic := 'X'; -- clk clock_out : out std_logic -- clk ); end component alt_dspbuilder_clock_GNF343OQUJ; component alt_dspbuilder_port_GNOC3SGKQJ is port ( input : in std_logic_vector(23 downto 0) := (others => 'X'); -- wire output : out std_logic_vector(23 downto 0) -- wire ); end component alt_dspbuilder_port_GNOC3SGKQJ; component alt_dspbuilder_port_GN37ALZBS4 is port ( input : in std_logic := 'X'; -- wire output : out std_logic -- wire ); end component alt_dspbuilder_port_GN37ALZBS4; component Binarization_GN_Binarization_Binarization_Module is port ( sop : in std_logic := 'X'; -- wire writedata : in std_logic_vector(31 downto 0) := (others => 'X'); -- wire eop : in std_logic := 'X'; -- wire addr : in std_logic_vector(1 downto 0) := (others => 'X'); -- wire write : in std_logic := 'X'; -- wire Clock : in std_logic := 'X'; -- clk aclr : in std_logic := 'X'; -- reset data_out : out std_logic_vector(23 downto 0); -- wire data_in : in std_logic_vector(23 downto 0) := (others => 'X') -- wire ); end component Binarization_GN_Binarization_Binarization_Module; component alt_dspbuilder_port_GN6TDLHAW6 is port ( input : in std_logic_vector(1 downto 0) := (others => 'X'); -- wire output : out std_logic_vector(1 downto 0) -- wire ); end component alt_dspbuilder_port_GN6TDLHAW6; component alt_dspbuilder_port_GNEPKLLZKY is port ( input : in std_logic_vector(31 downto 0) := (others => 'X'); -- wire output : out std_logic_vector(31 downto 0) -- wire ); end component alt_dspbuilder_port_GNEPKLLZKY; signal avalon_st_sink_valid_0_output_wire : std_logic; -- Avalon_ST_Sink_valid_0:output -> Avalon_ST_Source_valid_0:input signal avalon_st_sink_startofpacket_0_output_wire : std_logic; -- Avalon_ST_Sink_startofpacket_0:output -> [Avalon_ST_Source_startofpacket_0:input, Binarization_Binarization_Module_0:sop] signal avalon_st_sink_endofpacket_0_output_wire : std_logic; -- Avalon_ST_Sink_endofpacket_0:output -> [Avalon_ST_Source_endofpacket_0:input, Binarization_Binarization_Module_0:eop] signal avalon_st_source_ready_0_output_wire : std_logic; -- Avalon_ST_Source_ready_0:output -> Avalon_ST_Sink_ready_0:input signal avalon_mm_slave_address_0_output_wire : std_logic_vector(1 downto 0); -- Avalon_MM_Slave_address_0:output -> Binarization_Binarization_Module_0:addr signal avalon_mm_slave_write_0_output_wire : std_logic; -- Avalon_MM_Slave_write_0:output -> Binarization_Binarization_Module_0:write signal avalon_mm_slave_writedata_0_output_wire : std_logic_vector(31 downto 0); -- Avalon_MM_Slave_writedata_0:output -> Binarization_Binarization_Module_0:writedata signal avalon_st_sink_data_0_output_wire : std_logic_vector(23 downto 0); -- Avalon_ST_Sink_data_0:output -> Binarization_Binarization_Module_0:data_in signal binarization_binarization_module_0_data_out_wire : std_logic_vector(23 downto 0); -- Binarization_Binarization_Module_0:data_out -> Avalon_ST_Source_data_0:input signal clock_0_clock_output_reset : std_logic; -- Clock_0:aclr_out -> Binarization_Binarization_Module_0:aclr signal clock_0_clock_output_clk : std_logic; -- Clock_0:clock_out -> Binarization_Binarization_Module_0:Clock begin clock_0 : component alt_dspbuilder_clock_GNF343OQUJ port map ( clock_out => clock_0_clock_output_clk, -- clock_output.clk aclr_out => clock_0_clock_output_reset, -- .reset clock => Clock, -- clock.clk aclr_n => aclr -- .reset_n ); avalon_st_sink_data_0 : component alt_dspbuilder_port_GNOC3SGKQJ port map ( input => Avalon_ST_Sink_data, -- input.wire output => avalon_st_sink_data_0_output_wire -- output.wire ); avalon_st_sink_endofpacket_0 : component alt_dspbuilder_port_GN37ALZBS4 port map ( input => Avalon_ST_Sink_endofpacket, -- input.wire output => avalon_st_sink_endofpacket_0_output_wire -- output.wire ); binarization_binarization_module_0 : component Binarization_GN_Binarization_Binarization_Module port map ( sop => avalon_st_sink_startofpacket_0_output_wire, -- sop.wire writedata => avalon_mm_slave_writedata_0_output_wire, -- writedata.wire eop => avalon_st_sink_endofpacket_0_output_wire, -- eop.wire addr => avalon_mm_slave_address_0_output_wire, -- addr.wire write => avalon_mm_slave_write_0_output_wire, -- write.wire Clock => clock_0_clock_output_clk, -- Clock.clk aclr => clock_0_clock_output_reset, -- .reset data_out => binarization_binarization_module_0_data_out_wire, -- data_out.wire data_in => avalon_st_sink_data_0_output_wire -- data_in.wire ); avalon_mm_slave_address_0 : component alt_dspbuilder_port_GN6TDLHAW6 port map ( input => Avalon_MM_Slave_address, -- input.wire output => avalon_mm_slave_address_0_output_wire -- output.wire ); avalon_mm_slave_writedata_0 : component alt_dspbuilder_port_GNEPKLLZKY port map ( input => Avalon_MM_Slave_writedata, -- input.wire output => avalon_mm_slave_writedata_0_output_wire -- output.wire ); avalon_st_source_valid_0 : component alt_dspbuilder_port_GN37ALZBS4 port map ( input => avalon_st_sink_valid_0_output_wire, -- input.wire output => Avalon_ST_Source_valid -- output.wire ); avalon_st_sink_valid_0 : component alt_dspbuilder_port_GN37ALZBS4 port map ( input => Avalon_ST_Sink_valid, -- input.wire output => avalon_st_sink_valid_0_output_wire -- output.wire ); avalon_st_source_endofpacket_0 : component alt_dspbuilder_port_GN37ALZBS4 port map ( input => avalon_st_sink_endofpacket_0_output_wire, -- input.wire output => Avalon_ST_Source_endofpacket -- output.wire ); avalon_st_source_startofpacket_0 : component alt_dspbuilder_port_GN37ALZBS4 port map ( input => avalon_st_sink_startofpacket_0_output_wire, -- input.wire output => Avalon_ST_Source_startofpacket -- output.wire ); avalon_st_source_ready_0 : component alt_dspbuilder_port_GN37ALZBS4 port map ( input => Avalon_ST_Source_ready, -- input.wire output => avalon_st_source_ready_0_output_wire -- output.wire ); avalon_mm_slave_write_0 : component alt_dspbuilder_port_GN37ALZBS4 port map ( input => Avalon_MM_Slave_write, -- input.wire output => avalon_mm_slave_write_0_output_wire -- output.wire ); avalon_st_sink_ready_0 : component alt_dspbuilder_port_GN37ALZBS4 port map ( input => avalon_st_source_ready_0_output_wire, -- input.wire output => Avalon_ST_Sink_ready -- output.wire ); avalon_st_sink_startofpacket_0 : component alt_dspbuilder_port_GN37ALZBS4 port map ( input => Avalon_ST_Sink_startofpacket, -- input.wire output => avalon_st_sink_startofpacket_0_output_wire -- output.wire ); avalon_st_source_data_0 : component alt_dspbuilder_port_GNOC3SGKQJ port map ( input => binarization_binarization_module_0_data_out_wire, -- input.wire output => Avalon_ST_Source_data -- output.wire ); end architecture rtl; -- of Binarization_GN
mit
10b77fb4c813df9399112366fbdc3316
0.581588
3.42528
false
false
false
false
jairov4/accel-oil
solution_spartan3/impl/vhdl/sample_iterator_get_offset.vhd
1
57,847
-- ============================================================== -- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC -- Version: 2013.4 -- Copyright (C) 2013 Xilinx Inc. All rights reserved. -- -- =========================================================== library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all; entity sample_iterator_get_offset is port ( ap_clk : IN STD_LOGIC; ap_rst : IN STD_LOGIC; ap_start : IN STD_LOGIC; ap_done : OUT STD_LOGIC; ap_idle : OUT STD_LOGIC; ap_ready : OUT STD_LOGIC; indices_stride_req_din : OUT STD_LOGIC; indices_stride_req_full_n : IN STD_LOGIC; indices_stride_req_write : OUT STD_LOGIC; indices_stride_rsp_empty_n : IN STD_LOGIC; indices_stride_rsp_read : OUT STD_LOGIC; indices_stride_address : OUT STD_LOGIC_VECTOR (31 downto 0); indices_stride_datain : IN STD_LOGIC_VECTOR (7 downto 0); indices_stride_dataout : OUT STD_LOGIC_VECTOR (7 downto 0); indices_stride_size : OUT STD_LOGIC_VECTOR (31 downto 0); indices_begin_req_din : OUT STD_LOGIC; indices_begin_req_full_n : IN STD_LOGIC; indices_begin_req_write : OUT STD_LOGIC; indices_begin_rsp_empty_n : IN STD_LOGIC; indices_begin_rsp_read : OUT STD_LOGIC; indices_begin_address : OUT STD_LOGIC_VECTOR (31 downto 0); indices_begin_datain : IN STD_LOGIC_VECTOR (31 downto 0); indices_begin_dataout : OUT STD_LOGIC_VECTOR (31 downto 0); indices_begin_size : OUT STD_LOGIC_VECTOR (31 downto 0); ap_ce : IN STD_LOGIC; i_index : IN STD_LOGIC_VECTOR (15 downto 0); i_sample : IN STD_LOGIC_VECTOR (15 downto 0); indices_samples_req_din : OUT STD_LOGIC; indices_samples_req_full_n : IN STD_LOGIC; indices_samples_req_write : OUT STD_LOGIC; indices_samples_rsp_empty_n : IN STD_LOGIC; indices_samples_rsp_read : OUT STD_LOGIC; indices_samples_address : OUT STD_LOGIC_VECTOR (31 downto 0); indices_samples_datain : IN STD_LOGIC_VECTOR (15 downto 0); indices_samples_dataout : OUT STD_LOGIC_VECTOR (15 downto 0); indices_samples_size : OUT STD_LOGIC_VECTOR (31 downto 0); sample_buffer_size : IN STD_LOGIC_VECTOR (31 downto 0); sample_length : IN STD_LOGIC_VECTOR (15 downto 0); ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) ); end; architecture behav of sample_iterator_get_offset is constant ap_const_logic_1 : STD_LOGIC := '1'; constant ap_const_logic_0 : STD_LOGIC := '0'; constant ap_ST_pp0_stg0_fsm_0 : STD_LOGIC_VECTOR (0 downto 0) := "0"; constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000"; constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001"; constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000"; constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000"; signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "0"; signal ap_reg_ppiten_pp0_it0 : STD_LOGIC; signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it17 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it18 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it19 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it20 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it21 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it22 : STD_LOGIC := '0'; signal i_sample_read_reg_130 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_130_pp0_it1 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_130_pp0_it2 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_130_pp0_it3 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_130_pp0_it4 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_130_pp0_it5 : STD_LOGIC_VECTOR (15 downto 0); signal indices_begin_addr_reg_135 : STD_LOGIC_VECTOR (31 downto 0); signal ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1 : STD_LOGIC_VECTOR (31 downto 0); signal ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2 : STD_LOGIC_VECTOR (31 downto 0); signal ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3 : STD_LOGIC_VECTOR (31 downto 0); signal ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4 : STD_LOGIC_VECTOR (31 downto 0); signal ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5 : STD_LOGIC_VECTOR (31 downto 0); signal ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6 : STD_LOGIC_VECTOR (31 downto 0); signal ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7 : STD_LOGIC_VECTOR (31 downto 0); signal ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8 : STD_LOGIC_VECTOR (31 downto 0); signal indices_stride_addr_read_reg_147 : STD_LOGIC_VECTOR (7 downto 0); signal indices_begin_addr_read_reg_162 : STD_LOGIC_VECTOR (31 downto 0); signal grp_fu_116_p2 : STD_LOGIC_VECTOR (23 downto 0); signal tmp_8_reg_167 : STD_LOGIC_VECTOR (23 downto 0); signal tmp_fu_93_p1 : STD_LOGIC_VECTOR (63 downto 0); signal grp_fu_116_p0 : STD_LOGIC_VECTOR (15 downto 0); signal grp_fu_116_p1 : STD_LOGIC_VECTOR (7 downto 0); signal grp_fu_125_p0 : STD_LOGIC_VECTOR (31 downto 0); signal grp_fu_125_p1 : STD_LOGIC_VECTOR (31 downto 0); signal grp_fu_116_ce : STD_LOGIC; signal grp_fu_125_p2 : STD_LOGIC_VECTOR (31 downto 0); signal grp_fu_125_ce : STD_LOGIC; signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0); signal ap_sig_pprstidle_pp0 : STD_LOGIC; signal grp_fu_116_p00 : STD_LOGIC_VECTOR (23 downto 0); signal grp_fu_116_p10 : STD_LOGIC_VECTOR (23 downto 0); component nfa_accept_samples_generic_hw_mul_16ns_8ns_24_9 IS generic ( ID : INTEGER; NUM_STAGE : INTEGER; din0_WIDTH : INTEGER; din1_WIDTH : INTEGER; dout_WIDTH : INTEGER ); port ( clk : IN STD_LOGIC; reset : IN STD_LOGIC; din0 : IN STD_LOGIC_VECTOR (15 downto 0); din1 : IN STD_LOGIC_VECTOR (7 downto 0); ce : IN STD_LOGIC; dout : OUT STD_LOGIC_VECTOR (23 downto 0) ); end component; component nfa_accept_samples_generic_hw_add_32ns_32ns_32_8 IS generic ( ID : INTEGER; NUM_STAGE : INTEGER; din0_WIDTH : INTEGER; din1_WIDTH : INTEGER; dout_WIDTH : INTEGER ); port ( clk : IN STD_LOGIC; reset : IN STD_LOGIC; din0 : IN STD_LOGIC_VECTOR (31 downto 0); din1 : IN STD_LOGIC_VECTOR (31 downto 0); ce : IN STD_LOGIC; dout : OUT STD_LOGIC_VECTOR (31 downto 0) ); end component; begin nfa_accept_samples_generic_hw_mul_16ns_8ns_24_9_U0 : component nfa_accept_samples_generic_hw_mul_16ns_8ns_24_9 generic map ( ID => 0, NUM_STAGE => 9, din0_WIDTH => 16, din1_WIDTH => 8, dout_WIDTH => 24) port map ( clk => ap_clk, reset => ap_rst, din0 => grp_fu_116_p0, din1 => grp_fu_116_p1, ce => grp_fu_116_ce, dout => grp_fu_116_p2); nfa_accept_samples_generic_hw_add_32ns_32ns_32_8_U1 : component nfa_accept_samples_generic_hw_add_32ns_32ns_32_8 generic map ( ID => 1, NUM_STAGE => 8, din0_WIDTH => 32, din1_WIDTH => 32, dout_WIDTH => 32) port map ( clk => ap_clk, reset => ap_rst, din0 => grp_fu_125_p0, din1 => grp_fu_125_p1, ce => grp_fu_125_ce, dout => grp_fu_125_p2); -- the current state (ap_CS_fsm) of the state machine. -- ap_CS_fsm_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0; else ap_CS_fsm <= ap_NS_fsm; end if; end if; end process; -- ap_reg_ppiten_pp0_it1 assign process. -- ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it1 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it10 assign process. -- ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it10 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it11 assign process. -- ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it11 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it12 assign process. -- ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it12 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it13 assign process. -- ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it13 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it14 assign process. -- ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it14 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it15 assign process. -- ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it15 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it16 assign process. -- ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it16 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it17 assign process. -- ap_reg_ppiten_pp0_it17_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it17 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it18 assign process. -- ap_reg_ppiten_pp0_it18_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it18 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it19 assign process. -- ap_reg_ppiten_pp0_it19_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it19 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it2 assign process. -- ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it2 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it20 assign process. -- ap_reg_ppiten_pp0_it20_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it20 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it21 assign process. -- ap_reg_ppiten_pp0_it21_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it21 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it22 assign process. -- ap_reg_ppiten_pp0_it22_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it22 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it3 assign process. -- ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it3 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it4 assign process. -- ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it4 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it5 assign process. -- ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it5 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it6 assign process. -- ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it6 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it7 assign process. -- ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it7 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it8 assign process. -- ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it8 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it9 assign process. -- ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it9 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8; end if; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then ap_reg_ppstg_i_sample_read_reg_130_pp0_it1 <= i_sample_read_reg_130; ap_reg_ppstg_i_sample_read_reg_130_pp0_it2 <= ap_reg_ppstg_i_sample_read_reg_130_pp0_it1; ap_reg_ppstg_i_sample_read_reg_130_pp0_it3 <= ap_reg_ppstg_i_sample_read_reg_130_pp0_it2; ap_reg_ppstg_i_sample_read_reg_130_pp0_it4 <= ap_reg_ppstg_i_sample_read_reg_130_pp0_it3; ap_reg_ppstg_i_sample_read_reg_130_pp0_it5 <= ap_reg_ppstg_i_sample_read_reg_130_pp0_it4; ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(0) <= indices_begin_addr_reg_135(0); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(1) <= indices_begin_addr_reg_135(1); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(2) <= indices_begin_addr_reg_135(2); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(3) <= indices_begin_addr_reg_135(3); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(4) <= indices_begin_addr_reg_135(4); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(5) <= indices_begin_addr_reg_135(5); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(6) <= indices_begin_addr_reg_135(6); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(7) <= indices_begin_addr_reg_135(7); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(8) <= indices_begin_addr_reg_135(8); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(9) <= indices_begin_addr_reg_135(9); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(10) <= indices_begin_addr_reg_135(10); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(11) <= indices_begin_addr_reg_135(11); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(12) <= indices_begin_addr_reg_135(12); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(13) <= indices_begin_addr_reg_135(13); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(14) <= indices_begin_addr_reg_135(14); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(15) <= indices_begin_addr_reg_135(15); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(0) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(0); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(1) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(1); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(2) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(2); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(3) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(3); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(4) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(4); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(5) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(5); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(6) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(6); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(7) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(7); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(8) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(8); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(9) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(9); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(10) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(10); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(11) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(11); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(12) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(12); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(13) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(13); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(14) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(14); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(15) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(15); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(0) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(0); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(1) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(1); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(2) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(2); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(3) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(3); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(4) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(4); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(5) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(5); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(6) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(6); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(7) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(7); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(8) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(8); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(9) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(9); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(10) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(10); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(11) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(11); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(12) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(12); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(13) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(13); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(14) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(14); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(15) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(15); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(0) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(0); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(1) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(1); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(2) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(2); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(3) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(3); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(4) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(4); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(5) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(5); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(6) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(6); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(7) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(7); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(8) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(8); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(9) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(9); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(10) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(10); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(11) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(11); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(12) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(12); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(13) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(13); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(14) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(14); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(15) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(15); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(0) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(0); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(1) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(1); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(2) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(2); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(3) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(3); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(4) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(4); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(5) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(5); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(6) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(6); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(7) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(7); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(8) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(8); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(9) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(9); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(10) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(10); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(11) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(11); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(12) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(12); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(13) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(13); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(14) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(14); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(15) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(15); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(0) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(0); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(1) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(1); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(2) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(2); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(3) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(3); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(4) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(4); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(5) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(5); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(6) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(6); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(7) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(7); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(8) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(8); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(9) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(9); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(10) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(10); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(11) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(11); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(12) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(12); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(13) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(13); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(14) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(14); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(15) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(15); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(0) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(0); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(1) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(1); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(2) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(2); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(3) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(3); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(4) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(4); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(5) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(5); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(6) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(6); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(7) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(7); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(8) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(8); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(9) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(9); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(10) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(10); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(11) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(11); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(12) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(12); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(13) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(13); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(14) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(14); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(15) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(15); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(0) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(0); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(1) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(1); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(2) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(2); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(3) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(3); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(4) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(4); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(5) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(5); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(6) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(6); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(7) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(7); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(8) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(8); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(9) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(9); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(10) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(10); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(11) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(11); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(12) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(12); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(13) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(13); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(14) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(14); ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(15) <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(15); end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then i_sample_read_reg_130 <= i_sample; indices_begin_addr_reg_135(0) <= tmp_fu_93_p1(32 - 1 downto 0)(0); indices_begin_addr_reg_135(1) <= tmp_fu_93_p1(32 - 1 downto 0)(1); indices_begin_addr_reg_135(2) <= tmp_fu_93_p1(32 - 1 downto 0)(2); indices_begin_addr_reg_135(3) <= tmp_fu_93_p1(32 - 1 downto 0)(3); indices_begin_addr_reg_135(4) <= tmp_fu_93_p1(32 - 1 downto 0)(4); indices_begin_addr_reg_135(5) <= tmp_fu_93_p1(32 - 1 downto 0)(5); indices_begin_addr_reg_135(6) <= tmp_fu_93_p1(32 - 1 downto 0)(6); indices_begin_addr_reg_135(7) <= tmp_fu_93_p1(32 - 1 downto 0)(7); indices_begin_addr_reg_135(8) <= tmp_fu_93_p1(32 - 1 downto 0)(8); indices_begin_addr_reg_135(9) <= tmp_fu_93_p1(32 - 1 downto 0)(9); indices_begin_addr_reg_135(10) <= tmp_fu_93_p1(32 - 1 downto 0)(10); indices_begin_addr_reg_135(11) <= tmp_fu_93_p1(32 - 1 downto 0)(11); indices_begin_addr_reg_135(12) <= tmp_fu_93_p1(32 - 1 downto 0)(12); indices_begin_addr_reg_135(13) <= tmp_fu_93_p1(32 - 1 downto 0)(13); indices_begin_addr_reg_135(14) <= tmp_fu_93_p1(32 - 1 downto 0)(14); indices_begin_addr_reg_135(15) <= tmp_fu_93_p1(32 - 1 downto 0)(15); end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then indices_begin_addr_read_reg_162 <= indices_begin_datain; tmp_8_reg_167 <= grp_fu_116_p2; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then indices_stride_addr_read_reg_147 <= indices_stride_datain; end if; end if; end process; indices_begin_addr_reg_135(31 downto 16) <= "0000000000000000"; ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it1(31 downto 16) <= "0000000000000000"; ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it2(31 downto 16) <= "0000000000000000"; ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it3(31 downto 16) <= "0000000000000000"; ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it4(31 downto 16) <= "0000000000000000"; ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it5(31 downto 16) <= "0000000000000000"; ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it6(31 downto 16) <= "0000000000000000"; ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it7(31 downto 16) <= "0000000000000000"; ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8(31 downto 16) <= "0000000000000000"; -- the next state (ap_NS_fsm) of the state machine. -- ap_NS_fsm_assign_proc : process (ap_start , ap_CS_fsm , ap_reg_ppiten_pp0_it0 , ap_reg_ppiten_pp0_it5 , ap_reg_ppiten_pp0_it14 , indices_stride_rsp_empty_n , indices_begin_rsp_empty_n , ap_ce , ap_sig_pprstidle_pp0) begin case ap_CS_fsm is when ap_ST_pp0_stg0_fsm_0 => ap_NS_fsm <= ap_ST_pp0_stg0_fsm_0; when others => ap_NS_fsm <= "X"; end case; end process; -- ap_done assign process. -- ap_done_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it22, indices_stride_rsp_empty_n, indices_begin_rsp_empty_n, ap_ce) begin if (((not((ap_const_logic_1 = ap_start)) and (ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce)))) then ap_done <= ap_const_logic_1; else ap_done <= ap_const_logic_0; end if; end process; -- ap_idle assign process. -- ap_idle_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it15, ap_reg_ppiten_pp0_it16, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, ap_reg_ppiten_pp0_it20, ap_reg_ppiten_pp0_it21, ap_reg_ppiten_pp0_it22) begin if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it17) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it18) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it19) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it20) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it21) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it22))) then ap_idle <= ap_const_logic_1; else ap_idle <= ap_const_logic_0; end if; end process; -- ap_ready assign process. -- ap_ready_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it14, indices_stride_rsp_empty_n, indices_begin_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then ap_ready <= ap_const_logic_1; else ap_ready <= ap_const_logic_0; end if; end process; ap_reg_ppiten_pp0_it0 <= ap_start; ap_return <= grp_fu_125_p2; -- ap_sig_pprstidle_pp0 assign process. -- ap_sig_pprstidle_pp0_assign_proc : process(ap_start, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it15, ap_reg_ppiten_pp0_it16, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, ap_reg_ppiten_pp0_it20, ap_reg_ppiten_pp0_it21) begin if (((ap_const_logic_0 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it17) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it18) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it19) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it20) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it21) and (ap_const_logic_0 = ap_start))) then ap_sig_pprstidle_pp0 <= ap_const_logic_1; else ap_sig_pprstidle_pp0 <= ap_const_logic_0; end if; end process; -- grp_fu_116_ce assign process. -- grp_fu_116_ce_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it14, indices_stride_rsp_empty_n, indices_begin_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then grp_fu_116_ce <= ap_const_logic_1; else grp_fu_116_ce <= ap_const_logic_0; end if; end process; grp_fu_116_p0 <= grp_fu_116_p00(16 - 1 downto 0); grp_fu_116_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_i_sample_read_reg_130_pp0_it5),24)); grp_fu_116_p1 <= grp_fu_116_p10(8 - 1 downto 0); grp_fu_116_p10 <= std_logic_vector(resize(unsigned(indices_stride_addr_read_reg_147),24)); -- grp_fu_125_ce assign process. -- grp_fu_125_ce_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it14, indices_stride_rsp_empty_n, indices_begin_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then grp_fu_125_ce <= ap_const_logic_1; else grp_fu_125_ce <= ap_const_logic_0; end if; end process; grp_fu_125_p0 <= std_logic_vector(resize(unsigned(tmp_8_reg_167),32)); grp_fu_125_p1 <= indices_begin_addr_read_reg_162; indices_begin_address <= ap_reg_ppstg_indices_begin_addr_reg_135_pp0_it8; indices_begin_dataout <= ap_const_lv32_0; indices_begin_req_din <= ap_const_logic_0; -- indices_begin_req_write assign process. -- indices_begin_req_write_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it9, ap_reg_ppiten_pp0_it14, indices_stride_rsp_empty_n, indices_begin_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then indices_begin_req_write <= ap_const_logic_1; else indices_begin_req_write <= ap_const_logic_0; end if; end process; -- indices_begin_rsp_read assign process. -- indices_begin_rsp_read_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it14, indices_stride_rsp_empty_n, indices_begin_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then indices_begin_rsp_read <= ap_const_logic_1; else indices_begin_rsp_read <= ap_const_logic_0; end if; end process; indices_begin_size <= ap_const_lv32_1; indices_samples_address <= ap_const_lv32_0; indices_samples_dataout <= ap_const_lv16_0; indices_samples_req_din <= ap_const_logic_0; indices_samples_req_write <= ap_const_logic_0; indices_samples_rsp_read <= ap_const_logic_0; indices_samples_size <= ap_const_lv32_0; indices_stride_address <= tmp_fu_93_p1(32 - 1 downto 0); indices_stride_dataout <= ap_const_lv8_0; indices_stride_req_din <= ap_const_logic_0; -- indices_stride_req_write assign process. -- indices_stride_req_write_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it14, indices_stride_rsp_empty_n, indices_begin_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then indices_stride_req_write <= ap_const_logic_1; else indices_stride_req_write <= ap_const_logic_0; end if; end process; -- indices_stride_rsp_read assign process. -- indices_stride_rsp_read_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it14, indices_stride_rsp_empty_n, indices_begin_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (indices_stride_rsp_empty_n = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (indices_begin_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then indices_stride_rsp_read <= ap_const_logic_1; else indices_stride_rsp_read <= ap_const_logic_0; end if; end process; indices_stride_size <= ap_const_lv32_1; tmp_fu_93_p1 <= std_logic_vector(resize(unsigned(i_index),64)); end behav;
lgpl-3.0
a47f2f8ee5f4499345d0c6e0629f51e0
0.629955
2.56801
false
false
false
false
jairov4/accel-oil
solution_virtex5_plb/impl/vhdl/sample_iterator_next.vhd
1
14,025
-- ============================================================== -- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC -- Version: 2014.1 -- Copyright (C) 2014 Xilinx Inc. All rights reserved. -- -- =========================================================== library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all; entity sample_iterator_next is port ( ap_clk : IN STD_LOGIC; ap_rst : IN STD_LOGIC; ap_start : IN STD_LOGIC; ap_done : OUT STD_LOGIC; ap_idle : OUT STD_LOGIC; ap_ready : OUT STD_LOGIC; indices_req_din : OUT STD_LOGIC; indices_req_full_n : IN STD_LOGIC; indices_req_write : OUT STD_LOGIC; indices_rsp_empty_n : IN STD_LOGIC; indices_rsp_read : OUT STD_LOGIC; indices_address : OUT STD_LOGIC_VECTOR (31 downto 0); indices_datain : IN STD_LOGIC_VECTOR (55 downto 0); indices_dataout : OUT STD_LOGIC_VECTOR (55 downto 0); indices_size : OUT STD_LOGIC_VECTOR (31 downto 0); ap_ce : IN STD_LOGIC; i_index : IN STD_LOGIC_VECTOR (15 downto 0); i_sample : IN STD_LOGIC_VECTOR (15 downto 0); ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0); ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0) ); end; architecture behav of sample_iterator_next is constant ap_const_logic_1 : STD_LOGIC := '1'; constant ap_const_logic_0 : STD_LOGIC := '0'; constant ap_ST_pp0_stg0_fsm_0 : STD_LOGIC_VECTOR (0 downto 0) := "0"; constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001"; constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000"; constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111"; constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111"; constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001"; constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000"; constant ap_const_lv56_0 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000000"; signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "0"; signal ap_reg_ppiten_pp0_it0 : STD_LOGIC; signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0'; signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0'; signal i_sample_read_reg_147 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_147_pp0_it1 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_sample_read_reg_147_pp0_it2 : STD_LOGIC_VECTOR (15 downto 0); signal i_index_read_reg_153 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_index_read_reg_153_pp0_it1 : STD_LOGIC_VECTOR (15 downto 0); signal ap_reg_ppstg_i_index_read_reg_153_pp0_it2 : STD_LOGIC_VECTOR (15 downto 0); signal indices_samples_load_new5_reg_165 : STD_LOGIC_VECTOR (15 downto 0); signal tmp_s_fu_67_p1 : STD_LOGIC_VECTOR (63 downto 0); signal tmp_6_cast_fu_91_p1 : STD_LOGIC_VECTOR (16 downto 0); signal tmp_7_fu_94_p2 : STD_LOGIC_VECTOR (16 downto 0); signal tmp_cast_fu_88_p1 : STD_LOGIC_VECTOR (17 downto 0); signal tmp_8_fu_104_p1 : STD_LOGIC_VECTOR (17 downto 0); signal tmp_7_fu_94_p2_temp: signed (17-1 downto 0); signal tmp_8_fu_104_p2 : STD_LOGIC_VECTOR (0 downto 0); signal tmp_1_fu_115_p2 : STD_LOGIC_VECTOR (15 downto 0); signal tmp_9_fu_110_p2 : STD_LOGIC_VECTOR (15 downto 0); signal agg_result_index_write_assign_fu_128_p3 : STD_LOGIC_VECTOR (15 downto 0); signal agg_result_sample_write_assign_fu_120_p3 : STD_LOGIC_VECTOR (15 downto 0); signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0); signal ap_sig_pprstidle_pp0 : STD_LOGIC; begin -- the current state (ap_CS_fsm) of the state machine. -- ap_CS_fsm_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0; else ap_CS_fsm <= ap_NS_fsm; end if; end if; end process; -- ap_reg_ppiten_pp0_it1 assign process. -- ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it1 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it2 assign process. -- ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it2 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1; end if; end if; end if; end process; -- ap_reg_ppiten_pp0_it3 assign process. -- ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst = '1') then ap_reg_ppiten_pp0_it3 <= ap_const_logic_0; else if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2; end if; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then ap_reg_ppstg_i_index_read_reg_153_pp0_it1 <= i_index_read_reg_153; ap_reg_ppstg_i_index_read_reg_153_pp0_it2 <= ap_reg_ppstg_i_index_read_reg_153_pp0_it1; ap_reg_ppstg_i_sample_read_reg_147_pp0_it1 <= i_sample_read_reg_147; ap_reg_ppstg_i_sample_read_reg_147_pp0_it2 <= ap_reg_ppstg_i_sample_read_reg_147_pp0_it1; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then i_index_read_reg_153 <= i_index; i_sample_read_reg_147 <= i_sample; end if; end if; end process; -- assign process. -- process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then indices_samples_load_new5_reg_165 <= indices_datain(47 downto 32); end if; end if; end process; -- the next state (ap_NS_fsm) of the state machine. -- ap_NS_fsm_assign_proc : process (ap_start , ap_CS_fsm , ap_reg_ppiten_pp0_it0 , ap_reg_ppiten_pp0_it2 , indices_rsp_empty_n , ap_ce , ap_sig_pprstidle_pp0) begin case ap_CS_fsm is when ap_ST_pp0_stg0_fsm_0 => ap_NS_fsm <= ap_ST_pp0_stg0_fsm_0; when others => ap_NS_fsm <= "X"; end case; end process; agg_result_index_write_assign_fu_128_p3 <= ap_reg_ppstg_i_index_read_reg_153_pp0_it2 when (tmp_8_fu_104_p2(0) = '1') else tmp_9_fu_110_p2; agg_result_sample_write_assign_fu_120_p3 <= tmp_1_fu_115_p2 when (tmp_8_fu_104_p2(0) = '1') else ap_const_lv16_0; -- ap_done assign process. -- ap_done_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, indices_rsp_empty_n, ap_ce) begin if (((not((ap_const_logic_1 = ap_start)) and (ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce)))) then ap_done <= ap_const_logic_1; else ap_done <= ap_const_logic_0; end if; end process; -- ap_idle assign process. -- ap_idle_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3) begin if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it3))) then ap_idle <= ap_const_logic_1; else ap_idle <= ap_const_logic_0; end if; end process; -- ap_ready assign process. -- ap_ready_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, indices_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then ap_ready <= ap_const_logic_1; else ap_ready <= ap_const_logic_0; end if; end process; ap_reg_ppiten_pp0_it0 <= ap_start; ap_return_0 <= agg_result_index_write_assign_fu_128_p3; ap_return_1 <= agg_result_sample_write_assign_fu_120_p3; -- ap_sig_pprstidle_pp0 assign process. -- ap_sig_pprstidle_pp0_assign_proc : process(ap_start, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2) begin if (((ap_const_logic_0 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_0 = ap_start))) then ap_sig_pprstidle_pp0 <= ap_const_logic_1; else ap_sig_pprstidle_pp0 <= ap_const_logic_0; end if; end process; indices_address <= tmp_s_fu_67_p1(32 - 1 downto 0); indices_dataout <= ap_const_lv56_0; indices_req_din <= ap_const_logic_0; -- indices_req_write assign process. -- indices_req_write_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, indices_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then indices_req_write <= ap_const_logic_1; else indices_req_write <= ap_const_logic_0; end if; end process; -- indices_rsp_read assign process. -- indices_rsp_read_assign_proc : process(ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, indices_rsp_empty_n, ap_ce) begin if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (indices_rsp_empty_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_ce))) then indices_rsp_read <= ap_const_logic_1; else indices_rsp_read <= ap_const_logic_0; end if; end process; indices_size <= ap_const_lv32_1; tmp_1_fu_115_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_i_sample_read_reg_147_pp0_it2) + unsigned(ap_const_lv16_1)); tmp_6_cast_fu_91_p1 <= std_logic_vector(resize(unsigned(indices_samples_load_new5_reg_165),17)); tmp_7_fu_94_p2 <= std_logic_vector(unsigned(tmp_6_cast_fu_91_p1) + unsigned(ap_const_lv17_1FFFF)); tmp_7_fu_94_p2_temp <= signed(tmp_7_fu_94_p2); tmp_8_fu_104_p1 <= std_logic_vector(resize(tmp_7_fu_94_p2_temp,18)); tmp_8_fu_104_p2 <= "1" when (signed(tmp_cast_fu_88_p1) < signed(tmp_8_fu_104_p1)) else "0"; tmp_9_fu_110_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_i_index_read_reg_153_pp0_it2) + unsigned(ap_const_lv16_1)); tmp_cast_fu_88_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_i_sample_read_reg_147_pp0_it2),18)); tmp_s_fu_67_p1 <= std_logic_vector(resize(unsigned(i_index),64)); end behav;
lgpl-3.0
80f61ac85600ba225b914f59b65467b6
0.606061
2.734984
false
false
false
false
astoria-d/super-duper-nes
duper_cartridge/i2c.vhd
1
12,955
library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.conv_integer; use ieee.std_logic_arith.conv_std_logic_vector; use ieee.std_logic_unsigned.all; ---po_i2c_status(3): '1' = bus transfering, '0' = stopped. ---po_i2c_status(2): '1' = read, '0' = write. ---po_i2c_status(1): '1' = data acknowleged, '0' = not acknowleged. ---po_i2c_status(0): '1' = addr acknowleged, '0' = not acknowleged. entity i2c_slave is port ( pi_rst_n : in std_logic; pi_base_clk : in std_logic; ---i2c bus lines... pi_slave_addr : in std_logic_vector (6 downto 0); pi_i2c_scl : in std_logic; pi_i2c_sda : in std_logic; po_i2c_sda : out std_logic; ---i2c bus contoler internal lines... pi_i2c_read_data : in std_logic_vector (7 downto 0); po_i2c_write_data : out std_logic_vector (7 downto 0); po_i2c_status : out std_logic_vector (3 downto 0) ); end i2c_slave; architecture rtl of i2c_slave is type i2c_sp_stat is ( stop, start, restart ); type i2c_bus_stat is ( idle, a6, a5, a4, a3, a2, a1, a0, rw, a_ack, d7, d6, d5, d4, d3, d2, d1, d0, d_ack ); component edge_detecter port ( pi_rst_n : in std_logic; pi_base_clk : in std_logic; pi_input : in std_logic; po_rise : out std_logic; po_fall : out std_logic ); end component; signal reg_cur_sp : i2c_sp_stat; signal reg_scl_rise : std_logic; signal reg_scl_fall : std_logic; signal reg_sda_rise : std_logic; signal reg_sda_fall : std_logic; signal reg_cur_state : i2c_bus_stat; signal reg_next_state : i2c_bus_stat; signal reg_i2c_cmd_addr : std_logic_vector(6 downto 0); signal reg_i2c_cmd_r_nw : std_logic; signal reg_i2c_cmd_in_data : std_logic_vector(6 downto 0); begin --edge detecter... scl_detect_p : edge_detecter port map (pi_rst_n, pi_base_clk, pi_i2c_scl, reg_scl_rise, reg_scl_fall); sda_detect_p : edge_detecter port map (pi_rst_n, pi_base_clk, pi_i2c_sda, reg_sda_rise, reg_sda_fall); --start/stop w/ edge detect. start_stop_p : process (pi_rst_n, pi_base_clk) begin if (pi_rst_n = '0') then reg_cur_sp <= stop; elsif (rising_edge(pi_base_clk)) then if (pi_i2c_scl = '1' and reg_scl_rise = '0' and reg_scl_fall = '0' and reg_sda_fall = '1' and reg_cur_sp = stop) then reg_cur_sp <= start; elsif (pi_i2c_scl = '1' and reg_scl_rise = '0' and reg_scl_fall = '0' and reg_sda_fall = '1' and reg_cur_sp = start) then reg_cur_sp <= restart; elsif (pi_i2c_scl = '1' and reg_scl_rise = '0' and reg_scl_fall = '0' and reg_sda_rise = '1' and reg_cur_sp = start) then reg_cur_sp <= stop; elsif (reg_cur_sp = restart) then reg_cur_sp <= start; end if; end if;--if (pi_rst_n = '0') then end process; --i2c bus state machine (state transition)... set_stat_p : process (pi_rst_n, reg_cur_sp, pi_base_clk) begin if (pi_rst_n = '0') then reg_cur_state <= idle; elsif (reg_cur_sp = stop or reg_cur_sp = restart) then reg_cur_state <= idle; elsif (rising_edge(pi_base_clk)) then if (reg_scl_rise = '1') then reg_cur_state <= reg_next_state; end if; end if;--if (pi_rst_n = '0') then end process; --state change to next. next_stat_p : process (reg_cur_state, reg_i2c_cmd_r_nw, pi_i2c_sda) procedure set_next_stat ( pi_stat : in i2c_bus_stat ) is begin reg_next_state <= pi_stat; end; begin case reg_cur_state is when idle => set_next_stat(a6); when a6 => set_next_stat(a5); when a5 => set_next_stat(a4); when a4 => set_next_stat(a3); when a3 => set_next_stat(a2); when a2 => set_next_stat(a1); when a1 => set_next_stat(a0); when a0 => set_next_stat(rw); when rw => set_next_stat(a_ack); when a_ack => set_next_stat(d7); when d7 => set_next_stat(d6); when d6 => set_next_stat(d5); when d5 => set_next_stat(d4); when d4 => set_next_stat(d3); when d3 => set_next_stat(d2); when d2 => set_next_stat(d1); when d1 => set_next_stat(d0); when d0 => if (reg_i2c_cmd_r_nw = '0') then set_next_stat(d_ack); else --wait for ack. if (pi_i2c_sda = '0') then set_next_stat(d_ack); else set_next_stat(d0); end if; end if; when d_ack => set_next_stat(d7); end case; end process; --i2c addr/data set. set_addr : process (pi_rst_n, pi_base_clk) begin if (pi_rst_n = '0') then reg_i2c_cmd_addr <= (others => '0'); reg_i2c_cmd_r_nw <= '1'; reg_i2c_cmd_in_data <= (others => '0'); po_i2c_write_data <= (others => '0'); elsif (rising_edge(pi_base_clk)) then if (reg_scl_rise = '1') then --address sequence. if (reg_cur_sp = start and reg_cur_state = idle) then reg_i2c_cmd_addr (6) <= pi_i2c_sda; elsif (reg_cur_state = a6) then reg_i2c_cmd_addr (5) <= pi_i2c_sda; elsif (reg_cur_state = a5) then reg_i2c_cmd_addr (4) <= pi_i2c_sda; elsif (reg_cur_state = a4) then reg_i2c_cmd_addr (3) <= pi_i2c_sda; elsif (reg_cur_state = a3) then reg_i2c_cmd_addr (2) <= pi_i2c_sda; elsif (reg_cur_state = a2) then reg_i2c_cmd_addr (1) <= pi_i2c_sda; elsif (reg_cur_state = a1) then reg_i2c_cmd_addr (0) <= pi_i2c_sda; elsif (reg_cur_state = a0) then reg_i2c_cmd_r_nw <= pi_i2c_sda; --data write sequence (input). elsif (reg_cur_state = a_ack and reg_i2c_cmd_r_nw = '0') then reg_i2c_cmd_in_data (6) <= pi_i2c_sda; elsif (reg_cur_state = d7 and reg_i2c_cmd_r_nw = '0') then reg_i2c_cmd_in_data (5) <= pi_i2c_sda; elsif (reg_cur_state = d6 and reg_i2c_cmd_r_nw = '0') then reg_i2c_cmd_in_data (4) <= pi_i2c_sda; elsif (reg_cur_state = d5 and reg_i2c_cmd_r_nw = '0') then reg_i2c_cmd_in_data (3) <= pi_i2c_sda; elsif (reg_cur_state = d4 and reg_i2c_cmd_r_nw = '0') then reg_i2c_cmd_in_data (2) <= pi_i2c_sda; elsif (reg_cur_state = d3 and reg_i2c_cmd_r_nw = '0') then reg_i2c_cmd_in_data (1) <= pi_i2c_sda; elsif (reg_cur_state = d2 and reg_i2c_cmd_r_nw = '0') then reg_i2c_cmd_in_data (0) <= pi_i2c_sda; elsif (reg_cur_state = d1 and reg_i2c_cmd_r_nw = '0') then po_i2c_write_data <= reg_i2c_cmd_in_data & pi_i2c_sda; end if; end if;--if (reg_scl_rise = '1') then end if;--if (pi_rst_n = '0') then end process; --output status. out_stat : process (pi_rst_n, pi_base_clk) begin if (pi_rst_n = '0') then po_i2c_status <= (others => '0'); elsif (rising_edge(pi_base_clk)) then if (reg_scl_rise = '1') then if (reg_i2c_cmd_addr = pi_slave_addr) then if (reg_cur_state = d7 or reg_cur_state = d6 or reg_cur_state = d5 or reg_cur_state = d4 or reg_cur_state = d3 or reg_cur_state = d2 or reg_cur_state = d1 or reg_cur_state = d0) then po_i2c_status(3) <= '1'; else po_i2c_status(3) <= '0'; end if; po_i2c_status(2) <= reg_i2c_cmd_r_nw; if (reg_cur_state = d_ack and reg_i2c_cmd_r_nw = '0') then --write po_i2c_status(1) <= '1'; elsif (reg_cur_state = d0 and reg_i2c_cmd_r_nw = '1') then --read po_i2c_status(1) <= not pi_i2c_sda; else po_i2c_status(1) <= '0'; end if; if (reg_cur_state = a_ack) then po_i2c_status(0) <= '1'; else po_i2c_status(0) <= '0'; end if; else po_i2c_status <= (others => '0'); end if;--if (reg_i2c_cmd_addr = pi_slave_addr) then end if;--if (reg_scl_rise = '1') then end if;--if (pi_rst_n = '0') then end process; --output (ack and read response: output) i2c bus. out_data : process (pi_rst_n, pi_base_clk) begin if (pi_rst_n = '0') then po_i2c_sda <= 'Z'; elsif (rising_edge(pi_base_clk)) then if (reg_scl_fall = '1') then if (reg_i2c_cmd_addr = pi_slave_addr) then if (reg_cur_state = idle) then --stand by. po_i2c_sda <= 'Z'; elsif (reg_cur_state = rw) then --addr ack reply. po_i2c_sda <= '0'; elsif (reg_cur_state = a_ack) then --data input. if (reg_i2c_cmd_r_nw = '0') then po_i2c_sda <= 'Z'; --data output. else po_i2c_sda <= pi_i2c_read_data(7); end if; --data output. elsif (reg_cur_state = d7 and reg_i2c_cmd_r_nw = '1') then po_i2c_sda <= pi_i2c_read_data(6); elsif (reg_cur_state = d6 and reg_i2c_cmd_r_nw = '1') then po_i2c_sda <= pi_i2c_read_data(5); elsif (reg_cur_state = d5 and reg_i2c_cmd_r_nw = '1') then po_i2c_sda <= pi_i2c_read_data(4); elsif (reg_cur_state = d4 and reg_i2c_cmd_r_nw = '1') then po_i2c_sda <= pi_i2c_read_data(3); elsif (reg_cur_state = d3 and reg_i2c_cmd_r_nw = '1') then po_i2c_sda <= pi_i2c_read_data(2); elsif (reg_cur_state = d2 and reg_i2c_cmd_r_nw = '1') then po_i2c_sda <= pi_i2c_read_data(1); elsif (reg_cur_state = d1 and reg_i2c_cmd_r_nw = '1') then po_i2c_sda <= pi_i2c_read_data(0); elsif (reg_cur_state = d0) then --data ack reply. if (reg_i2c_cmd_r_nw = '0') then po_i2c_sda <= '0'; else --yield bus for incoming data. po_i2c_sda <= 'Z'; end if; elsif (reg_cur_state = d_ack) then --data receive. if (reg_i2c_cmd_r_nw = '0') then po_i2c_sda <= 'Z'; else --data out. po_i2c_sda <= pi_i2c_read_data(7); end if; end if; else po_i2c_sda <= 'Z'; end if;--reg_i2c_cmd_addr = pi_slave_addr end if;--if (reg_scl_fall = '1') then end if;--if (pi_rst_n = '0') then end process; end rtl;
apache-2.0
a0f1ee7544ff13fd4b3733cd68bfa9a6
0.422617
3.235514
false
false
false
false
MartinCura/SistDig-TP4
src/ext_ram/extRam_loader.vhd
1
1,293
library ieee; use ieee.std_logic_1164.all; entity extRam_loader is port( clock : in std_logic; reset : in std_logic; data_in : in std_logic_vector(7 downto 0); RxRdy_in : in std_logic; data_out : out std_logic_vector(15 downto 0); RxRdy_out : out std_logic ); end; architecture extRam_loader_arq of extRam_loader is type t_estado is (LSB, MSB); signal estado : t_estado := LSB; begin process(clock, reset) begin -- reset if reset = '1' then data_out <= (others => '0'); estado <= LSB; RxRdy_out <= '0'; elsif rising_edge(clock) then RxRdy_out <= '0'; case estado is when LSB => if RxRdy_in = '1' then -- Modo lectura del LSB data_out(7 downto 0) <= data_in; RxRdy_out <= '0'; estado <= MSB; end if; when MSB => if RxRdy_in = '1' then data_out(15 downto 8) <= data_in; RxRdy_out <= '1'; estado <= LSB; end if; end case; end if; end process; end;
gpl-3.0
0f75eac092dbe5a2f88c1ad365bab60f
0.438515
3.978462
false
false
false
false
natsutan/NPU
fpga_implement/npu8/npu8.srcs/sources_1/ip/mul8_8/synth/mul8_8.vhd
1
5,640
-- (c) Copyright 1995-2017 Xilinx, Inc. All rights reserved. -- -- This file contains confidential and proprietary information -- of Xilinx, Inc. and is protected under U.S. and -- international copyright and other intellectual property -- laws. -- -- DISCLAIMER -- This disclaimer is not a license and does not grant any -- rights to the materials distributed herewith. Except as -- otherwise provided in a valid license issued to you by -- Xilinx, and to the maximum extent permitted by applicable -- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND -- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES -- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING -- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- -- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and -- (2) Xilinx shall not be liable (whether in contract or tort, -- including negligence, or under any other theory of -- liability) for any loss or damage of any kind or nature -- related to, arising under or in connection with these -- materials, including for any direct, or any indirect, -- special, incidental, or consequential loss or damage -- (including loss of data, profits, goodwill, or any type of -- loss or damage suffered as a result of any action brought -- by a third party) even if such damage or loss was -- reasonably foreseeable or Xilinx had been advised of the -- possibility of the same. -- -- CRITICAL APPLICATIONS -- Xilinx products are not designed or intended to be fail- -- safe, or for use in any application requiring fail-safe -- performance, such as life-support or safety devices or -- systems, Class III medical devices, nuclear facilities, -- applications related to the deployment of airbags, or any -- other applications that could lead to death, personal -- injury, or severe property or environmental damage -- (individually and collectively, "Critical -- Applications"). Customer assumes the sole risk and -- liability of any use of Xilinx products in Critical -- Applications, subject only to applicable laws and -- regulations governing limitations on product liability. -- -- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS -- PART OF THIS FILE AT ALL TIMES. -- -- DO NOT MODIFY THIS FILE. -- IP VLNV: xilinx.com:ip:mult_gen:12.0 -- IP Revision: 12 LIBRARY ieee; USE ieee.std_logic_1164.ALL; USE ieee.numeric_std.ALL; LIBRARY mult_gen_v12_0_12; USE mult_gen_v12_0_12.mult_gen_v12_0_12; ENTITY mul8_8 IS PORT ( CLK : IN STD_LOGIC; A : IN STD_LOGIC_VECTOR(7 DOWNTO 0); B : IN STD_LOGIC_VECTOR(7 DOWNTO 0); P : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ); END mul8_8; ARCHITECTURE mul8_8_arch OF mul8_8 IS ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING; ATTRIBUTE DowngradeIPIdentifiedWarnings OF mul8_8_arch: ARCHITECTURE IS "yes"; COMPONENT mult_gen_v12_0_12 IS GENERIC ( C_VERBOSITY : INTEGER; C_MODEL_TYPE : INTEGER; C_OPTIMIZE_GOAL : INTEGER; C_XDEVICEFAMILY : STRING; C_HAS_CE : INTEGER; C_HAS_SCLR : INTEGER; C_LATENCY : INTEGER; C_A_WIDTH : INTEGER; C_A_TYPE : INTEGER; C_B_WIDTH : INTEGER; C_B_TYPE : INTEGER; C_OUT_HIGH : INTEGER; C_OUT_LOW : INTEGER; C_MULT_TYPE : INTEGER; C_CE_OVERRIDES_SCLR : INTEGER; C_CCM_IMP : INTEGER; C_B_VALUE : STRING; C_HAS_ZERO_DETECT : INTEGER; C_ROUND_OUTPUT : INTEGER; C_ROUND_PT : INTEGER ); PORT ( CLK : IN STD_LOGIC; A : IN STD_LOGIC_VECTOR(7 DOWNTO 0); B : IN STD_LOGIC_VECTOR(7 DOWNTO 0); CE : IN STD_LOGIC; SCLR : IN STD_LOGIC; P : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ); END COMPONENT mult_gen_v12_0_12; ATTRIBUTE X_CORE_INFO : STRING; ATTRIBUTE X_CORE_INFO OF mul8_8_arch: ARCHITECTURE IS "mult_gen_v12_0_12,Vivado 2016.4"; ATTRIBUTE CHECK_LICENSE_TYPE : STRING; ATTRIBUTE CHECK_LICENSE_TYPE OF mul8_8_arch : ARCHITECTURE IS "mul8_8,mult_gen_v12_0_12,{}"; ATTRIBUTE CORE_GENERATION_INFO : STRING; ATTRIBUTE CORE_GENERATION_INFO OF mul8_8_arch: ARCHITECTURE IS "mul8_8,mult_gen_v12_0_12,{x_ipProduct=Vivado 2016.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=mult_gen,x_ipVersion=12.0,x_ipCoreRevision=12,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_VERBOSITY=0,C_MODEL_TYPE=0,C_OPTIMIZE_GOAL=1,C_XDEVICEFAMILY=kintexu,C_HAS_CE=0,C_HAS_SCLR=0,C_LATENCY=3,C_A_WIDTH=8,C_A_TYPE=1,C_B_WIDTH=8,C_B_TYPE=1,C_OUT_HIGH=15,C_OUT_LOW=0,C_MULT_TYPE=0,C_CE_OVERRIDES_SCLR=0,C_CCM_IMP=0,C_B_VALUE=10000001,C_HAS_ZERO_DETECT=0,C_ROUND_OUTPUT=0,C_ROUND_PT=0}"; ATTRIBUTE X_INTERFACE_INFO : STRING; ATTRIBUTE X_INTERFACE_INFO OF CLK: SIGNAL IS "xilinx.com:signal:clock:1.0 clk_intf CLK"; ATTRIBUTE X_INTERFACE_INFO OF A: SIGNAL IS "xilinx.com:signal:data:1.0 a_intf DATA"; ATTRIBUTE X_INTERFACE_INFO OF B: SIGNAL IS "xilinx.com:signal:data:1.0 b_intf DATA"; ATTRIBUTE X_INTERFACE_INFO OF P: SIGNAL IS "xilinx.com:signal:data:1.0 p_intf DATA"; BEGIN U0 : mult_gen_v12_0_12 GENERIC MAP ( C_VERBOSITY => 0, C_MODEL_TYPE => 0, C_OPTIMIZE_GOAL => 1, C_XDEVICEFAMILY => "kintexu", C_HAS_CE => 0, C_HAS_SCLR => 0, C_LATENCY => 3, C_A_WIDTH => 8, C_A_TYPE => 1, C_B_WIDTH => 8, C_B_TYPE => 1, C_OUT_HIGH => 15, C_OUT_LOW => 0, C_MULT_TYPE => 0, C_CE_OVERRIDES_SCLR => 0, C_CCM_IMP => 0, C_B_VALUE => "10000001", C_HAS_ZERO_DETECT => 0, C_ROUND_OUTPUT => 0, C_ROUND_PT => 0 ) PORT MAP ( CLK => CLK, A => A, B => B, CE => '1', SCLR => '0', P => P ); END mul8_8_arch;
bsd-3-clause
5c97478f98c3a9d1201f3de000c4bd19
0.677482
3.339254
false
false
false
false
natsutan/NPU
fpga_implement/npu8/npu8.srcs/sources_1/ip/mul8_16/sim/mul8_16.vhd
1
4,793
-- (c) Copyright 1995-2017 Xilinx, Inc. All rights reserved. -- -- This file contains confidential and proprietary information -- of Xilinx, Inc. and is protected under U.S. and -- international copyright and other intellectual property -- laws. -- -- DISCLAIMER -- This disclaimer is not a license and does not grant any -- rights to the materials distributed herewith. Except as -- otherwise provided in a valid license issued to you by -- Xilinx, and to the maximum extent permitted by applicable -- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND -- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES -- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING -- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- -- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and -- (2) Xilinx shall not be liable (whether in contract or tort, -- including negligence, or under any other theory of -- liability) for any loss or damage of any kind or nature -- related to, arising under or in connection with these -- materials, including for any direct, or any indirect, -- special, incidental, or consequential loss or damage -- (including loss of data, profits, goodwill, or any type of -- loss or damage suffered as a result of any action brought -- by a third party) even if such damage or loss was -- reasonably foreseeable or Xilinx had been advised of the -- possibility of the same. -- -- CRITICAL APPLICATIONS -- Xilinx products are not designed or intended to be fail- -- safe, or for use in any application requiring fail-safe -- performance, such as life-support or safety devices or -- systems, Class III medical devices, nuclear facilities, -- applications related to the deployment of airbags, or any -- other applications that could lead to death, personal -- injury, or severe property or environmental damage -- (individually and collectively, "Critical -- Applications"). Customer assumes the sole risk and -- liability of any use of Xilinx products in Critical -- Applications, subject only to applicable laws and -- regulations governing limitations on product liability. -- -- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS -- PART OF THIS FILE AT ALL TIMES. -- -- DO NOT MODIFY THIS FILE. -- IP VLNV: xilinx.com:ip:mult_gen:12.0 -- IP Revision: 12 LIBRARY ieee; USE ieee.std_logic_1164.ALL; USE ieee.numeric_std.ALL; LIBRARY mult_gen_v12_0_12; USE mult_gen_v12_0_12.mult_gen_v12_0_12; ENTITY mul8_16 IS PORT ( CLK : IN STD_LOGIC; A : IN STD_LOGIC_VECTOR(7 DOWNTO 0); B : IN STD_LOGIC_VECTOR(15 DOWNTO 0); P : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ); END mul8_16; ARCHITECTURE mul8_16_arch OF mul8_16 IS ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING; ATTRIBUTE DowngradeIPIdentifiedWarnings OF mul8_16_arch: ARCHITECTURE IS "yes"; COMPONENT mult_gen_v12_0_12 IS GENERIC ( C_VERBOSITY : INTEGER; C_MODEL_TYPE : INTEGER; C_OPTIMIZE_GOAL : INTEGER; C_XDEVICEFAMILY : STRING; C_HAS_CE : INTEGER; C_HAS_SCLR : INTEGER; C_LATENCY : INTEGER; C_A_WIDTH : INTEGER; C_A_TYPE : INTEGER; C_B_WIDTH : INTEGER; C_B_TYPE : INTEGER; C_OUT_HIGH : INTEGER; C_OUT_LOW : INTEGER; C_MULT_TYPE : INTEGER; C_CE_OVERRIDES_SCLR : INTEGER; C_CCM_IMP : INTEGER; C_B_VALUE : STRING; C_HAS_ZERO_DETECT : INTEGER; C_ROUND_OUTPUT : INTEGER; C_ROUND_PT : INTEGER ); PORT ( CLK : IN STD_LOGIC; A : IN STD_LOGIC_VECTOR(7 DOWNTO 0); B : IN STD_LOGIC_VECTOR(15 DOWNTO 0); CE : IN STD_LOGIC; SCLR : IN STD_LOGIC; P : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ); END COMPONENT mult_gen_v12_0_12; ATTRIBUTE X_INTERFACE_INFO : STRING; ATTRIBUTE X_INTERFACE_INFO OF CLK: SIGNAL IS "xilinx.com:signal:clock:1.0 clk_intf CLK"; ATTRIBUTE X_INTERFACE_INFO OF A: SIGNAL IS "xilinx.com:signal:data:1.0 a_intf DATA"; ATTRIBUTE X_INTERFACE_INFO OF B: SIGNAL IS "xilinx.com:signal:data:1.0 b_intf DATA"; ATTRIBUTE X_INTERFACE_INFO OF P: SIGNAL IS "xilinx.com:signal:data:1.0 p_intf DATA"; BEGIN U0 : mult_gen_v12_0_12 GENERIC MAP ( C_VERBOSITY => 0, C_MODEL_TYPE => 0, C_OPTIMIZE_GOAL => 1, C_XDEVICEFAMILY => "kintexu", C_HAS_CE => 0, C_HAS_SCLR => 0, C_LATENCY => 3, C_A_WIDTH => 8, C_A_TYPE => 1, C_B_WIDTH => 16, C_B_TYPE => 1, C_OUT_HIGH => 23, C_OUT_LOW => 8, C_MULT_TYPE => 0, C_CE_OVERRIDES_SCLR => 0, C_CCM_IMP => 0, C_B_VALUE => "10000001", C_HAS_ZERO_DETECT => 0, C_ROUND_OUTPUT => 0, C_ROUND_PT => 0 ) PORT MAP ( CLK => CLK, A => A, B => B, CE => '1', SCLR => '0', P => P ); END mul8_16_arch;
bsd-3-clause
91468b17435ed508a6260d716adbd026
0.665137
3.571535
false
false
false
false
MartinCura/SistDig-TP4
src/comps/registroNb.vhd
1
577
library IEEE; use IEEE.std_logic_1164.all; -- Registro de N bits (default = 4) entity registroNb is -- Cantidad de bits generic (N: NATURAL := 4); port ( clk: in std_logic; rst: in std_logic; ena: in std_logic; d: in std_logic_vector(N-1 downto 0); q: out std_logic_vector(N-1 downto 0) ); end; architecture registroNb_arq of registroNb is begin FFD_i: for i in 0 to N-1 generate FFD_inst: entity work.ffd port map( clk => clk, rst => rst, ena => ena, d => d(i), q => q(i) ); end generate; end;
gpl-3.0
072b4c183697afa37a6391f5258fe46c
0.580589
2.658986
false
false
false
false
Feuerwerk/fpgaNES
apu.vhd
1
60,173
/* This file is part of fpgaNES. fpgaNES is free software: you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version. fpgaNES is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with fpgaNES. If not, see <http://www.gnu.org/licenses/>. */ library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; use ieee.numeric_std.all; entity envelope is port ( i_clk : in std_logic; i_clk_enable : in std_logic := '1'; i_reset_n : in std_logic := '1'; i_reload : in boolean := false; i_loop : in std_logic := '0'; i_disable : in std_logic := '1'; i_volume : in std_logic_vector(3 downto 0) := "0000"; o_q : out std_logic_vector(3 downto 0) ); end envelope; architecture behavioral of envelope is signal s_counter : std_logic_vector(3 downto 0) := (others => '1'); signal s_divider : std_logic_vector(3 downto 0) := (others => '0'); begin process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_divider <= (others => '0'); s_counter <= (others => '1'); elsif i_clk_enable = '1' then if i_reload then s_divider <= i_volume; s_counter <= (others => '1'); elsif s_divider /= "0000" then s_divider <= s_divider - "0001"; else s_divider <= i_volume; if s_counter /= "0000" then s_counter <= s_counter - "0001"; elsif i_loop = '1' then s_counter <= (others => '1'); end if; end if; end if; end if; end process; o_q <= i_volume when i_disable = '1' else s_counter; end behavioral; /********************************************************/ library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; use ieee.numeric_std.all; entity length_counter is port ( i_clk : in std_logic; i_clk_enable : in std_logic := '1'; i_reset_n : in std_logic := '1'; i_lcounter_clk : in std_logic := '1'; i_channel_enable : in std_logic := '1'; i_channel_reload : in std_logic := '0'; i_enable : in std_logic := '1'; i_addr : in std_logic_vector(1 downto 0); i_data : in std_logic_vector(7 downto 0); i_write_enable : in std_logic := '0'; i_cs_n : in std_logic := '1'; o_active : out std_logic ); end length_counter; architecture behavioral of length_counter is type length_counter_t is array (0 to 31) of std_logic_vector(7 downto 0); constant LENGTH_COUNTER_TABLE : length_counter_t := ( x"0A", x"FE", x"14", x"02", x"28", x"04", x"50", x"06", x"A0", x"08", x"3C", x"0A", x"0E", x"0C", x"1A", x"0E", x"0C", x"10", x"18", x"12", x"30", x"14", x"60", x"16", x"C0", x"18", x"48", x"1A", x"10", x"1C", x"20", x"1E" ); signal s_length_active : boolean; signal s_length_counter : std_logic_vector(7 downto 0) := x"00"; begin process (i_clk) variable length_index : integer range 0 to 31; begin if rising_edge(i_clk) then if i_reset_n = '0' then s_length_counter <= x"00"; elsif i_clk_enable = '1' then if (i_cs_n = '0') and (i_write_enable = '1') and (i_addr = "11") and (i_channel_enable = '1') and ((i_lcounter_clk = '0') or (s_length_counter = x"00")) then length_index := to_integer(unsigned(i_data(7 downto 3))); s_length_counter <= LENGTH_COUNTER_TABLE(length_index); elsif (i_channel_reload = '1') and (i_channel_enable = '0') then s_length_counter <= x"00"; elsif (i_lcounter_clk = '1') and s_length_active and (i_enable = '1') then s_length_counter <= s_length_counter - x"01"; end if; end if; end if; end process; s_length_active <= s_length_counter /= x"00"; o_active <= '1' when s_length_active else '0'; end behavioral; /********************************************************/ library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; use ieee.numeric_std.all; entity square_channel is generic ( INCREMENT : std_logic := '0' ); port ( i_clk : in std_logic; i_clk_enable : in std_logic; i_reset_n : in std_logic := '1'; i_apu_clk : in std_logic; i_envelope_clk : in std_logic := '1'; i_lcounter_clk : in std_logic := '1'; i_addr : in std_logic_vector(1 downto 0); i_data : in std_logic_vector(7 downto 0); i_write_enable : in std_logic := '0'; i_cs_n : in std_logic := '1'; i_enable : in std_logic := '0'; i_reload : in std_logic := '0'; o_active : out std_logic; o_q : out std_logic_vector(3 downto 0) ); end square_channel; architecture behavioral of square_channel is component envelope is port ( i_clk : in std_logic; i_clk_enable : in std_logic := '1'; i_reset_n : in std_logic := '1'; i_reload : in boolean := false; i_loop : in std_logic := '0'; i_disable : in std_logic := '1'; i_volume : in std_logic_vector(3 downto 0) := "0000"; o_q : out std_logic_vector(3 downto 0) ); end component; component length_counter is port ( i_clk : in std_logic; i_clk_enable : in std_logic := '1'; i_reset_n : in std_logic := '1'; i_lcounter_clk : in std_logic := '1'; i_channel_enable : in std_logic := '1'; i_channel_reload : in std_logic := '0'; i_enable : in std_logic := '1'; i_addr : in std_logic_vector(1 downto 0); i_data : in std_logic_vector(7 downto 0); i_write_enable : in std_logic := '0'; i_cs_n : in std_logic := '1'; o_active : out std_logic ); end component; type duty_table_t is array (0 to 31) of std_logic; constant DUTY_TABLE : duty_table_t := ( '0', '0', '0', '0', '0', '0', '0', '1', '0', '0', '0', '0', '0', '0', '1', '1', '0', '0', '0', '0', '1', '1', '1', '1', '1', '1', '1', '1', '1', '1', '0', '0' ); signal s_duty : std_logic_vector(1 downto 0) := "00"; signal s_envelope_reload : boolean := false; signal s_envelope_loop : std_logic := '0'; signal s_envelope_disable : std_logic := '1'; signal s_envelope_volume : std_logic_vector(3 downto 0) := "0000"; signal s_envelope_q : std_logic_vector(3 downto 0); signal s_sweep_enable : std_logic := '0'; signal s_sweep_period : std_logic_vector(2 downto 0) := "000"; signal s_sweep_negate : std_logic := '0'; signal s_sweep_shift : std_logic_vector(2 downto 0) := "000"; signal s_sweep_update : std_logic := '0'; signal s_length_active : std_logic; signal s_sweep_counter : std_logic_vector(2 downto 0) := "000"; signal s_duty_counter : std_logic_vector(2 downto 0) := "000"; signal s_current_period : std_logic_vector(10 downto 0) := 11x"0000"; signal s_freq_counter : std_logic_vector(10 downto 0) := 11x"0000"; signal s_shift_res : std_logic_vector(10 downto 0); signal s_target_period : std_logic_vector(11 downto 0); signal s_target_in_range : boolean; signal s_write_ch : boolean; signal s_write_r0 : boolean; signal s_write_r1 : boolean; signal s_write_r2 : boolean; signal s_write_r3 : boolean; signal s_duty_index : integer range 0 to 31; signal s_sweep_reload : boolean := false; signal s_timer_reload : boolean := false; signal s_timer_done : boolean; begin ev : envelope port map ( i_clk => i_clk, i_clk_enable => i_envelope_clk, i_reset_n => i_reset_n, i_reload => s_envelope_reload, i_loop => s_envelope_loop, i_disable => s_envelope_disable, i_volume => s_envelope_volume, o_q => s_envelope_q ); lc : length_counter port map ( i_clk => i_clk, i_clk_enable => i_clk_enable, i_reset_n => i_reset_n, i_lcounter_clk => i_lcounter_clk, i_channel_enable => i_enable, i_channel_reload => i_reload, i_enable => not s_envelope_loop, i_addr => i_addr, i_data => i_data, i_write_enable => i_write_enable, i_cs_n => i_cs_n, o_active => s_length_active ); -- Register process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_duty <= "00"; s_envelope_loop <= '0'; s_envelope_disable <= '1'; s_envelope_volume <= "0000"; elsif i_clk_enable = '1' then if s_write_r0 then s_duty <= i_data(7 downto 6); s_envelope_loop <= i_data(5); s_envelope_disable <= i_data(4); s_envelope_volume <= i_data(3 downto 0); end if; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_sweep_enable <= '0'; s_sweep_period <= "000"; s_sweep_negate <= '0'; s_sweep_shift <= "000"; elsif i_clk_enable = '1' then if s_write_r1 then s_sweep_enable <= i_data(7) and (i_data(2) or i_data(1) or i_data(0)); s_sweep_period <= i_data(6 downto 4); s_sweep_negate <= i_data(3); s_sweep_shift <= i_data(2 downto 0); end if; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_sweep_reload <= false; elsif i_clk_enable = '1' then if s_write_r1 then s_sweep_reload <= true; elsif i_lcounter_clk = '1' then s_sweep_reload <= false; end if; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_timer_reload <= false; elsif i_clk_enable = '1' then if s_write_r3 then s_timer_reload <= true; elsif i_apu_clk = '1' then s_timer_reload <= false; end if; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_envelope_reload <= false; elsif i_clk_enable = '1' then if s_write_r3 then s_envelope_reload <= true; elsif i_envelope_clk = '1' then s_envelope_reload <= false; end if; end if; end if; end process; -- Duty process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_duty_counter <= "000"; elsif i_apu_clk = '1' then if s_timer_reload then s_duty_counter <= "000"; elsif s_timer_done then s_duty_counter <= s_duty_counter - "001"; end if; end if; end if; end process; -- Timer process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_freq_counter <= 11x"0000"; elsif i_apu_clk = '1' then if s_timer_done or s_timer_reload then s_freq_counter <= s_current_period; else s_freq_counter <= s_freq_counter - 11x"0001"; end if; end if; end if; end process; -- Sweep process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_current_period <= 11x"0000"; elsif i_clk_enable = '1' then if s_write_r2 then s_current_period(7 downto 0) <= i_data; elsif s_write_r3 then s_current_period(10 downto 8) <= i_data(2 downto 0); elsif (i_lcounter_clk = '1') and (s_sweep_enable = '1') and (s_sweep_counter = "000") and s_target_in_range then s_current_period <= s_target_period(10 downto 0); end if; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_sweep_counter <= "000"; elsif i_lcounter_clk = '1' then if s_sweep_reload or (s_sweep_counter = "000") then s_sweep_counter <= s_sweep_period; else s_sweep_counter <= s_sweep_counter - "001"; end if; end if; end if; end process; process (s_current_period, s_sweep_shift) begin case s_sweep_shift is when "001" => s_shift_res <= '0' & s_current_period(10 downto 1); when "010" => s_shift_res <= "00" & s_current_period(10 downto 2); when "011" => s_shift_res <= "000" & s_current_period(10 downto 3); when "100" => s_shift_res <= "0000" & s_current_period(10 downto 4); when "101" => s_shift_res <= "00000" & s_current_period(10 downto 5); when "110" => s_shift_res <= "000000" & s_current_period(10 downto 6); when "111" => s_shift_res <= "0000000" & s_current_period(10 downto 7); when others => s_shift_res <= s_current_period; end case; end process; s_write_ch <= (i_cs_n = '0') and (i_write_enable = '1'); s_write_r0 <= s_write_ch and (i_addr = "00"); s_write_r1 <= s_write_ch and (i_addr = "01"); s_write_r2 <= s_write_ch and (i_addr = "10"); s_write_r3 <= s_write_ch and (i_addr = "11"); s_timer_done <= s_freq_counter = 11x"0000"; s_target_period <= ('0' & s_current_period) + ('0' & s_shift_res) when s_sweep_negate = '0' else ('0' & s_current_period) + ('1' & not(s_shift_res)) + (10x"0000" & INCREMENT); s_target_in_range <= (s_current_period(10 downto 3) /= "00000000") and ((s_target_period(11) = '0') or (s_sweep_negate = '1')); s_duty_index <= to_integer(unsigned(s_duty & s_duty_counter)); o_q <= s_envelope_q when (DUTY_TABLE(s_duty_index) = '1') and s_target_in_range and (s_length_active = '1') and (i_enable = '1') else "0000"; o_active <= s_length_active; end behavioral; /********************************************************/ library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; use ieee.numeric_std.all; entity triangle_channel is port ( i_clk : in std_logic; i_clk_enable : in std_logic; i_reset_n : in std_logic := '1'; i_envelope_clk : in std_logic := '1'; i_lcounter_clk : in std_logic := '1'; i_addr : in std_logic_vector(1 downto 0); i_data : in std_logic_vector(7 downto 0); i_write_enable : in std_logic := '0'; i_cs_n : in std_logic := '1'; i_enable : in std_logic := '0'; i_reload : in std_logic := '0'; o_active : out std_logic; o_q : out std_logic_vector(3 downto 0) ); end triangle_channel; architecture behavioral of triangle_channel is component length_counter is port ( i_clk : in std_logic; i_clk_enable : in std_logic := '1'; i_reset_n : in std_logic := '1'; i_lcounter_clk : in std_logic := '1'; i_channel_enable : in std_logic := '1'; i_channel_reload : in std_logic := '0'; i_enable : in std_logic := '1'; i_addr : in std_logic_vector(1 downto 0); i_data : in std_logic_vector(7 downto 0); i_write_enable : in std_logic := '0'; i_cs_n : in std_logic := '1'; o_active : out std_logic ); end component; signal s_linear_control : std_logic := '1'; signal s_linear_load : std_logic_vector(6 downto 0) := 7x"00"; signal s_linear_counter : std_logic_vector(6 downto 0) := 7x"00"; signal s_linear_reload : boolean := false; signal s_linear_active : boolean; signal s_length_active : std_logic; signal s_timer_value : std_logic_vector(10 downto 0) := 11x"0000"; signal s_timer_counter : std_logic_vector(10 downto 0) := 11x"0000"; signal s_length_counter : std_logic_vector(7 downto 0) := x"00"; signal s_sequencer : std_logic_vector(4 downto 0) := "00000"; signal s_sequencer_res : std_logic_vector(4 downto 0); signal s_timer_enable : boolean; signal s_timer_done : boolean; signal s_write_ch : boolean; signal s_write_r0 : boolean; signal s_write_r2 : boolean; signal s_write_r3 : boolean; begin lc : length_counter port map ( i_clk => i_clk, i_clk_enable => i_clk_enable, i_reset_n => i_reset_n, i_lcounter_clk => i_lcounter_clk, i_channel_enable => i_enable, i_channel_reload => i_reload, i_enable => not s_linear_control, i_addr => i_addr, i_data => i_data, i_write_enable => i_write_enable, i_cs_n => i_cs_n, o_active => s_length_active ); -- Register process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_linear_control <= '1'; s_linear_load <= 7x"00"; elsif i_clk_enable = '1' then if s_write_r0 then s_linear_control <= i_data(7); s_linear_load <= i_data(6 downto 0); end if; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_timer_value <= 11x"0000"; elsif i_clk_enable = '1' then if s_write_r2 then s_timer_value(7 downto 0) <= i_data; elsif s_write_r3 then s_timer_value(10 downto 8) <= i_data(2 downto 0); end if; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_linear_reload <= false; elsif i_clk_enable = '1' then if s_write_r3 then s_linear_reload <= true; elsif (i_envelope_clk = '1') and (s_linear_control = '0') then s_linear_reload <= false; end if; end if; end if; end process; -- Linear Counter process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_linear_counter <= 7x"00"; elsif i_envelope_clk = '1' then if s_linear_reload then s_linear_counter <= s_linear_load; elsif s_linear_active then s_linear_counter <= s_linear_counter - 7x"01"; end if; end if; end if; end process; -- Timer process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_timer_counter <= 11x"0000"; elsif i_clk_enable = '1' then if s_timer_enable then if s_timer_done then s_timer_counter <= s_timer_value; else s_timer_counter <= s_timer_counter - 11x"0001"; end if; end if; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_sequencer <= "00000"; elsif i_clk_enable = '1' then if s_timer_done and s_timer_enable then s_sequencer <= s_sequencer + "00001"; end if; end if; end if; end process; s_linear_active <= (s_linear_counter /= 7x"00"); s_timer_enable <= (s_length_active = '1') and s_linear_active; s_timer_done <= s_timer_counter = 11x"0000"; s_sequencer_res <= s_sequencer xor 5x"1F"; s_write_ch <= (i_cs_n = '0') and (i_write_enable = '1'); s_write_r0 <= s_write_ch and (i_addr = "00"); s_write_r2 <= s_write_ch and (i_addr = "10"); s_write_r3 <= s_write_ch and (i_addr = "11"); o_active <= s_length_active; o_q <= s_sequencer(3 downto 0) when s_sequencer(4) = '1' else s_sequencer_res(3 downto 0); end behavioral; /********************************************************/ library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; use ieee.numeric_std.all; use work.common.all; entity noise_channel is port ( i_clk : in std_logic; i_clk_enable : in std_logic; i_reset_n : in std_logic := '1'; i_apu_clk : in std_logic := '1'; i_envelope_clk : in std_logic := '1'; i_lcounter_clk : in std_logic := '1'; i_addr : in std_logic_vector(1 downto 0); i_data : in std_logic_vector(7 downto 0); i_write_enable : in std_logic := '0'; i_cs_n : in std_logic := '1'; i_enable : in std_logic := '0'; i_reload : in std_logic := '0'; i_video_mode : in video_mode_t := ntsc; o_active : out std_logic; o_q : out std_logic_vector(3 downto 0) ); end noise_channel; architecture behavioral of noise_channel is component envelope is port ( i_clk : in std_logic; i_clk_enable : in std_logic := '1'; i_reset_n : in std_logic := '1'; i_reload : in boolean := false; i_loop : in std_logic := '0'; i_disable : in std_logic := '1'; i_volume : in std_logic_vector(3 downto 0) := "0000"; o_q : out std_logic_vector(3 downto 0) ); end component; component length_counter is port ( i_clk : in std_logic; i_clk_enable : in std_logic := '1'; i_reset_n : in std_logic := '1'; i_lcounter_clk : in std_logic := '1'; i_channel_enable : in std_logic := '1'; i_channel_reload : in std_logic := '0'; i_enable : in std_logic := '1'; i_addr : in std_logic_vector(1 downto 0); i_data : in std_logic_vector(7 downto 0); i_write_enable : in std_logic := '0'; i_cs_n : in std_logic := '1'; o_active : out std_logic ); end component; /* NTSC 4, 8, 16, 32, 64, 96, 128, 160, 202, 254, 380, 508, 762, 1016, 2034, 4068 PAL 4, 8, 14, 30, 60, 88, 118, 148, 188, 236, 354, 472, 708, 944, 1890, 3778 */ type period_table_t is array (0 to 15) of std_logic_vector(11 downto 0); constant PERIOD_TABLE_NTSC : period_table_t := ( 12x"0004", 12x"0008", 12x"0010", 12x"0020", 12x"0040", 12x"0060", 12x"0080", 12x"00A0", 12x"00CA", 12x"00FE", 12x"017C", 12x"01FC", 12x"02FA", 12x"03F8", 12x"07F2", 12x"0FE4" ); constant PERIOD_TABLE_PAL : period_table_t := ( 12x"0004", 12x"0008", 12x"000E", 12x"001E", 12x"003C", 12x"0058", 12x"0076", 12x"0094", 12x"00BC", 12x"00EC", 12x"0162", 12x"01D8", 12x"02C4", 12x"03B0", 12x"0762", 12x"0EC2" ); signal s_envelope_reload : boolean := false; signal s_envelope_loop : std_logic := '0'; signal s_envelope_disable : std_logic := '1'; signal s_envelope_volume : std_logic_vector(3 downto 0) := "0000"; signal s_envelope_q : std_logic_vector(3 downto 0); signal s_length_active : std_logic; signal s_shift_mode : std_logic := '0'; signal s_shift_bit : std_logic; signal s_shift_new : std_logic; signal s_noise_shift : std_logic_vector(14 downto 0) := 15x"01"; signal s_timer_value : std_logic_vector(11 downto 0) := 12x"0000"; signal s_timer_counter : std_logic_vector(11 downto 0) := 12x"0000"; signal s_timer_done : boolean; signal s_write_ch : boolean; signal s_write_r0 : boolean; signal s_write_r2 : boolean; signal s_write_r3 : boolean; signal s_period_table : period_table_t; begin ev : envelope port map ( i_clk => i_clk, i_clk_enable => i_envelope_clk, i_reset_n => i_reset_n, i_reload => s_envelope_reload, i_loop => s_envelope_loop, i_disable => s_envelope_disable, i_volume => s_envelope_volume, o_q => s_envelope_q ); lc : length_counter port map ( i_clk => i_clk, i_clk_enable => i_clk_enable, i_reset_n => i_reset_n, i_lcounter_clk => i_lcounter_clk, i_channel_enable => i_enable, i_channel_reload => i_reload, i_enable => not s_envelope_loop, i_addr => i_addr, i_data => i_data, i_write_enable => i_write_enable, i_cs_n => i_cs_n, o_active => s_length_active ); -- Register process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_envelope_volume <= "0000"; s_envelope_disable <= '1'; s_envelope_loop <= '0'; elsif i_clk_enable = '1' then if s_write_r0 then s_envelope_volume <= i_data(3 downto 0); s_envelope_disable <= i_data(4); s_envelope_loop <= i_data(5); end if; end if; end if; end process; process (i_clk) variable period_index : integer range 0 to 15; begin if rising_edge(i_clk) then if i_reset_n = '0' then s_shift_mode <= '0'; s_timer_value <= 12x"00"; elsif i_clk_enable = '1' then if s_write_r2 then s_shift_mode <= i_data(7); period_index := to_integer(unsigned(i_data(3 downto 0))); s_timer_value <= s_period_table(period_index); end if; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_envelope_reload <= false; elsif i_clk_enable = '1' then if s_write_r3 then s_envelope_reload <= true; elsif i_envelope_clk = '1' then s_envelope_reload <= false; end if; end if; end if; end process; -- Timer process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_timer_counter <= 12x"0000"; elsif i_apu_clk = '1' then if s_timer_done then s_timer_counter <= s_timer_value; else s_timer_counter <= s_timer_counter - 12x"0001"; end if; end if; end if; end process; -- Shift process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_noise_shift <= 15x"01"; elsif (i_apu_clk = '1') and s_timer_done then s_noise_shift <= s_shift_new & s_noise_shift(14 downto 1); end if; end if; end process; s_shift_bit <= s_noise_shift(6) when s_shift_mode = '1' else s_noise_shift(1); s_shift_new <= s_shift_bit xor s_noise_shift(0); s_timer_done <= s_timer_counter = 12x"0000"; s_write_ch <= (i_cs_n = '0') and (i_write_enable = '1'); s_write_r0 <= s_write_ch and (i_addr = "00"); s_write_r2 <= s_write_ch and (i_addr = "10"); s_write_r3 <= s_write_ch and (i_addr = "11"); s_period_table <= PERIOD_TABLE_PAL when i_video_mode = pal else PERIOD_TABLE_NTSC; o_active <= s_length_active; o_q <= s_envelope_q when (s_noise_shift(0) = '0') and (s_length_active = '1') else "0000"; end behavioral; /********************************************************/ library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; use ieee.numeric_std.all; use work.common.all; entity dmc_channel is port ( i_clk : in std_logic; i_clk_enable : in std_logic; i_reset_n : in std_logic := '1'; i_addr : in std_logic_vector(1 downto 0); i_data : in std_logic_vector(7 downto 0); i_dma_busy : in std_logic := '0'; i_dma_data : in std_logic_vector(7 downto 0) := x"00"; i_write_enable : in std_logic := '0'; i_cs_n : in std_logic := '1'; i_enable : in std_logic := '0'; i_reload : in std_logic := '0'; i_video_mode : in video_mode_t := ntsc; o_dma_request : out std_logic; o_dma_addr : out std_logic_vector(15 downto 0); o_active : out std_logic; o_int_pending : out std_logic; o_q : out std_logic_vector(6 downto 0) ); end dmc_channel; architecture behavioral of dmc_channel is type period_t is array (0 to 15) of std_logic_vector(8 downto 0); constant PERIOD_TABLE_NTSC : period_t := ( 9x"1AB", 9x"17B", 9x"153", 9x"13F", 9x"11D", 9x"0FD", 9x"0E1", 9x"0D5", 9x"0BD", 9x"09F", 9x"08D", 9x"07F", 9x"069", 9x"053", 9x"047", 9x"035" ); constant PERIOD_TABLE_PAL : period_t := ( 9x"18E", 9x"162", 9x"13C", 9x"12A", 9x"114", 9x"0EC", 9x"0D2", 9x"0C6", 9x"0B0", 9x"094", 9x"084", 9x"076", 9x"062", 9x"04E", 9x"042", 9x"032" ); signal s_int_enable : std_logic := '0'; signal s_loop : std_logic := '0'; signal s_timer_counter : std_logic_vector(8 downto 0) := 9x"000"; signal s_timer_value : std_logic_vector(8 downto 0) := 9x"000"; signal s_length_load : unsigned(11 downto 0) := 12x"000"; signal s_addr_load : std_logic_vector(15 downto 0) := x"0000"; signal s_output : std_logic_vector(6 downto 0) := 7x"00"; signal s_next_output : std_logic_vector(7 downto 0); signal s_write_ch : boolean; signal s_write_r0 : boolean; signal s_write_r1 : boolean; signal s_write_r2 : boolean; signal s_write_r3 : boolean; signal s_timer_done : boolean; signal s_silent : boolean := true; signal s_bits_remaining : unsigned(2 downto 0) := "000"; signal s_shift_buffer : std_logic_vector(7 downto 0) := x"00"; signal s_sample_buffer_empty : boolean := true; signal s_bits_empty : boolean; signal s_dma_request : std_logic := '0'; signal s_dma_addr : std_logic_vector(15 downto 0) := x"0000"; signal s_next_addr : std_logic_vector(15 downto 0) := x"0000"; signal s_length : unsigned(11 downto 0) := 12x"000"; signal s_dma_busy_d : std_logic := '0'; signal s_int_pending : std_logic := '0'; signal s_int_trigger : boolean := false; signal s_dma_free : boolean; signal s_dma_done : boolean; signal s_period_table : period_t; begin -- DMC process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_loop <= '0'; elsif i_clk_enable = '1' then if s_write_r0 then s_loop <= i_data(6); end if; end if; end if; end process; process (i_clk) variable period_index : integer range 0 to 15; begin if rising_edge(i_clk) then if i_reset_n = '0' then s_timer_value <= 9x"000"; elsif i_clk_enable = '1' then if s_write_r0 then period_index := to_integer(unsigned(i_data(3 downto 0))); s_timer_value <= s_period_table(period_index); end if; end if; end if; end process; -- Output process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_output <= 7x"00"; elsif i_clk_enable = '1' then if s_write_r1 then s_output <= i_data(6 downto 0); elsif s_timer_done and not s_silent then if s_next_output(7) = '0' then s_output <= s_next_output(6 downto 0); end if; end if; end if; end if; end process; -- Addr process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_addr_load <= x"0000"; elsif i_clk_enable = '1' then if s_write_r2 then s_addr_load <= x"C000" or ("00" & i_data & "000000"); end if; end if; end if; end process; -- Length Counter process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_length_load <= 12x"000"; elsif i_clk_enable = '1' then if s_write_r3 then s_length_load <= unsigned(i_data) & "0001"; end if; end if; end if; end process; -- Timer process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_timer_counter <= 9x"000"; elsif i_clk_enable = '1' then if s_timer_done then s_timer_counter <= s_timer_value; else s_timer_counter <= s_timer_counter - 9x"001"; end if; end if; end if; end process; s_timer_done <= s_timer_counter = "000"; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_bits_remaining <= "000"; s_shift_buffer <= x"00"; s_silent <= true; elsif (i_clk_enable = '1') and s_timer_done then s_bits_remaining <= s_bits_remaining - "001"; s_shift_buffer <= '0' & s_shift_buffer(7 downto 1); if s_bits_empty then s_shift_buffer <= i_dma_data; s_silent <= s_sample_buffer_empty; end if; end if; end if; end process; s_bits_empty <= s_bits_remaining = "000"; -- DMA Response & Sample Buffer process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_sample_buffer_empty <= true; s_dma_busy_d <= '0'; elsif i_clk_enable = '1' then s_dma_busy_d <= i_dma_busy; if s_dma_done then s_sample_buffer_empty <= false; elsif s_timer_done and s_bits_empty then s_sample_buffer_empty <= true; end if; end if; end if; end process; -- DMA Request process (i_clk) variable remaining_length : unsigned(11 downto 0); variable sample_addr : std_logic_vector(15 downto 0); begin if rising_edge(i_clk) then if i_reset_n = '0' then s_dma_request <= '0'; s_int_trigger <= false; elsif i_clk_enable = '1' then s_dma_request <= '0'; remaining_length := s_length; sample_addr := s_next_addr; s_int_trigger <= false; if i_reload = '1' then if i_enable = '0' then remaining_length := 12x"000"; elsif s_length = 12x"000" then remaining_length := s_length_load; sample_addr := s_addr_load; end if; end if; if s_sample_buffer_empty and s_dma_free and not s_dma_done and (remaining_length /= 12x"000") then s_dma_request <= '1'; s_dma_addr <= sample_addr; if remaining_length = 12x"001" then -- if last byte is requested if s_loop = '1' then -- restart playback remaining_length := s_length_load; sample_addr := s_addr_load; else -- stop playback remaining_length := 12x"000"; s_int_trigger <= true; end if; else -- determine address of next byte sample_addr := (sample_addr + x"0001") or x"8000"; remaining_length := remaining_length - 12x"001"; end if; end if; s_next_addr <= sample_addr; s_length <= remaining_length; end if; end if; end process; o_dma_request <= s_dma_request; o_dma_addr <= s_dma_addr; -- Interrupt process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_int_enable <= '0'; elsif (i_clk_enable = '1') and s_write_r0 then s_int_enable <= i_data(7); end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_int_pending <= '0'; elsif i_clk_enable = '1' then if s_write_r0 and (i_data(7) = '0') then s_int_pending <= '0'; elsif s_int_trigger and (s_int_enable = '1') then s_int_pending <= '1'; elsif i_reload = '1' then s_int_pending <= '0'; end if; end if; end if; end process; o_int_pending <= s_int_pending; -- Misc s_write_ch <= (i_cs_n = '0') and (i_write_enable = '1'); s_write_r0 <= s_write_ch and (i_addr = "00"); s_write_r1 <= s_write_ch and (i_addr = "01"); s_write_r2 <= s_write_ch and (i_addr = "10"); s_write_r3 <= s_write_ch and (i_addr = "11"); s_next_output <= ('0' & s_output) + x"02" when s_shift_buffer(0) = '1' else ('0' & s_output - x"02"); s_dma_free <= (s_dma_request = '0') and (i_dma_busy = '0'); s_dma_done <= (s_dma_busy_d = '1') and (i_dma_busy = '0'); s_period_table <= PERIOD_TABLE_PAL when i_video_mode = pal else PERIOD_TABLE_NTSC; o_active <= '0' when s_length = 12x"000" else '1'; o_q <= s_output; end behavioral; /********************************************************/ library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; use ieee.numeric_std.all; entity dma is generic ( TARGET_ADDR : std_logic_vector(15 downto 0) := x"2004" ); port ( i_clk : in std_logic; i_reset_n : in std_logic := '1'; i_clk_enable : in std_logic := '1'; i_write_enable : in std_logic := '0'; i_seq_enable : in std_logic := '0'; i_seq_addr : in std_logic_vector(7 downto 0) := x"02"; i_single_enable : in std_logic := '0'; i_single_addr : in std_logic_vector(15 downto 0) := x"c045"; i_data : in std_logic_vector(7 downto 0) := x"00"; o_single_busy : out std_logic; o_single_q : out std_logic_vector(7 downto 0); o_addr : out std_logic_vector(15 downto 0); o_data : out std_logic_vector(7 downto 0); o_write_enable : out std_logic; o_ready : out std_logic; o_active : out std_logic ); end dma; architecture behavioral of dma is type seq_mode_t is (idle, wait_read, align, transfer); type sin_mode_t is (idle, wait_read, wait_byte, align, read_byte); signal s_seq_mode : seq_mode_t := idle; signal s_sin_mode : sin_mode_t := idle; signal s_addr : std_logic_vector(7 downto 0) := x"00"; signal s_data : std_logic_vector(7 downto 0) := x"00"; signal s_write_enable : std_logic := '0'; signal s_single_q : std_logic_vector(7 downto 0) := x"00"; signal s_single_non_busy : boolean; signal s_fetch_single : boolean := false; begin process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_write_enable <= '0'; elsif i_clk_enable = '1' then s_write_enable <= not s_write_enable; end if; end if; end process; -- Single DMA (DMC) process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_single_q <= x"00"; elsif (i_clk_enable = '1') and s_fetch_single then s_single_q <= i_data; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_sin_mode <= idle; s_fetch_single <= false; elsif i_clk_enable = '1' then s_fetch_single <= false; case s_sin_mode is when idle => if i_single_enable = '1' then s_sin_mode <= wait_read; end if; when wait_read => if i_write_enable = '0' then s_sin_mode <= wait_byte; end if; when wait_byte => if s_write_enable = '0' then s_sin_mode <= align; else s_sin_mode <= read_byte; end if; when align => s_sin_mode <= read_byte; when read_byte => s_sin_mode <= idle; s_fetch_single <= true; end case; end if; end if; end process; -- Sequencial DMA (OAM) process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_seq_mode <= idle; elsif i_clk_enable = '1' then case s_seq_mode is when idle => if i_seq_enable = '1' then s_addr <= x"00"; s_seq_mode <= wait_read; end if; when wait_read => if i_write_enable = '0' then if s_write_enable = '0' then s_seq_mode <= align; else s_seq_mode <= transfer; end if; end if; when align => s_seq_mode <= transfer; when transfer => if s_write_enable = '1' then if s_addr = x"ff" then s_seq_mode <= idle; elsif not s_fetch_single then s_addr <= s_addr + x"01"; end if; end if; end case; end if; end if; end process; o_addr <= i_single_addr when s_sin_mode = read_byte else i_seq_addr & s_addr when s_write_enable = '0' else TARGET_ADDR; o_ready <= '1' when (s_seq_mode = idle) and (s_sin_mode = idle) else i_write_enable; o_active <= '0' when s_fetch_single else '1' when (s_seq_mode = transfer) or (s_sin_mode = read_byte) else '0'; o_data <= i_data; o_write_enable <= s_write_enable; o_single_busy <= '1' when s_fetch_single or (s_sin_mode /= idle) else '0'; o_single_q <= s_single_q; end behavioral; /********************************************************/ library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; use ieee.numeric_std.all; use work.common.all; entity apu is port ( i_clk : in std_logic; i_clk_enable : in std_logic; i_reset_n : in std_logic := '1'; i_addr : in std_logic_vector(4 downto 0) := 5x"00"; i_data : in std_logic_vector(7 downto 0) := x"00"; i_write_enable : in std_logic := '0'; i_cs_n : in std_logic := '1'; i_dma_write_enable : in std_logic := '0'; i_dma_q : in std_logic_vector(7 downto 0) := x"00"; i_ctrl_a_data : in std_logic := '1'; i_ctrl_b_data : in std_logic := '1'; i_video_mode : in video_mode_t := ntsc; o_ctrl_strobe : out std_logic; o_ctrl_a_clk : out std_logic; o_ctrl_b_clk : out std_logic; o_int_n : out std_logic; o_audio : out std_logic_vector(15 downto 0); o_q : out std_logic_vector(7 downto 0); o_dma_addr : out std_logic_vector(15 downto 0); o_dma_data : out std_logic_vector(7 downto 0); o_dma_write_enable : out std_logic; o_dma_ready : out std_logic; o_dma_active : out std_logic ); end apu; architecture behavioral of apu is component square_channel is generic ( INCREMENT : std_logic := '0' ); port ( i_clk : in std_logic; i_clk_enable : in std_logic; i_reset_n : in std_logic := '1'; i_apu_clk : in std_logic; i_envelope_clk : in std_logic := '1'; i_lcounter_clk : in std_logic := '1'; i_addr : in std_logic_vector(1 downto 0); i_data : in std_logic_vector(7 downto 0); i_write_enable : in std_logic := '0'; i_cs_n : in std_logic := '1'; i_enable : in std_logic := '0'; i_reload : in std_logic := '0'; o_active : out std_logic; o_q : out std_logic_vector(3 downto 0) ); end component; component triangle_channel is port ( i_clk : in std_logic; i_clk_enable : in std_logic; i_reset_n : in std_logic := '1'; i_envelope_clk : in std_logic := '1'; i_lcounter_clk : in std_logic := '1'; i_addr : in std_logic_vector(1 downto 0); i_data : in std_logic_vector(7 downto 0); i_write_enable : in std_logic := '0'; i_cs_n : in std_logic := '1'; i_enable : in std_logic := '0'; i_reload : in std_logic := '0'; o_active : out std_logic; o_q : out std_logic_vector(3 downto 0) ); end component; component noise_channel is port ( i_clk : in std_logic; i_clk_enable : in std_logic; i_reset_n : in std_logic := '1'; i_apu_clk : in std_logic := '1'; i_envelope_clk : in std_logic := '1'; i_lcounter_clk : in std_logic := '1'; i_addr : in std_logic_vector(1 downto 0); i_data : in std_logic_vector(7 downto 0); i_write_enable : in std_logic := '0'; i_cs_n : in std_logic := '1'; i_enable : in std_logic := '0'; i_reload : in std_logic := '0'; i_video_mode : in video_mode_t := ntsc; o_active : out std_logic; o_q : out std_logic_vector(3 downto 0) ); end component; component dmc_channel is port ( i_clk : in std_logic; i_clk_enable : in std_logic; i_reset_n : in std_logic := '1'; i_addr : in std_logic_vector(1 downto 0); i_data : in std_logic_vector(7 downto 0); i_dma_busy : in std_logic := '0'; i_dma_data : in std_logic_vector(7 downto 0) := x"00"; i_write_enable : in std_logic := '0'; i_cs_n : in std_logic := '1'; i_enable : in std_logic := '0'; i_reload : in std_logic := '0'; i_video_mode : in video_mode_t := ntsc; o_dma_request : out std_logic; o_dma_addr : out std_logic_vector(15 downto 0); o_active : out std_logic; o_int_pending : out std_logic; o_q : out std_logic_vector(6 downto 0) ); end component; component dma is generic ( TARGET_ADDR : std_logic_vector(15 downto 0) := x"2004" ); port ( i_clk : in std_logic; i_reset_n : in std_logic := '1'; i_clk_enable : in std_logic := '1'; i_write_enable : in std_logic := '0'; i_seq_enable : in std_logic := '0'; i_seq_addr : in std_logic_vector(7 downto 0) := x"02"; i_single_enable : in std_logic := '0'; i_single_addr : in std_logic_vector(15 downto 0) := x"c045"; i_data : in std_logic_vector(7 downto 0) := x"00"; o_single_busy : out std_logic; o_single_q : out std_logic_vector(7 downto 0); o_addr : out std_logic_vector(15 downto 0); o_data : out std_logic_vector(7 downto 0); o_write_enable : out std_logic; o_ready : out std_logic; o_active : out std_logic ); end component; type square_table_t is array (0 to 30) of std_logic_vector(15 downto 0); type tnd_table_t is array (0 to 202) of std_logic_vector(15 downto 0); -- this values were calculated by the equations in http://wiki.nesdev.com/w/index.php/APU_Mixer /* Base 0xFFFF constant SQUARE_LOOKUP : square_table_t := ( x"0000", x"02f9", x"05df", x"08b4", x"0b78", x"0e2c", x"10cf", x"1364", x"15e9", x"1860", x"1aca", x"1d26", x"1f75", x"21b8", x"23ee", x"2619", x"2838", x"2a4c", x"2c56", x"2e55", x"304a", x"3235", x"3416", x"35ef", x"37be", x"3985", x"3b43", x"3cf9", x"3ea7", x"404d", x"41ec" ); constant TND_LOOKUP : tnd_table_t := ( x"0000", x"01b7", x"036b", x"051b", x"06c7", x"0870", x"0a16", x"0bb8", x"0d57", x"0ef2", x"108b", x"1220", x"13b2", x"1541", x"16cc", x"1855", x"19db", x"1b5d", x"1cdd", x"1e5a", x"1fd4", x"214b", x"22bf", x"2430", x"259f", x"270b", x"2874", x"29db", x"2b3e", x"2ca0", x"2dfe", x"2f5b", x"30b4", x"320b", x"3360", x"34b2", x"3602", x"374f", x"389a", x"39e3", x"3b29", x"3c6d", x"3daf", x"3eee", x"402c", x"4167", x"42a0", x"43d6", x"450b", x"463d", x"476e", x"489c", x"49c8", x"4af3", x"4c1b", x"4d41", x"4e66", x"4f88", x"50a8", x"51c7", x"52e4", x"53fe", x"5517", x"562e", x"5744", x"5857", x"5969", x"5a79", x"5b87", x"5c93", x"5d9e", x"5ea7", x"5fae", x"60b4", x"61b8", x"62ba", x"63bb", x"64ba", x"65b8", x"66b4", x"67ae", x"68a7", x"699f", x"6a95", x"6b89", x"6c7c", x"6d6d", x"6e5d", x"6f4c", x"7039", x"7124", x"720e", x"72f7", x"73df", x"74c5", x"75aa", x"768d", x"776f", x"7850", x"792f", x"7a0d", x"7aea", x"7bc5", x"7ca0", x"7d79", x"7e50", x"7f27", x"7ffc", x"80d0", x"81a3", x"8275", x"8345", x"8415", x"84e3", x"85b0", x"867c", x"8746", x"8810", x"88d8", x"89a0", x"8a66", x"8b2b", x"8bef", x"8cb2", x"8d74", x"8e35", x"8ef5", x"8fb4", x"9072", x"912e", x"91ea", x"92a5", x"935f", x"9418", x"94cf", x"9586", x"963c", x"96f1", x"97a5", x"9858", x"990a", x"99bb", x"9a6b", x"9b1b", x"9bc9", x"9c77", x"9d23", x"9dcf", x"9e7a", x"9f24", x"9fcd", x"a075", x"a11d", x"a1c3", x"a269", x"a30e", x"a3b2", x"a455", x"a4f8", x"a59a", x"a63a", x"a6da", x"a77a", x"a818", x"a8b6", x"a953", x"a9ef", x"aa8a", x"ab25", x"abbf", x"ac58", x"acf0", x"ad88", x"ae1f", x"aeb5", x"af4b", x"afe0", x"b074", x"b107", x"b19a", x"b22c", x"b2bd", x"b34e", x"b3de", x"b46d", x"b4fb", x"b589", x"b617", x"b6a3", x"b72f", x"b7bb", x"b845", x"b8cf", x"b959", x"b9e1", x"ba6a", x"baf1", x"bb78", x"bbfe", x"bc84", x"bd09", x"bd8e", x"be12" ); */ constant SQUARE_LOOKUP : square_table_t := ( x"0000", x"011d", x"0234", x"0344", x"044d", x"0550", x"064e", x"0745", x"0837", x"0924", x"0a0c", x"0aee", x"0bcc", x"0ca5", x"0d79", x"0e49", x"0f15", x"0fdd", x"10a0", x"1160", x"121c", x"12d4", x"1388", x"143a", x"14e7", x"1592", x"1639", x"16de", x"177f", x"181d", x"18b9" ); constant TND_LOOKUP : tnd_table_t := ( x"0000", x"00a5", x"0148", x"01ea", x"028b", x"032a", x"03c8", x"0465", x"0501", x"059b", x"0634", x"06cc", x"0763", x"07f8", x"088d", x"0920", x"09b2", x"0a43", x"0ad3", x"0b62", x"0bef", x"0c7c", x"0d08", x"0d92", x"0e1c", x"0ea4", x"0f2c", x"0fb2", x"1037", x"10bc", x"113f", x"11c2", x"1244", x"12c4", x"1344", x"13c3", x"1441", x"14be", x"153a", x"15b5", x"162f", x"16a9", x"1722", x"1799", x"1810", x"1887", x"18fc", x"1970", x"19e4", x"1a57", x"1ac9", x"1b3b", x"1bab", x"1c1b", x"1c8a", x"1cf9", x"1d66", x"1dd3", x"1e3f", x"1eab", x"1f15", x"1f7f", x"1fe9", x"2051", x"20b9", x"2121", x"2187", x"21ed", x"2253", x"22b7", x"231b", x"237f", x"23e1", x"2444", x"24a5", x"2506", x"2566", x"25c6", x"2625", x"2684", x"26e2", x"273f", x"279c", x"27f8", x"2853", x"28af", x"2909", x"2963", x"29bd", x"2a15", x"2a6e", x"2ac6", x"2b1d", x"2b74", x"2bca", x"2c20", x"2c75", x"2cca", x"2d1e", x"2d72", x"2dc5", x"2e18", x"2e6a", x"2ebc", x"2f0d", x"2f5e", x"2faf", x"2fff", x"304e", x"309d", x"30ec", x"313a", x"3188", x"31d5", x"3222", x"326f", x"32bb", x"3306", x"3351", x"339c", x"33e6", x"3430", x"347a", x"34c3", x"350c", x"3554", x"359c", x"35e4", x"362b", x"3672", x"36b8", x"36fe", x"3744", x"3789", x"37ce", x"3813", x"3857", x"389b", x"38de", x"3921", x"3964", x"39a6", x"39e9", x"3a2a", x"3a6c", x"3aad", x"3aee", x"3b2e", x"3b6e", x"3bae", x"3bed", x"3c2c", x"3c6b", x"3caa", x"3ce8", x"3d26", x"3d63", x"3da0", x"3ddd", x"3e1a", x"3e56", x"3e92", x"3ece", x"3f09", x"3f44", x"3f7f", x"3fba", x"3ff4", x"402e", x"4068", x"40a1", x"40da", x"4113", x"414c", x"4184", x"41bc", x"41f4", x"422c", x"4263", x"429a", x"42d1", x"4307", x"433d", x"4373", x"43a9", x"43df", x"4414", x"4449", x"447e", x"44b2", x"44e6", x"451a", x"454e", x"4582", x"45b5", x"45e8", x"461b", x"464d", x"4680", x"46b2", x"46e4", x"4715", x"4747" ); constant REG_4014 : std_logic_vector(4 downto 0) := "10100"; constant REG_4015 : std_logic_vector(4 downto 0) := "10101"; constant REG_4016 : std_logic_vector(4 downto 0) := "10110"; constant REG_4017 : std_logic_vector(4 downto 0) := "10111"; constant REBOOT_CLK : natural := 12; -- @todo correct reset behavior, not working, value should be between 12 and 13 for (blargg 09.reset_timing) signal s_clk_divider : natural range 0 to 37281 := REBOOT_CLK; signal s_apu_clk : std_logic; signal s_envelope_clk : std_logic; signal s_lcounter_clk : std_logic; signal s_envelope_signal : std_logic; signal s_lcounter_signal : std_logic; signal s_apu_signal : std_logic := '1'; signal s_mode : std_logic := '0'; signal s_int_disable : std_logic := '0'; signal s_read_apu : boolean; signal s_read_r15 : boolean; signal s_read_r16 : boolean; signal s_read_r17 : boolean; signal s_write_r14 : std_logic; signal s_write_r15 : boolean; signal s_write_r16 : boolean; signal s_write_r17 : boolean; signal s_write_apu : boolean; signal s_square1_q : std_logic_vector(3 downto 0) := "0000"; signal s_square2_q : std_logic_vector(3 downto 0) := "0000"; signal s_square_sum : std_logic_vector(4 downto 0); signal s_square_index : integer range 0 to 30; signal s_tnd_sum : std_logic_vector(7 downto 0); signal s_tnd_index : integer range 0 to 202; signal s_frame_int_pending : std_logic := '0'; signal s_square1_enable : std_logic := '0'; signal s_square2_enable : std_logic := '0'; signal s_triangle_enable : std_logic := '0'; signal s_noise_enable : std_logic := '0'; signal s_dmc_enable : std_logic := '0'; signal s_square1_active : std_logic := '0'; signal s_square2_active : std_logic := '0'; signal s_triangle_active : std_logic := '0'; signal s_noise_active : std_logic := '0'; signal s_dmc_active : std_logic := '0'; signal s_triangle_q : std_logic_vector(3 downto 0) := "0000"; signal s_noise_q : std_logic_vector(3 downto 0) := "0000"; signal s_dmc_q : std_logic_vector(6 downto 0) := 7x"00"; signal s_reload : std_logic := '0'; signal s_ctrl_strobe : std_logic := '0'; signal s_ctrl_a_clk : std_logic := '1'; signal s_ctrl_b_clk : std_logic := '1'; signal s_q : std_logic_vector(7 downto 0) := x"00"; signal s_oma_addr : std_logic_vector(7 downto 0) := x"00"; signal s_dmc_busy : std_logic; signal s_dmc_data : std_logic_vector(7 downto 0); signal s_dmc_request : std_logic; signal s_dmc_addr : std_logic_vector(15 downto 0); signal s_dmc_int_pending : std_logic; signal s_clock_trigger : std_logic := '0'; signal s_frame_int_trigger : std_logic; signal s_frame_int_active : std_logic; signal s_frame_int_buffer : std_logic_vector(2 downto 0) := (others => '0'); signal s_frame_int_visible : std_logic; signal s_last_cycle : std_logic; signal s_data : std_logic_vector(7 downto 0) := x"00"; signal s_data_sync : std_logic_vector(7 downto 0); signal s_r17_written : boolean := false; signal s_write_r17_sync : boolean; begin sq1 : square_channel generic map ( INCREMENT => '0' ) port map ( i_clk => i_clk, i_clk_enable => i_clk_enable, i_reset_n => i_reset_n, i_apu_clk => s_apu_clk, i_envelope_clk => s_envelope_clk, i_lcounter_clk => s_lcounter_clk, i_addr => i_addr(1 downto 0), i_data => i_data, i_write_enable => i_write_enable, i_cs_n => i_cs_n or i_addr(4) or i_addr(3) or i_addr(2), i_enable => s_square1_enable, i_reload => s_reload, o_active => s_square1_active, o_q => s_square1_q ); sq2 : square_channel generic map ( INCREMENT => '1' ) port map ( i_clk => i_clk, i_clk_enable => i_clk_enable, i_reset_n => i_reset_n, i_apu_clk => s_apu_clk, i_envelope_clk => s_envelope_clk, i_lcounter_clk => s_lcounter_clk, i_addr => i_addr(1 downto 0), i_data => i_data, i_write_enable => i_write_enable, i_cs_n => i_cs_n or i_addr(4) or i_addr(3) or not i_addr(2), i_enable => s_square2_enable, i_reload => s_reload, o_active => s_square2_active, o_q => s_square2_q ); tr : triangle_channel port map ( i_clk => i_clk, i_clk_enable => i_clk_enable, i_reset_n => i_reset_n, i_envelope_clk => s_envelope_clk, i_lcounter_clk => s_lcounter_clk, i_addr => i_addr(1 downto 0), i_data => i_data, i_write_enable => i_write_enable, i_cs_n => i_cs_n or i_addr(4) or not i_addr(3) or i_addr(2), i_enable => s_triangle_enable, i_reload => s_reload, o_active => s_triangle_active, o_q => s_triangle_q ); ns : noise_channel port map ( i_clk => i_clk, i_clk_enable => i_clk_enable, i_reset_n => i_reset_n, i_apu_clk => s_apu_clk, i_envelope_clk => s_envelope_clk, i_lcounter_clk => s_lcounter_clk, i_addr => i_addr(1 downto 0), i_data => i_data, i_write_enable => i_write_enable, i_cs_n => i_cs_n or i_addr(4) or not i_addr(3) or not i_addr(2), i_enable => s_noise_enable, i_reload => s_reload, i_video_mode => i_video_mode, o_active => s_noise_active, o_q => s_noise_q ); dmc : dmc_channel port map ( i_clk => i_clk, i_clk_enable => i_clk_enable, i_reset_n => i_reset_n, i_addr => i_addr(1 downto 0), i_data => i_data, i_write_enable => i_write_enable, i_dma_busy => s_dmc_busy, i_dma_data => s_dmc_data, i_cs_n => i_cs_n or not i_addr(4) or i_addr(3) or i_addr(2), i_enable => s_dmc_enable, i_reload => s_reload, i_video_mode => i_video_mode, o_dma_request => s_dmc_request, o_dma_addr => s_dmc_addr, o_active => s_dmc_active, o_int_pending => s_dmc_int_pending, o_q => s_dmc_q ); dma_cmp : dma port map ( i_clk => i_clk, i_clk_enable => i_clk_enable, i_reset_n => i_reset_n, i_write_enable => i_dma_write_enable, i_seq_enable => s_write_r14, i_seq_addr => s_oma_addr, i_single_enable => s_dmc_request, i_single_addr => s_dmc_addr, i_data => i_dma_q, o_single_busy => s_dmc_busy, o_single_q => s_dmc_data, o_addr => o_dma_addr, o_data => o_dma_data, o_write_enable => o_dma_write_enable, o_ready => o_dma_ready, o_active => o_dma_active ); -- Mixer s_square_sum <= ('0' & s_square1_q) + ('0' & s_square2_q); s_square_index <= to_integer(unsigned(s_square_sum)); s_tnd_sum <= s_triangle_q * x"3" + ("000" & s_noise_q & '0') + ('0' & s_dmc_q); s_tnd_index <= to_integer(unsigned(s_tnd_sum)); o_audio <= SQUARE_LOOKUP(s_square_index) + TND_LOOKUP(s_tnd_index); -- Interrupt Disable process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_int_disable <= '0'; elsif i_clk_enable = '1' then if s_write_r17_sync then s_int_disable <= s_data_sync(6); end if; end if; end if; end process; -- IRQ process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_frame_int_pending <= '0'; elsif i_clk_enable = '1' then if s_write_r17_sync and (s_data_sync(6) = '1') then s_frame_int_pending <= '0'; elsif s_read_r15 then s_frame_int_pending <= '0'; elsif s_frame_int_trigger then s_frame_int_pending <= '1'; end if; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_frame_int_buffer <= (others => '0'); elsif i_clk_enable = '1' then s_frame_int_buffer <= s_frame_int_buffer(1 downto 0) & s_frame_int_active; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_frame_int_visible <= '0'; elsif i_clk_enable = '1' then s_frame_int_visible <= s_frame_int_trigger or s_frame_int_pending; end if; end if; end process; o_int_n <= s_frame_int_pending nor s_dmc_int_pending; s_frame_int_active <= s_last_cycle and not s_int_disable and not s_mode; s_frame_int_trigger <= s_frame_int_active or s_frame_int_buffer(2); s_last_cycle <= '1' when (s_clk_divider = 29829) else '0'; -- Frame Sequencer process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_mode <= '0'; s_clock_trigger <= '0'; elsif i_clk_enable = '1' then s_clock_trigger <= '0'; if s_write_r17_sync then s_mode <= s_data_sync(7); s_clock_trigger <= s_data_sync(7); end if; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_clk_divider <= REBOOT_CLK; elsif i_clk_enable = '1' then if s_write_r17_sync or ((s_mode = '0') and (s_clk_divider = 29829)) or ((s_mode = '1') and (s_clk_divider = 37281)) then s_clk_divider <= 0; else s_clk_divider <= s_clk_divider + 1; end if; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_envelope_signal <= '0'; s_lcounter_signal <= '0'; s_apu_signal <= '1'; elsif i_clk_enable = '1' then s_apu_signal <= not s_apu_signal; if s_clock_trigger = '1' then s_envelope_signal <= '1'; s_lcounter_signal <= '1'; else case s_clk_divider is when 7457 => s_envelope_signal <= '1'; s_lcounter_signal <= '0'; when 14913 => s_envelope_signal <= '1'; s_lcounter_signal <= '1'; when 22371 => s_envelope_signal <= '1'; s_lcounter_signal <= '0'; when 29829 => s_envelope_signal <= not s_mode; s_lcounter_signal <= not s_mode; when 37281 => s_envelope_signal <= '1'; s_lcounter_signal <= '1'; when others => s_envelope_signal <= '0'; s_lcounter_signal <= '0'; end case; end if; end if; end if; end process; s_apu_clk <= s_apu_signal and i_clk_enable; s_envelope_clk <= s_envelope_signal and i_clk_enable; s_lcounter_clk <= s_lcounter_signal and i_clk_enable; -- APU Controlling process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_square1_enable <= '0'; s_square2_enable <= '0'; s_triangle_enable <= '0'; s_noise_enable <= '0'; s_dmc_enable <= '0'; elsif i_clk_enable = '1' then if s_write_r15 then s_square1_enable <= i_data(0); s_square2_enable <= i_data(1); s_triangle_enable <= i_data(2); s_noise_enable <= i_data(3); s_dmc_enable <= i_data(4); end if; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_reload <= '0'; elsif i_clk_enable = '1' then if s_write_r15 then s_reload <= '1'; else s_reload <= '0'; end if; end if; end if; end process; -- OMA-DMA process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_oma_addr <= x"00"; elsif (i_clk_enable = '1') and (s_write_r14 = '1') then s_oma_addr <= i_data; end if; end if; end process; -- Read Port process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_q <= x"00"; elsif (i_clk_enable = '1') and s_read_apu then case i_addr is when REG_4015 => s_q <= s_dmc_int_pending & s_frame_int_visible & '0' & s_dmc_active & s_noise_active & s_triangle_active & s_square2_active & s_square1_active; when REG_4016 => s_q <= "0000000" & not i_ctrl_a_data; when REG_4017 => s_q <= "0000000" & not i_ctrl_b_data; when others => s_q <= x"00"; end case; end if; end if; end process; o_q <= s_q; -- Write Port process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_data <= x"00"; s_r17_written <= false; elsif i_clk_enable = '1' then s_r17_written <= s_write_r17; if s_write_apu then s_data <= i_data; end if; end if; end if; end process; s_write_apu <= (i_cs_n = '0') and (i_write_enable = '1'); s_write_r14 <= '1' when s_write_apu and (i_addr = REG_4014) else '0'; s_write_r15 <= s_write_apu and (i_addr = REG_4015); s_write_r16 <= s_write_apu and (i_addr = REG_4016); s_write_r17 <= s_write_apu and (i_addr = REG_4017); s_write_r17_sync <= false when s_apu_signal = '0' else s_r17_written or s_write_r17; s_data_sync <= i_data when s_write_apu else s_data; -- Read Controller A process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_ctrl_a_clk <= '1'; elsif i_clk_enable = '1' then s_ctrl_a_clk <= '1'; if s_read_r16 then s_ctrl_a_clk <= '0'; end if; end if; end if; end process; o_ctrl_a_clk <= s_ctrl_a_clk; -- Read Controller B process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_ctrl_b_clk <= '1'; elsif i_clk_enable = '1' then s_ctrl_b_clk <= '1'; if s_read_r17 then s_ctrl_b_clk <= '0'; end if; end if; end if; end process; o_ctrl_b_clk <= s_ctrl_b_clk; -- Write Controller Strobe process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_ctrl_strobe <= '0'; elsif (i_clk_enable = '1') and s_write_r16 then s_ctrl_strobe <= i_data(0); end if; end if; end process; o_ctrl_strobe <= s_ctrl_strobe; -- Misc s_read_apu <= (i_cs_n = '0') and (i_write_enable = '0'); s_read_r15 <= s_read_apu and (i_addr = REG_4015); s_read_r16 <= s_read_apu and (i_addr = REG_4016); s_read_r17 <= s_read_apu and (i_addr = REG_4017); end behavioral;
gpl-3.0
c427c8a1ad5121fde12d7b147d6a2ab7
0.584033
2.477173
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
vhdl/filter/moving-avg/fir_moving_avg_time_mux_multiple.vhdl
1
10,843
-- Author: Varun Nagpal -- May 4th, 2019 library IEEE; use ieee.std_logic_1164.all; use ieee.numeric_std.all; -- This design implements an FIR Moving Average filter -- which averages L points -- -- y[n] = ( x[n] + x[n-1] + .. + x[n-L-1] ) / L -- = summation( x[n-k], k = 0 to L-1 ) / L -- -- L= Number of points to be averaged or length of filter -- N = L-1 = order of the filter -- -- To design above FIR filer using R adders (resources), -- we modify the difference equation in two ways below: -- -- 1. y[n] = summation( summation( x[ n - r x M - s], s = 0 to M-1 ), r = 0 to R-1 ) / L -- -- where, -- M = L/R = Samples to be processed per resource (adder) -- r = resource id = 0 to R-1 -- s = sample id = 0 to M-1 -- -- This allocates resource id -- 0 with sub-sequence : x[n] x[n-1] ... x[n-M+1] -- 1 with sub-sequence : x[n-M] x[n-M-1] ... x[n-2M+1] -- 2 with sub-sequence : x[n-2M] x[n-2M-1] ... x[n-3M+1] -- ... -- R-1 with sub-sequence : x[n-(R-1)M] x[n-(R-1)M-1] ... x[n-RM+1] = x[n-L+1] -- -- 2. y[n] = summation( summation( x[ n - R x s - r], s = 0 to M-1 ), r = 0 to R-1 ) / L -- -- where, -- M = L/R = Samples to be processed per resource (adder) -- r = resource id = 0 to R-1 -- s = sample id = 0 to M-1 -- -- This allocates rth resource id with subsequence -- m = 0 m = 1 m = M-1 -- r = 0 : x[n-1] x[n-1-R] ... x[n-1-RM+R] -- r = 1 : x[n-2] x[n-2-R] ... x[n-2-RM+R] -- r = 2 : x[n-3] x[n-3-R] ... x[n-3-RM+R] -- .. -- r = R-1 : x[n-R] x[n-R-R] ... x[n-R-RM+R] = x[n-RM]= x[n-L] -- -- While we can implement any of above two equations, -- in our design we implement the second of the above -- two equations entity fir is generic( L : natural := 16; -- L = Filter length or number of points to be averaged L_BW : natural := 4; -- L_BW = Ceil(Log2(L)) R : natural := 4; -- R = Number of resources (adders and multiplexers) R_BW : natural := 2; -- R_BW = Ceil(Log2(R)) M : natural := 4; -- M = L/R = Samples to be processed per resource (adder) M_BW : natural := 2; -- M_BW = Ceil(Log2(M)) = number of select bits for M samples W : natural := 16 ); -- W = Bit width of input and output sample data (signed) port (clk : in std_logic; -- clock reset_n : in std_logic; -- active low asynchronous reset fir_en : in std_logic; -- handshake signal fir_in : in std_logic_vector( W-1 downto 0 ); -- sample inout x[n] fir_out : out std_logic_vector( W-1 downto 0 ); -- sample output y[n] fir_rdy : out std_logic -- handshake signal ); end fir; architecture rtl of fir is type t_reg_x is array ( 0 to L-1 ) of signed( W-1 downto 0 ); signal reg_x : t_reg_x := ( others => ( others => '0' ) ); -- R outputs of R muxes (one mux output per resource) type t_array_mux_out_x is array ( 0 to R-1 ) of signed( W-1 downto 0 ); signal sig_array_mux_out_x : t_array_mux_out_x := ( others => ( others => '0') ); -- Each of the R muxes has M data inputs requiring total of L=MR data inputs --type t_array_mux_in_x is array ( 0 to L-1 ) of signed( W-1 downto 0 ); --signal sig_array_mux_in_x : t_array_mux_in_x := ( others => ( others => '0') ); type t_mux_in is array ( 0 to R-1, 0 to M-1 ) of signed( W-1 downto 0 ); signal sig_array_mux_in_x : t_mux_in := ( others => ( others => ( others => '0') ) ); -- M_BW-bit select signal for each mux where M_BW = Ceil(Log2(M)), M = L/R signal sig_mux_sel_cnt : unsigned( M_BW-1 downto 0 ) := ( others => '0' ); signal sig_mux_sel_cnt_next : unsigned( M_BW-1 downto 0 ) := ( others => '0' ); -- R-1 signed adders to add R mux outputs. -- i.e. 0, 1..., (R-2)th signed adders -- Note that we set bit size of each adder output equal to the -- maximum bit-size required to accumulate addition of R signed -- numbers which is W+R_BW bits where R_BW = Ceil(Log2(R)) type t_array_signed_adders is array ( 0 to R-2 ) of signed( W+R_BW-1 downto 0 ); signal sig_array_signed_adders: t_array_signed_adders := ( others => ( others => '0' ) ); -- (R-1)th signed adder is used to accumulate result of -- R-1 signed adders i.e output of the (R-2)th signed adder signal sig_y_sum : signed( W+L_BW-1 downto 0 ) := ( others => '0' ); -- add/sub of L = MR signed numbers each of W bit-width -- requires total W+L_BW bits where L_BW = Ceil(log2(L)) signal reg_y_sum : signed( W+L_BW-1 downto 0 ) := ( others => '0' ); signal sig_y_out : signed( W+L_BW-1 downto 0 ) := ( others => '0' ); signal reg_fir_rdy : std_logic := '0'; begin -- Generate ready signal 1 cc after enable input changes process( clk, reset_n ) begin if( reset_n = '0' ) then reg_fir_rdy <= '0'; fir_rdy <= '0'; elsif ( rising_edge(clk) ) then if( fir_en = '1' ) then reg_fir_rdy <= '1'; else reg_fir_rdy <= '0'; end if; fir_rdy <= reg_fir_rdy; end if; end process; -- Generate x[n-1],x[n-2]...x[n-L+1], x[n-L] -- Shift x[n] after every M clock cycles process ( clk, reset_n ) begin if ( reset_n = '0' ) then for i in 0 to (L-1) loop reg_x(i) <= ( others => '0'); end loop; elsif ( rising_edge(clk) ) then -- Shift new data only when filter is enabled if( fir_en = '1' ) then if ( sig_mux_sel_cnt = (M-1) ) then reg_x(0) <= signed(fir_in); for i in 1 to (L-1) loop reg_x(i) <= reg_x(i-1); end loop; end if; end if; end if; end process; -- Allocate following data lines as inputs to the rth multiplexer: -- j = 0 j = 1 j = M-1 -- i = 0 : x[n-1] x[n-1-R] ... x[n-1-RM+R] -- i = 1 : x[n-2] x[n-2-R] ... x[n-2-RM+R] -- i = 2 : x[n-3] x[n-3-R] ... x[n-3-RM+R] -- .. -- i = R-1 : x[n-R] x[n-R-R] ... x[n-R-RM+R] = x[n-RM]= x[n-L] process( reg_x ) begin for i in 0 to R-1 loop for j in 0 to M-1 loop sig_array_mux_in_x( i, j ) <= reg_x( i + j*R ); end loop; end loop; end process; -- Generate select signal for the muxes using a counter (mod M) process ( clk, reset_n ) begin if ( reset_n = '0' ) then sig_mux_sel_cnt <= to_unsigned( 0, sig_mux_sel_cnt'LENGTH ); elsif ( rising_edge( clk ) ) then if ( reg_fir_rdy = '1' ) then sig_mux_sel_cnt <= sig_mux_sel_cnt_next; end if; end if; end process; sig_mux_sel_cnt_next <= ( others => '0' ) when sig_mux_sel_cnt = ( M-1 ) else ( sig_mux_sel_cnt + 1 ); -- Generate the R muxes process ( sig_array_mux_in_x, sig_mux_sel_cnt ) begin for i in 0 to R-1 loop sig_array_mux_out_x( i ) <= sig_array_mux_in_x( i, to_integer( sig_mux_sel_cnt ) ); end loop; end process; -- Generate R-1 signed adders for R muxes. -- i.e. 0, 1..., (R-2)th signed adders -- A[0] = M[0]+M[1] -- A[1] = A[0]+M[2] -- A[2] = A[1]+M[3] -- .... -- A[R-2] = A[R-3]+M[R-1] -- -- Note: The last signed adder to be used for -- accumulation is generated separately comb_adders : process ( sig_array_mux_out_x, sig_array_signed_adders ) begin sig_array_signed_adders(0) <= resize( sig_array_mux_out_x(0), sig_array_signed_adders(0)'LENGTH ) + resize( sig_array_mux_out_x(1), sig_array_signed_adders(0)'LENGTH ); for i in 1 to R-2 loop sig_array_signed_adders(i)<= resize( sig_array_signed_adders(i-1), sig_array_signed_adders(i)'LENGTH ) + resize( sig_array_mux_out_x(i+1), sig_array_signed_adders(i)'LENGTH ); end loop; end process comb_adders; -- Generate Y[n] i.e. Rth signed adder which accumulates -- result of R-1 signed adders i.e the output of -- (R-1)th signed adder -- A[R-1] = A[R-1] + A[R-2] -- Y[n] = Y[n-1] + A[R-2]; sig_y_sum <= reg_y_sum + resize( sig_array_signed_adders( R-2 ), sig_y_sum'LENGTH ) ; -- Generate Y[n-1] process( clk, reset_n ) begin if ( reset_n = '0' ) then reg_y_sum <= ( others => '0'); elsif ( rising_edge(clk) ) then if( fir_en = '1' ) then if ( sig_mux_sel_cnt = (M-1) ) then -- reset the accumulated sum after every M clock cycles reg_y_sum <= ( others => '0'); else reg_y_sum <= sig_y_sum; end if; end if; end if; end process; -- y[n] = Y[n]/L = Y[n] >> L_BW, where L_BW=Ceil(log2(L)) sig_y_out <= sig_y_sum srl L_BW; process ( clk, reset_n ) variable temp : signed( W-1 downto 0 ) := ( others => '0' ); begin if ( reset_n = '0' ) then fir_out <= ( others => '0' ); elsif ( rising_edge( clk ) ) then temp := ( others => '0' ); if( fir_en = '1' ) then -- Produce filter output after every M clock cycles if ( sig_mux_sel_cnt = (M-1) ) then -- Round towards 0. -- This means when doing binary division of a negative signed number -- with a positive number through right shifting operation, -- the rounding of quotient happens towards +infinity. -- So there is a DC offset in negative quotients which needs to be eliminated -- by rounding negative quotients towards zero instead of +infinity temp := sig_y_out( W-1 downto 0 ); if ( temp(W-1) = '1' ) then temp := temp+1; end if; fir_out <= std_logic_vector( temp ); end if; end if; end if; end process; end rtl;
mit
3c34d355f81b16de5c3f5fffdc4fafe0
0.480494
3.120288
false
false
false
false
natsutan/NPU
fpga_implement/npu8/npu8.srcs/sources_1/ip/mult16_16/mult16_16_sim_netlist.vhdl
1
595,269
-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved. -- -------------------------------------------------------------------------------- -- Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016 -- Date : Sat Jan 21 14:32:47 2017 -- Host : natu-OMEN-by-HP-Laptop running 64-bit Ubuntu 16.04.1 LTS -- Command : write_vhdl -force -mode funcsim -- /media/natu/data/proj/myproj/NPU/fpga_implement/npu8/npu8.srcs/sources_1/ip/mult16_16/mult16_16_sim_netlist.vhdl -- Design : mult16_16 -- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or -- synthesized. This netlist cannot be used for SDF annotated simulation. -- Device : xcku035-fbva676-3-e -- -------------------------------------------------------------------------------- `protect begin_protected `protect version = 1 `protect encrypt_agent = "XILINX" `protect encrypt_agent_info = "Xilinx Encryption Tool 2015" `protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=64) `protect key_block fPF16TcpNgM9dNC6nyb4WjUK+7bY8P+I62AEEiiM/KOMhIKuPOHBoWeWL2UjxSNO68WLeYIZp8lA I7rHN/CieA== `protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-1", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=128) `protect key_block E6OKJxjnDRUVVFwAhrQMAtoyRVVpuMKsXlca4m9CcIt6QI8vnYN0tf7gH3uVuxZ90322B7kUeFw5 Pu0UeqAoBaSyysHuDqXazxHy7oyk4BIWChvcrp7LULlVLcL76obtSwsXi1ORVmpdTi5b+AcD+WUo OP1PSFj5jpodG+LwXm4= `protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=128) `protect key_block x+agogSsgbiI6PGyBpMY8RQCDzLctIr3EaG23mH5kJHlNmNKNolnP54yJ8Y7nIFi6yl6tlyOLMoF /kxU0pyFmIj8QM0/MArMxPTiemXbDLS2VKtonyK9dDH7VbjFnRWwzK0Ngkas0+nbW3TqGPAY98x3 251QPjQoZCw3A7W9PDc= `protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block KNs7hA49BKKrboRSEkqIGldOa3ndCnhjRkSn8lL1xFfKUn+p+Wbc09ogKV6YYnPU/RaF1LbzyoE4 udPSNea4bST+08IjO5GAxXqUugcig44J+hzpGKmh7oO0TuyNbYq1CnYcsZXaD9vsmNYz8fBDoW2S VK/mYa21mBKTOuTdQ1yp3wi73aJ1G9N6Ngt7ovDUrjyd5oNxxNlvWU8JkJDinbEnci0qjZ3Wu9Wg y44pHUXf6xqwFYJpZ1ZcGRKl83P8p74+pLzt19lw9TPlTfKI++IowVjb6wo36ztNDJS0QjQE5Riv hwbPU/Bt3S82MVCY5NAA6bKC/8NnoWMbmX8Wiw== `protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block QaRubtGbYrmCghuFdQuTgTEtoVYYLcPnD5z0C7mo18fwCG17qy0y8mj8xWiwE6bo49IP1/JXSIw7 rTBwHFOVrmbm926sWNrF1r3IHB83C5cstprQ1om7vnkw9XX87SjkscphhkrHmi08jjzW4qX96m61 /ymclz5TlAocMQJGz/jwscvIMOrrbuH4SkWQOLQnRfx9GIOv5Y7PM+w/wuDSeFXsAXz7Ahq3/qmU cylNfSufW7/zfN4RZB4u+d28AXsuFe03aSF1dpW+uBK1xtNZccvj9h9NMN0cuwxt8ZUlLJw8l6e2 hqRfTTZl1F4qnnrJu6w8h8uEGrmgnQG1AW0epg== `protect key_keyowner="Xilinx", key_keyname="xilinx_2016_05", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block XXj6Nc59BeA5Kznlx14IKravf7ohERw7h0fbO7pT7/HsiPDCWh2DlTGpFUcnbNZslPN2RfE0nJNX WMzLQtaHK4Bm6kxY71OsXEKm7MAIjEdLwOMtJTtlZrbm7chBbSxcW6sjWvI36jk5De3Yct9Ao1py DpQ9NICUtRTwGG8SAiRkAXRh2Jv3rKvnookQrlVxIkNRSBMSgbwuTbq1ze/KMUZebBWwJNUVIC9r RV/i9wjYXBOeCCUk+cGDC5uSpwdLXYV9ZxhQUU6C1ufAaK2m4OIUeBqPc2ski2O0qQYQ67c35k50 ynO8H9PTEROPEOn5c37S7feU+36OcOOAsVBTBA== `protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa" `protect encoding = (enctype="base64", line_length=76, bytes=256) `protect key_block FkAWc5Bj5ErLewd8GIuJGQZEvxCoYSTaxPkscA6zQSiXJfEYdXwqIlVL+BKV/z1Aoar9g4glOhj1 XtAj5vhBiaD0Miv2E/GaOuFJAaVqZWKXDPZXnzGw0yHvj7QKxHXYSDW9kweXpiJls9daYP83uKmD 21EaewFDaPumffYI07OqDXeaIKxHyUVTCXfdpciqSkbrSBVPdXzUgbBE3LnFJ2uHnWhtQ0DLYSOa urt5EjlitVU6m4eEBPnhowUuQ7lEIxEoJX7e9zZpHpvM58zRhsh1Glt/ql9BHqEsapPGhNCv4o5P 4Mx4eqlr5nBNGBaacYpHLJseEixMUXIZSD3vLQ== `protect key_keyowner="Synplicity", key_keyname="SYNP05_001", key_method="rsa" `protect encoding = (enctype="base64", line_length=76, bytes=256) `protect key_block qh9f8JBIWYwG//9uEO+HsWeR4csH8AUiONOJl9qIRjC/WiZQ/HUk9UJFyNpvzN0EdlzzBcN3/CA2 pAtqsVWzxi/EXytuwzebkUo4MBLtEi7ZNkVxuwZwbc46HIiVbffOJ2W1FooQLhKP/xzUwpNfDdDM y40SpizGhPwdJO+j7GPAsaCbewLOpAFp0JrqS7nT5UfDBzJRVZF8qcuEAfwU80uG4SV7PLryR1oC iCkxbl3fzM9JmrcPPvO8Fk/xQIPniWdda2uzjeE3PDxo/MUgQI0j4QY3BOxYrQ8wEMmsnkw0z2cH G5Dzq/1vAkBXO3Dye0xKU5kHKDAXqoRx5C7XjQ== `protect data_method = "AES128-CBC" `protect encoding = (enctype = "BASE64", line_length = 76, bytes = 430448) `protect data_block QtvZ8va7e8ZlISHuBbTner9OrZfdjw0Md716339zSGx26rg5T1nVyUpWS36teZ/xcGYQmRbVafl1 zhM734s5X8x+ssOOq45YzNQILXGXmoF5vwAK1td1QV2HzJtk7iyY2eLKrIEuhPLBSAa+UHnpRF/o BoWsZMm+fhqQXja6Sg10WWIEH1bqXiMBd5EyHwdoxI5oO35ZGbdqXX5otkvEUgHconrQlVgxtDsU MTbbXEkK8mIUxLohOgRa3pT321tpNPGHtwPIY+OpDt9O5lFoUpf5ocR7psXtD3riddFvGa6vWSms 3+8M6tZ1l1Hb2TrnodzKviiVyOpaQcH3A8CRfBySUNRYatyO9vefs3HJtvdHcUm1Ft3URx7r4Crf JxVok06tUyHmUSedOku1pomeHSBfX+CbK1460J9iRd9kjA2f/qIivAXysE1LxVv5uFAThCZA1Gqt hvpx4HM4wmNUxyShPl3XsDp60GpG59FeVUG0tnyMGtMWWI57jV7iryPy/TAAF23XaT2Oy32ISVJi DclU1ETVjbS80W0HQJd7b/poW70bRUnL/vO3RbkP2e8fPd9jKm/P6205NWXiDD9jd0+3Tgwne0e2 nJbFGL/fB0IiVEq2t4r85fKT0X4z8mIQx5QCVgYO5D13UWTR3JTsErTNd9i2w+X4UKviFNIpNnSM SG3Ziah3rZVCzZh7Gh+rp9pthbZ9aN7WckRF/4C80St1AJhvYVzrwe71ojTXWMJvcwUOKoV7cKT4 4BugvGu9uKjDqMuulUWLMS3VaoB9TLGqhDQRv8+d+ewliur2GKKNDRKV516XL68/u/WX8RRU/UXa r9MGRn6NNKYf+SWHx73TuyuH6LCWmIqNAIzSNYfoHXiqZ0X8AWcXva4bzujXA9nUqfHlqi8DaT2j /nSDPrW7JABn5uypPHJK/REoocNfY+4VDdadRfAsSSj5PFjGSt6f59MoWozHO9U80PtiOx4s/81C DASn8rrpfGddFmdIQKFfshZE//DD7vLusFsZB6u6WAQxglAAQr/HWnQgVKQTaYp83ACB18+zX884 iUrPGezPEriB2eiI3+sCZjC7SRxlIfDEdXFjwRfdzdCT6h46kzqX0azTPrv2i5m0oolaKxp04UNV jvfDbOgbyAJsP0Etwppc/gHNdERrpcoM10PhO7PRklFoxBd/73H64sp6TjVecn4LoiAErg7VKyLY NV4VkrbXO8zhf6Lsd9vwtv6RN40dL0B/QNzmBiYyjYZ4dUtcR8W+XRIOqSvFtC6Tvyoi0Mo57++G NfqU+1c2AOX1m1WKj8T113xI2/u02VK2gQ5TtqbJgOdgylA0K17qE46DsOcuNWjjI+4PGp9NRO14 AJGXZkzaNLAnvGzyq97IqpRlueEUhotL7ZuZZyES/pXWeOfaR11TSFSdxaZlh2RMvl8q8PeJp9vV uvkgieV6+NdzaVrMfQ7KfhqqyyF6sUBkZT/ngMvJk+48+oFqGIAR+pgGLEHPwVr0QGKF0fA3giT/ +5BUr2E1U/d2qB4h1BnJu9u6rtcRFR5QLjExT76RUk1YBO0wU1MrGWKJDWDSKuDGXb2hWJ0V1h3a KB/Nwzj72PpqDcDZ0yg6deHek/CZwoWzpS34LrD3FtKxWHOUobomOFUi8q7as59kHewtI+IPgXb/ /z1gyJ+Ytk6I1w+kaeSeZeX0+fgQSDJeiQ2ns33djd/6rCwVvQM79f09GwgKR1wcs+YdcOa7eR0U iskKPIUfp5DoMxB8hkdOBQcVoh0bIxQX9lf/7WOLlB86vGDzDeLHSA2NR3ONEjf1dbcAiQ4Zz4WV g2G6/nl5oPPJKUQ7hGJt9o9ByYG8hJzPTWPOzuhtUh18DSf2O+Z2aCq4V47RqeqNjS7Ln1xYMUQa Ooa2Dp+c1FjHUZPvZT/DrxFltbilstAQy/0kq7CXfBZimLYXa5aeYd6zI5qrxyPdgoTShyhXJcuF B2zSLplmm9YpJsQAtlblNpLRtXPQl/npDJIpKTAMKl4PQFGoPmifVungGpxs1wqssg6j0P4+mkp0 tRPEpd0kE8VM9RywfhCWrgahSToEkTMp4cxMSApj28oIN7jHenaQKmjW5mtrQB2S9XqwAPsI/EG/ 0439g7PhpePUpLbSUutdMxwQXh2mGXL/Y5Ir28tcxKUrjoXnkq8iA+uBKEOfOFHH33hbV+JKN3/z F2czCgafdgXdQITCv2vKW4GrD4OvWbGqvafIlCMKer4grHJt9o5reTxi3XHs8tM2gAM0J+9MbthQ zz2dFFYnvyhgJUoPRGwZV8lk7iyunUd8eYK8GYYkNwaN+tOSEecagaG59AIU+ImxJE1kC0wO9Vw9 Z1d0s0S2SB46+0g9A8+L+naq6ggsbRIsea3kM6Fv3phUJrpKnEXiLI3rcB+TerjJKQl+AG77vTwu 2hmddW84P5qVqgBw7STN9OUbRXdxeR1Ux8M1JjdGhouee/oKW6lA350O5RL9bahx5NERdOQsV/nZ zjfBT+cue9osytjQT50o8oujFU3uvrM1G5ABKZWyCNtmO/WtZXTToYMJV91mEh2IIB0qcFu6UZyh KBFNjrrKe8+3XwkY8ZIdM1FFEdHpiyO5zyTBnMFdD51UXQz5B1gPRyHii1z9j8dieUf6jMUpGBfw l10ziVdxVTMBR2nC168sBlhxbFoQlSB8TywiY5CkT17ahKfPn2sFvtRUp6VQ3w3CKPgvVq0Tt0hv +XaA/TAblqloSA1jOumcRWigNPa8NjTduh3OsYFAwbT4+w74I8xPrlCIU1sdYG8oYLJYsvV5Cd1R /WVrtPX3Z9V0JKU+Y9nD7BGqoF6ebI7XKDM6YJnvPK7UedWAyOqEoUWXxccEhdBJFkQ9IfeRWdJ6 WfYf6IYncQwD8T1wfhODlyC2005sJv+jgNwYxVZzfvDXBSHXVFFFD5p7GWBXqJcZL/y/x28Pl6v/ Gch24X/yjhuaDOEdCY9M5IZ0uuQBsUw3gr8/1l76ixhCiRGq1DPaj/5HETz6Od2BMVXTw8v9qj4h pVVJCTsM/bOa73fufJU4W2xaMSonEk0h4SXxQpDsYPci9sUdwjjCPKH7Ntcd9i2dpl9jdKGwNUkv lKazlF1HtEubXwvE/P05PRGbHb3DOAoA2G9JlyHT/4WaC/yoDr1RFAny3oU1XkYHsBGXxAPE8oM5 Jnk1dHb6SXysId9SF10bgzArP6PTjPl9rzhFkHHpRuNskKelwstNLOuqfe5eQZhlMXFg6xLvVP7u jplhAonsliwyHdJF68O/nSCPejsGXroGBbHRWx0fZQANTyYhKmPSjRQlwQxbDloq3f8SL4rNVcyM 9InwlIT+SYALsvJQBLCcylHohLZhHqx0xVdtc+k7oHsoc6kk2zTZgG24yKruiNCZOiFtS4qYzV/6 EGFpLyCXzYR0tzB297jixsVMuQVp3LhdgbBBZh0JvMmlsZo2uwHn/plQIwnzsACLgELXSy3C0x4t LIaW33EG7pueLkWETBgy1InR41tzNgZy3vAq9/ziJlAGEu64xmW/TjY12Y102T4GEfzZtH/8zUtp rSeDg9uKmqBVgSCC1f1xoddZxs95nsIMo/fE1YuePVQFVZUPIIKg2cWPCOLGoc5xjzu8+kPLXIeW 5zoZ4D3TU52Apacyo7l79UqJQ9jou0GKmtSSFDtqktHoSNd3y9kSliH10WoD+Eu2wjqSGMzi81pf 8EhgF4itEtpL1IQ4ylfvsWnZ0v0by3saSgIBv6M/rRkuHpIWmDiznow9HJ6/EWIeQlsfzyyJolEc HdzavCyfiIIs/OvDDt88hAjeu+v5O7MsFpztcm4oeZvj4QamSI3tEqf4qoSlNVpHJsXNk/kqhY2Q AY+9wZDQz1k4lqYgTgwNBNiE/m1LhVhUr0yavcV4Q7I1jpVzonoYQLCD6kJuI8Pvw7hFRYWT7zIX Q4N7oNyZK810Da95MN5QdyLSUtGIA48cEOiiLeRTcAs6QBKdR6i/QMBanI+GFyaLGrxymuhSRcJ6 hPLDuIdcA+4HMKO6RoJkHVkFGF5SyKf9vaGi6Yj245rH1U6fAJHc4VdBnjFKU7dPcAnnKsxxVDha dILXaSOf7Lxp7+Lm6YtX1OpFCEtp4HOcL4haiNG9O025ColoDtA/wg0wo0OoseNrqbrG8R2lZXcy wtIHlswROw5Z5v9DUiGfzXSRM7QbGMDlk1rucA0BWEX/7dnVtHHcT4M4xcCw2sZpO9jpIlrvgSMn q9yFwyOGEoRWdoyrjjyKUdR7wz6tiP/p6W2XC11gd59sOtJMsE5/6ITbPGWwlocDsXMWTYnmFR21 pad0qgOndTtnbKeh7Qn1b66EQOdBtUli0fQ2B5ayF2Dmgmi7OaCUZ9nthfojqxaNYOJjOvkk5wlC eLjh93gtnvQp2mVEVMpLGyrA+BZLfMBJCXY+m+K0lO7G43+e/deAC4rO703U+WKg5cCBWpDOpHf9 Ra0HOi3mldnxD0v179wrHpHluXFk84vFSrcqceT36SGzx6CIKqFlJ3WXf2Q3AP0nhV+p+D3EFz19 0vekljBASAJXU63kH9ouOL2DoWU+4WvJARU6Iy9tZv0xUXt9xukcEKLOd5v4IuubipzflIzS5lkp 0F27eaVqj1egUtiNGfuPlYkr2+z//1tLoI03FcUOmPcVmNKO0ujSBJHP/ZgMgWNo7zfEpiscwywq 2nUpNgAlZxAYk3blkgVHou6+3KZD8x3pgsOxXx8YTaltwk5569V6AuzGeTwaOeAPBUaVGuQ55rVk B0jqOoYpPPEh2ZI0JVaVpThS6KkZvDlK7VkqZ1DY3JEnNpsFawMemzkVSRLVS2OzhpDVbcpez4K0 DtDjCSHldqcnfIoDlWz6gFVjJhLJ++sEMqACZV7xRXyUB7Jwbgp507wE9O49u5TbBQgc6dDa7a2k 2LETc4ADVKwvzohCBGCMh/6ds9j1vjV83fwk8AKmn1M0fxaBRymrr0TS8JvtFpgcfsCf8vTAEwdG y+z68h4BzzOmcsGflEHiZ6ZCjqlXe0Wbjq3IFspySUVxx4hW8erB9BHPxuL9jp1kxOTBwuhz5gii 3z0F3f8ho3tZJp9hTT3alVIPtOfQBkDunH1MDIwB1f0++Yb8WVhONHLfyowrbN5eUeXzIcT+XM+D vcA9XVym+xJLtQNCQTqmGyXnOamt4kOCKviQkY9qnr1kDDeUNHEggouWB2Ah0kjKctCMyetR0NcJ 5GniXDtEEryX6iHgVfiGZDFrr1bPN56duzSNpaiPONUlb2/PfgBKrsrIMdxmETc2gEAkZ/axdzBR XySWjPWmBydki2F5YnJX7aab+0p+Hy0g9tTglihLTsgy+2qpvD6E0M50u8w4BUHZqqAuWk6d+cIx Ye4gcP+7Hh1CVxE/emArXSxiEATIk1HNhYOpm3bbECz3DxxFjT00afhsCukkGL89hHrrfKcgBEbG LvRhx7xx85EATKmlS5Rs2OsM4AuppRDzmzYBDk1qc70GW4vuKFb+oy8Az3unYrKqd96NewG2WeUh EGduuWKcn7EOrZG6QoQRQBx1kKqCPzLBcWNMsmzO/+EHRXW+nrp9Te81k+egLJqBeWyIhNBdhRgx 0Hu9LYE4t/4gsOfWDlQvAR/xFWR185rXD9RT5Wwj7NSxy0l1MR3AIt0bqL6QdM6dTpDmioQIwMdP yZpmxiXdNUsXOGiJCFn56/aEmjRUTDZvE+bd3NBt2AWXyseuaX6uMlZEVmXgwcGUK2Ab6Kcysz9X VTqHWq34j4ig5AUvioQ2GDjd0K8HTKBuQTtaIQc+s7Sjxx9HrxneNdDavfXM69yuZ5RADGL8AP15 F92mZQOK3ke2usbmwUUI28zbYBwk0k1U4ae+QWnsmedrJ2R5fJMyE6gwllNCIWKr8ugQeXhKZkJV 6neo/WJ2c/m15iJX4Z4zdNww3FRH30Wd9G2t1lMBa4ywLEHNg1ivnAIDM/rEViUeNFBaAEXPx86z kweAxSqWHUobxNByPaMnOiUeGbhB1dDBZQqO8h7XGy1uRxrevflTC96Y3TcnDJ20sV46Lnj/m8Ha nkGwTN4I+CknpwSC0O/wAJv/5WkCe/YRnUJTdjFEVRlFg2s69sFx1+JjjkU0dj+DfU39aBLPwHqW jdyPNSYPae7L3ZZeVCmvpQpe1wLMGcf2ba8rK1S6qBfo++fpZhI+T9HFnGYvbKqav5ElkOZvIYmb +M60pokABiww3jMOPehw9zP8EWkIvTQozdvz4gjhVXILEmvNZatxtG9kuL/Zw6NuFHOo33qa0joa X06mVuDe+BvIjY6YM3giOWHOemO+BteKEFbiNcIxPZv1S6/gZZObnNcszcixaW4ATS7Clz4MosM4 TZ4sFCc6DzTomcvro5CW/XfULN3PeBS1v2OQjR+myPHUuX/g+VqV7ycHtb699IqjukNGJFM+99Xn gh4DXGfgixXDYvRDTWV+OvVJ4ZXkSdyttFCcue3aIQYRMoBsWMED0Rpk3MUkP4gcaXN/4rWAwd1n dt24MOxVz/cK1Wx50NKfnbaSmfmzclPupFqXAvMsAR2h+T4BBFLuXfZhvTXhXXlsA+oYCbQbGB9B lWfhc2QLd/o6AbwRyOGd8UQeBvrRn6SPEvh4GacmB987Vtay4FV5366WnVOsme1aLcaVC2yatPhd y2SkZR0h1apqjbiA/oql+5nlZovsfcXa9TetsTktkHVkAtRb5Er8uXTsGXmQEUWPAW7PiItk6/x8 tsie0metYszYj+TPqdngmtP1RovjDZTl8o/ZzdBeAYqVDZzyonsADeVaRis2fNh3lB36zY+aC1so Z2keqfYl+MHkJluvc2mQ+s6YPTEwHl9ZFgNfFEpCrqL4IHvQu7WOGpiCDFe08o02hypBtmzEM5x4 p26zAyA5VIoGOLDv8Xm4F1J+7R36OFVvQQmIWUZv+aVbQxqSesWzd0VkxWfd0QAfpyYblULqAECt goLIjmEVdEwlNmDyVWgDPwFsl6QloYHB6TB39eyOBsPHwje4ORHIzOb2O0594qnAgly6Rko4XCiA 6h2wwvF1KkHVolU5YRSGdo4gpTvC8QLCIRkPEEfmKAhaQNGxaXr2sJsMhP98ovu7fWxVxzIvml+x 5FpX+dEnRhGQ6FQC9LBXbS1AwK79poeBHSw6bhmwioMC/Obwuy4f5xWbdRbR9Y4OSIyhU56w1LuX AA2eVM1MB5WvFmUK6VG/GCcxrhPWmX3Yo5CjLef+PjEvi7NFN4yT/XdxJeAcoagCwU/VXYnT7LRW fxi5lI8YHhLVSLh9dCQI+Gd20oDG6Gp85wtFTG9Pehu/DNIOTTPR6Ol8rAHIDl5u+YH2LdSdSSB4 ihnKK3ybkU8csz9zF24nnN7CGADVYmDIgpgLjkJ/r6K68mgO7axvZXGtrW3r9rJd+JiaTY3rnT7w cgVPSCCHn6XC8AROgNyDzvZp6xm7Z642pRW7HlQet1Ne4o3V+K2bUdxvxgblRphsBrQqO5pnBHrW LUmxXK6G6MeNSdcJXW2d6lbxgxaDJpyK+4eTJmE2EysmSV4qJYgb3HyB9bUJhGNmWh/TdQFLNpFD ggZg/bAmwn3E+Sj98kKvdAfvLfbwGCKXmYsBA7HEG1IsLHZURkSzf/GYwmZCNAk+R6k7cLth2vsD NV5q4x11/X3om+CAvW2guLnPiy6xW/rxi9j7E7hdjsUAWhGQd2pLJj+YmPZ1ojHRpixbHVU32JXJ 6P49H+tWcsyXr+kyZuN608xKTUw5StWZhez4Bhlr7u3uYzrMPeOpMayKqVBnJ9Abv5B0Y+UEo/9j e2sRZSKQajoSaRxCv7c35zTQiFec8heq2tClMtkeCvGY4tRnUAamwte5krzOIBLwxI7Elm88ZbAW ele8JBgJ04CLpwRBatzVTOh5clQzNEXLgOD2DMURmdV5c/LP4jrO5+Xvl6B6W/RjWx3aY6wNhX54 OEQj0p+hkopWP0r2pWk1181SeOnLrUuTMUa576J3eNA2VhicemdBu/13zOW2Owc3DKCLaADs+sVM dYoI5jeX0+0Kd28iJ31/CMpPOJM8/uSDYYEDirIwAqBlb7+tmBejy+vLNldvoSk7n5RR6ZHD4qS3 DMtuTFFRpqALrAzK8kHInx2ZsoUv4FXNkxsCMOB4HddneeL+JdDr5Of440hBjI0jimPBYaklcZ34 rs0mZBfegyXu49Ue8DPsQqRsMgjEGwXAXbhvOH7yFNBNVWEzclggnqHATUPcvyWAiY/fzh7pWSdx f5IQoD4jrYL4p9LKk4gmbxAaieKAMYMV/wqtQHKoIaRYRX7rkeO5nN3Or8vrtl3U2cAQLDkYlRMX nl/NUNg5/ZlgUhZwMnuWP7jWtaBJwX0jmiqOxEO5wiCPdOto7Dn/rEAKYnhRPagamP4cCBBSoceW Hly3l19TM9uQohlyKB9X+NQLCuTj6fSTnwvUwQ4OQXixTKOc4jAWsAFAKwUYFgxVMON3I9B+D8yr x7RWCiNsaQLKp8HtJY3dLAMgr650wLXtzQG+janXdauk2HwmuuLo8mkQF4P3TFQxA1qMlnhIFh5P jKiZHtjP9lLDLS4MHhh38Ham2Sl3LqR7SQj/YDHQIGyx2SFbVfmq8WBy0LFGJ8NkfJfCKCoBV61b Gp4g6wOAh6duvLcFJF6I6cefVKrJIKDV+dnvXBfIBwTkT5RWOnIpOnjxVJtAjuZC6yt6ZclJ5mnZ U1yojEyArw9rsKMVWgw4Np1thjpNgaqKa82wDfuDKruyN/A3XiGhnKL1NmfeyRp2qa0TJkvSfHmu bqGkY59Sxn6A1q/g/NbL0VYeXXdI8ufNlffpC/hwnyCpsvKDw5hTmCj2+q3YioDpx9rCl8fmrXF4 ufFAaJu3V+4hFvHRycu+ePflXklUBrwHIxwRxpz2crjFZsB6ZLpEt9GInWtWr+2jlDU3j3lJboYy bbmGQ3ZJUR5d6cRKSI/FcbTUu/STinTjDeRiNS8VUf67RE5fnwiF9jFr0zgt9ipv/pW4wl6wj87Q Af1IcNYJ1lgULxTxb4ZgU8jOKrSiXGFGCRLcwFYpFakTAUCmtmlyHCy20tyMY8h5prSNA1KEqATu VUlFSt5FXJJfKH0FVPqoQmFwehBFUjwBVSkaL68wHW6p3I7LJLaFnEBpnU3oUwqF/D8cjtorNKIn dXrk+VNAm6zEIphi0oVFQ+qJ0pejiioM1rJ/kuDW6Og7WDR7RduZwSLPOJSJKQz2Dsm6REuDSiUl PrA6wSyPYAH3B0RA2rzWRDcsDaNq8ETf9u/0WxOskMbpJrxfroiF61XoEMrNuS+r0eLt0+69uwqS 95CwPM5CKtKfM4bItL/QmwrarR21wvqOwgeQYO0VM4peTshcKGPJigdFMMQIPSWW0a1qER4jb2yC /vUfGt7La4DvpYPjmUdmY/fBQ9uGrckU4vl1dpOpwHPWLUcKM3Uh574FiA+/iVQ7YzWNlxH+Vdpr o02QBxF+lDJo1ZuL7hZSBQJjTI1VS6QWT3OhWNW5TQUv0zYQGw3aI5bYs1jwb0X8cQYzIKWdKFyr zwv+xTrkBC0xqKiUlQhZnT+FKiZ0nMoSXABK26nJDERmTRkEt+C+axVvn2GGrOEi/n5qeuLFDSh4 FWpWNoPmMFh226bMWYTvFpyNb76xiC2lejXVL6lWIf1CVuV1TTrbAvFejbNN0GPBClqhXVgtG88S 0hklVEuG0acj5CuRADRpq/gXIexYcDx5zWg+X/TGMr3W98A5sylZHGSEIfO+wqmJeRZxzCUVg4no tGYq11dL/uSppot+cYGcwEHvo8bSOJ9NlVQOyY5Bvnwcbrnj+pIErtTZkK3xAq+2fq+9Xku4Fnf0 Nj70LjsTNVrw8u4mw/y7xCW4ofL2jsAzG5eU8U+bq86EJNwYpVHyW1eimjSOD9hNjWsZZF+Sa6Rp tX5AcQTW5Fvks7IeabfFdltcLrAEYkOmkJwtNqRLBqiqrH6lIpKViBVDPhSFcwzAJD7g8ZJNiOK/ GVq//L+yiKSwziHTNrDa9jHT+ZwbGXze/7h5CJM/AUjJEa2uzwuVWQRlpm9vhbeEh8HpydG3xrCC a7y+pAgN0jsW4TbfR5lbZAcLOh1DNUeO4k4hvxh4M0b4Uf4Zctv5KQBjJQ2bvgQWJtLqgBWuMJQW 0opziPo18fUE5xpEsPSw9q9m+R5xDVueNquopThcSDBXbKGHp0bw7T/ad2aGnBqSTXvltbgyUEky tCuSsrMsGBUHH1nfPzXIuL8f4L3UGYGjw1KyU4FaX0yNMNIsmrpf0r8KGTEr5SLjZgyQ/K+XpomN vIIY0k/6Zk2kkVg2F8pLUhlxbdsv5IirpdT4KYnQ098uw+Lq6X2hTBKkh+/FaYfYCRyCs4N7Hc8/ 7nIwG1f3h+HorjT6FPi/81NyDo9AV5wbpyC/bfm7dXGLec0VSgR46C65nAv/yUBF1b7QpeJDxFDd CpHKIggnPCq6zBxnuirXd66cyLwJptFY6xoD5b1bDSi1USVSgICobyr5ZZRsETbgeG+JbbT0Gm+r BjDgHrnYblLBysu+tFeank++3yqdJ8+fUIUZVR8EgT7NiilG3MQMZdZ4bgd5sRCTvftM1x93bo21 H/MPlto9QpXL9s+zs9uGeO1rFEqXQCjUIb3cld0JFfLeT630501TSnKerAqOOWmNNXbzpnrnuQL0 G2pWox36VVzQQcOBKyNQqG+MA24D1CF5dSVc74YJUjnAmEgiaX6j/7S+lN3MwlhcycNXKXh2N3fG eSjCN+j/BLHSGnfr9t35SeuEpwbOoHuXskkqeghFVBvjV28mfZiC3Q9jTW4j1xKQCTHP8Gko65W+ fH0UDFvRimFXLhOLHpYnZjh1S6HGG282pNSyA3nzd3ehey2BVHQzeKq1oTxQIjwvWzNHWbJM9ABL xQI8J4i8tKKY8ngAGU2DUeCx8dkthdOUqa9zEwtQPyoInQaVAMXBApDYhoLkaH0tkh0ODrRBP7Wi tAa2HzoeJppm8hkrYdlkskds5pX6XnmHdo7WtBOZvPZCqML70HUoBIdWa0g2AX8vO1q3/kOQCY09 NI/z5bIod3fobiMwU+r8fH5XKlzl1jmGEfQEQ0x91ccYu71p4V9oLzETkCDLkqGVGBRFcm3iH2Bp krmVGskJBK1nW1Dat52ib6ggCXXLrH2mifcs1lHFQ9gy5/IwSkHgdW1kgCKfjB84pisbuJi0iiV0 UoG8hX17OGDpRZANuoBQNzR9FjQAvZp2TVkBVqSRsxh/MDlE7yVmDUcelCOHpl6PzGameGiuYUn5 +gRAJFpf93LxeINaYxIvlRs+iXNwWI9Cgcd8Odnk5Ud78ngVeUJd/Se034w9IaIXunV8wzRod62j rYB4P262Ux7cdCcAlFenGHQPoQh1I9ATcAV1CWw2U1jZKDwY+lGkgTv/zNmctqtR1apkbhmZC4gO HjWNY82v5YgouoycOgDP8/P93gcXbjABJBSKkZLV/JjQQSyCkqZZ8XXDtwcokTZrpmHC08M59J3t Ejk0ZcXrrDvDkPdKzhZqefMBw07LOcnH/GwqFXAdTQjpSO4emetVO5WYtt3sJUYA1WYKEbd35Qre hfq/Xe1jUPz5oN1uZZ/C0OL4dbNgpvnDX49M+UwZFBvJ4YMKBbLWEioI6JqFkqA2ApbCunK4norX 69jC1ImDdKXvYdxpIv4smtIykGrvXzSzEH3snG7xxWtsOTH7e8qSkfw65srQiZ6IgeGQ85I6frlf JwhyfkIWSdWzzBN3du8y617yLvqpacCaQDsZW413GbcTWAUqIUpnpTbgFenyz2/EWJhNfEc9Hgqo kcZUNPOMzvrAfctz0pfvK4tZ9/kYW7zVmfgjPi6ikvEs9FKYZyzmyjN8wS/Mk+qLzrxj7eYFZnCz hmae2v2H0N24tbcji6X1exyjpPBJ48C/w1varTLKkTtSpsB+oUoMPNiexfyF8jX9mKJXocOorp3Y 6pHzaPJ3k4uHgXTRL3LPBkWA074IjEL8wzlrGicHFqWeWW1hjSHwg4KVzn1CaCRie6Vww0D5HJEN Cs5d6O0KP1GGL6LrKb+PLuRCyw/5k/UffaMbckkInwT7u/s5prJ8/TtxSfBzS9WCnI7fDhztYb9N N+pMOCdYpmZ1sreGl5l9GoI/BoSiHy6YYxl4BCcmjwkCGCns/6u2RM4hmQ4nThiYXMArTQ+oUc19 BGDZF2HY0D2T54zrklWHugjyicMCOJdmvXT2DG1WGxox4S2NacUrq2oB8Q0yZw6feUgqYjr8+5c8 HpTW0dELJPuNWJQpk65BYzUZgb3upPvBHEbb0eLibeplC+EMnJYbTMIz6JZSoSFw8GHuLGX+gI4E BzosHgwjw23yNW4keu864xcjBhWDQXccNy+3ng4OnXIB2z0mKlIk8k2y8Ej/ZqPUdKNs5yhSgpU6 Z/5pTF+THK9PLh275lMhSxdRHZxtWZeZ2XQRhFkxPAH5KjUN7NDQT/pFmvvJvj7PDo47rX0+8KDj ufsa/RzGrCAA97yahsV9O2ogk41m8Sh/PGw2WQQMKNLbH/iHQZyZOV6V8pehrHJJwk6ilyA6BnWn w7V4/NdLPHK2J7NZZshJM5W8Gek0zpXmOBXJPU8lum0jvjN/eEranypINl7hchOE92n53bnMOgfC kkqJxhoIkXiuP2Ym2zC+7Py8YiqCpi6oYaZ0otXwnRblIjW59UPnm+FEW9npWcbNDHQnVuICt5dN zekfhx2CvHhBJWFmH8dNtEMUcY9oVqOnHW+5xIu0DNGLElzjGWnue+XZpMeAWQUZwYysy1vNwuNh zIV5jDpsY8nI4vkpSNichPOfoLeJPbI4CcrQq7Bd/0X/m1R1/VcZtG8c342Ng3rHEar2e4PbBJiB VEt9b93vGrhh15xiLqh4uogE1tCpzaBf4eyOu5kQaMWvBI5uqjWPVgtzPb/R6LUGGqgb9N4tCCWp 5ecp0pFJm7N7HR5WinZ8zo+fr6gqpOEnXl/1dJq1pxyuOxW/Vq4KopeQQA0yDwp2niwZ1s/nxF7F /jT/Ovn7aIrFu86DiLB7bp08HfNK8pNfu2y1+MN7uaC70JENeBxLT2ZdDvr9Ui98NF0lzKM3aEYt bi6E54wXAHbSyOGv9pSSgrWd/gWI2RMIg7/tVj8t2P/uzkSuXLB+Xz/44yz9lV31xnrL2Nab7qnk fZxt3PzOQWBiEW2iLxo9Si9v4BoQSWi6+b4xQjX/pyl6Y6YEokU8ys8FPDPGWBGmBnqxPNvGdYuo xgzM8JkMlhHXdrws82SW1V7lkD5etANDCs7J5C+qyIO5riwbMX+1s0vjxhz8nGb9ncfMmqvfWOMu nvD73WkwSKqntGhER/wUM2iWJBfk5MKpIaLhfN9AdMtG1LJUIvZiMmYtAwLe1CbEM/3PSyIY57aI Su1RYECBTzyrv29PMuTvNlileZTVwwDgxHQSXsaXqLQKMpg7KKXprwnIn0FuK2RcSbRP0o7LJVoC e6GJMuDyrQA7UuUDQSJIVzhZZ+RcPEa1wxKrComvVMv7ujGAcs9cs3SzVDxRI5KeB+BfEZ063R0B wQNIYVcNgrsz2QBTYriBRLTTVQYVa6qF8yEG1RgYZ1s1Vtm4gJ1T/2hWE77pAXi0Joysj5cS16YW bL+AVsZN9q9U3onPiz8Z3A08hO6PD8QqFcfIRGR2V6E5BRqjmTOjYxXLLMMm8zxb4AiXr6gZFfF7 Cq2aQ+Rx5fYI8G/J77ouJ8G2cGWfS1XFn4OS0Nji8AX0AoKcuTOREOXk6ctsNXGFlpuNxyOGia4r ugozmv8v6gnzIMJ/+NKH1zRMPANpZND1Pl4wRs+40rOtvsAJHlxjn25ICbyD3R3mFdWHwrwl/um8 lbGY7d+6CCrf3mx3ncItyJxFcIcqiSvq2bQO9yVv3qvSimweUkIYH14DCgKgaaaqya1IfqHs4QVn ipeYWvwpY5awpzeIBuEBUEZPyt+7C9EWcey8tr9tHKqVncgJPZuO/BBhor2BEXm3zjofSlxNDuJv POMicH5QgLvFfRkSzs7lvV6UbcXQyBkmwnQa1eTP6A1cTnbJHcXU7Ao9ckIN0MiVK113hqi2E8Ji vr5LeHeIz3p/Z2VOuT0is8q37YJdASwisiFcId/iLEfCm8uESR6iE3DGMia1b5GxSTXhR6xY2Bbm nsVJ2AdB4svw+eTj/dHEQLxws+Uxrf15Zv5TqP2ud17Tin9qsPoRb/vrv3kOMXrBYqugdeg8J0Ah iUvloD0M9Y4b3I6zjE15P2Yigeij9TTyHFlUN30zPIsMZnE9EMenN71cvmjQthAGLHQ4Ze4lebGB ieSrzuLI4ewRQZkE+mC1+3GTUXRPcRk45qHHzWVeJrZjG6Q03Wx1mpCIfNFcbGt5V8RcqgJKzCAj etCPGmyhYpPcmAw6FH7edaiTVyAn9zH/FvY+BdvcCGZjkg6u2jfU8sr/Enar5nYP1zLgz4Hhlewd nCfDywRJ1VfGpu3MI0m/At3e6XlxrHvFCA8Gn+kCdeNM+vAWJHU/tTOi0zjNf5+A6gEp213klBjI uVJGE2JvQBxb7phiL2mPhvee7NtRlrW2EM7zfOsN0ShMalAAaeacfuL00m8EsmfKtfNuEJPgj/0L 43DE8Ichn4kXDFT4dvYgnLqJM1qevkEOCY4bBJkYyEWdWCR8YZ8fw8PReTxrm7JXi64eRT9hRSY6 N7VzLiY6uSSQCyFtbrIzLRNKyTX68X54edHfx1E6nH7/BjMn6MfeW5pBKLOIN/ddX5Tx7oXMaUpA jVgXmlGLMh8RhvJRo7kA9lDtHp8H6Y7IJUbJ7fgcznVwebcdKjvroIg6ih4zJz6a+GnWvHFH/Hbx 37UCwAEVDuEIhKZQdpyTCAINhUVncLsFWKoVIOwp740yOG2m5evmfDJSBijYUBYWH6XsThW1Ppck hTmVQayATUHZxUQU8mOl1z9IzVg0uXHyn003qjRW1QAvhdcGe1jO3zt2WQFqYYbxXf4hw4juLNF3 Q/ZW+j+vFhVoK+SVp+DhWXHnfQuMkJv/e//btzjsHDdULbegdHP3F9i2zx7goQUZyeEfVlSVt6F+ N3HlPsYccc7tWEaCQl7y3QatNPkVwAOiAuscr6KnygtpJdsyddCWAqFnGKJZpDnGCDnPVxNynmG5 8+gnBzqbZY12u2FsBjhV0TX3Z/UgtTFIpHu2oxvN1SxhIRlCwZnctVW+d83DtxA0LsGeNHSjrRcH XaqwBOw0cAGfiE6DzoyltNScOpOZ4vD7svKjZydJLdJgkss8XBCLbOTA1HxOwW70E3PVX0HGnePx QXnIooCOuoNmWNuZWmRTHlt1rkTkNrhvOfy5TnAAW1BFSFPsV3h7ZPyvn6Zga2IU2q7hcCi6kmK5 NseIqCsaOqG0KAksC49vkK35K69MJcYJuqoq5DoIwEbpr9BPBJYYfIYzihV4FajfVbAo/7zRN5I8 eDoLyYcNx1wxr0kuGIMjUFg51/7a5s1jInRyhlKMuE3NFshhXHrj6wBjDQupS7wtp6prJ4PkblZa HPsXkc5XhE3hE+8AarrNWG01KR2rUj83K6Z0YHRyqoYRYY0IUyEtQMi8TPE1vpp+Cx9BYRzfNskI KRx8vqTGsAx85B/r8nyWmq2HkUlEAEFwGs2O18hmejedf3g5j8qgCVH3LHG07bE0zjnAaZilLNyM 9Ods8+RqY1z0kSiDMKKkHaHPeetMC+S0RYB8SdKLaX0Og8OAYdDXPMDEtyBLTnDfSnuju+2HMP7P K7yd1T11uIHFvouladNWMp4TDtzG3hrKB7b+fF4O8A/DN0lXEReQ2ajJuCm7QnV2pUCb9SY4LU1x jjhDDwHNZoeFzmO6UnSzZE2mkBpMJvrdbT82bznXBc+1+ho+YSpxpeRre0QaMxL8GKzSlhQDRjAs OrxdXatNa5El7bzSOHi4DgVssvgnPrNES1sxR8Jp9+OSpZWNSVAJHxD68XZVOAvmPX4vVRgU7pYf etLsM79XJmVp0t3yalSZ2VUDgNHVS/Vw2wpWD5Yx35qCIgGcrvZ+MqI0PPiYcI+CBb8jHQagXeXv ZFW/eYMdU4kDzC876Z3zj0EJHBWU1HbyAdZXxWqPgmBcFhavbSmj7cHMUyBoQr4RGNqdBOSLGvzI AEbS6fMY18OmAK2Cfk/hVEx0+3GldsyiiZgIO8upfA/l52ZTDUlYmO2K/hpoLliCPmhB0WWOR7az x384JAuhV7qosxG14bQU63T+wbNZAz8vAEW2kltm+R6xf04vHa1xHlP4zYl/pxYnH5khPx9Fh1ib bqehAPB4NhO2E+d8kMKzdtDnysGWunkTZlTOZ29YoyE/trx6aityeub5rqynxtlylQtwl7V4pPv9 hZUDXUKhDnMTeEpbeOBhERWlbs9l6Pto2B2LA5I9rQk04OERwH+CBDVugXhyq0zzqv8ZpA5Kdtz/ WD76Xf6mAQl7SoEbWsBuzSAKSC0XJM1siW3/3BSPt+TpnkdatnYiHJq6cp11SLuuzpe06X9VMevv toPhpc1u8j0qemVKaMTFp2EESw2+VlYbaqdA6+CcEO5GyP4oV3NzUZ343NUwFY8qF7SiYfJHOJHh 07VlxZ9RT6+QViFi/wpcJkDjNAssP7iT2zzJ7j1/0NxpnmFGwLfb++1yqvJikdFgF0tPQH2KhKyI CRdF5I0vG6oviV4jeZM950Xh7gvwTpEPoqAEPwvXBJgqcOqzWf+NVXLmROw/V9zttvckZ/4iT0re pzm1+CWslCh8dfoxL49whxXoa2xzVk/JtVocts8+XvX0kdORABwYYpYL92n+04oKz66esiRrJ66I SJkE8Q4B2jwCQzCCRIfMk1Jky62OGiBd82Fwetr863XbP/AoN8bKp+wF+Ex7ROyjTVIBKf6vT8co MUdJj7U9f5xF+j6xFYNtNDO280q+usTwbv/YLnxC1BioSVuLeiaNiC50YuN8jXt8PX4tDFmwxg1N zxDEQo874Jm5cAMEEU5B0BWG/vw7j+JHQJ0yv7zyRVhJc+9+BVxnrQUANFCgQE7Dt7P+9i9V1Foo 5NydHWiZ56OCWorBIkZbo4be+HuNOFiHeGHSzmeaeC5xU00BQLAhMdP1rw56ygOeWXoAa4ixnPq+ c3hFONHAsrV3isGR7i5stoYNAwACYFYpV3gnuzwOdB8SLDxvdXY5V3am/3B32lOFZen4M3ksU3gq M1c2SxiEASEsXVbFfrgGds0VIM+xP29b+yiBripZ/WCTnqkmCLCZDwfYaZ7T6U1isX641cxTmRY4 YFICq7MwghYrxMUClLXozhngOwSvl2VxJ+B/LPBPptVtFTjia5YFojOixmWmmrNyP8qCn2+aRaug 97aduCDy5YO/JxSBxrn5THFHdyzIz8cgIHuIuDRbYJtjKOqZfhr39yALeN0AJSRCGAz+YgErN+Wi 9RWjs/45kp5U9jEnh09uTQ/dMGKoEObsBkA8LfKKnz6sGvYEo9gByBhrV2d/5sm99PUaund2agvK HeY26BOL9dsdcA8FIlaLg9gEVsG7a62yr8GT/V5f41RHscnLdMjyBvKsfxXWQkV8pMN/iB55WsWQ rTQ+v7q5TuOTA+RtpmMuBIBGVTlR695H8Q54JEqqlQ4RgsZM6qm4YfNVTKWb3B24eVa3p1vUHetp MpJziGIRgRA+Fw3IVVYHqlX3Uvc7BHqt3x2j2T9AD0T4IL61/TziDjhZ8pj8jsIYok2MDzzcYJ6Q ddWl9B5LBvgb2SmvqJnj/i+S9t9H3kvA72MC00SFqzp8QDPaGx5UIKMoVwtDnXDwB0LiNuJJmFeA LokaYkwQsJxL0SfeOgPus2voet4Pd1O3WK5alUKdh9EVLdqezwYxkyH0AZzA3NFKy3RrhV/G7PMX Rk1IfQsIzdJd4KDKs/yCS9CZa9b1CcvEzHkr8OM9Dnqlx+tVey4OHLcdw4jYJg8/5ZUADf58VzSf Z0ghkrBHeqi4L4sT4pEf+SDBevvu9ZHJTi+USp2QZr47anHmaZko65ZKCLiFh/+wK80QgxOrOPiv 6PdAopir8gyglosu4ebF3cY7jFfwAYKQ+BqI5Z16sCNaPitfFZojXAPqN3l71zSQj+5O7tt8OIjX HBWk30ip6ZZ9U/5Fgqlk6J5SFaVd253FlLvf0WD93A3sZS+2aO2+zr8l4T2yaeu9qN88lc15PsO6 NMPiZEoOXzlmvwog7CNgOAY/Ump5aXdAJqgW3dZn1s363y7XVUs65VlNzocDhrFOinBfhVUwUBIj BzzFAyufKkR88WKCuIHtYvDGJJUza9z9WP3nYK//fMpBQ9tsS6iOuA6ofBb9wsFg10Wk+CoiYa0W vrZtBaA6m2Go2hSREwKWueIrZ5JS8JTzZ3rcWRlrtTbcvuPM72B0bDyptyIB6SUcrv8GF9fau6FS MtRC/P4lXJtPwMGqqM71ZwHQihCJMlTHt10X45KZPaO6RfkJLVt6mzwpi4VWX7oExMx2S3r55CBw X+TjYrl2bOn0s0vWPg6O4AxDP09oZ9yEsueSpHcyAlFQJ7lzOKbT/rA7LsFM2VTwjszbg5K1PBq/ 7r47T5/IiM3yiwFZdQS4lR4eNg9QrA6Rwsq/JymGlFBK6yLTBPnSb6qzgysnwM9pdnFeC2eExZQp VDu00Tf5f7lVdDfuqdJqw8+l/i1NDaIdFUIK1ht9Z7yHQXQ7d81LZpXpMdRlT+IDXrMDvs6VxbP6 /NCARArvctTe+yzyQQ9VhvKXErKRCa4KTR5RKBdJbjfuNZyfadiEKQndUZUqSPDrCkH4wDLxOZw9 YDTaN8wTZMqLmHczNktIuixlipW2rWigq3sl7GbZWyCszmhQ+0H4qDbFBJ4JbBktvQVqFB1Z3D9q 6TDekQ5gTjpR2aWD5FeKWkJmwhV+PdR4E8dcZlKV+q3El8ZrzmVgT9PbQu/mCUhUnmaHyIHtP27M U/3GAQiemdtUYDjqlViNIjVbYawMDLYePozrz0mHow3U1PkUyy2cOJbAaTQlA1b3au2eCeF4BQM7 mUbfsw3MrbZ6V0R9CFTarjqRhFlGHf0SQ8zHoXjXqBXlKvUreSHWuqWVDAGmwlmxx9bVikLJ+XxM IGAptCCULV6h5fKwjErVE6zQasuISIsVmwXzPjzb22aQ+d+6mMHnr3rUYaI/DkOSWy1lfH/eX6MC JZiMYr3DaK06ir4s4v6nOWVnWfXEgdlBvk8cqIjtDKSOYZsSz82E/9dGZEU70dk9vQAZTFe5lBen PgpCRanhrn2zdy9X3gG2k/oVlCYYnAMFMCze0ThbsXbNUeTTkxN3FAQsqIpkjkSKr6gffrd722Hg NSPL1FtSxn2EuCsm7uXs+f4YkMyYJFtop0gVJPzIA89EqNnzKE1ErkWCSaims/UbAjIU/g8YRko1 nKClnBCBJ1LDXeSbaVgjnwodLfyp9UMUuu4i4TVTAIgN4Aj7JsoUcoPFVqqihRSccS3IZ2z17BE3 2bct/pWuCOp/KFvG6EloNi4d8Q1tbU+ohp90HNmYIqT5JpAKMvL+5bnqN7skue1gyPEavOJnAugQ SyjVECoH48Z09QweJZEUkWcVtjiHt9QAwnLCtIiru3pdIx+tcfl+NPVpML3leoWfioS8t2W3vEDz 1aRzcRSk4yXoDAcxytq3YMyqD+kPX6D3HujS715tpyPJN1mT5rezuLLh5+Tn59Q6iCUr3DfKv7Mq bxqYlAR5esybKMgSBkZisD6Y5TKN4ciPxRBsI5gtEIlfnAgZmrYFexNoVc4qZkP5AK+pIor6ENe0 BGK8hwMPJojHrhrWb7a2fjyyjpbeTxhl8/MNTu7GIzhxwGsaPzYahbBdDN/quArXZIyYif5LJigq yBDhpdnKcxyNUBan9NK4qeaWcc+eCnAqQnb4A8wJ6+c44IxokhAb0HbbOWqT4qcFF8ammkDXmZGE 4p3DceuW4u/Eq34IP5vGdkX52BXK0IY2QS7IeYoxV58I3UcoFiHqZDVwqZHESglTsD4ycpLw7EAV SPQxl+S9uxo6BHLWr2qFBykTUuXT6Pi04KnYb3MrCPPVUw21JSxSSMZlunWPexkLdQGYZ6buT6Ce xnakgX53h94RQdDfb/ZUKKtQ5OyrMoyjO+w/SpQOOtHGctP3EDzi5z2PSimuHv0pQ810u/B1vCfF ZO8FW+SaMNIACgWxD0J7hle+uDxEhGIu5xwBAVnSMsU/jOgmeg8JraEu8j4BSe1JEFcNjaCaKdTA 0PDZUXSKeSnDMN/ibP8eJu+TzNbnoXIhVPmJQiEGqWRtgZXsRnio1Otrigt5YBPdh5Wt61yjNCJN OB84+dsToP54D/ldWlQ6+pb8FQ4zM+tI0i9P/BFLcA4t2dBeSnvDSRIx9CxStrnXM6dAEnSicMXZ fe/WZVhBjQRKWFnIWk4wV9+31QATnThgYlPjrYWlwm8cTH6JUSoEL6CdEZ68nvtvg2vz8jijU8Ue jjdEZb2nFE869uE2ts0/Upn8OHRj/Dv3AaT60EFDYarqVCxsXZCd293Uajz6FrsiwmItd0M2P13c L8u6Rp1nePwFU93ya2Waio/V4n65a0V6lgSctw/Mq+pcEt9qPQd3rL5RGWBDhlEL3UELQOkbW/xd 4O4cQW9rWr5+N1LF6BzKg4SmMFRYWwBie8WDltCc5gjVMUppouLkWt8jwqH9lWYppyxa0Glm8e5I GlO7iNpk/C74lC61zxhOK8T8IXEoEowvL7S0AFEDyXoBPKyGK+cALVwzoJOCJZb7Jeyu5ngUd7bs 7ndl/4HCnqrMf/GaVbga5FRsV6MwniGMTiUCow1OKleKV3OUdPRQjOG28cYnSduo31NzMLkhwg7N zkMGRuocTBXjKZQD0n4eZdOVg9rYI2/Q531aUXguqf7NRnholPzU8a+IaXe/ic+AEnlek5zrZxvf hCQZr/kX05elpefdatB71dv8emDwPLRl8lXbXWSbInKexuBVc44JhjEVQia1noilOyFBkA0z/6e/ ifew3SsyGWl6fsxwwX5MYNJfkQnxGaS8w7FtgbutfD4wgxWu50kpu1RWbOzk7aqrRfw8nYx0WZKX 5+GPgA5TDk0gZ33n1ScxZbE5Wa3BV7VO8pMq7Eag6fQWLS714xoFdHKPIU1MhNUMNgGRt16UFz4B DXRSRhjw/eG7bnk6/yMANiKdfp6fzN6XUfjinW67Zf23UpMhnIl+HswhqWw8qgnHWxPG+zBswJd7 WRjieM4CECZ/ZzaCCbYZ0PGVDap6h18/WskVyMDVIA9mC8Bw/YbvAmaUOUFrmc2Loi9a+pPI2MlB z/z4VB2Iw8WM6rFWARb+rVujYH5JCwwQGhUzrn/yfaAUZk05u8tWySUBTKNUelF2ld8XycDoUQb9 T1cKfQq/rH2ZednPBToaBwpbk6uKPt0ncdVL3Zfja3RJqFlQ9OxxNyoGaa16Ief86gW4VL+FSuzg yHlhhdpuSRj5u/yH5VweMGegYF9OGqggXUH9ZInXBDkd8F2QlBfa84QK2LhI4P6WTCvQ8ddLeVdx 5aDsGy7L2+HS4wI0X1aJPE2Z6e64KNROJ5V7iTMracG6luXUfvrUar7ecUAxGuKUUPyYqpghK2b5 vP4t8c22Cv/Z1Jg1ZAo0jilbAfkRs3gyfz+ORBSH4pQ9ZF8v+PP+DI3rq22zsDLC69m9ZJCyIKmT 1o218PXhXqysusQAJe1Bjnt4tXBrJBIRbbz6ZHv/F+NsoEURW6P88TWDyviSawpdJxS5XKEiD9M8 87dTT2axRRGkgcUu60+mohi+QhmfAZWDjnukCPyW3euw5VDhvCgdhlHySdw/Xdm3FdJvxATy2UAT 11+F4CQoCgKuOPz4IGIkARKo4cC7zkVFWsS/k1pf3TpvvCyYi/YXvmvrmXX7iYik99q6xzGGbmWv zenb4Ekk+IL73ZPW72XlVSXyJ1J5G42Ypa488a0U+zT8J736/QSTRR/8c9PsL0wLM60c3YR7rvPF OR8HTlb+8WN33yQUa/Xet5UsIulz/B/IRtHifcfxRBIjY6lceBkV6Oz3qFHCOR5i7IXHVqQdXY1p 0Fs1OcguesN/0lkQeTNOwNf0bY0ivj26ntwTyAWf5p9X2hElO21LdjbbFg5LyNn8CDhhZeYYi6E3 U+C8Xd51TWJojDhDnF9gilJpjeFWIo5LENMXSt56kfYxIjnq5kQ4urkywsfxryyGZyNwIM6Pey7r OFCegAmSXE8y/MMyHOtnIupHb0hapXk1YSKx+qZQ9TQs5YfUX1uGdj69nEWAY9DV8Q4QNgGyHWg8 5jcPTAd7y65iynzobP4WtbVOA5aVD4LcRhsMYNkD+lHjh+Y+ox+FHBvnsl71JDN0P2E4AR5ABHnY xW2f8L3Lw87wUoWH5iPU6THtOOMtnK28uTYGX57iPi8eUG1y+17Y3VPlVD4TtIBW6Em/OleqarvE /H5SM6zVoHKv5VcDDnkEG5y5aW2HoavaWoef6fFwmnsfiZJc5+tgv5YzvlXNU9G2ynTapvart83e iiU67izjceXucRQdJ9Xrx4y8iY78wfViy8B4f+vl+ZZ4NOfaiQXFDpun8Nug6Cx6MQN/WPp4oowD uksmK+4HR/6OKFhIm4sDx+FqcwOYSDOD/BoLYMhDeKCTf3T0jtFkrKLHv99NfDNfpzOix5L/Fz79 zRGTMzHU/UJeOfTODCoV6jvnXWLFHj6qwRSW0W8JydX5JCwGyKL9WKzKemDCepaUJSSFVLnnerjj q8aNAqP54JLHL7kc6ic/VHoS4bu6iD3nrWPZkFbcXRf8LHmmls3kJ8OQFbq/6QEzhfPtJuiVSEfF O9mS6MjTT4NcIjzzj7j8gy3Z+8KWq+o1R3Qn2cEOX3wQaleIXJb4GYZFuBecZyzTbIY55F7gkZtf tSQqjlsrOS52XxkBjYQBzpDNwvDSq/EyYH3VshO/Es00x68WtYyq/Jn+KfxwJP3+S0+R5KsmU8tQ wdQQyqD1dfj/pPoZ3Dy/uu56VmkXMVuCy9+6yWHUMf3svts/PIYB01pIN4gph1llxwnNy3zs/wmW vrBlI5lV4L/lWncGm9Q2n6BQSy3isNOlj7CDPFTkra8AtNTkW/fyvaK6i+yrlsxmOt2eQ+3SzGNU YpTUUYIEOaRbS1tcrrCHqIXefe8eKE9jb+pijuQwy4FdUyKFpsLTjQoDh4U09txex9jCgB7t2PZf HWMCW/aFUWW7cbGSvWRAS9wtKph58LVT+qQCveeNctRvbTH2xrapmzD/aF7eq8nXC+rm1mSZ1jeo cGqt7OXIcdytoV230I/fE9ZSw+dyYlD3/8OQaElmRQ+z8Q/qR6WH5JL1jj6gVlxaWWA7J2FwqWvl CI1W2OOh1TWyLnbr1rviDx4pzD6q53mrFnjyoBEtLtsQ/rt+UWlH3fZD8DgTJPl5p7l6nih5E6+g SacuqTOc0+qXPWc+HHDwmNBU/lB9gaD518g5AcZLtxc6H/LqUAvGNLvpmrRmand0gP2q1cvUVOHa LMdWuRiqyH5tNknm/EROiQoK5yaxQkIBlBjUKposqN+fxLMU/zBsrOT16/bopA2OTOcyahZ4Y+gX yoLtv4uQge+g308yMa3SoYC5xzf9/ue24s7vey/SOv2RkgOtaZwwThYsdKKJNmzouS6Jpa8G72gd svAxgn1NeEtew7UGXaZkwTTqO0Qg9e+V86Mr240AVnpaRILsTIvMcA0qgWQUJC29i+ftCJUOVZtS 7GUPxFCaWBeIGZ/Kqg2tgJXzj7lpZX7H5zWbGO2+jMnWV/Sp5GleI3uwbhQBUSIhF9NrGMsv2oLv znxtQ0oThk2khmef982GcjQV6wNCfFzAb+sxZNscye7uDkp5btpeY7pNGHMXROjR1+3+0Es/bFp6 VDVsySd2HnzPslFU52693CDJoTYbt5seP/hhTFSSz63ssSSeDH0p/W/k1sFurb3tZN1Fu/RsUZtP 4wm2DGq90PZBf8RQQnDZarjexEqdFz4DPHkrhuUejbyICB65NrFwCoxo7SCoXXhEXj/P24aAXoL3 QkSG71gWaZhwdzgUnz5bLm7TGG9m0gK0G9n55IRaUONrLWN17jXmBepWlcH7RDz/EKP0ZIOD0YkR Pr3YC5DN9ar152rrJ+QOir3id5cH2mlrx0aTHDUj1Fv13yDIV7fo4toM7ZBtv51k08MKWX+xRUhk m6lZlPQe8WOC6sfK8yB2659u4Iifv4ATI+ylQ/kXdrTPXUFSdsKTwTjxp1b6lp5LJ3QMlQjh5n7S 4L2DaLtAvNwbR9lfVYQT4/xLeG8sqxlMc4JXXYojtQGMOCw/CEOyIE7xp73RNYm3PbmcuBdDogdc R1VW8DtlBAo1epxCEC7RTZzgcAb1BswpG5VqHtJ8cLgHaMtEhhgggOMlcEMb0JWnVAmH9OC25ll5 ShVXmEo1rF1Z8onWd327e+Kc/kfsQ8Mi+/uq94QZ/UAeONjmb9zQJpq1K0z7kA/Zk3c8nFaAouN/ EuKkj73aEu8cZ4VkP8mCh2eRL8TLgS86sDWXFBKCYvy+FF74PQeNX2dMmxllTTXSjybNiz1jLa/K 9PnwA3tx725ezLIU21Lj9gb4WxOjgCSsReLJ7qVLHHq59vos8j3uMoRv92gVAXgTZ3XMwqk2XtRG VTTXD7GVdI5hGq3tWIkoE+GdAzh5UVQ7tEULyc7Y+L8J2oIaVMACxN88D14GmHzA2LGMzy9cLhyP lt/EH0ICUA3dYx2fQrA5iWsbRlqFTL0a237/+1ivjMaCbQjJJojtswplDKXQYzZm5Tes6N0sx6MD kD3PWcBVoAS48+NVQ0/AwmHxNpa9FpXSGSfYoSOmNtoaWRF/5XJ7KySQbzIsQBWlEWZbXyJkG6ir KkKALRuIfxh6W/GHe1m5ttJkAFm8LAnLUrCAUXzDT5BC1/+BKlzzcrUh9gJ6tAvLszWBjoOvrXRN qOvkdHySeTcFKZ0A8VilZqbXtVNWyLgfTXPNoXaiDzvpADadk5IQ0nE2GSYmWJb1y+yKd/fLBSe2 QqmSdFqR75zwwK3Yq5tPZQLoPkMrajHaFZJ9uMVUUxO98o2lTp8T3p/cePslw8m/jBA44nW2mMp/ z6GP0H8NWQrMj4+j6EK3Lrwc/COdRYfEVBi3TTz1cz9sxIY1PGJ9tkQcEpCvLYGIURb6oYv/o0LA dVX2iRKbnFIc8Vf9scCZ845Chp+ghMqX4rHfW1lBvV74GsnmZRCA0mASUZue9/ujimGFs1NemVgl NmEmchnLSuy0R5+OLiPXcSvkWoGQYA40RCAPVFVVNnEey2hLOl06qGsqI4FLIbV3Br88vUdE5D1w wniGaFU9hsNPo7eTm28lMpAgxdV4YlmQ9QfNaq18VVcFtR8o7k4XqOgJcQ/xNhR/1sfYshnDJgaK TXtpV++7uykI98fIoI39DkJ4TD/Pw/RMF2MXK/bK+0Cxq7cD9z7Evz9swHVtnTYXgDKXBWsyxbXU Vmug/GcyawYuPkTNJpz2XABnEgfVaNdkyq+XIsMyOiYoUqxCCc+j8EFa9psCM15YcGcXxMpOaVcX OKN5WAGvuX/VnfRSYsmgzmNqZ/WAcsmMQE+AVf3jCKB4mjB3K2WveOTYxAYEUiJZC0sIYUdtl02W mv6iZvrV5Efc5E8lmxCkchlRUlVo5cTwd//CF9OI/OE+hu2irr8JXMaBPPpyB2ZHUoYq7knRt/TO 5PiHshXCDpMKi6kz+K6PI9jmiB45yixVuYdNLbL+d02mz6Nt8HDqrVmnufCU9w3r5xg01AMO1H6e lp8akspW+/1YNLgtLAUiMZ7Lr629rvttZz5Hmz2DC8d8bkvQ9mUgsBDVAWDCqNtivNt53wilGy9+ ttDtU+OoSVu6C6p+34YP8e2/Bga6rx2Xwl2q+XSmXCXGSu2P8WhzrOpsi42ZZ4OeZTqFugC0IZpK sNFQPCcGpkRzuxdndvwWMFyp5sHGnx/d3o5YZXNMI+UTwbZySCqfErVOsmlT9DrjiDXcLoFEKQtr eEh2nA4/ayCdlKJLEmKFuI+DJlxy2MB/Brew6EppvXc3KQljY79wc+MAglBQ0sjz64XY8nPaNOAl Dy9K+M7eh8Vl+eEHpB+IndhCOc9R/xlqonm4ENgH4H8RbiQzVr2M4/KpDInVB0Vib2vBPVCCThHb oSWi04ABO+B7QsXz+QtZROq6yINjKdqwpPdmv/7XWslkSrB2pcAR/p7UwssQ0oLAFgC07ICNlP2b jq9nVTeDGTZdu3RwGf5o1iHkHreFGa82V2A8Bwgr3zu0cBnNUjKCT/QkzqvjPaGoDR89gARoEsNW DfH5xLWS2YJhDZpw+Ov7p0mcMqe7Lisdkna2aUXAw7sZFGquHPTHYZAfUwuENHaJ4vFXt0OhtWcj hSv5fEVx1xCAna2RnRQExj185MHgg20409hoh4C1RprUcDKQJu//QBX6Fwl8Z5u0d5bzlkRhSgVz bkvagD5zTh/95vOwqdyRmMxfYpmdwdHcycSCdLlC/tJakTbtrEjq2sr5pAdFsQD2SzLa8URFgeHE d1/SVmupWlfE0JgfPjrXNAJg6908etEEP4VT70ddayYBujRdWOA4D7g5k3C7Mu36FaeP8O46Kppr Oa9vQiSCZyU3FbNowiWgLMHqyt6/vWhDeGStvqi0ZnJ+i18Fsyg3+p0fBx8O/viwbwkKPiVtaJpq 6JBlZhVqNZyK8B5xqpyU+2gue2RB0XrrzB2DFUrrl9C/U+/iqwdHojP6FSZVWp+jWlvuo/LjaO8A u6umAc48vqcfBWW4Ru9jZRFovlD07Os3bjEiDiJYEHAlN1B7d2XTT+RMexIaWL2OYURiGwbSNTvr 35VwTuzB9ROgFLTAV2Dai/RRlc2/wRs6C472zKW6ctwTtf1Io1EJ2MfJuZ6NDLFIwNZkEcjxgsqF TxKVFEjfEFTFoklhc2cfgawNoORHEAV+4WJkJGnC+azLik5NRrIXB+VfjQq5uAg0YI6irgMDAhlm tCAuo+K/KiECHFuvgkkjQ4ShnpTnfopHYgU6WmZ6xbvq5PKrngFUrhfy8tR5S37jWvh9FLWp3M/g reqxQUmjHLuhxdH60EHWeNcvCD+ggAJFMFziWtThU8wIfCjrv23w0Rg7UmQLde4zlOeVlnnYpdQI GvDMagpcnC7MBdiHB4zebofHCpJ24SKDb6mdh1Ro9C0eRwQ+dO6uvmSnVYMQnNo35rclcJkOgnDt Al4wlHqW723nRA8lb7HHfAIdgVKuCulNXWAELIEadpuBmVGJyUzPOKgag4tPU09eE1eSdqhmYodH GubEDlKV+kUpeYun/SajUprnHopkntRelT1Y998IPB83c5Am8JG/hhdVQ+idjGD78YuwdqE+y/k1 4yttpuxKLp1/qhzfHgyBpt6uGf/hFIVhmwytxWz/9ezUeqa29vRFLgt15GaFXOjvniGRnItcOmn0 AmsVMX/7x8thUdPE0IlzEI8dXJW1KmzFvC4f7Io50BMTEpL78F2sOcZo8iejLGr168rBvJtmQR6T iuTaElzqr6fiKDZmCJaPK5uu4QRYv3gvvY/Aw7q4pfmO8BkF3n6pfyzuQl2ko/b1Ufr1T2e68uvK rh7Z8fmeidl6x5pDi89kDe0mV7E1tUwskEhJ/++msbLflKBieobVdMZpoXZSfv8+XER3Dcf2Wkpy GsPs6s9qQ028zL+CHkrZiv8GuaRt1RA7XJr06mGaDZJZsk8ZU/Jz5GdzfAKPhQpHTjmljAU+B3Mv FCTOuyQzE1dPhosFQHeTfJiUYfke+SJawHbMY6OOYtAEkSqHBGnrFngyeU9MvFAmrVmamS6ZlTYB BnuQ0RrJApLiWihnAsi0XcqhenQOMK2vkIygqngeOeGH3iNAWKtHlV/ENxRlIrbHQhCEBZjpaE+g avGTCXcTTDlaegRUS0qz9xBNSRtHkf7ipcrxp31cwHA2Xl+FCx+A+mbPjutRRaFsDK+QGPNI6KLb kQU34KkeAYPYCbNDkoid+k+myT0WFBoZ/1S3yYxZITmsAfkuxscl3eRDHTB2+royLVxw7wgkdVJi bJgHy+h6qsAQrQiJVf10FJu8p1iMxF6EKrVaUfvqdh3DFH5ia/UXEG18d+tXtYjTD1snqgAy3ID5 AiJqPYAOBo5W7h7LnODj8xF2f975AjFT5xx9lhVWq87qlnxwkuLKCClfJzo3zhdzp3SemJwTCTdL 5FqL+LEAud/J5N3nWCwgjly89pcdxdtYw8OKZ1vD82/uRmQ/5t71SSC3m8g4mpX8rxHX781lAqA8 Ihj9RNFh6aiOZrWSq/2vcGX8OAtSySSU9cj0Gj9Ce5bRB+L8pHdgM4/oT4qqorIrnvzzfR8gKT3m gsNrv7bxStL3Upo+vQUV1v5ti9Kn8WzW6r26BMAnGykNRJ48Cd4SYGCeqZOjooFppOQKouey5uhd 36XcXZ1/o00Qlm6OYDasOGJ7i46/khRnsOhGPMCAhR5LL4pZKDYz7OZcLn/o4Cj92j+vr8Sj4k7S iklsjfVDOYqVYVVI+9pdkTS5sC39A0c+MjAQ9ju83CRSWveZm2CLQtY9OBLSxhaWMMzxuJb0X40a QGKwW5LUGP2BYC/heZfEOWcAy5DOx0gom57RXQtwuUJp+ZkzMXZBWDJz/Aehq0mVmuUnqfZWUo8H unLv13znex1czwKMEP3U8nGBPWw5WFcS2FWw84/JeDi747nRP8pKMP/KFdIUT7LrYTbWibLCQnKK 5BfmDR1GpeNvifXDRVce9TqiIShjMZ5GVZYTzj1oSOwNIF93swSogQ+TtcOtMcQEBTrpTvwY3jWx PgQ+/QWEJ5qEcTlwKp9dDZqQf5OhbnNkAbtVHKiFuJhYCfMYzVJwD+E0fL5rZgtPp4Fdqr/E7rIX Z3b2kQZ3cZehHPqaQFLnSBxs1RwkgTFNMjvveg8oZbQW+TOzPDTGt/up93zUvYsmcetIATHiBWX7 AZntzToW7McQ80GpP5wE/DIdpVLxXi/TJMDjrA/ODfSEk+p006Iqnrn4vurw2bj29oFi7FtJFJJH m4Bj+YymZuSPU/o7/kskwn/8nFfRubrSG7AQLGCElHL3yOC3pkwqFFVc+EaUbadswDKiAH6PTW63 rY0XqelbJRRP4Fj4NXWado2d3YY5axVbQoEiboSQ1IPGCkb19Jsb8T5005ri3GZ7L2h6o27nC9wI TqM2Eo/ZuGchr78zrNykS/WzO7eBvx/o5FgyADEpcaJGuF6vFWELV7sgjAKDwSSz8jkXZOwRvv7x NHqMbAMp0rD0I4GTXgHnwdmvzB8N2UUzXwNGhZ2Fo/tr4mUZs+6U9d+b8jJ4r9qggol0Vrt8TINp VssOl46i1584n/T1mGkELfsswpRQMB3ytUKyFTZkMw/Sr5mxZs7DKqflydgyUxjoqkcFFcyAPP9N 1kVAf0b9LPIdQfKIBOC9YicTO6e6KOMmPePOWQqn+Qq4OiwjiLCzgin9k8W9kY6NreFjNNLQjczD 0tYkNUWlfOJ4bFzu1eDnEQ06YywbC22FmyFlb5r/BQh+tiF7pwKeyxD9l6X5q05qpFoPiagVRiIc QdaRV1ssx+hm6kHyHKRKLA4VCXLSEr4awu/otaSFv6FiL5TEsIht7IzDfyjs3AOAXESsnLnxxUbp uzQAgOLJ0qr2J9x49Et9OI0Cap+EUAJIMqujjKf2979vpYoOG8qvqOZEeJA4hMk698CMvR1sZ7Z2 pZR9+y+PtV8Ob4Fk4LD9Vd0jOHgD5TvsjWTIsy3AxFHsdBNgoXgi5n+gyJyo+CxhtNZMiZcVCJsz u62TqrpoBjQRk8gs/ysZVz4z1x0uEZ+gp4gNY/Vyo9R4N6gRUV0/kKNEOUu9BBigdtP9e8Fa0I/V RVE8Ou6h6338WZG09YDEib9l+/rfFbFTHzYVWjbF56ft6M0R/GeE+qLGpOeBQv7xeAO+JpLGwCO3 w1X8eUR/g/cFOcoGwS9PDNBY/H1LYrgicxqI7bUbUY9TxmyoDJ+/zyZzlDAjf0cOA/0SthfF/AMd Zx/cnkWg30uAvQe6Cw/nwDew54wn3Gyz9pJc5Q1cXm621+xU6M9eOGKL3PUzjkAk/NhNXVacAmdA boYgC6QwWKgHASj1x8LwQfZw+JKOiT2DxW55mLBj5/qvxctx8nqlaYHOJMJyE9WXRQHpMLsdN2Y3 WfnAviVDLUtyzPNLJLZcUgfUVJzQpJY3UF6DaUZQiQK05UVmWpPQ64jzSSorAxs0CMMs3fo0sGaT 57SOQPXYW0OHYOClD28S8v1wffSukA1BVZo6kgsRRU+vn4mAZ7Ia+m3R81ylv0MucS/xzgiAS11G /Fck2Ny6qGqAg0e9PuimM3WQmTI5ZUW87fqhPGaD+CwZQhsZ/Q73NnBdDblid7ealUwoVQtQnbT/ qZfocMh/1ZHIsUYEyqTPoEen0pHyOqJTILMUOpQas168YN5SaQL8z/xXIa5WS66v85ga2kTVwgDz l53C2TPJb6UP5PF0aQxkOdjyEw9sQM4DmRzKJTk4fx9VJLdkU6r12O5Z63KHlfQm1P9ixu7WZ2Vz MZJmqVeM9ZEins5JVzV0gZz4UQQNkOAQ52cFWC+o45ysnVv4T2reSYTyB6JGx5A0eLGW3bydQ/VC j8v4xlDiyeqhfacoT2T/l07WibPDMmoU0+vAJEcmXdctnvhHpJ2t64rUY3IbR8eNebbczivGGfId iOoN/o2Y2hMf0gMHpx2vxGWrG33pQa8xxOuHtMFpAYst8YMc+r+W+OVNZG8WhLyVEC9s18ENAhjy Uak5BDGKbpKIyF4j0z+EML4vIGmzz/SOz59lecOKnmUsyt9r3ByLy8KH+hlNIOmixlM0x+7OpYtW hMOlYVurq98reJtw283F/y1OF/eIFvxhaB51UgBRjhzKDTd5up+Vhc+9En+Ct/1BNu21OkVkf8tP HGGVbOnqL4zQxFxp20o7/rQs39gZMzLekvDIvE8i02f84yCV9RDmf2C273iYMmrrv/spg71PDKCF YSyDX8t+Y8JPzvRUkAbg7hnRWDp58nIE/P6SfoUkD2dZkYEqWvNVPtS5glFkUQkvkO1UmqiaymQM 7Ue1976ieDSKpIpKx/o1TKbiLiaS0zbt0RNSuWead21BhLo0JVwy8W96N11J14Fn8DXjd3ONNq2L M9uaT90BCMMCsGWk3os1f0ihuvU/oopd43pQ5JY7QnpCxjrG7z6iF1lZ/998K2GOr2PA1yfumbLF hTvOY5InVcwjvBT1Tt25TGs9bmwvllGcuDPpCDAiwifQxVv3CJ2pzj9IYcTc6ZIlmj2NgVG/nZWp ebQXctpx6iVdkMBoinllhdGYRXMBXefd9WEZemSZ9eBjFX47h8pT6u8JTAVuDvBCcyAa7o3DXPeC leoyOWLewLBRGdlaJaACrGHzxKLzD1Cb8IpBVwG/mQMnCKmwMWn51+ymq5shWtRGHk3hKXKQWf+K nSFRNkY9DRtXJwBz+ax4MHOpLKFK/UDJRu0yX4QBF721+DvqWbYb/sfAIuk+KffIkORHGVpoEKTU TED9qrTRdauSD+6MdR8HN2w6YpebyimfRJnTGCg9xP2uz2FmKe37w6nXqtdiY54lnUHC1FdBwfwk 2hnp4bbm5q3MgE5MoASwSNf9jp+5RUdc497/zdEku41CaGsuNR6y9Ff19E0xUP2UvllzHkhmJMOG Wp/3B6TIZt3CVstP9IO2noMmCIYLn2nhfAC0qIENmsGlq0VUHF9KmAPk58Zf8hpYll624IIbYZyu hkEZhCY5jUXxQLgG7QwBzidUNeKqtt5iULfSPlvoNYINxqQbJNtB7XQjhklIsJLIPFEAZm+E5ZSD T2rNtAe8Gm7nKVfFNHkjXhlwsmfLG9WI2lOPMaFAQFPQOKH8PzlQECAUxKPMI9as2RwdiYqIBw+r 4h1Lj/AXv5zkabd+uW7h+OYUNwOXotFyJlRX1vvhxEEKmh/gimzHZ9M/25Wj4E3rHKj60wrLsQP8 2nMxNX/ZK2GjXSgEsXnYIfEnet01yZaqkdAfy08o1aTcne3EjzUFhbppB/mHIJeU9yFOAqnfQWnx 9Axve4b+cWEk4g01Rnn/ULfuD4qRU4h/6tcAzpo5dM1kEC0C+LIpFB9HQ9oT0e2JLobnudmm19Sj nIJ8OrKh9n6xJjwYKVBMwhMPscSN31nTM94wV8/01Vld+guwxjX9srla/OWsa2H2ckO3s7BcOo56 ta5Gm0tqOKVjmk+yR9iqElVLi0LTv09j+ibAPM62S7zf9Z0b1tfs/z3xuzlE5TMIXXQ8X89/RSQJ 3YM3867QeOjaXcZJPgiMJD+rGHuBaaqTVk7iqC96hMY+YMlqGA0lIuY2JD5CyxoWJ6uYXNi9/FhN +JMsWigq9ywLxv65FmJBtN8jc89DnJw5lTFF56nE3XIzoLqraBpuU0KzD5nCv+t0wKhR9nFJ3dHz Q5xJ9zblaSYx8ibvRj1BlbZgXqxo5/Q9UbzephDcMYHsYPcOrR7SvLNWkkksTDN9d3VdcEFP75Vg tpFrJsUH3HNCM8oUYttuBCQjnBG/A0darell1vCLudl8aejRq6IBAMTwlvPK63fbQLHh05ApYGrv eryxoEELAp52tka2PQVWGjGvjw9XBBH/mKVWcdYURw0qDCabo893uJPodTMbBwAP4OuAkg0lrays dbei1mnE0gklYld+tan59k9Mz5CKqRsgKBTpOqIppWV+7QqgJ0COa++nklgwnKkts8IErnUToFXc vy7OIP9vDnO61FdrELuYLRcLTIJKq8o5ibnDiGUG36Z9/YivepLvMdJ1ttiCEEF7bkeAnWhocpaN RQpCIVRpcCAx56hsmzrsvEoiXnv5TKj9u4PQKewQFlkq1eopgqlOWW8OT9OxsivCGgBmCwgmQTmP akP4/CRCqeMOvFy1FCXoKPTioo7skaq1MnNswXbCFim4Yu518FMgs+cz5MJnumgD1099LLBBCSM0 RfgP0M9eOg8SblcAmR5A0VJ4m+dG6+wyCmDUrIRE9mgLAfmrRUJBmxpxWr/ksRmclGPYVb3FVqs1 AQqTYP6R6GvIlNpDUsLAGIq6X9viNl54zOT/rbdSy3ocfJLfEsJFCEtJBHc2X8QNMRpx4kpW1zVG TFkYleOXpY9xwuVITDSee0W/WpPHKPLVAAaPD/K5eWmgiu2Ki3FzIC4YH/GHt1VROCcSPGnPF+No keNKZHlxCEd9GGbe3+lYEhfA6GGdOVNcsR/91bYqdXR817qblB5zPDYuPAXvs4Bu1npphUuKVDRN xWjIdZ41+2dVrXEpH8hRWEEByh84lpc4asgDDbsNlfPIp0464+nGmnaOXlUHe7RiPe/RbvDmLmdE UoF9UpcQMvGsCsmDY+zPtwkHgz7VOvllvQnYg1/tvY00psef//sfyaqREa78iAQ/H+BIOaHAA50g zFReC423BTcf21tfSUgu0strANH24MCOiucdk14y8sxabYE+gGdJzoE3pymi3O1k03t2fvyMCIgC i9qlQMUfbnIsDlAPX0jhdyBo/puwgVoOEpR+1LnL93ws6+vq/hBkjWxm0f3PFRJ6CEOdZPQvOLBs 8/apeMSZZJKpkJZUngE3W2dWpB9XqutKiOS/GB7fdE9Sz4XMF45W0DsP2GHf1U6Vv6BJjnllJdFN /cqGc9qGNms02l45OCSdlJs+4GGYfs+pUEv6I4qReEXurq8IOiBMMyFwV51Ez5lt2fqqN1w7ebzh 7tSRvcpjNfLgTH/Uqsgc3kgr6OPUHsjVhKWuYC/6f+moKOae4R/lkx6nHTVXOSFgKU/MkQsug2OA q+FS66T0i8SN7lReGgbkpnNCrIng3Vi3d4xcW0GDJly3AHQqFhZAMAMk1MHj8O1L+XYIddOxA2pW 9cez1I4QLne5J0RqO0SP9DFBC3SLlXzm6Q1esDMqPt1Z2LvjrzndOf90bZPgH2j06WSbq399LNZk riPAcLKI/732auw+LbFwg0udHPxBo5rNkuSMxNLkOXVqmTcbjEcJ4pP+GNv66jj9hVNhxNSHZeR2 Qa51KchymVZ8g5LIBHQAiUr6glgJD94aA9ZXckwUFWhBFGdZuqC8MEiWGtU3+a5WdnNwWgmZIoE0 ObGU8EVLhiEoPMSQnt3mC9++baXeyPgytWF2T+dL0oeT0WLIgzZnq4NWvNCxGTbp2l7mX/cwXaYd k0v0Ppvc7Tq7x9cOdM1FL4AKeaFMqQxpGOY3rvFUwDngyJAtbk5CDuNesew0U8iNdcTXWPehF8T4 RZrCerxFpdDX/X/WcPStHTTHuoRE0K9uerHaeZBIOAPy2Vf+1Ug0jpa3VYX7z57KbTaxvx51QLmB NtC+dgbFmLLrAq0wnVzNgevZmuTug9RUrw2m6eBqiPyf/pT0Mn+NO/o9KuTPPkPnNobeU3C7m/z8 5YHVfLuECwCa7Qt0KKblzEHFC2epMwiCTuL1kPFzRoTrCmhb5DH9h/oBhDqMyIZM3eTTeUe+x2Wb XwGVlcr+VrRZhTLF8QCmDOGsK++8OfKqh/HQqX6EO3wMUx02jyT8i/5CzZnu39Ye1fkSb19zgOgf lumDzX7WCdH2DFKpoSa5dEvY4e/VHwDAK5bvAZ4yse4vXZLVlRC+KvnT9i50vKYEjIJmHEi8a3w1 jfklm8vs1OK0GF70pmIgMUvvPsEuQlXc00XNIMo1c4bJJSZExPajx9nFnrii4WEJDOuIMRJNyeKQ Cl6Pob6bq7kgpxzm2Cus8JaPS2M9cXTDfKkF5PITlWAE2e5e+kVDU2gsJvGnYPUd4EqGcB2hhMia T322UdLK4q2YKaAhudTGfSjfOlRbjhzpqG6UKHbgVylgC/OKi8d+By6wn53lVl+L0OqX5m2CLHq1 USVs1mg8PUnVDGCgxgfVOhiJAicSkJfQjcDCb1tWDVaQaJcm7IO1fi32ig61/KJE2VcNO+gZrSZ4 60v02YbaTQYZxWtKFB+MtKshZ085r9crr3szfH78gPQ5hpiP7OzGi3qz/FGGx7jAhYOSDXnwb03o MBB5N76eC8f118KjywiWJ9OsTaF8rXYs8+yc9xlxWuvVHUysqK30PzndP+xDKH7Iui12n0Ksnq5E gWW7sr8b3aD5+h0CPrgx2amXMJxdy7K3M7z/OPApLZMw0DuyVphWWVV4oRVkyzLhqIWE5fqU+NUY Nw2F2Iw6fakEjDJGSflv0xqAeYDXoGn6als8bCYnEgBsvKsmELXqEkO98PDv1Gv03JEMt2dQj6dy DUlpoQc+9InBVKOg0g7BhfO4r7FSOaCZZOZzPLzoaF3MF+YgTrH7ISLSM1tOzjgYuSv3igr78aHN FSWQSn6J1MOdGcewNw9XjEun4rWL2QLDdA3Hhc+Zc8bQ+5cwEWHg7AUG43rIP3RcOJptISA5pfU+ ax3lUiHqYtWQpMQhxzHsHWsEUqz8yhTENMtjl7cfSBGvMYaw+SrzXryv5ezUoBWLmViiCq4V9cUL ZOVrEyUJBzw/JmYq7oTw18sPQT6hUbxcJPglFuzm0wFhTzM9BArSWD9hkYxbZMEhFwOMzXcnUYUJ TuPwMLZct6bkLT4YC3jjxq7jeulgEjzJjVoIPS+HrQjUsdtsiZjh+LfK8PcWkTXpQcGs6MwsjhEd BsuD/Ohi/cqNlRxDutvJ0ZP+x8eGHk+Ka2+60P39H1Uaz2PoRnXP03RQNFDtYwml38VJHoE1Zs+f G9i1Ea9q+7X/ffWekymmUTWkpP2Utc6Mjpo0HSGOTK/fJ91H2dYdN86/tDjorGOijBd9oZSxIkSm bCkuvkt2UP5no5dBcN5NdgaQ6fDL2gBUB2Kfzz4ONB9CdIY5YqYah6tVdykTua//XN3vJ27xlmvy DHncllE/ToRTvYPi6/of4fCLjdV7CNe9McNUBzMC/0jJdexHhUNRKJsorjgerI3SnNR6Iy1r3HZA bpRO9RXY0xmxitzSHdr/6WGf+oglktLBna+++m9kjzfL2SBG80ctphaeJYMkTf2oK1Eh92rpg5gX GL8S64QL0EZYbwusc8PsuftQ3a5Uoh03bvZJP4Tb4lyXVirJ9AxSw3LunsjTIekhxmo2mCQLqj2A DH/iViyocPIvkJvF/kA5kdwII8VAAN1295tF8tWnZ+ZF5rLF6bAb2Bqvq/B2TuKmrJoay21/NNSq YsE5BRXiBToaif9vYCUMP6PEI6encuCIzgIQkiJmtDDAFO+vRD9oeJz5OTHxKKZSl9zKrZ50OcHJ ni+wvdEVil5P+VH8FG4y4IM54OUACxXzchTXTftX3B34DyFhif7eXFO8hORleEYckm3yEcDN6KlI FkQ9UvzYdn9c6zEFmcrSsDeRx5vQ5MdF1NmTdehwXYrE3dxoMhSToU0KZ+oW8Wb8fCeL7yQ5uxkH 7O1zPpXQx7EEPrEz1fdWJy7QnUsLmhSqYLNDTYzHQpxQxnk2iim3cpLBXI+idqRDtWpKT2TQHD3X k5Ywn+++VnHCqmBWDDzTSfaDpes2lRoscSMhIvjk81DFiylERFzHC2Wzt/uOSRGTb27aHGAfXYfp pm3NM5+wdfR4UVPqPOze7iJTydNNKnssor/rjdtwSueLuPTGhIZtZ14RUuFOX1Sqfuc8hdsNLZEx xbvMdbNjdNSwLE1I5UYD+oj6y9IECe1wNJrSmcS7/Th07Nwt7yMsYaDQpo+7MAeB/GeJoi/+F9DP 1wAJWCb2qZdzt/Ssm6lDWSFIKwxaGVxdvG/gH4YAfEZE4dwZsPVV28vnuimMyRK7RHxS0aqXvrSR SpFWxaPftEGXs45i5brWS6wqyXpYFRZ7ocZ3vw2yLN7Lzn3S0/tWzHbHSVmLURWho8EDcrYtJmKd VQ8plesFHvqivq6BxBCN8jym0XJp26FfD7Yz6yMDj2yn02JLGF54aUPe/ORI8KUpotCJBPLJdLb9 JbaqI9CuobDNHz1+JgTS3YnctzJfe5hPe95whzxADXlL1FSma0JSbhL6Fy1MojGk1PiAZktgk0qD HzgHy73ONzzuyrDJLzQQaWxHL4bqpsAittJjVAiGkwlzskHpUpNGugA7IkbQ/XqVWithZw/7WDGK ENE2EEQ6QgmKvFlx8ve1nqFzTGqyY5gvDq8m0ZYPrGV2jFJZs/+bbFtZ6TG9C/jKiJmnBpV/GEx/ G+Vl8OUu0GufLzYY6fRRrg7mR3xm9xhxu7/5fnWHgqvgbfHuuMHPV/wWDn4gg8kKENtVNc6CSQ1p 9cBKy6PIzmPppukTRtRQsQyAz/AlmDSMBMN3XJvzHJ5irmVrDeHQVluKqFPun/AwiRh1s7DKVxXG AbbEL3hEDT+CuPIQh8WcIeFka5XXaHfmZ3/cm63rDy1dun4WBMFbU36HGte3N0/Gw60XUrXtGceJ 5l7aoedBix0kQxq+CDpkOMzlEix7xwNAE/AN/Yw8gUmlKwmQnRBmQm7mniIrr6TgfQz9dR9Blsdy cLc8iyn7gMWnNunErZekC8U2hrHjLtjowad/WfLLXso+PEOraaM9vQbevCM1AwsHZtXLtNR9Ihqp XEx7fiBmYCXpvXmpMMSiq4Aqbh7fZm5xz+RQLVeme5p/LA4JL5DwUi5iZfwFGMxHBozGYi0AN5R7 UUXmSMyG9fOYJ8V9CWXcgXo24s9z1/lowoUH3Km56j7qET47f88wT/quwYSaLNKMwKrr3I9TqsRl nAMLSRIokbrDbbzDlmT13Wf1xA5BAuvq6FZTKeiKfaFWGi29j+IEdCuvRO3iwft6owYpAIQ+R6J5 W7uyK7Mc0J8Jx+OjpHHMLn4qGvO9fD+HCYsfXt/uJ5EgfghXiqkNgXK7V5JhgJyftpAIbH+y/sxU GFoGU+vb+0jWyjDa0/ArdZPH+hK2S5+RxdwAeOPbG02pnO8liQtJgoX1gGD+74NvYNO3A/tu+/d8 8i8EJAQxBWrlhMiGNLEvF7gZXyvwhMiDXSbMPj6IvECr9wZKBeI9g03hQhqMJMEnfu9czNsm3nLr uKGZSm0yxOX2ZPq3KBqGpbXaXeuNQAsRcgcY7F4adPvxOwrw9OV6rXHbPwwvazB6D3tezlbkVY7A aFzcSyTBN4wNO5uLPdQM+/P6nvrmkIR/7Y9k5zQTkQwWnhrmSDE/JsBJgGpuBS+PjpVd2H/5Ay+L 8Wc+WHCxl4w9E1fOCD0KH3/0I90G4gaBoe8sNFeuw47d3Z8RS6RK2tIJhotC5XAbjDReKik5PveI KHqgqlXv6iUX2Wi1c4bF2a0S86k/zSY2S53R25Ug8kCNuka+z4icATkTQB/q5yyFwFQJZ03UzR9p Cs1P/2YpBC7GNfvawuvQzaf2IpK7Ot74yNUvyWThvn6hrnkyoVY8Jiiofb5s+NBcGhwomPjWYUt3 7mJUPJuOHDe9nnYkojYZBWOySQSyYkhdFY1zZVt+LCtx8YkwrnVawykImYjZ4+wI7VsiApvpMVCc OnFWClxKwz66y1hRmpxIa5XJlW5MxDV8RfnPVf7wkNCLbqG8m9gAKVc5gwvK1aW0cts8hQXsU6UB 3ofsSoJzMVB53RSnDogxFYx/nLQpnMK7pS2Tm07oQJx9sKWhlMeFukh519nnNp6g1PhOn7L0qx6R wDTL43N1OlFA8WsDntO9WEGQWq+odXWx7pp5VxnYFTcfjzMQBvF/N/RZn6vsHkex6ovN5I91elGC ChUxqiQs0k/dG1IMYsO5u1LAngy5LbKmu8VQiTe/uDfwajriitxR9d++qNuoqQRQzGeotiwV/JEU kydaFIVOt23QYTsHLXyZsmzQjHEz8jxEbPHHnr7hMBkb/0HGBwZLNVh8iA72jDQ0FlGqe/Anvhn4 P2c6SYwy/8A2x3eBtuSl6Hty8uE+4S1Dns8p1NdBRjeyEDSK+aXJmaG9HfQa8LtqTKupHL6tm7Mb jEvYpBPWQeDmz0VNQ7iQBcFx2dPfvwrsSkU3Snwc/bmhzhxlvpeiqu7rjyAO1uK66/iF8MKAdnY+ kdbO5tE6jX6Qz7IvfJw/VjXKzmdJIxL1Vdw0AbZ7ecnyx7FFAu45nnePKkdyRSgZjl31piLIdRob b2yq30kgzzCEC3UNuHHjdTg7ByJlCs1GXt4CPbJ8WuoJQy8odXiwwwwG84Ip2QwsZ/iJ+Qh3LWpe JeaCtF/qqqy/zVZtHwHZiLa2YJFHn0MK/G05gkIsK6sJUtjgY81RL1hFlqkltJioD9se5jK4/Msi 1QL2NpHWv05P+3tzerdAfqzhOkrR1xuGmGJIUc3SAo0wDTobsVoC447xitL3tGgwgFCUTAFAj8eE CGIwvcHmuN/24GJIwOMNYZiNeKQlVTgqGPIEMioEHhjaY8lwesVbRI8/IaugJf/y16VYfNkcNKhm jmNrbRLZckZHOv8KBNxm+elauL5nR1iU4Zs+NPJ7pGA6aOHyIuml7p8h37EjCsTrYMDMUItKSfno nT5QyGwZ2Uwh6h8TtJ8f+hlMN00Zg/V9aHDJ7NhnIBTN0U0PcKg/uHXieRcHmZWb7NgFuxPNGYMC zP+Jwty04FVkO75dCLpCzdW3WHiS2nuCREhfXqsvEhDOFzzY/tTUBN7FxeBCeUt749Sz9R8ewEWf 7AQLBAmmNeZ0Sq1M0+IAXykt3GeVYco5iJVE7GmlM8Bob+xCWuA5wG1JTOuXX5J8ItHhBJ2S7uGr sGx60+2/NOJLkcdPINOY2CDBr1/5Mqpr4wOQBQ5LqDIuX1rYRiHl7d5GNUiUD1HFSCQ8a6GUNKI3 Uu3CFuTmQEugS1Mhe+mFUyyLVmON027/Ecvw+OECKLI424c6x3AUpA1Fe7s9lHhNRJFiDdGFO97D 3R4nL0aG6QGV1qsBqwnIo87ZhK/ubX3h41zXXnASeCbQoWPeegWd38A89TPbiNk/2nZHFSIqJJaT ICOwRBYm5VOUOzQ1IxRt+kdc4OGf12riprHnP66x82IMwk3Fb4jtIqlKQNlxWk7jZR923vs23o98 SHd3N7/B5fWzFm9mtVlo0EYPBOBCPGzYDfJ1BUR/Iaej/LBfyY0WJtJuPYUumHv5OIIYhKfCMq7H nSfkdxNy/NuONFPXZV0SGVJnLpxUPaJVHRAHyjEYnFJs6hiHSCOc/ckCkJfCvM148hl1bbM6mVCV 1MlahD+y6SOS8Q0cAH1s/b2QI4Xha3mF4JuTJpG7G+9KFaY8ZTqN5nlvNthD0YtUp/nFnMLJDlEt oOLM9VfMOThK3+OL2RtmR2HgWJgAPwkDP6j9BlsErvZ2SeKgz5UN0AgVKiL1AzBaMaojgbiV4j5S R3c5WxZDz/MvHDeGewF/X6hRy2cjS0aoAkJxxEhQC89nC/46lQi+woaHfk+FhffjiYde2mCeOHSQ Gs5w5kzJK1db9Rw9g1jmPi5bh/5ebN3UCe3QoVr7JX78EvKZA5aZXeamqgqrT5YWTRDt62fEi9aM FiXxR/skK1Bs+vU0wlkpAwl8NLJ0jivwHmbm2Y14EBlh+HZIS/xlCb2fQrQG4NfwAyPT12l4pOwd pzXRDXY9OnJWLSVcgNfHEVjzS+adLWh27JifnKH96JcbyFqqHVoDkaad2PjR7CWsQ60pHmiJlGvN 1jovjEpPI2oHhuFvds026zqitPZ7MI3xv17zHyTHssRuKg1Mz3kwUsVn8v9+Gfwx3yRI0oByFvam MXBNiYx3fQpjZroQ9pr0sVeWmsPQxC7Skk/76lL0i3mwJYRGLwf3SVyEQB3RixWwpCHVTn0Mq86u AeJbwrXUGHG6uI+dxj6qPYb4rAw0vzKNIN+tVbwCm/vi5oyvussk48xDu6C/gyYG6V7xJqlZgLiL KdTyLfQ5I1+mzZrYv28QEHB2ym6wTLubJtQq7krazC1YF1jg2slWj5UVxc6MBJHch/uxeYEeSx5c nMRZv2Lm9ri3lMg7t+kmnd20+H9V68p7NWuNm13yLqeWkTb0JPOOKaewchnbf/sghZK1Cw+iiV9E kf5mVe6I1lelnj9P6ESL8lZIiW0YBj2X0XRm8REwvXT4wuc0geDkTje49Y0plwNu+11xyuaWHxV+ mVBCiRZjBd16yQ0A8y+RhpsAzoeVGeOwdkEGY9t6xRk3VtBIBO2eZaXoPcTw+SpJKesy64FkKdcL NwcqTW5zV4/8wWvXVe2LngMrbt33adZWxIikZuac1fvITHNt0XcRRLX06bvTyZFw6ITXGqW2AUww JmnWBZ8r7bIgEAr285kTIbtlCh3bQXfDIIHzxP7KjwJhq7e38Axd51srsylLSLqFgdYV105/eoDv KK4z+x2VhCimDEbij51lxKx3P5ptOBoy8bzGnUqpGLfwQPr56/gxyK4VWED7hRfPbhLN4+SXlkJi 0MVrNFvORuwP3gopS0dxPWNUvJ6w81chgIshpAe6VTqY1J82d2f4UZJ3ygHvtsSGmY+dYgIlzPwV JcyOAC1owRI6bsGrEFNCxpbB8P/RP9UpMAUGPlrj8RlJqQ5v3oIeFaIJhBFspahHi5f92vCt2MhB voD/hg2530vfbRom6QxLTpumWVd4peUPG92UwPSVnRnAvZwe2SxrM/x3sOVW/PjGp725rRXztL/s mk5Aw6/QQZqpNM5SRWGT0/U2zBSA2ScLzSnRjBVdat53CcnwIqFHbyhR6+ltCAQPufsa4ZGkoy8r sMPA8xj0jLyBD13HB06hLd38NU25LWyQovgDin4iIe5/GZdgmhcO+zeVaojvectxxNf4ocna1e96 ru0qUNEQGJchzzwbAQsVwI7VPzqDTSZIVGzKqxPWu6awdjk4EQ2fhd0ioiy+CguIiLc07+7kNHAT 1arVcit4SE3gRPvmdTMsz79z4j76eeGh+H/FFxtiOSjqt+aDf7Qhg7Sf7POPqsNs4qTYVpz4zQXi HQZxv+SWiDDnhapdyTI41KuodZZND1Y2Kqr5OhNoM+N1cw8TLX8NJbb1k8Y64xuo0/KIteo2OJU4 prY54f3517tBSxaZKN22Vwk5SU1AeqbpE3/O1RHUvPv3vYHpuQxBgTgkRPAx7fMgByUjDp1/kgKo TdUzcMt6z7E5FWxrKUZji4MTTtmmL7ahCcMJcjXyO54iPoeEjnaylsJdoeGGbjFD8x2jnqorzUjk uK7c9hdpZ9AkPL7s+tpWRHjn0+h7ICWq3suY1v8U1puIgIyWsUBJeZ1vov5+JSn/xeKV7dZxNTAq h++VrZZrGW/QzDoBNA8hkLBNs6SRzAblYHhYEr5Hj6ZEiOdq4DTWZfpuqbXARPImXbCPZu9oW2d6 OqvyyhhHASrCcLOCTbIxbOMhyyQ9ZAaaJUS/uPvfu+dIbtbXq6e+EvbW6PskX2lLjxKh6mv/h1n+ MhV124MgMqtCvTPzISuduOCCRIyfTzqWePqxrsphvadzjIQd1u0xTJ7ngbDqZ5CRc+dwASVztfDk picn0n0HejfwLxB2JpRM7kNdhhAsdKAP3ZYXKwxjB7/Q5krXX0ruOzsNylU0QJXDBduuOweT1n8D aDSo0n+7b4IrspwVrTXr121p8GPcWtE98s8/E9MeY72GkTDVJhuUeyTr545Sd/xnTxXeaUloXisV E7kAL5C73xH8v1bJsCt7TIqaI/V2QEcCZV0uXIKWOzYoWm04DxNYitQYMvkYxh2vI2a8zhtrHzHr fgtFxHxttGiFFjDcz3A5BG0akdHbpltqSV/gp2H2JGKBNBzQV1WWsT6WqVFfxXI6s2jbjAuoqXoK DyIzjzYyhKZQ5W5geft/5H9jT5DNUYAoMYbRhRryfty8irsA1OHV2P4y5eBhKr1pWEixGUlM3JkW StLLt49MzHuC61QHSjwG7ndVWHBUx/yVuo6RG+JfS9ubbvqnBYzyXHQ1LK0iFZC8T9Z8MSPKNXDX SO3VbsNIrgw8TAS7WcDDaql1UUptrCyZ5uYtqUN35bsC4qiHmDGmmZor2skuYMYvxXthGQu1Mxvz r6FauTHjk3AKdrXnSNEzXA5r+JkRojLAHty+U6aDjZ+xEO6z02RvImk9tgn9VvWPQv6rTyohaoGB Z96fFNPXM6I/rADAEr7TgBDC0aG43XfLDyqPjMZsfBliDuSZALwhMMAtNdHwB6UMU9D1IMY+hBhA DpUdSIcopTj3LRhfAFyT5CnhGTUr0p5P4H2dI7OfkrqaQjZS6M0+SDm2U203KerQWLIvQpjbghDm 94QchyVfOtmrrxb7h0WtKjmcv9HPmQxylOchDTS2djDBg6iXs4Irw9WCzhKLCxDankIYX+Dybdfo BuwwEjzL3bXFy3I3Awu1wGGDbMxYv0XX9Zv0NOk4BFTDFw4uytFerLXe96O+G4Ifyu5RBOcD7s3U kFd08xQm/5j+dQ3G8RbX3HIQVKAtmJHSl4s49/tGBzCJ57qepwy9wsaG/U5tOH1rRzOK1Ma88F2C zpq0MLEbiLgCucNLF8cxYuARPlpZEFsKoIz0fZZjS7f4a3WJmjUPwUCrQrLMbTaHZThdbwQm5sn2 siz2MOf7+OahI7eRkyxV68kmFg1mf/Wv6vGgcYnQGSbbNa640gB53d2YIvSBCuRhOClR05FYFn4G Zs6kjJCVP3V+ksqIZZEeaexstnMzkiy6ieywPzgQRPNFBcXJfobf9eO3oMX018NfCMju7ixRGBGR HEDJMO4ug6rWsHTMw5EaZFygxQt3q2Y/aWJrNSLmjyzNuZNt2T3Evk4kFFbLWkGysEzZQg/vizFZ +os3OBztk5KCBl8nZqekHQpIYbk1ReUfFNauMZw/a5sGtbyNBaWGHUgFHiFknIt9ZBHPmV547CqS IKp/bSgRJRvsN443MWyI5J68fCHPpytoK5GUTAQ9VSctT5CMqTLhii6GQiqEMAJosrSbh7wsH+MS lR4bzGVT1yw4HZkkbvG3R6bMnVeGHy1S5Six/+NmxW1CScvF8PbZ0WmjS86o7HFgB2NvD1DpHNeQ 28qJOb/jT1NRJePKVc6Vz9siLcqLaMRmHt4MoVxwUF1gywmaGXzw2xR9HrM7z31Bd97a19PvhfZh OhZfBc2tpjM6QygJnskt4QVrbsrLoNccty7NlkVuVYFIV1DwTsVL1l8o+EF0Mj+2nP2hzrGZiSDm yHoSTubol+pSKiLhXJ3oOVfKqsBxidRkhJqDGk5DPZP3vms1GT7MTs2BKnYLNETupoL8+0t/kmq4 HyZnXtXECUeNtmbEdStG1W6mOiMu0dZ9qQHtdQJIvnp13BjIDXwdUFpZHB3nNICm0tpblZ2XGpRH kMgEZrnwJ9vCXoHII/35pdWG7xXlxeCy6Rl0H4zLVOH7kJ26VKOd7yoeNT2WIVuPGwqGflA73ZtG ggUir5zRi/V2SC5sBOn5Jye5Xu1A2jdarWXO8nL0S/+vEYNUuYa+wYDhjzZgQLN8dYKFglVVVChs RYMNEE9CuGe6Zlf3GRaN2MM3hfzm1yGGIa2BLTjWIDtfeB7Zu/X0UVKIvWtvI9fjy4P0/FJO9LJy X3Je/TMJcADj1CtrzREauI7HuE1n4El6icku9pU1bW5TB/oXGsXKHSddCBg1ZPIFxNuYsSX09hXU 8k4beTJqIZceLI8KxX4OsD5qRlM8SPsjhMQPFZxESjq4xI7DiFZElcriLGpCbjfcZCl74Km5gB9x wLJ8PB5ivcThIE1UzKJD7mTi+tYahm/uwNeu3HiVLm0AfBlqSmQqPgiE3D4+TLIdsOcxJwugSjOm B3eDp0IizNsOgNOjNMSpRv2J4MH/GUzoKR8kJG4xQ96Ec+emyYR817vvxRc45/vsgiIVvq0MmRGf EVR0A7kueKUIC17+MjqDpLqQb945vt6cRIYgsl2iDgmJYdqAzypVHzPgEDTC45ZAE3S4pNXBNQLo 580CBG8dSgtN2dctSmhuoTH+7K6n+DxBAnntWaFQaU5Dl3xgZSQuG7ShTEtTYtNCcWh3KqAYw66Q 2eVapiiWALOIP0GnMkxTugCuQh6TLBbOIp8jfrxoJCz9eFI2iKP8j40JSJHZ8iw03ol+U/5112p3 MIpbtU4k5rRMdDt0xXckNFJVb9jDKFcOQwpmIVloZmNwMq5k5kYjF5jVWCVMPxwbOjwhzJVBO1kW cwXhm9G4PZ9kMJHmKH63gcuzVoCPQtfZEawcfRDEMzcf6wrCarpZoSM5b1rRaCjoaLP7ck8n0mlK BvG7aCqpnrHAxv7KOpr2Qr1k1eu2PyR0Hw3FrkvvmHguK15ktLXa+AbGJ3YrBuwlrFLCNSOQVFAy cM9AzK3h+jvUyAPWsUenIJNj/oE5acITXig5W2Qbmt4KEx0SAYS+98zg2doe1PqLrxEb1FA6vTgn E3EbKdbMP4A+Ms+RE/yFQeGCQPaZeMVZ/Jw3gr0T+iTegTVNDGgtXCmxITIXc9vTYvE6iNnEP+ww p1iOd+UV1fuvh+/J3BsIV/G4lmHpAIOW5t3rQInNBtQ9nQ3K0+1OSIUy8ffLIjCs7W3+V+58Kqx4 fBhl2wUMyF1c7T6UCZlwA5kzps31jA3OuvG3xCJls+aa4uYlUdKYGghoLHbeHjoA9duh1MW0SEQY XhJUn752hao+IAe6jNZOe/c4HK4g9SRrSpyvSddHbL2D0/xTA8mBLMdkIpaOhd1RY4fig857bn5r iFhnxaX0MnYijflwQyemiY7GC3KIanL9iFcz6nBvi2BR0WfJM4ExvzgpX1YbnuIdE1oNUgcO8OF1 MO5XqjeKgUfE3pZQZ7Wls4bZEaZc61U+lnzgPAsBbImRzd/ufePl1A1W0By+XvX1jZpHh7QyG/bs oOIUPQYx51O9E5t9x5aaBV712UMFf6SDbc/cO2nyx1iOtgVLwZv2Ez9NEyg4H1YbkDR+HIZcdW2H z7JVZCRu2kxoCyPgP+gaWYlZR9U1LYWYKGM9m/7qrZTKb/92p6uY1Boag6yk2R5+hSUzn2L1wMvC outxOOpS/FZsw99U+Ys6UuYbpoTi1B8Q/dfADGKZF1JH2/oBG6h7igmp1HpKp6ZpfTprpsSGIy/W 2UuufcP4Z6Sl2CcCule6qLhAz0A7Ij/5dY6hLzJq4AEbC2NLbjGuxxfSKo25S4QKySzaIxboCVVK MK/0r7Ciqyc3FYbSKhE806mdJQP6nt/Edsh4VHsjfwa93kqf/vOeF+X0dsW/GPqG6dnV51WaF5hg 6GuM7ySZmJi1P3ms3nQgL5I6SlcqTsTUdsvcTWTihcN/TEkrCut0Gfe2Ot5SURyaPtmSk58rm5ID MNXgyThVfpOlvnW+/HRkU2dlp9ECzkS7k0gXTRtO0xuWEKViTwmfT/JJ0wByLpOLvh8ErdAJlqP2 HEWrM0GOQws+z3dB3bXJFJNVv4PWGyvHHH1zVGGoGi4/m8xpU4rtHExy4qg4R+ZAsTUg8A47kpm6 QtwsyuCNALUfQUQ0Un1gkIK3APZBv0gf73Q+3N8NuYxlkYEVxEEkolRFr6SwA60/Z1Ji6mh6gTx5 0q9ZMH3hzPkiofnmMZQFRn+oFvifGVynW5Hktd7iBLW3N0+jvh1NHGxmJKjpIYY3Eg+VPvigBgDc j5UBw1upwXE6zwqIOKK0fevAAqL28jVAiGr07JVfB+3cmN+WDY1rUe6PH0edJ9NuVahOHHOmiWFT so4WeONB9VJONdYe6s5JWC4VVSmoofc6iAduYbgkXl8tslrc0OQ/4jEckek+XAitRrzN69eIGILj fUqD/GqxFKAzUMjeif/B6eIOK1kzYvrwL4K2wJMMGMiifDzFm3janGGS+ogCkV2+aIWL2HY8GqNo qClkx5xSfhzUZWE2Ckm/2weUMwgqn8IFjfrmSw4Io4jn0+vxPMSjva7S4E1XdfaujCgUaN+QliER dmXcdtzE1B7NxhUJvx7DQCzZxz8u8+uu5vWoTWAXY8lZ9YIMKJndYkgsTd5Sat/gF2Ke0TQiGSZ1 iTLU/9c9UwvlwoW7IxUqCOmQwk+sRE3AAMzwRi8eeqwfhU3tPyc0MZ+8oAAXRyNvHuoGUp5ca4l6 Luxbowg75JtUxNCOsSKDU8gmGcOFWljiNZwr1o0oz/mCqaKKGB8sUUZTsBh4asUQ8RT+kc7R3yDq XCKqajsz6TGUJrZYCG9xRZBigkws81KhdaPbp/CcAO1h9b3GOMPW0C/phInesgX2nHMrMl4wqq2Z eWGnXLW90zG2d+3A0DbPbvR1GtjpOKmYd0HgTJMNK18VCusujr0YRv6VgxCHMwKDnHg6ApIn2ojn OED+y5yyVeMAXx5PuD7YQbalslLOxBGPFDXIoDN8sINHMG75zid3ujlR/szGh625h+b2xOnhRfMa RblmqqnOD1Zkcb1FE5byA/5IYQEXrGvaDYQSNbb+xY9QnXJqNNXhV+V9VeX+GHUGAnGvhfBCrB0a xya8e/45fnDO0ZEmB4LOEbhLSkKQFVujqQZlEENDW82tuEAAoG/B2Tv/ftuck/2S8YTutUydtcZh zfzXKXCqCY53JP0mev948lFC5y56WZYcr0GaYPKyS6CKOc5uo7CkVl1pslMqmGueaUAtPFzF3Suk RyrjIJCCAyk8cBvjU89Mvuue+GyXwaSvgODG6HNpOxaa4aViEHQ939lReo5tkvQlTvI2mhLj4Hxh gms0/7sY88kU2aZp8K7dmj13JQpTujxBPdVW55uaeCiBw/QEVwCXA3rYkUs6bzO6P1Hke7ZkqPMN QSm+mQa4TNTAVYfqshdpq3MMzTmy4zJ4BkabRhFMTPGAQKOCtAf8PzzAgLukXp2xN92jNjhu3rLx 9OcfqwPWia9Q+MiTY5ExZGiWyrKVhupJ8ewgoiWOOINzxf6mYPJEiUzE/0ypaICfJ9fFXPH0BwlZ TPGxNlE/fFz4ptoSDn5jL2eBceSFow/SeKuQmB7UaHxcdn4hgNyzkPuVZwdojiplFdHDggmdS9wN S8TjGPzrAvG3qUy5W65Q2fwMDgbQ7+Pv/Uqiv4znSaj5U51ZpEBZedn3zOP/sXnv4qR+UzFY9XLL QS4yyAje0h2xDXVbcKJTwtp4c1O13WrYbgLlYXI5/QJGtkPcyqdgdPhQ4IsJYgue/6xiq4GNXmE9 4r67tr16y7wTu3Jmeu0qc9vTRwyMiweL9y+IeQlFyEGQ75acGem35OSZGOMUENoZgSDqwWMBLtrC XB0YfgnFbwVNOGOlb+WAiE6/Rg/+U72GEwxIP/jIkshQgrdTGaud3us+OnNpR56+EiU5iM8EEZvG b5GjBeDXwVKCgzY0nqrnY+2urN69buKw/M/1yzOn1WbYOWeloCXr80QsU7vhcu5YWntYSSkC+5p7 8BjqLznm1bR8OnQrxuQkNVdPCOqrBZ5AS1xa/1XjjHiO+0mD0CWzK0SjDULz6coQ2d3cF5b3tgTp pN/v1TC2qL/nL3RXfWgl28pv1W//c9HHucbo2Z8H5CRKV+dM/i/KEh/Yv9FWJKmEQnmB4JfxeTOQ rx++2la0+gfA+39F82I1mGwOfsTT88mUIH1bK4sBgrsAX1geLzVotkZdPLvUtXPrIaI+fRHXTnmi fHaOfNwcTtxDd7UPenr92x4HpFwySHXWswegPzEpM+gGa/wsloYebuIs898A79wl2+wtDWtjcn/T N2pD3iUWB143akdI1R/aJ6oDGE5uFMgPPLIswA6NoUEVO/7JYHE4oGBYw+mM2TRtmXW0UMyZ5W91 gSfWr63b0FwD1i8v5suGsYeSVAvpVcYHF+BuAD2S9Xn+AJKC9NE7+kg2bSTl6wh5X3ViIlqI+ZuV porcMrY5qdOl3+9xpIWzPp7IW4t0288PzlWVHb2O1tB+YZyhZfNmQjds/+JPNdhRihDsKqMN8tfv TS5ax5pjMhCGOPqIO7zOS9Yi9siqtXx/iVJ2fjZ7+ra1Uy2lzgAWNoYT9iC+PZAOCxazGGxxpGw4 DKvyiZAUoZRw9vWTCUnWyr+4XJ8E0DqC0cYpA09lDJQwXlpFgUHpwvfGsmQmQbnxDi2Uj1jXMTMA Bp9SlgGesTQy+BJtXWtpMRgBqMb5ptIU3m/eB9DIyJu0xeWjkTUAdGODiML0PveP8+aCOJ/JoOZ9 yAvOl6J6Jin/1RxnQ+bLzSshAKmsLuEhkjBUSkWbg3B+dtXgBHtO45Gu3whDcsWAqMPb7vqlAlGS 4cTc5LaOKnG67sYDP5VtWOWhz7QMnDvA2Iuf1uH5cFyGmdboLMJXPsRLkNtEDPxkyQr7PKnvPuhH IH5XQ3EcJfTB+FwrhsjV0ImdQi8FouWT+S8ywD0iTHxoryNj3F6gI2w9g0XAXvQZIR0lwml3JjE+ jgFkh7GrY8+onPAJu6E+53pA581ZKU5ONbp4Cojplfz+bpe+VQSlpsxNLw33+caCagomYwrb6n6F VYJr7s6KlK7mCrkHe109jh2gnQhTLzrQYd7kCpkvUXxChQlDSrYI40JrWQXT8gJXCrs7mq8O528H 6IlImMCJkul8L/1J+Hi8YLiJBI3YP555xTfPQLYmOzjW7WprfQsIiCl3Q5MNC5GV2pJSjf/X9IFf Vh8/5C1cCoDj12dhY274FVGiXPSjNw2p+buYJb0Rb3eAyxloIeQA81ybcHqMhbpiQWEfTDOjP87d vIm47kaZrh1qnrZNEt67QuCk3u/YJ+oOq9eG2/s6OVCdAT5hsBFZJxVZjaI0NxvdISfT0fZV2JLg V5qIR/zVQisW7ggQCKHqgU2cN+4jVtxK35ulAD0QxQkMjDXCbx9ZiqxJ9v0Qe8jMBMC/1rIq6/jR 6nz3vRV8Cm2udJl54wIZAMPMXBu0h1WRmXDYnS5RDFGOgIUBGo3MiBZA5f1WaV2m7fTv0iScUxgc lNkxcxCN0nEeMMRf3vzqGF7xjSkISh8KFjjRoT79sg45RGe/OXk+2lo1DMymdU9TVWTuMd3roGdB YZs7sTm1HcWOpl6RePeSI5FTzpzr0wd0Eev0Az2XIHeYthA0rDpDCjpBfjUuRLhaJjWAMt5IpTcY r3/mwoxOYgeSKhNa+Htoi5TcoY/JqHCdewRR/ak4FPxTDnh27ad5jj/jXhh9fQqJZswcBUh6jsDn 9fh+Y/PhXDCCdNx6v7XJ5QMsWHK7X7G3Pr62JyRGVnebFWN3LdjmA3UiHENhdAnDh5zmceKMLdEU GLZBGwuYXlocsocL+J7Wo9Pp5QFVNDvltRokbdo4pM9yKcJm5IKJ4hs3r8qJLSJHUcw/8tt1WHxP H3gi7N4NVeDhxTr+oT0cfyp6UQDHrnvMt1MdacU58z2O561NnjNYTpP7r5xJjXeQ7/ok4BdbJP+L 6AZaYujMu2RD8rDY1pqhwi+1cLo0ZDEgzv1nPbNqJZce5AaAVifJgG2RZ9sNGdicCKRv3ProvWRi jdfGkkPmBhjCS/DHtSzDDlA+FcDnbRqYTPf0TaNv6RXhT6wMFTFCpJKgi1tHa5SFbOIm+bsgamRz 4oM2hHVSk00VbDtsRd1Q/usj5bRQyl01Xuwvrqm5S36q/zWS4g40yZtwy8i6LXvrFM8EDF/ly/Ta DuVpSQeQI0C7ok4r46obmhRWE+9k8qUKFBxUWLNthgIY9sb/D+YNHSGwRTKEIb+Q34qifSuuWGjD mynCXPsaSeXGckU+89v4KxVXpu6u+izw3KCjHmSNYKnycgTmV5jKpjFs57O9WN6VWGB6KVA3mZJF jhzZ9MQPKvaBol8/0kYduntHCa00h2wsMC4tvdp0Zc/Ew/1CoZ0u289sX7g+DScqhk3I4L5vkhqM YZjubST8IIhfx/AwsvmhBAghOwJLGoU7QMQGoBqQuEPtwj8g/YO4/dW0e/DOsvU9zH58kuygT9FT ifske4V9vso2S5nsB4otRVvqs4HXqc+zKtP3nnVJyUrHMQPM9kjEWBLLJASsE0TDh+3SBeJxdpzB uvXuRuAL41W0BFyfS9kV6ukxj/Zl149MDIpOUEB2dr4IAS5O4ZaboP6yrHrQlSBMuhL3MWDfx7nR d+jSWLs/hMoZUdB6jHkc0wljJ9c8AEIMRfBI69drMw4Irax6/xLmlM5ftXWPe5kQv+fP0OnTbiKx yIXrfgKnr826yRm4ZL/4AKU/VCkHugjvOgyIcQGELXm9du/Qmt8jqwQGBDjaNCXFY5R8ib6JD6ur 4LjUQQsvbGJOwzjvANmKpYc0ca6huMgHiNqB4t41iMApfbnEfQibc0htrsJ75FrtSTo2zEXlqOGO jA4Ioa9x8nR2sIH2Zcji0ZLNWnq/u2wkENhYgFq7dOWO4EK3owhIHqpUkwIaRmiGho9xLReN7V+P mFGmQTCyJcSTrrspJ/UXXEjuqNNZhDVCikKpGCCTwMO417sZzWgzM6TNRmg6xY8uObl1l/rIO4Ww Vt+ACI71IBzO5OyPfDzPJNgTqsi18O54nHaMk/+yKa7K3mrUp9HoUD1PhdbMJHU6qQy9cMMJ2ac6 cn4qVTjSPMWwQLTfSb91FcwobX3qYytUrrwrEDtwLEaTn4tUCyDncmd6xJ5TvXpzhLxhN6S1ySqQ Hl1ZFPQBQjydU7svjVRDad0nslKrZP6K8kF16/P5LYOjRCqqTgb5dfghlKFcsD2AgrXZDw9y7UkM jeMtNdo9U2RppBR42doAWK0p1uKOx9MLOdCflg1xkPwmsTRouXq1U8aY/j3UPxJZkmD958mfym+T 78ETKr9IY7kIeG0KL/RJiIx7WtUO9J7PnqwWBLIGQjMrbjIvf/W765iVpSL8X+nR81NNtxQOrait EvaOsIvgsFeghVzhkx8fMKBU91hUMJr8s/rtWcfepeynLrJbg2ohZWxypGGe6pnRr+jh2wpaCc2A DSZvvYPV9UQ2eebWSUAfpsCgmqeDKHJN3zpWtE0i+1rwfCI1mmLCDv/1ADNw8jEg1RxnX4ykM2SZ /Oa1hMBPymH58bG2B2HTJ9tCYO82NB3fHINglSRQG92x7ibbeSokomKHD/g0H1DRMTjRzTKC3sQ7 fMGFkopH5TGZdCx6r3/9EVm8ql719Xz69pszyTdbddq+czgi+QI3uovO5fQVctonfU9xQ2CRhNff VWqc9x0/tRIp/rFgznjxi0KjYVmyfYohAtXXoFcxfJhi7JdLTJ9oTpSIfQZC9Eq9KtUMqM+aXz2A CIc7sEBPMLrS0Kg311RyKp143neofiVIxj8KaZmHGMRZpU35vwI6EbFvFQ5SS1FlJTp7f+Pnu8sn 62RSSQXqlUD8cPaGh/6hxc2619f6JxdM+qn7poQTC3PhqmJhCpmmOG0eIQyBpxX3A42T8PYsZY+i xyzp103UPRPuBxAxXOURO65kZZ1CZ2I3HSS2RDcWIb4Yh6eh+99jqALSO4899CGDIpuVAAbbZXrW +r7L77i5f0lqMUmYtFhxef4lC8rlWEDS40YbYT+o9TSZXZSE+0brBBlqfX2YSy5fmMhbj062gb/W 8VkXEkDlNgBlKpqlc9qkq0Zl1gLEtbxgY+f3I6v5FR5/H0U6WPs5uZrnyop3T2g3xELDQaWjkrON 4Z/QQlf8KsXVz/G2eD9qlVgpXRhLLqB9od9O7aCc2GgbUbJIA18hZBbIArG9xFixp/iCtIZ22wzW LoK827PKtuUbFzZ+fseTsePo+hOUK8zSkwSxk87bnxIVnK/hzvl51sXrhFkcOSBW46WzPA3L0FXp 69TxITUga5XxC6AxnmHtXGw4YBzbkKmYS1KpOZWllaqsFKffKZ7AMYBMU4PZbeatYqHnEfWi2KXo HN9cyOevVi44gcQ+nAbhcA8dO+pIA6Sk5zDZlku2iGhN0CG+WDYbxR6+GpJfg2pd3anaNgwNn6Av P3qOd4cZVoAThKP12IwXdKvDWphI7HxwYuE2pkSQ833iRsDnMFNSOvpqnl2L50s78OHwIAE9TjqU RJZ1n/hq8e6pqXTXqTkIOiKULD1ZC6wdx1Kdi9bq8sylTHJryNiGEzNn5HwQ9SIZF4F0emBgQTpc 0JCeioXBRywvVIxPvZonxfFBjKxYuoCcyhOi+/O6F8Bw15Sc18ijW28NeW7lw9QI0PN0t69ZZcAy VaOg/fCA4r7r7rHnX85UROPxkAMGSshaYWd51Fkxz20CkRynau+V5o6dK9Pv8Z/lgJZaqi3XqXvU +rA2midCyvFy6RsJxZ9jfRU/5uxeJ/9EXExHEDSdB57XGHVIkaTpjGenC2SDUDm/AWZ5745orzKh TXUpQcgkkT5dCsfvsOBaxUp6Zld5X4kwXj908Ws/5Imxo9nF7oseEm6APqAj6HqCYIqxDWZhQLrN A5Whbn+o2spP1/z0hHVdA8xGgbEVZyPWQBijTIIgQBTZxc/HR2JuDICiNuuzWwphByDDVPmYVH9N J+LDTsb3ahWiAsxYt68wHMdiBnccbMuJmBw+UUCe8fZoV74Mi024ydIetib/sj4s7mhr32U4zuOv hmlluMbYOW0SMyvtTbcqGlVpIUFPQYUPDTQUm6AK3k9s6hj/UM+TcfEaMlteehsC9T5EarKE2epN 9rMU3kvrHShHQKhnJc3zupRkW8ih3xbYwY4A6notsgykOsDdyJl5YAgWNOVubl681nhup0sMIup4 smW4uEiySuB+oZteKV3z1z63VkUqc3sedULgnUVz9BgA2YazgVVwBCW2LC5l9ri8o7nuRdNYUQZB vgIDkja7t3Sf1bRh8Tr7HYi+nPtRpuV1rzLei2Fe1Yp3F+O4UhJ2Pu/Ws6T1rpWd4420ZGWMTkp5 qxPcZzWjlnL/QCkrXFitPtE6KoBEUbIJb8cNhE+DebRKhmBiUJztaw3oEcL/Cc6qCLvRjo5H3mw7 WKunfUfbmR0PHTlOnsyKf7UnPSi9/9fvNXxUFW81XfxQu9Oe0EHrU4r4eBz39q5vKYgLiB2jR7FV POtcaCKn5qzv/gST5t0iDARWc/R7fwGhzxIjC0C+qKPqzMPrvvbE/c7qQkeg1gUPIX/0kQD7dzOw Zhw/jfYakVbdjqdx5gb2d1WvbxFAXSrUQqL62ym2yWXSbVV9imZ85IK/KMD9ZOduRyqo57Od9UFu ZB9cWmw38EK00AXQvgor3wgema7+TlEDcPbZNmfhiP8SUG1AnJ+uIphoN7dTjKZgn2HecOCD9y2n /cg/KTPFYYkc1LkIrdUINGFR22NhvuH8OiHXFhTSe57qIZhrcMikaQrEjiSK7pt5fOB2w3yO3jq/ fns7Vt0CljcW9N2dVVFaeNkyifX+9QxYtr4bcbw3uDJMaCQ09ETpHWQesqY7g4R53rUrtf0yLFtG azTzsEk4FFk9BlEhWlhlJWGizBs4AhwT6Jpn6lQrOmXrhP0Mh8E9Q0jps43QxsG/vFZJTvYw2+8I yhmq6LC++hyMZB4RyPmaAwHV1UNdWCLoigvzgSINu0SmuIniO5KfS9s93nFeG6+2zfjbjIogUMKf bvBKYXWtGSiB4iC9bsSeOF7CqWzckZNownA9hZcCIgmJZLU6G+1UuLUgq3d23NJhRbVAbLnYDyVX He17u93mvuUvwGrpDsaAH5WqK3SBfQ7BTxqpz7QL5FKqiZwTW2c+KtvjhGGMZAeXN0fjs09FJ0Ly pu3SEzdYUVV0JBUIAfipNyUsShqzKPF0yTWFZjUJEvc0ftA3QQ2s7MgLvBkz7meVQcXnB+7cASDd VDfspMksDeFE9Xmeh0nY0ONKFTTN7SbvvK2XCf9mq3rNn1mfjb/wrrsbOjbEdXQMAKziiXfIsO8G nR8ar5kQg5oO7CBe4XPI2eJEDRPzCQfXtr3/GhVwv6auH0ANCHka3o71rcg5SzKhVHskZ/GKrAgY 3lAATY50DUBLAGVLcR4DdsEIZAliR1jrCnBxdBCuMXffMnOYsrNiaQhXQqJSVsD0Q4mf1ai+Y3DR u4UItUDXSActwpwYteNrMpdlLubcVbKuzbgX+W5EBR5rF8siBHQmsoo062o9HK74tJ5uHG4A5tIU gtHpzoWWLkPZ46VvMBosbVlHGj/QskcIESY02Z0L+SLlUdGfme4OpilbfTq31STyQgnXaugyqI6U rhvgJqBF5EJXa/FjS14A8Z6EJ64+rcX299P4IoiGwt+Oz6lNo6feX/+YTCDQa9nT0fhJsdi+VBmh U1M/FkTI7+y8nAkR0keoEuGA2f3EZgFkd0GPF2J7G6vn0Z4w1vh4qb0fRFMTg15X9FMTZMcJtuw4 EAM9w90gom9lAhrWufpbcnyyii9s2PL4VqgDlFSm0myvGCzkNucJqjFAQyJa3HSGY5EgMqWJrJVE WiFBEcyenfMUBHIFVl7fpOzChxjXEjYOoLEbq3Qhk4pjZ9H2P9fUdsbWJe/RDY2WDEZyUBulsagB uoWBiSALg/1IYcrb0CFq0FZQBf9psiVSAl4R52rABZKyDNdvuEGy0NmYZhOmeqawkLPGP9uNtyFH 4UzOY05a0HcvsGP2N5CZNOcpwZL7w7eRvvLZ454oLr0fq4ElYiUKknkk/DasCu55E1EA3fehO2tD YmFQwxTudid2zvpKsgtLltzulp8LZtQs7Uwx+JfC+glKUkOs/9veCy2kJWihginiG3NH/INjvWC0 CY4kofDhZLyzqR7jdLxnhLuin2C008iIHQS8PDuZ4xmNjZ4mZoiswYMFYYjUEqKygHJbOJwsQKYG 0MFYVfCZH25LXFz8qLkBe8b2Gf78KYvXGLbBXukPnFxNf2eIUR0XqUsANsupG1hnnD+coq+b6ind EvvVRpKFrFzyz7KgQYez9KAApCw21g3z9XN7QcrZCTRtJHzP3x/OXrAPvmOI7AL8jqPmpBqcQNCa 51X/Ly03EFqRDCdU6w7lLs8NijcL0+exmG0NUpAFIEg5BH1QfF4yuEqGmFpaJQIlgoqvRVeZm6Nn R/86uIbfpdExWjpOO88aawxb8vqI7+qKt7RiCKhAe+Y/envgN4+q7TWFFU5hpAAzR+VNs4gHo0zj Yo8/addyXS9y+1pwpMowcE/2Io/OEZNxrnDgHgB51NPZL3SpoNwT6BgcRnk7bPN/gTlhnt3Y5+uq ywc5rhiBOqD+B6maWMgcZxSVg8ws/PD3ZMtH1oKBpc7AU9/8XnGtvkvoahMu7rby2wcxtXoDMU0j xhKG0zjtYVWegKRkBNYrepnxgbRKV+MHFCKoLcVKvqAzfnYcdYJuhoQT51Yvoj19pkH13DHLQ8IA pTI/+9OKXItVufOOC5uTCFsUlnlpmGSHe9WVrJNiMsD7X9Qsappz7gZF4jAIM8Xst6FKIt54PfbQ 2ve3aHCrWU5/iXUO1PhMnrVok3DZ0AtYl7usdBHVIJe8+QPZ27xzwsObm+6HrDKkSNnd9TVVTHcy Gxd8/OXWJHjDiFbiXFSTZ7eE0YiT286ftUfmavFdNfJ2OoMOKcvuJm2KO7y8DrqY36hlNQxg9pqs Vre4CLZ71DsF9OAhxKGeqP2uXWAtrEO9btla9hhBIIvcwWi/AHZiwQRt846FMHHyxEQ8OyUD3RsP uQfyEYA3+sVjMZ4RcK/8LVkUILLvvy0LihPfrgpD5zMeAx/rVH0Qh7d946wkPteuql4GR21DtHnu xDPzf5Nfn59dbda4oxnaeGH6GhHRx/03oxaZJHuGtgil/9651TuZL1RynK7YTo+D7ktIlDtVXv+v FkhyfpJW/+O9d7y4Bsx7B+mil9PpKfF7BarYW56T3Ysh8rVD79Q1sW1xxiW55RF/W6PVTDLB4Gwj cKOlbXpw22sGQrwu78+3MCsD4X0EgOuMli+V48cQ9etIgcErcNgx1dwDyrKPFZbLOf0LhwM6l1u/ fQE/E9wDdF1B7vrn/Z4klSqlJlaTIzw78Xr9JcvDGKrlyXIWC7iA5B8aecqHTXughFvpjF2kFS+0 dEXrkKPhtu6THjAhlUXiLrb6ssXShdrMKNusXGWCo5ReYyduy9PPiPXyL/fUMdnXLliKzwu27p8e e4xliWzcXvC/XNCYIP8UM00fy7H2H5R4ns4uI8I/LR/lIvqZpvERss8G1vbqlrIPXJeHdZ02Qpt6 RZG20AdeWjgbP9J+a+PNy9eSFk9bLDdZ7FU5+5teUI9cHaacUQwQGdWEmL/5IyTC9kn3I4Mof5k5 QMfewh954MfKcNdZRtpE7XFBkR7KwHLHYlJNaIe+9IbgAS+WG/+aVTcpv/NcLO3R8afdgCtRr4Sf qdT4iWUGUPrbBASZEJRvgsGi/OttTsIltjK6qt2SN0xF8N5loSAZ9XxPe2PyZ/9RHNGyNORUJ7jK K5++rJy5CtsfB+pVIJn0p10jJslWMcKbQtgyKYSsz5FH4tkuXeYMNRz+WWXu8V/Smdh0xjYQ6O7X ujO5UzfVZu8abIBQqSELFR6zSY6SrIFF8ntRsqObnFDUMRGLVdAKSc0eeZKX7tMKoxm66vwh00Dk S6ZrCK/D5LL7/vtBkh8GPPqNlbtCimcXIt6qvkelN8WlECoGwvGrOHqhBK+j00wrci3vWkQaY9t5 NBTxtwaumxGbuUsPFc9jYZxrSN/1r3R6+BVrrNFTqo5Nmte1NDAF3ZXXd8ONNLZrhxMMmqDc30mQ XQ4DbW9tGTgRxFHuVFsswtv1sykqcYuOmaFQ1ayNvI5zrctgFtvtiIxMIgMc2o1r9UJrLr1bcdmC E0FJOd611o1pOpsNDucDIB/Z90eQ9R/2LZiFEHHJ5V+9OFfsMS6plLbIQdrdIyESm8bhkNQIBzIu mej5FseVwDbnaGPs3Y9ENJEkLBDeO57xRkiQs7hM3KWz7Yz34ozTyGKiR16jHQse0gjVTmlVLwrJ XdXAugdzi/ujs7pSqzwN2LH8VcVhWD92f2X1V0sRDBvdFeekWKrwZfF3aJCg4/f07rjadyAzjgyI TcMYRlHBLJa+qP0uaeku9/vBHfVLizjRwd216xIzIDtSduPK7w/vIH7zpwVgi5B0LADdFlTmrTj+ 51xjZ8r98ETtFjZyTamEQDw6BjMef+wRBq/9roxFuxCHrYjZ660ysXlMsLg3VH6TiYy2LTGcqdtq BCidW7Up4yJ3wHChNbfmua4Ac2wV8VXznazdNEAtgpscUzT5Qzq2T/ccnEzZnOWEVE/dOQ/kshnn 30czy1mkDlL3pj3Jfj75obK3ziYTP/xdjLR78wxSCFD5cva2tEFPYsdbYvL3JLL4x1IGtw39IlCg P9Ld8N6pyzKXOtzqGp2ndSvQqQhJwu2G8pvemLEn5O4vUR+hw5t+mOj3znGIlhEX01IFflihpkwg RkBaWBBA2iDS/Kwvu3hWQ16ZfvDMSK9sMddmgDhZpBiOnHs3X98H9n6pBVjfqQttPVhwqvBpvhHR E8wnIwBPPuj5dE78eoo70Ycofds8dLlEhx3oT8IOIVrvf4XC5OA4BDIMLRhTMIYwh4HhbS8OP0rd adGoyjfRcBQX9DTMBHZoiV6RHeF9FB9+/r31jUYgrW8XHlcxidt02qOx5VD2Ks34n5yFd4lT8kdn yXxKOHxKIbf8IlHUPMqhESSIvOXblPRYNnYdY7F2qHmd1XzFRNzqJkwFZwNHJEPt3bjAi/XQ7xM4 xiPYkW+lGzxxNG4KSsiQfvo99TIu4ezlykT03jqEEVjaLg8I1s/5U3X1RarKNKczneOF/ZIEIsjq skWRqEOldsvP8VfuhAmTS7S3ipc8JbHyUxn1T2rd+53KelkUEFz+11mZWT/a/wWaCX9efkeQe0e1 JH3bOEAUEsH78p9vlSGHUY9Fu8VayKleo7GtE4VqHvgpTbGEhKTOWkHl63G1f+uHWP4NWD/R+w+O /M9wItPLuXexP3SdSKDO1qbSdwZffjhMhe7rl2hzkM4oce+ePNTbXQbn4IWD9qM17jdE8bP3H9xb Kf5fevVJnmOG7yX55bxDJI71WDZg4vvo+OawpfV2wNTpDiEUZBaD7YvEeJtHs87I0qc9JVqjwhFj LcuZXSiUsK7ruLrIX/t361ebKt3aOjTjIvvktNmcWh/vVD+GlzZPp4MCQVL/X76uVOu/JgCLwfIP cn6eKhCoC8ze/3x8z+VfHldqeX+s/NLDUakDPvdFT1MnPHk6b5eTMh8dFepxilN2a9jDD+n8qlCl rJW8oArfN1n7N0OzHRTbawmWtuQoaLIQD5AYhMDvOmNgIuoTsiWrQuRHKeoBnAfHNQmaCrePI0lv VmlfL5MY8Q5BPVhGm87JVhe/K5OOgTYt/PaTntt5nnnKVTrA0AjJr6el+uq85aAC/NdSBhPfS/CM EQu9iRySfasRAKeKGkUux9XKTRmMCsHXVgzmyVIYClgv3iFvdleIgZj5k3i2TO0OZ1+XbD/uuwdQ UBFze66UTIlLpspiypfHGHHoJ32B0Kdg7Gxco3ZiUb7fB9XRi8RCjCd75MKGp+pWKbANznZnMojv Ez0fdo06w2NW2JHZHYAtYVa/dB+9Y4XBLjXeMnNjzI1hkcW0QfcFBCvg4fyPMnsof4Od6c1x/WY0 2xvbRkLi2ItUpwM9G1MPt/cXlr0eEulGAmjZew3N4sUzt1lqnWAttIsGWwHHqTb2Y6vVoAeWzcVA rKS8K4qprV9GPEBlkm/jgHChYtnFNK+uaLo226OXptMX8o56pu/L77Xxj9yWPIciDgnYz9wM1zQp 5tkvmcFytD+X3oTlS0yL02rj4QZpvBhAg4iB+CgjfUi7BM5uZ+XRDe6hhIhWtyWERAN63jAhoGn/ DElRsjcN0XZLY/fZERDBzihzDNxCodkR0643LbvLvKGadME6WKkLks53lXdXMoPmhGvMUGaEu1Cs MbFLFWG9GDN8lwzJDsCCHZppvL39CxQhoVnXZz8lAFeFGTeJ/muuUbgnKaCcQbSWhgMH29rmY4SV BmvA2f+INTtdjb0XZEMjOleRMKaZus9hIOnc6S1SZ0iNnbyWXP1ANyNdNthbSvoseeXiSGW9qYK6 PHZnOcWlFh4Vptr5YzUepc4TMERHrxsIAEWLtK7ZnRI8IpNhqmcZxsreIul7ZmaWtaT8EM9l83br uwm5llD8IB01E9fgUHAY31EiqB8qVkCe6/K5SUbJdmbtZjGZafY7LY4n+LWhDNRQRjibN4l26jkk Ut3i/aOdptUlyVERiNPLL5BVT1UVLcIe+GcvThjCVrr0HB5rYAc4wpJIeRTz4jqq11vsSnjKKo1r HIusIfwcnfRQBloZclRGGvWXHF6S3xgIMnBvYT2MXtmraMaXVEsvZ0UY5ionrwS6lMNC13FhOeUN xaFbLuEHk3/I72srbHE5EQooqyfZyh1EcbeHEfe0MFuT+7AwwMpI0oa83qz3ID6093TbAySvdUAl hM6yzX4v/PjKCntI+/e/WL1hb4P0HZsRCrv57Rvwa7j3tl+ddNpxkSvxUdGjHahhF9HQZtOc4ZkO wzSNhwSKumjma6f+oMohyNIR2GI+CUAb/s/tptG0M8/va8ChGH84C7gnDpQrAluque7+21UaGjIR XxUkrAg9A1YccWNorIdWQ+SC+R+RsjAjw2x0lnQUBV8dO3vP/iq+TyzOR7gBxjXZWwJV5q+e90qZ YTXBTFT3Qsj/FmIEqgeRVZ476pqVmwwZhVC9GfcRtfAgqWactMBcSVczldqRtHP+cbZ2quGxP+av MUbiz+Hf908zDBba+CZYfckDlPKAbzeV6jezeZRVGyfva9M3zjiGGMribckp4vEMRHpi8iFwXtR8 +MVwd3xUnig3x0Z1oTIq+UD+oStXhYIN/U0OLS3OSv8sqBkq5aVRY1UKCD2XmbE8PLcH2kZQtCYF jUilJoqw0JsSckiVxp3RSvpkegAAO2gL9iLpi27fUcskdSAJkH2uUVyEuAZbax6ahcUtvDAsVywq Aix7Skdta2Z/hU+OdY6ebsaR1KthPWHV4IExBIfF6g70FAs06pDjk6+85v8+9Z7lUeqTTDxg1Fto MQxBfR7RCwXAHqRZ1p0R3DdDgR6ozamtEzCFtNea17wqgaIcaBsAfsoIJAwALYTeFOLP+nOOt/es 1d7nueFQFUd2PddHH8+ccCuzJXgvR2u6JQJ6l7GNBYOgHtaaEyBxnV23vGk+5PD499lYNjE4j26n 34zHi25lTTXvGVLIOUCLV1UFnpIyIJ/GQdEoAhuWVUb0MzVXgEdpAyz80JuEmZWJua9Zxe7ye25n 743W3SsDrGniTjvnYV7lvynZGsedjYEq/shUvSqUGKJjeriHBSGiZ8aTvLEhi8PEztHsOD6TGDPi 9doc9CrqP2Qmxd4FycyK9mnkNftI6vPT91toXaiRkDIl7Oe/xSRXdrH6jHvJCsSx6Xrrpoj958r0 ROnwcrQIVtT/wFfn1Lk+knRxNJSFH5L2tU50BDUJSXL9T9wwoFSuwXahCvKUxRLwa7syaw+E3XS9 ZRD1yhg4vhrETL7O1QHygHFhQGT1ylLOLyw5Dqrkf6U1PjrDStLnkGpGhgyCDBir/y2aLYhjQJFH eII9Bu8o7Tg3PBNR3wIpXouAGlDGkrmTLfsLpAQbg+my6eC4oVIwwwkWecuDrdu6tn5TAemYejqy f9zBCyXRPhYn1I+NCx/sGQBkVztDRNQbDqEi6ib9SrDFH/fcLr8pfJuwhZE5AbqPDaplyH/5mzON 3ebr3VGhb1/81XciSpZpaEEUThvNkSdPulNMNuQez9ENf+VZ+0qDQi9eRMToQoMJx+PFmZNBAwda BM4SIO7Kjyu7KPBy5aU5IDxHd+dfVZpp5BAkd1rDInT/DRuYR/Yqs4RNuMHVQ0tGCBnuzDdEvR76 KoltTLns4IHUXutmxA2SHZ40xhLSdpICIbfyELvqtk5MvS+KB1Nl2AHx7XM0KZgj5jOP6nympTQE 366W9aCAloRAjjNG8V+OQXGk5HmV5s49bG04fbKM5mAtxVd364vLMA+/62Hy3NvTyK7Omw7kfhwE L82Rch+Fg+ifezbrinwsnsUQe8lNWmsIdw0XGGxu2bnIat51i0s4us87XWidu6EV7mo4h7qs+r8N QgbujTIVyFkxD/zdJW3mFuUdKr+00xyrya3BTLXZEYVxX2Z/av4inX8kaN8Vwq15kgCbMM4prt24 ubbkJy1V62MFCDK5+9aK+Q271Np5fBqK2TE8YyMsf1U0+qIUwTC4oRbjhMoY/2LveJhnrFjcSiDv VgvyMjsUCV+O1cFZ0ucTunKOpKbllJMU0UNK+nOcY/ZYFfqp1Ftm+e6lgOT2Je6h72wdLeO7CjF+ tKoThZ/CkCXtXKNThDYFIBQfVm56VCSkJZyn5DM13sD+tfBmn4D0eV0pUQRdqMxkUXwxuuajgqIT SLTlO7QjICnMCpoFGpF3qu1xukqTuiGXUj1dXoV3RZX/xZ5U0VYXl+/aAXXXuZCg79cKJLpO97jA DeWR61rJ/G9nvu82u8EeniUxqPo697tg51gNgHTfG4xXk28si2ENhd64cE3qifwbTVgy7XwGfhFI wzFhUFJn7/B5bqCrMgX62WLYUXqVDJj4+jsgjFXcm3YXiyzUMiGxkpHx6LECxrOzgCzYUN+Jiq1O JYxdNH/hAvTUbVHbSdQ33g8+uaRYJctoyzlJZxQrvWB6Sl227z699iOHuRs1mCX8un2rlyfzVCj/ 8yvQDn/oMXks+PvIL5kRnyEfKrXXozu55mDorEZRx1fUpMq9DVWHAff/qADT+yloawmEmihgakzu VxjrtaBjgGlbPmWdR0OVxNKyu+tCLSOIbPYcv1/iRVi6iyJ9FzT3NLk4N1bcO2AOw4FgMp9D7YMj 8gVnO4NjHZn4n9Y9799jf3QH2LeAv53mhn6ZQ8aHLHyjImfY3UEmI5w1JzY9KanQHcR5hJgUDI6l AY5lk6ITZbKSyQaMan53afYssSjtyjr191uVsQ2DqBgNJNuA0WWTlvWW4wFpMefPwxiGInHWqp3/ H81I36CZsDnOIEIHUZ6i5hsxVqP1JQbdGyicSTzD72SdT8LK4IN1rpD0enrRYmbArzc8lyNavl0x RzjCZGk4/QFUC/13peFVs3kmKWGuPS81NAZL8Kb5Qr0lf4s19jk3KIFGCuKb7N3vwySJk8mTqer4 BaLwSS2Q6DbES8p46v0DU4/H/iLslvaiYkI7RYYZZ/I8qgJInisxrDwzB5+/zqujkOEMdB49GjMJ 5TNuedgJWoex6Pifw7i1Dmr4l63qjJmJYgSCOFOFwJXGVsj4Cz0LY7IJN1zF1WoJRfWZCDJszQRr /XBDkhpJd4lX2yBWqKa+qsFm7Lz43Ym2kGqFh0SrmNNR/d6BgYPC1Q7OpFS3mfyMcBcPDR1PBV8V YxOD2/Euu/9ufOgjCRIu3ZSuOa+Uwshc1BaN6L0LQWwzQepkaOaS23InZLXV/+JNXEbfbcRbBAza X0BgDcPS9FQle463j4wvEN5WUcZRCFD/Fa4kWinlLGl9hL5+k6klYNl58Vzz5HFwbAOz8ebQqDnx ulzPmDL+hGUC5WWbEwHfqgqs0g6Yceay2h5B6BSJAIdRKvLJ1JbYdofi+8NTlMCBJD5ic654kdWp xBYijnHUjhnoGKXE3lM9+agV2u4YhzfyKr2sos7ezifUGxSZTA8ggUBEWiFjt687jTHu/QKknZxq 92muLYb1qzV8x4G372EIgsaKC8MhMu/Z2J5Y+Qj17+PknFvghk2CFYSQhTWnDWQ0/EJg53/t2l7T IeJSXCBs6sWS7sQKQb7rQEqkLm2rfGInHLn6N5AtrLhGSHQrY+6ulSiTDNQNE4IpjGjdfsaWi/OQ NsMfrza8DdO+JFjIQsw+ggsCVAPZ3U8+SFP/d0l6UcTr6SgUzNv/NVTXD18/o5jHi6aBKTJiWRhh YV4cfJ+gkliFq9fZ3449YyT7Sdjf+Z2cKnWhHdcuqK5vcmj4gsM5eeqdqwMiI3JE3k7P8hSyPQ6x x0nevY6lUn9BnrjqlI1BTParIGut7RUHiYSCM3svGxFVq+PTaL18bevu9vnJvs3g72wFa+rSBT+7 zBrZZWbeI4GryJzuGDd5Q1kWKhTxH6wQpDTrHrwer62vGxmtGNnXws4PZ5SRDcyRV8ccE8FzR/6l t1dmkmiVZ7OzIDFBzimzUH9z0tDW/GEkmtIg2M1+d9o2eBdZUubVBsfVGKZfQzyEicm1eB+LTu1x LGMAiq1aDB6iZTFWI7eyjY470DYt4ll7nr7oe6cuBiduPqXkGjeHsEOF+ZvBExeL8411cONk2FFj UBuDaX91mZcH7nnmHgndsXNmZdu7Q5RbGDRVsRGAypHESUnJeL201Z9LQb84+qmoS7n2HC4JvfH5 IxQor29EhT1Qdy8cUi7rsNUf/aDELX2x/tDy6Pvn++EXd4q9Il7r64TqEqm7kADbLxmmQTb1LZg5 7LW+v0aYVJqgx4XD2fpq2B921+Mvf2F3vkSgIs8VtNC014zyLKYMmb1+pi6Ls0yU3G5bGSoJVvM5 29pz+giYsHHOnQPznXK4p/nkOUdW9TJgjAXXkJfFIOcZbXiVIS9CuS7gkO7ikiFBDm/MX77vC1ag or2xzqWzYzbwzD5kybT5FDTMfrP9NQ2hZMl9ULvZG56hSxDTlwJoQpH6ZWkB19n+YLCLx4xHX+dC 2NV0njg78CLQngSUJ3O55dsyCfChGoUUXshZtN8w9iO0fJdiboxDRwxA3wkf+UMvqlVOpbmpwwSd 0ewriNox7766GGOcwL2aGq4Op7P3iQiqCEqEoEv1/yaRIaHyU+Ee5d5d1C3PqP6IoMMfgrq9Tnz4 Sf63EMT13yFJC0CmeU4OFzBOrfr/E301kVc3WH8O8AUpv4dctPyJpjC9jKG2Di+8oTxamzO5HSdU fsKi6wOryPC3EDOJj5nb3qd11WGUJ8pdCL3T0OLDNa4YzCam8EToxBNEm8TBDvI74DPNIi/fIGHx Vp7RwapTowZeMSvSzyoVfhXf7AXiftlIQ1KnoCDTGd4Mx7SDt7Hcmeb1XpuZ73AVHz+lETUNr7jw wtnkyUlGV4dX/2OKbewJ1d6RRr6HMrfEySFMAqL7gjwXx9FYcLqYlBPSPKSCzEZYykjKK+FxlScr v4COy1hN87XvBLUVSUvR/t4DNw1IU/Ci3PHKuc/3Wx6GwJPFtD1nGCuLrJaJwvZ6cMp1iU32P5tt krD9M2se8KuYYb92bx7nDM/jNhQ99gZv1W/haE1LChcWSiuE6RL7Vw3vaNR2b/FQDsl/f5c0Pigd dXnwjlFSR5KV/QtKyUz6eGzZ63LA2CPM/qxdsqLSt5Oy8rjLMq82ThNjlZZPO1NOSsyVwOYy3ei8 NVG1jITUugHQh+8tFbr/9dJO99c9c+bLbMd5VZJtMfYBjuRqy0Q9tjW/AO57ZDtH6nAae+gK7bJ3 Vdm7W9NCri3GExE7aY14x880WYeYaezBj+fQ48qWeRQ51QFUwLGjtU2A0Jya+p8VU7QwNm+lbm5f H5caXO/7K+LsgoxPVg6KLGOSHKENvg05LKlscW6Q1pXn3+leZV5tLXDHh/MBVmhKVFrsDbcrhvzi 4EOLdwjQXkX5YPQ5dTAqzQj1BBGtewwaFcZVwlEl03vB3cBLpfBclrGGMEUr8uJSR6LjMyUNL6C4 en+f7tMbt6rbSw6du656SASqDXvYFkvj1Lp3oM+eBw767DYlmB5hPytncPhjOyRd3Cn2KeaWaFNm zVt2YRUoeh3+XiWWN8KeCwcujwv4zYWyHlK//bifTKDYzaV/mnPV725wS2I7ctZ7Yl2912Ow0JNW 3qXxYID75ckfm88nBWtYT2RUkPwIc3cbBWTmjMJxUoCm+AJvytb5+vmc5Bq1n4apIyVgcahCKlj3 7BdylmD5NErDSU4JvQXmKrFsEL3a7D3QtNtJWT7K5cwjhwlS8/lecj75aO4ThLOXAWc5yfCSMlOk isKRRsxGUU1ohnVY35XNL/0a3Owfxn9Tx+hCPH3VEEawPesew1/GhFnWXWEUwG4cMQTwhmwNoTom VPZJbe6BYHauXjLoABRmeZnKgwgS+0NZW0QYvplhRs581ndectuYZl8l9oI3ntkuL8vYSzUKYyKR rAMg41ahp/KJbSZlmxlPjggJf2fLhtQsUYH42QO7KbwgzeXTvs3n5X+lFM0xL496umFWmd6sw+Wd V2ysxyOYiwwp3ge5MenXyeKtCo307tTMmiTHNXJi27gFECNnwXOCM54QNfNxhpRfwnBZH5tVBcO/ TqovbyfEbohIU60sVG0Xz2rw5qn+oSWoWyBfDjHvcbLqQTFIFJgbkopoDm98vRKd6vZK/oHR5nZW ZsCNuwVqUauofvZxnwCu9E6Mr+Aqn0XlJIx2a/d57g4lHh/itRyxwzlIYAKKQPK26HG83QV/gi/J +ebZ+CLnyMi8uRh67AwgHjGHmYdJ8iMN3fXaQDRvXo/wiZlpW+Aapdtn8zk4LduPu3r423Qe4hIt KYgIX3su4B8Q6BYHvexJAGBlBy2o2AX/EBYkfFl/Exy7645IQ7cD+Jh4pdnHGoGXcQ7kzeKUusS9 xPRQhdudv9Y7NNau0ekfee88aHJaWiaWTL3DzuQgTzBDsI45SKQcfdmH2M2jCtLl6VIaku7v+CxT FCsYBvRqXOdr9W6Dqreujmyu573C/YdV/NCyEqoItPl0lE7dFYE35nCQTZ1sT6BWebQQwSa5tMU0 RCCZsC25lEUbDdXFguNADTn4DqPXnEdKP/0TrChCzeaj5x9Qb3xreu4aNte9daH2eHCbx0aB6rS+ SimoG/12k276rMv3UqVnQaadOkaT3wStynV3X7E9a2g0Bx00vkcUAiI8tVfkB1wI8yZ1pPWNaiH0 GlUKxDaikNjp6avCAXpUv4i+2gjFr1PrNJroZfewReFazwlrxcqjn+9IUlwLmIjDzbif8Hk5lqJ6 VlUVEbISUSStPepzKw5L2g/UTyxPbbDFyzkVHUPK77XLHH+RnuEKV87NrnIm6hyxpYv+95AsZ5N7 UQe/X73oAtqcu01XeYXPW5DUv/lHgdgpCI6CBzuAP5qTPEbAJznO0hsyFRYaURobByW4jmErDUEc D2KwkmB86oX3Rt4aPXjL9aQlW5CCt8l9ymi3ZurGxciT/3gmMrGja9uWaFRn7j9MxHpDppjLeAMb ocDERiFeKj2rKc7WHUutx6ZncOeRZDgV9mLXCJcWjrz1oqNkeFBtG9m/HGGz/lT2nOCfGu6NNvlB Ta+tXIr3pQt8Nx+5VOxcCJ6H4FEQXViABCyNCto2yCSQSOnCMoAkYYfWQVxOoKNTXtEi6Rrsfdys 9jR0V+PofEwZyeLbfHv/4iTDExzUvxlzUfY2dXOfsmLuLYNtx+wgW+VGE03bN/MYyJUcGRSeNGS/ S2y4QV09otwkmtiIcpyyUKmr5pFnHgO/ES45ij1AXmlBVkMXGut+fhtN1WRUpDhNG12Ln7TVDFub Ffn4Kflo37ZrOofSMOJSE7qfQ5jp6JIAqQAIJj9yLsPI+XDDd9rkZXkZuCQstVCRTtRQH2ky3SrW SgUxHlyv2gub8QiKyCMERJCep9zvjmxZzCDp9iK+mLix8xU98Xf+WUqAnuZujBHbhYEFtANJBZ8O DjoYPK9PqK3H0Xe20+TQxS87QtFZKEL59dnB+1U1CEpD6i31bU9aMUnHLLOM0jzNqZPmclOQGD+z 0V3ErbBLwPaHeYRsjlP71BjSmHRyNZmIpHSbyYS/6wq/E6/idP3yFCyD343ctBKBnsaLXtm/yCCJ fFeubEke4vnxfjuRNhc+68ijJ5DWLiJAd6fcWJx4AtZiyRd9XcDio09h+RHsjs3NXtY6xu6KnLSG KtHgWgUTz6arnaE3X4yHsStphN9oJRWDrupnbzO5R2y4ujrEcBkpwi9x3VwW9vPi43Ed5igaKWqY DVBqd5ulSy4TTGPwTI63r6jAr53LK8KlmvGTv4kr5do1kKo5t90BTEBBVrnik0bzna6OtqBuYRHd GoJzv7w1Q6aQEYrgyKlShbnv0/6i/f2TEjbyJVLXZEqvKCutlsJUP3Vp5rnymKyCMvEgCE9iLhb2 RujJ34A5LPkJHu8DGX77uyo+6n5HIQtt/K+8OmSJX2HJiVI3at31CWu1FBtJx1I7EFy6FRkk6bSm YMGM4JmiEgam8RENnUIWMeoN5JV2oc87R6b91uxSy3UkzQj3IEVmE7puy1ElKJEjvUEPu6NG+RGy M8iavqJhr1cFrPts1E9dHyuWYkfIZkmn7mJRdaR9HJCFdXhsrX7QI43LDdf+/bAIKNUQRFZ1nccO cX6l6PZpdS65G/YHT6giTY6oQu46Zynb17zSuOsZTa8f/U8ujkhDnsadtrN/S4kVO8seEWNS1s4L W8BJ+JS0LipbhfpoWnwtAZOc37mQIF8kMFJ+096SGRY7moSOd1Y1VpzqYhioAovy65qCwXsC0A/E EqzbZY4fgEC8/D+/FLpgY4QovjlJA986O+PYY+Jt0O93OCVO0NDYcIzI+JX0NVC90E4NXMuCFZZk QjEg1HJaBvUjGYTN9LOfVOxbxjTHCXOUoLuGfSAic1uwqa0UvWSGoBcqtht019K3RfSF6N781MmD r6hdL0fA3HxcosUh3E0qRSB8aueT6tEPB3yse1ShXXIIQNMgaE2KFebr3ndThQLYH3emj6ktMG0a 6xA0YkZMxA1Di/x0Vi1HOP65R57w9F0KoLm7IUZjL3pPCKX3bmIXdvoH3bGZbQe/0JoCE1svyrIC F6aRWDR00fAmgW42tHZaW/4BqVDlU7eMb6IkvPdZ7EtwsOdeDm2qFvfzG5gKqfbT5f0UYXboGmZI G3khQ3I5FlW5X/h1/t+J9nN+otmdAbIK6VvuQc3Y7P7sCpcNJzs9aZjH9XKQg4TD6SwDkPG07qGl B9ubt3vjE+NRV1Gz6rKygt+NVznA5BIEeMs6+KB1U46HyHJj0uoZWzuldxwFZNz+J/y984scYyv/ d6LIqhhNRDkN/FwR5TBTcmJaXVD5kGmU0Lz0JdUfCwfSuTZ0Etb4Flk4dLDHkuAvHXbk9wTNOW++ rH+GQDff4sL8UV7M4dW/p8Xql1y9mxP+0HxIXY1dwIxxFneJsYFfyI8uXuKXakni3489exvVlg+N 7zDZS0hQr2BqPQK/c+px7zY12tOvZSZxXJDNkl9NrhN9hLpMYI9jNUxvfRy2bluyOyoiPcOA3Ofi +bapK383tJtxCgA9U4/DSiVbP6BVj/XF20tqKoYRrrR6XRa0CDm/FHOLVACdbYD4yN8/wurXiEKD Zd4UTprAHmjwJEpUMvKpghkvbj3Mzr9utBpp+xB6wVPJlXDL3V+jP95ei3QT2KuYxiZEkPp3xzyb LOm/sVywe3FWGqY8qgVkY5d+ttWs1dGcVr0Uz1eqD10/lDqDjwjlLZk1slOWjfrM9U41imQX8nnR XYqJZia+Bg0/pkhSBUKIWGW9tqxAvLNGZm9pVGuzJ4EkTLlUiwKJaGlogwRqbv3HhF3UzlNaAnGZ 0Y8cT82YugvzpZtKLaBydr0S7H5Z6wfa2B2es/3TCSbvLQzf4M32CMk6zysUIJTsEVXKfz6jgXyT YKqAwobd0kSUSwuE4o/LupjWLPI7Tx3uvKIkDkuq5MJEFUaV8JcOFTybNDYdv+0bxsScjhuUJNzM 56+X4g/Uj1fUy4Rc4SClL+gwCR52hZbhUS/BqAuv1ssTqr7R40Dj+7GwWQlFZDyTNFYGjol3sDeu Z6BAAqgyoiqn7UCFtmYJaxLxbSjsDoZlF8sa7H7L9fLCyXiCz5HY8ofTDngUpUp8/JQHgyixmwvD JJHBB/MoPgfEDjmnw4pURZqyMAU07kTkU9XHKMOjPl44Tz5atwMK1bWfseum8IODPChCLZRLZyQ3 oD8UIDO+mpEmq+sRuEd8enPgvSs8OqBuchXljBLe8JYLvdSzKF1txOhQWEHbcl3lw4PyIiv0dYlO jaz0NYa6ItADND0vJLNyiIumGsmA2e1dYp0zrOZoMu+Lnq5WoUZzTEe7u/TeO6FQetVNhSsh8ygT JPtEhIJXmRcMnH4JrJznQWuXcMl/OxDssfm0dc6DnEkUOF8ISTjC5Wg4aPFICe3OlUvZxy6WG9Fr JveZ3rpPhc8Jnay2YP32zloiwX6WCP1Xh+aicz9nEwDGRk62K8bwwNFeRVfdzZtVy5vYhA34diqI dOR/r993wvfX/PzRtRIttODE7dnZtEOdYfbPcXl0Xc64gryS8q855B0OkP/uxhDmpYcKVOPhIx1Y U1wY42/8cgp7gdESyr0hfKrXHk8+LE1SsXkRjaEX8s49f/Mc6JDP95GZg8vOFu85sFZ8oI7moYxC P22wjoqSwG2xKRwpEllQ5ib16fh4yuGgsoUA1c9DKLA/FQAQoUhbDvUGsel+yM9/rxvR8Gcq3iWU mxAjp4iq0fGmluxV4rNnP+S20JXVm1wJvDphUtQBGAQFHWk9cpkdCn/jwKxEkgZ7B0DCzY5ZGPeU vtf7mFt5Ru8etHFi56RG5Kg4PnqBtoIMXHbZlTnSTLpbe8Ltq+Bxi+HgGNIb+H+Yyu5hZO5NiGoF 2O04WO3gBShOKQvxqddnUNC/U5c1YI1Rafloj3EknnE/JqTWHI+CjCMFYV5OflH+kTRr80U3gd31 xnNWno8lQb+PceNS+QaWspRz4KWZSQj75D/LGzYa7LotwgjnxqMJXDDdW398HV+H1IikDUKrNNrX joqu0OS5BMEzKpDPtXQ/6mZ706W6z+mckGOhaCMmtNBVY0hL9gT5R+m2axlsyr0OExDa0iWxCMCh f6SMtQ+RCEnDdO5Guw5gpvvEsbtuUeXd9UW4ZVqCTQ68TRQPtfg6bLm75RbPJt2APZMahb0mgaRj UWSmk7/s1ZfJyxMZc6rrMzgCLakO0fvIcCOh0bxGD0XDqdbQssSdVf+yv3LI8UC/Tje50fNOlwF+ k0a/p4iVHoj9B8vX479mYzppTf7l7JIrIlZwZpayz5vlcFcSZIUJfe9grTOLbj0/7qhIRxw9hlsV uE4Jwtum+ZKAFLR29pn+nHQt5jg25RfoyfDFvYAInJ4sSqS1jOuf16WQqK50TIaPyfJIJQ/1DNBp JO4vepkAxPkcbt+vccanePjIccnKFH9f3NX7VQPqCED+9uzyXbHE5p8HwLkOo7UxGYGXwU4EIztJ cdAJljkV2PbLzyT8ej2jiam820+QwZoukHi8HoqzIihOkh1ZnZXGDrd9j3jhpoXLzLxsmAyRiBjI plKf70yOM6J08qvlwRp177g5ao5PN+AJZh0vZThnRCp8h5sWs6Z4TTnrnkrMwIg1LUyV1J3Yi444 xMDr6PSpsjARRQBQC7YNxxtJ2VW16g0Eij1Q/xLS4WOfV7CgIr9X3CHEOaMe15NSRsPBXsXWddxM Xb52bQ5ZcpzdmUYCHTTKUpOt+p78md5jZA3dgIXu4tr5gfmcRn6+ZnfNyYKAWNH+mkLBmxHmubhW 8dT+BpadhjM24A4XhGgm0E/KfVOUpxaRPsWnbqEopudXvgbIJ/vQ3sEBLlzGiN8iQv/RTmOtPhxk 78rySJAfVeMkqCef3VGYN5LxYKIb3zhbWChlKLwWWZKreMBWKZoPdOCxoNPsrcX/Cb9KY42fYgYc fzsm4LQoFn9jgRPp40cEOtEktDc5eW/koUT3INdOH5ZcIKIRoWczLBLmrotMWHkn5gD5RixwcfFv f/PXJiqh+5OC31VvJsPJdohXxvR6nUBq70xCFZJ4GC5AIxc6IGFgbExxgfn7Zq/tznPZ79+hnwca 39C6sliWC1Jsjhfs4uaRVvhaVSI5ZeGKdGyaoFnYfbmdHxp5sN7/OqIUJTTrxJkV6TIS0dvaetCn WlnNkvaCEkEdglXWA2s0xd8Bbbuo8/iCNYWK/Ia3BdxretPhWFkhBSXJPxUyQwRRxLeemox5lWtH Xk3DHuEFgKmVBoFWZWLWpU4nwRWStZmX8WzAtj8aBy/triZ43V3+HEJ5BbPX8yuTWRlq3jdREVbw LS74rBuyb4Q1/6S9GTzt9Y746ts96UaZlDPoVD4K6Inj8m8AjCJMFZeOeePJ4UKPnh9J5BakLjoL ay3l8IMMlFPsKduLLcG3Xyh39ET+ZWNiXSWs6wyG19WtKmn+oMSQas/giU4Q70RFwcwPicKy2rxg QZTUZhrcp/IhB35UcE+J5AIcAVAraHaRa/xcpOkFePy6Hn1Cbc2r/CNYCB0Dzmtlfe+dPkkPdyE9 GMdH4jDbaJk6gyI0YU/J5B+BHLfdcKFRADp5jMKcSSg3000BlKprYGB9NQVTUl00T8WSOpIe8fsN MdEGXFXC5ujix36g73aVWopPK3wqhqSreXcL4fJsREzbJvEybZm9qAaEQ5Cy56VLj8RgTFACcqNP tPLRu1K0rNAbAz6Ee6vR4JOYJSEE1bMUnCr77oSZN7PDgkb/ScvZSi8tcfrGCY+94jKDaAsjWday +5vrHCWyeu/9kkFhjuGF3gSc7EGK7DfV42FQgz8xru7pLR/vuUJbACvBnywpqzBMS5IfgUzm4xDY YC25rk3OS8C13YKvye9oYj1Ktgtfmx7zNJmnQ5fTG3oNwv/0enMR5g7k+Y+PrccSUUdFAQO9U1y4 EmtUiSAlKakj83l7tjPY0D2m+QPHMuWbFLFKXpaqOw7KdLBcYNZ2x4BO3FclP/K0aLUc9DrN5g1Z f7wVngrUa4WInIbLgUO1cacHO7F7GdMfRFD4W1Wbh/8zkLtY7XNmz3FSQqan7alUR0SEIpkXd3Ha Oqa6p5TqEOVm3O7LsEM95jM5sTMCXRV7Wqd0sjlqhi+D/OZrxRbxaeyaA4pPq61smo2/oHb2AA9I 3G/dGUzni1C/Cb+Qnr+ZDJYYMwB0vSg6yspBVSlHhFuywLJVtLraA3PxrW/aW2hCORpw0vo9o7FT flUXaA+p5o7KWruK3SKFMB3R1eZtq+1tW5bmgErnTAPoIXejrF8jIFUtNKXnLeG5Ul25rl/kq0Gu 9FX7OFxHjcdNB31YnDb7tpU7zPOGmLBdwAjzB6ri8hkdNZiyP3N3T+9zxEyC3Ctqmjlb7ryx5So1 O7l5l76fyrkmM2DGTt/eBVG1NrWQJ4lMx0MKr898lDMBN+NAPzYDtQ+h3X/ZKarjICBkYegYYZbD WJQg4iusIFKy3iKW68m65nQ3qIhRJPDk2mWl87mP5ksy67bCS6LCbwseF0ak7XcLDDx+YVD3XXsj XllR/S2G8tCCpJuJt5hqyrHANCyo5W1tJo58zpJ5jobk6uqUiENPDpGb/vrViAXGnOftwrFUOqya KRD/mtobZ9YD0thpltjCn0k/0dy+knHvOgOyPa1kibTP+zYwwo48hm52eupgA+/lszq5ExF02fpy 5iJqpnd4mcfJcQFm8hX44HeJwalz30nCZL4NOsT5pwJ6lSdOnS5oW4Z1Q6VVUwIlUy6s5E4erwn9 OHuJru4Fh3eL8TUlwhG2s1aTh8WV4Ef2C+B/0b26sskQAzVZ1WyYz6h8S1rlY6aRi/49FWmogGlF ZIq+AK80WKQ8pyrvu88vPg4rXOPouAJc6VmjGoHSI+C8Xt1R5SqBZnkWFh7l8BybDyr/38Bd5Uaf UsbPMrqSdekJAYJC7uQunVVseIMhvrkt9Hq1L1nb6535sgau5XYkiUaDgFdCN24/QxyNRj/QwEIl P8TlUd/R1Kr4R1nnaX+lR7uWGrBX+jAejFEM2LzhtcIrVwhz1rruuuE6nwlrdRWaTMYIQ93hB4Xt mIyS67pyhcJUpY1SumWeJV9FCm+SM1vA8IUM5xNVzLDca/Hgo8PgoJnfCYGyJ08CWKg6u00LMjBi afRZoIPyCBxe1Y+WMq3EmBm5gqGRIzO3ZWmaNlBuaLIAf/cfxgkh1snDnUxDoo5zmRSr70aB5PyP VUfsn3mATczxrscDkdRIJiYrAco2HZeIrPp+DcbCFH0dCZ3HQ75GLAnpTIRhUlJMpxzUT9s08PMU vIX65pu5XN9N+9qC04U3o8WWLti8u+EuMhK7zxGjuU57lCMdmmqCmR5Vti2y1/88zW3CjINp8t0Q vwyyMJWlbXT8GQ8qMNRACzN5W1wPF82D5lnx5sUdM2zCnD3VzF+ywxUs5RUV15nvSsQqCs6xlj3l fjhdhciuVgJ8Y8MsvGNCbJ+rOErsgeduEhlATvzw9Rg843IgO1klx0sdHlBLvjhGEtARvU5ZnMDj DuiK2aAzLLH3tIEKa7S2o6GDq4zEdQfKteA4dwD5yZqdiu2/Xd2w6/espJXCBod6wc74Z5jDJIP1 Qpa37LfrcJXzhMPE5ZhohlN0GOdEGnKv3EnDxUKN/Ac4/AFfCC8i/qTcr5S2gIBFGcqmcQuTsm+k wJVOwcsDOxXzKQQ7pn/puTDqbVfsx464RxujiJ1vDkMExu/GjMcIeuHd000ULJcyK+N8wOD5fgxV PYPLdHB5lu2Sd1VsVaT66Tyjh2oIcJdYfrZf7FdS9VX599yZtDy78HP9BORV8X7I4bCW0f8gdz7i MVy0fH3Re7PwloXepa5WO2KuAtaVIirsyqd/bSVFirGnoHjPzeNxKnUPt10asQ3sAvizNhL415xF lSGrP33N/mBFTs2noPwhkl3a89j4H688LpspmzaYZQyFUeBkVVpxhydWwyCTychWSPM4FJvLNLjM odHngpV+VskNAaC1HXjYAUZHCll0hun0IbsBZOx56fGnePfGioRpISqmCivyUflJrOwSZmO2Z3xO PXSW8Tzl5cojLIcUl92UoLGe9ggke4vIghwlo64KcKO2TRvDWuZTWAS0h7QolieDEaCA5fJhdtJr tkc6PHaqhx7MswPOnJBf63e1XybtkSvPrproB3ZmxMHPRBr7/AmVh8InfKrUl9pm0z4371Ikl0et 0Zj0MWaVcD3G3sBNRCaLEEb7NnKa/WEvkMqWRSh2afQF3IE+NoXkhQC1mE0HZnm7be/RTlki6AUj +nlo6l5hFBnE669KIOjHovcTakDnHj0GJqfVBB43l5hYqFKh0ouJKcmyYnyXL7KYgNYj+GsWsEjM UNJJaXNAdhXchEZP1OMea7RYiWR/jgm2lZPffS2ywtkXIz3AP4effeDyxzXemfvk0SPZlrrPPnDf W7YXJh2v8ZqiDZ6UhFV8wqOeVFpRCNu52SljuO2AW4NH9+dMHiNcrP+BeH45jcCzs10DJKwHU/N8 D7OY1EZPU20/1peKGNy+ixhwVqtfWdCL6wsIAZopaD3W7r+0mx4lcEHO+dNJI140YIlIfcbS5d62 YLIfWtmfy5/2eBpe+snflUrpFgFK3NY8aAvmhFZ9stcITB9nLoe0LxBwq6shWWdwgibPQwNdJwSM 56gyNWsUt0R4CEgoX/OCZfyOmO3w8kPrZNZoMLoTQzWrN6UBIt0tvrAiQElyOh/05qU7kf1R92sr f3MbUnw030KIK95wDH75NtDb3VN/mk3Ud+2frrwDx4r/rT7deHnS31iTVrvYY2vS4mZsrWjyoQcY GwpzBBBo5QrqJudKZIt9dZu3zw+dbtQrCMRrtVgqret039N681iXydEzQTQgX5+0VzOJ0mYEO/SD mTuvwXnt4PQzzVoFjes9+at+syg8x5nHcPsZaLw5PGdqtlFjIDVCCbwJahNFtZ2zxikHMwbC6Dxf WyJez9LvhXK9pOSCrSm3aE1AsIG0g6GVNbmvIg7tggwXrH07ahqppJ9sIs6L6+kh/pgcb+HLnowY Ijx4t9qTy9f2hCRytyeu7f4IPGSy/o26mzxadoEh0/6ruT85wIEFa4+9m4sjn2lqUC1AncSQdZnE WaPRCYahvuHhVHSXG259GrATIL+C/Bc5mMZripwgFulTdlwl8y5qqor/lu5UHfqhw0lVV7MLfV8j v0cIl+Z0KqqgHaRfFQM0FLaU4IC6uZwP+Z4MPPYbGOY2Wj2HfkAcqNBtj2IAw7vU+ACOggiUgtBV 73obLGtPQhMnZU4mnELqA4U45Gsu2TDKM0/+HvMAGctTjyZme35UMB+CEDubnVhZTl834x0J9pWm 6lh9Ret7SBLZEL9lzP9wXSDWd81vFxlx9ayjBBMcNO+dO7n+kSfdM+e61MScHXLRshgNQBmKNq8O b4Bw9SI50NZterU+1pytR1eK9FRogQGNkfeebHELPHyRhlw8WK7j8Py+sOQxVi3dgO61wStoScZt 9310zjE3REG6nS5ttoVIR59fHaUlddJEUzTcqcsDAonWAHdb9DLQWMUDyeuH5IaEVcmsjYi4wd9n u6HDiKSrEFyjMVOqei3ALuBDkq7Q4UnHsXrNdXOkSPVc3SlMmI8klnQOZRT8Jm+0G/jmrXsVmVdu aZYTmrAi8ZJFcvYH8KaXnOb6g00xaOGy+m8kuX8ehW1oKO0csqEgO+juZ0kbm6jdTr5nrpNO99NM CB0jGhkkH3C7KO3w01LLEhJJcyvQEU6rx+U3dwfE+alXVGdN/n0l1XHMlAEVcLAvgQ5GIRrpRtPo rB84SSFkWhnS6gpc4iY8wOmTajdigSq3Dw/lAsfURv3MYfxL1G+STPaN+nDjM3BwYKbbD6ox5BCb P3U+BLKlfj7v9MapoxPPLgB6GUSF+X2cENRF5r48i3S+nSfWs98jmjDJTqjv7hlHr/Eg3L3Jb4V8 oDOeppMp/3R0tkBw1JQzJww0EBcC+zT+RSaSrJCCoX2B+pVU1Kjy9b+VMyrvwG+ih4MUWM2JbUOP XyL7gTdmATAFONaCvI1oQhTLqbxS6tYmPbz/IiDjyQBRCA2px3TvojaTD1Nxs/B3K7BLSNtvoUSH zHE4LxlMIM6aCvPCQqgkF1ai2xVx+8HrlQoyecD/fwkJCpaKArhI5l/l6pbFSv+qRiyv1X/pjgDQ eWI1fYFjTC/arrXv/+RBXaHeluAIiXwbsmbQj7Mk6XGrHXUYZPuIJQ+4YCnrXmzvCBkM0i8gTjdc aE/9HJE4Vq43t/xmKqSszKZY2qJ0Yr6IywFNZbfgLRJyLb2s7V3AK63JmgRA+k/4h7DyTjSKCU3+ hdYOrEcBQY2s9ZEz7E5qkcXuU66iuVOZ25R9/MaWr/D0mZMaP3hterzQrtE/oQ2Ebs93Crdy2+Ol dYXaNrFzYLqH5ymubXfGUbB2wV8pfoHZJzT+fhs8ZKxTPx1wa2POCOS9CoiRJXJM5faj+0j25g43 w+s+s4pG+TxYGE2FQYwLr6IVqA7DEX0gXCsTj/LK28kL8xLJfqvDznpAyGyaj77R2WHpTgQjzvgh d2rCDrg1VIv3EafacpdTnwOTbohLPBvNe+xhc5rKqgw+Ro9GO9XdztG66c3quhYJHjR2J7QpTpyB RSY1nm14Ps8uXAL033GYfalIedU12bbGkYh7a+nF2Agd5PC9HXNAKaaDyPwT3oubR9GYU2mb91II aaeFAvQT85y36jeywxxdVvJOfCPJI9d1m6ycT1jFFIAx0+w/eDq8bcc3zzgFl4JKbBkd3tU/HZiG nmuP6ZsdrnfexDGjAkRrNHMZjmsHijl+0NeYrvOvfshb0liF+DkG0nC+CilShq3R9bsu4K+8PfJC ym/VZIRyd3PILLsXfMW5y7NJCMUq07ZPBY7ZT+q964YPq5dN+XQOMSWFp/Z5q7u5LKU2ekBggsu8 q5V6R6kyBz5Shi7+2KJYvnyJMeolCTrYTvuhqXYjj2TluH5q8F3E5uZMGti72LjS0IMxc70jGyZA O3KpxNtfL5Zm2MgC8sEKlXDyfTV4M9YnbM9Qr+dydV8sO+LpFIiOvquM+/AYQnTGGiSnGqprPwyl 0j+l5cPTn5ES+EOMBRzC60h3mChcj6uIer/DGHk1/+vjUXZi/99TjDuEBdzttWTRlRKvLPyK5761 C5CkbfrRLKKdNYwfAGfcca0xZ2L6DPZ8uCtxlV9JFU4cPULH+WwISA7JtvG116WMiXpDyUH5WB43 re4tZJPcDtk6xHUuoDYwPlJcSE4CDYJa4VrUODUgFpgdkRjOj+wV/FBk3JV4hGHLBNVSY+JGayBm S991xrr8ecnde52yqfaCzfFyN8I6oDH8NBCA1PQoBfApqFqNZL0V5IJ/vgaCOaO4rDgztt756fR/ CAR6yMnrepLEoKQ7cl+vePfHzvXRjWRo2sIzzJiWJJEerQJx0TvAa0HkV5YnAplsWWunvWd+rdSj dyVop4PzVs2SjUH5gmAupt0NUouv0e708zXsATHB3r1jKGQuB5r+zFev63ktEGVFV0h5zWxtFM5C i64k9YivPPZgMSchgUoylL6Yx61jzIJzT6K5C5YkEgZ4evat5iGDHishqJVz2bgEgPCqDfFk8dfl LJHnu31ESXi790StZsku1x4TXadYdl1lM/5e7gSl3gne9rpxvjvGPOnHwO4MwqKsAoED6xTj1FOX pNHZ6IKb7wnVyAcfzlKW5Mqj8czXglZ+bqo69ETYbxKDWzLbfuv2WD+/YNepZfEB/FSL0EqX4DR+ rIUoH/2wRlU+JJ+ryQvS7pxXz76rtpfaXn1bpp+Z4MCGxymDO+ePzCIwlXe4TIvguOfFUJLZ5hRR NwXUNBDO1DeTTXE67HizKDSzEYZ1S255tho6rdyqml/IaGJtaGz1Bsgbi8rDHVmO3WZTy07kh9nh 81biGArteSRzp/d9goZCnxxpvOj3Pr0YaHyVl3UyK7W9+Zt5fL7miJnRwxrAOK7wt7VuAJpZd1re cJLu2dJXoQos31UzJmQ8q29AWTfexu3ccKxO4/Qz6Zcd0RUVBeaPyudGiKlGK1MB0RSDZppOU1xk qDp+g8gXUpxeDQSe57M2xmpkfybgjZxhWUTkyCzSbsk/89WaA4w+7/96KcL6Qo4nKmJWWd2srhz7 QnW/jTFknzxl5ukavvzBrPhBwGlOQ+H94K7K/PwxjPmw6sIV7lwDY1dq6hBZ1C9tElVD9FP5C9gC 7Tlgbo3BCWOCGoHkNWe/MDJj3ce9xB9T3gEpizp8X/H93Mp0e0PAcgAnWaIG+j65Ap8tSpz2g3Rw FaVPYzj/j4mpFoXilBzP++gSwhQA1/ZPMz20UU7iCKmo9kx19WYF5jZ2W2Ee8hoR2eSTU9XP+194 oO84NolzJtXpzVzr3GPcbbbvDWUp0PorZzrZQs9OhGejBCbRQbq+I5HgnnSf3UKnxIkO17FTndOg c1fPOwSEj1sLxlS+P3hjtfLbFiQWWWTYbMQdxh+Z1vbc46N9Tvm8c+qqF3jVqBvXzOc1c9+b9sAu 0DlmGyfiIvwgJaRC3n0Hg0s8F0mSschH5rbV9tQrSKxTDHR2Zw7+wy5vF1fZmz+Rn4FBpLoNxL32 0rVl3cOf8jHt1j/wFnnDWoCE9lPL3oJWORVGlMUsWyeXxF6jKIElr0QUhhqzsp3/oQ6IJjtwWnYr ArGEiHu1aJUJXbmMZYpv7jZ/4PFMvDLrycHZ7q428qlLVNaeBWS2DswQkBlWgrIXzBAlDnpmfq3X zKBzeKI+l3spe9tIIUojaIXshk+8+RQcRvkWDy43EVsEkSlGf4M1d2mCYmUvpf/of2jjUbaZ9I7Y 7p+bPOIY/fr38qi0+NmmmBkzEtNdmvJBo41xyeZykzKPuRttuC3BwxPct5inkzxviSeLngeG6H/T njAtL1hkyEgUW+/Dla6BtgjJHGstyDGmkpOPJJYTWIrn/o0oxGt+ViL+jSQyWqE9QjPENl/giOz7 RAj7adDPHU7O8l1xNarGf3ejhG5bRRRpliN9hMMRxfQcnC/MmmP6fvw9OELcMaDniIEDJ087QW5M +uoyJtO2SKlk4mJwPIhN4G/gXla4Ps4tochf0FyYF2JO0cFWIJyoaOMrKYYwRuED72ieN2lcyA0/ LLAkyK4UIH2nqbL7EpowGi8QeqpkSx05+KoDb+bPoWfR3bB4GkKnJPxBkTFHe09rgsGZKxbZCDnk 43RemSY0VhKJrMqLWlsUZ4JEVsDwt+i6Tp+Gx2iCUpP4RNFQeM75m2pKh5QDenptgu4Tnm8Wq+z7 iUlEJbjghJaWcC1PLdFZbyVdjI7Hl2oBxwp2Wv/fOLPmwZb3GLbcBNPnH9+GAjqUVY9PpqFUZfe7 Czszomgpplgq61m0+I1ptByk0SHV8VlHal2tV+G44TY71tgb+mHhlFIBIfwcK9BhoAVrnctx6WlW ZwAt+HPHF1TBm/nx3k9eOepELB6U1Bhu1EcnzQuDzJo6NTpbzrlos36bKvUj+dhfl9wqSg/Lk6W+ Qqvxjac6HWFYu8pxkMR5yGuYhnSpitvniL6GLPfzJbINqFK6gpx1ofEY+HU6r3DFVdB0KzDd/40L ESqvW3DHK/bAZI01OlvnaWCJE0Txiksww4m5wmYsiGliN1bQqEwKh4951dANFJe8WLQASotiwQjC 61ry0vu/e5aSULbBfG2O8R9QNjQn8Zpw6kpK30S9XwkMh/Ue3LCkZup0ZkpbhbnRSJeIsHKbRbql 3vf1UdLGSfEcL+t/mK5sgcxKDexxuFcOPze9q5DM9IWuflD/Ybne7clDAYdMyynK0KLx2qtfsc11 j3haUnFxHEfmvDCQyPI2xAZ6uCR+lDGc8oLvq0HSnSozHNnfet8ulZJN1VYxD/uy1f+M8nbmxLGA uEGDXnfWXo+M+mggvKSezzqYBdzGwTPtl8Hz6gdF0aMef8SoY+DBUDRcoj1M7Isn5NBmBqUUG/lV Id3JW4wFnQUtcNJVXXQuiyZgYGJReT+tOTwd8Vs7nbPwY7Tv57ux38nBpR2DfeV1kBoK+gwnFf8r wLbTho4RpoXOjv7XRXDBrTsYsogOKRMxk8bGBNtspI8QiBBIcJrXig1M4jwXcPA1n+7uQJUUAp5r wr/QDxRiqTiV9lkKWYCI5gvf8+EASOgbWpJX2gutHceVVhowIQLNIy7Uo1/I1h4U9zTDY4Tgo37g xdMAv1gojA6e90aJpSFtY1CXgZ1TUsVuvwbm0cMMPyysuZuRjTsraECGkgAuO9jqcb4m8HPBTS/o 94NCBahk60XFbshuydemiIPNlB5v8qEPV4fE9Tb9ZUB+N3Ru4Lumd4YTG+8oBnmVeR4idVO5KWm1 gfeg5XIb5CqyPt2ScyPKQx0w49dqRMEjUUDXclg5mYg6d2QRte8uO41mxXJTdVQdJhQ9tDvhfjET OVeCvBxw4Dg8C7r3HFCEX+bb7Q5+5WPsQLHO8JgiA/gVoRp3fyvmql3W+9m/POMsMQ9ZIEaP0xOR JVAm5YSbXZBRcMkA9fjvtJFYmxruPcDn3oEJtr+s8IY98RTwP3q4I0MYpR8ewXdskNLbfipQ6fCR i7BpUrBjnbO/h2gWCnnHBZ1esg1w72d1uNc4Wb/9twiaMjOLj38pnpJoAZi3GxMwrCFRDwf8dKeI Zc5e0mY8Aq9BNBAbz2kTW7+Tq980c6kIPbgj+38wpZgTGBIASMm+knoiWdwcrjsm3pPHyQ8Tvcj/ lH/YjZ4/GP4RaUXNOTlXVr4oA55xnuTAsAxobvBe3qn+uYQugrR9mBT99EtVk/c3En7ep79sTgMU 1/DArv5krq2lzjQrrJz65sNPwKTBNcdcIXKDCs2IL9rOGJFlO+t/6cfTOSHyi/OOD3xc/aX2Fgqw /hBZrRUSIENR8WuecJIPMscjNSgjFAMg2hxM2AWzwp+c/4BVg4cJDsg2lIc7bVBYA7NJiK3rMGud qiehHA6kLdwR/qCVGWGlTt4QCN2Qjr/lKGuGSO6mmiScIjoGQsq7jejQz7ZaDdtulInYnN3ZbSdc nCV1fwY3nOCihP0wLIMLPwNlWOvjscetf7YCqXlhEtYPWhqtZ9gUAEBXQx0b5dD3C1VkQxYs7VT+ dvlGyeiUI5hngsdWtLkf4fLOTj1R292iRsKph6WgJorhso9ihF3hNmS6m49PVXbHouToZEGN305T Hcmp8hvH8WgDA2Ruocur7rvUSxHtsY4FG0l8z+5aEN4HgD/VsTt7aAeRV1k6AGvMeSKB19nQHGUr stiVNNdGpIAAdayJ9AdXT99pD3N82EJtr57PK7AhZvaKOtX9lJx+IcU28WVJV9DWlYaq4MfDcpc9 wudPMLvW8oplUgwmDbSuu54Sszi/65oeMrGHl5vIH5RTZ0koxtxVOY5D97Fsg7ntv0CBTtLTjCaw fWhE4isDSZPvUW7dnzcrTlTzP/5s6/9i8yj54uZIjns/G8Fz6JDaiV1x1V6hbISX6y92N9eOEVaA llLnh29k5BABeKfWmr4koMy5tKTX9Jh5bs54zzTcux13yRe00v8aB00CtIrJsNUhdxuMt/Am1628 HYpmYWEVgYwN7lvfmtV2IqXqB2qTfepMo7jbGy6G2zzEwdaQAtsZ1mtXjb6h4T57eN2k2WZ+Fmq5 jY6T1RTP4lXV2w6TvY4j/kKkye+COAHMp/7f6KT/s/bPiKMLcKmvf5AO2PfKCIiswzjmGPt4Kx0G QvjxCq4ZXaaT3qDXOMOdQ/bNZ9dVuz90D2+7NUUIi9+sRkir3OjiEr3Yd20Cbzf2hy0bxRY44uJv UJStsvHriR4yKJ3yP26UnwMaDEEPIEdo+UygM9q1mZz3ytxgBBq8KLVAcXx35ls4bCg2t59LHZmO ZC3ae22/ds7iI/x2AiUH97veYhflbZSOhlBnVnCdm4qrpdiJvAXksbMskTr9WMZQZ7i/LQWJS5mP PvUltjqcCLhNVX5wpVH5VDj7X3SAYLu2ALh+wGrNyNs/llsmXf0jEMsa1u89lyTp5HgBjjMMAq8/ O64RQpUXeHrkljwlFbwEJseyIB1mjbEgBG1fQD7tYUY8l7vul0mWky+GWVyKMo8eDn/YeHpWXciI vjlZI1xJEReBnXsD2v3n/k8xVlfmEg4r9W15WnepwOIqQ1Janb/AQiRgqyTuphO2ufIf5kKagc/t gkuEgCs4VTqcHDPa5OvFHksyeoWpC9VkwgHYpL9mg49fuHn3Rp2sGG+JQ4sVCAr7id2rt5sSuZ9H 6RELeRHO2TrZVQR9asJn4H394lDd8U0hRUaVeu97sV+NQf78NSnr7ArhdTfOS1Q/3shqQd2h9I5Y mOQLLKbs8daCWqFIIob11k4aKCMuGWKm3isJLGxZIRotuAh7bg995N4dwkMKmxC23rVJ4M10zfdu kr6sHD4SnPee4PWqzyRaAIu5IJydmc9mDJV4zUDfhqaKZYduinpnTyzeH0xaC4Uc7Mkix6oUCjRJ dNU/9Xlt0Xy336+2UtsmyXBSMUhPuhVP2ciestDilO5clyCbKzM9PNK4PgEEIZ3kQ1RewjaJg0bC 70jWIfmIRituKnNT+RoI0QBfGc7wf33vuyCWYDTeOFDiEvTnooZczLyUNiRQgYHZ94INqehRyH5M 02J51jLvYUPd/3gngkLNiVcuB0FYtcObqiFzffs/BwvSS6nMHjsYwK/ktrUvmqJ3uqx+59Go0mHD WqgmIFXjKcyD8H9t2Dpm1Zu/5EjNHlmrtlZfdwH0X7X6CkOB5f1zzWo/zyel40SfUbq0PyQ3H4qF Uujbg0q2hAgzW1VPlmSVGrKxvtKpDk5n1JFoBtynXUHBM3SydoX2YOdVFrGNxM1zQkLFP1f0E1QC KuJGIg6QhQ3OiUual7suZ2mhZSvLBJPIa0hkFABgRRphqna4oRJB+PMeCjeNh319IiOv284Mtk6Z /NOle2/7nQMdH+RCE39yYt52uUBH/nGwf8L+ErrUepbCOqgILPsx0SeGz2xn64/Knd/oMOgzUYI2 L7oIMiQ2hmoUMd4SwqcVp7p8I087a/U6pksUO0t42N35N9bXZGZUzMpC3RhRXuRFpOPW6opwiC8Z fAB5zPA6ChfBwcCFnBweSXngfFY5e4Ji065Z7fbF6q3hLWcQ30z0R9368EUPkCfL6pzvgWt/yqpw pk3l6Bfq3FVa1yJ68aqZ6+3rQHA28tVbzZvSJgnibolDPf7e+mOpZSIWXbw+RmH2oWues4TEhvRF hRo0t/+wVX/z8PoX7m/I3h837iSud6UDr7947eaI4a4vZFyPw6/WBeyN6FqkdiOTOd4ZmweoSFcl TSZe8lyL0Q6tF7byvR1r9m2joSLocn9s317c1uDnQ6QAGG/EWzzBDkIb6sO85pqGXvVn1sekW02V dDn/BPNi/EmQ7L5ANF87FaDGPf82ODHgcY0C7tAaBtL43rynNGWO9fHpTJNFbYtxnZos9J07Z9wB g5HRVgNC1DRkJ/LX35Ur3jf0bAdCZeJwPlibsa9oTQnylsZo93XyVefQAUp3ixpT6deD4IviaUxd FAZ8AZCgHxJD+14oLO47AKw4Uq0bWv2PeVvqXW/u5e+wojKrNN2SUN/Mld9isElYK/XcWVIu2GY1 22HYg9VAd9Dzm77zYnHddUJ1uiNjVg76/2sCEEheDAAFgnD2/w7R1inRIiLXfjc64uokWBp8RHSx uMwMvsDIvJjJPS3qKnvN0d20D/tDd5u1NDWhoFt1cKKoE2/hkESVTs20ndkjpXuTxdBjmmTP7Wg7 pV094KUmDbMj0RfO1WvO67D/aoa8e9c2Wtjsd7Xba0qxTKumiJfxvcDclIEl+Ji/at9z25wj29uA UGPX7U2kDjfG/YA3fPiiIXdhg/ej2+W5gQ+0zgC9ok0n9mXpKfevNnVitU44GPVbZXwL+vX8DjdT 6Y5zAtY33p6vyFngt0PnPn1hVnM2nxO3skEGztKSG6ewNvmnS4xVqWnjKeLDhgy/ZDF07Wv8tmv/ ylZtxusFQYm98TgNIWr6zrx9tMXe1QWVKGo6IssinFxs9uuKCiXE3wRTVkGvDznVqPIbc+KBE8sC cpxSrAbzbiuH06r8MVD4SnDAFOxz51tM7t0+VN/OfrltZDdDYiDDJCsI73m2sGk147+dYHMa5uaB ewPogxZ6d4h8H2Xvv7m7/yhwifuavFZ0YnSIW5cbWyVzEpj0Byd3NJz+wAL4kdY90nJxXGMvpcL3 Omc67OfiFMOALP5biQXYICnxXIr9d3r9rdkULMtIbljJHh4H9wi81SnaAMUXKf/81oRFJQYv5uce RzzQ7fD1W+t4zwjmElhdztlzzBIK4MHB4VdbvxqUJvFtGfmnKL4ZtqHCKXCRMWjgWXPfDJFukfw9 vVvUR7eGNOVi20tXrNpl25/VX06ooQbmYWE5b8Gbh2Yrnw7xdaDvnNAZYbVjoMPgF9upzvKNkmsU okF5pEajE61dIdv37BTKjmP2JCqAFwqGktrgPD7GI7dxTuWgVkmetDG7KCVA+0cnpIZWveOzPQsu +53L0kVCbjlHszJWqPWUzugD39CpRTLAaNX5zf2uI9FmA4dMLmjgjqJSpLJQGAsmg0uCAhYcfbd4 5qw8EPw5VNYhut6D5DS0Zk/eoCfZ3CMExzYDbDvDylus97hmXH07GRnRgqD8epK2IFSlLINo+ORd 2pgmBVqwsHUssdPRrNzj/asPZV3MfaAyaK2WxrBeRhttttz2xllDreGovVxPrAKe5KcNda4H1l/q 44UxtMQzcvbwdnQs9ZLUuRkN2D6ZWnXm0j1v0DTwEutvNhZb3JF+4CcotW6WAk/Sdh56pOj0ghE2 ssPqZ5wFNxPrr8N7fYLxpoxV2oMxAf5cZnLzZ4JH3GcT8cRn4qsWOiG6LAkw6SxQ8+D23J40MD37 xuzdZtXOR3dHjv9zgNdh3I/Y7T/0bNV9Ui938iLzJ0OgaObhkm4Julo9B41JjzGvpu7ZzwW3WUbT v2qv8YkpRbNRM6H/A1PrWfj0QDYXzqIb62o/21YOW5IUqXhywkFP4rTxM8VzZIQBrlbkp47XxNGI uL261dQuzZVWWyRfF5I0WT9nbm2C9b/yDQTaH/T1qwZKOhptcR461QuFrD7qEwAizuOVvYNd7ria 2DXyZNuZbF+ImV5w6dyYcol4KIi78PstWv/7x5uBoI+E67/b15j2RgdiWa3C2z3+slSTTfk1Wpmf WubTwVeJXMUALK+EjUzvbFEFRp2Bf9J9C2jUn9FBAYXE7mvVdH3/ZFKhGDiNWS8T22MrNVzZ8DfF 9XJgX8zE+E/Rnz05UsPbjuEZv6UIy0Y37p6iqPkkUn8UYJlk5+daGmQdgLINkc+KR0RANyfJAi1N 40XBnjz3unUOGyigezXDz2jw4grw98blGFlNg5/IpNkqsf0FSLIbwFwq97esFSqRoYEikyCxfxLS ee8ENYS/wEiKDdaW6+rhLFJRjEFyTm1QPKiEoQmJcSzXETHAbQjBorQU0SjGrlK92pW/c8jamVeO IDRfeKRPIkvzFapNY+1sShgV//coLjER6hSYaS3YsAv0qNmW+ynFsNd9O92jDBm4KVjmyv1/o7ya ky6OJ57Z/tCHLYpW99VbJp4lqh8w8YDJwgFzQe5HTCmeOTHDlYToelX/NFjuIfSPxEW9GPELubAb bmvQubRIVoMGazLJAxAY8H76WIB8LpI8ACFjSOvDAjjSsBMa7u0ZyvdQnoH/RQv2hTRBLrfrRppM tUp2Q3/wNCyHsAwoulcQjrcAG1vuP721K285vWEmTQ2VERIILIZ/EcbAy3hyk1AE9EoipD9Jmc2R ED/pDd/87jJvegYeoObC+dQJCNdFZuxXL+I5cznlV4wJC7gZCqJhaof7Sn3llZh4mULDHXr00Q+d ITa4CXPXZ62nm51iWwMVuSWRh17YXcWajrZaCVnR13sX5HWzUa1FzV9zb72LDD7L+qFRVlpKYBb7 mpyMsbvOLDPlJoWs4DxvoDr1aks3oEpGoxBBQ7GgWSrcK4zw1oCHUso8ip8NnXxhA0B6eRbdWiSS V+dylNsrBJ1EDPLf6EHhArP4q94kKzXFF6XRfDmLsxuI89bRL4hZbtoNyOWx1K6IBHM/UZsT6AKu 14KktO6IJJpab9otJakG7LTvDY3LjfHQ+Bycs08eIVn50ReZQ5DqtdfKONvTZelf/4vdpv8hCzoX D5Gs3gqlbIw7pUuKFDl3FjcHe+bC7IyiGUgxN1923cc9+mpW4CVwIvoReR/LlRxaYaR3I+EAbvVW TmXIkiRq9jKirRxE+mREb/k2Jt9llgb0rejhnAG2RrlYHIhUMqxcJKzQ1ITgx/FdnMCSCOauBO+l qr223FQFvmgaID9+yzQI1wBWU8+zA2RQKeo6A1DxToReTtDp/krBi0Man0W49c5OiiyxAOxJQzi2 0NmBEL8xsPML7HTg+Ib8gDvILxPsG9EE2lva/ai9/aYNtWEWG/jjFRNOIGRv9BcPEikameP14BYO XM97yxS2Yb92wVoROwBUcS/6K+B8Cd65WSst98W086Ky0PAYUwxZqYG5fKIoW6GfAwAuCNUPmHNE H3d+Byh3AHn9AHkQ+Zf3vHTTyoMQl9QcNp42AG79IserqKq7gSJDCwF4zokrhro54szxIbFxdJ2q Aud9pIBgKUyyWmsX5YXiOi5+uEGFdHWTwiEPx8gl52d+mgsw2aTkeK6SJ7v9zAX3jno4sIdPw/JY jkVzjs3TvLjBJJsp+Nwzgg+MC09MVYtR3OLc/xYRyshCkn2CqvRxQuMQZNPkSeTSVzWOz9hL1yYF 6avuEask23H12JAW62oxg+2M5SCSnNYmSJp6BU12tPkA2Nk8Xwe9OnK7rwrVwmOzOIPBA8p9ooXd NmptK58DFB87QWjBgqS0SGuU1BPrdWQu/GwNnFnkZMPfVuHupThmhICLesUI7mQdJNIGjzsPkVKx XUjIOaLaOP1mmNuy5XiphpnljMmM1+tDwxPUD5BBSUhPtXAPwDKARqD3ZFo3pFg8pK2dAvTcRpAP v220bpS2w6aS9pVkD96NjH38V66RmUmNFodGquWSwHfMt7iktRBUnIGwaHL9PnPkbNCbt9oyRU4Z z69hLVvT98Kp1tlb/ZwC/Yz3AXWBViW2O/3NkhYZW/9TX2v516XTGSUfJ/xkxoe5GQmZi59moWiW LwfGPvOppXNNPkKqfX+wRicc3xueaxBHMXdPk86UFmqFyk2ooZ4zz51IG3IMlibtmVOuGZFpf6M2 5cLRFkCQRe0IKcRooMkv5Jrc70F8bnygc/E4yt4xH6qTJdRuzC1ogYHKED0NDvUE29us8MjmUZIa PQHTAvhIwvCAd7nulCOTGb1MvxDVlVe0ZALYgNHe28otIQrZdkvBCvj2BDYTxzhl5wen2sXGld9+ K0ffuw1taGCp5lQSxbpJ46GbPs5i+QEcFH2DD8F0Ib7VxwnYCftZthCAm6sPMWa6w+cmYJ5+bIx0 yTd4B1iCiq+mlAbKg1GuNb09fWIOyYiuiJ9bqlZ4pAAE2UFD+NwA+R+JiupRSuF3Zy1PrSvXs6qx FMnraeQ5YmIIBCFlBFEKIFL8LDv1EHgbdIoMcXrDf2g6gi8Zc2rAjZHLq5lyeM6mN94GclcC4WKE KvWZg2MjXcljv1x8j3WGH0Y4W+gYXeSui3Q0JZIlOqmAyry6VsyQweyqVT5yzttdlvZwIwd3el7N jRHutECI8V0uG7csXBbiWEX8lusbwqwFZ9W9hUpy5dRPDvG6PkLR3vrCtcC0JhfaGhDQ4HMAqL9f 91YdyGeZxw+xTkO1/FTHyJ0EcxHSHOfDn9C4jgY6UbwZU+yKApOzAGJTdGuqwq18ra1Fv0l5EtcN Omg44TbJ5gGhiFBtdfwqrBsh++8FuI0TeKUX9bit2NyBUBSqCocHiVuJkfronxId76crCPaeRVvh Bf2ctzb+8nfEl1GEUbwewOr3OHY/+l44iGtCS1TmoQOWY8uHHdv0htwm8mF5OK3lRXfV971+FVuE qvUlpHdNgF0VKrprE+aGOE3IwgGXpY9deCKu7eHdZWyerlZx0VBiloabFn/xNznvGib3+4xlg+8t 3BbkdYtlqD+v+9HYjW120icXqNJ/Nf/ysrmZg2smEqiD7VGjLkgeieRI/rg7s55MEOnIej2dOGEv eYruHF702AiVseH04z8iTOA1lBOEcCRrdvjDt2dmza2wxth7MSW3Omn6sjOnLnO6DKw6ZU/kJTtW e+h44GRSWGgRXp2avLKFxO5p6lBDGJs394kLYtlRppSsbJ5cDRk4teF5HZa8MsEHM0kbAJeTalsL R070WHnmEFjARPh0D62yRT2xYL6EWTBYbXL7rK7cTXkrm+2h4Kn7CAIG880R5n/Pt91AUhdWc0Ua kUiamwziya/NeBOk2fpztWkyrnGpqt8CeHlj0YIs2rJ6RIUQzYkwhe9QXtTZkWxC7vm9AMg/nAE+ Gf3PoHbK4a6Bb290orjPQT093Zpe8c0YMbWZjpW1dMscpKn77HzwB70Zu4cxBiHpWcLobYm1+qQY eX/dgld+l3ba+WOEqs1xk5CeU0sDslPNsvBMDwCCxs5jcUE83OMmYAtoo5B0uLPfbn3JzTFkan8r wFRJQR82jOcQthIU4ptaIqQ3rv1x8R1r62kWJQsd99Z8x/4oQwCHaUPVdYiEsJFHL7ZJzmHxb5jq hpDNJQj6C4CO3PsuYuL7PUQ6p5WjX4QHcmyUDy83wVZ5SrJsViU+uAqLZ15L0hHEGTYaUaGkeHFP bsP1f9z3p5p/R6ZhgR/h1GSKDCBJYQeMT6478FveUMxYNvLFv8VSqS039VwZR8ZnEiHgb2DDDyuv QPVBp27QfdO/JGETE/+L01Sf0rgXCaI8mw92rSenvGmcy1K1FoaubQ1WIl4WTuO0NbdJO0wDvpyS DWt5iHAmUx2A4zNiLkWt5Xc+MlLgh3OqOZcVqS9vsTYe/Dotq/0wS90iTsNdwNzyaC2I2Hs8Yl0a PMWuhpPnwoC0jD8REHeWIq0Y1J2OihXWzQfHFW3Z3oKUB03jaaTWMms9UApukuqZ6R6HbJ+rojev V2vVc067LFSpDtOdMhBPx8WpWuk5uAq7JWMIvMMnAuLMvZWuQG7cDIJjE0ux4n1KTSJ3iG6O98Mh afjHe3t01CcrwLs4CQK2i+PQYao7NguXIH8dzxhyrJZQkm4qfzKIAmXkUcEXZfbgl8afwZA4faJw EoRKp5m8tu1ayqySkglz3pFtmKJvGQycZweXr/gnC1+YxrpYM2xD+iYTEMYza1uPrQ64yMNuo9XA MjA025mpfQ+YB1acR6BARbe3Pjk1nZf7I5nKSPH3imxyksQMQnkQl0llStzumjHrpVWgDCBKQLhq cUHBBC9xxvTRFmR8rBryHaKk+NL2dgsvATR1CZXEI/nc+/JV+jrPhBw+Gv1UW9ktGrXkf0AjONoC fxif7i6IZ72gcfk0pjbM01RTLcwos4GaKkxXonYsFome/TjWPrP/pQTYPy0kMa9Ki2rGqU/790du xzfrCFPn25rOeCuBVT8Vl5luXs6OoxLH08oltEKIfEjMAF1xsuidO/uBYaqHZ24VGqqOudqoZcjn 7f0LHAOwsMPX+LRMAGIMvNtHelZh50zLCwKMkuak5JsWkXyAecXfY1GWjiq2v1cmtWob4xH5F89d NUGOG7u159TEYOfd/mCtrLIwtWg0dQjzzBosBreO9oL6zMoFUu6Dnbuj4LJOluRlgkx6rnajLlkL vDeXwuQu19mH8/+5PaXnp4rf4CV7YfcBjGo9g30PBCMEUZlI1a+YUiTHkb9fxm6kqHRaBiQcuIh4 PIO2fNr1YKTOBjx5EEACKrMEcP+zl9juVaUaKahWoxjZvzrEW4x01TdA6dLG00oS8fLz8mjxRpYy gADMe20gDcwC6bewD63MHqkt7y665S+GUBbPNkmBt+T9usP0QiEy6lo6hYJ6/Z7YrBWS1ZYPNd// eR8y/qh6CtuDFGs4BQPnf3MJ4WcBxxJKnVIA5COXrWunVhLCNZtBrX43JKqpwVEUEaCj4Pw5flDW j4aMUhmCl1Gsxbz6tDe6ZOsbB9+9etBQo/0vjWgjhPkTzMQ6b52vG4Gnzl5ePR35Aq03H9v6Z5AV OxQhtMkj+3ymrzZR9O3IaHfTqsyQLpR2bgT0CAgSfZtyH/SOB3ayDNqRWVB4kNkEBiYUEPiQYr2Q AGso0/TIVDLJn9LJ+2fVR6+cPkLY1jUZLpeNFUuear8xBkiVR9sdJqQ2ZbIj3okTeGWHLvfKzr7i GOS/9Lxxd+8DJ5BSqTJcTWbaM3OOfDSfimUwci6MOerEqJDPRd9EB8PiaD8JJ/UCwdQuANBev6qL eMPflDbOi+GKprg7rbOY+Sgy4/NykbcpmxH0SMkTEZ38/rwTj5q1AspjKzdD6HnbW9Z2ktUGAsYr nAbWmZFrwmZVh0ML7Akx4jGlXRgreOSjkJr1AUoY/+UGzwXLUUxikUI7fp4SmhQ2rcStPUtw+pLZ 5yMRs7K4UgsojBk1OV8y5bkfUytvxP7e1+LZGWCOUhvTJ7x4vcu+B4VPN5f03bFk99AIp5KrKVrX 2/CTAickbEj7VNn6evZ76NbDfTc2jZzwaygxOMPeQS9AduPdNR1gWqKxpEjgXIUw2gmJsCjGAAWZ lG3eRvQdWrPutkNymv6EZ/KsHg4f0wXGyWAwjP5hDBnfdwNQLsFI3aRF/xXOpBVVmJ4t0uPPsZBW XKt9AylJ9JvkvvjLuZyMyWnKX3xYjI/U/QuER6GMKotUBUHj84n0YtLrw2eOsw1lCGDkApSpxqfB XfOBvw5NM5L+E8276II3QsCGSBza6EFWcueMcepF74l4i6+q04v9lY2oERSs2oAANbpvsRvbR8bw 8SxKQkgmgJZdSD6fHn1HO+mYUgcyZMyAIVkTcwcQmab/BAxoojGF+N6SKB14NebPSZeuNAm8lyBs Jvp0KfUdAwG3BrhmBWlQGRnTjU1DUdlMxSxlbl6xz3pSGA9mdkgCnJXj8kVWMWlGJ+8xOuabUxWZ AUonlDrvZj2jqGD03mMX8X2RMA6oxUNFHVYAVALBUG5RsVHt3UkJpuf0fvIFgc1CjD4o2AaeZ+8K NjIJWD6FBBGFaQSMwFYigLsoWhKVRDZBDbfblOmt+T1H9utS0Iv0SWurJOyHzRAORmrgiBXVnP0/ dJOoSGPL4/PsDmh4kCLJ9J85wlnXCET2TK9xaHOlmUMGBC4NsSbhmwXgq6LA8e6j07ULih1vp6/1 bxtnj1fTl6uHJ9MC3Ead/rYIADH8B9U5Sdx+dojNdjAW18L63YKwFpzh66aHNhvXuE2nnNjYlPtE po5KxMcxFRbMnFr4a9RbtUOtb7bXZWOaYFKJzGzECoC9QK9ospmjWUG+jlLabX70Mwzsk5mbJ4LD Zg9YGIytvYT+0y9eGsfcqAFsoRPlyBQdmgt05MkoMIu9wW1V3euRIh7Z5sNPKmOaMsZs/Vw3CwlK zy3wwQRhEz8ktwxEz1e6QcTlHajYb/tmjUEky/YbbPmqYJQsc1q09dScioLlMQGnDUFbv/CB6Z02 ylUaUM8ZfotwDFgxGhYHzNWfLy2gjwa4SeNWi98lJnRD+9xt0OhtHCgw4/1QkGmZaiYuVjTc9a7g O7yQ1OiLh+aq6AczH11kVnl4NgpOIZDF0TAGiUUzNmJGI+vgldZyhMV/QX4xw4QzqwFy+XHFGaQL IUoAHDGoLU2pf1Zo22ReW7egLaWk/UZBMCldv4EEcuyw2g77bRkg9O2vK4yLpNNGuz4OB7Xg0EXw NrezWlMSlY/++YoeoImZokveo6/MHgq4VITu3BfnXtgKCtK83lltWiPOgJTVeyOaAkBJ9PKsLVsG MWCOxJtvtLPJgANlSf45IL5Fads0Rua2hQskPA4SZ+y2uqU0Ghep6h1N6s3eS56sa6TKs9YtVCjm JT5HLU9w7Xf95AtE0u/z2q+023RxyD1Es5FNQhEbh60G4AlX/iaT1V0Oj2o2twMeItMS5GCdPBx6 2+dNdogRyEeQRTu0/XKuVdcIcvV8uaXwemeyZBi5GRboNb2cAwUNN6v/O0DJ0BMx+azDO+KnIplq zjUEP9mc7VttE5wEDPTyAe/eybDUp1KLMHIykGSeI09diinuiD+6j1+BpOnbkARlP1FdYac8ByPL l9AI7en1aTSZKscKoYXcL+vGmNN6/7PoV60MHGS8AUZyFq+8vBLNDr+93nY/TwI9ZwtwQXrsXDn/ Cel8Vq7Kg3FQXiUMHRsmMPFkQfl6QKzA1qeob5J8Vr7EbFkK4+iy6KkG7mEobp8LeF6yF3QBAseZ hgTekJQENUMmmYrvYvAeUxNH4T1pKErUl+w6jyqsI5zzMAHGpBkAiKCa7RCvUy3WQKHZbW+X7GjU 0jpr4cU1UMrPy6Ijmp2U2BdShrPGUAr6aGxDerwkDlMMrZtFctawgdlK4iIC7aaMdfyb5SCkO6Xz nRF98zWLM4tS9Q2/FitDWLJWJeloBpFipP1wAFXhwgAhuVKoyQh2TAOtMtdBLPPTOIn59jegTBZP s9zDhYgVgqUu3IiAa/MagmlUqcU016IuXPret83fgykVRHx7+oyvABR1I86ZurseFe2DOBrgjkeI xykYQmIBKXrXaVlMgVTtwFadVu0zmgXtlYb9lv1hDDefAmyWDmPrfpscN33DTO3CIc2CYO7VQ4Vl EqnK8esaIOTin5QTuVHTfV9xu97BpFfezk/cjsD52e2DRu/KAew2M+nTGkSgn+b4CVsAPbgs9obs 6I2gGtK2cciT1dXgYBT+BhKosSo31Av+zGO/n30wGPad73r5TryvJn0LmrWS1Nh1Lq3NID9x7Rul jpyDob3DbvAtPxxpZLfZseuxNjjvrC2YoNrGK0Gr0oohUhZJ/mAoYUEtN9D9eJ/8aqsqAIwaN0ze tp5xqZN5Kp3IHW8pcd1uzt7N4D4B6jNkW58fF5fa0wdrrkJ64mLqAkGeKxXPj/HQWkIwctA/+bcZ H4YE3W4btLAeN788YLjbOPB2upYElrJd4eBRiWwUqHBut5eJm4mnbRblvjYvMPMVfz+uDfo8JnMx SwzwGGLRpsqfnYQAfgbigS1SxFDaOVyTgq3PHtCnk2m0dpYmwFH/9lmUyr/8vUVVu+6D1WuVT/0U xXbdpPY6YEkf4yNGhhxxVqo5pD6LK3S8l24sYIZ3R2FZrCvMJexClVb1NvT/Th46Pk4qOotMU1M4 WInSZe4douN7Eao/uliM2cH8joeY9Ulm5TT9htzh/Q7S7SRAmtV+UgCutELmVb21E1vUqzifvAVb Glch8VjPtucWQedAP/W4qosVYLTxxvph8zHONEBhET7uC3hyj6XH+2uLeAJWH+Raj90zj3vjQXib 6jLokd3/E/7h9X0+M4pYwei/pL1cewGSRTL9gkXhwb6Ql3QVXXlKRqgEyAIA2B6B7ExVgaQdYssa JWRJmCg99F+cJ6TVz5ZAbJg9R8YdRkvRefi5Z6CF4cbb//qLX2Vp5C19ZbAxUrqMkSUfdo2F9jK2 wNWfRcN0uLcSPdjJoNJwDMWeBp4f/zL8kN3K4HjIj1LjtAX91CFbJqSfQ25AMg0mKGi6zuZhNw54 ZEv1o8L7xY0eaN64V1BoOh7uyAqVM5sNsLpE9jPBXQlgovNBujQrnyNx6Sw3HWHgzmGLz448oi4h 4ISOpnD56xuHCyixhVdB6Rzvw+6ANR6r0u3j+HsMufQHtm064WZpO48omAGGHh8qqhSDx6bRfMLa QRu6B/dftbV7VBUpr0W/ZyI60PUydtz96myB+KqrX7OGoGS0zXRWh32WCdfVQGknOjGJWq5exlgS ZCFFwe/TLDEme+G/Yr9OLrrAbCFyULbsLwIoLzCnGmB5j1l2z/i4NcM8/KH3iuhySpyaQF//LbIz y/m6HJ67LHXLe4RC6Hx+Gtu30PmBIfyLpAIV5+J12ARNHSX/Ve1P6q/m16KLJ0LstdmSCDNWjqaN WEpS8KhDp/jzTjgbxgJRL5rXG6OPMHvxvlMwUvcdAU3ibckHYwXYdtsifUzOcmfBW+tLRk6vZZi5 EpvdiQ3jb21ZMgDLcUIW3GYCxezGXpmua1Dv1G7Ldwng2FHsdmQQFbDd5AWOyLD8nZQUqJBIxmAo ZT7rho/LKsInbs7wR/he9YKiDu8Ts/0GwOIZrEoULIFZe7oLFxp2tQDIcxEu/HyRucuyO6hM72lM 8Ztdszj7eQ/hdLqdwYFHzj6KbYgjrD4B1u7BQpyfbX80KRCEObGqhmE6QiPZcNMJXirf6sYsBBdu iZWC1ihznhUmIAGZR0PtobEaT5QMyH67gZhLroIJuRmh/ON9CijucP+NKR5IO4hk/QTtvq0ETHEd LR+q1ScQavk2O4S7H2q3yjkPg+tjr1QSssgpz43H4BsN2yO/CLGffW/KMXBqCaOwfu2n2voka3II hRIt5qOL7FjUDx5TcOB5a9sS0wLeT7UCUTf27AP2T3W0m3ieMTh3XgF+/yxsr29c8I+egFHtv7yP 9jVrecuTwP7FXzfEogHDspchx57kizaDQ9ZklpAb/HSTom/CKWX5D9EwGC64Xbp+mCHnJwQlwEdI 0LabEmBcev0F+k0nMAM4fHPwh/xcjJp6qaWQtirMH17oSAr9VUXb4kjFp6R/P7uwVYOG1LxYmCK2 8x/uqIBta0HNivevuoASSMStjp9Tk7LARMLsv5TgJ/ErbX8WoSxiy5HhpBRK+N8Xv2OZeLen9kJf xW9/LWsPGZNyPlqpTWDMlFgQDQbpV+PnnJrKNd0ui8hpTZJCRVxwnCzhfVFEc008HQH485M/oUlv ef/jmag/GYcxUnh//JDM6fc4ByNqM/EQgdHHjs9FEFRjE5tN4Pe86IXHJ/0pxF7riC0y1PWIJa1x hl1Ncaknd5sdHW30eIslPQhoNvh2a0Hqy77LgCYUABZinNxZTvQtSRHjQDDUfxJqjUkwssOP4h3H cEEnRigM8BSxQOPP0WR0xuobv9YtL3foO0FOmbAAG9yvea/+37FT+yQ8imklG+w3j9sUKkqdJkY7 w8lGIFhH9QCNh0nGV2hsmCQbAnANv90uP/XCP8Mezifo5VL8OD9VnopfGjm8GBqo5MI9OaJ8iJTS qp+Z5ClVi4QVrEHPxPiFhTDZ65o3bPh3QG/HRs1mbUE5gQihv0CMM7HyywsPt3Rg9clM7A0oBneN c1MHsOFiFhxslhPMNwTR5rprFMxPLPXUhM9COKLXzCa87qF3IgM2sGnfbSjgt/dECnw6hF2jvncL fbABNdhTiqZjyPeFyBPtyRR59Gye0lz3v1jYoMSi/d0jfFc8u/43VZEJzzhXoEdY5mwtcNqaXHkq i1SdNN++1XyXBW4pSCcKiPVc+RARLnFYfDhNkQI6QrK+KTGkvrZAHTqhLlGQrYqVtL3WxMriyhMT A+pbC3l48esyiJgkkpPt8yMkob3/4BsNFScW4VOqSYK12GaW/XVzJ5oBjwSCKo/Y1hmBzX+8aLai jxmR69iORPvwecl+nnp3WkK1l1V3XEmTd0KAd3ZcakE0zGK0D7x6L37ip+tj075cR3biiIFAkFMi mUkGBKG88KMN7+xMmK3MvZrrlFaWz/hjOm2XIcmwJLI0b0FK3N5YZ88xDZyCh+LDZ3eGhrGbvHiA GQaP/XPt2XQZyzyh0WOqX/V6IYwNgke22zSQcybWRovCKGLcXYWLGm/6vL5+MNaPDvxR2OLS91wG t3RqDNBsD490cnVklcbYcZzSjSHvSEJxFiaTA033t/qxaVmcQRt7MQQP4G7NjoWO1kYmptpkC6lR 8pbLT8pnG5KSW8m4we2IWr3BtJyHNYD39dUsVkjYv5U1hRqO/sKr4onEB1rIujLt02MFcqP3zg4C XfA003MiRe7IY7gul3GUz56ljr3XLnNF89K9OZCttmtUC8HURvnYd98cPPaDaEJvhoG0bKkElMbj yZLvdqX53dMdWZufOb8KbXQy2OTd/yuLzr9Wh22kmgYvdLbcfXRlCtsQ+ovy8ZnF9nr1tx5eXAxz RGju5suQtBmFblmezMJoi2Q8xCPucgqKzy0QZXIrpPL3pemeyF0w2Ljz4GNpwE5I2QZjf9aK67b9 24GpqaIVysgunybxus69ny8pqnbU5/QL3YrGyKfKGEeLMECCWmoR5SSsnQtsCIggt4ENpy8KR8da djDEXV0iTE7wFZdLIgJDqgYQOVd6fZ9DGiQZfF4PlA92SrrokypGfVbNi2SnP8JwTPlbvXBnsZqz ju+njhRXxnnyy+SkRfUunHxaGS9Q+7yGmC76FcsFL9+W8bmF5pwPV90oVUWY2aQ/0JEgTgA5ZwGX CBK233XMJ/Rv8GsaicGbIaefHyUznbe5KizCExCNLqZmRqB2NQcheGFclYk0FSrH7PR299vBDtUK irVEKtsPa/B0TRjWQXWyfTaSrSerWM+YpIrKEA+Dfj/mxYX0izAQqoPPIG5P8GNfQvFf69GY3XOo Rq/vtsfojFk9lu3Ny5sIGnhDy4MWBh6w3cJBCFXbEN+YVv5KC50N7aLe88GFx/aq0+ecpmXZCBdr wB986BrveDc+uAh9Ms2YDf21IvrDzT8BGliV0sylxOqFSFS1bKfGG/DyTfxlJnQGCRjwe+C5Y14B KuJOydmx5p0tTrZt5+/sbteq8uu/1IwJFKB+HTCBjeaIIolxPfJrSR82h6B7kV2odmQH8SgYtWzo gRTdxl9kLpPwQnXdAe5kyHxa1myio4vIpAoowjBgfnZA+ep+zDQP/cFFCws0MFujJknv7oAPNBDg 5D/CMHQ3AWCSHqlGfOcRJdx+mp8X3BdtQ0RGPnVyNytwZ0H0noEMFP3A3FOPa/iFQ+/0S4AXXp6n cZ95ZLFi6JYDkI4vQCc5TFnZj5n6tWvvRoh8FfBI4wyiS+TcbG/Wws6c4PdB10grCOQLd06Eo1uW c4b0ui5YI3M2YhcGMu34iiTpJGTQKvAzBjt8iewQQ1Fd0A0SSaCqaKz33QJ/LPqRbxWGEX8NkGPf lEEvPMYZH/qQE6aWolJQH/xN1zZXVhHfz7AeqUs2a+Vb8iHg6tz3hbpUuu+hJx+qf5b6cWftd4LF DekQhMYAU7qCOH1ffO6ZWWoXZwz05l7Fy5/vqrPKwz+8ubJWSjU0BWML94zbKIFLzznMxozp6g1x 1DSJoRjLokCzCnog1RGHE1xpUtYKesPqxZnTtWXbI+OO14tsrMDByob2i0oRSk4DZwCRNQQYsl10 vrJRwxmNLxLZczaD7QF46b/5Z8XNSlnw51TTZhBYb/eH2ACObS8jcHf/YXdcSmXLqKRTojYXtXZO NiDgZpaQTuXVLcW1Ij1Yu4RhUp2YV9GjsBGdK5O46PLOkNyWX9MPVj9UxyyMCzW7s1Sx8JAhnEA1 Rn1DrADpx78nJpT9vND7vn4PG2UiLsageEfVZiTmQZavWe0mUPfRDsP51vCJ/3FkJzQWE1UQK8Zt ZW9teG8uba2GwpmMf18li/TcQsuM15F/NdetH6JZyApp8mpWeHngzIp1OVohmeEO+yB2yMdgKS5R Q6KGBICoq0TGeTeLjhxpM94gOjp0Ck5ibMMOzm7nO2DLGEetLyu2IBLkGzuuS14KKDZBsy10JjH7 gyVUFXVbk1tWxUxd/7qjaGXu+n751g66PGKWTWGyHsT14SzsjVIQeaBrMEgVhGO7zlaQeg8+f2Cp RSXDZrXCLSDBHIpt4W4PPy7Ey3AtLy9QC5Jdk1xMP+LkQsOR/KvpLRQ2/xQ3NiKv0X5qCQIsJXon lSV86H4Vkh+3opFGYGYtCR/VwcvfRda8/TpCGU+m76CBeNyNpV5PtSqqvWwrbjZycdKsHCw7NI+w tv8YRnvEZjEZfyu9I+t0NGO+h4NZT1DKSKkofVSPys7hXf7SObMpHuqhFKb59GpuYrxAeRZOE8XC lXPwA3uyKLjjR4OXgR0zzgvAXCKNkl+ZVLjVKCVKNlg9U1+EH8UMB9Prn3XForhpvGAc/G7xIJt+ eQfdUyPUEvfZGXUNLbgaG25Ja88+2PL2kgHj8ZdyWbmm2UhQAAdf2chnyW/YyyuMy7ViO3degaSM tCjvC9VjW0AUKtBREASxi/LwN1sgOrlq3KgCe9AX/v3H/7E6T83N/Zm+P3HGdT3O5RAyzc0A2D8a oYwObPBLZQ9ubQTmdddyagoD8sC7fHrw73TijbzTWWM0h2l4TLQref6mWOB6ekGFGiyDLbKzsng1 Qt2DTFtLA3h3C27XWrvFQDJfhxB4/RY3+vxAvs+SQrufIG4QVD5kChxeTy0GUehzdoTf69LIzICX /hy+8iLrV9dni9orL5Xnlt4QbmoQueyz8IpdnCAP1MGh4JUIVCSvSN3IhG3lLlqzE7cqyAL/rqc4 0gGZ3C947LgQ6aE63v/ncXkyncavwuqzbyXUCFpkvPCAGXQD4Jds3LLRGtKoI9IXdw6i18lUpri1 JLZIOq7XvYDE2e3wjhxtqkmydFbdBuOFKBS4ugJLo5YLIYyuY+gzcxSeq2lVc+GAOPwqFTAQB1pK 7p/UFfCGkQqJDTZxvdq+J4mq4ejluytI1ojfrYH0sAWtyFKMjIw6s1b/nFE96HKl/4nRIZ0pJcaz ZQWJ0SPwxlpL8zaO62ANHGRy0tppTc8pkR773fP3PeEN/j368yntQ8a72Zwc0kEOC6llpEFSrzMU IDLi5WEKAzZ4ONY20vZxs5vRRk2QYGG//GmbqgXGWm98NDGQURvVhmwsRA5CjkDvNde7vKPBRZ4A 6hvxrojL13THlm2hgIo+9rsQ8cxmh3a6a9o7oUCNx8oBQ7F34n/ijg/GExJrPj1nV7JQTztQuK8/ kd7T/xViGPkShoFi3IpZgIMqBHGABmS5FAYA/w1xEOFfxtu/aC/e2CCbq26U/Qhjab/aXRXoWFqt aha/BYcuLXthgdmNR/ia1SNL3MXqJyElmFIV0ovEynttU91MoQCPyRfSUgNNrmjU5clYGucQzxZy xEHRgKX1SAc6cUF48JQOk2ol8HNgXGxvB3bk5cvocP9Ak2r+1avm6R+H8KhR+Iucf/VwP2iRpFmA e9Pq76JJFzA9pN29/odGU4U6aq9nG9HGrtJjw8/u0pnBpRftbzREBMoYut/fO53s72gOEHAiBpSA /R4JJw3B6b8jgB8cLbrAu2r8U/hKN1+Zy+Hn01mjeJkuoCKzc4/g/pe127MZTSkiQyVxh3G8fodv IbADZSF5cn2HI6bQRLP7o2pp3CiU8q4FeMySRaTRmcUUB8jpNpbC0bYiUKlItq2Z42zoZ6j6Ugqf Qi2g5hMi59MtFRs3hAYrxoYnwo9LtwwIXnulGkAqFzgQrEtZymh50FjgYYlE4Io17XnjIYXez8uS JIhBUKZRkg/IP+rXt8+0N8jMOhj+4b+Q5X/Z3ZFIRdyQ1yCuPUSm0LV/bIRJTidH3Gb7FnMcKGZ+ ni2uMpIo19O2cRMwgOblt+LITCJHsCDKezw3no4FjMU77B4Quywh/95wPfvDgaWZOjKOAzUAkol7 NpacUYZ6bao/QCMGyEEpwxRhfBDCxc27Mleh0Byr2Y4S9wL8e6A+f9nyhOFgRkjfMpoJlfDz+W26 MdrwEW+IDeaXYHMGaZjhxCZiw6wwcKb4McKD/GomMDFIuTPb1zza2Y5CIT1eZb3QRilop/n4LZvM g++ebk/pakY+AbtRKld3puHDVDb4ZOlxADZn5aFSfZK7EpMFhl7AGuKvYDvhIoOBlNyNCg4yHXdl 5TfmwD7UVyVHoM7eHcc87ckCjtWOAyC6mhLnVFi2EpsVkI1VwplxdaFGJsD5VVb8s6hPV1FAa1sQ Hx7UWK8j78w0UIY70pl0mkqt//7G4qQ15t5XnHMeaEYey1OjrTRIDT7EQb/CIWhXP9GRS54rqDjf 42kP8EPEaai3FmvQWnoVCTTaLTugbq2KvWBsySSRbJmlSShX+vvrfg8JQtu2WgB7MgIiAeAbaa/Z g8IJKnZaswd+Cy5WSD7UARDw74qhw1y2lOaNwU+2smzbEgcD9RjJJD4jhyoL09nlNVZlL1mLXPRH G6P4E9i/8ynEJS+4h9yQDGlpdY6YmMdLIUFsMtjoyTkXTBAEL8Io6G+lKdV5jpQQTyazWT5jWCyt 2UiG+yPol0j7q/mtzhRS7sFe15PgftyS8ePMLVte5YPo+iP/HAGshDxe0phWA1SR6sYzQUw2iBN8 AQXR4MnR8GgLMlPYhxDauiwEtXKb58H7TcMM5V4XinsleMJkOATqBMLYbpNreNE5PvTFVbfNVIoL 8dfxqbeAv1hgxgSRPKOy0Ov/gVu4KRjZHXF2koUaMYmTpru4Lo1mve6Cg0VVvGu6jRz7mKtMO8KE mHmnnjWnHQuuDvv9RnYEXC9zFbYaL+ATrSU30TZxRjRJNZH6ZfQXTa07sdW7XlDvD8LjQhwPkapu R6FY/9A9MuwOHCGXesYxvk/gU+cCXwmWXoRIX4QpFoXkFTrjgu1eEuEEpwh8EeidQkWVMgu2zWDg d5QIv+setslrMnPxVhbRbOg95N1Cg8ai3Bx8frnwX8BhuBGB+Kvm7LhtTuK4hhDHpMckK6NXp+/s bw+zBOnlSluBPsI8aEepefqmvZDdW8/FpbcXGX4jEvqV5GdtQOdVZgHBEiJaWwcVzvRGB1z2GAeV MHAhSUsAT2TMN+t3BljxfYq1jmg/rdCcOJmKsHfaTCD10SyRfBsCn46KYrCE0Cx6obQ6pOXNwwxe iSaBri6XZYmZx4MKAfMQSc2zDbtFfDlYIQtd7cQE0ESjRVThoHefTufG9KQoJHV+OAhvxxaHo0bQ QLbik2AZUyup/unKW4VqTgUplTjgkITV4yC2E/N18RuSjFDUG5sflPqmVapqlDrFgbwP+9zjjzI2 0fONRhbrEEjubC3DnMdDrdOVrKdIQpAqjishqtWWecatZMJL5+5khZqfmjhVrXYcq8zCdiP8zpRg SwW5ABLd8bJh9u5UCcKRMWPsruvV087w17ost8j0yEVQM4QoPrEwfD+dvcwv66FA43CX7dP8sSMd U+6LFaCOCUVdGpW3KlVD1h0y2R3ojqySkJtppCsNL5mgdgy9OpyNBc1XlyNUMCcr6q1RYHIGWaEN t+Vkdd3WB5bh4RY8zPEl+5anK5IXxQWqpvRVcp3UslZVLX7U9rfhve29VTxKMYfcvOzSjMGF/Uzi 7DOLFL7WNoHk3PFA70AHeZLDJF7Qksy0mGO68a3JAIv9ZSQsihAPxCdbijpuHQ1Na1cDX+A/vaa8 /AlB9nQwH2PSm1LW0QhVJmiRRWcGOX68sVJPP8DoNjEa/eol/PifQYlEVvYJ5qhrSUx5lR5EklCA 8gi3HzbTQOXA5EIdxnFKj6Jk02x0GnsojMv5Xtg49FkDuk5wiClRIYsGB48Me8i16SAOY6wiLLYh Q9JDU+nuo9hA9k+PxkBRe0edJC6oY6TakcqaRuh5IO81kzNOGVw8JFWg7d4EM/AalrJ420K3kkde ucSmuKnRTyGXMRbWu698CYYpuoucCvcknWRLSP2GiqaD7h7XgRx4KxkZOI2VeQSSquM3QOjXgb7C tHh6YM31GENBxvGJcxjWhkv1LtwoF2JtfuA/BwgZlsfC+vftC/PS6zIDtrxcXR/9m2vVBxd/nVaC +jB9r1YiQG13Z+65Lb0xDozxoSYWFgGTBk7jiSRqB/PG8LMscGzGxzD2Fa9YLuBnDeV0xU/LnmmZ pRm4BtPkAl1rx5sSyvzmNvcWq2D++A7rnmJYNYjdXDv6IAyrOOvTHmji0neRlGWyp0vaMh2a2tiu hmT5AtfewN9aOPW6HLtOZOg950biizoI/+p1dAwd74K7GH9b12JzU2UmjMpqA+uiwD7oFAkXDC05 i+30GIabzj+1nqYlt8JCZHtWd894OMDuU9bR1SRqnEUdNIv9XxwzuTJEJV7mQ3JRfVPXEMd6F32N dqr+6k4eUOiDddaC0mdegSE/HPvKSXPdb+pSUQbVbuUFDHdwJFC4P9Bhn80Yt9lXXYvXGuQFyhGb +Tw7/NJBd1inhUXGKRCPGX4zMSBmlL1Rfd/Xet93jVZDrUMFJvlAvTCwA9NUZifmK4KiihXPydt6 UEOHKH0RyQZyNSVbiHw/WmQnPUsl4FOr6jgzJpjXNRzEbGJMkzTM3n0RpVZzMpLh69flEkI2BXUo fJ+45FrI21npH3UWdd1Le5SkZp4jxl6jSH2W/sK3xxl//0CfxEaobn6piN8ihAiZwDN8lgZQCMBE vVvZZv20DhE2xhQYOpucrTquOAti/mU7ILqAKGDAuQWJOXo+LcrsGmTvYFcXj2LWmfqdHyab+9yK EEfvTTcIsc97xdMIZhLSFXw5jV9jHU/+sQ2w+oZ/2iJNL1ByQneOTmUJPUFShbdJYyJgnOePVYZF GQaMZuiyi01R5fD03uqzKnezVP8craQYn4KyTYwGofagMULEnDY5WVAXV+IqoTvzg3McQbQzzfst wasBv0fGWIvEycRbI9pfGBsVpSEs8vzV+4l2XFRu2VrICYucABaYhYYoHi28ZGloBhC4g9EpoK4X vlPnYtvHYYjooKbedDnk+it3It4n+g+x3xImF9bbzYV4MSjlranu+hPnrcMt5zJzZrb1FZFBAUcW VTIVWICa3xn0ESBSvH1MVJqpQwkQZv4lQhOX+WlnaLHZPZ3D70sT4l/DSBvf1WZT3cW3uez4iKRk FpJor0MQwHpjC1yDRppqHvkgum2qxPhdWqFlInfFiGPE2f1oAI2lE50SfR9IHkWBjHeBpMs+OJVF XUO/1vavc+oaXaQ9buDtXlM5LdFrnKaFwVGeFsYIvQKQsVzPvymVwtRe231vuleRagGQApaFhOfG Jtdzzea37lRty4wRJ/j3BK42EsWxg6HHMcruKQLbGsySyK+FYiRN1T4f9KgoYkhdPD+aOAoRCSyg F7V+iKeB43cTbdEI4Nd89DBqu9m6K3hW6RXBXEn9AT2ySHaJ5qVR71pk0p+szdZ40xiAMI0+dzbM WZq/VSl7dhper+sKUrg9f18+fWXQwPlglY6B2Kz6RMra0919Ai/3RAcONoTCGVdHJIzCaLhKnJYU UbwdqYftMpQ9ltdqbgvrOFsctCNOJL0tBK4d3+cTZrq7RcZnztgT8pJN88Bz7i1D1m6aEjGF0MRy /RK0E+M5CVSintRGTF3PDeVBDndexzn3qzrsf8gYrmcvL/Hah3vddcCzAjHfv1Fpqs1yRSHsNJ2O rnqxNTSC5LtnkbaVKMkMPday6g9ir4f4GOgKEyJlvY+OPWPi7pm6tN/IKrLaSXtAx6BwAF+FFZYQ qvVIayrKMt7h0E2GZJS2EOtC+BScbRRSENZqA1ltegAGoU8jqjvI7brxVX7/LbXL0qMpe1u3xgKg n6H/+St2RTDb+OS9uUkHR5kDhQGR0Oc/4I5GnpD9XjL5TE8p98OM0VNxFo9PyKWgiT85hys8Re7U 9N4i5vjlWnje5V4M3OsHyEwTsP5Ag+tannMat2hHRzt5WCu6+4VMok8K6qEG7vUDzignOJ1qjEWy LNBmWszWjqezV2qpe3qssEUghVo5/qCg4YtWn/+uPUuUINjXYJX2bM2jYfuO9nzEesAiCjaSbQnR LtpNbnb4fZUfwuz2PeMxi+ICTrK24Wk+BpqiH7Pdyu9Q0icxdU9rgBLvvwTDu3JyxZnc2WU/j+W+ G2hYFzeNZfte/L1nWe3UphZqxAlmKvnIHlkXahZQu2qo4BfjqE1n1blM9KwVwdFgXeptu2Uf3+oG +OB3/mkMehVBOKS0bLu1lml5e6kGbvwTJ84/6pxDlbq6W9F0ClZBiwf6PKStA6xw/Wf9B/l+LZmD //aluPFmWEJs3m6q7EwBydM4+tD8Ciz9d2FZFhV9y0VMjSRNTFnCbZFtriJhkhOttMioCHBFHtEk Fm+BmaAu82xtuMqwbR18MVxrB42x3NEKciT+MQCsjSioOgFFu4hFAXprnSbFQtZXHVRKgoUIDYOX UUE6kNlOuvvDzASpavFjPHBnCmURDAxruL050vt9onOtJpVFR3hPPjy+QWCtAWW0SB8Oc9RuBIp4 pW1rAYXP6uiOwkuBaPRMJzGWu3ZCykq83Slg+xGT1sT2hhLoF3XveII2Hm/u6wwLvf/39aqdsRPx 5HAkscmTg1slQbGMS05R/a1H11uQcYFxMxUBEvyAMD3oRqLBzC0q5H2VPydkXuQ3uuWcqQk61VnY L41lXr2dp+3LXsgRIH7GDj737XgzPrj9vYEoR2UtsPMPUCvv31W7GOvSfzPX5ouiWTyWlfs0eUZA p0IiiHaQLCdXhKBq3r9oDXiiD0a71dAUiQbymgXrMoGCJ+1ECmfZm3DrOqsO8B/32aVZPQ20+f1F jJBhbKEoQOXlXZUg6CiV8yeA0EWRTyBu1MyYWQxh5F77bwcWnlQ28FgLjcLWUyA75K+7c4ubGsp/ I4lguR/a7yJX50+0lqw/qq1JQ8IPERapGmaUSBlhmRFktgjLTUkxpaZdvW6SynV5WdgL1Vj6sAJH vayX4lDaQEegQZ9Mc674qJsoV5V2IZhf1N5KtpU3XdWDFR2BJavRSCpcHVYDLlc77aJbxnH9759q 5ejqLTQoRwZ2TqgPwArBl3bQg8BJe3aH5qT6HVYfuZRyg1IX+Ff+yW4I9v5vm7LU9D3ZqCdE48ZQ sQxTaKO8ylZm35gfHZsELiLQSMSxXmNYprObpWemVUf9LIfUuES2A0oqR0TdkTbQDzPdoNvDzOkD 5ZVegPT7qF5tgp6pWhWWe4GJvAJaS+Y2IDOhSVu9oU748zwdSr9cAVkuCr9RmQt7UPAgXWL2hRL0 drXJtHmURhgtixArHlPkTlSgrNv66Kp8EJmXF/+8gMYmdtx9lVZpvxfWbNBQdSIN06oReD/p9CDP FUnyWGW2vuyp/Ysch0yn1beUsRVySEUKEhTAWhrfGnObK3A0HuxXefEvsKuAqP310NMtxjg/Qz1h tnmZAHY2EXtCZVblKKu/jOY9xxY6sAk7jjR83vwDtgbgONVgpKnnGqN99p0UR5aN+vp83ceRb5Y0 oSlsIw/RI1xQHmc3cxzOXlmVCdAm9se6d4jn/sh6FdhsqvfHbfuE6l6j0mSR1CX957Fpysw52hmj PZuQTMHeDEWQmBsJxXsrELCCLC2Ydi0rXjKu6pKZbt+99AvCMyld07O5WuX2B3y/onYFzI1v3kb+ xDVuLLmveea2KI8ZE+azsIsiXyR3LS+zk6VGtqJfjIFei5Fx6sFivAUX/OQHngP454qTP7sOfaj5 LYEoEXagVsH3GNR4046f8+Ui8oqEeKpcBHq+vA6hFav3e/0yZloOeGlCVpldhI907VHQrBQ2bZ+q B7jT2wHmfGK2LJJWtbt2Fop8lmQZcUWWjWN+zYY+97mk86xNGa9BNZZ3EsD2V6EeoJ7He6bPC1iK QaPYp/etJ3LGwCFhqjythPhAE5JbpgCTtPYmcRE+JHruZ/0aDirnYccsr+sXtk9q9e5bQsKixiI7 +y9dPUyn0COZkEj5Ffzub7tQYhVSc/eby1BrgLO8Fy3HpGYpV2moS1e2qFhedn6vCUbhxD4ODhMC Gj1620P4GMcfj3PxV7u178NN8lkvLYPiTtexz6Uh9PTOlfoH0fG9XZ2IcPCa74aoUDV+4abAhAN7 3NGMPLR8xuDZcy6pXlrPBsYFz6ZatfqXh+JcCIy+pH1O2yZMYvcdgbnXlR72MPm+ns2nsAoEsTds TRqbMYpja0YRPfSxaSrxq23dOpPvN+mY3wnTDSeL24NLMRx6KTODLZtlx5XfG4Yeeyq83nCG/rRW bNuucHZ1R/4JPKpbcBlT6fcmeOghQCh5bkKmdfTFcrj96IWuZJ35p2y04rqJqVH0Nb6H+Yky1FSY xKiPufms35b+AxbdCZpA0rfS34V36CeLzgoMUbFcHCM0z/gEh/rn73JtmX0kvkaKVUIMSTgvOpN6 HOvFT7Mdqg4jLMVSrd91rexhPUGh6ISQsq52TafmL/frlrL9Q8Sjcmcy+g0YTXMeJPuphmpkCHrr d4yUHTZUY0lcjl+bX1AaxOUMQmaQZXYDDk0YpPr66WtwiyeNnt9W0QD7ZC4smseRMQzesDPLThkp X7ex8yNlN8+uQOYawN0fzfQa94kTOjPD4aFONcCQ20xpACRaZJm8/LbAJlFMdQWseK03KBREjSlH 5QNSSvRayi6UpEG1zPCobf03e72OKKnA7qntcQAy3mGBQUZaiHsEChwjhLx2OJYh3e1M+gILPYVe 7xa6qA0yoxvYiN6SCC+PjkYjBGE5EMoh/RmFpkRm/1v52y/lPso82vAxFTQyeA7ydQONgOqhsEf0 RjwdGp81VFHVD2iyts9BbGZSS0k/RHjBiRk8NAg+wRvcU3pqueSzVL+A5SIpLWIWNke77ji4QAoC vdIK1yDZ0Osl70YnzmFNEfs8pq4CNok58+CxhnAZm0C+QEiL9PVOsmcyEC7oc57u8rd781UVQZvI eg7XI6TgQKGKjGjsPiP3G2MQdypfyHgXP5cgFH1l2etrUv3GsENVe41q4wW76ykV6h3TxMCPgsLY sFtmtF+Yba/PSF3Hy+ylmQs+6E+SM5sbLW9h8qZhOJ7nCiSRTWHt0BMFZ0uAKDpLKdRDlP74nAwV Gozdijw/KYsuFSiDOJXB/hALj5f2yDDu3mrpEJrbntnavboZtjiDuazRCouqyAdHA8zI08udNJsc Pn6gz2Tplj+EHkd+/y1oAidvw1d7TnWEOMNYb/OJ3oeOqFqZS9dIabQlWYPjQGVdf22rOvzJuiRX otDcRtQeiJscaVbr/eVKVz+supUxQZDfa4gdI8N3H7+Jp8ehXIiwXyMcJSmOah+EcNQZhqtlNh/Q Hp3z3uonjdRZDx7xevstAGoroH+mpzUUae9Gv2em7Jc8xdLdQthqNuVts8v0u3ro1ONLsbOrDIXq qBUUhhLT2+yHGZlFJtEfoo9zTH4LEqJX5iJDAdUTflSTvlkSqOkl0f7UvJrWrTKICgeJRO6rHZTS m36dPYkHGeG4Q0D8QmpfEsPMxqZ1rllqxR7v5qrcJ05GUma0bXBav1CmQgG3aVBkCCbGXSLOAoau YLUPRk8Yhg8csAo62WX6gfW7JrlM26snhluxgy2u4bgaHx4zmMRG9qqYnQJfAMU8EyUMnH+JUMkz /swScaOWmhDXfG6ef2C4Jyx0+Pqb/y5M4IvvNh20XRITcD5KOSXo1dHPjZLyQC94inR5rn0xeSWI GmtIR3mlYC5qnS44lp53R0aEUHyGpLgDPE+T8RghbuKaFsRQTIngZeZDYtS5qKxZCMYAHWqij87Z AILMX5/isy6mEHWkXyqKtIwmtFS+aYX4J1m+3tZkGqEy43kqC5oWsqovU7J4ULQqZpW+9Z0xf0Ve sKItyb+EyyufCrH9eh5XMtPL13rNb2fd1mEbKzfBr6mmUdqwmHaFvPrkX+Rs8KmEgTfU9AdzYQ73 f8uhIxI86X+u4R+nInCYVjO3QJkQEnaBgTiRP781EIPqlYHB7Hf2uf55XTJfXFyKgK8gNOjIRmkP /tAk9C2vQ9cj2PH2TbR4z/2cCQEckSUkvhoD1s5GpHXJ3V37REACXZOwH/+VpIouyrEKgly0Z2L8 yqVP96i5dKOAsVEKU5VZI6/lS3NagUeXA4XMOMVwEVqUiTZb3nctbC4zXsIGWFhbFATpQXG/n8wm 01xH0cS6N07hFMOPn5B0+OYQvRvtsWz4eSZF7Ko7OuoYVvfHcH+iWk5oNf4PosAq4qV85/WYy6Ia dyi9qNhxCnpkxg4GIItgv7mcmOSAOwqChpUZRRtR5gKoXCeA1crJh3F5u2lXB4XMKaS2Z5qFbGR+ 3AdjoiA5c2zQB+9nXjRYpPK2GEPqRP4+G3m+/5KZy2yjVtzJY6BuhCsbhnc/UmkEAUzRH/4xxPgv MXps9fq9bYk9oqsZ8wiTMlocWO0fTj6egzjZhx1DDMk5JukwEno8ATDKhtirUF5fFBSJvPejEAjg 5tM8+2cbJnxJcJX1relbZtOl9wZmtHxXMlPTZGVHlv5nzvzFW2WPH5FDXvA9/DjTNdM/1kAdZBch SnsbESZnpECTCm70587qqbmUSw/z/u/Wl/PYoNAOKWucDyXpkzZGX6Xp8Az5Emn753AJmeFh39TS qOd1GHtsbadC7sIXYhpMqzpvmMTmDlrmgiKXwMt8P/ict2e44hPOW6guBXiqG+LEf1FjHjudRk9P dDFSY/07zlH2X/iUUBezZS+i/ajSYp/6VyQ8jmevA7sGlILhGdN7NWU0fl5XEM8sKSorGMrtN/D6 jsT2b2zCUEEOd2SKARIg0y1GmPQKZSadKuUM+rGOl+qqORQe5bn9FOW8AHbTMn335pcxd0O8/xjI gRSlHE3JBuGf493Nwg1yiRmVp/GFI2d6j4zNt6dkML+vyLeCIKeOrjQ4E1ZJsbACkF3571gl6oDt ige6ZTMOl8iwyp4kVWdEWFke1vVpX7ABfCE6JDe84TcAtdwLNz3eAyDtUQp4e6av6EDADlNs5s99 YhAo4npO2uNJ49jOuzOMvwJlE/Sz0td8ZtL8LFrOyMp0bnbcO7GsQSdFChIAxootagVrLqSkcPuy /+gAL819shM7XhCW+Ix1r6XHbGYps5euZIenLYV1FfyS5VIexlogven9I6GT6bTmBJdVxtXsKEVo WZs8cxE4agQOkL8a+d5fUWs+rOdc0xD2t2uB93MPBq+0tnTk4IToN4CpndClQ53wLu/pRv8jSxW4 4x8Up1JfY2j73PKtyC7P3OWn1nWKdJbEx3+V9ogBs5+rbiJpSL5ekPiab7ayy0QsMx4jZ4Yb3KMh HCh9xSwQ5BXKe5vnAa/+iDy7FAJsgDkt6a4YyI2BvVAp7gscPm4wp9g/6ilSkkkgDd0a+vs1QrPZ CARbx1fD0YVMWK48F/65grGL5Wo+691kQG+rZan1rcLer+LJeWaqB6L+eB1KDRzVn+92ySGhDFdQ /0N1e8dAQztdV3RxzlBGyWUeaR9ALcQCu8tK8JHACCkJ3gBCzlFVpFdUwznp/UsNS4C5tw3haJjZ JKSa/0ZnY75JWarP+wC0wBJ2xUvaGFRCB1PeiFJiSkSvLkd5lmMno3D6dN+YZrIcu4nD2t7u5BGE QaeFa0Jigzpw7yELzPJPQ/sf9UPGe/F5mnVC0VWnim4wv3EAS6azWNi2NV3UHewZdWMm+ssN/9ze nexA2TneNywT37Xs0/iCb/IjsTWbPb/+uW1KgkyxvOaLNmU0iYaa0MJts+ka0cZCnoykPi2Sl4Er yons1lGtLk6yPljJAX/B1Y3e5ANBnadsnoCuw7nVgvgks/dJdhTvUxVlanf+tQemn/bh4wvdEU08 rvgXOTJTR+fTbeE6f5BtqRRZgMDcNfeF4OSavpOf4C/JOCE9Q4wZnH7Q2z11p6hJb0UTAdka5YD8 27jmTQWXD8GT8kDHgBrOG9s3Ne9CH6mEC+OygXS142AWXjZqmdm1gQ/YNpEaUwNY6UGXzJpBOmeF pWFAA7uW01OIUe37XHI4pfIJZ0gq5/uGGth5aAr7ByxK1p57KNuEiGxPum2ACK+azlY8D+2nF+vJ Wc+wuQGvKBu7+hUnydzfnpKkK/zw2K3diSsB31mzqmYGA1JR5cuoGp4CSB3lvk7MQlHDrIMJpC6F QRcbu1h3G88dAl2HRZDada1TFgl3zFV8iCmkB06jNoH2yArudhYT5yNicE2FCElA+rtMsTW7Qm3/ BEkmPWd4Ed7chVHOmhFy12VIFSfUbYrwtXQzPpugq2J0AZkrmqmPPQ6+J/mqh5y+AHCzO2/4+KDI lRsfCAo+9DX4FZaCCcJ+qMWQGO+USOF2VcIz5qVjQ7eznYMdihtpl8lc7z9QFkQJeOPO7/iC1Cny aL8nYjqSIq2GiLh59nyfyE1zV5yX/PFKuGQ/32ZXCP9FtMHn4Bcz/T70EYPgYwS+t0UcBJc2vXsr wR7vKrc3J6wlh9jMZy5XNMcPrbsMo7Dn0V2KJAjWS3Z2+OjeUy8aCmKgocfOXKBqJeUpzm8tXUQ8 wtkNov33WHjZgRQ7tNPINlI71R0FZMYNF5kp5wP8w8JyE0UWUC94fW8YqtrN8RqeDdZQFSr0NKPN JvQ8WYtu5Q93S8UWVpwsBvY/TTZyoI3Bnr3fLax68m5GVS+UY2tgNTbd9k2mDj0fl+l/Fm3J2Ew8 yO+NwY813b5iWnMbgNshasiYmPhl5kYiZp6NS3KEoNmBknRlw4EJFAZqCwz+1i7V2XHjGZ4Ia5sl ISxSWgQV79AAzeoPg967AY4S5gNSjLfV0OvazB0h9UCJSsl9h1X/M5uyKwmQdWuSAahgwcU2pHhn XhOVtAFQYcCmTVEc2AmlCdyEiEjw6pjap/Gol9lB08m5nQJyx1+y0aKrsCu43fwfcHnaEa5LhC8J ea7kqZcRCx0S3njd7XM0/s8oCATJuPX7uHgvuoMxV5VdkLH2YfOoIBxzf4l1EgkkrGWP4ogEThdm grP4gZxa3H30wT1m4XjMa7FWH9AsiGi03E/fvCj70bvh07bFygWgZxLulHxBhtMnOWBz58Bvp6dT nUy7Fb3HobG+SHpbj/brsWnoazcVX9y4kMwt7Cpm9Z5X4lXjXi0+djnKLm3WJbUeaNtK94XDF3Lo i0iygWsJzXH55SquRhe3GG+Oe+ZfJYzEnYRs4dtjL0Td79oMTStA8n/Nyoh9wYvNla7U2njpDy+X sBU0gOE2dBhxqlL5ZX0rvmeNvtZ9o4YBFfluyMu9GdxM4pXfGejLVDtHp9AYN/PkCE5NTQ5xE5VA CchmTeXL57CUMsykgvyoLoNT2aWa7e1bnD2coHYrdtJK2q4gkA16DCvNgzK54WuQ0fMgDrHgbSLO hgPuyV5NvFhN+59vk9JcRSGquB5+OE5/iKFrBKqCO0XDhBBbR8MaiSvCepD1CzYftuHeg0kMt7SV xrbFqz/XBZ0kZeatnn4EGW2teRMdmYQpD+4H7QFS/KidLUpRNkxsmNcB9Ftch9Zuemj+1c4nDc57 syZCc4/JFYqX/us0JgPWSVbnrY6ZDS5NknjSEQ7TSvim9BXKvfZMxxhDQY98N4pmQZJOlIcaOQQW 6KYYw+MKDCq705P4NQLT0nfK4ZoDs5ujD0bbjkU4i8rMkJNzWXy8beyKQWcIkGGB0HxlhHJ3eqdl ANaJmfH+LLYWy6/BmQPdD8+7hpXw4SXsh6T/KTs+soHUR0U7DDCwcT6s1N25+VPCt4rKjxO5/DTE 6N2uJvT7B9nzBpGdtjdAK2+xU73pldjr1nzEwhiOqHXyXl+HMdlrvZRj4dJ6E5LwXcDKUPTq14xC Mw7qkLdhZVeW2RhBYnpCYOenThONu+VVCYDodgildT5I4pyFLxPVhKj0ppcofmO54Ic2Xa1uJOZk HWVH0tzkFESX+4WUignMnQoRFaZ1TEHOjnhLHwnQNAyQ7NCxIPcmnougjEt79e7RwO2e/C/+mftq Mod8rtTn6R456nhRLQ8AqTdpXB2vnF4V6EWklbTGLG+oSDLPxml8mvP5Nv8G9nG5+VjeabcdagIF 30hBf1fwYiDJEhg39G2eRVs/2MLkLHZrQeoaM49yQipJJPCHM2igBGSXRsWHxRqRh2GLJj5DfkSa XqFEble5x/hn5c7qotP8CSSnItLtEcuNgj/eu6HQmTh6SX0KGnRk8G0sdS9tSHcrbT03AHE6Ts0O 7oIqeauDwbtpcES+doiY9S++UBGmQ65WdBdURtsAtQcg7F20ZXuUWFlPOBg8ugtBmPm5idPlfVSe T+tfrcYBgoTqXECl4sI2D31zRQlpu/T7PIfdS9DdAlGOpPwm/I4m3j/cXt+ensbAZlDFRC/CtS6Z WUSMLPEqWoG50li1/hVMNAwPbw2RA0DlCVQC9mIKH3tziXGJeWSDPMh3icr0a490bEX/GBc9syHN HFRqH+HYJ+2DGKUiQyNf1lfvRGwZcwN5EHgQlmNstA42ew2Fz2H8/6NJQhNkCDLxtuU8/saXzjb6 7movykSqqTHalnHxjAROqwcL/K/s0iPmgGXCwir5K/AXLaqeG9/N87vbXUdmhzjQojKoaYgjuEqk nrzaVoV/l9Cke1gv1QGeeUTWTFR2pBjBAS2SI5yLrLXJbcX71m6Kk3fttG/jTtLU1vMekFQnNeuF Aegap7NFCTz1Kd/G5iJ/z8/HowCSCrFHUpZbLBWxo2fv/pXApB+XxjZLVJh+LrkmHsb3CdGRMflL hKKijlzCS1jlPn4OrYD0f3Vk++QpNc1HS3kObwOGGRBXo5a2YBeFxot8OUwCP9OumxQJNMx3mE+h JX/lY6oAwAaSUI6NnkADi5CALauVn7hBqc/SkG53MEl/8JUq7mFHWHlxvlBftn3NdhRBwWM5tw8H vNpxl9VbxFZBd6/ts6AqdS0uBmjeTXnh0YPouYwV5lqr8xD3xY8IO0QHBMrgN02I5v0UtM4Dcgby +F6ApdNQ06DATgj/sNseRA0+5ggam1Skf9U5GYlEEqhH71h+DWMVmC/1A9IyyUhUp5SquGb1j8lD siupR1SVfrOtUIl4/qsp57oIOchmYxTpkdLX3XRmtlTwokgQU3ICawqrXYqTz9PxvnXSFP8K/zHi T/Df5vGkTCVxiRv3ONNCdxV/p/Bfb1OH8cEHRgc88X07BpPYUx3MbD6TiCRiIsEDXvvilwQsth+e etFBKs+8d6MQngOlpZTcpkbHktLYfuK5SPqwgxZFRajUB/usz39UuyjN2ETVC0XQ1EFAbTeTnHjz gqkA2sPZjckR/thF2MwyRhd+fvnkOLQ5ECOFJIueyANm9+rki0O/K14CV+74oLWFq2JiEoHnusqV chdtwi3Hu+0/vYkj+lskdEaKDqTZZyrbrNKbTm0Zo1B0lIyXPsK98WS36+U4IB+pocIR5rzWwsz8 k5OzvU5Ps6vD7VNvId7iw+AxuK8Oxi7MsmQlS6pdmLV9YB20SLtJBI3hlKBv/Se/Q5TGBppIu4ax u/Ay3vByJfPpJ+FyluREjE6/xwWu2nH8t4JSjuqfFDlrBaoyLwSy+Z167ks7INKTfIn20N4P2X4d 4qnZySws/a0Bm1CkuT8fGpjBcsBxLvCFAFu2sPwThHU4MnRlP3PubW5qYaQljlxU4wUXRHx2mSbX 8G35eX9GFsRkd+K9cLM1GG9Vj8rxxblfGOGGWX2xWpgZ+4NR4IxPGlh2uuk1qzpefdRpcr4gbooz +WcHvbC31w1QjMwgsju5qbEZwiP9kVX9NUkjzEwHI48MO124qv1CbzcEtUx0GE3LWzt3upAW//wB zoy5El4JlzC1tRBFxAiiYQY+ScILkvAXTmPllh3NGF+pjxt7LdaS6OPBkD2hj/kaMzLbfMWTjW6y RxVKQ1ybOy6WhtKMuUbPISfCDIqQlZubFlsaLjkleOgRX9nKOm3jadDtL5qKat+paaxQiuVdoO4z 3+exRjJEwiVvS4fd8XbNa/SRWSePqdth+5tkltEioGfd+g40a52oV7elUPlhmiqjwPdHC0ljw5Wf Y+bZiyM4Kmu9b06SmyhAwAFMFdBMe2VdCtn3m2QS++Nlml2YMfM8B9xSqeIePs4sX9VZhFg7yKrt ejpAGNUBZLRT3v1UlnCzV/XocuCFyOBtBCRYHAFBcwg4rhUomeHDVyGyn8Iz2qoH3lv9xcUMfWNk ZiwyWNv0HPSvmbboJ5+umGTjKJMaQ2xInLSpHiwxaLzqs5OV5r0ODk86v/yxC4bud6Z6+jc7YCdq Mgocqe5apOWyRVcHO6jHh+d2V/sxRRI9xfuLBeGw++kAwSr1Z27/XdMpR4bkvZFFqPr6mgiO+wj6 0LWmY0W1hNBUPRIubwE3m6sUDX7LbLXMO+ISG/MC5jr60MNx5ZS6KUbOb8C/R4q0ZJmCfhMCvgPn S3QFUIjAqIg3J/H3utntWmIDilOfLmrt6DHC2i81NdDySRxP83xIPxSUHkKcHWhHvVCtyB4cj0Fb TebwVoVZPT1gvG1EOWlfPi4uwgZFefiA5hnwqDo++Gvwndv1MprHfr4+8HGyJPWUBU1JqSdAY5MU 2D5KjdBeFg+FtBIFt7qe1hQkkvGqB6vJJZ8+h1RJctPdDBvyglghZBjKwCL8w+CgypUZT2C77eKM JT7o31Hrq3AG5DfRFcmXtZyWGjHljkYJqw3T3xTLT8fbI9v5Sct3Kioz+wa1yGe1Lj9hUo4eUkrj Hz7j0gAB8CZZhKu3XYhxbkyARZrpEAblJAuYx1jFNhd47WJEEKM8HYV+z5OQ/YBZ4EVNllkiC8ed hHuePXY634A/h/wpChVGZFARGJdHjWntwPuhJ/+us0TK5/2pMOwgADeCpPaYbs/oIUJfIv3H5t0x sj/xR4ay8Lck89OXprxyS61MlW0J69bIThAOYotOe8RElVZOzF7poEL6xzDgFM6e82rLuhy+9dah 8h82UCUwmDInVoLC7T+vV+RbrUh9vqQ+Ho0EKke1jFftXhO9RFAqc0p7M8FVqnyH6bdp1YweHAb7 N8FB6STCLXwzHTrBQNpaL/qQS2pMMCKXB1pr1cLo3s/LVaW1yJoz6IU+ZYpBUMZfVoBpcmDhD+7I jOyr3YGOOThDvzjusqyigebmhmfczsXBHOqkdA0s+VrqRnYRgB7CPg03bUFhnn8uKHcCjZLExsGy GPEZjywFmIeox7sMRpxCPFpZVTJPJjgO8O/CXgDIwMZn0Vd+Lc3tdS2F4QTLYSpAq9g3A2FxrZA+ rAG2yBN16AbQ290jI1GNimVp3Byl6VcZMpvcIy++mQ7H3WWrXNj30mpnvsmL4R2awCyjXQOL1I4R h5zU0BYOmgI2DHF+JPsgXfzHSrIzlnXf8dSLvPmkFlUfGIm+s+kahfNM5hIaN4JNeetgaj800ENW p7wO+iF/oPbf7pWjQSZDvF2vC4xT/7ND3uu/DGRN490sHq+wv2PaxxhH9s5mH3nq7uQazAcz5asN d9DcHdUDZhkhkM4wADZiluVBmsRbxVWGXPENgnMSiqq1/DTcjypKRi0xibuQcG+NPkoqNe6e64h/ wOv8iDI25Askg1hEqlO4lvvGVy+7HbEP4vNEpodO27tIsAT001ypguGwAzi69dIGbzZNsKMVAYY5 cRFt8d2SWWoNBjSlSmfigxTHFWEKyhusJoFrMZGlTh1FkOoB0z/SGCQuB//AR2+nAYSAEDu4Rj4+ XEWX0UznkSr3w63aZM7ubjj+4oghdXyix4maPlc3/wGO8CIE/rFoFfShwA7RqxFxQbiCE9EIQz5v qVeB8SJJBRHZyZrTvhHQQFCASBCbXj6g/WTKi/IFTcMjHPgO1V1NhEExkxZQExQ++a0JnPNPl7Qs ZnN6epxvM7vkbO1R84bfQlJ4/6pl0U8UhJiNkoamSf5e01BCUtsW1gtVXOim3JOVr+ewtXv60Z9O 2abYtkD/RuIU0aCiKP79UuxLSMIZveviuRFXrEuo8d96/sKZI6SdrCSGHWtM/2s7E07OQ6Q6LXbZ rAhiBAUVedY1RZWACyNwcL/uz6rTAa7z3UAAsN47VaZd/RMfnCd4QP59BrbS7xxpMz4943yfZJnE NW/DKm9euZ5fZOmTCmjIFrafZFceFMk/DUe1FyQ565NjqZALrr69MLGuswijMEccP20EpuPbBEXC 4DSYYEfuEFYtkSnXBQl2Nu8cxcDxK72mJvNeE4wx/CQd9O+uAGOqhnooq9/Oeofwqh/4tG+cc/Jo OF/hoK+czFk7CAVHx/aplAH0/DKNNYbI5v3r8NuRTP6uknR4N1q5DoD+Wgq7ezSdEkTlpssQUW32 9EBoXw2jJZl+mEpAcJKZ7vWWM+RKNnvt+5HaajUZ7lc8g8KXF978HkowlSGJnMK+cM+IZl2sJ4sY IIaNug7YDY2FoGAAyqFI2Mz4IKdupUgvmmKeMUZUr8bkbn9cFrXMK8gmiljW0CNmXFXvU7vGqDIe ZHnq194s+34xyYIC69MXYhLOkuMv3/J7vK19wrwCeZCp76cRHm2mTbuCHm/So9//sG9iKpr3foMI PFob6Rshl+E/eemjfzgKHLxnBMdhDXKH3Gtczv65tACZy5rulo4WSPDbhV6V3oIKcVelnlhh7taT yU1JkK5jecs/MqvxoslS1CsNXKBT6EW0uddThsijCXJX68GIq9nTRHQXDntSNr3jCNZYcXx9/2/U glAFGcDsEvOQrkMaMnz05oifIS+U8OJZqYjyfa6vEZSIevzXN7HtopzYl74zNHrZIh1AgRyf5LoY Qrx/yYXMyogtaj7IkjEswc5AMmlLHiVFnRyXu4NqXCuYO+mxLU6S7K6lM273VskVHDQESNWDqb8b uUk3ZDRI/5sgEAGU9hr6LF/C6my06zlT/xILgqaGK/b2HFLXSPsCv7+YC125BsDr77sgdHm4UBnp LemO4AdzUPgTonxYcLKhurUD1rTazhPc6192EtthI3CUHReq7oDnhA9iNT0ziB28vSeOkaBDFLs3 jyUcvaWpUwiPiQ4KCLmz605NJg43DRPi1jDqAlOadUZdLdcF8vOWmyVoza1EToPQ4G3KhVp2FNW3 arvhYByaVnldUCd1UbWUuA7Dind5X3krQrabfx1Lcqqrhb5MZJxhQRJCyK1cVnvg/K9mnnC1xAv/ dghNx3PR6YBkU12R4ff6rh6pdQ1kBCoEH5e0ZEUVQIwuNG8rWa4rrGazvlTa1B7QMNIWzmZb+zEb ED+0myrPKY+Eol6hgAyUUeYvms46FOjGyld3iuRwEwCl5B90UlUawf1gmtuqSd/Q0ZHHcQKw0kag c2XQFyf5SNbgleKy/qdJOKs+YnclGY8ohUyEVq6jbvAWa4V9eKPaiGlMvLAtG5Rg9MPCkutG5HOL 02OCeHSsq8tL+1pkRzkNeVDWb29lkYWMDYpcZdHOiL9ij7DZoB8shp1z7S75yrmWLVDYChLCm9Xx qq/sHkuQ0Xn4Ef9SYEbO3krp0F/tT5uSoELKwoFPx6Eymx3PG4h9HGIL+Og2JUyqFAj9ic553cV7 P4R8y74aXDgvLGa6XcpxV+1A1GSwIw2fh2qEpRWhS2UUnejdVvC4ofwJpbtC0nyhlKMu0YpH330O LTWN9XNdDJUb3T0Y9hOIK625tN8+14kG4I/FHyeH03SQrxewk6qDhuBBXq0IvfAdhrgHOfzteedR RbhR4Sh9wmP59DJ3hpsZGicWEmCIlOxuK1DkM8mBULU6vHgI/C4pXJIx7gWOjYiLCa/aL4K9OvqI Rc1ZmHl8dnIK4wLACXo4Vy1VirVyZkNkrqfKbrjkeiEk2nbD3XIVNFGD9te4XHghLF/isjW8OlQB kd7V7wyUltJWmckxD2qucJUmIFyPfV4qo7Liag1oiT8xX36+Ac9jEi7cS8eDzCm8m99371LJTKEH H4aAYnZbNwHLqg8oZ3DvCVstZRTpwCifqttB0wdqVzNZ6BMPg57wcKpcTsbGZINxgaTIviHe16r+ GDRFJMPXSW6kRxKoPmvN0ps0rv+3rT/abmoiL4wsH9NOla6vkBsXcQNEiA6LixvR410nFEQn2WQM mLdwovFtgmBDAH45mXsLYJKHoJx+CG00aihO2HjrpVHLU0Sotjq4A6rFF+moSOraB5KFgyI6g0Ew ITxj0XN5Al+uKNj7PbJXJkISfMTl6CL6Mhx6OwS/lLNrmJdkHwTaRs7ZgHHl0OosJQlq4e9HdyX6 gqB1mRKb6N3C8E6HuGGzrI4BFcV1YNNm/AuJQagbY25mbvQUA8ayEotUN7qfaDnOVSftq6Q+f2bd odoAjA3riVXXZWunk9vtsaN+EEapmudfrzybEynH9HRsesQIqLvaq21j9rsU5PYFtErxo+7kCZw9 wJMHKk5aUj3KBZjguUh3jFc/qHSOePqdoOgP8okJedtt1nlCsU5sVAFFKW3jhAbPFfxPracbKepE R1lsL6W+SkHXmidRSTLywT/jHEQEue342ARZICOcqzL17Rs3D9l2Y5B7th0z0MjbtmKibh1pymDw Bx86oX4lxDrptEuTlm7bpT2XeE0Tw3/rMOAxfWejWCekUGIP7g85h0+jtBFhci047a2IHGLymmZg Qs5/C5trPavLiXfsQFzbAbe4wcYwKdwhhl7xB8A2khnRqiAu4jbHZSiWB8JYS/q3fNrK5aEebmNH BYegpOqHPmOqSLW2ULHw2ctXyqWqsjARSzoknxnvvv0SghPpJu+bm+vXKnoRB7vwkBHbJPuJJMOT GswhhCg7OKekAgOGzoCG5RZ2EeE/g1kWv7hdpC6r7apmzHBweL6rBCrcfnTEFxxNmpCwYXuehdVz 92TnhU3bvP/9gkli+gvbyjGkDwUOVRP/niqs0+erwy9rlmKFq2Ubbsa0nf3k6CzcQknVS5ih5b6G uI3FVQpStn0IEertEq2aqQ1YvzLrQ2c7IEjE9V8A8+sljjMq29XGopj1uYwJUj3kcyt0ULbKM3My vEdYK3f5SOosynolPRgLyxrYqj7RZIel0a6EF2/BzRIplbG9JGn6JQ3rSgAh5xBFp6RVwbJvEwCv 5CKo03yCpUrbA5Z7YRZUj59bQ1ZZFybAEMtIJOhm+63q/oRUw6J3RVw8q6Ugyav2xD25sTAANjML 6ArliXWMPN6g/YlkwpIZUAqVAl4oeklzfwXSAWW07HilGAIUoxUX6p5HuTD1H26eSQPJWy0v17zK 7hwiGp1TZniSgAYpq0mNbkIwbvf3GIBkviHwvQTxRmd1p1p4IHaYaqM53E1XZiShne8LIN+05PmS N4nIquuDf5X88sSqF52ggPCtfAp1vHOfIratZtlsLL8IqkG5bNk3MSz1PslHkNioq/3o4ml+aBmH h+Etml1JR1j6N7p20zAjR6tJ+/3I4amIEluQrFS0NZn5m+4Ycz60TteSFu6QspW/uVRA5s1s9USK M5uFRx0Sfxvccntz1OoSCib1yeqrUlzB/MPSDaCR4ISk73Suvcd1/jlXbVNErWnUDAU1s4raVHNe 89CO89zoU+K0+Q79oMgN2zFnnsuTlhiV1UUKrYQqZUPmTvPgC0UgtPuN7U0xNMPUEehpaJJgwfFk /gJ1fmNyJwjD3HH/66fZl4QTnu6VTtMims9nlvPEOg4zvQJeDW3KKPRpZxporp5kBjSR+1xVrLMJ JqDCNQUjmVRgP7IAMTdOxod5IUIToLsMMXZ0xTMt1MjTDyT6FHk1Dmp/dpo7KlSgbUv1MtHRZ3Pk fbTLI4Azi8rRvx8eoYiUvlejpq15vCZ8C4iL+c6+Ih/SCFI3RZKOk0kxv+av88P7g11vTtl/J5CH 2wc1unbb3CKNcVV4YMWZM0GQNlTyMRLIyCOPf9fQcizgE8RPEdBHj2hEsSIQuvbsAORuDuV3BeLH V7H3Qh3PH28mpiAnj4pFgK5Uo1RyahKNmZfAAkqg7DX77UQKfUbXQ3WM5mXyo0i9bdFdBdU9sWvU 3NCKc9tz7ckkUZtemRm3OUgP/Zd/a4xuqVMT41Zr3vsDnlwMR+lgmp+18BSaoEsnzbx8XiJR5yKC kdMFFi/8JmnezUjOZGGqevPC0cR98J93xL93aPZ8N56/Kt5WPwVj8U5nuCrR2tnjvC+Z7WyrloG8 QUvHRuK4IHGd0evShX4mMgFuBVypDbTZ7ZIRtPDYUpqIiagVdllIfqUOw+3txFoL+rMRf9De2eF5 7Xgg6AQcMwqtSBChqWMVAx4V9T04giBqiSGDZOp43WdDvl4qBeQK5tXwK8Jr2lOIUKsUTyIRaaH/ qrOrmg2nHHEDU8T+E6rE8WaX+4MnCjXwhlMYVr7Elf95Gvx4SXvlXIGLbbEIovW0+pHfnlYZ57UC EH8pdAtKKMNira5ppbyZwVkP+rpIxIDEmCEe19KnyqEAHZyk7IB0v1jufHlUxLtcyx6M8W80B4z0 Pln30Zb2pDnQ2+Yt2pLK1LRy2KNXAKyh/LXU1BTviI/WU1CtGYrLtPypqURPPt1TDZUZF3ZDtNWR rin8I822YfWQKz+ep2W1ztQu4iu37GKneNN40GEmswHRwZlwD8waQB34CchuZRGl3ZFNavw2S1jk ghdtbKDPFC69JBSRV9aci6reS11oznIzETgAEKqqysmjzVrqiPrtMvwTsDCkzvh2uLF6ZajVLmAc kvV80WGO/uyKnA5VZS47NCPcsfbNQlQeEQ2uP7f9+MIT/4WP0YN2krRtbiJiXc5TYVLCJtCl1eUx N6Uj9dEpncuLJjTciSsmKQeyvfia/d5rnv94CRf7yp3lNTLfBOjmvPhELVmNwFz4GXgqhQJJ/dBh MWL9W+AqpdcLEgIGmnowVAxZf2K4IIcDtF/ASKcN8kzeOrNk6Niv3XF/4B0aiP/auibkCeXtIAKX BoFaToFB8P7XVpsYmMCvOsDNNea9YpvbWuEYr+CFePhDm+W9GommIdB5f22fSgS5m7svJZ4fX6k1 IN9YbKDYuyihYlDkGC656+m0LfS8QOKqxVFayxdZst3kqP3dMkHPDar3cbkCLoqOS2qG8YTIrnry lSJGv9HcXol79IFpd3zij8Ndxmrn2uHL+faru5hWld+g7Si4sxC3YuYq76dfTvmD3rA76TbUkQCI ERmtb+Fw3SJr2wiHcFqVykZBNOLE8EXTozV2wUsbSXgVj5J8HFPc4nlf1f2TGEGypdGKvYnPS5OO gIH9XnB0hDLOtBQL7YDy/M/JNnS/4MvtFFBGTeDSbm8M4ayZhCzw18kLWqzbUlK/btNtJ2jkP7+t 2aYG15xksTFQVZssSn/0S++S15ZDfi4mb8gaQtoRIhXJQWK7d1Z+HPH1uIpBaQ2CuAFxx4hWOQgc o8/i/bJHFvzbaZW5XCw1E0GDZiXOpq+F+paGpBt85CrcrXMB+zWnlIBbFJS0JCUVrAjOu+ZOUZI4 dybgUvF3hqyCOUCXd4ZZcMUIk6VBYRqdFdTkaPyq3hhp0i+1BYVAtyGLAk9iAmusV6LJRshJoEmm lp/3dXBqugwzM3NeedHtezYWK0Uofj1KdnIrhenpzROh/8jWjCoB4bGity6eR7a+dvWneh50SPZD ijJ520Iz2FRwVLC1k+IniEFvGwHWdU9+kRqXWKlH49/PizbT2EKkASH3YoCMnfks+U1VB0XryflL AdI/FxqyAPXCQUrx+H7rJ4zqaCPYZgZwl2VDC7xYfDqGfBxcQTRGIzzV1ba6nJgUv7ZXTA6JWTrH 3ZqWWuf3JWnBtDbmsZwxhsMSYOwBb2Q40FEpTJ7M/vRJ6UnH97iP//sbYAMnUbujrAJNwPFnUarh HT6K7+zLweUsFBERj40ItJy31ODxZzo5pyId97GTkJ4Kfum77D8iiSbG+twV9WWUfqBwoVsE33Qw 6tgJmD7ZskEQHeNgKnfVfFDX+E7XuoPzdnxgdIBJ1ckG+/yWp5uFv04rJsP7pObkK8VDqkF/GYqC j3PdQAru6/ep4sRiTxnfLigXRBMEuCqg1lE1meV8sk1LJzdDAtP+BiLA+XWzzZVWYqk06qrZcUEn tUWS0MKb9inpj1vyLx//Ul5Og5ZEdYzsu8ClfbvIHaLg+Dn3VNTlh+F4LEwf81Kp/6mJWJKiDFcz WgPJpeOqx/8VFP9J8EAIgcTGCqZvDZzZ8WHo90tl4LZs9G8vULRSnHPMhQvvT+RxnqGOaMke9CT9 IXYF+tOL2fhZnatKfRZtbx9e/rSyr5mHID9ScO/AbiKaYZGtWawSgFrawidERa8dEqY7UiSvs/yF 46RomqrNW7HwYBDxPk7FgYsvKgFuC8yu33lQhqd6uIQfVSkyhkA+lrVBcKY91gJHpwkgN8k9TcI3 nvD307dY7W7DjejL7OAunmDFmgh735Lz4j3pNINzcNfEAY5cIQRmpWpb2pVi+F5YHEVxeOQn37Ln iaQuvsCTVjlWRXc0wk6MWcxbo/KYXO1NFOt1OG9vET4gfHUFZ1suoYZ48y8zSBzR6QCbx2CYMrMw AYylGcuGwKln2imjWZYlPVrx5jU4x/V/xfwnE4Oi42sRQKoP+PTYSdl06VDu58Dr0VQCCEjVtFEl cXAr0Qm1kBG7jzJ1czk17FfxRAkd0A3yhwXHXD3xyE4L2PTmHA+WqoHSVnHfQ9pqVVUOYBbCq9Q0 2azr7SoAEjCR6PeJYLnJauOETSAOlawzb/0Df8gBdXdIh5LkTYnCPFZg6k9h8XsBR8wqtO4dUw5v xR3w+qqZ6DLuwgI9V9pSchJ8tyr/bMY3s4Q29VHdCIsXct0fj5t4be//LOXLQ2m68BZRCQlghOM+ tEYDDKgokT4K2KkR63aA1QpOT3yYzA+V+g1z3QR2k/N0kqKzkhSCtRHgo4swa62Y8gyrLV3WYAc3 AvDBwW0ylgm5eZtgyOKTV0gyKQQNPbms9fRFPQQ8vXcEpA6RJkDhMYHHNHEi50BUmZ4wvWjBz7CE 0SSCN7ooS9auDD0q6SL8HPZcsb+t8r/Igjx/yEAdTbA46IivWch2DenP6BiptUsdolkj8u/poxYm bjvIJegqaXX6/byjEfZq/SYejRY9XWlXoc2D2YNA6GgZxkJ61KFP0hA0qKS27i9rZ3jJq7vkhpDo lgrGzLVScfRBkphCjbvmjXmc+ZCfZW1rHsObvfhOf7MqYGcDxOHKQxhbWbwLIX1J50RZ/i+IQBpi yQ5jusJSuurVzqr5FYfNFW3b65i6NwPAftwzhCpDAjuJMZ6UQl6xOu/Op09m1YmR/LVWkNBrwZmF 80DTLc6FXuL0mrgamZzkTl7p330XvSqb9S+rCt4MqYW7fHmS8MUU6zHHLLGF5A/Q1OgWmct/gnIx bmev24x6e37J70wzc0Hud628EIhoSuAUp8GNCNBXJYAfGfI6URTTgkJeMF7XBmtoBQ5i4/2zay+S A2DDusnO9hd27+s990IttOLIaJMnNX4pcCaPn9UGqky7rhMiCaUJLaMAj9P5D7ewtOnsM/LVN+Mc Eki9r+em+zSZtsLoNha/lXzldREK9XYkinpX4T1IbAg3TvEkr4e5A52ZbqkPQq4YFSNb5r5yD3Gn /BoyzmxDSU95G03DnB85w+Cb+TwkgiiM0VzDWovSbFquxoXtCafiYOPIA8aMir4WGMQI7Yd8ZNOS AgOYuXzJiIKZlz5dHdYqKoWfCRlT8iUc5DaFIwWJL5BLb93EEWlaYmVPG2TfUSupzBr31dGY9QBZ pTWfqfmL5AtO6KQLmwuoRQQzkFlDDusu+tdxeoRklFc6HyVFCTGMeb4dYNdfO1P7AyF5CAQyukZK k59lciLc7qOOgAZuPDMga/2uwbG6GxdcjQ5Dy6qoEBuxG7IdbRouJWiHP4QvTamqrSV00OR4WqWL BRHxk30juNaoTeuI6mTW5A5EcqX1psDRnDJdmwIkuHW4ZkPzBDeaDGOeNaWTW5WrkCfjndiCrkDG rHInFni9oQisml2bGq8WZuuERddgDFw7pp74n75UHVCaCMUrmLgHxiib2gm8wB+eWSF5El7B8UEX GNMHkQVgBJkzdqJ/X4Alt1v77afgH6SK1ezdXuqFyk+/Li0QOLlH6Wuad2nwS56jF8TqEiERvcuo JxVelH4+YFh+Q22hcGevggI1/2ouR3tWP0zuF0higInAymQvn+z6hnspcB3C0p1VrL7CVei1g7H7 r8oO4kKxKaKtFHKwYjhT2SpsdwJT+mv4wyD03UW3z+mDMD6wG9xI7binIlXkMwN7bd9p2iT+2n0X MCjj98rHUTf1uEx0pkISV2NBr1D4+Y8ugNAsn9zjQry+k4WxxL2aH92r/LZply4k8ZLeDa8ysPbd SvobZi8fAhe/T9lqsciqHXibdZJ/ijVFnQ1edEgwCmmwItbNOB+DITPSGkXW1TZxDu7+2NJh7WgN PA/nB2dpfNn/G+FBxq/esU7xEgzJYQsHJjpiIOTNStL/Rx4gJkj7tf1ObZTEJSpI3venDnjJiMFU BPMbiFjYnXUbEv4aMee3GBFYWTH6A/aig7HCM0CSkBKbvhIBYkYpnYVJ25djjzDCtQg759SvAVhw gUFxgyidWHN8eX+h40iUrhm0P8Nx41R0gf+ASRDI93aD900Gcz2idzNs8Jp9dOpunTh2zWeGRXFP X7z/0KAfxBkmuw17/vTmAp7MqybjTKuya1zkGtdYDX7nO218RJyMbXzlLngSt7Y8mQyWm+JnXxbM 5rKNSBpBYcHdjGjJmJoj4V/MtFLOpFzV81WcqYPHsAgud7Ydk1O5m5/N7O634eqLG51Y14lEs1Ak ScQCQRyilYAJZ6//nw+M/1JNCZngqZlVFibC7HOwB2ygAtr8oKPYZn9ZyQ4tP9jU1evwqUZhkQ4U KgIw+dd4nRNNKAVUsL4USmSbrX7NtxH++u+0IcmFT8dvoLCUEYs4PbAdfIAnDnZI1w3rwvwqSLPr I9F1fZVStt3Ryq4QEtBfzDAA/6kX+xi41MA+WsLjS7EdOelP5wR4pg3S3J6Z1uOXxZRcnutNTzeN If75S8GXxstm/QZCfE/gYtZkqgXdAyEsYq5HXrGC42RQJh5SU1hcHPYRUvRqO8V/HfHZwEZhwRxm OccpmgHKXOq5npbqfx6um/C4hBugHfB5LYTZSpfFM5x53ecjweunagf8KlIvLXoPNfYMSF90R9Fh MVsky4TojPPmcSZL7M9HW8QLjQbGY0dkytDGoA+cSomLQodhp3Fyp+TSQHw779sWQsDK9dKwyRug W1tYyM+Kp1TOcKTx3pMzCPauy6oYPFHb4qBlgHWILWExS1T7Y7136oSWWMNMX3BLUnhN+oOu5jsv lwZlWYe7Nylxch2ubXGFSOHvCvmBmnRy4tMt7yQ9tCtTphwguX7Cfj9RDfYIvG9l0Merz5se6Q3P Sdfxw8xP1osCGUm0XZplh965ND8c8YyiZzE6/StxPGphr7WlWVaKQzvfHW1JL9BDeD4kk0L8s2lW X5OEHfTkcOzs5X/JMnk78eq9LGWVRPX93Idk9U2JfY4xLmK6UmM/Fa7tK3i8drMWclC35I3u9Uyg o343nqJNucPXf/8JmSU9uq0/SLHj1Qx+/NuxVoP+3TMPxQkPrMJxfNTLgS/Vd8s8MVEu7HzOMDLI PJPvtdYvXTFrtcpNW2eiHnWaHwRxwiB4JPzCHUQY9R7XKzXmuY/XsBhizvgwhY8gxOgZsrjiNdph BJgY5+uGDXCWOiXPakFHpbAiVo3R4HE8SXs1WUhHMO49AiQfFgwom+4KWAwjRc0v+TV6SYTAwazD j4nXaKb5GgXdVh4QtiFVjKCawAfukGqpwcq+4hoxlckcK9o3tCD1CTGLMcNnYbY83GRbpkLcSX5r P25Lprv/g2qLKOjy1jXmHctu21ev3qpX8u6hvj5Odu5c8yAOP7f1BQ5+nx5e11/m7XT5ROBemCih IbNgVZPd+FHZbPxv9omOfd4qbmziPjhXaqoT51EQEoY055IXFWVsYkTiuTvKPkNgZG9rHTH4jp/N HrhlrI9yubZCDXOQLkYHTDB7sHVNT9c8URFeIlTd5+4s7CyDdMCABbSauEda/H25DlqSe4TPvfhC E+BHRYERepk15A40Sl/YqCDwwbhkMbPfbSLF8LwS+cRATpmX5VKaFYffUmDNvNaeJM9Tpz86SGMm i7Ky39EhUStbH4gAk0U9m3rWEtExOMEUjOv9pYMIbS++JR3CsSNB7GCoOStZCvDuNv43cjPzS4vW Bn6FQhDzQ6Dx7+LJWiozCRhAZnPviVYDVc1I2S0U1G4fppeoRUzUG8dBkRuc9Ib3eMZGzl9o31yR sI2PfIxmoek+mGf3OMt8qpiyNemoBq7SJuWD+bXsxZarR0yd3qc48FDkFPcxCb/myee0XCq7XpJF m9kNijr08zA8ANzTABRFHl9zD5Z9qPrhO+cC7NTzsx61yFn6B7AQrnpxQvYS9XsolPOheSTXRVHz B2opp35fN7Yp1XhA9D+2sLZMEzxBAP383SLJb5GuoBUmuM6L3p/nK2eJTM2ge9mqhPwDbutOEufm 94gG3GgKJqdc39X/ABOY99qVbav80uhIoMhcERveEcEo77vnQbgkXgPyDaqCtzJ0sXxDbixDsWYQ YyupOugQ1pcC/Z6ixBuO7sCu8Tjj2RkrzUKkPc/9dm17SdYsXiXrogplNnRDSc+rZ4t5DM4kiK98 pJMZR1pZAMhKjEZpn6ugK6267zqgk3rnOSa7vpS0lllN7uUq1QFlXX//EnWtbVklv4KRXmS8jdV4 RVISYZ2Tuv4x9vYMZ7f60TDvW/+e2OGlT1ZNIWCMbVh6jVTfuCmE5DKUTZijii7JGKo5nwhyWehH 36hcxPxb3Eoy9MCpA4Bm/Ae/65zGGa3lfQNdSjRU8f0NGNxApH/iwldb92h3SpwK4yODZFvsI71z FwrnWqvXxhIikuDlnrUWmhl9OjW/YffgYChDS3vCVC6ZgySdZEm3NIUhuaQ/gSFvI93Oehm53YdX M9+8AuqYuxAHgIdBCG77TA2tD+9r4cL1GEmFpIFEUzlh05dMSvQtNAScvhuRhQFGE/T2taQ+y4Ji vrh3XUyNyawz5r1S+xDdYA16CY+wdFwCu1OduOR0eCsGOWptnvwrcIkTP3Rp9ZHno+i82i8OT3q3 3qAMlPW9yyTLty8jTTREdbfkXX7fl36g3XzMFbjzM+bNbLBQu8xfDNQTYwGEnlL3cGj43bS0DkkI L3CK9VtgH2d/BTC8j83kAo6HDptI8xNi8rHqC1ELPmXe0tP5k3pEUdvPO/WFffyLNaHLHlAyb7jT Itt5/EKaGMX5NCNuVAtHCzPA+MM93AAJekOy32H9Wl3NkdW2FHot/E86plrwqDslvNxCGfLsi4SD HGMS+QPbn9W5r1bvuEUyMcuRTulIK0FQN3fo3zc/I60M9TIT5fsN6KQIC9Qnp6p4Idfe+jzO3lU/ 9GmyT6bWYsnIQQhUWZUZR4LP146oWsZd39piCFNoPg5yPla1VS7wJBP5OcIxe8qx1WUeAGck0ciI e6YdXkRN4tGgF21NnFmd5CpKAGe3kdndPk6BNkhI+Pg0pdzrI8Gdmgza565TdApyzvKIrxEKRTMo PPeeUKRUqfsHGHfxV1Gjkwo0XG9Rxn2HiVrvCPA/RdxICnubY+VNkMtbB1Ij/8MPVacIgMUcRhfU wpgvJvWl02JDK8kjGtmsK/SAGG6lyADDZWKVw+6jEvK/pCxP3rSr+UOALKcS06GgC/UVSXBfUBOl +F3iGFe8b9VoH3MOiohV6ZfCEb4fibLwY/qSUnhTJC+qoOT6V8DYSHxVOiUTC9h/Fmlv5T91NrRK sjdtNoNrQ69pQhvS2I0hNIb6VCtMGFrzED2eXoIe6ss04SVXj3eMnLXEs3HicdNcSTTGqHxZ+XXK ff6mnPVktPhpbZr02WcJrnAoStCHZ++wNDQ5epI9dUR/BRLV71z3bc+Ni3ItUGgX62e13lzfqwX6 tbvg2W3bmGU+8FkdPYDLshrGkca+5c2BqOh3jibT3YmX2oiYXNTSO7tOOFlTBDDKnpxMTOOx7L9E CraqrNsQH8M36wf6SSi+4RCAkAWzP0bN4mHSQPHOGoUygFM28r0iZcK0k33pZ2K+acIAUXwfmmYD eCFpmnmlspOxDi6InnZxuehial4UCdK6tyoOb3SoEb6+RbeztSFMNjhuLC2r6uPPiQTT+qewbkQZ F/pVWavt5eqRlbWMPO52g3xTbnQdi3NAAngZckq7h1QeI9E4mG8V8BQDpI7al/J44Uz40lCNWnDe fXCc5DNCCAPbhFfZ8WyxJreypmuhA0OmjxVgur+w8tlQAi67aOy9vrCMCNFsLhA7xYh7SiAxEhsl IDICg3HWgUk2Xkx6JU0Fnq37K9hzGcVy1pnNeldJCKbHvzU7v6WUTG7AWYk2orxMT/spxN3ZpoJz XBTV0czogv1RvepJ8sTW0p0aHN1j6Em+Vr0DTJ8hPOoW603Fg0RcZuSBUaysl69xdvWLXB1+yZZG utSYP8R7qkWfUpF12dL5zWN6K4TK7zbPmM7Ax+TeSHe6tqx4nZ6Rs2M9W4z3K+qnyDfcJBQcc44Z eSIP8v6JU1dqFKTKQLEmVKpuxXKJNutQN1UpAs7InQgjdSNQbJ0mYpxW/onVyEDOozhyxtp3gtdX AGgLRjr6i3q4zB5/fEdyKjYw1UnqWxp5dfJ651lL8ddNRq7OasLjaYUl4MXdJeLfoTF5nKK9FDGD hQfEF/eeDq/wbFgCixgxb5dzwmxI068IEwtE+eRrzThFxmTXa6dlR4gZKW7m+ZwisfT44e+/MF7J BI5nEkITWnA1uqiyuZPKjZQDXAgh1UjnbDGALj5o58QsreHyKJx2JzVh/GhPr4jv2WRte0SWDFsJ +igXY0TuSdusd+X7mCgPzvfATe7spZC8w+x+gq/DiW5rI01KzOR/DDE9dX+5WRv7Y3+dqkeptGG3 kPxzO/7T4ulhJ5oN3XeAnNvDQSW5BLVeU52L2PBsWRljL2Jdf2P5Kt2E0HpGEKQYCYHtNhJE5kC1 DWmBK5w+yF7d3zjFsfjh1Ufe9e05/kKM9cBP/SY64BSrh3voVae7r+VP/x7GJeTycLLVVdPiaOJg acuK4RfZzAPCx0BlBguAaip6/gVOyPBVqQN2ZpqnPYsnQO4vBjycCG0bAja8aMCPp2TkHKEtUh6X K9pj8vUJJNDnknQ4QkcKzQiaIFv8mRVMNefWDV+Msd+Q9YO8XV317nKPgBlwF2MweGpWD6b5FsI0 5kCPzetHFp0NOxZMqIm/KixhfsG3QtxGSMkWbH0QxAsxlG5F+VQDbRwpca+RKNTvcfGWNUTm1FZG 7UzrPZ1p/7JqxgwOeoajOP5foHVoj5I7txosJjaBwcgQgrpHTbZWBFJlKoNad47TidMzLLhtvAyG qDg4yZaZczfC5M8+9Fl8iaWUazTWntEUSmyMCfzuhn8lMDBlu1XAVdaPvYnUCWDIIdAS0mduRNA6 4vCEDkw0+5PmmFqFs/BocamiMuH7d7xpefJ9zE7xGBhIQYciskxEvHOqsjOD9lvMUaqS9z1lTGfP 99zpLchklwDB51hV6RIgQy+O2zXirDXXHxQHsYJpT6kDANiUdrI0h7DYk2XtEtBQUcZd6rw8BZQL g1a437iTOWM0EoPjKjA40rfigH0wgKxwddhlkGj37OnrvUe3V5CyIFrsKDB+hbuEO0dwNVj9PAqL 29HmXAqeided/Q8BhDDdq3NTk80HwrccYQFTSf/04sz9nLEoWSOIxIcDmQO4Nhw8kBDlJuR/MOOM TzMZTqYcCrOYNned0VBJNRVVf3XNFggfBwZZP4HO+kKjMp58AytdIuMWR0hnk+XyqDBJLLdpjAcq LZnYhLC2cxkHE7vtf2/mN16iGLuTirdgO2dqw3k1lWqh0feAbN/XWv9giI5r6dBFtoMeaSI9Nznq N+VqDbc82VTYRzp4efZ09/fCJizfbjOxYuD4F3EcLfbbGCnL3ZAfWjpJV9FLbmMmpnKU2c1mxLsS 3S7H1LIqcvv7bw7wfRU0zrPny8lw4r7OqlnG7t6SNxg5qLcr3eKlxXSUjb4dARlelJM25dBVmJ8O qo1dERm14O3WgE1rByBMcps3hX5fzNvwZqn7EDbG5cT1gOBvETJRW5PQkFsB4ZLius2Y0cYRPptp Pf/+SsiaUZAQlyFSGODW+nHvt2EslKhlJJvM6TXA8YITgc09U/aVBkl/7KeKKT1BTD81DbUH5TFb 56tSR3xar5U/nTcmzhxknHtzgju39QyoAEfiSeDYiIMWmK6Y+6vAUpCxOrSDyX2uEzWQ2QHcaJqt 0z5fQ3SlK8NnEPU3+uUY4IMkXg74NZcqBU3VXgUwXy0YJ+oJS8Kxh3T+7Xi2dCoI24vSDrrcIlFH MQMclGjNhGQxaoJMjaYBGdvrQ9IKOtlWNgzz+0PuNB43OhfVdjTGUEOIwni3ERV70tN+WM8nVQft yF6ZLKUjfbvBz8XMzHX14gUPbPxOSk7F9UEJi7pq782WqhE4szG7Iknj6NlN8NJatGBywZYgqBdR cR13lZGFGZLk2DiLhVmUMxNT5NEraJKryFkOK57PbWIiUnHeo8OftqhIWShjARM4cs2MOJaOKxU8 nVhuQS60cF6SzQxLvLHDSTM94n4s1T4nnlDuovxRorCo4/hSkQ3ZRlaut60FSmNEaJhGDGR8wv+T sIrPAX3n2JeVzbH6lC7n+0Yp7273PtSqJ0z8shH7GYr/LgBdmDn+Ae4AsrDnkMBLo5VjLSVxSEBX TVAg2zeB9+uayKBK579kWZgxrpjc6WpQ8tKv68jP7JMBJ5jLIW1aA7/1NZ3HEsIbztnZZxDE0Mmb bHonhM8MImrQm5iCCRg4w/roXLuwMimo0wvTcOiCAwYqK39tARqopMNn3J8tj3ISTSgrnLr4TzGn qDh7Myen+EOppy7R1iZO93dMcGfxjcpAnBAPw8qUc2e6wORIEyDfKwW/WhDTYY+wrevyQSoWPHdS S9cgyUQ1UCpgALkZIoaNbKdG+r69KJnOzIexT1NPdNJEUqMuS49Andkk0/IjZvN/MtN9VWaRdZer T1EP5AmW+uhAe5wRmNI4Gd5B11C/40tv4wQzpZmDZbdyatQdnANlzjSdHcL1qJWxJmMJenl8I7Cx 9xRwtNPGW14SNgsBEnoYFoEJwqvoGSe2o3iOFhYoOnr2XdV0OIQA2lOcoVEJ2Uxipwx08NoxkLg7 qsIMW/MMOslLvLKzMLXSxvGP347ei6OEspHS+65gfjvteN0n4wc/c9tTbJ0kDGwW8Hdx1B4GqtsG tl/mATm0Sau7sUaTNIWaPcB/zURGCHZitWWsyrNvdn9v4UDxG/n7J0qMSvj5vyEACjMs0pMieKd5 tbVNKVvwxWkR1d0zuGR6ExHy1xVJ0u7sNAk3xIFAm0YwTYRjQLeD0sIwlyJU/JDCGVtfhTpcHadL A9paFxNFoFvodn6T3iPt4A7wjTGunS8yvy08wu7x+W3hmNywS9Fl15X4O+vjDzDFwYlzOcfG+z/q rtV9Qwkx183SlmAN4q8jUKRqekm2FFgybCoG7xB+C7cYSqX2L0w71U/MS4DeypXuB3bBJhTUE8Z6 y8XNmbO14v7Q5okPFevG9QVr3ncRqXNX2lv2ALQlNybYlMrAjEGd5EKv8RZLu/2Q0p4CQxjak1dK ezVgVkvnDFK8miuxdMRfm/Vgett6dnhr6i/LcRkl2KE//2M6jtV3tuqnYSCbJEM/6aMrv/SApJOe xJ/4DCYwx4j7MuRgW1YZMJ/torM3jT3+DMAo7Ad/jJr+D/YGzb7BGDtpLUof5a4I96rxCAtvztVu US9nCMkoFFGy+OSq2EY/2BVHb+1lANc6FatWFlel7XIMnsbz8Yt73oHme0pQtL8ydDHYnUwJ7UEz s5llnxR/R2uKFSqVAuc0g50L049b+BcoZz2wSkYBQ5EauXKnjvdB/4LiMiY74BC1k7GSIKBUfBT5 RztkXJyiY4FzMI4meK+Sf21kpqxHWzHjGVMGCA3AkmiAMr8snRsJpG+QHdDMHaiC1BVZBB090HeH xo+FM8XsMw/QChQQJFHDXf6V6r26tAV/imPJTHGSBxisNhgSjzjDkrBDY80W0cr51i/KB4xZekFe NOoCGUy6f9FqwYp0HNLDN+7xhhezSmL418IoXvWocbxynSj+oHuMGubNVJU1RzvLLVl8BjEJUK+K r3yWwbdccipSoNfqOIxA1iaTIiwpIVr7TVbxA8tXXnWjAu1IoqgVeaqMcCcALSxYzykSSDNf+G/i t8XHdtHEm8rA+gPyKObq7s6JRfaHWkN/j/8EqKfng8jzJ8oJaJDKXrb0E33VVovBYFAmsc4yB1en wCTmBYaIS8LuacbHDEOePwBHe+i1gOQKCGX/CmqNCQpM4ArtczL9woJBE9uGhxxlKQy4DUZq/Prr 1bNMkXsKfTckWHhdtyUryJtDWWSZUSrjtj/cZvXx4CNfyL+etW4mY/jAykTrVSUSeP0qL7+O8AL8 WLcOgi58vAqzLR29WgadSiC63WUsXSlaJchy12jHHnpfqGQHwqRFMq8mB9WiAynZZCQPA2ck3cG4 Zh2uPIsbhvQLB8JzEatvR5W6RhPhdBbB7BrFZlLjLfsB4SFBXcFR99jjc9MO38Wz/YXnoiyMNYnt cOsCXY0WpjZ4c6ug2IUEVyxmqcQV+gdqyhj6xJivxNlW6QxrLOweRbuINCwpy1V3xujUaWpdebS/ sqv8Lku0P2EKU2DWq3xeXz4g9bPfYW4Oi4T3IhBhHLFsHAAKXwTD2kHylUE2lWSIZawE82VW5GIs lJRFTByILP3FvNL73Niz2FQsTenVWusyVUKiTNs4PVKbPP36+wCW5BHrqrFCGZVdy26VD6jgThxn UnljFuQPLdkeWFoKlAmTTnx+zxBo0rorvLCxT5IBisskDvbtY6COVBin8R/T847GCyr1VCiDce1l tZv7dfGWSVkC+O7/MeLr4SAc6JzD9g/DMTAGoF6sJddYzwmdB92VTWtW+2io7ElwkHUbXu9E+m+V 0NJaQZ8QD9HswQa/pJG79qowBxgBiyR68ue1B75RySl5mT/IWPNc8gj9MHz8xWxc4Ef4raEToul1 9dH9jWLghNf8jylgWjatC4dMosWbPbzKswubK3xMVXDWmpDhOiFbBMyXKWF+eI5tQ0IKXIRkIZvu u276Wd1fldmwQ/XblokkeSSXkF9PCRVkPi75GScj3XYZGmZYI3Tdt2WhMOC4w76b1eryHHb0asaS IRb3l89UympUqvqs1qCnDCD7aVjvZyJp+4SVephplfGe4eO/Ii92Rc+sieMKEeTpQBBplBMsoQoZ EYrDmXUQhdZCgNbq8xF8KPht6iRnWRURfe0JCtlFlL7NvSZwqrpjxggB8yFnoQcigPkQYhdalssh OA2FU8NFIeIg0UEuAzRVeGs7TY3WTI1O8KhOmFowazA7uwEWvatCWV42dIBAeq6z4MSxlG6SxEp6 Gbfy6Rs0BBisDpDRKGqpH9oMOzS3wSlEraunWyncI9wPMKc2F25KFnkRgdppk27EpjbqgRlVv3x+ bNfLoLtbhX1gY9y033JqX1Uf7f4m2tmQB/jclpfET/aBUJTN3jdYyQrk2+3LU9FmdDiS0e/bMBMe 0rxn6D9Ja2jizb5v0eOrqC1DjPb0dulc1j48Vgp2nkluLl6Lv08/sJ6y9pXJygRGQQE+KB2k0sRn AqCT8GHYZ3h/zAodRqbw87eHYE7iq2h3POeAMk/oW7tlVv47RuMEW9jHcwEkgtZCPTaeIOwfaIZw Tr230xQ7KZA5ZQFGXbCPH1NGJZhKfEyzU7K5+Hn4+N9yQ3MJZJTn1o0un4LvBxCzCPy6h/xBHS9o nHbuA85SoksIGzWhpcOPp7bkyWl9PGt5psQFJuRq+/b98t4bLA+/wCU1GOM/Hfhx2VAVJkKfmU72 3hPzwaLqZRG6N9pOFkeXP0ATm2K6oO9K0DUnBAYAV4DKvlC5eEVA1U/Z6xqPxvQvE8AWlLRQM6Qu ZBOBOcogHxoWGTmSLCqAyuFdwDQgA3rXsfiB8SQWl9fnvcHPulYZj2yL6g5efhlMenPM3E9h/YZY C39kGXjoCVw3zzH0YMeEEE94e1oknfb/+jrDv7vB2CLeLEalpoLaMaqIX9JVW8SmYUIcRu1+Fr/8 YkcvSCVPwafo0GOuEDtvJdfcikSqDzc9LPJOWlbB5J8R2TymLS9qk1D2cboQ5F5ZnEDiddVWeNve Gr0b4onwL0Gyi9oWYa0djGcpGzjsz+wzXVp6HUluKCB2FDJ0eZCK/uzeT11F8qdylDfxm0MvzKfd 7S7WV5nWzPJysfC9uycLWThiJrPU2kDJA+8V7O4d9FSteOXxOWjO6Fpp2w0na8Tqx6i3o5ZkxT1L HqkH0i+QXFVxXDpjaVdDkVFmo5Va5pdPs+iMQKgC3jGtI4LPqmmeYNxxVkuW9XuAXFS3kIfg+v1p 14LyAWmEYweur4+ccoBlWz4XkyJ83NSoN4eRsFXuaeokgYpQJjEU4akQzyYATDgZ7HnhAKFJvxPn Ejl+7aC+83i7/UTjymbIKvEiMlotnkf0dpLxJ1OVRJuz8/DkLl0K5lUmOL205c+JHoYNdbUyvI4+ lPvBWfMfLXkMiaVzGlz9Gt+onbMTXKwfSn5yd/LebW2u3jBMACzUJnC547JLMQ0Ng+6WCHoeQxJq Fu+KAbakYJlvQwr6yn18NUuppwB9OSSjh5psUS2NXE2eYJ37HJxdWDKVmm4rldz5KXcsZu9Fk4D2 4pSg6htqnPOlDj069oHYWk9YVaqw4ySJlfdBYZwDRPospzUtx/+GY3HyBn3MpGIbgNOFhYVWQzND 5pRU9JgaY/A7eAGI7P2bcrYPQEOBKbDgguJlUVfciR88GF3zdLSLWGL/sgbmjbWeVSTXuoETOCbH 4stHppkU443Fv0kmnHF9H8Io3EIqwWeeQUZ75X4KOpO33gzUDOr0lp4eKktjPdB6Dxjp2Vlome0s JxQ44F9LeVSFCjsVQgS0SxLcHaG/Ae7BxC75BNYnBmJsVZHaiLOkUhIkr7xohrzMKpRhc1EnNsX3 4Bb/FzIaPgTYi9FNgItfOHHYrW2ZWdCwR8CmHreas4Ih2iMqYIz99Ji4v9l1fzK1Y0HP3vlG9gQA DSeX5QYvmrdBBq3KSu2q1rQXnwFu7E82ElTcQ+169i8XdrZ8X+dt+hxYBm1lQOvmrUt+i/oRNXq5 656TAgx5pbNufrNWSESUhs0BR0eCAl91zhnZiKL5D/baVC8FhTwiaGN6Z5XTxnufa85mMnMvl9la 7YsBEbbcNIH2q8hF+YLIwCU49LX+qNzDFeCRAOsLKa/PUWTGkWMqjvNekvzvoo9HetEsQyziN3A3 gHnf6aOJSVEIG8gc5lxOT9HGVSnC+DTJCMhnqnWnUI+noGutRK4o4NEhh5LNB9Qnv1VZTyAYmc4m 6EG430q9kBro/Q3ZX365aQ1TQh506zqU8k6k73soQ5t8PrP2b/V0hP4NJInXWhQh3GQCh8CE6PZ9 3qnIm5FSUhZF6UZPz6PxvmgUVYZus9gCxSRFaxAgno+L9WxQ9bPG4ezH20YdHeENxgoikGGGVu/q A2vPVAAu8QXG7f2BNGIqCBBvTn0mdDT/sr7aLjHKoAE2tu80BOYYPdgisJ1kTb+kPteDTwR4RIdk 3mldDLMbB9LzQgtwbQH4gFycFEkniYr5933VlmzguuqJEzmx+9G5T5ej/FM1WwKD+oGzpghT0NeA qqm11sLdtLSkjDUVexBHlZcfXYGdb+FQef3izube3XY4COqJjPEaEcFiyA48agHmX5m6oKagWydW vwV6RZQeokPsgmi16unA68sqbD4uxMDN4XPJ56z5ufGaUYJ1UicBuE7wej7L18VQ6LEmAw4Cj6t8 YUMs4RYWIdsUKRrz7KQEjUncjeVVYaMdk6z4R0TTjZlcBogdo8aw90wIR8dZIrDWu13ZYxPOPAMY cbZTg1YhJeBjy+R5Xws45cc8XYr8ivD+EsyeLJj2Q1sPdx6hYx0BtdTjXWTRj0h9mbPBs6gZBXbe tdMw285KiMggVxWsEr4isyYcyfaxW0Oe4ZVohe5ywXe3tUHAr06cVQ8u3augsP0rlDtHi5DPjusO jkEOFYZ6FL89LN5yhfu+nMrmUakTDdSOHkBElRoYsGDU6PfETWGJ8puZbDD91twm4hgIMOPGRKun b3/+SGrURFf+kK3eNhWxnt2H2PdNNjVbnUs2sCuimxtl15dbxTeZ3u7d+mXb+fv8TkLp35SahEmU 1qehr/4I1m98dxj5JAciXK2W6GPTiZOSwLQpnGfBf4k7R6ueZR4f+vgJw+dMFW9REX5GsWqYbP8P cywLNWc6p04cw1WQLjzHNvcxONfjWGHSf6eiewiG95khn7aIGdqXQKKrfqbODSZ/9M00hQZcGm2p /Bev97fNglTqqFxrxp3c6MBC2+LBUOGKuwfIDw85kqCVIep+tMQGsOTEEC5OEsK9ZkNxbArR3E4a eka3ajynPhkY+Cm0Cw5rOdStVsPD942o6iFU4+TpXJcWJOyoP9St6Cmi3e8e4RdHjP1gkOrBDRHR dEfbNOt/FVcO/adoxCGgWk7NrzEEp3c/Wy/MiuvHSG3CuqtADkXHmP2eO2vPmvRfPOXzjeDeY06x RMefof2ckMgMhElchFvwzaCI6nxgTrQq4IkEase6s6dH3zefUMWfRW/V1Rjyt2cAg4VubKgWS184 UqjvNlVzTAYAfBMv+NzpsENITiPv3zh7/pm+9cyX/61JofJuBpbnGk/ACcsz9fCfw2wM6Hu2t+zG irvy4Y/uAc3MePXrMBvAmRZPujwU+qXlp954KknxNYmHhdJ8dFytu3dGmfBADkrb6701PgZCC4Mn 3y7govQjQ8rod2u7Fy53wO71wobYw3Qd6KAa7KWTeNbYMYrNwasET1/TG8a/kHPrEm3jFXh2gN4V nWpfimoREBoWcH8DmjoaVdoM9TjfVWQB6zBS+igb8oYJLpDwe7iORE2ixbN/mnne1tXNcFV5O6lx JHIjPdwITJbscDO3hXpkpU1gVb14NUgGdHWRds0wKvv3bmh1cl2YOsp4aWM3FNGD0luvgv0DEOIm /XWhifO0Zo15fplMP/LDqTQ74t4kN8HpH1pEIhHGG3wsdg/Z6GWEwIpyjojCFk1zvqrT2moOfmml yyBJRNwNapn15ep4UJj5W+l6gN/b76N8xLnDvMYPnJ2ruZXbhkk8KWqBzrSuhdiNVyTbhNHTmU2j 3ADQkJvu11gJrrW7IEMWIYOnbbYiS5hFOOeXAOkSgkFNjkQqh1CP59LGKxGKxNy6K8QMjHWWOzoD IfKk3ExMLHnMo++InHGQh5mri8fYM9ZMToKWgA5dzL1BoKc9EnS6YyVGSPTcLAHHLSRIUlzGTZi3 TrNdY5CtHUSc+r4d+W4cplXErHvvlqOzTZPpkZ2WriDbetUnKQgts2rHqleGyswBsk5H2ZkGmZSm 8vUJ+9ukZF9EaUjqxTI0DFLtA8Rnp+GZAbeTdk3H91Q+8sYHLcWK1wRbYr7rpPAx40F+k1dM2lSg tK1LVvJ8L0vSl3LO5DEtkvvxj0P8jSvfC7VItMfMxXc6jbP9KjvVzYGrNVJGbsx1ieW7Oi7TAQnG idaPLpNL7lZ5OoVtdicZO/0J3saHjEBa9WwxL6QswYvBqthRc2TQFqV1uMEEcgZ2oMCPtwAZOwcf J7h+pgX3nzWGIrETPgsQDYzScAvGM7P+9PZIXaH4dGg6iHL+jfwwM6i3O5oTUOdB9bCDTn4MyRp2 Aibc1StFdBEiQoTpBgLuhbxJECYOfKUQ6YOryxYRuarvZDtOY91PcVmx7zrcDqemJUCguH0GGlyK Wo9WI91cYPivPjrQrs8No1cB9d+PvbHCrA4Befm+mBYAUUGwtaAeBp+Tcs9sNPvCONmKMYg0xYH2 ETZUSFic9lJa/MMi27uRSla/PNTzSjLVY0OEEiZSfCGWUjT8ofjux5PN/I8AMifuwFtdyeQyCPTe D9HMcqGLBQoO+BCf3+qFAg2Z/KJM29pi+vDd1BqUSMjJLwA9HS7PAl4HjiwJYlFk6k9sGFuqr8S2 7lhi1peJ2Ckht9ejWEkAzzGIDzAOkuZyQYtvzTjec3wscIPwuy2VMyZOSisZJM7/bEl9Pplhum6H D/khxJ4WcsLgERPBcmMRkNXD/aFoo492CUd5xAFnESIWaBlR4jm4gAtQqOwfgQZDrJ7AJmTDn9Hk dugHzIAVK+3OMbdc/M9ZHP5tptyn983xaj5fAA14Q3tv/gbe0diMTXKjXrFYfnjBvodoH9JEg6Mw cW+i9SBwX/I5ZvW+UQZCCIvNAfwPaFcoHkI6T040mAVIv6CyafIkNq6iN0oiWdK/fPg1yAKTHWam 4ht+u2nT5Bb909oCnoGJKZO3SzE5NjJ1TpcKVHysUrgjfAAFp8X8pTfmEfIW9shQKWC7SB5GbpWP Ss9yPqw42lpxg32rqpnfJbfVQaiUbW7cv/HfEKVYC99s+LvtreuU3Pf/uuZlkE+OuGuDY2fRgh3H dr0aK0wtceTSr6vswwJOsy4Cdxjymv91D9TAUvLvNd7EAquFKKs0kDn6+DsY487ENFzz9Ipwz155 sJftXwuMvMIYsBK23pZuTJJyCv8SNTjzyBrvDSHXGztw0YtwUe6jLJUkI/7DoKNFakR6UqG4+SCx 6zBKB0UvdVmZh1fPYib+hVxAf1DaZIRhrd5EiSBkC9AtausgKl9VzjQOlZ/7FN0FD3ILWXIBRBdd pZ0RjphkEwUpTAjL8KuBduHjRetrEVsgi+/r8SYRSeY55qUHuaOtNKNW87Zezg9X+qAh6WwLXneX SDvyHzY+ShXCbFlYnF3Z1W7pnJqenlgm7EpaLJwgLwMGCORzdjEsgZ8veD7u6oV5Lf0lUO4Vrc1m OGqugdE6efdhqGl9Bvh1vvVsC38htHh26K+02a1GZeq8ZIAr4N5K+yTySq6s/Apkv1cseGHLOWOR y2Rmvod2GyYorm49wRIHkadr8+Ud3vOrlKahxgQ3qOhzUi8PVOzhgRRaoX0A6ZdwnvQgjZ0ukwHm po9sKXtWfluNqQSLYy0KrffPSXVcgXOIStEQ4e73KV/elUtICMD91gWq7kJZYour1Aq1EUdL1Ae+ uNP8U+ADkoweAyzos0JRa6fOAwPRKtR5yIYOTLt908WO7+IZGYrx3Ij2HGzD8bdUjklH2c5ziJau nX1D2zBXtdYM7ztGL0JJeViWQ7GKTJGZ2vrMxNltYqU9xCOqlN/3QZtCdnJ2QfRWl/Zoa3cHcWMP UfAFrwpe3IhsEW7UF+peF1WHnU6ATX301lK5XTzMJndDxwxfo/4w7Nhr6iI0TkASaDjHWfN2dlSw u+2PkMydvBYk7hbNZLb1iwOa/8Wnq1lc9gEjy3bXtYncyaeEPGaYGPB178f/fmLNh5/bXAwRZZtf 66pIrIsZEZ7CO0Cv/qyoSEtLwMLd08StGgGzuVaeayuLxmKvYV/laZdXYcSjTw3nBWtiz4AzQJXl 273ZiomTpkPxzGgM3/f4H2kTNHpN1XgjzJOVspbY5tcTFtIS9TKG3nTfNeZt0w1KybqZe1eAOFzm +t0HnyOUFS8GDhgNpZ4YCZrYZngCulbB/iY0dBgnwVRgF0FFgCk8oKw2xG63gQYHwy4WRkp78OzN l1yZmdOSE53LKXSszzV6hBgl4JqAzZJlYcffY2CkeRvT5QZm0QMw0a2Bashzx6Bfi7KJma/JJHRR 9Nb3xrvXDSxghDTjFD0NuinntFmLp+Ym0v5Y/vQbdoeD7bwsOUV6x3z93o30urxyK7B1u4+uwSJp Pojc7hFAcOxZazHeK2M1jIredNYA1g4rXZqId/llWwsihZQpY+hqm4dSS02tWQtAv85pOayIMlYP i31YnKP+q5cER/ev1Hz1VD+9Bm67LzCtrj3QLdFEcDMFgndAz99Yn0bjvRZV3RcnHoieMBjzx8qc xw/uNorze36orN8jYbGOsioj1ieKjW0HlWZ40CLby15yo/V3H1AwREmED+p3x1c3CM78QOJS8pu2 Ck3m6dGhpnr6ao9bh4MOaqkJOU2HdCDMiT5HBkgbtoMiWHEwoSUvo8sCobFNby5gGETbK0S9M5pH R8erOUbxSiob0F59Gyz4GPBClZsCxua1wQTjvsKMxGxWzUh1UYSFDpPiT80KIR7hh5c9ldigHDjD tbWcFi39tGcnPg25GF+JetFXLe6kL0Y9HUC4R0rl59hHlKET1punGM5/qYMf7LOQgxXj0MC9VNIV 0h5LMHi5XPbKOcNVj+IPIAwfOG05gqNvnPL/fefMAIKvD6oOXNPiLFiptMS3oDLD0Nv5i7w/sRur voScyNEWOusupCHowRpavoenEHc9Msl5lQjul322TkYTLInDJqoL7ArMLcMtMvu6hAU5zqjTFvG5 WB20t9hFOgzGixtbmaoRUDuZvdJN5UuEmATIU5/naDJDZbOhWStxexxeMrFFBV/yO0LWbf6gcOPU txoIsrTLR35cy/t8VS9EYwcK8M4emBd5kyn3BmfbQN96jAjlflOM6lue6YNdMm7Hdk+Zy20h6mLp kYoxljAGsTFnQ4kf1G6lQ0m+DCT+qMCxg6MJJnV8crDtdAg7vufXvk9x4WXq+r3cn6ffulWFjcX3 U5vezHqBOzGODPKFLzBs0d4n4mZDbZn91LTgzQCZnNs3XFgOagVj80jRAqjjnlveh4/y6YJLC6Bd SHR3n5OfqTsbULhd/QJxYkqztxz+zCLA9L9ODDDlHaJ9fF9buFnbihVxLcUFg+UNyNNgZzx1FZTj 0iTyqjQdCojyELghYK0CEeFssOh9NsgI9cw7BvzSjorPwXddp4WewOPeQ/LAsEEHr76+fM3sqYNj crrm6Y2+B/QNApHEg5RjgTImlq+114OT+yMv9bdal3mJsvFJ2xaAd2fqRDiFAk0mBpq8yvu+iuIZ UCaUn4FT+v7T0i8UV78u295O/pgxTgmhwHioYz1TgBlRrGZXv5Y9alLd9wZEr5zjYu1eTBfwZgZg lU8ub5WF/OlgElRVQcCaKcAPg+dMTvK/cIWDt5eyqOPVvWYqHQGwuG4VbrBHB24k0D69RYWAFpbm VXy3msIBKu0B7c2NsGA2x6XvFEyQwYe4SJ2dgPzg+k8g4Z0Xcn7xNgcpcy/MpvKD/7mW1RFruWU+ 4NZqrcgH/EUnDwae9HgDEcFqVEY2nLJbv2qzJMXpj0Be6XBaQJ9uB5JewVj/FpE32v202cWYdcYp eLmn/7RtehDdr/Pgs9Xu5wmvE93gEnMkH0NvPzl8iZkUoeEHNbg9Yo8qTOdY+uSleXnrTZknX5mR udq+qrfDj8sgr0y4FTk4QtEKvqaygEgH2VhO1P1qr5wR2ZKuLfpzoDqYLt9Xs/Sm9obyATG8UDxj OsLR/Kad0Bbm6CIBOxX3QuQekOgu2jgVDESkpA88oUrSaXZ7LnMwTcVhpVUD11/BNHusK2MxTXBw wj07CHAYmMyueOs2ipWzKht19blaFwDqu3Jt9ln0eQnCstKUyRci3u5b9loLjD/X5fLkPx5A0k+y ehsyXq2OS4ynlHIfq5WBHglMfafM2G7zoSapCL2c0OSffqvL/hEmESKYT7AU0eu3WiwkvM8b8n0U Spsp4Fbk62dpiyeZcq/1NcMfzk6e8blueQ34FZZc1Fbu+N3JVe1twor2si+yHPltg0f1OswCER0f SAvg0NwWqIqTvou6rIrL4/xUz0i40mtUAyunt8JJ5t0w/4IRM718JtEkiH0oEHMwrHk8ZODYs5w7 WnZ0mFJ0qtGQzZ61+a/36bsFwT5Rn7+q0nujebNXzXmbRefRYRdyn1/QWSgVylWmp6vXqBd1MpAG FEFzx+66Rn1gzXWhcTj89ICvbgO+pNXOMc3PkLD07tqGjQDiZMRj2fvw4S4kAEA6+CLci/5XjieX gKkBNtzZNcsCg9ckUdUNCzIOHBhHsq/Y4UKDGFUOzFutRDN0NOR3tlJFh/ElsE8W2PyHTAStEPL7 smOxGO2SJfpHqC/8MM+o2uy4dmSXnQPGNlhr/D4XWqCi/ePn4I0ob6DNSazJs5GoECx0Q+JSqTFi yINlSEzM1b9J3d9pMiQ9d75LyRiAUpRV6/yybDtuBdLiN7RQPOlkCmDnqZkUdRGEFl9PoN7Uow2u /paFNSKs6+xfBr4fhunAqU9wNO/PrmVlTYZ/Cz9JUyX+yLJBhaF1hIH0C1QPA6bv9JliZkz/BsIr +zM/4sveRQnuV12ZfGNp9B+rnBleZtgexPRryHaOWk3CwSTFilbgDxz59IZUx2FkH5BpDC1bgJNP NHmLgWrjpdA1MTzoANgzbfE+DZdIgBGX3ydPvqBSQ9fQ58HDNVZwakbTv9/Nk2SI3fUX5PPZRhaD cfoqf8/5kvvN9a52L2rsbM+dwD/mtLWeNZuo+ErEDeLecC+oxXizLTStd4+3048G1K+sU8uRX7Hf hIiL0pYed6a9hUOaRL0dJjYy8V5B2CNHIffKhD7IPiQR1oCD67hHzNmwNw5BhRhtPHUoL96i7brd Q0VHMIs5CEWAHA1tbfwu4/wJSUSanZ60b0+bkVYaT/eb2N8BNFENBD2P/1W48YuTm3995qjCkLAS 7UfNW57tRoWuLL33HeefQqnDKzkdvE2LbTf/Gmn700cKqDKJN8agOtXeoQt/rg8yMCiz7XQSYlC0 FxIaaJj4rWOUjdxLhy4Ad3s5GcvtKJKyeDftMGjGLRFfxz9XGAk+4b0N33Pt0rGoX6LHel+7WGmM iYwI+/oNdtkOtNRsoh9XwRd7weWCuCO+MaaavJJqpPUwWqB3nUeTTqy8sd71cy47IZn4DwK2b2r8 uWhkQYqYNLdddv3t2kj26wDHG9HheCzZYxw3xEQy3Q6b8YbBOLG+Nn3NK3YB6XlJ8llSTm8WJzKR QFxgxristo40c/PcrqkSxFnNVT7axBKh3UNFbOOVRz6Ys3SJRkXsnwVQzv8RObVvGMcTfMm9sroH RGlMwZsl8CFNgbskzZlOeLHs+I/s/Zco8xMQciE+/9QW9LRRd0KsEbRQ7aKCsVwYiNYZQ2WGTQmO hrwhWxK/TKGgeBvm5B1H1XfjOHrvPskUNDdvAA4xaPSQL7ZpDwvYBD+La0JrzHfzmSKQL5NWWUhM Ced4Y3Hwiplvvuxn6/hcKU290txtV5TZAMAeays2E/LeXwYE4DXSyk/Hp388I2oOZq2NYO5Zl6su RbVQ6oGonwLrRbIP8o7z5eCsW+QesA2FetO/bOF1S62u6mOoC2RoZF1vXeYvQI38efcwsL0MqJfO Tu4wta1zrR8zUJkhChKVKV69Kozc2+xfCaYHDJdz57+ni6P8oR8LVCIsS2zbyp71sVO+9JxcnBo5 kGSHdwPhRdrRcOoAT7+NshUsy9OqeGUrhsxDbSxul+6NoGTO6PJV6zH9f2CyFW306eZaGdc4vwJ8 FEsMW9jUHjMVxztux6K4Y8d0EvX4j7g+MyWz+8Q79bCY9boQH2eWI0bRav2SKZx5nh/EIZqKedeh k0Dg6Cbef78z8TiZSwvNYj2exk24m5pQtjQAQ5jh8JFGmZGwHvt7ac0A/DqXpou2Jn0qS4tfHPmK Hq49dYQQkiBFwvaEk1dnLbmdaqsMAn0EOv34lGfusmsd8i3qLjZ8iLOzDG/WqwL7pEPdq+tRKdSN K+T+iBvVf1Q+GE+39GR3xCTKtMm+WagVAlVoaAvXiFFAIE8lpsZrKpwbNXe2STkEBqMQiJLBIy9i W6u/PMy6O9rF/KLcpauwkmHl1QPyo2hiEjx0BOsLAR+oaZhGNpgJ8p698+jdHV5/3cAaQqdKgLde VOoUIRrW6nkHK6yrvxm3vjIyvpmZuZM4Wtd1rCMLGqeCx7GDLIdxQ7WTKOYKBZI+mRksaCl7qMb+ e3VcBuBGYLAFncuVI+7lB+z5l6PLJXcQnvb7qQlfVobxXJZdsDTI0/HAcrxpG7qM3ZBdXvXoQIuL DGUoP/nzOwtWJup1meK1a4MgjB1bh2gFi+nk9lxmmc6EN/SxmCmxdSJqiEmS1HyWHYft05lXBr1w 6qk48RgsMnUnuAI2Z1XOyT+im+OkcPnjNuyuO1kezdWCg32fXiiBfuEISMWPZsNRkIU6+cy92BSx V9aGOy102/AIHfJ6k46sX5mhuaYfCFSE4ceV4mAQRIE2y121uH7EdpfefPIF8WtP6W44GE3VJ19v VFxv6bp00jwkn7ORpAgOi2KqXV7RWbQ1U1PtWt61crY7P2Yf+CRnZHJ12ie1dhKAQTwCsgAlVRrP Jp2fKIlhfo9xt14TFBy03NzTWVvLEHtKxF2KiN/AMtFnx3mXRPuHWEUiJw60Pvm3eryjRvBCiun+ reUf6fPwqYZcPRecIRY+kjmBvQkC9dzEbLgOpLlk7UFt4GoT++EO/b2OS0R7UB722I1lVU3kocR/ 7OGleBrtDTrUI4rFI8FNq21azhbwLpzu3P/Fl8bqrj9PxNX8pXw01JNI7EJDlOSoPmdfy1wM1lG+ ZMSutDCH+NQm2ukXFW5bQAYoMlRwUz9ZkzGrFcPkS/1m6myYrLWIGclxQFGDzhoKEykjnTi0o+jC 1Cy0E487KKoupMgN97MYW8outjojX4gfDx75/s8ch0WcPICozN7Xgp+Np0BnHys/PGr8U5fixJav vHEDWQQByzKijcUqiibH/C31/yr68R6Q7hyZTEZ9IlIu9ni0wkIBcbwSdUcq6S3zsM7cfQs6380c IQE4536i5fsK+u0Prle+Sn4SwQXFiH83Sy5VxOVsWEFArlvyJ69YgUvzH1vPA4GGZwMD2Twslxd2 p1e3qxEz+9pnddyVDov1SmP9T3+NHhGg+iZHvn1cuVJIh0UKbP7q3LkYHmY5dNoOoqHtqOO4XyEN +JK1ocBkVym945DtH5/roL81BYmhvFKKdMUI8tZvBJZzKz/0VTQOkoZDE1PXsNp9pMUmLQXqjOwK UQuRaOSFaE5SSUkNe/Ttywsqs5hh5JTmy0+ZBIn46hXqe1dC5Z2obXT2lQlMtndVp3pE78X6/HYM w5YbcbEQow1pCL3Y+D+OdHSZZL72WZKUZ5h50D5Vnqw5NtVIv3SGB5+7f+8Edp0rxBCHpImXBTNV OaQlLjbZEM4br2ZhgFsM50s2K8RMveKCEEaoK4WRrxFDUTmqs5L7bg9kfjHpAGsxtotajKRyIY1F pxNmjsZnBIm/Gfl6/zvyATJH843mE1PbeGGGi0CpVBYAcsjXf13dpsNoKpCAwmj96XUlXUr1A6ve iEq3z8g35MynX0F25XK80nMAt2i25H7VDVI0FQcYoRb5gFrNKYNg3zoqRSkWaepktXhIUPu6xXmv kNpAduheBAflVpwhOOSMYMuR8bpc2s9JHhy3bZ52fxQIvGv/uvS/f92fRf/hgoMAbT8Lk16Av8zh 1IcxipzHdAX+BLNNIkMfZm/30uFohvgB5ogRQj/iNcvhon6qfS7Ymj6J3Uo6t4oIHpR0eZLVYKF3 ezqMZqnIaHrb2yWJFF1jihQZf114FQCbqchGmvQPE904Tb/jMN1dTxxVl07SZptbtiT1V9mf8fVr ArQk9ahxEfhhyYui8SQtdElhC3KNNtf4tdYOiGvOCEUhxq9j9vD7q2QOJeRIBzC5NE9A9c1/AX4i DF2xT117Sj170TsC5oUgxcl3WGZO7n3TFfea3I5Pa66naCReObk+skG1k23AjlGMBLGF8vIST615 eg74TqF7BswDfH9ulcm6/vnwUWMdQ1FKtFJTi2LNUpNJ/fFOnxWlr+nbWiK63V5ZGwx+YAYuIFVG Ty5iAWoO2ZVnJkvzy+xgn6jEiMsRLM5EarU3jd2QVYqhYPO1WlFResbDot48cs6UO6+VqO8B+kyL 2TRgh1wt0tacPOFB2m+UNu9at3ul7nGsV5Y4mdY9MGlUkexOM76WJbUgma3Rji9Ygl8sZpBrCJpS Smdzzv9B9GSEEEHppKsTsCwNvtv1fCccKo/nIKpTcemPOotYZEVMo/P9ZC8vgyNr7NauB33wE9Lq f00VPe9n8PhGVCVj4xAWPoXDWAIMEuEaYalw1EdEjd+E7YqC+JNXKroRHo7w2sMVSG5NEaagpaDJ XlaB4rq3wua7v6YHeFOOmc0BryPiYL1hIwUtb1B+mHbhBNwBWfQb62bQJkn5JIEdZskUM0G2bAwV 9VBDRnglHyhyA3ykTvgwThTTE8jJBn1nfpbmDo7BUlFpZ3mvMgOfPI06TWCqqmKsSgg4yIfq63r6 XaDTIImX7BeDoKa29aSMF9vs8HtlAZsOMA2aSYoeXyOE0mWZyhPQ+D4SWOzUn8UG5+Nn0pz6MhMQ UMFQtNMB+aTKVbNezXwygVYspY1X+RPP8xU34irGM9s1UO7MLGqtELv7KXK53J+ycBQj/0d8pfC+ Okns5Fb7t8x+6ercyzA+TF3tytMcHfYkS7f9uCrge81vHaOncRDP/iJSzVoVBTCfbNpwvC4tskwn OOVXu4sOGbTfRaw7REg2Z/VAY8++aK/LUTxGg0unWDQXKB80n22kq+h19dXXONysuLQvCjqda02C 1NkNFPvesZ1gzv2YyE/A38obodhA0ypxLFUl7jEVbKgcKxtRW7yodJGepZzXMXl33IzdLOQn2oXK 4VN/sls9ujxkfHGvQX3IWMVOcr4ghgc/H+TV05gX9WMOr3OeSmeX9pJsEKHouOM4WgHgP5F2QOmo +RFN2UBJ5vsmnSDWWR0sqjV91RzzaOb4wehGA+wiNmRIUnA6KzfIUzso8LH392e6SUZAh0TE0GW0 pHRn2Q9TtPqYo1rBDHGpqQ/oQFD+Je5LxK5JlPR+kbc3GujnlYedsGpyQHCV+axtwu52Wl4QNk9o xw8skixJw/nacfZAslcHhzXjSBJYU9hZyZvYS0BTPVRsLwtINko7iGJ6DT2NTN6Bh+1kInO6g9sc EfxJBqlmsbKKX5uSzQW3OjUUFhXAQ0y2p6EEjztF/Eso/KtvwOCOkBa4RCRRraevQn3l6ry1Cvyn P9u30IyMi+EWnTNhIl5B5SZK8P28QjIYEDcjCJ8ItR28wBnwq5vmyG6GFkDPHrFPgvZIUuMqBQdD jm87WDYk2K8b5cnPxSZTTpiqeaevb636Yk+VYjqf3Iyuio4v7hUc3oOtqGOVQ17lL4J+FGWJGsgD n63ov8dybn0KU2K8QvnCx7HnXQFD89bgrisPMIRYrsgj2X06CInYzSabu4bAeWcfv7t8S7Yr8hDf xrw93ONINyZ87rf3pStTW+ujZrcOwwOtps2KQnOEM3ajD4yRhXkeHUc15BuHRVPF+2PkeS+pLby+ DgbJqeLVtdazrVAS12ymufdmVUWPTxTYR0sb2THXR+Oq+wIjd/U+gjIE5KxkCT1ic/DPivpPqdHr HOc0NToAr3nCIFNCr/xApvn1cuD+dSEBVkVEH2aXkrah7dD29bZuQXgBXQtyg9LeMp6hXS31699K 8AP2vD3RQdsgZYSekD84LYi8JtOaawnNBgVhLYwZAKVM+gGI2VUwouqnEWEtSxcjsrb0vO3xyY8R DX0eAacgMg6qNFjYf9nliZm/WWuLhL+uMwwMs0ubfGtaF1G8Q0cmsEjkfqL+hpU9DaF6Rx3FkqpA 81tQs+pyZTM6HWb3YLJxxOGxGO+pKIIJqAhVa4BgI9+bF6LAF3OQi1MD6GzJvv8kDxfyfQE77MKo flC5B4H1cv7LV8IX4d25hgWh6/CVuzCORfi5Z+57Z2Low8Uk0j/eC2XHVK2dsGgIikBYeRYPmJyO 2pI/xubPwTHW7M8n5Hq/ESF3Oe+QYlgddeRXyhSpuIJIQg3lJNWSSqXTJ5Zrne3biOI2jDPyhcaG ewt1AGq9kHpLbQAcTvoZCxtrI6PQX3UuBdztVnPCBraaZAR0fZgh06UYgQkAgSdCnYUmQS2PVXPJ YLzjE7AM68Z55lgv5mqjkm1lP68EaXGRYK01JAHE9qTyqcPyNxzy2QNOdTELtdt3QAPsf3PQqCV5 CdmK925IYNedmAHltlftWNJ+qlHdEFBA2FpdZzDHehxbssZyI6OfiTJjc/4XyiuvMYlA3SXtC7Ts KjpDENBQTlHQwLzmB8Wcs0IKR3FYJxNlc6Wxi/XJN1z+0XzsWkiG2CC2z/f6PHnuAIzZLS7q3Ohh cICMe8TX0fdU3n8ZVctEtQ7U1GKZnhpyeypK99gwMuASvBObLSIZiRI7OidcRzyw84+pXMpWeBN0 vR2lahdx8iTliJPvDMsbW74QlxoO8/4UZTxeMvCnyCh3OS0+DS6glbxcpE/XzXt5EFrsq349hTHE 4HeqOPcFK+y+/goA3lq6VnvAq6xLs1N1hxNnlTazPfXNWt03YPthZBzShFT8y6rfhx3uZ0hf91sl tcyOXqqwL+mtW2H1Dk8f+3YrAyMR6q+O1pkdt2QnhcFaXkWIuN/i+zJqqScMn25sTPTBNS0Dtlst /rIa5nu4HBdaTN/kKTqCbW+08MB47GI8OAoEzLOM7oth9TJTz4n7oV0jTL3ocn78z0bYppQTc8fc 9xG5jIrI9rUX6vyiZjDNLpExHFg5ffo1GKeEFGden3A5CCIwkjjXzekonCNt1UTWWb9iQ6tE5yRm Nx2j3+A/aLcZauDxpVcA+6OH2RuF+p8rb8l3kUEF7Na9mjn0Bp/WFKeLasQv3XX+uH9Z04w5fnNY PJFGrm2Upp5H3CleJLhfgTdkheEfgsTrLFQlm1cL+w7OTNkiY3bU8Ibc5UNu+ERZCQ+aBbWREKzf Jop/N75SpOHV4MtoxATZBzs/yvA+3Te74rkTb8zWnnWgmaMg6nTyUXUGbBvsmda2Wg36aoUR/pOU GB0xdBPTeddaT6rOqyaEWqUzMHwaPi7I7EPNF9eBcMAB7tOe5WCMzCQWfFmLb9/rQg+j9XvFvmgK DCn2tHNraD4mp3IXcmY5C9DIJCYCd/dPfWdo9weg9F4lvHtv7tRs6niRJXZhrqmzunHHDaqD6/E6 Ct5oyFg9tMfB8nO+npvL9cqsi+qr29ESRaXPT95ClrogJ4sPHWen2ugr8Mho6VJCRHYmU1yPKnNN kU0NBXu1uNtybgTqXrKaJURKK0ngIeldH/LrNiraXwbL876hZVMGNm59HCqGDKtPHknDNwx/hlnY aWQ4QWCLaI68VM6k8/Vg62ZguXThX6wkyai63ouZlCnRPj0QzpiSmSDBvp2SHbY8tB/OVppBgJUj Fy0MYcCzTVk25ml19UT0P2eTpSXfe+BUZntcnFJISz6tEY6wwVngyI1n/OT72MfCnAIMGP7/5Hlk C5oWhaqjZ2JHBaOSn7A1uIX68zWkfrHJI2N1fBu7u6LkW46ctqo54QfDkgpFAZ4JwwDi9vohV55s BvQ0tR866ZX7JRBXUnlrPhaeTPfaSiCLdhJixhiXzRUFdovjhXQYCxBNK58x0EiZhO2U4pCh1mob AwE/vB9phLRcIxzNeJwFfcvQWXJiYwa8spxQGQyb21A8o/np/j8dM+lF55NjHqBY/kgef/Auk8xU rJFeoZlc38kNYPqR/fwdiUM0MAU+cbhKemD29sfx3yaq3r+Z0SpTb7Tnzp0OYpIZzgChydAcjvC1 ADybOkm7Y9/16+S6lcQ0Dj58C7APNkD0uFYvPb/brVgirqpAnaOyRyub6pXFvRNt3A1Lkujyv5fk qn3UDlaC8paWpw2V8QH0yh6GDzrcQwnOwUIEiVJxU/uFtNb73HFv0FGaJJdb5i2Z967FsxgPetjh luaz9hq+kUPgA8L4ZswS1vGLwJb4WLHa/gxDeuAIMmdspPb/bg12Zob11vejeDpOhVWuQ4wQjsQK kDWIXPsMfHSUAailWPrx1ctHJvsDAVNVZbJ49OQOCZXgmhZKf2Xu3bYatdrC3q3XxxApLTe6refN hEC4TlYxPQsxaskI1/oIg6WEScTqZJIDM5kLt0nuGd2sa3xC/+ZxXUPkh9KdZsSvD2s0ZIDthwB4 /2uPdnk1cYGv8S2KL/RqPdUbh1/86E13bpUdGRP3MME4VDFcczjyXGe9Sv/u50yQKNtgozbzJZLB VK9FY9Jywl2njGU2GeXz/ru1UHfQIC146BssqDAeOlAm/yr7UGQH78WtRzuCcqjtiOozGVIm86ID l0O77wgXVEMVL9WA/o/nmewYqYeS8l0lrJ+fG7ERdJlvz5SzyZ48p2iIhYVyQ4HByCvrdwEhDHbc lyW2RlaOWeyYRGCeJXlO2OGx45TBmVkOryXxdhARtWwRb22eLHbVs2eZOsEaopMvpk6EExBxfBQ8 O1OYzo7LZdSKdpXzVT1ztj+HNNdj2StnnVC4wvWD0Bk6qOZrNRfIckeWeClUA7KXO7wqyF/Bw1Dz Eue71T0/kGv71QdImMMnqOwrNqYroszmTxU9DqlBGbuizvElU5j0RyugmJoAXyb0iGHffGj+PCE6 MjD8bqBPxxle8GH1FUiyl9rLPdka9cp39DJYV/kKK3lPrIhTEyWNVi1WOGZPB0cdYaPdQzszBQam KDvinOg3HthCSZYLEqFDLeAlDkFNRW3hEVQAfRrvv8+KOdhvouBtkZ9U0cVIwK0esLB8wPu1R/an owfvCfZViZIswADyWZxSPncLzwVH6Wd16DZpgUlLUCbsDgYqTB/m3jJMjlJfQFZ62++mshVs3yt4 py05lJ0w627/lxPqd9xSa6UurgcGsh8yhbbC9/rLPLtf2jBocknMV60um1S3kDNGAJV/1vO9RRhs EjiiaLlrI+bfvrfOjBUh1DtbwBVZygb2nhUxIfUFj7RMpoHwIgkgpFMqfeuydBiyPhfhT6P5FVtQ eGvc5f9Ybw97Z1qBCLa0a3qehP3gzsmsQ/OWLg1+tUsPw2Nr363P2oCnEvioNxdiVoJzP2NdKaVg mzbKWrfFLuX9BU6028+GbXPAFEoHcE+Rj+LPCbSIXpDzDkQCCd0MN5prEeXWxwyTi/Efiq6INw/K 2t216ejMkTDaQ1JDfvOsYezHHHxoZ343Y6usxsQywplDy8/X/wxxcqrqaVBSFIe5yaRRE3KEqhjh +HBGapH0Iev51weIoWdhB03FoLrNHyKVHw7VxLXFeDilCHvQj2bvPGJNspvJZGm3AYRv0q14eTgO cXYbSW8jiJLJTXzP/9tjkMBU0BKqQB6H5vkfkmJFTlcazFvU1U2CbZuHo/tzvQFtOCZF9Zb5abPL aTQTo2O5/d8Vd8vj9oksrBmhE4Vydt4Y8nu9LWY+RsoB9v5Q243Nh91EvvsUmiWtQgN+Pq+1RnKl Njt5fhxiR6LvyW10m35y9lnSYAiS0UL6vjE6wfWt71XFmbUBhwMn8dzVhtkPRU8wsXw2kcM04T50 XX86SqaTgLXzol61j3EuijeMYUyn1EiBBtjvVcvA/Ks3trSpwURkm/rOYlJb9W2VXhr9CFIFrpd3 pd2ygKlIcpPAm+v4QWll1tmtilr6iRZyhCb5JRY+r2SdNh/rw8+5AVX2J9aBTAAiK7iOb8m/9VTt N75oIY9A2wQP1BXI2k3srD+iPDmaE+2ImHmzfS4cl7EEwOrzurO33btA8aYRkAmLLeADt48pTsVm ycrAX6Wnt4O6wO8ZT6u3f18S9W13ofH0F+SLSQVuHq3UalOAuSOVZxMInhHoq3fFwopKeBT1bUls Eo+GCRgHY+i00BDSNaJqKtsEpfm9uY4raSCZR/aZ81MOvRWsDHm+VjwlboKL7d1Ef6cdITdblIzl Iuk/Xc+XcsT9OyfhHnQMMQoA6sDaq/ulYPom7ofRc1TIhjeM1KteQqpxiGln2jAXxYOQA0WardN8 uPtpSbxirzAmeodCn7jjJLx+l+Hni8dwOhxXXTXfAFveg7p2Qp42R81ecy8yIL1Y8j2FksZAeJeF b8xZrNKCOET3EWScfw6SXCqqVCeC1TYnTjNSqEu6PJXrCSJSRE/hRefWij+A1sQBtGSCKYEox9HD sw6lDhE9fV0hy5hBxVaA5l+cCebq686dcd6hALOIvLGOuKInQ+H6Dl6D+KrSdZ/66dRsQa3/EI4x 6r8sS2OYM8/JtfkMimxAheQIpUHvI3+FejAn5bY71vvk4ELggzlip1nxvDLAKCP6HRW4GHaH4HrQ nu94TlWeUcsngtBneYBEwenT0M1nkx3P7H+33VA+UgmRMv2N/OVybOsbui2H/iEm+NBHh965JlNi 1apxUekQxqpsEW0W520zOutzctx4GmjjS5Jd9eMS01qPvEmQhybJbS8P3iWq2GrSTDmKHVqFIQ8O 4N2SH1bWC1bt+ribPEaAf4KDrvtNmNBixtW1nhtlXPtdYCNNEho1z+rzu5SnZ8YwCqaMmjIc75Qz nLa2ep37Nxu1Bm7+ooJ9M6aQY9KAgD/CF3MEYLIRaCC73dUOkRSJoBW9X1oaJV4mWruHKK705twm 4b6dxht3kAimXWqmfye/kPh8PbH7+dtOqmL/pss+B23/di1+FE5mpyqGcOFCg4HZKJjKNAd62Xlt OLrxGcf4nkxtmIq6qiflizfREqYFN+YrReKriGOQ5AZO9/rKS22qL566jxTBNnVQFFdxUueV2CXN SI3kVeJrM6fkXEiEwx+rtNMWzW+TMoXzw/LwtiPqCnSnHyFGl8jHNAB21oxlSJ8fYzM1Fd9/g6b+ SnGF84RigtPdR07CkKJ9LVzWe3kyOnqH8sXp74MpMgeP//4sQ9PeqruR2h1I+U/BztdVWgOdLDC6 +trMgqv8YkbAhat+wtZDoPvPBfvUxZHy7Lp5HYRL1JKs8/e8JMyCYFNK0lY6WViUhbjZcOfzO5uo kIMw7zdA+lGYPEP9LicbmRdWZBupw12IzZbMzddwtgV6zZQ5FuCIshp8oI2QtCugv0ZdV61nDOco EHfCMHsKHat6L8GuB/v1EfPd72gwqiwNMXXsWNOxoxQ3rbyJwRm9C+KVqzLDSYYEbxFV3OCDSSyY u2TmFNeVaFXR+hYAsETMnqpjV4s8JNKYzTifyNahfX8ADlnKCYyzfnN4xlK8+GEZMDMr77GBmU62 6sJR6XgyGOlaFkt9xPzdJy0eJMv+9Q4NxNnzpq7Lg88j3FsR0wg+N50br5iMHozlvfO/yieK3x9X PeYjd8Jzi5cmD5h2SZLBuCwW1FjnrcSolPfNngTJXHP1xTcwGfkba8VD3DAz3t7NhF1t25ZgsrP8 EugtoO7cV9KDVVsbXaffKiRMd3yYmhSuClHrm24h9y0AfAm+RsXmW577Rh7Xn97rnBkiFogp3UJI m2zmXLQftcVbY0uogiPHy9+uBTPCmp4hAyuW5QDpE2sNhGUeYHGu0D54ibvjMvg6uC2chlEeoUJu 571aBGILmRmpleZcgfwkU7Ow2ZUeG0F5XRGiSnIZtHimx+75hR3MWSrRiTdcZF1Q2yw0X7Ypue7C wl9muqjFKH99AxpOXSMqrvbQ22pklV42cYTSlYh3QvoCN8hFFPsKCEdCUZWxrXIC+c9Zd7P2RHxX xOmaoJtrGfSYILvD8HjS9F6UWEI7kQrguVzJ7S5cr2MNuwTd+SHYFw+5aVf/rln49uE18VWSTCxF n6Y/nwEiCt12DcLYZkxw5gQP1OUP5pUKCOoz4MUuklhs80f4VkpDNrwQv1oFvV/k/GBc3/XmRtG7 qJoFiVoJ0vMBUvuRkwGjcPH+nSyu9vax2Ztm+90hsVHX/Gq8mu5BXV/jNGge37KWYsv4GQHOkvRJ tMM1Vp3UIPy1x+2kZBOfXvfnLxrGR8NvcRKgc1rO5HlBIzDB4CvtPnuH+tUTZQ9F3VAAxl0FW4c+ dsqVubPzd85eZagceswU3znU2UlbatQZM9a1elx7hLx0ZQzI37pOQLejWWpV5gDvIAfr0Q//y7Ig 4DhsPA9D6oyCYDbkjZz0mEmKdt4rleHJiYOrAYYblk5jOJNtv1/2YYyPTY3ubPs1x4o7Gl3+Siq7 tIibhgn6/Su01BB7AYntbXeDNygFu2Fy4+sCqelvf4dBMo/ObQrpZ/Dd61geQQqVcVFj6a+YJXFj 0ZQVxeqkfZYwX1sm4qOV6u8iE+w7nketkUFDoFpn1RWmro0aKWlVuErI4wliyOhHVOV3RFjEad9U QJd25sA90Sna6yFrsn5ZEn1/wXY0SCs1N3FcNZFDRJld72b8MZiygiRQMxBDKNSkHp+jZymtGeaz wv43VuL+wMnC5AspxdAfyVxQkAlZo58CKZSBrxgH+CWJEb4nSow9eChDdDLh1QFyZ/fI3WtzpHX9 9Jnm+J1OOhc9cBtTWhMx7sYCH97lFOQnAZvbkqY9Kqqp2WiAOurpOfenjKccM/ZCs+TcSkCLL8q4 nPdix+ZGsjrQhchLOOtUtXKGEl6l9KHzcB/vIr82V9Ag3AkT8b1Zc6QKQBgE+VARieUkjobn3aes GrXFb6kwZ2Y9QJGvTqAYtWR/3jwE5Q+bnovXS3yUM6TjB1toY32spnCC+omiIJHRdZd84QH0wWC7 FBkhlsKyg1gEMjwWHIjf/GSvnl3m93YSPsYkwI/ehgREgIiw3Tvuf568QyHbJbvzpW3cIC38wsIt 03iR3rUbB4KowhcMCKAtFxkarEey7RjjZ1rHO6M//LNNdtYrYGD9YZ+RtNQftYSekWbp1TjXWQIs W0KK8t4TeORNx/14cHSkgi8KFznuKpt1L/4AxWyO4YFgLV/kQmeDPvsYDNwvZS8k4GElyw5roPSf 1VtJCN4QN69Tz4UZ6g5bkqFbGODFIRtiqucx42KcSsUJli4vWVuB7hODs+Tj0ZLrncb8/UIGZOox KrYfr7MMAZnnrLrpEODLJx/7M46hpujQDuQd4tWZXXt4LOHsw+2Hw7dL7vZbOO2JGC8J/aXQfwVC bpHlzk3lq07S/qY6kVxbNCEy1j+6DkNGXaAqXAUGBLXkFmOCR8MPxZcL+1d1bWi6OwMP76tV2SSF 1UuP/AbRRq0brtdeeZb2wY6NzKRwbTH1Yv7efh/vtziDF2z/eyRTNHIy87jPyOLUoHZ10Ro5+TaO eLMAX++UFHhUBRME+UonckSlR1XHHeTBWsgupIN9nqgOeuWwJU6A8Q4DA7YDSYAHRK025HXTkr9d wi2HTjJS+QyMwSsLmk3VwJJAmDuLzbnnQGP1OCNso6hk09x9YV3HbNT3ec+Rbk7IPBn625Ng2Cfx rgESuYqLgE6tIFVB2SlC9vhuhGhgKh0XMF77vrmZLENpG6MRiGDXfgQ4JeX9OqXoiSTTsbzdW0pQ dl/osxPMbUUew1HqPVb5fwQHlghwZ6p/xfpJIR+AnOlhI6/6T8RcvMkeqGtl035IzQ08jSQ4oPTJ d2mqNVnjGetB7KIepS8rhRi7zYPFgK4PgPRxUh1FJUjW02y+flp0zcBWS+um7BrfqxwGQG3FH95P kYOhPnmIvxOFeQ3tXCL1h3uj7g7JNDR5ppkQWUbpoY0gbk3J8IjMDizq3bv0KthTMaDkZj4K2wgU yXkrwYQuHdq2TOoduNB1O2yNxALK+ZHvWTvBxnXIqt4iGD3sA/kFMP8iMYbBzL+0eKox+2UeD08J NEJx+g84crv0MDheDYlOJ30xDZbPTiHWL3dpD2O7o8IeDehYY4T9f0SEVN45qJQFKCH+wB41Z6l8 x6Qz8Cg8XAmnCVLh5l3ak07pNiO7hfMqqaieztGhyxKbjaspUXTsdHUpyFmBVpz1QhcQWAZOXIpt O1VSuBhFtpnHrdVZ7S927lUxfOG+ZyysyoPrgFMJBB6WmBuK5kmq0RDMcpYzRf6OPyHtNjfnmhKh shfUoYssScL+tamgZhWj194/5BXbN2fZ+eqMvcT37McDr30AX7mgLnPn2QUSnrMrKx5qeTVlVVo+ 6gofDKU9wr8L6BWyenh69idubJez7YA3c7HPFGcJSfbujZ5PTvkAbnGXvW+2N6r7zTv7rrmx6+iQ z02JVqolMC7ZMItoVEMaDvNNOrinXCfC0h802IkPLkzam4B8tTwddZBzsk9Rx4+cPHwuKTQghGpU wmqswAxfW1P/sn9fwolgXPQfe0f/ZdP4ol5ypRSwPHA6B9HFSJUVbSu4Y7nbWBu+qOMVs1rEnG0p q9g2c4m7mch0pKIyJdMAL7O9ZB1YL1rs5CkygBa0oqw5NuJi82pHAGHVN2wje+CFwldgaC7sxARm F4/h5W9deXA5MN+lt/1nRd+CRfjaWgIOTWrpRvpIlt9Xdl3SloLMXf8Unqk7gB9Dx5XhgBkYHz9H QbnvWIDflTQ2n+1XP2xBoxcoqUmTUams3K9Op/FV+/UThsDVJjdNpKrP5FQHrPsqSGPkHFFKSlb6 iP+quLSEDfWXXM4lMNK6HOPaJ7Qd3SrO82c/dAtYbZ4k5ffoX0O7ELfKZu8AwY9ozIbxC8Kfn/C5 tVfzNzchouw8m13G5/2ioZfWmiu1kB9la5bXxy6rxfnoxS3GWjwdFU2UWS1bCA2LQxLTQpz0a1bY IDeve6jUyolIOiR74eBsI0ihk2sQAAqYxxWSCN5NtZoGZ5YSOkqozXWBo/lD82L4KVosDuZpNn0s b1O7Oys0HvLyGzMvI5F3+KzSLhxQIEIp5QXPHgIRoAb9qSA3wGMc0DYEb6WrCxa6qB8kCnBnPXVN u6XBrKZ/H6bpLs68hQRfGKChmc1ah6Yq4KUVRlv34BLIAIZ9nllo35Yl/xGtx17QQakjXekT2pG3 X4xlr33Wox6133N54+y3tiBSoPPt1XYLX44KjmOj5A3ke9tfWnPLm1RxhOzYRRHF9v7z+GPaTM7F Fg1u5Q9h4NVpSbSpvLrIFP/JIQTvJ/U/JEnb11z8g0pBZ82CKUPOquPjg3sMl/rQ3oGT3Q819cch Y7t9cSB9GVmgnho7n5B/KfDjPqSsBXdw4rwnKMgX8QPDcKFd5fzmkh1S9B9U1Az+AuOeNyhAoeDB jXJ94U1d8i9DYSNmXhj/S7CCqPdPTx0soDkNs76h8dcnCXvtwXEXyejlOiDEiITQX72N/Dr70X+d 3LgRCE6DawP0TnYGEUOBP0K3fdkz+Sbk25Kc/h8HkB8OQAqhu1vnMpq6zueN+p8J1BsbvONDZxI2 OBMgVTT+Arz1aZcjFM9nwJaFOIx4qFnC+sfoopZ9tE/EysoZ74rFSXAm/rGISgcIddqhyPqYglpp xc85wSh6M1OwfRSlhVwH1CJWIcEz36AwvQN54hrVrE0xGKLUKfxxnAdhh2SH0k8RRyf1N3qVW5je StZA7GYeTnH8DoJkb218FXFyQ5la/zmlCwz+bUCphEsMoDWE853b1/5imt0lj2kKfpeirtLU9M8W flhdU+kwLm6sMupXOytbxme5FblnTuXxlNBpE2ov6ldVORNf5w6xuY0IrZfwoB50PhYtNC7KrEB+ 0kOw/ptLl30jBzElGliBcDmSjct5aUTbiyac6T/QwSUOSzzO5Mk3vgKUnnvKgljo6tihnHp/vdvR hjTUst2+1fizKkM1v5p65sh4RGFKEqCjJfg9po0ZekBEf1gpxpS+tuszuqq2KiMFyzeLgVbeQHT1 M1D9bExnODyG/Q/NhxLbSsOkmMwS7tYyDygGK3+r9++tNBXwnZ3eAFrz+yqvhYAhRoc6ZZJY2+ad MBfWGsF8vdjvQaAem97y97IOlQTzGh/k5m3+o2jHm3Y2oeO/4Rj1egFDFfOoYBmvSsLqBSIlfBpR KY8mJlVXL0IpgCgsf+40B2hrnIIMaWinqPhAULG80Ohh8+MdY2L2oD/4Sli8368GJyKwyqkoCFu2 4vBdN1BSJCzbMiidS1dviEuWS9yktkI4d2QiH5EyfU7plgOcpaAnxmx4ql/xXmnMIeYPWBDmlEqY GnTbCLYIM0xhKVhVmInA7EeTAawvfod4NKQ7gP8Y8CMKX0ogv9NQkXRp1ArwqmKYmjnCxNQaW79p 0FXHs42GHfn1ug3q8iPo/fi8d/54HKYQNOc2RllrlshN2yIve26rzKmFC4mcVLl1kYMkzrUqNKW8 +bRDCCTFRxwYRW5tSPCYuG7DIWv1CkUEcSlIh7FVLa7GzD/iOQh3ZZCWqmyXeBuMdapG/AH9+nwu n0h+qSoWJaVuiVX7d1BQeaCkVcmkRjohGNply0plVp8HfHZmw7sC1i0lBUl6QLI+fxT3VIGjkNRM MgQVv0nMmIaX3ITDxYN0NW3rBiIVwO5mvk5jp1//2yQSXZXZ5dIZeIBymgwFoD8go2RxemF9wsse z2odUNP1p95MAXvJ2yVEHSqhDfNtBlLwwLqb1D7MStKf60AvR6QfkBh/hCLkr3xfP+RlYWxLEoVQ qr5RRNRhScEeWkWswUcf4WbHo8oD+I4W/8vwxm0L73tpSovof5VpfYDD7xWye3oDSh0aEBrDYj9p HiR2DghljFkaLnamnDN3oh6U3mnIeVpiYLS1/fwSgNEwlclhYMBr+4kOOmHBaAFGxZIBft67ubVm ntMi5T3cMhC3F0Jy8dqAZb0sv9lS56uZnKrEXx5g4HJTdEJLRkFNQEvtxhtSXjo6VIYKVjVzT07U +dnErc1a2/jEZAEOD0+6Lm9OaJKx8qKWm/2oxFGDekOMbCQ8WK9h4btaLnhVqmil+bwJyttiJL/m xTvLCVJysCqL1/4xeaegaWD1yMtHZkGab8q1g/P4y5WQyaI2Q1qSQ+QUcRGy5Vrp+0ASpUoSVc+4 1rgMI1pE+h4lSPUXjI80h1a8z9hwIywm8Wh1yS25QhuIXq10oYbb2IWWDvg5hCVcaMv0eCP/R/wa E/7O50WvKSXOuqp29x5oJxeBlQiedX0915SYhewZjdHcOLsr9FzYpa6cn+GP71jgHNuobhtKe0wi Y5zu6hYP+6WgE1VYtsOrj81w1Pd9xk/2ROI0gZzPE6jpmxGweiLaYRk1lCyd3oZSD/Ee8OGfQqtO IYx386tb3ACF6u3oHClQ7kWrj2Ruw3Nah3Zu2+erG+HPaWUiZQnVVuDvt/G8kmhlwX9gm4jfIViX Q6QTHmKwlo+Rpb1uFG21l/8s8rXmqCYSSxP4URBi/fW9BnPRcLoq9w47x8iwG3gU5fzaS7R6F2Ac Ks3f63P33BboRLKwvBLkRWLDizVoDVlbYvg8sU2KcQpQp8KEv685sZ8svQI2Gy+G8R+WxgsxzFzy Gn6w95CXv9jt5vRJ8ZjYiqECKk6IC6RhnwiDyLPpBcwDnbl05XHYu4HklsREU3gW0U8RYVIXIFdp daUMw5xDoD2JjyJWMVW8UzDtmjRxE1whP7+DhBhLdUY3GrGHta+GiiN6nqXYajDUg0XMEafibP6o wxWTfHWlk9QXEiP8R+uqnwi8wqPOIDonBZ5g9cwVW2pF9BScIs47VFnnUygirWOOrenqSyvtasQA vRYWc4GGYwzYd30M6ORXyV2JmuUghmjVt0qe9hDE7tbOoYq3Gwzn0p5BoLn7mUPt/weMnQ65InqW 07t4H7ksritX084m70CcQT0tjGdd3TIv47jIOmq9ue5KPk1Q50WCXcFWeCkp+TL6/DAtGeqqrLq5 uEYIa1pg3RkdYr99R1haoOO7TvBZjlBMBuOtU4XBrdQ+umRMZ9z0GURSDnUA2Ybca9LulI6ihsXl pBySgxYGRZJoUY6B1wTIrDGyECPVOQbIbd/5duhZuTMS10Mmh4Iw3zfGPf/xBnKlwFzJLKtl59sW gxsoBfkbNeTh4rjFeNZuRC01OzwF77zUuItYMM+uaEsIAfgK68j2mccU7qpWafUaNI0lbCtY2iki y3XHIR7+DWjWseNCfgFv5Ovow0BYWPhVfYUhDutJgmE3ae9sZryVIojlmGCy71kT8l2RRbZbu0+G 9LIXfO5eIWcXyz5XjBGWbTWeQjYU+KEECkhkPkyWNKmeNihrLuJvf9aFNUunGzKnTFDQ2DsNlEV8 1Uqm0/I4YX5eIMuk9bAgXy9pKxNuxgl4mAfrgZPsNrR4aoUqthcSM1RgUh8gubbxZRlr2S8xTZzh 0a/AZrDwqi+r/q2CWo40O8WEoWCQDe31vm52xv31QBkJTPn5zNwJBqHe9V7R5tcWpWq6UYnJMlkK 9m+P3Jlj1e9iJMXRQPha2N58Qbd7FucYz1/KlB4SSteBKd6Bx2HbODI9ntIxipbabwBKWwtJ/frV uDDqGXjer50nLXS3MqlJfMPns6E9mJ+bH4KZhlejJbpirwRPuq17FZeoij/IZX8KYzgmf0ZqnHop GYYFpTNzqW5dqHUpU3JstxCaBzfsGKKYFFgK4U42B0Me1etWwvMd2ByJEDw/n2raiGaedOZRnAUr SMqIbU7yYYWX8mEPpF/V7SQMA/NlBEjBZzOhe2fwU73afuXzvM9xVkBcWay6mD45D6WaRWlCQ+MX CvhdAQjPLTmISu0FQOEnkaZrldSBtHrgB1ygVTuQ18b5uzfG89I8pg/0l8z/iw7++6uwNfpy6VC3 o7zJgGWLbout/AVExexZeYNegqbLgf9iWzUg16fvVpPdBK407Tt5ozA4ZLXbRxZYR3C3AcuRQ3cK zdhY6/G4CR6ANz/cjeIvf5xfu1W4HDT1NixZddE4+w7TJGsSH5SsYrfPLlRBtZD1QwiwRXRGpSCT mGpde7mgx+4NxfZOiOoYo/zZ1rLSlGkUcx4YiAt0ksdGeGhP/D4/x9p14dHdcyO3Qh4lDTbTmSAD NIfaMaqVDG7MBUSjwnX3kehuzn9FJXY90yuLyfTbwhuZYgAePZJYEUH7W7edEfdNH32wW4VE4Y8Z gNEWEtzvIw0UfC7B5YhnHDR9D3w34j+Lr65va9YYK7heKxeayKUNxEjfvXII1/sO4aQOExwa6T0I NbPBrBGCogCcmA1GeUuMF4Qfhb6OKRR0uILtun4OmEcEstJSa5GoE5Iy/37sBOYRfOuX6z8Zxscp unYerruB5loLk8LVn6mIe9eRYW/WG/zzK07e6tgUJUOz189A3cANCeKVRNAMvfDGBdf7cjzYxg4Q A1btTx+/F+h9LpZhwE14pdfU6kH3PNeRVsoicct0vSDIS7PMhOiaX4N+2cBt0pRm/ygqBgCAUx4X IRQ19iFwiifH7ZFIFAq779ihJVWgTAapyRq96tS9cHEhoIy3/Ke9wLSt2CTqLFUEUksL/mGSYfgK unvdEFgZmwGioOCpzA6XOcaBw5/dShKZhb++zw/ZMfzHZSeEe4lraH3hfgqIJA2mYUMEfq3SJPuF JftYqyw+4tqj3BNzdtfapT/+qFuu6UzXnBzGMrMbcR9BffwkituSQsVKaiI/jQH/bh/WODWY2iqZ hNVbecta4vc8LS2JQiQ6dGk6J7KdF75ZIdONzfZsnNK0S94Jfyfd28zicJPvrGbMmUeCi+J46mHm 5dyCYyW7+QGRZLt40NcCE84zG5o91UhZAeGrG5shWI+rmoC2AiFErjsmH+dxJSiabBZn7woutuRh u2n8Z/VD4rrxDRJx9Wg9biJlsmTztNIRdwQBwvqhCVf14hXuAuGq8JliY4YK16Npr5cTFaY2//Ex +ceYjWFqf3JWmf6/FdeIbY4As87yvRdfblllBidSukYiE8Hf26HO9hREATuwPLdLq14vEYmSbEc0 511bxD5toARkioWduG55zaXkZFKRCwZidC5wi/A6y7AO0nmLrSfR3I+b1fOAqd1fOqzKL6KNmiAp EF6+pgx252/GJsXyzFg+Vr36t+0ZT6L53adrzt0HFUO+oC0d4NI6Aa+FsvtE2NqqMlpg3oUeuVFA xxC20A97RDGd50gXcYtcpvraL8P1+LjlVzk6poGHfnMvtsmJOduUmgXT9pRpE6WQv2er8wL/4aGE YEqfRn/pCCDEFrHNULIfo2qzc/rxS/QCEE6BlwleypwdnU+lscXqHAQjrqSQBaVQH5+rUO9KxEd2 OMObV8gGzag1Qu3qjx20GfQ9uHByVu6N0tEM5navsPydAuVwOOkWSh018OFJtHSeA4tdzLOxHgRa Pd91sULNcwMQw+xcLimHRQpEKzEhYlh4NHGZ5LAlFz7+vvlcsAr8v2Xbp4rX3BNYuYxS3OtgzDba BQBhHZR6aFY8nFMHfg2OBrS+jEJE+9H75ACWGXmM4N97PJGmG1b//TemV79OJfMFAy1RoR14nE+K Ul8JdASPsxhTAWC7+zZv2+RtlsYE0kPdf+cxv/QC73t4zok6IzTu9omFAXgbbhgDAGbo0RbtJHmo jXw16E192rU4JNCgnvcoQzPT3G136h4/B28YkWJ5jW7O6el4jWmnvh5dx3fgt6MLUUA9hoe0kdlA 0QwVI+xtmW5O7An/jW/uqfyub5xhRzhGPA4M+RNaVMgSdG46NuoZ34uI+TCvHUiRR9OzQkKJsluL VxMWLgba0SPQHOG6IfzT0An10jB3jliJRjD+rbX4VyPgn+AsuK6K4Hg+5cDXnw6lcNvfyoFHIPga SIQRkvLkmQsm7KeevN9Nwsx2tc1YaQ18cGHUSo0iLZ5qdD8JJDq0i/jddWdaE/IisKeNqhOio8i4 SCujKMwZaCZZPmtkdsQItFqRPGTnxLuc3ubSb8T8wyggOzkH/KhM35prEbckkdYBd+5SfzG4N16s pbz47VTiPriax1kuiPQWZODYBrKHFJHTNIYTDgNAURPdEDdtFqyCa69oZ7isA1eOqS6tp/wdAmwV iv5MnyZoiQv1JQJuiaA5ffo/mGqu7xcpzuSYIhcU+3xOdv5km8Iya7P3o2gO2+YqMPz8q0vHHVXc bwrgq4magqeUnQ9Kwosvms3xH4bNpRsc5DCqRA5LBMCaTwuPGTW6Xq4cnpDRZvMmU40n79bkXBD5 RA+3hbz2qwFSEt/NKnndjrO7wzArIacgKfUVQGOZ+8qFB2pGKUQim/qLgoJaPmiwuLjtHyYsgDue Xv2e3jtL8MXa7TE4G6opKCONh8WBII5Tp0GD9VCxKNxicDZcrtBLwB9KU9rMIrWAvj8kiXg+hscG ujDKG+j/Y8o5mXCp7izB2kZxQ9B9qLKPsV5kxCEHNmHpmw89yaoaTqUUVjlBdaGlo93VHVC3bRGA CyZFbtR2/DqHJf8s3OKr7+ksfi0ogvAPGrAHtzpqCHe4DktzZRKPe46QBZrlgFNDM5ZfhRQAgf49 GCi2zA9+efIrxLXFLegFw1662HNt9088lEKL+x/n6F5mKLSEWvmJNX50NmwWdI9VTSyWuOBPUNVU aWV1lFFWD4JreJdO6IrHxLvjltQllGV+PAaf8XIvln8SR+0BHg1VuMlf4hEv4d46ts5Mq/c7thT9 uy4tgh9ZJmdBnyc68Mn2uAaMulo8nIzi3TJQDHYOpTh9dbPFN97us18P/+8dw+9Gpkdo6kpju9EV DM37Mkj8Q65urLN1bXLemVaTxB1M7dRG9Ql/mN25rqCZSzCYOy1/76ylwSdhkfRa+E4jXhJkkgNk uz7pEfWZdrawoN0uLFQwQmstO6oJuBdHx7auJ3H/CRHyOGyPqHny3ySbPvi426KXMrQAVu0vPI0A iIi8c40dI44cOdTw666ecjxB/gauXv4vnX6Ki9eOuXNv/X8tSzi7rxTTWJj6kw1BDRLeFhX7bFq7 f/vLwzL70mS5gAT+2KWwc+nOUADD84N3caGBxkzgO9ymcgFsopHG0xsQzmEHfTMh5IC4spaT2bjs kll0jA7PF4ZZKSVT0Aely7QPsBRsqb3VbltSM7Y+lUtA92OyodnZjZKDHglSjQ7C85GVnOqzgEcd NvxxTwzDuU2zQInSXcrxpu098Yp3qiVWu2CquOoTWFFFTkRjbHOsaRENNDEDh+rGixrF2M9xEy5D G8Mhbnhl3RDLhNUV+dDlfSzL53N3nT1DBZr3NCmg/tDyfOBtzmRG/4NZNTbOiqHt+qwbFtipGFL0 DLqiV9U0vSxQTwvKZ/CcHBApPChdmp4twiNKglB6rJdl2+0xTJhvJDQioR0EefkXOKs4cxTTN0/8 efqRXhwocvphtPa1PZvYsdYct3HbfREUtDkt9/sifmSVVapfHkmbTDt7JFz5TZcPdzwYZ6GVIHGj 003EsKgjswwDm4jbq2QVR0isjTJ5nsP5ZqzdN2c0EBOpnanPbFzb3SwyEzc6zEbc1bSpdQHznr22 ukIgBDaTB4woXsUaJ1w2KgVDBcoDKxmr/ySSMuWXak8yRPQSheuBMhPkCgBLbALNgQ1jlyH5SksQ wP0r46LZwInKFq1UO5EzUX+th5j/Xdyw7LIetjFILx5uU913ZixJCbSiLUdv4kO8adSG9T7DOkjZ 6tTZaBF+SMtsR0hv1lHze5hEgJsqJzoqWXUSvLLFEJlM8GksLnlTYSvpmN2ZQXzStRZhtTkfJcea WXQhEvKPdLpxD7EF3SGIighQm4hQ62ekDzafPF8vaY+L4coc1S/EIi2YRdJFfcGq42VDAimPACjY Zy9A31EwMV9qAE+nwK5UmKwWm7eRCaQbJsPNnbtck7ajguSSQMa5dvJJaLkOfY7gmiYm/GZ9S+4Q jJ1Jn6t75cpaN08zo4LlpSr02236qXJMW2Rhyd0RTheWKl93WlGCaRl3xOzZyUFq1B57B/KS825X SNHb+smU9w59Zu8J8308pXLaNCdMb4X0SSloa/igaNyIHKBTGoiKf0BgDYjF9nDwc4ejvuny3beP qtn3/07Hgma/cRVJmslUahEx44iW5/LqS5w4v80Iy0uzn2nd3lSQ+KxmQ92rcz9ZYUjBdU1J8QL+ IN84xVRw+KcXWPiLIE7upKvm3bFfZHF+NYhxZ6OTIv5mmzFvMYxf5jLwVEtMCfNiyLKRdyybKZyk DSLHyMhM4zolC9Ez2SlLFfi7TNhrBxPSYeyijvq0mKDRBC6zK9EaZ626vL/bEWfauoCbGBF+5Wib jQ+wXBFafOOcEcL4TskM1Hi1TQ1FjLssz/KRSOY0ULaPFBnLYLqk4ItkVAukC5WKeY08AB++nBbO zKpWFblpnniQ2rYCTCfYpmJlcOFKYIO4gUhy2SZrUuEYuq4atuv9cWUmCPcpTiy4/LdFdJATvjZ/ 13qVKzKVQ6aCPyBlT/4OPclkWbFT21thU0PvabM4VgLphv4wFK4XMibN4wHlgW3rVlcuuwdVTl6x ZFqIRWNmz6Ie2nbTMftOqBhyx4pcSltBr3QLaEN5V91WXT4jbTa5uhzn+W9EFn+FrYwgkNcu52/f BIIeLoQaBe21jz6+j95s0prQKoX1cNAEDiN2SH13rX4BsuyL1Mx/P7AcU8pY25uPf63hZB1r9C3S JW5aD9eC7LNJU+T9QhkJCQyPlUKWzYJCfsAenabfnIrY3ypPeyxjNzILpD81zcYoeg1VpZOYy8ki sW13my8RbiA3w9zX9Z+xvlqwtgmz9FYnOrmSouUWNSQrx/8BAmaALp4yfSTzNiUP5UsrN6t7ipcx 5ED4eb5w7TM3vpFheuD04qHyxMJmQUYTwRZfH34KoODvH3a1AhJcECN0CKxE0U5wLcx1/imvmisS o+xFRDDNacB/eoUo0ZKTuCzIVXKyG+hl6/FP5IWO4pY12qAj23ubFe/zYlWpIZg3Ig1flGZ29CCb I/gCgjQunsqftZqUAEH0jDSCJGFUv9fsNJXLV9ZynF3lSz92i0e4ZfIUPxZNtNT3p+wdJaNhsjip FsgvKCTglfn+84q8YfUmn3lvL1j69ephuvWKPj8C2TQQPXznwWWzD3mjStHJdH+uEpJEotLWteBG OsN+RaLIX5rPLiOXxT+qVqlVgl/I13898drWRpSLzxzslLXgN4w2OBtcQD1bQH1do2kf1lhqat/1 cd4+glXUO523iozU9vyzrZdbks1ytLcGpHb9yZWVarGoB0cTDSQSeqs6nFn6L20DvR8zjfqkaNbp CRQ/pNdPUeks0qoa3h435cgT+xTPMSiiJJggVUj3ebSIc5AEVdzC2R1VhyviINNHhZCkCjc+OIJG 95loU4v6c5bRzJb3XJUEb1ief7WUCiHeK4QtJbLpCwi7N6hVMnuJg2xc1Eo49gq4YHkHPKr697Nx KNOYTrexhc7ZKTgznCK4hOeiRtgY9JSbhywPyyOaJIg6pbC89OZZ7M2R9K/LtLOIykfwfe0NMhwn YhriazaeYixoxs9jHvkiRHFaDAn+/oQqPbKjCkWLKe0eL3qJA2tXhaOA5DZARGsCz6fCIIt6NovW pS4Q2qkyFPfWo4nB1b1YVg8tzjKmS01rQABazFu119uallKh/ZT8KKFEKhZLzKieGpcrVqj8at8U yTePFX08SYPd/DgOVZGDBvodXXNPH8MWK7YekaIw1ychg8rKhdP+/dPH+129YSCyvoqtf9NW439r ss2ikOQpZSywOqu3YLIryj71P1sWoQxCPVSBrTgJwYAt/5EqCuwozyWU0PEvVt13VEI6NAI/kPTJ 2wJ/EKLaa6rLigvHzojwAlhP1K6n8OGHU1eI189Z6xRq0y3VsclazAaBYc3Tw1GhQLEvFxJn5sck 94W9rUUONLPu3Q8m9rXfnn9hyeaCqHE3DooML9CxGXiflcEhhA5QrzQWsS6J8OryPNQ6m/dHGy3Z L8Zafc/sEzXfGj1IoYQp2DTFUAjKQ99gGkpvxCs/jSEeC/QDIyk7orf/TQgqhBTJfQoMMunoQvmK 2i2jYU2WnnomtnbReZuFyVAs84c6WJnyOc/xkT2g0j6UV7Z5+v6gGM0dx+YfmHX5q8P/uWyt4YJj vkb7NcMSGyg79LHo7/WL9NwcdEZ5x8B0sjflBxh+/bfiRbE8gTZOB6crIZXsoioS9u70HoczYGVb tIAF1kzrW+ocMp2wJVtD56+aEgTVy42us0vTAMFaedF4Rudl17eh2481p4IqGW9Kbk64XCyQfKec Q3nhB1if31rbK4foDH7Bu2NyRahx9J4GOYYoUvS3Uk83JQWX61ywBJp+GdBFvPvhgRkgO3wDGTH4 Da3v/5n1Z6YKCuqOp6J9xNmUBK1OluYJkvOJ3KIfSCx5Fplcm6o/1kRpyXt+oULUsKby7eKJGSGp Hm1H/RdfBIbUAxcEDUzXqIKF/eylJY3mrCs1sJypEmHo15EDsUaRvAoUA6QDNez3rS90uGsx04/4 m9KIl1SX2wnkfAvqhPVr/5LUp5Oo32Zc3ANnAueKc1fN63w7jF7IDoFN9C0VIxBgnMu00K/C7nCH AEA4GhSt7cG5yqELopu06skSK6dN94DhrntHAtd1YP03HTPunNIsIn/nJdI2CisUbX2wTkXz0IlN HKyqMe/IHNFijagyWfoWsk1h3+YfEDvc7fhBqfihJRz5elG5bthQPgqx79LBb/6QWyyxowiXna4n 2o+tfcRgR3gCjOMK6nBerm+ZJnOurJ1SvYKzcR+91e2YKl6GBF8XZcx8IXvU4EPUgWyKieXpA6UG 6siyvDsFnvOK2gd4mle/W1YwQAJ8h7Lr1vO7pFczrUhuQBCkYadTqcm82zoQQHuzfoUXH2I7z58B GIaTyI4Y6m8zZo6hB0AVw0NAj93zTOd6NXlYN/aXvKNgrX5riHI7Zfpdbhn8ryXVmGtcOb+sJrlo dhQjn/P2/IAYtjS0TblGBMJd1Z+2tQVFLcNCOiXFZdGCrXG3vz91RsTH0gkHmGGASUf150Ve02Sj +UNIqiYWhZJjeMHAzDwbrN9buvNF1SrBNw3ds6zCBY4mYKioKcStZ9Xya98/Mqr2Ed3fsBTz4JLg 9EZT9iLcjccj56xYktyfVdT3Z8CfScpjcfiK5ApA0s/tHi+UPsPSc6PBm1cV7aFdmZnMq0X9akC3 6TwNR1NT5v9biR4lIiypNTuB4tQ+JAPGjfJchke1TvtDxHrWyAc6Fh1+Dsg9ph8i4OMtRKPJpN26 DhrkL7f6IC08YnWWsoASV2Quyg0e20MjSiT//H9n9WaXOpv96PELwV8B83RkmJosxkmKEWVLKtNA s25uz2o6tVBFgUrjuokfJZMPaGl6elF9gyhuvdX8rN33tqyhVgdDZe1QcDsu5PhVBJVp8Iz2EP3r hDTiGntO+mb+7Q5Qvxk+lSxXG24nmkycz9T7tFkWj2+WmwEgx+skRyF+W62jy1FS7Ek+EpXYk/h3 Dqs4z4w3clYRgQfHXUs3/p6V1oLTtx5ebGf2Yv4klJqQYgDnbBt3PzKgRdjNaL1tIre52L81bpGx x5grcnr+BZKiS2TWBuETYg5ni2v1zO8JsGru/LEjTucdclnUqwUUh5akKONmXMVnb1KCplUOQWaq 1f0M6Z/zvgtlZjsyrdjoAWpqKhY98O3UQmqsIWve4XwqGj7em2KxVh8aJUQsW4Dl/gEug9+R9h+G Blx3h43Ii97LmB73aj4StUdjpEOAi3GXvfT8aRD8N0WhvDiJx4EqxXE+PrOiC3KiT6KOXKeL+bd9 rD4uEIpS6d2ny6Q6VzRjx3quJX4BrAL/1NVc667KJT0Yiwo+/BXQpG+AymRhHMC4a4mJnasm6xaH 5wzrdbicAD6NkGmAZrqcSYh/iaF1zx8VxrfFLVHjtnD2lImR1aUVmbg4zSyHUcb1BKqllSV09E8D 5CdAvIaEqy3+68ia3JhbtNcK1FEHh8O2yzeeduEz5sNreCCRueuz6VBm5ReOR8/d1vKxJv1WxmBE yPlNHw7x00/IQdiAi04dZJ9JqLeVrDsKtpJM5UbeD2m2yNOkaakwZUyvnxBN6O/1ePFBASWuE27Z Td8nRRKwojHz2N52l5CVtMp0Q6OWQ7h0z+N3ZFLZ/9hP9A4u5Zf64xgI0gnlWIjPKU4jX6UjYwHk b0I0Vi+l24kQ1LSRWTLvVrLoNGwdFxgpIeBPVYAhOeRhA9VP4lPYMQmRd4eq6bHlNBIE6rloN1gX TxNzambRCPfIR5jPdXXkAZ5ZdBCILnyPmtYRzuSfXi56ueHyz+m0SuuYaG96SeSrDcTutMhD+KFh YW2h7v3ClIS1OXdL4lYa3uwe7ER31XOClyfMAtlghWSHeLIsNcOlx1eTvUwy2Xw3N1Ia+gNn2YCI mykq/U9I1HWwf0CXaQK2sluKXM11hm1yEiEOVgt8oGVSGFsw8Ffm92S8XDnA2V85MnWzAPJ0U+p5 xOBMlJ2AHEXBp0an0RHf7jNnzJQlPQe2XMlsgXuBbevGzaufjszuQUI5o2iI6iFiN4N0+n9ryFK1 MRgwhM/aZ3xPMu6FUNHAHVsi54tH1XB2Dkjm4O8HzcssJA7zPh8b4zkNGphke+a9qzyPUH9+390e KdP8mb5nz/Y+aece7/5EYK3vVr9AG8eppYSgow6zZsj1yJTxQTS9jgAxXWYnEGTLz92K8LcGgjyE V8gIz95SdJysPbHAWChnJAcGyqRLE+N46zmC5eKqrcP3Xamx2Cxc/kubBCekuzOk8NUjHoworLKG GQ5Aua/AzvKdpVjncG6d7nRq9SSAJNDjRYWyvm8EfZCtY+H9a0tK7sns79C9VtBCnvSPOvJJaabK h6l4vYhN0sir64L/BOKD7ZY7DhSQjayWpWB+oIb3YMf6GohOnpM3ITr46pjFXNiqeIE/BMEoHPkh Fcy3uuPGQjeRGtjQBMWA9ivxy1eXzw1sqbQ1hfQZrXP/WwIcUtE11iUpXVwaOsFXOLaMOi+ib3dy u0pqph6/Ynn58Nt6+PWgn7B8zULOrUPmh8Oqx8fF7D+UfiDptd4VQQqtqIVK+ApxM0WNBSnyluPG L5B/onVsUlZ96ih23Qspo67mfo6XlD7MfxKS60u6GhDxxyhOIEXSuXSuYWYgU/XyYDz2dGDpk3g3 tzLQARKbVIFeALrfNyO5T01K/KN11AtWiGBUUY376q7siVYwto+PQfz3ObqHjs28Xm6BTOVv4sGm 1Ssm86aDAdtGTTKT7Dv/nihymUmyN9nEjVtBWzHFK2vvQIJVkwsY6DYYxpvIHUMkANNpDodXLSAw Dbe8fyc4LorgJ6kveDJcaM59/KUDLhwDpIqq0Ivvq8GpeKouVmWuRu0r0JFgi0E9sF5Hr12h2kIi bsZl+aWH1AXl+/8RAutyM3FnY1sHp0wSOrkQEoQUm41h6X0TvwHyxg74a/5NwadJwUvo6Bi01F+o x1xRsqjDI6l905Sqv97ZIx5eYEq+xmbaFR3oQKF8WFz1+QmnPWWhFqAXcY3FW0eo4p9T8N6rqqQg VkRr7CPhmh0vrRmFE0MQPZm6HfG/75/GF0ZKIjr1bUc/0YLPUH/rwHVSjC4X6D0SJ2Jt6MHdovc1 Z4d41yGbnEOgNLZmfC8JYx55JTlWC3v+0Jpa8tixhr6k1ivd5QkInwMOpGCSGbS2ekJDLzvg9qB4 zk0/v+NBonlyDIV3kD5rD44i1VhQaJV33RDEgHQ5dMY7x4KJDTAKYXtY5wSlYn/5BgXfGF6QxBaG 7RxMMSU0Ret7L7BJTQiHPQt6oa7bIEJiakD0ptK/c6epY66WFswaME1en/mpzuhku0CnFAPyuSne QQ/LFwdZLdgEj9YcwliO6Kr9crpRTnofE4Z77zCaKCu0ixRWpn4Shws5mqW336BOqSrx2+jxd/qE XHmfcZfRk2Z0B2owN9bJSoRjFwPSLfvlkfGgw4l6w70FiUiHrgDBNciCwV1t4n/DlDACLa47IDoH yPMIxiVJZkt0U/d+c5CZ2+uiUn0/STMHRN1GyTVYV8qmfj8F9GiCRyyrzKrfAhe5inz0rj6BmV1M OqUEzpImnOfAyiwGdCQWW75cvux6P1O28LqbG1oQIGKqkYYbrFpbljLI640Y8QazXIX8418hdt2P 3imOQfihFup7v354ampyLhIuaaFzULL8ouT+BTkFQUTtl90TTtvibLGaWGO8udtZdlKL0nFmCvSJ gVkSm72kcyuEasVE+0PCQ+vEMm04l4lIXERGUxMA3JAcGn/P6Xu/DqJ7uPT+4cDkeZzMj1bCptbs yi9lflOw9RRttN5vte0jmwDzomMRPOO5Y8rRdgF/Cho48PEc8XCnJ4jVf7B3hrTj0uAuxwys1+3S ZDWRwfXu7fO7C160+JL/ASRf4jWJ37sK3rnsndRe9cliq7ehzYdEi8Xeb0tqZ5lON1yEFtTULzRU jiX8bbcRiyEjzIWRVh9KTtR0jyuA03QwfGyaff/qWgiNkYT+PjAguD/AUSPtd1skW36I9KfG+pry UjzvRCvc9cbtxGv0D3lIiOGeFyExu5a3OxerrVNdLZFvjRtQUBDzGQRycwf+Sd3O58DmSfoaeffT J3COalZO8Z20FuzJAZAQXsDRhurXGLZ1pSrmZPlHPDwibkCExB8CxRxCHipwEELHZV4/dhynb1Z+ Qjzv2CU4rMnFu5aBJPnew7SNPKDyrOa4tdO0mNHOD8UEme3Fcm/NciH1WmfzbqzajbPs8NWQasNC DLMxQn5xo/CfJVEPeJaStPo7v/6WfuF4P6uXt2+PEQlxkNm1jVG375m9upLB8RZvfD7APshn25ze 83wpWsFw+odeWlNtOuf+McK9AekT+abnMMjkkbEP+1nX1+uxttXVCxXDwLE8AA5BRJ4Y1oCUvH0O CObGSmMgy5H+mDegEzefV5ITKN7eAcWqu1sZvDUlqkyFwH8wx9cQ8ioAXuP+A63a7c/qSMHcNFhd uZyfN+OGT4EwJS02MFUysKzOiUcBYBvbhrX6z7Wrvo5U7eK34gg3TWXSZfzehRaBtqRMv+k3ACwx g8yfSmn7GrY+jZnUOpfNj3UPO+UVFJrlwLHP3giOspDogzAsxJ1LAqoQmNjhbSQ9RPuu+miN4kn8 nMAaMUoNtY0UbREoyu0ghCI2DVhbdX9ZqmojZ0oiuqy0+ga4vUDZbRD8SlTR1TtCIf2Jv5V2+0Pi R6zR2EbJamjOsEMi5c3R+fVtV9jCOVFdTrqnjFEtoiyRVAUo2SVRo7tXghOspSbF6gmhp1Hz7xnc HEY+DZZr0ionkE1ap+YrEVFNq5amf5cXYvHWFYRpaoeRqIn2Vqu/Pyhfsp/CfpJOmnS6x/BdmzS+ X0mPQd/yJ5BcYy8TM+/1YSB6TLIcVFM49sUW+JIkbN/jyc3/CXj30sIGJuErGWjid7dRqYMesNrW XixScL/5Rdrbr3XPA8N5gjMAU8POQnNhKrFryYYB7WqOUu8ue4N4xiwXsaFZ1YhLBM5G48Ccb3V9 UzC8x7WAa6nJSquaIT7AXWp6bp9exDGKnRdMcuF2mtkWlTujuNGgGe5/TBjJildPwQEGrx2QJYkN YyRF8x8LE6c2N3ikcx+vcbnvfQVlVgjNZ+ien14uuWd9MWoXAGmNkMgKlJbnkNnBgQH4b7qAbATR Uc2b6mMwGuRPe+Beb2tosR+/bkwhEms18hSPQ0+LnhMFGnYzGvwwpq9P+UNf9NN82I6lK+m6Vas0 DM83HhD4o1YMpLWsO9PGtNUbssI2C+4x8Z8g5Kp6fm1AzdHk/wyluIjL1ANbUNu501ve3ZllEUoV sAM7ZRpA957fbeATnczMQZFjPl4o3T6g6C2a58LZjB0NjLh9Mw/kfJnzSABtcGylPuzWHpWzqH9q ZPqG2C01KDGbgMcONeSWHo++Nkx4+PrMLbUGfQKUxU3Cy1wSSBALaKc7NnXbtiUq5i2uXLHGOhnQ g4SpDapfB6oNtlfi/N2sd0kzEfXp+H3ImzuWvGop2nm8YdrovLyUVlFWjtJrhAiYIoCsMk97b/Ri osLM4DHXa6mz0YxjAt8fEODZuAB9nCbwHtYzzxGj51TXlLgrYh/QSrlPNa0iyzPwk0uHI9/sfcxI a4qMiBvD5B54C/0eEta2ubu3yv0zc5G+dCzi0/ciwD+v9aooFPptrsOqVmRIYg+hX8Pa6N09cQtB YLsySyv4DUuOlPDd0bW9Uql9odijnTirmCTrlX6SBXWxGzttSEYDmevVmdkp5Z/f1u85HpptaYTG 0zNGVFkv2bO3cJVQbRUZsg8u0AsFLr9uQAiAc7TowdxeICh+zCVZHBDgxlmvINTpZq3CDUAUw0Ob EtRnv5XOWxN+MHYxHgQsQ7yXy4nxsjvEfX+Or26asfeOdJ6wBhj+LWx899fiRj0GhLTSSTtfFO3u jBglN1YJKnUchbFtEY29fxwIZ3F/FJu81HDrUhGoW+3ZncBLyPaRVIWum0AZOFAZhyldjT6m5DkH PGXR2NeTMi7XmFvfktnXaRNdORFEhbUXRHkiymTb9GAKii4fvk24ywTFAY+TjSDu+ZbGqheCHYuT E76NlS0VhoTmLC5Z4XmJFUzntFxAa1TRPTOO9IIZPCCR+Vb6zcVm18Sae4zR/hZyJP0Af45MhKEW vMnQlP9DU2G1WQ9Qa8gbrlK7wJ/9gM8T8IFcpWXEUviUEXt/YeFRV698MySO43DD7Uw9fY1RfrRE UqN7AiexSVcg7iXb9wO89KwlspzEfxYtvKrdFxhop0OA1uBrcBwqky21jNufJ5jBKVfxjZ6WaOKR GoQPp7D0mzp+IMdcyXd5W9C3n+bbim6SyHFnyLn7Xm9rwJNTTNfH4L7fd1QkcBgVTpcBhN7rN9pG zcObq1SX3bLyu0ClfeO1w5S2qpIVZ8F4LuKJUru3dKffdNHf+5FQdw+y8MUTrWj/P/PiztQS8m4d nPYhko/cUx5B+qSwIGs4SHBgpSbovBBVQlaPv6Gu3GyGN/nf1eEw2jd8FxsuBEpksSnZSM/ZvVPy 1Bx7WUesDr3r9TJA8u4CWRLZFmR1sw+O+J/sYNNTITdn//CFoLFMHQfbWtFYnpAGm15bZVBbPgX8 BPesnhFyR6AMdYchqXgcGEw0qAACjci9j0bpLW1vTCrCK0OWCoJMZBLouVcwrDSyFfNhX72qegu8 Gg23r8X4kZ5oJa2PCj8qqdjULfsZEWwzzch/EBIPb272lVHXedh4M51Omusxdzs86SmHZJztOSpe Xv4jaWa1VBJaykBMZch8bRo5bhVxfU3cc6yvoscjmAXtY+0ufnTPrVslswY5goKanmh+w37/wR9B hhwCEIBnic5RakzJCamqM1F2Eph8LOeEpywLNBqIUHi73zOSa+0OTKQ2YgsUU6vgHInO5KwCVfPq V4/aFL6if/yzMXxORT5a88tB4PO0lYtm76ob/PaOFbLNAQMVms254uGbimIuzBQlHnmaWcMDQX8V EhknsuOlsHp0n7jfIApxiN6vAnAr77vFczUz6oclj7dXLcCcyfYbAld1xv9O4K4LzrGmFbc7Zgrx Dq50AMEI7vCKFInjGrxvqxoHtNSeW/KtmNPaZxKAtaIg1ebMaou12vTItH4jpegdgq2xeE/ssgr/ hOZQuHtKEMC94hmpWi/3rC+GE00eD0Fioakzbie5a5T8etFFWG14scK1YCDgMKKKoXZg0y3HM82h bLaR9wfhHkFHp53XFPsG1imN+0w4KYL5MxslRNn9+mIFTQqb/5sNw24RAnOAaNBrtyyh/t+BmDnw rLxUsXdLVK3FxhU3FOlUTHoa+SVmKIpMMFo/kjX2egVmDyQoI01BECWCjGDRdvV7x2+334kUT/TF wOabJMz5lQDjQ3LeYAgUPyQkXFJjbY/9NrWYgcpv0pUwo7FnPSX1LQ4F7iGReLJ6ILzxKqUOUAvI PoVAiFMeJIjv600u/VC3GyEFj9BItxdkalqxeRWDanoMejYVNmBkhnwvFDYwGVPI+dHVt3bK7KvI f7kuD+ltKXKQ5xPROmBqnMMdScTe5lpDnUJgeWlY3xTTxYpLw4AgDrEaFLgpumDFsF2w6B+zKmdG QbVlWC0yEsjL4GT7hE9x4z4RqbxeYCPbmHt/SyE79D+iG6NaUOpf7NsoAJLav2CtXjF88wiDchxQ wALr1BOs/m/ZbXcG22TuQVqgl97gu+Z+fbu1ywww0a3+XM4jY6PyZMQGW1jELbGy7xx9sfi0DyKG rCdhNqiHJWBWPkPDP/cnw6NGdZRci6NGNeqVre8aipKOmfveF7Th8PSau8VsXRMBrpY4CJ23YwRf kQmi8E/IPi6tdCgScxZNXC9u3cNf22WtGVoA6vJm8NqBHKSwwMVqIrrA2fSfgBb/n9X3KY3rABpa mSkG8Biu5MI/e1HcGmY5wFQ/rzhZ2MvjSAvupdiG00blgcmebwVNrv9EpMqm/HY4nGOAfyhtSSre TgTWjaVLCew/wU9er0yofFML8EdXhC6DLApGyraKQW9Qr7kbAVDGOVtpRprjDw0iQPcxZYaguvY3 fK6Jexlt3sv0SBREXCyKO18NQ1X2vxtnvylla6JAm03mq3u34en21ewSiSuS2p4YHOL8WANYQdSg E5n7l6fMPiG7QAEH+4tWvDGlHwtFMmYrt4EE3vHOV8g6bwQyRRmL230+MVApxKxU0ly3zwZ9HwXn KB91PN88Ul0AWY+P9knLMR02kRi0HvQdG9dfSfG8/oCyQDBG7ymZZO/t9w3Zv3ydxBKB5aaA+4Ns QuKU3GmgtibXa6jDYR/2tkAzZf4TlHEqJcrAzNyw2xsatqHxG4RraMvYYYOaf/3EBF9Ipz44AoqT Z8KO+OWoCUsIx9RLRwks4+qnJFH8GjcDRW77QG1UixUo4KX/TA72Eoo33fQpzphAd8Y1mESefPwG xsRk0aE83DhQ5x/3rnwtMb+MmW+7vH2AQnQtApsjrfouQfcpxKB4Vqwsy9bNS2Qv7K4BwPkL2MRa EBIgwKCbX3uvuII0aFeJMhWsQZWGGxDcro5wO21RMDXvCLmq+c6UqvAfOiLFHt8Gfau7nETxrvco E5hqk8HkDw8MWR4m9BxZH4ubfS4KLKwuUDQcX5xwMaiM+QpXwVIx2GHG6aLF1kVQM89gfVVNrLlP ENCrM2g8fcy3XnOw5HcN762qeixxOG7ePzgzvUJTkRW5g2DZBITdzAJsZgtMCOJHzHZToVqcShf5 3o4/10qC0FvKxwiyXc5VFQLU3aygn2rn33rluw7aYLQkbYlw8I9+yhJ1FM6PuV8/PJAt5NyKPuDP 8gii44FJ0tQP6WsTUGMhno3bxdwn4PAoM4n9IdYayGnNDdFtAZLkhsibasSxWZ7nzCfkIkQO4Re9 EMb2O0P4W5K/GLfOSrlHiQXZlzzhVMtxaG1n0eUbQVkJ4OeBjXk7yhIlYEC0H61ZmEd/FTfRZbQK HNf1Pcp6wOwZ+LPOJJ+a+oJk6AwprCyrrLYJoe6qEr5sLl0+vY9AVQT3QpxCtpf87q2wff3/5IVx 1soEcB9irIYv/QcfN7Ulfu7/vfYw9lAjiFqulYmqsb2ZI8Xw6I4i7+j9CpibcATQht66hR4Db/NR UxBItN8nVhwQ5q9miU4iYj05tqOSSQY8siEu/fojamSI5bpl8DaOLEarznELU7netLtHloS4I9sK CUi4uzseJSvt2i/iNsU6bbGl8MTXBQgmf3CGw8ukgAhcwKYfEZ5Ph4JrK9L/75tp+gz+ObO/wBdS Rk/92ZPVzmNez8d9lZBZsbpWV5JO9HhSS/6wxImQHiD8dLC+8eq8V5AUNk6xuQf+qRHRZg2Azh72 Y9PX1/DFS09IBYPcDHm/n5MtsIEevtPq+EdFs7hPRwZ6MomZPwMyj4LaFv3WPcf6peHNOWei15aX OT66IKiEiwkUKkxz2WPOvig32nwjdeNCSCumYJkw9LRNf2YJfsn0fVT6IhS3fTqUrqZ/peGHNF49 m6uuUNws2mV7bUq6243FovY3/D1F14JZ5grNmmlotWBQQKS306gKA8Asdu0bxaUXZtuQfRYDe1T+ +SQVzTcCWSs9CFqX8tE0wWSfpn7dz/Xyr6z7SqmiIbtm4nGOaBjleKJY5LHcDNrPJxGlYMHfH4E1 tn1vEZPKFWQn5J5ugqZLqK9gqp4AK6/bSNQnzEsY0zTx+lc1hFAFGTPyLDXua69t+J+qvmZ60Beg vDXu2r9m5y0SWLyHne63SQxUi+HSur54ypzfCyqnb2gIcWfr4oJqyF8aAWwP8dXuEW4CzOsh0MfU kIQMpKfefnOuzcZO3KlZKQhLXK6PMhEU2sdeJ5pv0wRHTb3anyloCR+n8VHM6r6UaR0rAl4AfrTd liQ1abW7BZTmbmKihbUsANdgVK93OBtKWzGo9uP7hrz2CKO4jTdXXGKJJI7Sz94DOpkNdm+oSqmb QwlmvXU92pvqCFX133GtvYJ3NZtbIyfAij3zLhLMO6VSrMSdv1WnO1jNwfzNhypBkct0taqb1m+z BItehgk6L769WLchTGakcHNS3Wp2s3FZs6b5Jh4mmlFWl9C0Qoy2FNRC3YNWXftkoKWbEoKTwF5n zlLn3ZGIAiM7m+aTwpPJ4/yDnjuhQ3Kb6lCS7Y6REMkThI9vkEWLGKZPOJ/xRbgSuP7mFpk9SZmy IhvG3k3id28JfHvGnvoN+WBRhs8rfAxObZu+A/0m5SlJ4zlHE6wDg3GMJV9aolvx1aRKwOtJ2iRF JYANSLgADpIz9b4p2kKnrQRMu6XI15etKJFG09tCfkRVAV55VrxiLxPI73SJshMJ0kQoRwBKQe6O tSifRU87bm+hcHTSz6RMqPDvcz9CzB9V+aeTShyg+wg5tNKgtkF1CmrtvQzcBDh8DyR5J6usvhVj jAGDXugSe9iC+UqJxDPYqnrWG7bIl/OnydRf8JiARgs5l2NmHCg2MTccql/MuuPQjzJLUhCbUsjL kv1VVXIsRY8ixzOCwdmloU+yyHE+WMN0hSwxBHhaRefJi9Ir6SmhkmtkT8RnXLQg5XhFxNB8RQaI 89ynoSB1UsT08oeson1wTbKUoPw4ND0SSLwZ7/tdLYTMJBJmuLdMsgUZ0QNQNgn/AOKK6Gh8zAsc 9DtNuXcwvjCp2umFI7hgIJRAymUOBAHdmLrNW3Ab7VHzkL2uMkb5EzdKgWTlvTCGreNYI6cNZJMZ njcLoNdvUJad3TgapWX8ufDcMldhTYCqslWsd5Zf7T12CoXWGR68xnkZqmn+cUKn05kK5nT2kCxW 3J1okzgbB5L3TeZAuBUM2XnG2+2jiX5E0o9MHi93Avtu/+L9WLz1fKkPanisyxHqCwK/bdognp8N UZp9g9b8pEZ39DGybENdS2AQLNm2rm725ckGrudA2gZlUgayBRaguAZTKnKm1JZbkvxpVpVWySXV xIrOR+jLgvMzKruhkHWZij9uqes6/ghTYqXqFQDedy2RO87++8iiU9ObrLThbRWytPTcrnFsDck5 wHpDQHSOxF9sfB2HQHs3F943xrgSPS4oDCbd6OPH3kYjGPxLtwyqtvOjkR6lSOTCragRx+ek0MtR 3wXv8dRNA1Xqv4YBC+tXoeF0VtT8a0YGoCXf09N+c+WbhHSyddTFJ48RzWvseH6o8+TDgLWYPPTT K6XtpsgUi2sf7wl9YsCYL8zX7bh9HWyLpssl+jdk57P7FY5fE0S7qlLJidLpn2ZOwQzZ2qofD79u CU0E53qAEIpTrJg79baUKOWbCcB8GfJTstQ/CswvtjvOIsV1dcKYmIHOSkIMU9QjYRfPqzkp62YF eTFer4vfly9tA9uPYUPpOhPsk4YFZHvckgNpk+Ns+gP8WVzDE/VBqEK1G6S+28uqo3V5OZFdBQqf AX6Bn5enc2tjzNxzJcN1LBB9IDjX4Pf/wbF4Fw7F68W4lfpwtn9xHBD92jE//Tt/tv0ULiTsHPFA txzMmPQhe7OHngdYbYZ3CnjVHJf9jeBif8lgmRtB8VuEPJBuHuaBPU7S4cUgW1wjamhTIBhpx+xU 6ZLWzykeWOfd6OpEDc/O/qn4QStyba8yvJlu5x7h6pbgykHw/tyGwPbvi5XPgMZZUdtELzQEoH14 rsM8/EakAC2DwPVxfjIiSMm+v208CHldDM5MBRne/0SZ6zRUFWcFb0alw0c5aaytQaar6U0kCVu6 OutkJ7bmqbW+RQQ93MLg8W7chvzL9EgNhWVXKkntdRpCCik3a7vA10YEgaMjzTKxNW4fWYtP/wPj DMAw+X52oXiBiVMnietghayZP8PvJuqQsJLb/V0S2JD0lh9X6xlcsMVhl20R6JGlISgYOdV8+qKB mjJMZtyiGOr/aIgcAkW03BVdBqJHZ7lIjNLagY5uHW7TnQw6FD/dPX+siiIGwQcrvVilJUTrPcX2 tb4mMZ39Ol7iDFJhEWraPJvRqyX1yex60Wte+YBrlAHn5jYcOqtBt0/M023MExNI7s0kQD8hYzmn BT6kKQ1LGYB33RvwJQ1JSJP6LvPC8fhHtE8My5RlN5LQ0DVM72HL1K8pFgdkycsQP80t9FZAeQf5 cIQay3lbgV90gGIzE6QT6OfS1vaICFewxNCRpsqVRJ0uFnEZrjmJV+lmhAu3f7ZDGIIn+ow72Xxx 6LvWEmUrJ15q0+ArRpJg0Fuu9WyN+4cq50W7R6+1RC8Lhwvv+Yy1wD9Eu3Xe1fcUqqeABbSlV76s 6bSXNcLD9Dc9YhHein/pa1krTuFJSyA1EB+IdpvLXTbulV0kcdPeMlv/G8DtE3IkVSo/z8DAVL8e 9Shbst2xyJOxeVZm+gwuwCZD7Pb8znD+CUMWHZDwIYfIOCkFxAu/reexpMiehLjFEDRqLMdk7RK0 y2me1B41sHh1SmUQgYxUxGfq1pKiUpaONvWnxO0VFePhTrdkwRJXOuGdL+fp0u4MPSdjBU4kfi5q /PRzfG6BGNJ8R88YUqkw2DptFj8i69HWCV2AAJyDmb/RzpmCnIuTThRQY/tTdegogV3JEAEUFFaY 6IZP4TtfPhc2EuM9sDJhEm3kuGY3GGGsq2aNBwpd/AAoI3rR4/ZgV/W2P01XLS0VLQx2BFWIgUOt f/PnXDDi+0xBQPYNODRa0K4mf/v9yQRLH7PxI8avx3ZNadjl/+n2e9TcQ+dwU8A7yE98CaaPPAmC PHhAoDzfEwXKySgWtdKzTHFG1MN8g8xJDGiFY+GImyB31ko2Qps5xs6FOQOVZQYo7n3XphinNo0f kDGw44bEl3Q7iBUakSJd+/hLCSSMgFvuH+OKJS116w+9dlaMT6a/gWSrv6FxM/GYUQoiC5mYlE+x ev8Nun+rSQ9h1t2WbSggOaK+JDhIxHutju8FCKGB091uCRZpmLzhJJ2e++UqCg8K54eHYXUDYlF7 UTVkti/I/6ABU2qtbVRYeTdUXSmSKYFXCyAME17LLioh2NiRCOE7PvE58p/lRFch1pnBdFktDX15 IwZwUQHMrlGsBqqa+fK/5ECw1FozWq2cJ+Ga0EMOFsFrrPPOQPCZoS3U259biTmQtpc5X9LFOsJO v01dwpfxjQMf6qV4lkmSf8ZaSaDPDWU5UfoD6fvEnYyqLP1/4/duvEDlwZs6QXRWgm4zWHbVLRlr xhQCKIhWVHSDQSdn66yDx7dqsWsZ/ZDO6wEnyYqkN6Hlylkp0lYXDBpDbS0QnH55ozR0y9tGbaI6 zOe59GWizlZ90EjkHC3mzizWevHfbMLvdUs1bi/P5SUizuN8AmsilEkvna+OIz63igDFY92xcTS7 P9H3lgXRNn5pMrbCahpeCRvAwXafX35yqga2RDC//psDTb00HCb/6BJQYALaLCkYivljqPofnoPH 6ok7Pi7fsloQhOevNkg0vZ6lwUp7xPJql8cKjYme4X1XGSF60TSMlMapk2Ar2xTyzlp2teNqtt8X ejhyLlCwqIIWkqHPnQKLx6g4BT2rfZPHpuyK769CIvRGAFdaM5OKyva27TxWi7RZ13vBdiUGNehN KnjE6T4T2ys15W7+Pb6UxKDsG1fkP1KqynPti6lOwR+OrI9M40FK/eI7DdJPKxcAxjunL6gXseMh ZTJnD5yMNXlmO82xmQlgX+QmFrb8zOM1z3weNWYXRRvb0DnU/2xDGZh54BNVLD7Ukx0bV6JqNGZz mVUSSSqYj6Gq49TdApGL+LP1I9s4kysmC+N7nZbq7qjWN6n+li3dKvSTgFE3Eti0DZ0qhwgidWhv 4ylV63FrTOiDU52fzODCKXJn3Cags4aTpvoQ6DFv3KZgd5KZmZggoXlhYHeFUWgiK4GNvM8Lsl13 3w4th9nD9XiAJPys+jiQG74GuDDIhYzumDcCy/AIMFIq2d1BfZxu9UeBwAAYguMh0CPe5NYx4ywx X/uAoV8REfKWtqob/Ye9UoyQKe8tx53A0FCGR+5CpMRKJ3phho2bXTGLPKO6g3/ioboz/J3gy3RA LR/BNJpK3d3seIqPPitb5u6S5PmFPyZ/Fuq8Hqg2MuLnCchh63yHv0Nws8V48tHVgfBSKlmB8vzY TEsZ5xs3YJGRcxCckKXBD47yfojbwXmU8wAQWlhp2yqC1KgJBHl6a1s+c5ismpfMNIIzwxujBfSG mcPb9MJCrMMQHJGMr07n3dRvmA8GTpxsME292OgBmH/Jd4+xxROqs1Swug7ME2osw5reCn+Ivc2P pMcDxl/ycpxTfpIUMSWINkA8EDAk4F7dNP5deF6CR63PFaVXRTuB12fkOb2IeByp/WjJIxd10xlk ouW0eCiIxv89SHFqaRbCHbw5GWzDwrpGsinr5KOhPu6yh+qc0J8juPfCzjXD2rwN4C7DOe9Bbw6P g8YzTj72EkADlxmNivpceYv9UDMAdFsGKQydBC8r9mgT5Twi9Pv5f4ESD5Pk2PgKCUYLtvdYHVS/ Q7rWZ1kWr97ZETkaw3p38Urub31z+nQrLawibzoYsfm8E5SpScIDksjOmFD1j9gXDUg+eMDWse9c UQmIw5z83/pRGD38X2Ts0ffEHO7PjJVVGzyb8aYmz++Cqx587Nj+tDKkQqavzxz0WOQDsqJMjjL+ swAZw28kWQNvS/qONBjgiU5MxpzqhLNfVVEcjOvxqZYXWuziI8BBdnOkR9IljH0rApvVW39Bq+5G F5r5qDBdkt/7X6qI0tVzX7Vd+oH90tB40k7cwmxeBfcQwuJgBQnN0uQiBpBV0IePPr2ZgzOzS+q5 le6CjoaFgv0hzhmMxnS6R1qPF//1XtWFyvmBI5iV/xo1u4QeUj84SjX5hOesiqujzlLX2u1yhpgk bUXhCBS2Stw5FhMaGyJWpz6aea7IPL1BIt3tC98tuBvokX6p2zagUIXNLpCIZk74FYqx3iX0XFRS e7i1u1c2Uif5quKgSKu7SM/vD0fZ8+Rftu8EYV8g9bWTIR2YR9u4L78IQetuCV8bsQNT/L8T2WyM Ekd8ZyPhAk8tfUYC6AxHvhkeGZONuLBBTt/odJid5K2ad4PKxELon6EGf9wjn/Ej6RmgWjM805hx bPXusGaWRELQ/+S3a3z0SBAsDmsagE5ZVlYE/IIyaT+ev3SPDLt1e9vKEvfZVGZNH6ozFK7EoRaA E4tXkhFQ8Uvu/yxQ7XMkBfBEDn+Jy//NbkzPFZdDhZEZh6vqr/MkPJuwRgv7ztFKd3nXIBI+tj5g e4LOig1uH1cscqTw3HZM3IVU2JISm17FaLvyYv1Bfyw9ErhcfkHw8XW4k6soML5qf7Bn/GMQwm90 o5MepYof4ffwTmJ3DNJtdbKOPDcAYuJFpit6ohNO2LRTYdzXykLVPwgTB+7CfI/C6DtWAbCcYEqm VnmRY17wsHW+bfMznRMnqOFBYapj/hVlICSrrM6ByoTUOEARFZ8KnHZew05Og9FElwHaoZ23hJ+3 KEu47yMVI0PJzjnHiYw3Lxi7ASF9KNUnapXrbaeCHpGvMGjjJUcEtqxoubiO5hUhHZP7idMTRymQ a9hgzloIcvrCATWZLke6M85hz6mo/mueg15COFwuBXdt1leJ7nLHHsCm/AFgsS0jzSxOtXz78rNs 2zKAzXMPITmVbDJXulXlsTNruH5ttpOl1e41BwgmtxG3XSRRBwRu6sxSI22Rfj62SJNR+j3XfkyM paCJzFZJRSQrfexT2elVr8+BZZhEMCOWjdFuIlzJ9lEcjYk2QxTd4qxhG5llDG3jNG7KCdRD5Bxt ZmDySuz5IZxOwvbDCdF4TzUMjMBI3klNjRk+uM8wNybXPuJfHl9ZFr78F7Lyo1r8dU5xHxY0o0Vu cf7nO5A6CNhvfTSkF5G8nHVJA9Jb+kY+3de06pSy4/X8cX4MS5BbDbqm+AYoeGIqhxct2qALu5Y0 LzFWgtHuMDuOptdYLxDpHBVik4E5ITVl4W/jI5s9uoMPUrGzxEE/lZqFF/Yg1CJSyczhgP4DBECm MbCa4ny3D7wMlZOU6X3cxefx9m1JtBLK72ljEObPKw7fl3UgkIcJdNtmewy5KYM1PNoGPgE4I9dc cIWoykrxw9L2DVBg1xqeRTSBukQkPsIKAj1CZEqXEpEQS3qvlK25Cb6zPCkN4hsXENHlH9mb9Tpa tFOL6gBRl8Iz8fCSFYpZHbyB6OAoPuiEgi43JggTeMi833b4QMcgekERF4JfhLBPJQ7QUaW+9pmf bzPNrBlpfa98opirfswTiYcorESNiAMTl12ppndyRb2UhXZ17CrdRJxEdBUXgmiehbrOc7jmbwwh IXEC1MkkC4vxpuu5K4I3oT205esxzKas05PsmSQErXiZNLhZsjaSR3J/RGm1m0dNLcKShl1BH1Me q/9ERHOxgnifPi9VbwpnmgGxParlBKN6ChAZ9kCS0xre84ye6/6I8VkG/tDYj7G//q5zops7AUiV Gcln62rS23AyoMfLbGwCpM1ZGszoFENTsSloyXAMrXPO476zArn6NHOL8mJjxTo19okUasf5Gxud MYoV4kzn8ErOJQl7eqhiMjhro1NZiYnEGEtzTSqaq7/O77NZlB0Pn3YudDSZVWdV2YoL+pmDBcD8 Is+aq1GyjztgPOjc3U6xECbCmVmHARO1iTflFDBJHlAMtBaEqjYn88U4/TOz7NOtPhYv68ROtLZp 6XKZFNx5SbgNen2ec46nFg9bWXaLhBz22Evmgc63WOJO38a3bD8/AlOeRcdUKCSBpTMqsNiiiWuG +7PfvJvT5KP366Alb/hDDezsmVAt7mlRw3vHr5BTghn+uMXzBfpvwtra4eWKkmZgC9X/St3LppN/ K561hRv94vaboP5u6432MBrmpodV8RdiytuEbEmwuqI3G7tadYM4V0zf6mt55sTuIHbSdDIdlnvK Vr8Y+HMz8vlB7gHf5ajZRM65AxQ6x+8CeJcVyka/l6QMGkSdGTvX4nRPLI1gGTSx8Zlthhh16lMz eYw+bYOmM1k0LI8NINT+GElv7W0FtsnNhKhe7nejEhAz/VnEbiJkP+19VSIqkP/MvNDUIwLrwE55 uA+OpHqN9YOYMWQsrV5Q5/wYIAuCjAmLzyh/vsbnSbBJJSyHwZBqYtZ/23dRrGGw3Kf5+oFJVLV/ qtEqX9WEEqK2Hp9GU2hTWlPVPpdshiwc4dZ3sgp3Cy+eSR01BTvVknMfyEvsa7CP8hkG88Y9T5Da qObY1mrm8nNf61U29LEOrm0SqlSU0OPE9CCT/VURuxhuUFDOMflGao3FUdXkmJoiqFxOWi8GxDwc PyvyrQqrza4eFJZHM8mafsaA9lYojGIVVFoZxCzZM+jhMOwowwxPv7LTW8A6xlbm1g56A9QGRlcR 7kiWbIhRFL4wDmQnt931wXAZ4OmSnXWEBvuE2iebVYIIWDKyIPCopSX3SFmwO9sHmfCYmS/W83Yp SI3LBF8Z4tGQuxpNlXyrH+r2ICiH/Bv3N+FJheNcMyzkTtmNBQqvfssXEHdzyLzi2jXj3sjkOXug bHNqSJdSrTT1yNzjfPJH2aOfynIqWqeg04Oq4NQKdbVEBXFGv9VXPsWERrd4DpTDwa0y33zp/hb7 G+QqSy5Z2SBAxQGrzwSmmZoEUaKtqizX721aeoWuZ2WPhXuIFmcBYOLfvH0RL7ph80UGB7hhTSBa xhRvSTscQGBno1ftcTzMs3trVxoMvqHcTQhpnXrqrHEeBQuALafvrObTIfvN5pHAXg/sN/ELcYl6 TH+6eozpuFubnf66l699HPEEWvPfg5VcGbTcS0smSz3ZII8iuIzeMjbWfUTP6+nSpR664La8pIiU 4OcbStgiiw/gIM7WdInnFGDGfdtJSBmmjcHkX76XahG8xmVObvxtPXunE4nrT/daOiU8myva9tA7 ifbxR/YG4npx4kqXoKJTiWCgmlwd5RkATalu3tkA8mDWqO72BKaFocIBTGHdRDpE1B8otHwfy5Nn suOCZfPi8O1vek5KWg5FjCGvGoLDIHZ80WRSlVCs//kumezL0mkOt1CeGEmE+Gz+9Yp1TaPfYRtv v28aWOHPxQx5s1D90hpF91wYneafHKKoD+kZcb5mIobm+L3Nj1GMFEadtVnzGqslIYyzbKk4AcYK aHYu5Ua9WuYDwQkVtG9IUviipGpQWZynHbBRfMpugCYJZfy+VgnIRoeOBD3kceFlPA7Xyn8xrwvI 0AK/RpE8ZPNPuRl0KkRoMvnave3NqvLkuXk3D7fJt+J/DfVm3bQxnFEGrQL9CjwrQAZbYhDeiLWX b6fz5+dpvloT1NhT0386YqzhFKysVuTBuYY+2r2s19tVm1HZidE6KFgiqqpqxI42tE1b2HYyqfKa gyFnVEejdvhSqPcfM4f9FhTLuYlCQYTB4A+1NxITznc9MjRmOVADKM3R1668ahnPMXQyAqFaDxu6 ggZafNLhmZkADiWV9oUBSiQF1nFTX05aMZ2utkQdaG4mgIqAphjLFL+G0uHM7SZhcytNuc+WSvu1 3yWQpceE6ItetxWUs5vXjZ8jxUowhMVRQWSveHr4b+pCgGkiAFb44I+mAcHyP/djDwnKvj9Ld8Og oCStwuS734rug1FJrza/buti7UGimhEZ8m0pjkPB3evINQUR5NIaFXUodl/WfVw98mVmPUEqvo/w t/fKM3jsEkeQZSZU/Uk9Pj89ogGBWjdfvvGXoBFnpV3Rf/MmgP6iEFbiXTQwHtCl8J5q3sSyFDnV 1fjTZTJhxX5p6O7gpH5ftqf3A5FdW+HWftJtJacBcqhswFcTU6WUL40sDcGg2bUmES0F1gEBOyJV hc2TEhtQYxCl/5iclRk1Zwqb+ViktcmtVAHj8stvJdL5NMFAwVz95Kvml9kjl7bBF8W2LCTfVo2a T6PSdmyL70Evku66qPMb8r/Rr3yRNfGZXo02tcr9uoiAHkzI5+BcyEsdDbFMTLjFsMNb/tUyLiZk Rcig7C6YfyQEM6TVgqzg6XpLVUu/bONLJ6yzZORxI+kgniuVECbNbw2zluGj1+fVr128QK2jq0oM xw66fSrERZfGvdhwsZDWjwiw1E/OzANK0Flhor6tvNzYP5XMbiPjpYdsCZuBuX+wy4gx3VRVzzUv iZ9OyKFTI0PqlWUaH52meGbrQciWYUoJaFsIG1+A/8X295Ts3DSk8GVmDVjqDBJRVVQcwDhEzZc3 6QQ77bHa+MtZe1pE7dBj2gVloO4e1uNYPhhL0TUJCpK1DLucYgJXZy+LqDsc4D9aVOSZ5MkSBTk6 ythEC6MTZw5wC4v+zW6m2y53F6WnIQegK1yjpIA8GWv2DM7L2tvZrn+y5r+91esL2jqjp423ynZV +zXmK+bQZjNYp64DYdOcugJrhN00xbFOAmepZ1HHmgW2tS29DDRPipEQtdFvui7/421z867HAF4v MWyiLpTASl85p994RixE3uRY/RZlpK/QJIUOQY8tW7iS6ILrMdFC4I4hEyXNOmbDwjPyYZ4y9gW4 sAlkHnHGNlN38DQ4zqAMFpGbPjmR7xemkraqYgqqmqXdg5kRLLKHUc8xrjLCfsXuqm9N3jb1VcY5 NfjN/s+cQ2bs2jJMB8Fg/sFYKUBSwlHJaEosvnXrMs+RXXd/N6waLFFDMbQ5o6Qfo10lTmVoAwBD HiHsrsze5UOT0+uJxuYF6Ly4VYtXChH2BQAOfS00vxZ5nWnf6w1cdEUuEIhqhARcfIcM/xzl3SR/ Y6/jtw/0jKx778jeNv1QGktuCZGXmy7U+Ki28/7Vday9l9j/300dOMMYAifMJ/3wo8RybYNB3ZpA KY0VdaAfP5FWWU5h2exfhUzuxucdl8vub+/UW6XDvofqFGePLfnHUokE0uehAL+bhdew6zf8DM2n xjgSnNLEcZi3LytrCLMuxkRyPCmCP4X5JvlWr2PEAtmGGHmRaMNGarfnI9sKDlK2QNjnEn8KZyzE hgS/xwu+Cp3BTOk37AD02t8/eTcIQt4jc+TXBOLCm5ZNCGiMp/cuvQvGEwA0/QTNYQMugFVC9h/l IgNi16SSHWDN7QC3FrVlpsYz3Ip5I40F2/Ar1wvb4qFIeNsGoNQ118rFdAoFaQgEI2rLBN/NEJ2S qlxuodBnDft7ukCbwvezUv6ANFSgpW7R97U+It0/x4afp2DAS7huHnn8RIQpDskcSCeRCKftUVxz 1BDcTe0Fbzqg4/y9yuKndkJQMJLRJtpU4ZphZvXn8qOt8cIlQeV9T7T8etu4EvQN81p/nLwD5ZYG fn0bWUV3tZFGky7TakNiQjn//jmsvWQYdKu83EYROQzFWBGGn7jkB2qO+HtBOfuFdnXOeXSuxwmM sYKTGokTlzhfO/rtuMvoCxK5WOqNt5oup+X9kiFKaLQDVnWUkCPOxwCPDF2sZxcNSkmlDZTQUR+r qF8hbH1Zti8/1WZuGPwNG6KaUUDeDZgYSRoVG0teWNlsSkVBgptbK27fz0DYnKToGntSgBAaimLt 5WJV91qn45wUeoPdT/BSmlzPu18DBuDaA39H1Krdl+5WpndgmPRHDug1kfew2bTkpQ9b3wTU8MQX T6A8rdFwMeJNpJbidyzsgrxzLPpqCqsdxkOyBjqfkUCus54WrNLo5tN2kRzSRFpXeLKSQg13rcSR sIMXDUqHm9eiv0crqKXtvNkGqIfttJ5nSkBX5AAfLojc7kgNHv/WNn9Why4WjDOIja1HcRLOdvRL gNSsFexwBtkteugaZd5kbr4aXzdhOOMRiAwG9HEEWd+dIS5GA4HGbxJL/faIS/ZX5De0PfSb5nZY O0BaUSCo8KbIQ+HXzy4M050Ajf/IXxWbqjdPSXNQmISLNtzRP7G8OkuF14kKOkl8s+/xuZVI3aqx V+xlEmmpjl/HRexiboVu+wT7JM0Kn/tgVKROuBzZX+XNRs+y8oVmru2W38RNCJ/hK4zEQGYh7viT Zt3RyUra2IM3hW68/wsKkQGZr2yWDEtutkk/Qm67gktQ73WSLCOALcv4E5KsPUeE+y36ky+/Kv6l 4Hlal2Orefxb5qyImjdRzl89x8TNBn7JTXmiw+Xrk3BI2itoKFhwl8HgBjzkEEoe3TjOF57Csb0d 2fQAFFdwRjBhXUkVVq64JV4b9ITJJ3y3ZFJ+yuIXhDd4+d5xlAXeb7iTHgYHjsy0A0R/9fO357mz 96eZoXffYbDguv7xgThcOBj/PqUWP8BLtxAnAtfVC1nFEkm58y1SzMLvTz0mPr1MP5+njRoUxVTo 7lJO/iq77k/72NmNLZZIBUW6crOII2IszqaxfR4xBEpyA2FyUMS1KOSROwUu5z3wZTJfsRUoftR/ j21QbxHsCu9738qTZnezceA4nhZdymxGjCNqciW5HR9MJqMSqk0drikIHlE+1IQGLXqC7RPpY3km DZiX6ZZc2VbyhHInfApnAZ/WN6ve2zjWKzrT1Jca2V7K8V2ch306tRvai8pOboheH+wGqf8RFewb q3Tg2le92HFDa2JM2QkSSOWC86nW3xFtMF+/pRZcCWGmB2LxtNqQ67L1yxKkWsFQyvSQCtpbub07 FxORixd1MOmeaR3D76eiBV2a6sQNGi+lxEWPx0NmGwHxasomQh9UKo7vFVEYMNwJON8k1JofHTt3 a3h9okf/fZhthyIMyiNbP+4MmYScaJ2NLP9vgys6a3ze4hHy2FUJveD3HjxdDLXzv43MKcWmELCC JszerDq6zeHsQTAIdpy5WEFWEQwg8JPzSiXWR9NnL6VjEZRptuIOzyXwLERFAsinFOQh996t0Dy6 hqSbkR06SEOH00uQyGFMZjRftDSTtVSKvbDZt4ndGqr4LXhOtixiaMNWsgMcYIdP2rEMjDmW2yi/ KwObSl3H9L2Dl+03Ev7EWdlnSnb6SP4piNCYs01kTyhIlURpVz5lklJ4sYZPiZi6vDOgMiPYUI+v lrxyqCQrF+2qdL/ZtVs2gK1Dgb43k+j32/hQIZWu/XwMbFwj/MvAno3v5WQgmwZRffvPKKPqL6Ki +zeVoIT1I1pHenuVHc51/phy+NzhRg5pSHsYBbacwV6du5ayJwW+ho9hW3nGvXGhkTWCsQA25hTh UWWbSzbfNBcxhwHF2U81iiqFrDpZxh7hVzL+yPUNKyqSJcBNv/5yQiBc9QYuYMmrBvkUeDxZa1RF j596YJZtrFCPOdkY81nJ0SpGa1F8Vow/ui4bSTX7sNMvj+wcPU66Vtf7gkpb9XR5I+eiQsGNOkF1 TMNznAbtH+9a4TmnqtBzR2mCl4YELzihNscl4+VfYHUd0MUActbJ8WplvfxWsj35RKMdEtZhol4d p8cnF0YuH8KFdJqTGngLqhU6CzfHMulQEh8keCF8ogho9XJTpc5aEAvYnPklUgfnalcumIsdwqVx LnOOzY2WF8usAqveM5jpWHnvyWqeluAHVOPXkAE387FQ79SkKBDxiRQEfdxVfMMQWoK9BQTfHB1S HEg8CYsRl0hpLy9QMtaQa/Ug7zxOaxF184pW/VGP07gEPgI7FEAfHBsL+WSHhw98bDd2//XzFxPh 42zkRi9DlC/f0B6oYnY49p0RYEzxDxc4mMdLgSAHfhJX7tvEm6WENBAlfM/nT82AL4LnjnqXgvWf 01ByMKMoS+OsQ6978JVugchmR09TMEi3GX7Nb7ptNycqdon3IpvjI3Heq9B4su5oHZRiidegFO3i O0FopYbaGGpCN1SXi8+cvriDYMGXFSTn/WwMsclttCu1zwg3nxD8r1kPs7UgIpLn8wfcRKe0gYU4 Fsy+C4rCWjLkKBQl37/4vu8yOt6RSP2iVOKigBlNkyjgS02fwkhT5j5U7w8XPtkezf+zqPj9WPMI tOOqr8iELT5E8Tfe4ybLeXTBoFuR57IhDCwz5qmClv6AG7Q1/tZepEsYgV11mX5GiOgXCxbdclG3 x6J3AEgAUJ5fBILhr+WydiJVV24svhS1I4nAopnCumGURGTTmkqVTL9kI0A8OP6fm1eGMDTe1M3O Zukjl7bS4u5e5sLZqOIYOUp5pnCgjwHRVMxzB5bGxnhWbgXFWWKDGj/ptwbjCndhzCrPnmWveMgN K3gdtaxd2cflzjyRudrgTls7mwP8MC9Ue7lIit9LyciTu86EkqomGk/oQRl9ucpIvNbaB7uQyDcO wnBvcSZERsX7Lje2G1stXYuCrl2NN5Ukmt75Svi2co6DM9Lzwg2y0nobOJWDYPoBRg2bqqJhEGht EBIGzaXwuoEj0DSZ+rzenOrS+Akp60OWB5PvOjK0Q9ByuHVPCANXx8FvfO8YZICwaJgnRf2svBp8 SPfLOeHpBW8CY88Wb8KY7Nfz4MsoRfvw1N1jFcMIKApPTU0shNAgXSVMPxcROUFvU6WC9yGV4/0u 5m4WTfAD5vTOSxrSM7Y2dHcHqnxdp61DcRu3AuB2BU+vchB2Fps9myngUzfWYBa8rdS7i355/9AK Xij4/kfIKppgJquPM1n5xHFL8ZtU3b40+pb8pRxp2t2PoWhYta30CHccDhRIodRYZDhQAnaEVyP0 rYFLtvLfbtfzmT5g/VIioM42m00nq7IL5LgLJhrB91kHILUQeylSDz5+vEeNB2KKnrMGjoCpoj0u SgZk4JIFziK71lwgpIgpdULc0c/zK30IaZcrvaGmdFLOITTZgYAdzgXcg1N5CJjBsS5ZS6PvNwdK 5hD/7Gnqt9luA4Xd74gzXTN/1Zdtzr7TzJ0hIxRhLC7e8JmVdc4rTutmTApazMAt54cTd+ULk5iY F6YDsPYjveS7+juULqrA0b9powvI/LW/aD63rpyd9ohJqi8/wA4xvH8UHumw9ZJS1UWDcUtW/zgl 3ONF6C5U34emMoKLQy36PoIzBq97pZ86wqcx8pa8Rx3rnfqJxmX3XB3ohzq03M8SrG/VXM9UjjhV J+JfnXQTwmNDcSbxAbvNuqy+ixhNKuENrdoaCe3gcggsdvQNCldUTOkqG6ebJGoPOQTJkN1kIR85 AvoUWYHtlVSNObTyIi1VcgP8J64bCdg4lTuN+t+Qv9ZqQdPJYEGvG2bcUNIvCOWHZ7OjCMTDtc5d 1vIAMXu21aIY9V1gK+e7uwmIOefoWgX43bwIGk2cyRzTS56AbDsolRFSF9BhvuDEh5bb3l0fJnfn JUip2TmwMPCs38u52/vNTP7FK4Dt7V8+iMxr/SvF3ZbhUKtj+RBRN75gt0k0d0esKUUMBNDhTJS5 GogAfOXSKlr11W3CzwFfcqvZhzjPgbFAga9DUoka8ouLFWXMQcQqN56SotDV8LkwErekaebAzHmr nlaGmXBi5pGx+pjnZNiGHvW29HuP0ORg6Yw6ZDbM/+UNl5fomCk9Ez9RYXe99lhgxeJdE/m9fSDA JPiDoQGeYZ+Fb+njOeD4P6Q98oadgRP7FHXGVOTIiiCuVgjKjwKAy8vTgMBYwn+rdnETDb09iubs JblDqG3Abq8tjwBnEJQqnFsvYNxCOSsdYTjFhG/00uLDHh7cN7B8dzDm3isXclWHFJf+gtTURKEK NbQ3C1z5iJRf0L4z4rbGYgWx7q/dAl8o7tw3+Jbt1yqkFlKWJvUf/oqfL8PG0HX5iARQ5HM+MGEz U6Yt3uNZ0RLoZGK3B/tON6A+4Wr1Wqb5WVtQNxo/rPA0mfGmfa2kuzPv/ioP4yFf+wsmCr4PCWE8 z0/RHoatZhJWzRXyvkmdRg5eMR8AhLA+jIiKKYYkloD9K8cgacfJuelvlKdmFkvSeTDgtYNf0XPC 8U6eqS4Loh42qTas0VZ0VQxsJNVNyvsReZsjb5iq1B7YsdHE3RHmkyHxK5Lyujlrwr98u3QmeiwI LnRodWz18uNJ6l4qlet7DyXr7BGF1OW0CfKcAMutt8mobyEeOU141OLL/RVTRXKt63HHUA20UGry 0hpWiobBqiHpTY5HK/IEg9PCW+M5MdIFKr+c+L/Tln1aI/S/Pzbid6FqFXFyBU/GRYnHC6OVPf0R KpSGk72Dd9B125Zu4Ro1Wo1OwVK1AWNWU84EtVvuMR2+2Z+ee7eYjQLzFwpKLRZIrd1YYXuG3Tkf 5glYME6FraQRpidh11GOCMzBoQ8zAVTMI98O54Sv9zxvGhTEGj8sqh2WTDUyMoUGktuCjRnMioDG oXl3ga/5uJ9zg+O2yprvXcyg10XII2Jmr4rLqwpbsMhE/oyAJkdFeYdrcwkiOk7WOvMmAQOZ7IXN FPgX8ED3zsBINrpDXdgu6fqVyAXbs8nBQH5SZzbdRVB5UuQE5Y7xlazL+HInVxZilGn/lhPNMN7v UPSEHMLlcBGmFk0M9+C5YfUbwJwyqJ1P92lvihYYqdwwaprjgqb4nAX3yos91By9jsoDbCK8l+cV SR+BAwv5C9s0lLlSlDaMdFJHYcshQRmvmFyJ6rbcf40pasQdfCvRMpWPQ/vFmK696PNhWBV9zrxf wtd80nkAuBq/mgSgm7/FPR5ednNbvzPW6SJmzzUhSmTZ7EcgAwFK5ilFmqqyrAvbX3AIBmb7PH7r AXFUMEualGm2OJI3dhnPgO7jBzWBld2djz7mxA5u5y+ELSS1nuC3inLd0Of73z+7mjzk43a7jD2l SQzJgIo//+alYPcFjb/aAsXM8yR7KfG5spNVKs2rrVdctYLY4U2EjUwS/lSwJ+9WLB2g3Ti/Xziq 9Tv/9AGuF/CxBQ0AZGOu6Js4tyRjPNT+GaO43aPkL8n63PLJ/k1DCR/zAzE7wYYfxR2szY582yxS xR0mk6R6sMFet0WFhc8WR+H18Ac9uUABCfUQu0sQhwB1omTDpxwDe+jvGbgLo6VBeEX5VM6ynEWW 5T9QgEHsu8CL75+QXec1vgRCZd1Fs4TDPm8M+D2lBxQWQ79DAMchtBXV2M3UY7wC/sN20wyn+t0x jlfFe/azr1lG9VJKa6OMg5mFjeXTDPdPl6+jjdXgqcPqDyQ6u7ZcpY65pmk/2Hcy5CraKhIJhBDw x74NIOG8KFXp7ySHs2nxoPpi+BIyUfnPbJrQoaPI9i7kDnA3u8k9LDfHdwBuaCiBuL30ttlQjSPD h026KhRH5bGCvQo8Y1f5K9JFv4y9ZAV4IIvg/CQPcNZsczcwv3R2eCNqAIpwjKUYR3MIvDYhemp6 dFHyuzWEd8hpKctSBEcDAAXJ9MIYS4VDsvGxoOxewz78VQU6dDQ7wZMwG5QjwJ+1wMWtnHMUfACR cWY+uLgmiwM1+cusB2mt5nRS8JzfgJdlx730zC2lBp75By8qyNBs8Dc0FjRwI/Bqr+dDdGVr3ymN zYiV2EmFupo15/qZks8XNjVbEPEEi079ZTLqJH7niiWgNQs7Xn6O71aNZpRus5zBMb4wLAXHhkPJ 7TFYfBYT8/crHRP1zkFxf38TpffLBsYQsL15vgU448Iw+5PRF4/STM+JlJgfRcY1PFGtR4UBZ7HV vFXNqBBc7Gi+AuhMzJBShOUjnHgolecFy4jXSBFtlITO2mD05V1CjhAaRm+uSv5WkWu8sPvctRqq zPKjwkmk/BsW/9hABPl6Gpni26CFxPhx3Or/t6ejGb1NzB+uZmWh89kRDrTYdxJnwwfEdDm/1yE4 v71SUtBTujftLXV47NHT/0wZlRG0ySC7KCrRPYMBupAaOYNY70k1xaUZlyRyrjIx5OxonT9YU3L3 O4VeXLRLp+cZD31SpKOmhHAtGzwIa/8zJg0h77VPnyRI/9GkbuFR0qllIBrwO3H54ggWix47CTpT GBcbZ1JGZ+1zMk+etJx2cU9UOF7csgVSKbfUTVX+jggQpARJm7KkoVX0N0pd2CU2LhUyTO6xIMKw 7ph4FiXUAZZ8NdEFym7q//Tz17R0mVy6+YVBWd5kzbHEzvjaL21N4ahgbbj58yriCnoMoGpspaT8 uRjOpY78YQ8CRragbLENIpAPTQeV2LiBYxz/dQOaXxECVe7t1PzClPYaK0UpxMMPIn5VMbe4Ntm+ jUe4G1sf7yCq8qXgki91tikjMsP8OFjj0taGb/019zpkl1Rki3by/xae6fFKyDd3i/cok4IkDfOr kq9J8c3s2W6GMc1syyVcRagZjU188YEqkk+/SpIQRnJS66PcjtULevJdnhGatjAmp1dW/lNt/OjX d5Y0MUDegdTpRaQxoFRFW6d1++OSF+ZZjjbOxIHaxfGh89Qy0t08x8VpIj9s/TjIaw62EgrZa6C+ SlJ/hWw9qJPoS4TgZtALWd804Had2AB+h4aGg6xygumBRJCD+cSTMYK+ZJwwHw85FY6GaJatcudT bVBwpVndRJxw0hBLqCH5XH8M4xM7H97QZs7/JWCQt9Mltva5k7Q6Wn32uK8YgnvLniTOdbAP8Xc9 8uC3KZeItuIS2S4FmS9zpLvRl1kJ6w4ML1xMOqbZGa/sSLz6mfzbdFjp1b6bnzR4NUB+Ihak7PIH oWRymDOhWUR9X2lGhdZKpBCi2WvtJYBxLCBypzNAbo0nK+L2sD+t5Qm/exMEk4v5w43o1M5H5JD+ z/ZHHepVFe3QZqtUDOdKneOw8kGcS5Svr/zO0o48/JSVR/ZMfqM9ZXFZySMuLEdxjptAc61liVMT z6BP7a198RFvyeVjqubeRbxUzlDX3UNPc0RTq+Z7aJ87ZKrfKC5qpNTyon0gF992Z7nJ8gjzWBnF 8ByIRPQ6BwZxlw2fOUVFF2SljaifonKNfL0Vs1FqISV3+I5ORx9AeAqfEb1N56pUQePUR3TcCrt1 Rf9+uXjre1few0rQgwDN1rd7jxv1fpBKTJxk+c4cQqcJaZJCx2SwUWNG/30hVmPkOfbLsokm34z6 uO3gCEJoTjHnBwaF518Mt83eR9PhsLJf9d+PbnSRM4JRx6WCgkhz9FL+TPseAmxddqJMwXunj/7I bwTlmLAEeFeRXgyRCN4j4IVWew7Ql4VG6eP0PtSjJJdD7qxnryQVfDDYxhtpzo9htRmZkN1sdJlD 8GwgO5eBU/0drfUhkS69Dqd6HgVmuXUQnhOXEjtt2LYqUSBATiPQ4cOlowQbqp43qbk+8ALSpwur qY0wX4WB0/8a0ErHf5iZuQwJhvpl+4YqoPSe+4zbVIfGjpAmuf66aClP5crFXeXwCbu9QT8nL9Jc 3i/5CY+Ct6yKMfqbKpRFf0w7SMz2yeC+DNJngReqHpf8wM3bkY3Qs8KZ/uoSo1GziIksB+ypwUOy vjzjcZC4MPXAAqXiZqoUdgcMQpKlpyIsoIvyxIMfj7wALG3Ke7kgPEOZgR1pbXbV6q9SP7lS9/2x dn5SB0av/rZWXAzb34xpMzWCzOhN7Zjkqbouqk19+gv980JGFG9lx3NnWhJw90zNilqhTnb6MBWO QHhGvFsOgeb0UfNUN6eJkEWIWns5gJ5kKZ/ysW+mgGU8yBNFUI+guhhLy1L2X5zoFvfe3Px7uXtl kSUWwp87Wk9oO2NGtI6+0F8n405SH4gUJ08Ckwxm9OQqzWdIUAfr6n+NoVT5xBk9UJyvQz42wmrK EpIPY9Pcf462uahIGzAB7bBmWBeV44mz9LB8CNdfIRXS86ci5cGD/jFVLK6bzlAXt39c5sqyEcJM u6xvGTsCapbfc3VwtH/fN2bYC8gPdBVttaLT0bwmbNlkLxAsIdVIe2sQ48bXjA0m+1XEswCPFHx8 3stK8w3GDZMLJYFkx2zd+I1rGh1CQsT4VbTqckELShBqD9fXnjbHF5nTVQ0Se6bPa6oPAEqiQDaf LOLqobmik6RqlkItVRcFcjoiGlOql6LZOqDBxr6yrr3uzlg38SYE7LC2PN9IFYJCud/+BquDRsQ3 zympGPn1Hd99HakK3nLj+EEzfPQrUvF8lfYebulO0gl27EKDZBijAOyg4kc7+5NbbMOC0g3T0r3o EZNB1gx44PYqJ/f4GYaTb427npxNTLy/4dazHX2rLLrPgCUmIA+tJs0rmO+I8zbFTNf4Pl+gi7Bi QcHduuQe8dPqadDLDm3XrWQ1oDXiQDal9d1a/QhWc2TJNGyyG7UeURB5tja4McjnG0euTnrPIxZ1 SxOdHeT9csfAdFaezsao3MXd6zdsh3eNVObvnVZiN2WJlVc94b6jY5mH/GktroHlYPgA/43FMAmP igpLxi6rC1399AX0+lweJZlsZjHjjPbdw7hnTBtys1A+80tXW31NV+pvRlgnL2akSXyloWJ1qHgA 9G1aR7jpXnG6IOJ2xvFxc8MjA+CHwKbK/AkFc/SHvTo8ny3ogWF3GIy8LP7+SlrqHUv971NZU9nw NVLD8GxlnwuqndyisIi44g/z8AOJz8h9ts1Tg8wriXBvFEEOctLwxewfR3fQvdbzUrKUnSL1fHqN DQOL9P8GC8XlQZtx6R1dxK/4ui/ZUOSFrUazs8pctIufJV4MCZGkuikSVGjW/5OP/Dl5JRGd0rzW dU6mFZMXnORVYQhYOwzh/psqgSaSjeDaiqVu7kBKlwpKVBlwFdJd6meyS8px/vsrYiG4f5pe4c54 3G39RviYW2g/zSClOBuyhaI4j5L8eXwXAfDb4eUS5dPZARn0s4hupAF4ZlVBQezUhedthmg621yJ 4P0pv1vYEM4O+svOrv+bY95xOMWr15RLKLD8/pWD50PH2HMtwM+M6xvRcpJMcToS6qV4FbOcJLT2 25avc2uSQEAe8G+CbVghZHezVmq5lE4md8Wfb4fEaAJJIcQDmEzpu+w5Xf9lY6dG+mEKQJYcN+R3 aBjqquRoAYOab477sBNKaqW/76IOaJi83lVCs1CknBY7+TjcEzAWOM5W0vLApEK0YCY96csve+mY tm8vBwmN8SYmE+jS6DT3j4C8o2G3oBhc3c/YDQgY9qmFz+BOdz9ewShvd3ybXWc+89ApQjF0L7NI jwd/4PHgIMFAkIW9odTYL2hNHy+yRTVHjBPESzt9Rg8QIVCF+ZnIGC8pglweaJwWXUE5ObPrc1oe OBa2VKgIU7jUkVGmeqMSLsX9PSqkMYADCDoAcsqENZVqrzjGZ8NcJXIgP1BDaOvrPXwoumOjGj4K lGkhy4a5CiY6qvgohBLR71fafh4TnFW9qkCrMDe6/orAPG/Nhwr/3LBe7bnwLvppRA1lv+J9F7a0 yRrIxb7TIPuruuIJyERRLEBacTovpVHMmQJ8i2ndaFyrco0I1htlZN4X0xcRL4EMqecwT2t+gTRx MgHMg5bVUiXTxmVxi1dM50T1rIm4GsxrEavllUtBasOsALK/JUW7vQdZP4LgOUWxz1CZd6N4+1VP xZatimOPEw3Xh6FO1zrqYMB6PoWoXdgjKiIWRtAa8DGcDp/vb+EchOcKnFXBI6bEmxmTwrxHEDI3 GczwP3pt2v2k5ymsrqwnvVt666wYR8l6q2T1SgzZ8YxsVoDOPM4C8rcOPkaOTvRMHJ5obfBIQIJY dgO4gyssjIksxw9T6b1MGSc2hR1vwM9greMzpsr+6t9O9BrFtnzj1tbYsYGuVu+AUo0cm5ilFQBD kEUFmle52qyuw0WFJb009VNX527kpUzjqkl1UTmCD+BRX4TJgNWenOeKwrRvpl/S9jKWtYwCKTPs Gi1hv5NfKiYzwx9TUAvXBqUs7yVKsRB1TFlbTWrPx6AmPSTcR7GyzWh7pRs5MYAPXHElpojW8vl/ m1Ta0SK2daC9WYNta6dO5H7C0tG64tcNACDi0Dt7rzDszqLLbNjtuVRBGAd8XgFruQgjBGbFlI54 Kza8ERbfuZZSme0NLdwdIVPJnqZfLGxzEuZGDK7uoivreFuQXZ85hIIS1gz49hs0QIx8BqCkltbi dmT8q91oxDVT05WWF+IT7+xEEHMB9iAWN8mi1F2yEM+UwdN+jnblaZQ1DjIAb8Vaql1IG0mjzGyD ZRXPLUqowVYrU8ATPj/GJBFpkoCi5KxNYVAcYH/o57pQKeJZ0lrFiI+/92SyqShj34sW+HxZ54ER K5eO0+o/DDXELIGhckHkJPCSFT5m7wUDpvPgMfiUZqmbLIS6S6FhVGnYcp5e7yxqAdIibjUOhjFD sqzDzhlQ4zLcfAOxBlbiPJLVpRd/bZoFuBA8YjLIUW0IwUwmUt7qBGgq8VVTkzM6wewvZn7Sc2z8 NMsiKMzt5AbAf8+J5svTazt6MueLoNBQXWo2NDcXi4N1QRsjvxQYod3YC76UHc41vYG9DQh0XVsf mETST4Vf3UjSEFCfdRM1xKl8iWg6+q1JaVJ3TMGxtzR3qHAPFul3rE6vzh8i/H6dI4p9wp5YFPOW wjkO17sfI7OwenrF51COP6qyhQmTtUSV/L6M6KB0x/JKh0/8NgSVfqBBNy7TNLDLstUGjZII6TUy yYQwXp/UKWbo5+3A4cJECx8iOLWY4CX6svQYs2AdMZ+jxUc9pNF422eLkFsXC/MHslb/b6pHBq4p 9HTNrWLxIL73xSum2Gl6Ypq44cAvvvglxF0hdJVjvsJVeK+yO7Bwu8RwR9IKzS931QLQgY8fU4Bq Bsw5kVTorOyvpDrUkJ8iJkHhqb0CyglUseWIrBSNIW6C/QW/pVMHQOKCOt2elzu8A9/+/6iAXET3 oraLDQ5NrYNLzCere3+qeFi4/xGOf7cT9CEhnMqgU1EQN9j/2iDU1TWAILau26aOyZGrvIpFBZ1g B+705E1GZuM8M98sBXQozvQ9yu4G6VMoWpawh3DUh/HKbGjZxUtdG8tWZ/YoEERLmAz6ufwNAtF1 SJdCqz0USQoT7w/HoLr8v2bxkR5/9PDOTMObTI9X1/Azm0avPXF1Pcebae8srRaRTyGj7nSMb1IX MWYmlP6QvmN2/oTNDH7J3Sm1/F98W9TqaG2bbfokwHPhP5kyF/J7N29pPi9gMQQ1QWtIloW0rVyD qF1gIPM3mIbqEqf2GNe2O/ZPEDYhI5GKSviSFpCtu3W0ZwAQKD8ZngYh9aE4vOQuBsFsKR107U5C YOxFUdo1MiFhDijU9ysXKyWa8bk1JRB79qoq0qhnKC1J8dH+c5T29pY76o0b6brJWxha4ahkI6+t EJK/aftIZ6kTrqpd0d4yvFYewcAKH/pL5fdSAfyeKi4NlIfebmkQ16NEn6AcExVPBlcFvAqQDtxY w9cLD5SV5VgANAuh9iHWh9Anb6heG8+YIRdRaC6H0zgLEqA6Bd/NVCUq2SbWJ/85FXMVSREM8qlt QAKCf1Of7+0ecHNSJZJsouCXUpPOWDrK2YFGreRw6ADhOsBFb9XCrBPFIkIsUXC6CvGc/mNqe2Rp zhDu3/BDmu+CIpByVXo2XN/H2SEQ0NqVsNe4oxsxKryKrFwYFPm9NOJmqmIji0MDjaWa8cEXGyex Fat4qV4GhxClpLfLMqOKM2EYBY4wl+GTL+jqdUffL/P0G+aID+O6DvHw8E8asmIW/cK0S1yNUhoE on3XLfW14E3DGVj6cIs+mNZc4bjdGGx3x2RdeL0A4CCCqTWgOYaDD8RvUCovJq4F3KSNL6TMcYUh PCm3dP8NRoHkX6kBbGjc2qsb0lduFnDPXf4eZWoLhCcF4K30gTMFo3X3aYPNUd8TjZ5jyDgZZZAq khH1RsIhWpL2itIC2fmRrkHUP9rod+RXlFCQl8ivYtbiVbtGLlQXduMB9fe7sVD2Cljf332zJLtI qKZKcvTBKLC4pWwROxmtMMtKlRiGCS8IUHnmtMHs5p48Eh7fR2GaN7f+ZkewZBLrdB42ZlzKSdYN ZUCyDOKq6Vz8DqZFo2emxpZqYNY6YS8kpJoNPa5v4CUDcGPKo0MUBFvdiczxYcPmFyKg/jvefBMU 2ZZtNqKtyNfOc8Y7md+HYJmnsikJ/Ixjb9SCnXsXrz4TGR8pqwew+jc/pZwUNst3qcKo3d5JeNeo GlUIy1UJMcP+f3uqYe+VkP5DdeLsV6/EiOUdVcYLw5TeX10iHS+5+KRM0iC4/G5o5iWrqnu7p6ia s7PbqXB5U01A6tQ8hwXDonua1FBKN6jKEbzF7ag9/g1AwAQJIuf82i8yNB0v7jfh6SEnEm+HDrv/ BWhxfGXuK25Npj5CFjnSqf6Q7beEQxX8FBfGY/wGN3xuh7/tk7DPlq3Q/+YjsplA2sxiCBx/ldlJ X1V/x6tJ+zoHnya8OTMdIHFIRExgzfNC1Tzrh5rnJ4EoTG/YGrCrydESlUvsT8W9DCPN1LrBzt3q jhWeuPigh2iijxGHQautW7Rt3Rjlv1D5rV90k0Cn3mzNlWsu1p10HvCgXoLLSOIHS+dlAilnTmdK bn1N+nVPKhZ/gSmkp9z+8U0OixTRbELqdepfQ3lmXLzlO3uI72RvYwUZq1Cska+FeJHejnaHN+ln TkigmpeJB1xKbVHW4gOPOcCgEP8YAsx9PdXYzjydEa2bqkTrtpR9Gc9LtRNmrt2xl/zkjkXwpoof VC/mEf/xZHbEGynA4oPphX/saCpe1gukbtBEixiuOYiAGL0x01rpZ61jE8zqG48hoiEFRjDfI8zl 7wthFnuE3quyxAsR7fx4elDinonj+gXXLLX73knNNnctkcctK63eMf+1oFF65iDF3RZMieJO7VCI WjZEnnW8oON7nBvd4Y1bMmWW6HrtbvaBuI37HpZk6jObWIvLipquTBfQc9Km5vOVgin/Pc2pYQhg FAv2CiEDIeklUonsshSwPSdQ/60r4GnQc1owfbv/zNWz6HzxjfAgrC+jyt7//m++WAcSIBIeO9GV lknOMZywX3E+2IBB8z75zklPw3iSoD4QMYC7TNsubveq0Pzr9h/7KxUpHPda17SDmvvQ3a7GppN5 EwiAYmNDZdijClTL2d1rAwAxF5BxKcVT3tSmaQC4yJX5mDCEtZicIftlE9bGQi55tY4T6XTKLm4A JWFkYGg7UmLJkqyYBJoX6EDxsPKG3VtaeRIQhHTWWt/0/xnhhqSgm7bXe6nz5/kXl1bgJTCx1RmN HA35qkvh/xkr/WVI0vy2tEL480F3Cro8v4bqPxxqAup0fsVNXQjRl5wk4eI/l9HgavU8wrNuFTGM Yb6Xsz91MRQobJ+4QM/PMFCPdi4hgGEoefnlSn/NnM0dFkS9G7xs2TljtuXdtZjSW/wtw1o07OKs +cxGJzyjSg029ivpMKPGRzwjuTKsKFnwzh808vQEthc4HznRjEA7W++yk0tpgWt/FSgDwydWD6M3 DVUecySgZSj0P495lqgHjAlFEm/0MkEJtpskL3aic4gw8p8lC7H9EFlWRzj/bQ/ZdW9GHwsCtjDJ 6fN3W1If1EW9vZNNsePZR1fC9pxQjnB22JKE2loAicN3pW/nXEEmtKTpF5upASYF0O7vAOa86Ynm e/EeuHWRFwcZq40uLT7cPHYAQOfT4Co5yFw+2V40CQPhtoWNJCHB44z5gghKRQaFUUu0SEr7RjYv hmTqnntw0P19GHy64tBAfWiG4PPNddsD4MCzIMsLxkhitVzEwXdi9yxV+tfmecO5jeCOTMXIGrba C1VTG5tRl58b+dzgupCJUvTZ9nRrnA7a6xzQgYyaF1Aj2HhkIh+LUB/UqtZD/Kxk1fHyLiBmEaFq ZPLGrD5+Ozk+P4+XGLPCr4yiZxoD3CUPzDxndsGCHwQwuhLMgnMcXyzrMHtmn93Q/twn7qHgV0np 7WPFIIcqqeMWAx3l84wYg1SFv7N8tSPyCTF7xxtmbYAwYu3tnukyaGMEDBr6vsUhPxiTmrYfYJ46 D2oLwBM0g70kwNdyR/AAB57SWKuvzQdCcMIG5KeInGBLBlOoBAuYdVdfvsbW5WLeHTdojMrIZYcw /lTvnyI2vUkyNGdY/CLjSndp2ENcXnNKul01LtDL/aCfCBG/UclfvkkHq/W1R6czAx/2bExt7SQo e7clOgCZfWraS8bTFXbZ+t2f7+Th/nAtiyUdvqCv8UcPBYrGr4mGslZ5FAMledz/1ddfn5ayBlPo vZd7ABfoU9TXAIWnXq4I298+4KY+2dTa/jrWQ88HSSJrvBzLg9ngNrQqgT/TfO4scjaIzxehQ5u2 pQh9ssz5WM8GOQhU99aLQTJ7CFs+TV3Cg3R4PtxMG5XgLdDowh2F3J4EX+RRFdW2gOjdBU/tatyb Y1Qxm6YrVAHXlFJlpEqtszALJQxLLka1MDlqpAjUWOcaUVS2HZoNM4A9jcm9MxE9lKLInfI95Fmb lp7VEO51sKzwjKPiAbQOwskwvqb7KV9Q/iEzyrWiaSqWOvtEAtbf0bVTNEhkCgcM3SCrQ68w9A9t MED9uhQFzkwgcFhAwXc8b8xCJCZUyQz88MKo434VDFykAegTFVdLLHFdyzCCGjzDFgbkfpjtXwp8 dWPXKGY5lwZqovoc4cDKKo+IVncIDiABLptze9mvHZvv5zEk5czeXvH7Oc4G+b5z0O9RgUzNVzGR sPPRrM16DC6nyKuBmQGeL9CMhjBUL9/ilen8a3ioFrxFM1myQaICWhGLofMfOihCuWy5+o3lzWuu 8qk+v90d//ql0P+M+tnOvgH8B6SL/FHU/EtmaEasy1663bdXwVTrLnRU7c42D1oihYm0w/Xk17s/ em411oLXphF+l9G9J/FUe5X6qw0lKvWPlCUBdNVfheh0IEPMeiufryrjWF2w5Us1UgtrBLCd5w46 HQu+aLyDN/+PLomiIgsFwRXN3PHfUc67Au+AjQ/osojLV59G+tW0r4U1APQVwNzn2UeihCOOqSLE QCfQm2HVrsTzmpuu+d6ihkGM3wIWzt8YY36u3aqfYlflW3ux9EANw3Znhs/2VfNlK/Yh5nqAcnUp 9m4bi974XHnUDhDke+TU/8wy0+9jOSaUklMo8PTq31U9hzqVZ4UX6weGrQQ3xaEuQSItB94Jx0Ed 4fAhW8nGGkC3MaVsC0ZU171+zVOARZhB0PWpEJ+U9EYrCmBH+QLFqnhWRgU2FJ4ixSaCXL3yN26u PpG51uzDT4jWTuJ0g6Qgw4oGZAIu2ygNE/OFd07+XA3S3NvA2qXZRqOxzfwjvlrB+1PhpWRmNIel gQkSi6zndFRhkZUXS8w0Klipa7bkqPW+Gs5NChSRfM53vCtrWgy9SChvUFk0h6RGcjd1Ld1CAVp1 mdRbd28uao37NPsiCgv0C1Vp1Qs2m+VDnXEiFyKCOFSVc9AnaPPhS3bH7BzMVrQD4YemP1UvTb9o jPX06rrqKhsMFeBj8l+pKhF1Q0CoFWaXa7vKfshP8yXcATPTSXqaP1kqxBnuHBB/wHQ0lGjR76bx v82kVM843pnwmG47eB3r/wZROrQsYKygv4rYnYBE07yXe+lLD8B1iiGVq04K6rIz6IHS2LwQgDvY 4EJ95A705C0z7homPCyGPPE0+xvBSSHVMBoccpue2XrSsMJnQUhYnZF0k9JHURQXZYxTlqYjsxEb LKcTPc44poeRt4GLtH68zxRoyX4RhaT9pJ0L1Vh2ntVoDCTG/h9/KdZm6cw+MY/O55ScK9rdmsze FzdqPyzuW6EF9ql+A8JRAc8qbpudpVi9v7wIXsjfyvpxmLu2eysHdBFXWlV29RJoTjh54S5I9wXI pdl/CPUAZ0cA6Dx7qkw98KDg8Hy+DDw2/UznT99jGDtmB3Dy6jnPii75T6+i0ZTyzSBluoFq0ivQ rPGVbPhB4HWKPdJX0N+4zNV956lOL4Wld+EOdWdaAq23Dytqvb61RmCWhnf0ezPXO7ZtftUhfGI3 iodAQe2YFTzCRnpiqa4LbADEbTPCcfJXtFdf5o172On6cz0ZczZ65jWjCh5+5YQFQpIUOEr8iGRG bm61WFG8mEItF0BHWuDnLppGkHKsycmY9FC2lf28SQM+zrrpo4ul/jgusLi0T5C37gn780pQL1tZ V71IFMkC0/LSiA+MIQFojwPHhAgMOP6l93JJBdPCuhT0Ujc0KukpO9tXOkwWD5CFOftMdEFwFFey RCIAv97h9TPvywqCnR3wl/5GGm1Y9FejqOP7a0pdCWq6V/bbiH5t1mqLkUvamwk9g/OzQYaTej12 DttzhmmBkXRWLhO59n65X8xdjibrf8shFYvTHHS+FhLP1LAwUDM8+NJglqi5D52ASQZLrKm6dnN5 e0jGXXzbevTAGibNiEEHa3EnlvU5cKBy37jNumaQLgEp2neg58sw6bct3BLknimycKej30BwFwRF SaubvVWRdjBpQTOaut4QXvhfP89z6FYRwNLJug7D5lJgEsFVrjRViya7PokbzPRzXmlYRH3+o+hI jvLaoTdIFFvYgibEMWs9wMfDMKHeZfSSblCneXkaBBCArd/MBfxB2l4Et3tz47yf+/eA0oxdoWxk 1KgFPSxZ25HRQPhphXQWQScmvSc6lBRb3a3XAdDlB9p4t/mSh5W1BktARimOUqlqgyH9W5JDmmnb pe9rhtQzaGxpGOWVXYNIvDHGJpklxrFp9E4GBWa1AK95qIiq4jfRJK4sC10oPA7nOnSvSNEBxPge pwRqpNxpivEdtMfmTthzcvTzZ3TVVyRf4/TrIvY3TOGwfaq25P26mAKyqgOcYz7lwdmVNTMfOIkE ggLd8ymqvKKMGQbyo+xWfgltCVtgn+PRP6YjzCM8MHhGjLssfhFgjqAZRq4+pIXumixdtOfsACZt B8EWM9iciUD++jcPE3y2PolKugFaoh86turrAQT0417iLUG3/2b94XIyNjuFA4lfye411dY/XwFJ TwbT3vtASfzoRq+kuHxgkw0Xi5lcp7uLKcT1+/pCU8JDK4ubzh9xwSs1Wqd6UedsiqT2Y+BA22bV uGiiJHNy+s9qQmHuqnvbCCrE86w6vRA704A/WJsxXKfXiOkzh1WccKSwyDF1uS4Bh8iKnOdI6ITi UMtf7MPFBhOkKH6mp624qIrXfoxSediQQQrp/cOVHZRDn6oKz8iZVfLyFtqdFwCHqAAgix8FC71v t5tjAQM0zcUvKms/Cbko7/kd4t/RMLQV/BGsxkp+Xg5sLd2sAHhrDoGOkp3kvHdTmPLcieEIFkxv +ed0kRgsK0ey+5lTg7+5+f6dxaiD32fMVRGOstwX1VbLB/DKMWz0rRXLvYxDYmTm7SaG1QQcwBS/ BrYF/JzyKQ8AoPdDhJb5KnSExOtFHZOBFWKKp8FiylHUZZ9PCY/ygCQkFNY36IU+IxYeBMbRidoX ZpDbrnud3O/4+jh83jeBA2VaS+kETKKgBvTqTEXuS1haVAJ/MJW+0IBpIPli9BOYj+v5WIjKEqe2 aA9BpSK61am3ILRKtRvT8QQqQFzOfTFEyRLYb9nsFgiAsFMUkvVJHUUAnEwH3ebMJAL8CUAiU7cZ t/kBVCctNpNnAh88u6ZeGzT+PZzs0UDQgIZDdU4j33FP4JqOU8MEbSlZCwzao8ufzW7ZqUq4q5b6 RxxmEaKSlMYiCWnf+ZcPco8Bvg9vmeYa6X+OMauyFkeABWy3ocoR652aevXco6hoxoKPlgyG1u3/ Ifk+YVawdt6kfZv01X4R3AJBDHKNUoIxaN4hWMojR9x+QP1N3pYLg2Ar9cRA8uz2MpcaV+SkfRYm D5Jw+S4FU7PXFMtKWICCtVNFOWk9BpXR6LkXEn72MVxp/J8eMiinH2baxwY+TsoFGPNecUQoAve0 DFnUgcYSCJKiS3nMelahRzYJydaiUT1n1IAJeokyxAw5IcG9RwRqVYtSXEKcZ3Hkr+Nx5ZeTYJAh WYgHLfvXGbASx0M2xmFjTHxCeYFq15KC7zCUfUlJceglAzBMf9dm8KCnA/lz2/7rcL3zLbRTtEuj M5LQQ9vxHd6f83+WrxOkSM6nKUeO1qnYOjILmNfObN25RHyH67/Tamxao+7g3rja+6jk0ToYzGsH h4gSPL27Qg2fBimYdwYqsZZvOAD79RMSGL9snDenwqQ10ujZYtO31JU8+O7i/2HC5K8Itq/fkZzA PLSoGpgUPNY7Unb/ino+It6DxSu3UPjVUOi+FmFNtnOmwzhuvLf41grj9dR3pEtgutltFIegTgJ3 +xByxMjCmzY7tB4ARj2boHeIovRY2wRVSkvZ6pN12Kb5p/NBO7hutNgcIVltGi3DpoTxOeAE5Vok uRxcq/W3LFc3YwE0lwRwXnUtlRCpYwlcQwW0Nq2iZkpLfOzITkiLD1KnICRuYObGIFX2QYeYjyO3 GGpcG/XHfaJ2RXFWtjzvFiXGgrrWkOE0fTqaeARB8BAY7h9bYnWEkVjC1dyk1AjhWlybSc00vUaa AAceQP/Yc9B7nRjsjl8+DU5XlH7jSFigIKnEVOTxzi+KvpSGfaqf1wsvg0cDDPY1BYXrUmDEGCQi 0HvBqTOPWSMUVSyc82BmTEECC5gBCmS4Tkvq6ydGYDl7A1Ok6DaH0fqifr5EeVVcXc1i3GLevjxn Wq6frkunVUKbDfqSR2KxpGBj7Ibjpy0FEunLJlVJ4MCtRFnHAVwEKaSmMwUNB7YMxP6WYyJMM+U4 z11Jm5Q0YWRu8FTtOWcFXNr6tV3lMkPEH2sP3KO7S9JrEWodF+6TQV8zfHeSzIAWOkuaNDAsT+co Q+eL1QlbvTS7q0renk6phx/ssKic3Gj7macUtGLdyO6M5kjG9AWrur9W8WhppP/9HFn8WnROFzw+ yjPne0FXm05meFyYQe9M4iWekY5DgN1ALQ7+s/7ciVBb7fh6JmhxDwi4FGSAsSAu3cafwCQku+3Q MuHx2UEYRDUeMQESEIN821rJrrcn1jK29evuWjbNwjOEKwl0OHdqvQB7ivhRnoqsX2bkTwydvOTN eihRcsAzlVCadNzopwG81kVGw07DLIu0bOMyesChRBclD559Ttq5Zc+g1HCdisOdKhz6QpRrQxen LLlc2IrgBJ1LnO/zS5T7yONsVBlrR96p0jAdnltZUJMY3/aWL96mFmJ3cCq3iWlZEclISirn7d7z FLRvJsXuakamsK2OoUQmi4aLt0LFCvNtDWKGEWgCgsa8XAkzo+habcmj9ZgXMOW0b1U92iSPuxjC lrYFIF3DlBpZgysjroLRnoJBPdxuYFAdNlbYsd425w+vxF82/KRw+ypA8sEUwbm8zbt6CCZJbng6 yJboyyj1SAguGvo0X43hx5G+nrR5cXU5U8YbkP7/vaCRq3ljtt1DW0BzOt4iU/rKDwYwfB6/PIP7 09CIJBsRA44IzHXMR9ZWoeIrbTueb4dGiGWRoUxz60hxV8ci3QKTXQd39ssuHEKyZVPQg6gbl8Q9 iAiCQsMSg2SRCyRhyBkMCq+2JpKZppOBYs5/1LR9KUTk2GbekqqbPVh7D1+KKZ4y0cwADpXOTu6W OKQ1o6yclOcNrHtik866zyodFkb5mn+wasBICK259vHGKy4oTKDdrfpPB76F1ZaJ0V59J2PHRKqm H/chEDutgbyG8qDEg7y/4hbRpCJHYhKZPDyrvWZWKVKwIE5OjWBZjKTxmB3Zjo331LwEq/471rs2 DlLo3lXQLg106yLcLKs7xhFu5q34bWS9lSEGFMuI+dxJvEZLKNuJ0xzknDrR/zagr1usXiIqz2OI n+hZ09etvIs//ZMtOzcgMcpkxjFjvCo0HwHURSitOO16wdQOpqd5XGM8dtz/hW87Ju7FQfxCmOxN nU+mDp2sTrhGwBHPele1iG15cO+QgTjZzWpF21Q59XE7/568G0SHYLcFms/iO8cDBudDpJwEXf4O IAkQowefUk4Kj9kb0EOVTrqQTAH3Et+gJ1xkWetZ9lWwf7gryw04MQwxfjs8MTThqs1ZrPRFiiJl 5oIVQcATrzZ+UTEj5WC40ZqzAzluiAizLGxws0dmrMOgAFnOCDyijfTE+klsB9yJ6Sm/DZ3x4vt/ CD5gEsVaKSU+rLq4X2Q2rnL+F7cF4JN2PZLYIEC0D4lhAWHjdVefPu44tBRyyX9JP8dgm7ZUAdhM Kqsa049w/iol/4BnmQ2r6m866YNO6LIi3dt8jA/hOBOcCafVbCGngeyfNVwdnF8JhQLDrreQWRX/ Rn7HQm+aZscpmAeFsGvQuYBKeNH7K2PbvHG8RVLevcDYQJ/VNycrLH6sJqKfwYWXNQX9gGR+0Er5 Lajt7BGQxIrHHPwOq/YqwoPfgKQ34QuoVkEh2zbvT3JGgGNIsk6jPVPgUiCElSgJKXOfuOvjO1UG rSSji64ICX3O6MeBC2myEDsVfeJ2wTrZqyoAPg0ofgdomIWkG+5fiPii7wriTzYZFmuwWYlOEBbS v6QN9hYm97cXGx0PvGTUtg7E4p8o0UolzaW4U/mR3lO2UiWlcjM6gG+rpaR+DrfOfQuWKJF+N+YK 6MuJCtXwzVb+9ScshyO73upgRFy87+Zp2zaQdHqexiqMMyhA2B7qaQ9oNPq/9M1t+b+zP2x5Bx/R MpzZzgk6+3/e5zzkQbE+cZ6y6nz3Fhgx2/WCxrq7++YWOUHr70BEDDxhyz2Fv5RGRcWrEdSq6dhc RlUh3XGWqlHkUZPel0NoRdHvpqV5XHb32uOJehgyNEPjyShb/UBC8addOjp+ZDs5XSg1/5s9RLop B73ayEG8ywZEB2GAdkPOpHuWoy+8Skd185EWCxUt6o6HdXoAtn6rRWHqlwdHqswnv/m7PMUdcfNL 4lzh8WmgqiFtpRv5lSZVR5qx/kbULe+7EL3o+wrb7wUnHvY9E6oDyzrO4gRUgM6vYwaE4a0Ub98V Cq6OxGRC+2nFXqaqXE6JcUWpUElED7fcHEHGaZ5Fl2KvfZD1f+sdZTThQ5kCW9oexNcsvYg+2N/C rNIhEKNCdEEU9Y3v/0lufdPHtm0yezSGxAmjhfixbhBog9+FEfrskNF9WiQ6Qop+dyrq7y/Rwe9X 5L5N9xntHwlrqzmR4e7Qgc+lSB+42ucGzfYza0+ZFAAKFLIqVdsjjhoE0vNg/k8cddWkc+lQ+a9G 3APSauPb3YOpVFvwg2wgeq5CZ24vxjOKyCMYLJQ0MPPV3dOP4A3MDS8dR1IPlD0POP8KZglEgQz5 pP13uBCpWkaJCyq+iaYDwlwy3IR7RVY8DS5cvucN7At0dKqfMkMCTaPhK8bhS0+4SNqJMy71lFJv GkwWHQBgrNzipqM090PIUiNnL5PDGZSN1hRPNqL2V7Pgodd5nuEzjOwl5TP4Dp66e6r4jkK0e0IH TX18B5Gds1sXSSjUwhAYjH401d6gsz5u0NY1B3vNRvQ5zWLi2HMKeK9DHGObx1hdVEhHn9vvDaz2 e8NDCYnCYgkpaSkCHjzMHUB3rrvmJkuRmGPfBfziQcLbmb7FiXFVCl8v9tyJiEzMVnqyNbkKZ3Hf 2EUJBVRyww8H3SKUvV85j07/xabEe6+eYrK6ELLVovpf2meHZQ3JGmf/mLlhWYzSHqr/qshFWD37 jdNY0CLwCKiW7KC0p2m97gyaX+ZjI3noeoK32kg1Oe8moUZWTGWA5oHC6JxeSw0L9Sqw4xlmEAni FYRakTqR+zpNO+SUUakyDxKlLsTTopiRhJk2K+pYn9qtvAm4CFpZAufOi0loNsPUIaToXHzs/knm HtMKfFPAK/x5cAtokE9n5i4eiIQBjPo0Gxzqx07Hduvi2sdlUahXXWgm/E3FcIvA+j1toSsYNCB0 JihzZlHff2vF6InzaoYY+INmaPUZuGMgYS3d23HxAqwlZM4UqBb6dNPKVspb3qRYTYGFeELPihwz 4mToaKK98HL69wejFQMBIVcL7wa5dVNRyFETenc7oxUkLfaVnyB8kYRNAptbMq+t1u8AbPgSt9qB 4pqbVHomU2R3pqQj33uKvJai8DiXS5dslgS3RC8PZX8QV0mZPmhLVin+io6mBKegURhicP9g4jM7 UtZYvTXWMLLWvmccAnjD7T2Y/OiRL7QckRIbcN8Bf9r6SbSac3FoCD8ZUfGxJHViZUrYB20VZ+Sm Nu1eD68tGmc+VP7AxwoiNi+gDOhf5swaEpmtiwrbd9eyVqYaC4OdsFm+1dsMSNroOE8P+cAdZ/5+ SwgTPEAE9ueHILEpIBdkAVYcb02IJQAs7pctWXPtox+nTCrEGwCXCH2Dje+yirJPuy+z1mwIgWoe 45fpxfpyie78YWayKnNfokSoq42CpZnPBY5sgclQnS5xrAFxWKlZhtKHWNLpzggGcLET/zDaVVZF l3p0qBJvJm2k3rC2SsOFSaV633eNmbWYe+/+FjtWKkUD4Fm8J+V2ffv9f5CvZEWUFYLEDdvK270t QBMSveISp1p/xItltkiRsE1wBFapYVvYNCZj+5DAX8MVZTFhKiaqdPytyXR4ejYoR2PietVVQFGn 1oeuBH+cFifDZc4sA57Ffal0lsYnmC8SkK6xkntfcgJcaTvCBzFHFRRx/52HdU4/QEckfW2gbqAQ AKHCLBSRCLmddI32iUb9/8Okb8glF3fTmtkfKtgWRm7rwucpOEX90iA8pVrHS70Cr5YbJEm0xHQZ DVTNHXX2rRZOpUcM/alUzP/gyHH9O9Pdz2T/FVr6ovPgPCjkWaeLmbVxP9DfDn+5aJ559RLQQQvI sevwpQKOf2YPXIAAW5kL8SfI/qRJ0wlDbWt06JkukB40s9U4v76coKLJ7rTJLZGY4CuSKRFuYjb0 y4OMUP+xDH+msijGTgWfbe+t2sqn0iwxJs8JXFrz5OV7Eq++aqwDn07oVobpa1QrRFr8QMjZ2xBB KxL2WFzinRtvRIzmYavWsE1E9tImePEPxjTfArTRbuOTtLv1V62H2bPK2VnvzztAybxUrD6c2/Ap NIRPa8ryoy7MaMAyO6AhOeBySGAXsHa8HZ0jB9HNfvZBEYd/PcMtDEsS7Q+FuP/O/KdpRCBP2bN+ qbaHhTSCmjK+4GwWvDnpEASdm8x7wMVF/Bzg/hFnsp7+Bv+ovINAYvgl6y6+mCwWpGC7dV1QREke IcMZMlPKTG1qa9QUV8mpMvXdzIQ/KINX/TI788Fgqow7//aGm/e+mBkRMKbZUDDtm6D3ckyIvbKY dvgHW6pToT9wFz0TGOSwlVoEDFztJMGyg35B25+R1N6tyFOgnnj2mmNSVCqaNGdsKxV/kP0o6FJ3 0w+CCOrpdrf0F2VCy4vVv8jGuRHPlKbBiuOQlZDenQOmzcCBeeLcYDqMUpfxpj1Bgtoi8g4cf6Nv Vh+0t6G3Pg0u6odgyG1bBiuriBV7hUoDs4e8bD27KneRpH0yi8pxjeCDBa7qIY7w3yeNzjn2rr1M oBJlVw4FkknVEQUd0UBQlgDz9uvEKNell0OULIBF+b9ZRvStHQ0OSN0NGfp3e/8EN5DMvXo/D2eO 3a/EyNZ1XvgZ7020sMRnASVyVxLQeUm83NjAo6f4tMylab0TxURLqO5sktEvFukHH7XfKb/x7Ji3 RKBYkNLmUW0tUeKdkEmTniRfpdvwqKYivrboWz4wpxiUhQZC9mjU0bSohuVD80OKILJPvuofA9rc MuYwLvFVyWfQJYfips0I249/NVQQ6uhMsdF0lY973OrQu65zVOlXiTGKjUU/EM/bGiLRoAthc3To ln/yxYiDYPvqzJljamCR4d3/YYfyE2vyGCEo2rPW9VJkhXstjjYbcHgPSI2WtTy1ovHDuxNwvTSS Q98dZB/S54oAVqCVlep+DZeat8kBwQsHXitJ99d/6N2+kDfWUE29JBevJbcHBmgpwa5Skd1HyjVu dvqrNml9yZnuVuw8nGCJta9UCYf1pP/L+NDLgIYad3PNyF61fW9O1+RHGMGon62C6aAf57xOt1Q8 m5mYC2WQSx9rCi9nmwT/CIO3oTCGWH1UVMlndFvesUkzhnElOL8K5NmYd9VhL6UNq4cWNeMId8aZ V6gvCw2duekpI953sADvr4J0j/iwqxqTo872w4DLEENy6fNU9NbMoKLjRdhkydcFg5BtQmN3Vnj1 xtYMyPqgkzkRicqYmOtk6TBoN2b0SJajQkRpJW7G+C/YpppvCu1e2QNJdzzJQAa05ih49Vui1Dy8 vfu9q0Xyd+uQsLkg5sqKy2YmMUiIEL7pSYLLvADi5CMKUw8zMtcMYL10Pc2j0qROr0UxbqwnATgv 4Tqtf9gmh6bW5kBSKraXep91Gbv4vQV2ti2gLg/u4Ihb+qiGCljRzvR+xLM3zr/AC++D+UHkqtXG O4YqLPM/Q6YRkVOR/uvDafrpx78GketrqBs+OFDkDyM7Wpwi0a5uiusa/YZEPGSgAnzT8p3qNzob ZvIFN5PnZkc7Mm1o8ot10/pB4hcZl/83ca9NdnkMZk5KFKecwi2H4edlAMPskJu5xKZqUsX7cxzr qrZffI25pwQV4x0CYkEpu447IqiRYXqeO2odq5L3XPV2rqBywfA3PLI1etlZB02ygZIQRw451MqN VRFOzGgg1CNy5j1DyrKAud33mCsWfDVzrpcH/HUfqeVa8IiqHhp8I3eLPtQWZHkVdRQ3jt03ze4S tEQxt54YViLVzN9cgTzItFFgfExaSerGo/7lo3+TTUoSmJ83LVOXFmMb8hw9PJ07JGvhy1YfDscL +RqjtmK1N+LdrVKVKMt+Bw2w0u3MCmkGiAulgA1CXJADvFPVqDqavXvBWDx/8qz5vxX8bUEg6aXV 8BbFo5neX4rYoBUmz8vyvXibxzrGiVhOllA1b0xPn7E06qL8GtbO5FEz8z7Xbgd2jLaLRLABf2OR ZYjGlgJH5FMiVcxKrF7i1BC/IRDnk0PO6hkTxKqk4PEyBcyatm/XTi473onZfLAGMUzAVXPUYwmN o3gi7STbYbsCUXqHa+nZV8KD5nk542aVk6Jp6G1TnmQS9k5Czjqh4V3l55XBg6yMYs44uvceFWDb OiVCHvqHIEpiiujgppa0wY6MQv03YEGRViOR4jatWOwT3TvVRcsn64R80RHBN+IMKsjRi0NUnICp OvzelbVD0nGKZdBAUaI90ijq6Z8+NZ32lcYqesbVwHNBLMj+kgMZB3AEy1uNzYkxfNsfXW67SpVY FCve6P/alqC6PH16f0pIkcyx/Zfvb2CAcH0sO/tF26/mQzHPn/XWO4dM+E4emtrPifTT+SWOCQQM ATMTaEEa4DqSRBAKGtE50gfLBNVLJLpm7DTJPo+j3zY9JBcZBUyxK1m4rQw9GLJekMkUbVwXu2cE 6m7K/Kltj7DQsdqSI/mYSpWhl1wVVEMjtn8UzFrBo9b37YgFJmphJ7pGH4GHU8Dlf+3yCVVZhLaQ hiAL2mtmRwwWnCBMHxscJitzso7Ot2v5U+twhRX5y/uJQPNlTkrtyVZIbkv5Fabx0EUc6Algo2C7 5LZVx3ePqFo13HHavMPAOaE9QHhjvzYIuINDfiq0NWNeImSrXFLE0p5prrZKeRnVNp/IbUloh6bc APQzdiUJhcUSX/3umqoLhL+LARRy4qfbDO5DME0GtJBekaYsQVUKMWWyzYbv1eFD8QQ+Q0r48J7R pAbgbZ+fdkQ6dX/HYiG318k5BkyxUJnuSRapWrD9ySEfSSoawfWshBlifDMip+hCRH1eurFAw4h/ tceOuc34L+bnNimB84JtW/vMA0P2I8D91UHMVosmYRUVUsGcK0IEb2tjlYplwjeRLQi8RSt0dDsp y2PF7GiiAQi7Nv1/lfl/ps2L2XLlnbqlwXjBvF/va9liRLwatqtBt+XKWo2tawXEy2Ur8CY0+Vsv M5jeJrv60W32oRsa6mqvn1culkAHd8hlFVS8ctNWOy88TXnVHh0oTEpzmNiGvSWNPusfBaQ0vs4X LStnhEfD3tz5DfakOyLyfcPbE++Xx6G4yv3oK1ClyzU73HXUgJhpot4UYXYGgKPL6OKKiRg4Xvg1 QN1r8cpeFZKgjulbtYDNVM+O08IMmQf7xjhWnZ2vdzg1W4NYnmx3UE0S0OC3lN/u0ebnw3y4O7r4 o+dtzylsmB9EZ0A0sPmNsH5WhZ2SRVG6t5j8O1PoIXb6qh7DBB2FsA0UImQQoH52Ee4tjGnEcZpl L8wNGwRg6kzkyq8d4VKCe8LFGNWY57CI38hpQ6Bmymu1XFCaUV2qrspnQx8RGY7edMseZ1ULC0/8 wF/2878cvLto0mkIKLhvdukDLZCbReoE9zXClx4izj6nwxGKjhLQp/pHgHWzIH8wZ+9OnY3M2WfD 9aJvOAhd63NU1Npku3j81wy6TJaLeCvj7z7G8SQjkleQUMOUbmGzONNIucmXN9YjDoB0WptXPaW6 44i/RwgLgPtoI1uITYhyA3Vl7pWEWh7F+9xeuckLb2iCeo9QYUUZoEF+HnzQAWG62tjF9x2JV9k2 lTBPRk5v8FsWVoyznR/KC1EjCPN5/nLN8AXrX+5HcGozXEPw1i2hkFBOViIar10vMlOgm12oSe8p oAT9dG3ZhtehSurpfb9/VhLugaOh974jjWcp+Nojgnb7xbUgSrjjohWMrEVz4+T+ScjNkKzP2TUc aBxnhDd7Vg+sO61LivTP65usbD9yOXvr7SEIxBsHemRNBKf5KmL5dQ47wIKx6VOv0KQwde61sdz5 KcONARIO+U93EVOpdXai+tSQo0wruiWEDwQ1EyKv8NsXYrEeRHi4YPkGjox1bhqCMGv/apW+uKV1 m7RqSvhY3yS2iqnqG04sKwJfvvj4AAv7J8InjdNdk/yeEdWU1vf/qimN6NGNitRuag96gdbU37Tj A/hoLE8fzSw5XkdetWbj5EgWBRMYYPH1HKQLLfhR5jJEzg26dGIXLgV+XJrss2KDQoCHmmSQafmL trDOG55AyGVn0nu5gAB5SGAsJqEa10lk419X9JwwU6HQrxhDV3jbHrGWBnzmMrWza8XRiEin54L5 GNFoCL3D07AB20TUSpUE9t5BJc8apQ7M5FMriH64FgsPheZy1nGG6LHGC9oskU89TpaJ9Pk2If2p ZPgmciRIQQijZi6ttY+/CMaCHchfM5+7RltnJ2lL2xmja5MjrpVl2pMKHS2zgUWtEUKrcMmIjVdD pHQxHzgJu4vyeaNtmBHQUco7WoX6a6FNg/fqoq1W/zFShODuZHnaI83QEW2hqJNmM+ZPcE65if/L kk4F0xt83mSRbk6hOTt0FYP7kXM5FsMLpZe1cRzLkyZ6juit1C4h54VlccEokpBac+V6dBLAjVNx KM6Hdm99FcJmH7X1TnYuPtIBVzdU2v7UyjXT4lBkuPIAZkw0yPT94bQnkJN1tJ2q0JojT2sMRMfx eFQBz5DEQ8gkfOgQpg8EaUDYyUy7+94yuRz0UsPTuluBTYJDLVDXJyxkazTGw5+iK0FVodjWhnHz vpvNkyDxLFDPff9VxjP4zpG0qFzuyJuVuJWZQtLHzTUPyMTMYuli+dfuneB3wYb486jDr9xLLHiu t+Lslcs02O9T/radyOo5N2Htd4FUEpc2/ZH0Aff0e3SH3PIoXh52zabfcNytMGIVU+d3dP+ceVRS LPbqAxvC204lWS4l6DdPtKLJZEYv6zhbdeBQPy95yjlg2EU++KsZfy6WtXx81CYAojuHMJ5IeyBW SJErrvgPzoSv6d68Hq7WB0mzzo1bggqTZc7cAtlS0mal00bt7msMHSdxwkCYIFBUmMkxNGzqyZxC 7KGw4aCo2tgA6KOTr0JJ6jhm+ZMDeCQBBLC/Qaumdq+gIN5M8G8jXtubEhEfRN13QrKYyBsd71G+ WA5/k+XgjHiBL8tSWDc7dd6Xf0qeQ6aeDtSD+3PYKNcCriJSMsKejYbV97CFWuwPjNQfVn9VSEyc aQScQpAqt+yiModQYiQ+US6EziORZPp9d/KERpw5cDTzXYfcPM2CIWYMV9A4hXCUwU2yfWJR0paF MJMdpJAi7oaNM9pmGWeCuMuIDFggokwItX2ZGC0h5seTVEzYry3j0JGOv2CWoq/MFULISphpgF14 0wuTOfUUfyWuTT1XTl28CA21PVQ2M9UhsFrLwIdQtkzpcJ35CDmnwC5O1CAvb13wUU+K7dzcolic ggQcgKPwBKw7C8e4mj/BTLv1EGjcizAWP4E9+s4ubfkQRxyBgMXSeA0tpE2vuPv66DY8ZXe+lrKu 4pQ4/4PcVhCu9+yNlSibjtDueNI14OGOQbBi/PIX9bCl2otBPe1csf9XhnGeWlYnyHu0KwcCRL2X UqpWN6M2jubp6J06QLzUq7vR761oF1OO+QBkxS0Ranoxl6JcBSAfLhrbrzdzGIwb6tyfEA2t+ynP gvwbJh2k++D4KmxonH8PWy6SWemt17FnP3MI7dBEdYgR/2M85GMYIamUnsaPQM1fF3B8jCMw8XhW /1OclP2/CqcNAs3MHauf/5KBGF6lAr7GhERdax3KuEtjLT/laV2Md8VA2wWx5GVQOqC/tSzAXNjQ 1+COrsYEqyCIucBMP/9yMgu+c4hvif/E3he4g89xAnxxIMd6W3RBwWeyhHkgNzO2GZVYOyLLuct/ YHPrCHYtdvdldPzVWE6uV8GMP4ZTH3GASIZGUV405381wAxaPZsBgix6KqcJIKG1UoInY9T5EH8T HmvGT3YiMVjt+8C7qvUG6ri/j8FTWETjjsa3RpIvvtrS4v02YGqv48T6g5d+JdwosuQqo2e58AUN m57NtHEbayXlsDPO3R+8VKnXoGB6g10AaOUBI9Jk4vpGJH0eUSQGFevsISRMMqEugprTCVfyOs+C TJXXmqgheCHKqk4RvK/OZHfzllBaBP1qmbzyZsuMWQiFsdieCOXqyPDEZbjzS+AytJlt9/HwNiO/ 07IHOY6cHXk8uAttEsa8Ih6UdsskwFWuprNo9pQ7P/lLfz4RVj6+SWc77XEF8aBlKy6Tqrw/xu3x C+8+8cvsu/MZ7Fk28jNyimGKAW6mxev6xWLLO5hglfQZQE0ja5CIh0pGj0wPQyuweS77pdq1XplG 6TaLWzYtUYWUWIop70pGhrTeLbBIZ/2HsQPHlNBpiW7bdawNLoOn+wySJjbA0Ny6QuxEmcBR8YQG l8qz7zfJH37fkIH54rytH4u4GsnF7Wyib65jGhFh9EeERZx4gmaoUijCW9dJph9tC8g7SDaglse1 7h5E8OhUX4Oo+et0G63ha0nI1+52nwhq+M1yA0m7xg0GINVsP9FfRdahFRV6eQ5MO04nB5zkb4eY e1bKNyNJGpAFApqOqVEKyBasDcOF3L3AwhKbLPrFT6yThnt4pEencACWIxfN42V5eexiQHuuG2sa fvwuW82KQXqFLDtW0SVvkW1HutUhO3huNzx28f/j357VScIG/PJZ6/imd5YceJB0PZHPItEiSQBB SUBKO9rXT8Zo2iSVIBAnlLuOCBWgX4JpQUUdtz21W4qiAYCUmxemKMYfu2OYJ7AS/52sD4EF/n/1 598YW4mifYFr4AhsGQJmY3mxts6gbyjcpecQWydvu8Whoe9e5kxyC4QziGJRD7QLibYlghpOSVYk 4v5vBoTsLA2/15u+XkqbnsBmPwPHYc1ZnL6upJeGZWBpSD+AAY0uVjtpVfiXX7vno4RWrD5eo3lQ ruTG0FLH5kEbDL8iC78zfykNjY3gfTiChly1YUEH+NIdTLWFDkhZcgXEJVNeg8DQntAG5sfeTLhg 2KcDTRqDWUa8CO4gfRo3szvueZRERQ1sYriyWp24hREMORX0yKIxUg2gdiDepcIgjWuAVdw/P6XO wsN/5yFRXOQty4pnbQlIdFTmlO0ro1dWo1wU8ZXjMUKXbcYvvPUzjjWWbuVOxv7H9orlJ6z92N26 ELjQw0WBHpIbo+k44j/4r+oe7S+eYO8oIwvblAEtQsi7Wufi//TE5jDz57zejNfOoUrQWJl5Ag6M 54WNjUzIZ8t9bDx/xmrRTt0JivWuOSPAU0fNm+OUjfqjojrMfhQ+pWJI6kMmgtwHQiaOzW6B9n62 AbK/bee55dGXpBvjCbUiFXc6d07y9re7dJSvBNADkca0OEKhM3iX5RvYbhlc/fxsEfCfPPBQHMPd Z2Yk3mMhvBSPsL7JNuy4Sgw0vHsoKQfkBlEiVc5i7ajcxkCWQIgtXbtxeGssMjNVqhxTSCINAFjH 6f7prU/LPTuAbq3b/bWF39QNbPV9ZBsUE8sxeYtp9vFa1nyNuOQY9QEbxozMWIqSV0DsukgzAPss pV50GXrxP09H8+p4GRuVqkT8nrQAqnZCyMfRalo11QHLNY6Ou8KT2+CRvkoQ6dHMaxXMCIW0gUfq dUd+0Z5zOceIxktJsFDwdi/jkDmPfKkyjHq9Nx6vQSSjQe5DkIo7GnEMFzUCwgLi2oHiVLA8r7VK 5tEfzNRx8VYEZr0RSL1Fn9RUkIm3QL9hm9TkrhcXt5309oIdLKaAPfxj4Io53mtF+UwPoW5cC+08 K3D9yKtWZRVx2X2cf+s6wLvqY/hBRW4b1etZbo5yBTe6VQ+OWSp3pm5MwuANzfttyazP9saFE2wm h4aHdUMGHbt5xtCk8xJPCVppIratOyuNJ6vt2Cuo6gDMD5NHSveL1nH8wI6w5E7HldE2WBnkTezM M0R8SFRGsvepOfCqUwCIwmIqfTBlUWix0drYOFTPbFkqscBiOh9xEtmef/uFaZrppG90mRaoUojY IsFE15PqGlNAYxfMvXtbbrbq5cGBlpkW7oh999X+BBXmCwp/rfdcq1T4fR17vOoODIO2DUBc2zlB Il7lHYFIaxR1qizFovXH8xcf0PtqpzbXekOFVpWT0NVALt47UDPs2gexRGcaGXhZgM2Bun0rfvPU 0ScpMTf/PeRIiePE5oyJIrfWQqzY8VeqdfUDnV3255B1OJLFzr78ARsbyOJFQId0cyHo/n0lrC70 3lnORHOWb4yTRZtK9xmkHdwHITRrmgd8zI6tGR6o7DmK/4IC6I+2izx5DvlHYrEXwd5uSFZsHgQn TKfn21e6kTH0csL++Og76RRL7SbOXA+fY3aHi5lsGyYc/FKlMfs8jKMIIKky6Ynr8Jv+qWaSoScD GFb2o41RUQ0A+C4dfRjCSkznFS40pk/3r6/z7tgrmN4PzjtCpQQ8NsxvbKetDMZDr2Hb4ICFUVIo x7yUK7VZqhLUzK0OX0huSsB+1LuaUO05UW+4c4EimCfWMj0BuUCeCeDSChkDSFLDmkFfbFk8dWD1 RTN6tWaMKIbkZDmTV4cYP/xQf/9Bs7PTHapZz0fq+Z+bLE5Lwz8OsZfN6HgbErrz9wydZHxcOrYM t8oDb2Dc0hRm3NPWUKdBrnZKrfK4Ti/VcaDBcSor1yOQD4uulCFv2456hlGeoM2AHbhqqY7Wip8k Vlep3L9TLXXBJj6kYIptlhhgt2B0iuKFot5qxkO38E/tcwaMzKDoylGSk+q9nIVa4tEg4zDBOOkh +jQQgPzdMOqYwKKvxyVdDKbUBkXxfUYoIulalc/xs4rD7CpcDxKkprGy3x+qU0XzYfH6hWDu8+Qj IZoWPH2rHdxzhEGKoi7UhcWe2vRiQPJsZ2sO8z3lHaIULWQkYtxsvtCy7Zi+ySIfAgDBSSwd7ouh g1V6YvDWrVR/qyjIr5/PBl5YcUHhnmAQ5BsfNT4Eg+OkQKiDQXR/5QdS+PU+llJhHra7ZmkyO8UX VvQSYKfdE73LFmYhzk60qIzW8XuufSVvFjLOH5mnmNB0YSUp+MhthNIgnubl7f0k4G8TiCw13ZD6 eSwzHRGwbU+47t9bLg0YO3EGlZirNjvw92k2qpMGfkw8CI1CCrA+3haj+kVjEzb5zlIjY/7iAW9d +3UDO64nGCPgx11YTn2FQSCuOfNyMEFxcgnH+/vgSQG0JboJhArFej5kHWqRNtF5lTDa92+1zX0G ZYs5CPu55nrUmKpvVr7xIpqoIAw0jJY0m7kvl9YOXfbf+FelV7DD17u98SJybBe1i6fQX99ItxOG sKWxC9pRTinNdNCLfKA1rW96GpO1E0vjJJX8bbFEi5ZGXnFGRIAJOaTDAicDp1e/FB/8Hir0z+BA HBL7C+xrJdIh7voJ6qaBYdkq5rYAExlZvZvOR0pelCbdLpvFkbzSpdpx47LWPuqqlNO9BOuQ4jve GV7cVoywnhwCjUaUV4tcvTtX0PZMtgmo/kNIJ6KhraWCrVBBSemGb9svyhQE0DXACy9/ZKkOzgHG /TiwBCuzjaweiVGVB+2kRov2KG3hOzmRk8o2oe4xRE+OoDy1UinlMaJMHAH7FTAMZDTJRvY+Bsjl n966vwfJu/ZYrszWR2IKuv87v99MHfG3lk7xYEqcaMWAMeAAWKKrMLf/HYvGZCZp7qI1Y0sP4hq5 04nnVVjan2XNh9OO06Xm0qgSnXG9lEUEJ9TN/KhwgO/VfiGhBkB0/+4gRU2cr8pu8fZ/YmsbA/0C cc/B+CwHOFCIa/jjVrtudErI64JYF+RJZz5DULZsg1QnR3UK8itJQ/m13YO7YVAgjNgPzoK9Dwhu mYqtXFVTKM+APpi8//gnZpciIoUO0VliJaI3EZTnQPfbanMpsDNOwcSCM0UdCcOPhSxAf6AjXDiu StKqd2sh37Ciq4C/QCGrYEP0F2YyOiDG0JeuQDKcVE7I1ehkhWT7t3a8otZLBlx+LQGUfDhkZNOq SUAez082TB0wUZkKQZ0b7GZy3sqqETJdXEWZHkj6gBPZtj6JhsCr8TXCORiXPJYnk1YzExtW+gDA rkEdzTzigksgL7EThl5U/yO6nzUx3EFfyByE1pCfElRbR/ZiOfZS2wgoiZq2/TPvlWymE/WCUamv Ns1cgOQw5w+LSdrD8GMzE1H0dmVwhtihumekFjruiv/Cbae0gJB6u6aamn6tmF/Cj8KOhKeZ+LgW kJG7qw7COjHJ/sBs1BDxnGsHAQ48wTB4kF2pko3uexvmhSA79ZM5YBFMFAHM3YmXNBn+2bLDFNVy ngy0qQgyHCPQw6aL0XI/L1sU6BXA2NgRhziP3MBkase0+ArjIoJNAeTvluFH2tdedthFcCraOs0P 4q8cvlkT4xID05A+EdeSw0pJW6UatthioWmaZgBr6ni+2r7FQBYeGwNIdjd8XGQoK8m1qkriJmOG phCCSMk/JB0TTftKWRkRd8d57ea57XrC+VnlZSkqPvA2d62KMfpq/oBM4J8g4D76S76D9SDb73Sg dL9rSkYUt7eBjIcnwK+kms3KQvKHx6obwf6vMxRboQy3BnuQWdUK2+DNv2XSbIgC/cpM4mqZO/8W RKYwVrzPFe452nVV/uwhHMHjkhCx/4oRlcKdABypkJIQLHB0XYoSGjSC2wn4fg8QQCsbby26MfEO FY0a0QxYF7t79V5gAEs9H2AQD8WX0BmfPqiMunS43QnyGhzqxIeRmxyPPn2wh0eRmVUuhdwsfXlm Oq7H8q0wyhylz34CiBIYvt3pEcZEtfWmRAMMZfVbY/0R5oGXC2eoxumm2qFOO9dgZ9p907ohKL6G 3KC+4O9jy+TZ3tUb+xXa85+AgRXZuvxxFepQW5paYD44E9/bTBBnxjt5VzkGjL6BxioVH+sZx2St XHfqRwqQ2Csx9XtHLkh9gv+lXLW0FQroT8IXKb5IxLJEwdlnNmVUDxX9UN31QrAILkM4xKN5UoJh QS52lrEQ3tuYzHuxwkzLIiuF0qRMq6pqGs9xg1b4Snl55yysfH3415QhW6NjQt6llTurTXZdy2x4 cAYGoJY1aLNY7ezzNdcIRQINfbNykFNwFji/GNcnSqhszdCdmT2leNw//CwUePs1rmVtBtCpHJKi DCit76hjpz2n2mnmtrRQI7JLNUZugRDw+5PBLshcLwQSMaTFIwPj9vb/5ZdnC1DVzUKfRmSU5Pij Z3pTb6YRcuaR0/vpRoIbzxtEspvpURM9AzJY4oLaXQrCW+jBwo6pBQbR29NmCJbt2KJe9uskB0vi WyM2/O4UDOJs7rYOjFxkobeiH17TX/oj+btVyDagQRWFwBniaHI5TGUxaIgqaR5KvFHBKkdGllNQ oziyTrEU/TaTtUsDlpR8s1q5KZ/P/ti1LrpUxMzfbw1q6iqSzcrljoBjnNAK06h8SQn2mLYSnG03 EURPdrB+964bKmABDC909zwhH3x1p9h6rQYp69Hmc7nenA0oCgYB9aqrPUD3TYzLqkX+LwZNHGpn VKggc95g+TXOyU+LmUxU6a0KjAB69Z94W2MLlv3jBmIvxeor2BAP01Q7GlsCfCM2LFOeZHm6xzEq K45fgu0HVjq1IO3Bb1toFdpBWwydhmWHlyVp63/ydHrl5ZeIJFtH9g8yHXgkZEJicVPF6nDqVDk1 2/hUYajleBfqApkdoMrI31RBtZS+Tj6IrSsGox61FPOpr29ZnTV/42bg7dzLJO3vMj6MhdKyDvgg TKLrb8bY/sq3hqvoipWqupDT8/kIAjA/YZkys3rhwqqaWv39+blP7m//4camPBM82A8GckKEPZPN Uv+YaBvtKzo8EPuDa89UwxF0LiRCJVDqsiJA7Wqg0++im+4qT9rCl0piGzVCLMT6DBJv/SDtM1f6 qUbRKHiVh0GpqiDnFTBynqb9E2Yu+P3x/bYXD6mgg93nSo/t9OyycQRkbntkyN1poQNtcfoMDgnK EW5QvyH92h4PUM1tCaUkI9qCS3q1sEwibYFbz5jBirDktmzksAXtVmszkBA8o6Vp4wbUV73lkKT3 94Wcw2Os5CWTIReRFQ0eU6tvfGRpYOXyahfHhm1HwlOlF1fwEuGcNs85BKKagvkrSbsCTshW0Qxi WpFM9hVYi5nEHLeX3nJ6rnovb02W4GrSolZMX0VS8gl4R2Y1SrpPLG8hFdPdhKGyW6zKXfgtA+C1 4pPtZHk75MLTFfRPsnoWwh2w8ExGZUjELy8o0ZQKuwFdPVSkNE4Zf/voILNe61MAW8NT+GZkNsvR Q10bIxQPY6ZS7YCEqEqJ4yg5Jv5dIIHLbBKa1v9PccbG1v0cMok8Q0okqVn8JpT9IE8vrXvoUSFE 3VHftkHxx8n91AtEpWFSixKU3NQ6YYcGI5bAxljJ2SCzo4L6GqgPd5BE93poFq+U1QdtrM88BNOP Ox5R9h3LpLonfyiyIKMjTDHjpuFIbqeQ+3EGzjRQM8aUkRHuLRsP2e4rloQJvQO7/k8Ho/CSCLqi vCgtTmMlqKeloO0xqlPqgto9qybJrZgNJ0QzciEJiyt+5fO1DnRniHXWTOFlOtrY3ucWjGOquSTF FRGm8d8GFmPmTS2bEcGmqLMJTWzieBQYI2bTnsiD2R9O4mVk4Y2aKo0PSvxl7YY2P08LYnKoyPvk sjQ5AdgUVO4rbkNbWqOlQS3MHb1S0uJ8imjy4Q0qEb5UDltMWy2rJ/Yd9sYuhw0IlTzb+b6EBWDI mrWS/7rtbhNtoY8eA3ovUrxCRj8i0sp7T36aeyPy3+gDqhaefV45WcVlfZjo/pBnJLWcrP2Z/+Ek ysuZ29taqxToG/CyVoKEJ7JUGjSte+WchrXNjevETcW0N5utOmtk+bzgdcBuA2/oQ/QVjNBaYEPY iApyPNv2xwGd96F0HgCIoDJQg1LWyz4ObT5tpm6XV78oRZqX8e65cuXjJWadNZOeiMy3K5FHkE7J N6gzl996XH9sOuZA4GyFS7M2pFdtUixjpIskQG75lhQp+rGB8N6JrfGpH9O/gGMUmqvfh09hIU+c hGcSY4U+pHrzwGG2q18wg2IBQ5JS/sgIElsBJhD6KO7E4Kx191Cri/Cn86ID1oH71/ubdgQVWYQb FtErMOSAnasH8J7FfA2tW4Krjz98O1ouTNE0Aw1YeVfaDuQfpe5fIh2XJ3QLxDR8tRImM4z1dgDF pqIrSat2Eyo+cUX6XhA+N/PYla16aNjLeHimPt+Vl4EQQ++zZ7RdPtiyZmD4yaryI+3Kb+4VQnDc tz4oPg9ECCJsiVV1TGdI5V/8sQG/mSEFcdh9P3iWF8CcCPnseijvJEYEJegwVqnEjeHCPnurs/dP LcqywMHuMFiePd6EiP2x9l1IAbgBRj/Q9wF30oEhMZa4zeWNAS4r6aNdpyVLNi5AcE35kPZl3QXA InwSDtmgPTOKfsvwbqUdpHsj6SDxQfjJJPF9YBAhkzMJHHIm48o3LTUz+zlvntLPFQcEtAFGqKHP maSqCfl3IdrINYyf59Sv/Xnys20Ew8Q3FeCfhqmK+PnDlvAeVWCoC6StUeMC/2jbytDSsmf51p1h XAzTrBuDVMXM9j5WGEZJJHUzRxm7m00PrR6hTCioLW7Dgd5CYep4v+lzWfE1T6Bhz2BwTUZj8Npt GxygVO5FewPw+kIB0Z0bcKCua8fzIf0xr1NlUlBSR+QRICLxDtDW3lZYGcFkbd7mJDDktQ/gc4ep CzTExYgOzn+blnfr6Vo4scKJpTnugWNJyFqJhW1Vq6ce51SHJrly6liaRI6j4VvXdp6na1K9C8UJ j5IzurNuJQvawRWnjxmCId3WvIfvnTIVBcHaJTsI5fbK6QuKhZnlJkKqfzNSJxJaam6zh7foW0Ul lSfilYrPJtMx2qpP0jgmVdK6vGqNOSb/0RUqGfCRzpO/kuHsOv2t7l0eVVPFD6SR68dP2DYT9O5b iMWGj/2wR9O5E+/g2CcrIBeil4OjEAi7ES7acMQA/fZJPbPAdr1t59WLoK/16dei2MoZ4GC4S02A K0d+SExRfRCqDaOURVivLaj1BplcZJX0Dw3/HPEV/THHhy+DFwyxknfDCIovQ940b2QYyju44IXP gFfgRkzKt0X5CIieZ9WDV16eaI13UL8mz36+S06oGKycRMKIRrj2Qjx9ICxfCU9gpYfIIxE9NsKa /joEmoejI93cAq9mczl6XljrpXU9xpOIO47wb69YL3yWwv1qFSBLAaFVjQi1XYakEp85scL/FouE KN8qbwmu8X57deqr4rBmx2IgLbSwKnGeFvk8O3VNsXdiVKyWLmPYSFFr6c0VXp5zXg1yu8TeAr0P MLJMKX2FXx+Rj3puZ+2Mv3gu4lD5C35ADMpadt4T/fky24tSUgXN9jTlf3o9hR9MmBOTrspigPtL BV6C4OOdKEQCRyq55e4IuC72OgM4uiHVi9tTK2VBXQqu0o6LJZULDAm05BsGAesAz5KLhWs/hc7u iBD8GL3EtghnFfPOrVqf80rDaMVxJLpkIU2zgMdfLDcpPFbPTK4uNVfUUi0BovGdHAj8zwoFjm96 q9I+RKZcAeD+Aic8XadYxo71WsdTtYVYdsvYTnqZl2yOe9wtX9Qc4N2x7kZwA1gSdxpoWW5L2gas H0o9nm9W+whfE3j5pIj5z0tiGxwbJ3HJYa5+DAIg8tFmg8iAAG3T4GU8tZj23psf1oxGTuTbts9p 8tsawhTW7Snk28qdrBSa/hpb+sscwMHXJh2ASpv++2//eIP2FF0NWZ+C2ivG8TM155mgkj8sjXVe z138u9l5mlp/S8hBjLM8/eQs0w1S5Mg5mZ5tYLLDYXG5oZNb5Cpal4EdSi8zOh3a20HP0ZDZl57l NVwnrS04n6ObLvMGtQ6nySfnmQ8zmOFE9YI63EM7iqPCMOhX2Nhi/Q40XoBZIHpIHsS1IHuWamYV HN2nGG3uLWW3JTUsxRtDYFCzqNuE4UBXOZ0PJz++ezl0LgPfJTxymt4sAb8ro3pc6pNBj6WMJC3y wQzKRqKs2SdqyXNVLrLUMlYwD0hbfonY6FNC/DG85rjwrQ+JUXEgpUisuMMl/HPUkcZRB/fRH2ON tX1uGF/pxxnyM+nhpsHYir5sH7AHuEipJLYwTIC4M+BRpuucTb3fw48X+ECPIBH0RXqVdGu0Mi/x fC7lqIHEoQvHC98mX2pW5yKPDusYLiO/cz5Pk9GNeJR2dcUQL7MoxVgLXyGQeyYj4MBP7XyUhb7X cNpRiglIZBKrLVP3TjSCciqSQ5MlgWuAB4UihtgZF0+c7ysaMQ3sttWNCghw8K3Y16paO77BjGmn kkkejuXxw5wHx+ItbmAQWY2Oyb3RLt3A4dI1yhdwbI2/ijStYDf+ZVjjk92DVBKaYgAoaanAKKwm fxb2GOt1nwdIfhkvvR0ZVxdkKTjyyT9G2MWELtLq9BGe+kDqXZzXbGt2k90tKE+1mx6d0KfobEsO 7BDF9yFQzh09FE6IIQn0t9CPZ+xWNiXdvxo2QuGqmPTYKRGI4P30q4PLgml941DYFUtdW+/hpWY3 WwfmGmDREC76+oK+j3o74Pcb+DHWl17a5XT0LzBoURbHU2prC+5huFOYEWIpMxDHqsEBdXNExXVJ 21b1VAjbfwBdlSO+X/9FQieySOaFjfDOSw3j6h6HKKb6EPSu/Po+fqAqiVmjh071W20GwZvshdwk hyUq61TBMAgMcWAx84TSA9SpBxVb8W3xEdaNdOXVcp1C0/fwfEu+XUDTD2XLudwiv+/V2HTgTayE JVUBZeM/Vv961/t+Rzg+zWwV6mv/xg/055ltT+GwSpnMDED3hlGZCWf36sNKs1kN/1cgtVstpywZ EOhZyNzsb1DJ2JOVaClaPSnkT9GErZDDTfYwfAKSIlcLg4F84HBo7EvJ8pxHHP3votY5Gfk0y5hc xSW4gvX+KCaAsUB68iDymEfcIZh/gIyDO+5Uidid6LpcQUPcBG+fRup+ZOh0qqsqEPaA7UGjgReP BK53TAHMzQO1VHkpEYbJecgYAhTxl942FS4XehrrI4OTXjqPilTqXMgxX1ltb/lHHFa5jdAG+9gs HJyC9+B4573ISf1Poe+lV3QkBmTJLSX1M/rZpzxoeGTJMiTN/5SA8m3a3JeysmpckeUQ4K+lbjnV tfqkCfWzKyoVoHiSpzL8PCMlj8EnHtin9sjhYAEZt4GY5wIsOowU3CrCt4XBfFgVzdsX7TnoUOgF tJHv6xoncZm2Oax2M3h9PRlybtgweHV6KdSctxxIuL4pUGSYP+yUKwzLxlPbM5HVcU2NQH8eBaug 2r+3EG3Dm+NyAhyzAnHXp28chzEmeHFHVcuNr5JVnv5V/Hbupkgp7NSPuKeMW2U/Qiq/hBVZz5rB Y9hY2cJ6RxULW+BhGw89D9l5DX18QVSDQRUlrKrUO1sFm73tqB+rcd8DX/FVfD0Gf3MRBYjteig0 2pmAlU5L2jn5SRPTZR+g6+5Uw6b/J6qZLqWicIM21feN8ZyyUfFUkeWKtnnRA1g2dmb6l9ux6OhO 2RK1v0X5RqDLY6X+Vd6mnY04Wm/gAM6GCfdNrkVC34FPCStTEqXIrpMKVPZjcUlxmEj4eYRU4HA6 gZPI8d/hwF0lmHG1GG1UqXs0HwWXv7brXBzr8J33sd+9145MfXX2MV3AutlxPkAUFOnINXfbD+qi prU6pOVTyDV7s9dwkG6fKuZ66Z0XN+PUxVlhhUEQ2wq29fcqCG1hvOeVONPZFLt0HKRUcV7bsvdD UmpEdjlypz2K2ZGyVbXYNyi2b+MlJ5Li1gv3sTihksF7yAXcWv+mqwtFfd28rFlwTkZ5zSg9O/03 aSUqOfVbOJ+retAYRrTaZSdvmhxrAvMXfG6yusT/EfTNtyqe0/JCtWTTzZoWq7DPDAzC1Jzgtv2w Sk7qE9MYJu7zQ4loCPJFgttpZBDVADBxJd/0VQg/cQ4ouvmbcVLUp5Q8qjm5b16S1PAyYEJh0Rmq ofqCiafOvOrYT8fDrGTk0MKxDB1IOXA6tF59wafplyk/XezI1m0475lwFslszxgYEWwXh8Kl1sg5 HT7H6iidByTNxpzjL/YP/vTXCNMg66RNbmnJri90fcWbK8CnxJ66/k3s24OmO1F8thMky7yrglmU 9PdTWnovstnpFnhOk2c6ulwKvYtr3Qkv6OYW6L3pPVURfFEDgMBse4nkdeEadztRzBpVpMOrzvFW new7Qypei96B1WrDPqO9s71LU68YBp1miK2mVAqJ85vDynJX0CIcsUMZYREZfmSojgK0NKj+4NZw un8Keb0dH5gJGo6hMGzA7Uz4Cufwr8KvTTnDsd35zEAPCviulN3zjl48bE27sEQE+PEPQKW5y/ZX pS+Fji0Oh5nn/zkUnQNVYXp32IlPZ+PgbNBPiCqZz44d3fTnrRaPotQyL89DblK9tDXs0UV5h3rT 5BkrbDiE7abePgewnAWi1npyiaBUHZ6EEYVO5S7HpT38G+4XLaK3nW9Gv8puNuheOLf5O40u8oXB 2Xf9a5d6BbYK8RRloBD0OTK49UpnGwdzMx9oWTJmax8JpCFdDuedc1+7fgsUG7qKJW4k4q4nq7cL 07pQvW17u2QtXjqGu3QOjZLpL8F+Pn9fxglNgR/XpmU/Azep1IIIpkIrJ0VXI/8plGwlNN6ibJvr UHmi9GkJTR7ETwA4ZjtbdYJlnVTUyC8XtSQLhz/I8QNsTFnYVWXgxM5BWKuxgsTb18PNjA7nBac3 AcX1JB2g3uofd9XcLp0Lg+3f04NeCdAcdNeemk6vIAJwY4luwSqcAAHGGf9mLnnq6Okj7hjxqc8K LIyk862xPDBAu7j7R0fTd2c3yGGRh7QV/hMrvka9tAcZJ2oqD2P86hiFTUKYgTzWjMDJhDP5GCm8 4KDlb5ns4t2sCMZhhcv2zJEjd7an1BXTX8ApqB/ZsMtr+ktkgVvWqJ71Y+QoAymDzkaN95K8Aq24 EeS0pgbegZ/KAg5YZvR6gnu++GKrntO3amIG7VxiY94+L1Eaor9Izg6F348xV6Lb3B4X0SInRSQw SiSrLpUNTI2TgTsbDfT5HjjSRGWbAcAM0jPxm53uOBFPZxQsTqh9I2HiSPoGv7GWQ6JFlY5ttixB vK2/IDVNFQINj11QrlaFwI4vw5Ripan11eA+0hu3CNhMGsJ1UL2Gp7Lvy/TOyZXHGKnbVdxxkK7H J/pMh75EQin2rPMxpv9ImCqWg0rTbyCy+6KCrDAMEHTbqqepzWIWqnu2k/OFAVSVT2UmaLuTOg9U LtNy/4CvuvLbK6TQInPBoBa1O+vTJzto9SvBrFiRgCai9dAv8ibhFwJqWdPHgokfis2bt93M9/+e SnSodb6mC6D6AQWO6EYrZ2CcYtZCOGW5B60JJNRFNmhXxW8a4+djZWnFZAsbmuXZNIsirezohVuJ BnwgdttqdQ0fSdzf3v81XC13n4mGjoY5nMMuvi0Xvh2YCZKwsDUQh8OSK7ObVkn3HoA9yc3LBEv5 WlbdB9qccCWDHoLY/mKof8n0EY7bkLKlIwCRN0QeLtGnzk9SVPRy9+HLsS5SvVKDJyVXzWdky4BU Uk9l62cmk1qohqWw8FbS3n7sLDQqd3felfB7pYd5Bn5nIuBuORyQWwfG71lY1qlbEHTInbFUxWXh Y4e2f4gSU+Zvo8aSX/2tsThDWX3W1ldNUCX2xkk+oRoVBqS97GSGVb6+axciPV/SUjVJDqI6wInb 8v9zJBX5dR5dq/WEq0gqr7ziwjXNIr9y+Air0+wG56a2ZSkgw0IGcJxm1OTpYBhFYHlkpOvPGa+K dpXs2XRMBmXSKhDER5KzLtD6JF5FaruCvW50ofcWIrq0gmrD/6Am87ELwYfvDC5XMWngDsO6jb3a r8/qOyLMFB55LMRjc6UjX1SszBZdqyi7xmMOlrx8O9rQ9k87Ti5qvuz3dZOfMsKwB0/by49DSVta 9nt7ppGbed6zpMhqC0O8jo2YwCOMzqTOs34iUbznbKJ6zm0pS8FpDIVw9HpGOGUQ2p9rSORgYijz EbMtvOx63MFFw3mGUTHs5tJB30IgoOFv0ijMEN1J0Yl9liiowl5+99hEu9xggLUHbndqehOokrCh tX/B6JcKvTbx/3I64VEQkKcH0GlyBoXqhB2vXd8iYC6zmSBYX+ZlhID51Mwi3wxpJEbFsdxrCxfO cNwMf837jgxUDohjkvbYRy0h9++SBpWr1gBLj5AGCCIozWctj3gXEEVyyoCvMKpiKLVIIWcjJ9j2 LHkpnasaI0sVzlGWo9dsscrkgHYI8KACMGVMMt/KJS4pqNjVY7dPv7O/hpU1LkEVhOuN1+WbdzmS 0IypN+1qhoquFNV63ZixfQQKjqDzWywpdG1Ta48LuSLHFmcnkKmn+HKswYua0JSVxaQNJKDywKAn rH/J0XGtgH3ouKnbU1P00p0zTCv9Ei8TPHXqF/v4oJszt/pQeJHqqEINJW8Q/aiAuUJy37obRqQK DfQ9I9Hg+esD47am3Vb3uegocbvZacSeoAp63qIrXwoptCTZj/LhmnpXauquDGu+N7EBh8p2uFYh 87gZYCxlmcceDMmnh4h05PkpMtEyMPKYQB9Z7tS3ElmM+N4uXubW77/fk1cBOB4HdkjOldzs5t1Q ooWamk9btzF+7D5BlaRcuWuX3iYsaDfX5x+lQ8bNoXQqaRL6/ja/XDDcAoReFlfSZ0z+giAVPosF P3JnCzLQz9zB22o2MhuhJcljSZDkxyai+QTaMfM86+OqkBDH90rvjxOAULs4MPo31h51TrqU1KzL RKDl4rCceB6VJKITnmnIhKvjRBjXhoqpSydOA/DZVW7nIk1WA1MvG0zsZDgc1eU2v3DLHYiM8rW8 KwL568VIINaED2zbHQlBMwq4DGMuAMphTwN6RrkepSCE1u49S7h8bWLVaeZECVYQ4KsSQFDArDLu fUhqfot0crP24/lKKwZMJBBQwS9JCv8iyv96N2InYEg/vrbNZgAtB4O0knSIR672h1nz267k7doj 3FNHP4zqUxRKu8+1aEz3aOgTJ2PaFKFP66AnjjXKPIin6vJB/sWNJO79ZqPUNz7wJF6TOTuf0Vpq 5OT8yMQP5q8dAhyoq/v4Blto6mB/D6MsiCBpgxF4QUZpFZbjeBHwAIHwBcxite6QBMDu9EecqfX5 KbeZGy2U5Q3zK4zt6iSFucmIrOXxgHkaLJ9iWQGhgD1/7Th3EbppN1uC8/cPaURXwr1fYlbTMdLd W4+ujsi70KE4nmzLijPA48E+A6OPChuF7rVA/FNnBQ22i2+4pBx4Ak83icUrBEtolGQhPg0BPawa LdlDZDTZAZsQ5tlTqrrNkmaqJAAoKozCzucy+a7OiAc6A04aJL1BKut6obFhUCUAYS4OS5Frgj1M rpR8n+tlPGq3vHLYVZRgVs72lek15dSUHawrPFuMAWLaQhLrwiRUAvwke6gmGzTCW9JgNYzPpZpq 5G0X+Bj2L5DEh2pn77eA8i/UvRMrx0WIrWKT1qR2tcUeJ152IW3q6kerJuecdTuG6oMecuL953ip aVajnCxvVNw6pNxn8Lc2TYHmsp8cz6cB158YZWDje4jI5H6UdX4qa/gU9tucd86MSFFHqL0Slwb8 s3cohnR2jMWL5CywhOUBqvdu2mkvCB8J6B61K1ZJcW2e05SOcSNlqT/sPxYTZj9Tbvr8CI4MscM5 nfnH/g5cL9Clgnj80VowhF7gnJ+WodR9LHKfpxLvFCbEC6oQ4BXXNSiXmwRTQih96yS0Zory1LG9 6O10TFZCOvkqZi2Pgv7R8pgF9PuQ5Uk99W3sjouXUeIkVJtBzQxszLq0HAr/8O9JuNM+Jj04cbx1 yCJTuZk2DqKYkLIWCXk48Op9rUdPY9jgc7ql8N5/gFCqS+5GONwiN+co7k5sTSMbn0hAYjBIpLzm tBDquzcT73WbPBruepVp3Fx378FyUbLBmmKURQAOVYGVyK+1po74MutQL4kBdneLB+BJeHmFs7cF 5afHgevKug12CF0U+Ikb27gq6vH23hS2CDAn5W/gLhnsdUSyCl02wLsJVq1Ve7L7N7qE61ARb0Bp GD142lyFzH8W6oWvWNCd2XeTaoVEO8QBSBwQaXGnAWWfCE5S2v2JPKw2BCt6K+yeNuQtWn8Bj0RN pTakkZ3egeeXpv8PAHKlgBiIvhEx0HkxsgE21oTy5D/r6vGzwbo4nD4TivvrY3gEVqu7oWjdBfrP 5J166Z+W78bS/MVJqUPLShjoOOJnJ53Dxsq9z0XWf9WG8lRBccyLfYyQxgXaUHVznDe8GryzjZ67 oXOsvk+uEI4uEBPW5YlJE8u0J27gpawcqPNWa7DzJUOgufV3LpvD2NFKsrRP10+FnQe1OQ0EaTyH G6OkfYEKlZMzgr15qa9IXhi2I4z+ZqORc/LRN3sTB1FG5L+AdtMyLjGF7VRCZRHdR6nihYzXa8kq cVgt9uoZdaMAL0eXpNomfAaDDou3NxeU+gtSERjYhH++Dr46pVXAtdKGa1+5MPVo+tvSCUj9l8NE rpPOHOEIeMpxwKAS0oQ4j29oHHFd2VnAL5OqaIvULqozGg09JbSY1YfS5K4hyX5UAhdzwPUfdBKB NkBHm6VkeNoVbbgpEH+bbSFwZDpVnQd5EDVYTNsCH62xWw2ln79hR9K71ZemqXE10zdelxoyVx9b Ygv3SRbF11CQ96YkVSCkisbzjtNeeNSz7bmF+ihOSigC7GhlPmS9BW0NH6xE0wf3LL94ikFeMdTf l8iXYICHpQAd2r08ahYZN7fZtiQDssJJAv12FRXVGopTJJ0gg5cSE+9lNrW0UUo7lPPe0tKcNksy gZ+PU4OldeOKy/DtKQbXTAU+rkE3kSMN/wHtgML7sYtYZlnHFhtLv3yJp454IVQ/iCVAtJkehVGR 8fQaI9cMRWBzpX8e1joEN+VSHZo08h9DAs3M9By10HjiV/VWCQnX5NWyaAZkF4us5TUcSfGRUeiP zUMZa1H6oMCQYZr0KGcpYVXClzEQweBBY842EPoxntXTMRPeh8kehK9jwD6nR6hSj3Ih600RSvx6 si6SqEAdJ/pVUFU/rsQXP3x0lwknBgXqt7/TJ1tmbvJnF3+SLTwwMbDm7DmSayG17EDDvFtFATVk dLoRAIdqievy6f/6y87X6VDzhoQy9NY9Z1ifN9OogbC2IhqWOkCPqDqKls2ttl4QNle/1rKQX4oE 39v23mJr6o3ix/v6HOfPDMwfTGcJbFH97FjMA5f+w5DNmNRaAB8b0Mcm7QVIzo9n3k1IDZ4USiGg RHN42PteBGMd+zitnEUcD457RW16GpU/zvti50MtytVQli4xg1TXknCaQI7IQoqeP5p2KohW3LsG 7dg9QIzNvwU5JSfA3TnQrVEYnwx9OPTCv8ULtD5lq6zodAcBPe85hNGwc34qcnKgOPBK3Eh9FAjA qze6Z++PfyWIeVNWL+VrpT+IKg0lEjR8jT9OyJfGb3/RovWGjBRYE/PNVGQ22NlE2FwOz3o6E/3Q W6hfjUg++D773s4vacOidJwOQqi/aYhRuFwOhZYSYgEzSeVilUA7RcClJTwlb93hyRPsSswWjju8 NiqYDTbDpZ+sJI8HCq5QueoqMCSTQ5JL5cOIQ/LIq7sIhAKa/21w7o4cktkoSTNIyzw9NiXSq1Ug 4Ht5RfCE8qlCUVVskWKzSYWIE7PhDBvAvxbNjxNrXGqEBlBlGOhG0H+1VZXkPyHgZBEteOu4mUVm 6Urb0nUJEknVS5cO7mVpziW1tzsWbPfNs5FOKs4aTl3RpMaTmNKJb09aT+oRRDn+DAdfRhZAvuvE ZTIcOGUXAi56dNy7pVSbrCOHpIRf9S5OFR4s8Pza/ygwMITpc1PWLvv1Ws0S+yPd7Gj5EGv1WhKa YpgosnBrMkYLdtO0NUU5hmqi1akU0ervmwRB5e9r+7cSAhjAqoFRIFvVYi4U8+fLk+M2zU1Bw4zy 212F5CfHmkT+GNeT3S6S0/+TByZEc/cOH0A+y324ni0PUymxniulauBwgscR9pwUrmbPDbDvtce6 sfwDgxZo3xtVjpIsS0TEfDbDvVuVnUrwh3RZA57uqfdGdExs/v3hpzwDYCNzuBI4iRnwCAuWVRr8 c5FWqSsewUnXy8LTsAdNO3ururzPliILhRPKg6Lmh0VytQVXjlgmMygjxTeJn8uhShE0RCPtWlDH cMxMQSYVjjybEgkcqBuQm/cnJv1spem/Jzo/xTfGi9JVvIhlm62o7EqvlwwUJO7YzhKJZp3rFTd8 LpMcHUL6hUmDLXuFHDi8VpRkVKbxTzDnu0JO45A+SQhe8ENn6zs7NTZNE3qo8sUHeXfb8xCs9RMi Or8JljmQPDEx/PbPz8Mak+q/GWa88VcQUJ98xH5I4bEHHtiS8inK1efU3FmxWliMMERCVsjTA98+ B0ZcbgQIaVfgI/8P2sJCDQJfBwHA6v2sufIfjTh0RhSvfxLSEAi+duMk9KV6kNyXkJMmDGeJD+r6 IMXkueEQc0fJ0o9TZZArVvTwM5VoyyTqcRbqXIbh6gjhW2ct5ll6krEvt8L8ftCwoj4/BryfdVi6 JTdSOGzPSFlax3HDlklqyQdm9FObMCRy7cNYALgNc9M0OFOCuPaqoGKJgtiDwleNSCef7GdmtFrO nfvuCBfeIA03h5Rd0NZbnpXRy2LBvux7g5m+d0z08hwZjMXmqmRz7P6XH18wkD2/ArZo5LoNLsUP AB+l/zSxZp+qZScv5cCRN6iQKYkiMFeFwVXXi1oVGMqETKDqIrGO42KhsLLlRFOB3F8EiLWYfLal SW4pTHjKVhFuIJ/0pJkEwVkBwCz9XK7kD9RIVI4spF0GFj8PQGmhkqHpjuj++3uzqO98xp3jvaxI X49EcZ5Mw5oszwSjMokLiuccT3+IvV32XkwfLeRAoCjCZZYpgTY30sSXopRowDd037w3DfkYisdd hAmQlCLX5AK5DtbewZgod9Aw0ie9hhxWWN5DjRkhhsdytCPsMkQzr6fY/Y0DNa8uBxRfLAYlLnYP KIV5a1ODjaZ2ia3ZQItB42lZ1INP8/1RuYeOc1Oo/kaWx8XkJvsfehR8G7r6rXy7vtRWFAv6qjQk 52GXSqlcYdizRuC7GyTf9sJv8Ez+tlmmT8u+SIqL6KH+tWa/blZsAfeAXpAohppK8LkcBrbpMV9e 7KAE65PGsr44BulcEmjUKu8gHsgTlGRPiBnnNrM4bzfEK8RMholctJzn7u/Kmx7jWkVfqlSedzZN 3P3BPjHlW7HFjEN9kkpoqiM6EVhnkvQjZVVtYq+M50ogDnA51l4NemvomKDDhtKZ+i48aJ3uLui8 K0QIO4+WcDYxB0kXYJFEl6Ct6o/zG3j0nqsng7Su7viYfLc2H8y+6eA6vrxKrNrVDc/NeyhAlpUC AcIDCsuL5sMRSB+1K0Lc4oBLUe8A2Ae/Hl/ZQrwug0BwyDYVaTEkYVOrhNVUQBhdQaJp8QDAn/QS PK+T5/wyS58KH1a8s8CGKlSLrkxt0Lft3jp+fT/nixHiQ3UUWm1zs0I3LCMxp92tRiJMca4VhJwW ISGJMta01XtLvJyZjDWxuljJPlHoRBVAFYPOUp3gN/GlCpDwPTtWhc3QbzVIMeD4zK4rIIvl5zQu qv9vFe+YIIAon7o2lDwtBVYs/FR/QOfWydewCMHqM2XwcAlFKzWIc4FYXS9ZUjXMIGen/SbiEYge zSG4l7oBToeWiJwMwQmRnNwjWCU4tgyBnSPR7lF7W6XqM0ygKlpUxi0pOAh+nL/+T0a2lBMzcm3V RXmU2WWm9VP1EptGDHg4GSkYevQS/vOSGS+MMEbb6yThsFyV6yTm9aH1doZYFF1CX76aBo9GSj2S nWoaXQYXimFe2ukc4V8myXds1sw60CwhI/b6ksC0X3xkdbhomXTDEDA1qwT6vja0fQtZ4ds7i3Is gn1eWoryY7a/OItxoRqgdbfCTCm/IbgDOtji36yfd+gE2M4X2r67o2niLJYZP7DiStetjmF1CSiD sW4EEQCHmLVL+ethCjuqdB7BI2Joib/yHkrevNzJzHCv3TXXpeKFLe1SlFfwUrs1+OLs9G7iTmV+ QcB+3rjt9+S5MLaRmw2vU4bs03nhhVXyboL8mcjpVpOhnBsqf/a3Yj0TEM2bBl8UAS9W+tb6Xbkd yeZtgUFFt8FqOwvIIZ9RBD+ayIDbYxwaJiNVTbNJ3FLAX3RwHlBY32ql4paS0sKTRP3zyKAE00sL FTQsUAknF5tn/KONCDO7/vpwoEox0fTvmvf6IhfMYibh0mm4uyzmxf5oNDOLrADVcXofFesd44HO 4t8zGW20gufRtqST1SHxTeQzQh7lJ15W1vQzcgDXu1WSEmmw5AfeFEwx49Itvb4OziF6rxVmK7kB vlcaKbjMYZ1b8U+M64zQueIC1+V6GFT965lwj36vp0Sl/296K/IPnbMMqVw5gY5ZiV8yXST/lRrC s2MY9sQySdKESooPsDrJ0Amw0IOe+auD6oy6acCRUA746siqgy/6kWv6MzraIaxqn6FWDwNkxqVV kyumzO0bsYgGUcfDo9iHbZEemhOQRe/lQWUBReknXiR12qg31wiJ9yNcv6gtmCywAksTJ31Ta3fW NFdkGZQ1N5yNxeVTez5Cppa7axS4zhFjdUebS51hQXZZlSDwrbwX7JqLTbRcKEYLBaNJyjLtdMdf LGiEaM1WfB1+UCMiF/829/zCu+pv4Fr0xhXQ/JqCWogbkdFac4CXPCVIG7XJOCSY5lDbTBW3ag/5 3dOZZ+poQ+QDt0MepYt2pjfHBh70puFcXmek3erF6S2qPFmjxlmKOso5k8v6p8xWnuZF/HeSxuo3 Bw8p+ep4n9nfFh+X7WwSJHoPe9hjmsk61MCyK1hhdViX7YV6pta72WwpKyYzyuC3ri4BBdtv6gAs cz1ZEA2LJ5Wj3lEISqALwI6JU65kv1oU9w24nDdfAvQuObK08Mw0Rd7+ag8+dr7cuAJ7mGtLRulH bty2CNN9z/Pw3g//n/kahJyyMf+e2RzWT+iUGEg70hvwiGf95vvwU+yINTodHuWytNdLlVbKGaVM h7/upui8jMM4seqEsnd1PsYuqz/6EvIYUZmARHDixh7YAD06/srULpOlv4Dh0g4Kx7/+pPogBLbZ qOT5MCqV2m+NWpvD1Rq35S3eYY228wzseDWC1i4KBGK1AHo+H7wB86UjoMFwCVPlzMtrHJp+zTEv 12A93K8uh9ExJhSoVnh758xKFqvqXDvzIulq+hlJxBikG8kFv5RUGD/Lp1UquYj6upHQEh0bBtqq W+Vp3Gim2n14bxA8OmB5AOT0i5W/nIZ9YDp3+oQyjaLLQGwGsk/INuzE6MYpIBp2lCmk0A32uSGS IWrgi/htcy45lY1qyMsX4iBn4HOmmCTyls4p5trIqVlMrDKe3lVeT8V3RP+BqjksWVYjrV/OOEmO btrD1jl8YkdQWpn7zDOiDdqjPQwDR7oFS0O4kDDfo+TQSvdgiuDIpcmjMPtm8x9IgEFbmK8QV+vY 92YpwQLEiXcaDU3E+3btSfFarRgifLnLos58kpTXPPGqUJhGCrhtTkz9U2QEAO+vqtC7/KCgyXP+ 0+PrJWlb9XJ+nRx/bVNwqyA5dOF7YcC/ZuBWERaUsJYCxBiCCaizmjASjc07wQY8LBVlQEGI9d0V eBJxtuBCGrgiA4Wpvs1NKBbcOYv83IHDgwhzsncTJRwFRICu4yc5VWeK8mc0WYQqVoru1txLCovv JPNe+TDuAkWlOJ92+rS7+QuoxhSKaYEHlahJOmYRIRZ1yZgd78qtp9E0K6Rli3s8xdZUrFS6+aVw zYlZ06DmBYEtiP/dqUu3iq9/t6iL0jfgF5ECsULYr+iQNCQWIeduxF/nC5Cs40CIvqotLOkuOfYv BwfgOTlViOozaQrwjqzZbBCwIMXNCri6tZj8EOCk1h/WiCyclehWeSWtymiiROGwTziFiUSKK8wG dC+rF7iqhup5UM0xkv8eWeSAsZb2DJAEX5IINNwy21ieH9PxQ/qpGh2yZeOvwp5OxOCiqCQzvVaT 7XdtP0Un7WezZ+9qhAe+bVAxJqvFcPmevuzPkcOLLVE8Nfo0ETeHfAKQK5/HYKXbty8ZFZ9BuF49 m2lU7wPaATlJ9i0lFHznPtao5fGnOw94zraaoQg3Tml6PjfPkWm7Zve5KJHw8lcqyIvqSnCPchHd pSHuBE/LohDWDi6lLFobGGxOgZIkoyS7+Nzd9P7XJ8eICc/JOizPEHaCeWnMTXi2bI5rXrxuuow7 Siwm/3Dg7gcYwvwXs4hiVT7+3pUF0MsaTLds/+Y4ValE5Xy9TjwEwN+MTcSDuXqsA2PpiJdkHb3B hrDzUZDI7k2H8vrRPZ9rxsIJiAoHt6vJNFGOhVhVviPNBIh/DG8qw8KeEvp1KpK+rkJdv+v3tEHD 6cizLN4vWRXhtYzm/wU1mTCgkVIta3kwXrDNJeHsQTPhcBA687rJ08ugB6jP5G93QaD0mXkfHFC3 3xWsW6PWJwf2xcSossNj/pWzi4XkmQQZyi1jsJ8aulg+VBR0SR3MxbxtcdnC9j4AxJEjc39iOtBn J2q6cDzN8BMRk6tAVyYUO15CnFHTvEwxyIuITx1WBFJRuMy423BqqGDyqX2MjtsEXISusGNtQFKg ejs086ZAGOpmi/KVhr6mMmtgRoJZvbn3ksJbDhHowIkdrkyXRYvaKkuzzU/NBomTi9JU+Rt+7I58 oox4eMN8NpP/x/1ZS1vhD51UV167f5VuibTabFq4NPRgS0SvaAMbAyt+tn/jfY16n/lT83W/9wsH sqPgJeZiHHkmhcjlTSrAI5+2bsscjryeBtDp//2ezMR33hiWh1tdBioGPj0RlAeMRTetjL24mlDz xTqQUzG0+eooA3QN+BlXaipem9loM3CLfNo4p+BZvnPdtI2u4Pt3+PUY2QAw0yY44+6qG+3/r8yu qMepCXzVuUe5s77sT+YJ3g3M4JSD9CJoR78D3fYbNaKDNPDI6X6D4CE58LP85Fd5I3nr5O0XyCk+ H9oTT90mmRAeKz8YFF/3qjsNmAN00SjDhsoI/6stg102Kmk3X+YOKEmaKkS/vz+c7g094wTVjAd9 fNBpTYCjZWfy6T26rxKGy6YK4pzeg6jvDhldb4sEH2ZHq3+aHPYprq3rKNtB2N89XUBl2VHkdiPP 6Y8ZdqLN7ngVH8hLLBC6yBzjTF8IEXsaBFsxNVnMEfaEn1b9oUHQxpJvQakZVvxBRYwq13ftoHib E+ccNBB2pYVFmc53+0WbH7q39yU6zbyfZ9PwK6gObzoZnk7YMLTBvBu/1tY1ZLA1MjrhEWTfT89I juEjyhycAmcoiGXxrtB8Wusgrwi4q9IaL9dvt0lawHM9oqSuyRlm0ekNzNPWKtTQDwvcLpFGsjXF GReLcjcyuFV/MW7ViyoFWiw3Tcxs9ukX8oGK0UddHKPU6nl5epwC8/cPsbtWiv1LzphviixKzGBY gBOFDcf9FsK0e6BrXa8srbt60Gpmzsm8no5vKjhDS71LHTKjmT1E4WCoeunueu3afZW/KSpO1drm JpCtEzAGSAJWlmor7udTrDjAh+sWSLRouSRCEjmJsNavzzEGx+UxgaxdONXM4pEHnbe0UWBlYf0T 4w2tGnciAM34EFB21xkrBLWinbiHgx7UCM5PmCwce7rld92/CYMS/sqQmIMU8AgsBPIwv0Mj6DT1 M9qEJTzdde7MoqrFWcFYvOLUKId+cr0JnqE+fZzHOpMid3Fsb7iSZsrLHU1z86iPpIRzBhbl+jfd /Q2J8yzqTi2EJQN/t/C0Bg0HP80fjZfXk4m2BgA5KQEl9FKyu9ZKL/lLAweCk15axF3WZj6uzHc+ rnrrtvPFgpIe3I7UxbTUi4mngUC7GibjTFTj5/ph3O17yZNk37D2EAE45XlTmUCDaywfCsc43aLq rMBNufK2LEWaNE1HBP/IvvKNuglZsB1tCPrX6njGSaRVJrV9YMd+6JiCdU3IWOFFs8Zq/0/9KpQ7 lsn4bV3e8D4r/j701GblYUnz1AYaOS9uH1pwvvY9ZrmMP/iXg6ECr6EmgdJ5FJshH/Ehrlb354xZ TCAKqnJzE2jReDc42P3AzsySvz5G6E4/Xp5etTZ8pHQtgYhGu18MhHCb+VWOloIKDyEA7lnFZk+n tUyrKJhD1u8MIo7rKOfFquPRfpOC2ID6wfv8TmDANZCln8/bxBgz8mmmd/gKoiAP39Wg61y3qF0f BoCph3OfHHQF+RSUmeCUrXUrlHmhm0n+BNOui+xU3sXOkPjghEegthypWb2VpCe0YCK9nPIA3y96 pxD7UcGSL39tMOl8Td7bKN54Vmxww6eTmsLqEfp25uGzRhCsWR5bzgcejCuCfRsHI8R4sWDU7UbH u60PgGAGA8Im2G1gO74SnpfqYF3++NwUO9PWZ4+jDayNhVlVwUEOKH1sOwfAsNqUFmj8foJvRz8n zi63CURh6m/eF4/Mfol6brZPCKKHHpEdJ+l3wFzspYoN7odVBc3MTkFDP2Uics+WfqFnzm8hFqOP 1I8ASXs896inEI4lsmhJa95o/TMsuMRWR25MKHxmXsV+LrX97iSz2Q2TZz/xYjtf/h81JjnBABvt DCht6DFOx69vTaSZ1n2HxWdFO87kSkhz6KJUpUVP99wTsyXtqYK40DdUD0qnB6Co0Zl1LniPnfh6 Y9EOfMA7MLo5/xvQ1++4v3TX9f5vV3BcmhyJ4M5KnVUQA+uXr2Lg0Qd+0/tc+S7xcUEYp+eRzO4U BvI385qoTnuZE36HURrONwvxwqxGsQYIC+LfP0gAzIVfzwudzISdaet+R/4ClCv8y886RstRXcjw aIUIjXFM9U0yb3z9l6PgHbSEXCdX5LV0QZXU34ZFjOH3WiQYbRo2b9yAMr3IEQYbfuLw4NsEFqOV P5Fw45MNpJ1Sno+rr3vDqe0BFvgt3sTf6swyE5RfS68voFN5qA+A146vaTF4/Mspj16utQsVX4aF g5eyIiAT6v7XdJCgLmbHziORI4ePYFCvnKLGEd75Ak9pN0eAD0l6Aj+imYfF4nsisdo9Ds8Y3mYx iKK8Dgcflr41YasTUkgx3ftLTfCKZgQ4unFKbJwvujPRZEdMyvS0iUC0W/VcTy83hytbVbBI7dIx bMdKlYotf3KUU/qHxKaMkRGVMbUeeg8BE66ee+5t36ePpGnmFBEM5hd3klhSUC5r3gQcRiQCz0P9 Zwn9WARcHV1GSnERy6WvLwUo3DqUQbpyYthw+ikEsvwDRvsTx8MkkyCDziVvtEntZT9S1vL92FSN pQkHqSvEpYOB4N8oQ4GMJZ2kncY48ZUOFlHx2D4cZtN3fztn+ge9L6EPBECbT9EN/gMmbQ0DhCNx qdytwHm7WtBkQCbv7MLp4eMFwXrB9qYFoF8ixKxtaPNkw33qSuJo7qUfsEckfR6FLNTq/mRw7Jtp phxmwGnQu0o49FuJ09wJ6rJDUOSFaKFUq5g+pgwWd5mCTJi9pW6B6FwYfj4K/6Sdpyu3PrGXVajj g69hkH1bK2zLEZJcIGzKF+4zzLX/XRI4YHVFN/JSj61ENyFG+JYf76BbOw+UG5n/NaNdvC/b2V5A C+4RHpeeGezaSmxzyjc9BvvfcammEDdAbcsRYaswsLFbXXFNncLt4wZjxbA/TJLwR/blLU2HELRZ s9844gElIo89qvzQ6fYEVQJXspEu3dXJa0dmZdPHt2vXzpha1l9urkQU9p04Uv96OGZtUmtr+RKw L+5xODX9O/CuPjQJ3G4zjSB6FF2qqFMDGwhO+IUM23osf807NuvIxmzKxHxvvMW0+0AtapN1TcaX zSeoNwWpcMYY9eecYeMAUOxxfmyf0/ZPxwj7Wqqvn8by+OCSDDHF17rPT4Ub7+oRewej38arSNck RX5JFrVWkvC8bUZGGDKwBzlNJ1qccYnBESI2fQM4xuprWSgfU7sT5ZJYbs//DE9a0GdjzYuIjQlZ CtXVNSX7r0al2Dyxe83icQtTXWPOr3dEwX+9IeqZ+DX+xE3fPkltVQoC2rKcqrfMcYoPrVkVHutw 8DH8uF2DSDA27LFkVLpTStPsSSVcmJ1FivYxV66O+8yS06SpaTOtR/raKmigsWNO3aAwYkwTsXgz N7hQ4R6GSEq6L0g9TQW/Q5eDggmGvaeel+/TShg+ft8D2H0zmIwOmST26tLBFnLn4fecFxn5ZjQ4 1S5eE1M68EIxSKbtwcHb0Zcf0KlzN67xFU76EdLrPhxG1viurWA7uRaYPGWxl61p8Bu6J40hnryF Gp6XKH2ZZnZcNGFhzE3py70EBFj2ChaMwAK57wFgQT3q+OqyXhi5eQbNqjYCZ1R9wC2MuMBNiaUq 0+9tqKNCpDtsRtvS9ghoMUIezcMLVfvdCveU3ihAkuJfY+BWQbIwAgvgSqWuLPmfTD210UQhS/3q i0uTa5czk2lo1xxTvh4x7OvNjX2F33BwLavWZPd5y0G9xfPPlE0GjCms6k5EY1ZTHJUkDyfwmCj5 +t8op57baMdmx5AtV5QjLtCl6RVoivBwXOouKA9tYRWU+l5e4XczDKsgVCreEKQsA5Y5PaHwX/LB czDAT3fKN/77Xvo8lfk2sMzUG0Z71IA0aOJHm6k0WCXb/I7MGdHGfFq2IYwXhyAiuthrIYwngIZN Svs8H6hiuOpQ4KETg6+GDumU6Sb9L0viUJo1ltsWpK1U5vDEp7kP4+oVG+ojOw559y4bwRnaJgFM kk43WAFThz1QSCXbhnjjkfaN+RYQCG/J1vnClzNcWYnxtt5XEASR09338vgR4fr3sMAK1mpzXUt/ 8JfFkvXEr+Ha1WXsyusc9sPiL5sXqftz7PBvawSEFlvVBNbCZ3GXGS+KMkGQJi3O85jqWrrLwcjc YTzU00icf9Oe8TSzoGieHc8qydQezjk3yV5hW/VpMfuT86p9V5mgTo+YaaHZrQaVPSO4HQxuQ108 /GGYeaFzVcwV/sfDtR/byQIGrwUELATi1G/J6j49CBud/NrU4/NvOCMVEEeSDqMoYOQoNiGamNGA XxTxJ33/suKH31mXd66BGVRnpabWD2hrhNlem+dSh0MzPjQFV/NJpGBppV8/b3aiHuDqorw9YGrI 4xIZRrA/bHhXfr6ajlk9UyRtAAsRqB5eba8DMqaTNSyQma2w7WspGhSpIMTZihCI+AECxSyThszD FfyqcBzMfDtJwGvn9+ekts37Bz3PJw+mWSSk1D2PYOfm+Xej8ktZeSc80UWU+qJALJq8uedyDh5u tj9uTp3SWf5MNqrfvLl44LImXKrACTMy1gnqSfSZr93M1Rz4qgkNkLIlKAbMraSPChkAfKeVylfr KGXoO+C6uxAQ8jpgwC8+94i7/fcA2VIKb5V6s6zVw6CtVL9qAsvKjGqO8f/THhd2tY/Psp8k0aB2 RS+FFS86mU5M/pMGE9NcZ0a9TEy1j6rQaVCBLcCDkO0j0svFIRd+kOwouEWTLxq41n0f4x08eHef wDbT+rSLUaEsEFf3jeM+JYLagpyUjK7dVHo52Bgi6TBYpRHr3EPUG821o/phdF7ZtgJUye6wToXL q9Xt0fnminfLYWi7LFNMpDilOtf/sduMPlSyXgURts/DqDiI1iQfUvMidLdz7wpZ6VQRL2DySsnx l0QQK1Chf7xeatsw9lLkFhWqBHNvLMbTB2wTb3cL42dw9rTrmCXzcxIuP50VC7z/8bKLDOv0njnk A1E5t0kZWoEPPnGxJ1j+X6zsOWuaeTOtAw6lNcDtNU4CGnZtmedeQ97k94wggXfIubyPCFiBszR5 QP7PfUD0tqTLOgteN92E8Ag+5ohb+8VnAmmWch4bHS0o3LMsv3tLRCHKLB4etlGQpD6BnS3QlQAI F8h5m/uynV44tkiyGScb9rUTisFHQWb2qGaNEPbe+vFnhaNA+dYnWyBCKmf1QStd0MrLKRSDsDqW Md3JmpGHNN4ZeNcvavVJ2zfphsKtL3KGmd/NV+DLYX+Y8m25Da/3zRz6tN+aSnduAapQycJ7yha+ gaDuRNO/gO33yWFFOX3bzu8owSSv3BOJ+KrnF3KnD4r9Pq/IUMPL1WCNkKTIqUJdcKOT9uAI0JCA EhC88Z9peEp0Xv9Z4qD8770tQZjVGYYTV+RzQZWS1MCrE5Yzpx71w1Q4mXNyU6PBsP5soejPcz6t hU32Iah8jnBTaycVCAfD9DV5m2wI+NuaiaGCxGnpC5O37AyR7rjObeF9s4pHynf0zFSbvBmvJP/m kSZtZOFG6Q4OJbqP2bhDPOxNTAibRLOEh35cRvswaPAft2bbvZj5UCvzKwIesP93FdfvDeuLfiXX ooWkTGXEvpV015vYKyKpfyZHvv8/kyNMSE7xMhMX02eufHn8HRsI8+sf9IYYD6LnPiWcEJagbFec EVSH4nRs05N1ceCSXEiMT0meXVKViz2RyRGTr7cB/2Q9kTi+FHHA71LfPhCCxQlQQRceWGUgliJO RlHn/ZEL30KZYzYuSjkzMNcntsmu/lphBbQLKWruwlSRsNZgHMxernLN+rXdVYoSIGJOoRk/bHiS 1v0QS7rpXJ8dSH1YOQUKWVHduaZuF6qvr6Rth9Umw4roV9XLDd6q6zUXol+S7y//eCOrwiZrzCAs zpYf+pn6tn+DQoJu/lgJVON9cbCdyKwvGdJSDZbAxBtKL5X9qttXD/OoMJDV64eT1mX/sc5kq2cP LuTOJcGKVKt9Fb9ZmPx8KQM//EJeY/ZAkuNn312rjs1oYBpVcmmddPWGCbgvLPMQ8/2IJh/ihsgg c/erNNA7V18BR2iebiVAcQ+Yw4Uekc8zRaL4tRIdE+xKmVLBUa1lNJLNl4na6huP7dOQ4tcsmTSx 9g/90Q8HcrzvwMDmFAl78KN0h+Wj3rj/IMtYgpBHjkfWiGlOyMR9cGQ6uUwgxltaGt2rerjzusQs shQtzZjmnO0WdFCaO1c+e8YoAwoa9Jp4kLcTPFlfKu2bFSpXodX4623kvJxhojJU71FuQBe2VcxN hiYsvODVhTjP5+w11c3YztGafZaDZfb2qOSkwziqgxdrEztGn168PbUSjkpODorn7qDniZ0hrbfu WTZ8RL4HeF9xIC5d3HOJrrs8Qdy8ANuTTPdlhM9pJz7/+knoEx7EZG04qnVr/dVRi1n7dZNDcHYA UYkKbiVAjEmJzCjK1/pLnZFutm+8SCSzgmKuwq9DCYCmMI6L09sTHTLVnve9j3FM49IaaPt+iM4F q9qfqQYiTqO+iXlTGeKtrh2adALJYMVVgyq62zv2hdPkv6UM2DLNfpF7eVBleTzgi9IXENFLRgvI FkajflDkwlHGJqxaAJFxVUzdus3i8PMR2L2uacThXibASI1XBdxGXpHTtMAv2FGUHZB9Rbb8rf/t ZE3b77SO5cxYtlVVFSyOlUWqmp0iPnD7h/Qhue9FDx4tySUcqvqKde/GGB0uFZIb4CzhP5fFmFaP KaK9Ot6CVzwrll0VjNNZklXIOUdHC6NETIophsXPvYIxK5FAc94YuZFOOKlqDnrpw1fgoxBAGj3p jtdoMoMw1d04dsUTk8IXaEFcmwdHx+WBAw0amnyukPzB0FBO6LMFL07aE6zmQbH16qg+s9GfqEGB 7UzNryLL2vVZBcPgiWopi21ml7wPlGoIIynt3ZE0yV4HAmZcP0vGYWOIYUZa6/Ubc1IPIsiIuueF 70SFNt1P2uIG1DfT25QGwxuCJRgp4/NjuldQ3S9c0x0rDREPjxLeDyafEHCMqr7SverptsCdlOcp mXIlxrraBL88UAmGyArxfcTIzw/0kWWjkfjsy8oAx3UHWzTDdIF7hcsaWF3GUZZ8hqbI40wb6FOa OndlejIWAD668aNZMVDGcfqmxQx7/W6BaH4osRe3pWC5HLc6rlk0izk6N5hrAw7cT1T5BEaQtHys hZ95tAlD/a8v/csbZhBvlGcJNuruLqHhkM6r7TWyf4JXOc/HBX6PxMfAhZbW/NH4Ly3NSBn9nlnC Hd7WqCt1yBMdgRNSgbt/rvAJEMF1bh4hH5o1PtJ8pEF2p7jbxJwOEXKvhrbLdcCOqwyGiSW8tDm9 ZrwXc1p8CcRZDC0IAsdoR1Ce+5ASMUNizzJAAx0bKqM1jvRRFT8GgCxWyVO8co1f0Iyl7Mt0Ajlr W1Kh4Z9WOX1zKL6xE7Aa2oofNH+xMX0wM6a9R6vLyrMUEPYxtpcDPtpSxJcnt9DveQ5pz9e2Y7sG /XmpzP1c33JMI1d8tnSGEanC6TbWPgLHNiX44tc3yIp7D381s4iN9mDe9z8UVN64+rVkl2W0bj/T xIsot8PfsQsAmoV/QbxIUnqIGohmW8BcBWo+7FQ8qITx3tZqtReT0cIIGnokQXnXKAhfca4u5iZH nIjZ25iWiGFpM02t75g8wgXFldSFgypny02ueo5ZWKT7MpfbTVZTlrM3XGiuxVdvnwyAqJxMwGcK iIlRvo1oKF4m3/AerNPdQ7oCEt36UlFriGmsYm1U5fP8PRujxjhvYxKbKfPORdfWASIJXFRodRt1 CwXdTUT7YBSzfUHy5r71VRMW2xPzqaK8wKfheewe8oAKrTeOuSx+j3XTUEqValQy70lV0X+lVYmn CgDSNU2Sxu6zXfFNZMc8g7m1vjh+7U19Ua5pnylZ1vMRfUj5h79FaPaDutah+ni0/bTFsmm4707l nQqToWDIV/CwZA9f4X6y/pi3tE8R5B/E633GSsOpJi9R6cAL4+eUm300hmI5J6pwD+kFIZAay5VZ kbSBk6XwSnTHG306+YR+q/fvaXYz/0lz0UNvprrBUFAT74JBSXkEZoNXlNSDdDRRzQbexzl7E0do Fe4rHW0kWBWaHkKAm+sHltOqNeTj0I8A/cbHEoXblnviz3pWCtEcrP2RmBwEB5/e/8UVmxmLkv+n StcR8nEHeVWlD2ISJ35GTxYsAfG85+16R/nQ/uXJqoqs5aA2z/JSvkbFVe6x1vKK61HjWt00Ma+e CsHp9vfV51Dj/35e/EnHkYGHdNN2FjQuDtHdsQyay50vvcaTMkhwSDp8izbfZ9puoyYMx3NCF1Nq 4jXggW7d18L5bdYdkry4XpCpZDFazB3EB6OrAT444PB8tnKmrgQb81WCm/UyQMS/4ydT7gEgLO0u 80uA5gQ6+eF3FC0uur+vzL3APpWZa3x6V5H1/qnJCJHRfc65BMHRdH2UXT0qXLaod0HZxgACA2ne 5YvaLzQw8YXNQOrwpXkcg6aUz3H0jb9HKFfPIiUAUAC75fS5QFXZTltXxFi5aThlEUfX1RnU+zp0 KP5hDW5OaAFUN1gtrtn1KGaZfY0EUJ3tNeVFQaCnPMr3AyqtbvtDlHiFwFD/iZe6rmPOlqDTtoQ4 mQQ2TjUvA648q4VljIq3kPD9VLDUUE8KLa7pz3oKiyVa/VyQhRP9bgFfw4d0FhMaw95OgNiDQLsg oBjz+z2r1D+NqJ4hotoUsQhYtf8huXxiZ70Z8WUrzAStwjmWKOD7eOfsueB39U4gO4R8xpRLfqz0 j08JNLtGvZEIkPI3gKADB/QkKCc6P1uv25kV0Sub5dOAGKUTGI34hYKQkfZnoh0D7ATNKLtOFa9j 6p8jslSGxYu6Yy2zzZnzOHQCDgm1007SrsYNXdJ3eokl+F3zxBsEltqTbYM789g/psfsd26GLUE6 hcXiPK+nKE01LBy5QpANNFNT5NN7gd2tWZ7nuAafmiN0kV84unU9qcFk57XH+H0So4TGqyZTHZoL UMZFiAf3+kBo+6VsZPH5ENjheskGsYntXmlzFZx0OinmqbY2nlLlOnnlnVEQHwj236yvSBxsQW9l 4odqC+zcUWP6NywTV3f2Cx6FIRQ1QEXhykUQ1OuQRrNcbPCtyTnT/Opzyu04k7wsD1Zi8ucax6sI VrX6SyjlJ3rDPVTErULItxXGmJub7PjWpS9gOzJ/qc7sBNk0UnhjB/ED5eSe2XxRGE8RASQUiypw 59EjL9QK+YymIHmf+PlNna6VSXbJf57s8FbPhWL40vqjkxfSXcLGWHyTkQD3C/dHR/gSjKRwd18W 2feJKD/SPwRkkyU0v3ZCvB+OjopS/qunQgrtfd74KKxjRH4Hyaq7rVebyieqgV7s5X7I7SKzx69e D0yXXUSuH+WQ7UXn4aozd/f3YjEdSf+Fe8xAPKC1eDeYEJA5IFXrq+rQ9hZzZHfEedI/VXHvvhR4 R/96kKbdxyLRCO+TQsuecHmsYjk35tkzgJoYvoD6LTSO7jFYnfc2mZHF0cUy59jzbKnQjGT5rsLo mf1THpF1Ut1UYNbRRO5d7WFeZ8PtlXnpArpYJPAs58LrGXF16+hJgOaGjpEtgOKdGAypsnztcj5Y 5nBQ7Z/6BworLVo+vWKVTAdLv5+L6xHvlK8DaPfWlHVEy4429zrtVQIbIsmRZ9fTuvnH/C3cM+a4 VdmL4gR3Xz8JAAVPe0ntvsWVzPb43yp2Wg19fFwq6IsuZ04TDTnWhKF3e3HBGzwMJCM6RjlF7DFN H4F5MF4Chm8he7e35IlxMxB28CJVm4ZMa7CCU1XGSRiciSk/cmY16rBI+BmSO5kbAndEFyb+qOeJ bDPZdvfrRhO27uSc3+LHi9oVZw6CXuaEbwBO3SuONs7sKdH9DwprDjpR9M01u+9N79lns0sjunQK LUwPPr1COo9TMb2RWUgVa++No2b8LjRBQf1Ir+oKXQe56PFS4A1qdnfkhYCOXF9Ng+x+XPT3UuLU vsaZ1SxkfpBOx7u8i15/NrUimYCG29imyRifGMVNUXs6p6O685cD8oK5Grv+aBRMF9nZLOcHaT2k hJll1Pwwn8WghEG3t+5AGtRfVYPCJ0SCYo1he0gEriLEDsknRvbapauAKiyiqcWBHWdrXxPku0sI eheFv4Z7AjtTcLdZzFSvawCWjp9Iy5xriyLnyLru333DQXGEnPMIo2czs3YMFG0nf+9/7KoMKaaE j0WU6UGc1OEaZ0ebEj7N/CSc4DfuarMxOlTUTAGxVCSLQkb9ysAd0/S8RQjOnIKig0aiVW1DAUqa 9RAHLLe1fCMhwejlRWgnlK9rlU/zbip3rOag0bzwN+bOk1RY4UaYtpSC2azSDiR+U2rmaRIzKAP2 SNFS1ZOIlgyVffMrVc2GMKglzrHSpQRUp4eiOSRSV1T6kJuC2tqnphfQ8hrQAm+cWQcR3WnW0VB8 H5XsL1xoOBufgdSIvufC2N4n53MTMU97Co2fNqQCO7mgGPZGpUrMH04nZsdTOPTBpnvgjYfB0PVE gYjaXJkXqeSs3Kdl03R/Sce+A25E1ZFITdWdvyxhM89OMSVi+AlERIVXPq7djPEWtQpCx+xywUO8 e8hWnWt5E46jCuX7/RY8ykFFNFFsfk3LfwxgVnyN87XMVpYrVSDAmoYyFpMeIMOXoret21TKBqy5 WTsfgnvy1WNiScwRJKPDvQXuuL5+ZQYL2T6zYNt7DFZ1BJoJkSEL20uS127Hf92HMwr1QtP/Bii5 beL1W2XWtyZp/6yXGE5YUiXbVRf+zT1Q/xsgXNLIaTmPTMJ86JngF7vAiqVQFu3MW/1WyUfy03KW gw6QGldecWxfTh7YbWGl2DOf91cFf5huPzztXKrPwFkburdZCDNSI5HYqOX/XDTYGjep+hv/G/7k not86X3kSD6J13HPNRp37tf/wRpIpOp5JM9cZ2KUQl+2U8eg5umpOP1AjqFZhX8QKr1HZa6rPIhw g4dtAZmEQPz3DUSoJNvvrrISkavppuk4ef3PDwu4D38f9KLxbgVi7zkXjeMqQYWE3J92oHdC9VSQ FuHK+HTB/6fDwtEksXISdJ1angM+0o79PCXT9SzFWsLYUOdDBKeRmq4lc/sRlwV3kp/7yvD1Ov8d UL/WfdM1RYIAjorAKVm2+xQxKAq7fX8u9bqkOzhe1PjHZVSidrZuXjCrJzA5bQ7Kuf4iu/wvUhzG v37iAqQYr2vzVGh/Wcpn9yhJooDcygg/Gg8q3ltZJBg4v9Fj/awAJ905dg6WtbbIqdM83LsdyyxM PTNXpirYOdIpAv6qFFSqYD1NiqGZU5zzwqyhwR+e9F9SfSZNkDQ9aS2mu79HDvBsX4nQcfqcwJJU MoGMug5+s8+GnKEi41hN8gBCzj7zk71RKg8vCQL7Ufg8IqgiiHZavu2Chsd8jjMagx7319uX/UUC i9Xtfg5PUI3L+f8HaJHoXtTyM7/Fk1TOYNPjIwFXTXaD9fCc6wbgeWNMUFzK5jyiXI04YwI7YlPI jMUuTqdJA+vtupMwvkEiIxMpkeB1KxRh/3kdtjwoXY+DbdZKq42O6cMN9fGOy0E2IuXIo4p5wNJI DM7237FFvZXSm5P4qfKuLHDk4brAoR1WglNIX9JZex0UgEQQ0KFhzhQvEcSjte4XUN1JYeN81Znd pkVhY6gQoSUJxMLeokOvO3QQG4oh/KVn6UUpU1FMlG2rLBvF3XWUe9KAaMbRHF06Qf0MCKIcunhj a86Lp7aoOuKn2EO56KSU504ABbzP+hjyAEwlp1eJ2WMpA/KxGG0MpLPBHGWO+wUKpJWqYmqjENai JvBeGEYnmTlM1phHOJW4jLBX9sKFapUMa2kWFGOPT0GqLJX2vVrRSwuP+SN7MFZc4NgbhdbsjTyA rMUk5QEQucVFJ81dmLAh889YV3jTdE0ncn2uwvkTxHK+mZ8PWPE+adVdkLrTWKv0RYNoleuBR5xA OZ2/bRxuUvEW+wcvoYxbzxOHtnK78Ur0uzqJmU4Ia8xJW7J9+w/8s5I2fx0Gi2TYndLsGbUuxz78 pptnsmGJcCD+rnFVEeHZsgXAoIVehOP5JcJRgGlYs/YdSGSkiL5d20crfqY5pR94S3OWQfP6OFdn lVajnjyfefOiUZNT5AJBKvc02dsES3WmZx8QaKacQhj2nYQ++FmYNCGw8bsnBxGQI2PsTcRzfIOy pJOdJpzd9f23JD3wwFOrhnefWyPwVZFjD6egqaVQ6p4efkiNkN4RZI0Dv0iY0hQ24t/5su9X81qg TgKE1ua4y1KGVxUxpBl7iV3V2BvD40DqOM1IpvkgbOvbLH693vI7jdotgDoCWp0+2ugmRNQCcNeF MHeoaTlqBdbGcp6FF6xWaEtLYtrNsRn1K0D64CZQQX4O9dbOZz0gcGZT8YmExSX7zqNSAV4eSwJ0 JJ9JL/Rnn3mL+vclaNyDeuLGIVvoIF64j8HQrF4GMpd5D6Sg9U6qPNYhOkoeuws9qWhFzu9Pu0bY QT0ft2QVwEeCTYDF+UxA0b1mId/DuhcZbSYCVxuvuD/h3j9IiYmJijV6J5QpqjH4FDT/aPjNIvEB xV3UfNYedVcZqXm0ZWL8CM7tKyFgTBsZxBXNCUolbYCoSZb1L0PKiI1qjpQLUN/wK+jfFgsKb8lI yAo6DCJl6bg5IIagcY99/2T6bPVGGYbrSRN4djE9YD+eFyVZazy2ibCxnv2qum2eQrxM9A+ReeJ1 snnd6JKcQ94I3sc5hyLNkC65nc29gJxhlUT+dm/SYwHxoAdJOKGkyiJ7t+0kSj9VO3jwPMgFvmDy 4FF9z/og0fo3cb9bXO4UReGzNlhF7sc0DZ09JOKdch2RuPVN4QFyS3B1GWULlY1nG9psRwB3kRh7 3O4PIFTo6FDMPlFjI2b6Fm/T4d9C0lIJMMKK6saARECxi1xTs7wTheKzapuyfEyD8qWZgIU1dWbX BwLcdN2HgEhKc88+lmdAstqKHC4Fwg2Adm54/vMXXTR5YhI17J+hXMg0gBNH/8+cUbpBpulMAH9X WUm4cUYq7FcvTy9Z1FSnO7fKm0r4Qlpf4IrflWzaSn8BJz52LodeyAwqudpgQom961Pkc6U0s9rn 3jqFoEAJWszFt2YsC+7pEVBueOFXhYyDYZfJ7mgn8nkH5BsYJk649BEAiofJCyffLHupEJG8SUbd 6BHwkAIXCV5fRoB9RVEuFTvaqjo44+HAVnZuXTUVQGpdPzBvkkw3IS2fpjjGvlVd5oa/AFCcZYQU eXy4y2L6XjCTdNgHZDwQKWn7BXj1D7XKsd74ANWDJs5A6QR69b1GHmNgrKUuqGEVmAGW5meAPVrw pgdPFtGuPDyHS6d27Dgxr+UMcMq9MrPpwYNWo6swGKoNcbEPalfFti5Gz4IiltSzjbyG8pGWxPGL BmWCd8j5uF5JM3ZgbWnr8TimSq297Cc0lf7ON8UTFFOa2aZuCjBag3M1EAQfEvnks/XN5K/07PeK We4f2fOR2EWm22EF2Oe9umnunYA790zyu3XzlzAlHrrSP+3snMuMNZxMmmG6YltVc1x2pm1XaL3G jkLFqcFQvEiSoRu1/WBEYLW+cInjCeQBGPzdoxe1z9E3MAtlCDUn2+FWfI2VLaJ/KRcvG0cuqzUB 1Cu4UmDgNeSNFrD+PdXwg6g01eNzTeQgAtZ2YJfraZWp64mULMbuT1AArF7onZfcP8XlzvtZ1RVa aBg9WFkBkWM00eLMmk47DAPGP9kWS17I+v9nXqDx4cwMctTdOjAUatj2U9QExixsVV5yhWP6GB4w plKCf/M8QCSsPa5Xk4yv4xldy2kp3F7EjyS3uA+N82OP253LDtttqcNExG3cjzWDBM8L6uGxhjWM 6uOIvldueWbNI2me+bqGX4npQpryrd+v10rI8q6BXxazcRZvlCZGv3En01CzgsLbBxxK7OVL8NfS eoy93bHXdL5MGYHT6bfmZbizbAbqqOubJotIxQqVmCnHv5XDl/8D/wWKEFO+/rOQ/4RljNFGIydY NGGjsIWSaNcTeeFdemiYakKfDfPiWNmIvWx2OS7qS+ysVx7QMIcfHckGsywkvBq0gMDo1nQXynSM XetLkX4r3JDBoXKeKNdlAEtZnUE0LrzTWDtwCNf2sfG3BfLZTZEkOckuhSKqhw/i+bK5wZM14tw6 Fd7naCXWZhJdPflqg4UOD9cb7XS9rCutuDsDaMM1mv27bmdJPUCvRaPF1LiS0eDLfc9qlA99NGnu 7wEU6V4DohZ6Jchrs3egK7LqMbxnuoSreW9QiI3DeKIODdpmwuuWJy7gvlW8zWq8olBjLdLfW969 RUlagkVSQ3qO41TjeGPtxZgWjWH2LOqVOQjcruTPlsSbLMmExCk0zMX6xo7xCiKuaei+xm0DjRIZ FlpxDubzGSSabZb7XDPxMRkFz4nW9UQL+uhgDgWiHMkexTGa543ZVMAuKcIFABBZf0IwRIKHOZwt w/VxAHz8xJ8sReAu+tcoZf64kqwG8KHZ3oHDojDttzAfTstekA3dcAXJ5qGtHppZRKoFRjhL/Uyy XJmP7O4jMkmpo+qz76ARYJbD+mVUGVeXVBCHb1+Zg0KYNjVyRxLu49agO4Y17UhhG0v1AUVHCzAQ 3AAdIFZZEhxQ5D3OVPEuf2gNEU/hGcesjDiHHWt0JmJLXdljkJnExGFlz4JxYIrZ3ftcezYIl85d MFZEYq4V31Pmos48MBsQZnG/z5BVCeYvYeQ9VoT6CkDjrfmp+FSjqoC2HuNGB38bHSwuW1zah6vA JoHPgaE9m+Z9IWZwLIG8e7jkcA7eJMyzz6696zYfu112mddNhcVPFzX4mMtfyza0p+1gOS3bPjjD AZv49n5zyTdOCc0bR5qYMxTZg4RIl49u5eUTCJ8Ux3ZAto34/3n11K2AAD2UMqOPyDsIjMVsUkrO NKcDWfJB97+nzFrdNYQvYJJSQ7eHunlayMrEe2DVlUHDOH+7pBs9xUVKMFErypSjKcY1XMnm1Q0t zKtWM+L6THylf/sSmJIu8ba0BcK+pfr8BayXhNJ6ApXBRh3rhH/eUrDJ6mYlzRhG4vb6ixfpxkx/ Q/EvREbfR5xYdLG9MGarOMQjMnVYi3H4tI+LBJvItc+Ot3HuopaPwmU1XIaioGY1n+E+b0yHT9cG 6H2dbN0w7rjsrgtXifw5DYT7VPFbLA1oZBOenA4GquyeghhKtf/7SFGaLnNRPxjNqvSPxkSsf8ra uOIYClpIE63rzQACCaBHExzq3CP+f5NLkQ8UFvgDCr/Q71H7OdPH4Q86AeHDdh0L2r7NNXzP6j9x 5x20U9EfPykIQk5T0gi33e2Bq4Q9QCO7vK9MJ7Ds2aZNx7vLNE3moND4pZUXHwjwEL/ZzWVTi1hE CA9OJqhXmkjEm7+retnR0qOc7ngvGegmAoCOiipHbSWWk/Non5jwu1wwQTJEitnnSoU7xKphTCxo IY2DSH2M3ikO4Ub7MNkiZy8aFDjI3AwRQCZY9le+L0p2kCGBr8A2DXyrdLEgg82NdiW4nK7lN0bO bsI/7yhXqM0NiO9ULz0NuFL05lCtqNy6pPuzYwtton+/ehP3gRsJBecF+9yAYmtUg7pcv/IBNJbf YENSQ5/l6jJBJj9+MDoovnrOtbW4cML++ItFQmdo1Q4pTGha+BTlmU/dZA9QiOsiTmBQUiwUhm14 z9xWOojR/98cQqI+tnq6UmUgstVxdp+gblPx8K7yVHKuJ4EIQrEiIoygYu5BHGHMFz0yZpSbWhUO e423heXzoQ+FjxNWv5z0r6XzzsP7MADath1FjTcj1B8x7qNmT3OqGktEc6vgP7gMJp7u73a1oc1/ Jzo96m6FJKpT/+wMPWB5h+rTy2KaYKcTPEBYS35/F/Sjt6rH1FfCAQszWAlWiTEotkcO8fKLiRtY KafR2zzq9ERSAg4pUtI1YRDq+4AmdkrE23koZkcuqwXTWIhomYKgMK2U5A7FGzJ/8Bvt8fHnNVDn tBypvtMTafBlm67+OZJuMa1H2gr6ZEIRomxNNprvrcrBPnqi0cl+skUDF5rq+/2XuCwOrb0MeQel bx8eT0PGOzsuAd9eZCmMLJdGFpGoDTyytx+1lIDX61x5fETHtNUsYWVTHxHt2I1+H45lb0aRUaU8 2G6fam/0rfUCoCIY+IOPxcpcS4FkKuxPuoHnKLw2+z9CbC8XYbb2TPt0V7xOBCcEXgjK2IYmZKT7 qkiOXKjuCKQjrBXTdB5wTCV7W/tGbD12OutvkTtIZVC/w+Zth/Q9zVyWoIxHcE0OSV/4ByZEGMTU tePF/VaOecosSCAmcD/1qf3bXdYR225DEvkoNf5M0KUrKFyLfmldPxx1IiYKknt8C6AuOBJ4Edjq Irai3b1Mhl1eAIe4Xw/6VLe8tw52gXrPB04rIiYztRLoM4P6kvMN46GzIviLvbCThyT+pAXJ5MgS H1J8a2KNoPb4PyNBBFbSX6hgQxhELn/CFFAUrVIdAT1SkIfbN8B74xpArxyPAVHaeZ7wR4B5w1I0 1w9l546HHeB/tAdqqKzLq4rxQidXeMw/DRWMtlkBlgbdvZXfFmwMXfow7jMoqU9Lk4a8iq8ulOUn jp2ZKVVXC5dqnAi9qStF2Bz1yDfb1r+UocuEeGUIcIQrU9mxktjL2Hni4V3wYUAEcGnvMA/nZznT N5B8SpiOAMbDazTYaEnD9G3N2FBmqk7D7qPgGNsWOVEvqiL2aylPxeSy8upn5x4Ckz91OxqY1NUb zL7vgCIZaoS6WZ1eRAyZwlRk5t/apiqvlLeTCOKE8v0Vw9vG6N6dP+nL8t2rVJfzeqJXmlq1FKan nGpevVD3eElVj+jusPDRlE++CA6zkFMvBcymLsiYPueY/yWCGlZtK2m1SPrakRQp3RMK5OQLMi7h C0ALKJ17b3Qdt36sTP/bynPyYZGtDTXvZeM61svdgSSUMbluvsHeWJLuz8RmFV8vnKRSP6OaeFrs c3ZFlhxpcaKvke3elSgEu7ZhYD6Smfuha7JLObmv79Qvr+/TZ9x2ybpqVqWALvZDGcqKKmpmUWDi h8n7fnBQBTjyBmMiBGuXTBZRBiB3qyX8QtY43rKGrr09RW5NUdqhuCdPyptgZP1+r9eYwFkvVqR7 9JYUNXUiOJflb7N21T1tArsi+4sxKAkgBcSyIIHe/7RQEBCiHQOrtqZmMmjQMISM1GguVCR6hns7 UQmWxmHSOaSo5gNsY/vlZ+AVE+ZcjZGgk2pQpYjNdoOGT4ObyJp5IycFRSlCa1EGb+2ooG/jkXzt qmR7MviOiG6InY72HAzr+ZQbvCvmy3rPukfr2BN42qHMRk5Bn29C4NDMaQ6FQXLAzN7Pa6ZmrcZG UjMBbl1z6Mz3Rzm8lUdcK6tQx08tzq3rhbDHFshdSMpJY0ZyhihukmOo6LnikFv5fNOjKdPxM/gQ OCHJ2JxflcDXjY9Wq988NJZmprszPo3m0supF4SZg+VZ3jHQP5/GfPmYV8roj4QYWst9Zt3jVlwf gJXo3PkxUnJ/e1l67A6OFHYbJvX/rlwMPlB3aGdf8lmHZOXN/GMKJQbdqYJf/W/dXSdMiOiS43oQ uc23Chviey7SW3AFvfKi2HdoXt2K5e/MQ5eAvYA+eXTtdft+lpF/ivdWVOSdL9bHIY4f+dRzehBo Wtx8qaKBNcdPIhugjy+bkbpLP2qX/kM4SO569cNGXyPBm1KJ+PpXHxIKOrD3jSUaSC1vYZKA59cI mRVCC+Gh/D+N4h2tnRLMKpm8B3Fe85JkAncmk15g1Ggly62OG8LsJd2vaHjvAabXgEmsfmj6G5EC Zcx01qKOH4CZrekhUeaYQ1e13SMRo4rOK7/aoEDL3GmaNCxkwzO4v2b/lcx7OXsz1uRKBuR50uLr wX7sz1H/bJ5mclA/cZjuZXZA9Qq4W+yIYX7dHw5F0q0YzCPJXQzuL8nvyFD2mkiVLtH22s/3tEXS XrJOQXzMtNisoaEx6OH42gjaFbxYh2FYR6Tt1CKu5/d4XfUWL1hZ1MnnfH3m98aGePH3MVXTR+9W ot9P65H90i3TzAjN5qBVqI5PoDosyR41OULC4zSUf/oYp5czrU2Ckultxp5FzY5ft8ktq8zgFIvr lqrsnPALc+0DdoW8vavaEwn3/exj3gfNw2Hv/5rR4YJuYuqMrf2Ct5jWHdt3EtOgpw+DYwFVn0ed bksagTwlSnbG51NhbVu90GehFWknZ9amGn+ECUTPgTSdJjlqycQ4/dp4UzwcHRatuw94LfEHNKqR xPdg3gLby3NQ7kWN7JwPxNBdxl4R3d0Ut6px6AmDcmEU5enXMj3ZC1cZRTLwxYyQr0W7a2A9iV0X hFtGjqO2tahAMx8stsJYVUj///Xr+4K963V/Rs7ufES1Dre5cg7KkO3VTiUttFPUCj1abw9/0LV/ zVPj3oNZ5ZtIQHoglAQI+UuvFaFa2JXNZee19ObBrOHk1ahJMimMZ0BTbN3X8OzZ+d+lGr8+Y825 sIuawcpi6ouPa+/n8owj7YD0NYS4wN7YtJq04dGCGHuCLYjUohwd0Jcx/TPLdHbxYuPHYmVDjP64 ARfJtQIMWRCpKeMagtSV7TVDkVIOmjk2xT/AEJxT8zUyua+IeIo0VSQxV0YJK4ivauNiWTM+c68t wdKs6rwesRWVWcQ/Wa7GsyA1/GinkGyiJpHndnZpTbHLHMMFKfbNQYrvwQn0wS1uYWPBCo9Y6+j5 eo00/wjoGhx+aFjoRYNrqozX7BsK+DpkDQc3xoYZjRhZUUHPd6Xla7IHkRbR3sBq7cfcKlrkUkQ/ tLxJIEPlqyOMv67quBt1OZKsNxgoYFpaleUuotGcn8J5QCWyaZywn2LI16AHC+gppP2cUWc5dX4V Ai+vpsr8KFxIXW4x5wK5fF/4ZnTmHbrOVbaNhy9mBNRY++zaW5AeKSvaelu26+zzTuxcm2ZfQSLa JEYAGH4Aw9KmATHPSB0pHBK+O3GEloFT1SYutjQpmPz+xQEUDF3hk0laM18IgTYQY0Iw6uDk0mOr dSGzgkNpgjwMvcm3HIYl68xXHNk9F4aYvje0EGe9DfqCyBNm3BvcKaWANFx/SCng85w1OCuFUKud eSDoCB/LYlsketgHvh32IGsT7lWteeZGWdUAMtsBexMsC1Uru1OZa8nMKGCBy+fJQfR+aaOmO+yA lXIfmXTjXrwNdHGe7PTstlr5XqQPPYAc610pkE7tcX9x4+sFIMTflEmjh2mEQTLxz3kJUrfdD3o0 CY2f5K2pkXUnBJTBE35kOWZ6eVumsiBw0rjDtxM60SiC+tv7OcIFgGNHuEQfdqBU2GesXDQniCK4 /IQ3jU/zN0m3WYZjR6t4B8SJZJVt4bDbbthHfuOHz/a5aPbD5gJMcvVWRrW7Hil6Q6XkJZzOQNSz LM0y4zw57ugtqXdmnnKjrUHjUVwuW/ZW8NciC1htTC0N5EdluLYgxMVD5FNnsfj9qXBUh0JIqKl3 G3dr/Ep1mpP5PBjZ34lLPFPr7UwI+0aCa/6H4A7+AcIjHTG3NTNpN3UMv/+Kw/fbQJ+ixeMijG1q jlKQCToUsYz+d+OH7wkGJdDAyESCkhyAxusw2Kl++rOBdak2HF4qLhoycuNARNYr9EN0MeVn3j/5 tZcxyJDYTQrWL1pXO4C1ht2/4zbsVUkBhwheqYywEJKOpx9Puc+rfAeHW4UdS14Ie9vIs/7iKaA8 UPxF44g3HwKwtyf0+LMonokgzKUyBtT89LK4R2xU13Wr0LeJPLbin4F5D+ISA/ZzoENRywiKLx0X gU38pE0TjiNeWUdmvq7wiTbBIQfrDms+piAKoWu4aMHoUGxngPEZUbV/t6g5IfJ9Rx+XmUc4DRQw UlfUvS9mCsW6VnD2YQcbUtA7dWcsl3E763ob3HUDCzQKcpMWRSUPliKY6L8WwpHzZun/JVcNcRsv IZ9mQ2VMTEqpvshFs/0q8UOLDVAA+vDFhP3GYZbMzpaOcGiFrrDS0jnyrzWmt5qNLuyDcfp4KXrN eNgMs+Z7X0l/uBOryEuOw41PCQJf5P9hzFkm0Cnch6/mkZv6ftHQVuBGi92Y0tFSiWkxWBntJkXh oNe5LzPzxHoOe5T6kkJtf0ojZj4XthpPgtWWg7l1vdwhe2VJ4wgvpsl9jqvEEmcp02NNcRjjSwM6 NGFvsuCcRltPGgkUTYCkpe+Pc+i0dMiOpSb285YMqOlkR30/F6i7sFutMQCde5NzhuEjyJuj1Wcl jweM6rdk16a/qVWlnGWiiJjUPgV1fS3E65aDxIUOzpBh+9AZ9sOH0GAy0J4pbQRHJisg1zGUAlgs PHGi6I8tnWFZazxAincFqweNMMkxTJss6KNt6pePJujkR7iWFZNkchP9cQsnW9Uy1o2JBSvcBKyn R/gnkIlo4R7xk7y1SoM+LJ9WmRnim/wiFlf5Scua5zscUfdvR1EFiZlvW44VXP81Sw96Ot2Ld+8y 1g2zDANPIPPRN/FuaDAytBpg8I4WLpKAc8XutHZhuZCImOcOAqNqBxCvbo6Cy/PY2Lol79aZvfPb XyLu0jJBosF2RJoIYD08cikcdWHzaiOedTh/zF0Z5/CnizH2DK2ScLi2ONP9sIcecr2Gu2KuuWlR 02tNTTvUiAMS4f+Q0VV9wg6qAtm5BVWujNiUNOykiY32rvoeEyUidgzxBlSJ+M9JWb1JCldmIZ+Z QSHjI8TxoGI7i2ArQhia4H0fKhtOFoCAIETCqj9dZUrL3Fpv24yv+Jv5WNQXFKYdsc51Wvi/c8u6 3vascjpKulF3hgNiY11bO2A1GMosRNvVfOd8PhIn6R5klHLKosVJq9h1D5765M5PnRJrkzKnNaa7 vMLHev8W/8nDYXQUU6jW58xUc4FkD+1jTSCeXGRSvAFzdOqsXMYvBdN73J6LU1sxkf0UR4VoTMCo YKyN2zX9uBMuWU3YKWKIVfjMnhw+kXlumQAx+16iy7qliqznmUHzeZKhXG1K5M0RMPgY3IVoG3Tc A2Kn+sIKHo4bO9VDPEYijbscjbkHXghNqjtkhMqRi/pMScLTE8XsHZxXiajlYMNipKRRYlzH/LAk c3Rlz6Pjb/7pRoDxRQ1ilRHe3kWdb7TwINtf0s5JqzHaIpRJ67RyeslLLOnhtc723Ifk/HXvdJ7O 9vBV9zy1JE1F2hrEC0nVv0TzS7qlnwh4KxKoYdgFz97nvML8BAbR0aF5wLMoNwkNAIEcNrIsGD2N 4RRdr8dLoaPgzF6g5dC2fKM2hTji0eLe7YjUCN9z/SkBmHpsBmFQFqv9iGOH8dC2Bl5SRkEDVthj 8qsM1Ir00let531vLBaAR7xlP7uilUeycd9wsRIUnXpkDEbubL5Kr226N3KecTkjdbUtjfeZZMwq pckSlnwAsLaKKaXNcnL1CQRhmMntN+qbxgYt5UPoO1mqH9l3fWZazKskDj+e0wvPr5gtG36PLiFK a9auwXVU/o9jt0rYxMK7pSSSC2p/LnYkeWE5hh0SCyZMtJ4dHf67QeelpPshkJR9K55JM1LhO6+p gV4evOg6QEwTGnXFiglpubwztRSyDgtvartlxqoOlnouwI6nOE8aUuPOet9USGMZqeSbBzNfwwDN L52O1fVwfLekPZKfLOssIfwBK3hifddY9f7xHOD8ybMcO6J9SHUDGUMRKiEkU1O6jMvaPOcRQvIM pMLsW+OxKF3qr5Ngf2/rjUIKdbvBtTT7SRvCxtpLiabTDT3HBTlFI++k1U7zVyNFnEpXT0ilAovX PkZBtfnnu4+JSBxR8mZs9I/+adn4vdyFJ59TxYjndiWKVkEl8xOk1ob9stb7JbT/3Zqa99T18Ij8 Y/RT2LT0yc1ZPQT7urW+qWhAY3WtYEzGquCKwROM2hJin7lOF81OF26kxa+p5f0YuKKK0FvFHvNy CjFbC/UW17vtsnmjYk0Y9+tgELl5Fn2EhfvlJsMti7AasNsSy9PoxXjOZEXhfPk/1rlxxVmQepyR zJGfkW8fssqIG4SLCkadoCCdzByT6HEOWwkgzdwCovn/Kw0i0dyUSN1bVLWR3d9vNdBHBdVVUlkm mXjfE6y7W/Jt5szo6ySW8DcBzwfHQvna9C5iyjZyceitQLt1Il9UWebu9VrrxAWCm4AUACZ7gD7q TEr6DCADH+PcePxm6AQKQLh5hiVPJp8Q84TUj4ABZoKRENyHtbcONsa09iFNqYK8bWOzEuAu6p7z NhR+V1QZiJTCwssI7BisqZQNCnOz6DzAJ1iRXqF0j/x6fKuoraJ3xFj/AeOMs3M04OVp6KWgqjP0 ctoNpB1CMh5v1oKgNrC4PJhE6vd707DW/jCiHWI9yzhUXpG1HDiQXvSI05OpI00H4c73cbaEootA NXCQmVYEfht+e4g6IqyfPI8ni+SU2nEEzxicA5Kbtnx9WXNnTqUSPYFowsV7AN/6gEnRUW++Ev5w OdggiA1nIQi6X2OQAUXquT94ptXKW6kS1IndaMnAf3pgB5sHoEPhivuIRIe9TxO8p9iiIIPVLz+i chbirE37jEryT+JzeF/goaaxF5RWkRiKBtxafaQZMU902+rqBlPfOF1Lk1/tIa4HwkG6sU1pv937 B9o6K20m2Cf1BvynYLv2VuIqmgN+BHAqjyOoPc3UYGg5seUjQk8nKolyWloK5tzA0lk0h3/tr+RJ Q6NrZQ/51Syz2kMvIKxtNa2InUS6OTWLTM+p9ibu4iiJlHX/T33rDCJd81zUFor2pnerQIHvZbK/ oj7zzM/WA+Iy2AiHNji/vv9VOgQ7Y3qPSOGwltz3gtBirFdA0PdkFA/DnqF5o2ZlbaPXiCmO4fP1 4K+6GwtZGkr+juUiIIAlgdpuEfII6OXyXc4y3w4PWkVVNDIqghbADv4omRHEYYnEEN/qch+ozm87 rjuUolWOf5HuxzzT3xFFcl9xGbEngj07EeRxLAOhk2AIGfsmEEBCDiPtc5hD2qE1okqPqXnk/Vr6 7ex7p8ZdTyaKC315z9io41hIqGMwCyHPZmPqMKVUKa0+jLgSPBchm99+lo4eqhnRjZ2366fte3md e22aB66qimqeyI2DqEc+nNPEPv/5ehaqrRjgoIS9CcEGBMRBoopyinPCr1KBuXvDbKpismw8aJ0H QQvMm0aI0GlbumF5maeky2Y8zGd+yjenlOO6pEtNPvDST7PpW+NZSmiNOyFofJx+mr7raNiX/LuD J6HEtmLz857NKHU8OOzX4PICJHnzeyT+IWSofzdJY31N5uhMV230VSkR55Lc0Ms/GyF/AUYf070g 9iRTiLmBi2sJi6LRM+qhMuSeA724Wmh+NBQPg11O4xLIwPdxSNGsN0ot2bJ4Euh9N03ZJGn/BdT7 t4bMHci5nS11NUwcE9myqsHm6cFaw7t8mlRjKOU8MnNLUyLs+LqaASWo9zZhvpQe6IV/jMa6pPPi e6GWRjW0MytnQuCwTOlaM9+EkJyxgQ6x46lm+ZBVdwKYPCA3GSf39G0vwZzLvLl2WvEps0MjmJaB 7uQeskdM1Vm1DsKwHjUZkajNy2XOaQoB6o/ja2MHht8RnSFUnw1dMjclhdNHGZH2gJkYBQiWzJma e5bTTMYpX443zsyqdukQuRcdL6DP8jPIsp6r7ILipyyx9lmnM3I3ysFy6CnDK8y7G8Rfef0iR0ET N0OvE1WO1Rdr/rTyuuGluQclevmIJFZaXr16VpoxfMjoiWNSL9NlzMEQp0ioXizwUeDX3LhKgE+g sWNvqn8bPxoTt8J4sJbvqKhTME07JUz/DaMHNpHrd9JFKp8JFU8ufQnWfLCTUB3k4PMZm3GYRxFC 2n+91C8j+wefwOCRylqIIgT52br36i2TebpFb3rcH0CNcXwdz9zJjPi1WND5DYBp0c5QziKNV/OW LWN3KtbgkOz77poVjDNY7aEZ0If+kye3ldcTuIWxJJnkjdlsWgUZLefTETrF39BMS8EmrIHp7p6y /rfGIjN9t17K8w6l/2cGZg0ajg2iPOlehoTMpuXEdtGOOcNWoWawLP8wGZ2yb8HNxPV9SosTdCZj n8/si8x+F+yMAuT62zdpMHzk5yxUj9p/mFqjEpAbfYKbRHqd7VMwdgRbd1GwpVZJbLuIZOv1NuMP 7RYOD2w/CUJRhDYNdG80Cx5itRHqpeLS35HbHqGUedttWZ4zbgFSSVDdLNIetu6LAgxHwX8dII82 jc+FPuazK77qoYQtBm9C10SkbMLFZcVeQG/ZZdrC4z6PnwNGJNWzWlFO4GpJXd0fZ0A1QtoCd27E Ljglctu3jy8OHQiiSqZxkQCwNSFkkCZZgqQKyuYCMsAoR9NdHdfcQuDdnA5fjrXVzJOhAuEGZ6oO 3ij8jbVbKs8TC9K5Io2z0eXaIgKax4XEzCW7QBcCxYe3oLu3rHRXc5BObPTQNrS0XRPW6DzUJAap O0Cc5dPf91/V82YpNtUk8AF5yKa1q7AxJE9ybbOE2+2r5zVwjeJKSyw3W6K1DZw3Rv1C4qancxXz cBhHHdnnBjy5EsEYtTntrILJeDGj1dDvfy1a3r3pJguPcKysjLy4PE6A+8ZbjXiKI1TdDeJdAigz 9JuXrxF4+SlUJFF8z0Al87RmP/siUUD5pOSDu9EdummUBjvVS77gNrWBqD8afGcxrT7xTm5uMhnH T/71wmTCwjFbTdC5/XR7o2jfCOvZ2xH0SKIjLiQFFomW0bGoUP9/zZEeTMyxBr21fi2KSYjU8oqx I1PkwdSIqiYRew7K2zTrhk6gUzr51SHaTSiDSq3fWvnYiaZKfXbFjR/QHVTbFm9X2KxOTsK0PUqp udkjOrj1gFdqH4nUP8UYtDJWpXCmEnVxUGzJJ+2pqC95CaHhJlF1P/4bOw36n0I8BckPb3sNc1CQ BCWW3SZWjNJ8bwHRNPnj54ggAir+foszfahrt/SxbF4I5ATKhVMU9xUcIyhvN2wLVfuaIjyb1lv9 3Wk5/QS4C4bpwGpKCZr8+3QZdfMTMyn/f4ZdCGlhFS+JOugjLuMMZW/5MplR/voPxQ7MoYq148sE OFY3r68CZdSsmkMullmhPkgMKrbTBoqLfXDbVCYQge+L707WXe/K0D1GQZl+O1ier/FGfv/6kdif YaGz90xCok+QoqD7krqJHbczKkzVmvdNKz9VNEhaZBt2IK9lTT+gfz0c9dx7lwvmbu6/DiAw/pPX HGlxw35kwkdwrV8dNlrFBj6UcL4jfBg/iIuQeQSsVLqZzogAPOs1SfodWgzSavBj2Pr7yz4PWtaC wep8gZ+M9TrAnciasdwIAHA+OxN5M7fJUKOt5Z3pWIdqMy/iKBibgWTDMpnD0ww+Ny+rsB+G5SHC WzSOFtryfysdeX9BBgz9+TBBfpDCrErVo+utXwaNaEEiFsQSW/MIpr/jrDa728z+dOR7jIdNf9lp K8LeezVtA8E/8BoluTW7sDCLZKQSMsT69TmdU6EqVTMx0iKzALW6v7IgekTX4J6O+QXkah7MoF4d 9zby474L8pRt5N8aerYazBGR94lwyCslR9FZwFvE0db8QSTprK5T+rbMMboaC+l5HQhmf2IM6qHD fwKj/CfoMVr1O5XBkZht0OZwNhjDN8018wBHOhtPHKGeQife66BPBH4mB/wL2cO7HL/LuEnhpGEW YlSKcq6W5zSKJ5x2KSv6qkEqJgwp8fXACVFXSsoaLjcfM/GrIUglA7B+ZcuvHapf9Y/2e42Wgykg 5m558JowAoZzSgXAwQhoW0jTd9p9N6LIwxmqICMpM2SFjjtgCCnjkSB4NnqVF1rpJr7jbXSGBRIR q1KDa6VbdeRnZ5zq011V5IiBllqBICAiOtkhYmeYK8jIPSjTBzrI0cNcpN3bkjTtZ2ThuKq4SOgD cUCkt+8KFeQgFQ5HTcXi4CBS2kKKfygioAKG1cypMlc3Zy8mOftw6wWcAyY4nKlXiyNOlO5hQNIr YOQIZ/2KdJkoK7/SfPC7vI0uUH41ZFBIb5hgnAQzRhp0DcxC51ePWdW7H5Jkn8ARwKSnXLoXrixZ eJJm/UZxwuMQfUpE98lF/N5+SetJt0FzqNSjkYBe0TyGfhG2g/AWKBvvNqZwZuGmRqqXLJ0JVywg OAmhU+7mKwOltL4IGtsvV9LD+30vomQiX30NbDggXyKby/KyvxlGIJ56r8HtP05EnpsFLbpeY88N HBNub2EvEib2Jd8aAtTmNFrbQgl5a3h0/845HuIHduA6ftksWmXLYgJpaafjBvsfavzw4Mufti4r /peckwKQzgwXDZsq1Jf6aSdWcTnlwPgEYdrE8t1ZzJvWQQvBq36xiZxo7YYwb71zy9AIhcElN+GR IHGEkrhGTnQjDNC4N32J+xtywjYO+mHPkUAS63x/jBMVxEruhY8Pjqr4fnBWEsiAP1BykRhZspdU oO4pQDPxtszV3foDQv0NFOkd3nqY+ymdnyKaWW8aK0UkBerPOgThLH6xuunUO2iP6b7F2If5Ahf/ xS+ZrgRvVpTasfHEc7vcpLmG3RtmnNFq4LgjhSWuwzXDEJWCoGnOUYT9N51GC7oTgZyXbhrLDYJG LtpWyLOrb8F3bPNIWN3JyF2oT4fmksTUkhDyFj/jzQ5KTvr2kfO+IDefXoyi6f1BVn8ndn1vI54l sphqObwNkzOwTUhtl1r1sv/5vy8qKZyfm/1DGV6b9icAz/1qWjGdTIf62M4HAVFbecqC5QoVYjMi 9pbxeoOC2xCLrEfY/9URk2UjQOaaXfoWY+lUO7SXUJZt3Bg7S9fSXW7FKFHRQ/i6v/RVEX5iCows pCHBCMnLtK4RPZ7vYPDpk71oRGB7YozGD2tMstFilchWJRKYJQyw9Wg/25j4iM5tc4s1Yn+yRFD6 ZvcpivZfgNq9WbplJG79jtHFiOROvb++TecGi+RVwSABbJhale48Fy+yYPPX0GV1TZ/c3iCcuIhq 2VpZpZHFJ5HKloqEE5wC1JHQEoZo3OfKr6wuj5k5DywFoFbBDpCJ+f4rpvBbM8DDj1PmH5BBkvsf Sjt8dVypDHqg4XDNQLeFU2dVZsOEZbDuPwwVutQM0Ov8pL6VkplTeUYLFylJIKj/IOBSBomOsi/S zR19s7OdVtYxQ1vJOSpVFzeV3F1prqKuSkzSDe+AqxRL5tMwfpBeV2c9YtxCTypiMYKCxPjqy6p7 yRvJCy1Df1YE2j8+jOOU3UMg6zDrbE/z3mvkPavul/wlrkoaGBgEt/u2TYt5+0eQ3G+6z72wWbtW YA68sVQ/oMJAZq/8EQmEv+YZke9sI/hwUvR/lyXCyeC/hSjGMdWE97o/8/Xnhhcd7qBBqMCFL/Cu SdFCW5hvCQUR8AETFJxts2WApAiGaChfssXrp0TWnPRnsFQTpBmZ5mmZ2yWmQBvJ7eE+FWirM+uX vSJuAHOX68uYwY/LoSqqS9RDLu89vsTRTc0k/LI59b2G3ioSrICIQ+wtAKcf40pQK1szZTq8QesE E1w1F88QMTFvAaSKAR3hKboDim0MMcL5PBqyxVr8vhWG6618QrJyN60VIbgoIAmVwpnjqLtEN0j8 blNvUzcMcuiNcWiXu+aWTZEbwwEvlOAs9bVHSS5UagJ5AT2N74VXW7NDVkPUwcfpyTNqGYpdnl6R pYjeIXrRFDxclzzT5wFZRtOXCs0KCV5XoSSjNaIT0MRhHn74IzrX2o0X0AaqluMSkm87PJ5pTS08 v3aNGKuXQjGSGzlHd2EmRmXOe6YZd8Ml9S8pk9Pl4MiEt0wiJkDVuVTMXYjR341MLAKxOVW0DdXO WqXO4mxrOqT2dK34zKOWibCS8gDxLTOMWac+ewNL2gjjlxy4LcSx/1qGHulzPTOuafi6xA6nIYGC JaBvX+qa1iLb8ow/ZB4T53AJFiXQeN08iduENl+QleaB/PeOMJMBWFPSW/7WWY8R8HMPDx1MaSm1 2C9nblPReCUGrtCx4NXF236D5hgHlNIwo4wkWdLQEZIlUuXHypkOEEZ8HLMpsncyG7YU0mM8ULFE 8EnPtFadNaKCy6xVFuCt9JG5cITklYnbNkiaFFDD7iINXgaiGGDIrrIvlZJ/GSuajT5OlboSB0Xn riIAKkC3eVqlGWHDJfBjSEPzosJZt0XTw7v838rGOuWyCLfYcEz4iVxAaxO/wNUmFUlvUEE2jZxB aJbFmovozm35w+cwli1gIVaIHxTVwliNCbL0z39ljOwkQ33dYY/GlPW8U5XGnFapcS5gh6fWDFv6 B5qoshPVFMzVPNXzMwVEgiyuI6nUIHuvarlGFdheT7+T3RHAUVaclhnDwpOE1/pI5CMXWnkHAw5c /WMb3jjkoDl3ITB66jum+23aWsXe+zIyVdGoBaUEUv024xg8PQvanavwYuoJfomYYYvBWbahEWoC BN5Cb9zuEo6SM4C6/fyHToMNPsWf+gWMIEhUgf3UBadC4NnsNlRuR1lGfuC6rr4mR46YQ8+X6BYR +2c0fNyW6HmA2x/8iFQRQTgpPHCV9C+aTUcdEUA3C3PdchSDaWJryvJkQznMVGUz5bdpOnjQ0TYn 0l5zweOxLFNLxz2KXIyHfqXZq50G8uUhG1yrWjyV/mNHa7yQQEI/4k6PHy0mcmYvbYtxPw2vsDLh oxSfSkib+TNKKX3dnfeRfao6U3t6M+xHqOznQKpccp0Nmx7ayEfQK3D7cEYwFRzPFdCzAZL6JWR2 TrqZBQ9R1cWLemJDkwS84Pv5NYJtDxi4CJj9nBQC57Avz9oYq3gpAyj2Pvy7GJqtoFNPkqwVXgYu Mi6HTeNwf5fLssJXx3PKvAlG3ztjC5NkL9lSr3bK2NKWie2mPz8PudKW4ibYkvyTWLZzkiK5TiTg Xp65vvsWjC17VsoS3yyn8/OaEOcSExeQdrSmPexmigpwE1D67TmpzvTVxboUUd/be3mZrCaWjSkd B6CaQ/JMLN9KPq9+yFVzpW834XyVTnrhW7oOcIL3xh2UXJAUJnGGgNrSqXuQBSc7eSqT8CEJFquM K9BV+LacqtcyNRPIrpGFN6Dm1L9GzHOWUE4xYT0l+vMxX63FPuoE3xHG8yGz/umNMIP+GT6BmP7Q ZAX6CuSY9KMGbqOMb6vuHPifItkVwTlt02oUaY9XTU/kf1jLsmCBUi908H711C73wHUzv30B+22B 6/ThyhBGhIkUT5hlxmJc66HOnYzGoxyHDV08tlThq9HAdw93fEs5NY+ZRdAttlaF8t8CJ+nVCzrl R7XR8MoWwAoW64PlQ3zqUlpzFgUiFTj3YDQLQNyNtjWSjiOIrdy9GHMhUqmp4OPfMNNe5K6Zw2gy B2i4ic82DNacCz3b8pIcpHexkjKlPvWBJwLXharitXp1e+GqXojJU7qz0zTcJwFh5k5nQM7QN/3f IE0aIHF9Cf/QKqixcTh6gYRdfuvagtjSvfGFfol2gt8n0RB4WrHm63ZEYxhIqjSuNzvweEP5aWYR rwMqnxAh8H+UActIy/C3bhiKI08r3WGnU8lrMH1hvjTnYF0DKZxFw0mrak9wLMGChoNPEHnN95yP ZISQaylKR+BvVf0I2DsH1z7QYJMqSURqn4/+TSci7xLvD9s7026EMLDvnlwwCOXxGM4tz9kbZRj4 P21O8Twy/JAuSnQoUKdKkkFOYODCoHMOkm4aaDGgAH0IeGpeaIYjmjXmK6g1Zsrwd1J8iMNAGJ4m emOVq++7+Yv/PZ6Ewg4GYhorCTd5LvgykvMo/NVkgIcT3/eNYWgPSQUK4XH9CPHX6bQxoTbTuj8+ aBm1A7eGcoOZvvnFay7OvcYJDNKeKk9MKCN0Cc7Xv1DFmd/toqCkjnDC38j7+5bJl6sUjMsd0KFi 3kWiVGWnjEE8IoGUwwilxDOxNg+WC5X/y3viz9sIc/qQsfBha9HWCOyUZmQFcijUfkuq3/0DQUVI bMX524XQ1ZJbhoxlqRKLwmCrjEf3pOVrJ9dWRX+Q8rcANdS6kDuMAauoPeZJG1fmFkoJy5IubeMY O93iYgoZBecyTEqg4sE01WRqlF6rqa6mpNV8hMzXHe0cWBmU3/hWGwy0gTFtC4DoE+DN4hpyiVUf ryVcsabdnbB6fXQEIvzIyDeL/pMxhOQ/9tcckdd7jtC+JSx/2Ug7No6ufu6bMg855qUCePxlHI3W HmJW/VNniQsyRJoJv8lx/c/lLt+XX9G+lwJcjtdUMceVtwu625WLezxd2PZX+oKhmBzrv8I9Dy8z d9f8nH8wzq7M4NWNgKGCdS8L8vc7QUWWCv3ZqRIIzLjwz0W6XkkQNvFyV+bpRb1UAW1U4/lDleJL wct1ydx8fGLnDgLyhihByPO0nwDQmcgfn046oezPi4JYJP4POXh9QIhd4xMXpwRsuMbY1kkkHGlr uH9GTcvQ8VvuhLe+8e0yK3vf7FhahDLXcLQyEENTDfdPi6RUXkjcvA6IzoAcYiOgcQ7zLb+tnh4Z Jba4lzlnzBffoOe/z2J46I6mbXV/eqihUR9xlaCgHHZhWZJowIy8pzYCK//7TQuqDLNo2++aXV6N AAM4/I+l3WiZsHxWqlF9guwKDany3YJuWSJAWdf7kVROtZ1oBZzcsX/2pj+3ms3GlKRtXAwHljH+ 01Pyw42Z+E0S+581/XHPzCt2fM70CvtyFyKMA2WwlJdc8Kry2nHQT5jH8B7YcvQ0q3+vAfv2PUlR uvEiR08qsM2GkuTTmgJvR2hK1yz8lmOghb9MABFuFR5Mf312tANXkWxwJBxCj/9eCkKKqyRzfkCs 8wS34I08NtO7OKHqeDC4rpHImkuQDffwgCKjlqWHjOpqkiKlNFZBgUj6+QzQbvsswrtFIphoLTMO mfBBceCHHUVsKRz9xBxWrSUmJRCFW0SRe5CWYhBeCoqi65ulNfnMroh2nVuv65Ljl887AGY+F0RP kJN4e98HfhfesczarvFwtrhtGpWN9MT8dip1NI98kMDiYMqbShrM0d3TSiWIHfsNfhuWTHFF6tQs /+OCJIYfIRGbac+2oP8+sDmVDD/jVF+tKfpZTD3ou8JXk3EEAIPNtqPw7licxAKPpxquxg7Z996T HinZa3t66ZbDiZVt3eQbCKTUCFABl7FV4fZnu3/SnwdasuB2XjaR17Ieu5u545LWm4auTPcMWmzR ZHk/uMxobGk8m6nGoSWWJnk5GG7ZjmV9mv+bwnd83+ElzkwfSSYRoQhMO1eYVtlzqwDgtqag5cBv wum+ub/YSBbjAIwH/iKUCmnHfXwTJY2QgtPNQhBxy8vIoUlFZQnX1VTf/dmBlEhyfee5rWd+j3X4 6pwoR5rDMy5yefQ3qSo8U8QfxZ5bJM1txzFUZu6DMVmSsAy25xQiS5xhW8rOWRXViuPVSIpO6HVC BoMGlGO7kl/3DTeapsJ/Z93J2AJRVT3MvCKz59FZfkRlWEQqMuI2On7vWMNbBxLO7Ci8fJNRjDJd 8OLHifnm2jPOSwVIZbdOEpITn/OQNjCcBbbRhVijH/ojwNH+/V1TYKnOrfWcJW2ya1uU6rvh99QI i7le9QJAayP60EG9s+5LTh/H4Jkn5wQKnq28qKsE0E7wqmyRyVsRXpaQbrycmBqYVaFdj2djaiIH iCgH9J7vcvM67uYRow78Z81h7Ai4k70VFQ/s5hgXOnYWp49ImAWSLvBVhLziYIQX/Ye6r41Acmgs ktVXVs26YYXNtVRTazzFmJk6b69isY28PAAF0D5Qk06txvotHZBbNjyeqfxZwSieMZq6hCbNTp8K EH6CTujnQNDaFWwWeNorTeXVBQNTxHw3gGDQ6OcYstkkp7OZyCBka6b9UqfFjfbSsDZVCrXvpYjY MK/swF9QAR/Vv7CGdw9NNLhOESmTXmfeGTjx25bqRGcjZP982yilAkYMugZcyWXXZreKfErdOftB B4Qdb4ku2EgyefXKf58YKhYfYNQKDCAT5y1hoAVV74SZo5xKT8WBog3CRnh04l+0vabagaQVi7GT ai+36oTaDH0pGi5d5OTca24nrl4e/H7adYIcONwTL5lvsf6UK9ke5/2Z68WbPCk+xFuPx3Vkwg3Q VnlbhRBTM3h2bjwBC6Jhy60e5SPN4vKRFPFxAKiU24a99M+7StzB7adEx2zcIX9+9lVWsQDq6wqJ tFwWKmKxeqhMJfiqzPmHWpQAO1qvHis1jWly+rFQ69BeYKOf8jStImUYY2hX9AnMMWwx5V/E8BfX fog1RIm4FU7NOvGLWykkQX+ZTMOYiky+DW0ycJFMCe5/CYEmd+vrXqnB2DZ6F8BlZd4GrFEUXJS+ Nj4I5rjOQqYiB0t5YJ6ezK6jX1UF4ayGmeVcVww2R3lD79ERnNsfX330ltwuZzb/cDCkEBI//oa6 S8ElqWeKrIVvYIAo1ODHIHSKNA7acI84dWSFg9iZaUAf3O02UI5z0RWybmC9DKTCmXnoZ3Cer/EV uEDFIaYsIirCm4Nvp/W6zzZlu949RkfBGYq/2o0hKQePJfPriHfLl4+8S5D3iWBIZ4jO2wNUeewk /22wi6/X37c0z7kDBnewY0UYHU4VleN01ptfhT/a5YhMlMnk4LG90GeXC2A/8XbTk8H9u07Gqcht cuBI1oXpf8SDqQ9CuNztH3OL8Lj/NvBPNQsAfx8b1IF90AxB5nEmzoHnauqrmTrxkezj5BQQoj7t vzBLx4UTQa99HOEjRlEkCBO6z895O33JudIuYQEQmqa8Q8eZjydGaHvFFQxke+YRR8XC/ll+KL6F EQ7Xx0g9E2vtVLaCbolrDpTEizoo6HVkRYy4WpMxoMPzgdBmTyddb3FsCuFllMITa8h0/ihIrMD2 gTvTTlsK42PgJwI3CPjKspZkLucc7JpPN5QSQU/24/dtQPF9LlT+uSNtOhVnkQ47uAbW2YzwGLJ/ Z/Se6C8A78T0gEJ58/Wb7ELQss2fefYfloShcD+xiphGFkbqN8+2YVSGmdRcCv/l4v+1HQ0In6np QYiyEVYUpjNHzOIpzDjjsCkTwCU5JEFTxQKKkoLwcUejshqRYD0L85eTcEH3Nqh93O6cG1ZHO/d4 X7osNWgR5/kZleYjSLx2AHAopXPMpw7QlpEPzRM2hRs7W2paCw6YNWtVhCBNMXt5QEZkQEDbB68F 6xKyfv2hMKvGgzaTQZqsb2L9bV785KpX2ACJof15oxwyGg1dfk991w3AoH9czVv1GcuCM0i+Kn5Y SNb3B0AO2G+f7lIytr6rkf03AqJwJW/ft0scjdfXngNB32plJm6IaxmuFDpYOEg9tOChwhn5tR2M pH8B0z8Uq7Ze1waCpGtFOpld6jC+EyXwVqM7hbP7BnR9xkkqJ6bT8WugQg3xaxKtdbkf63fE5cP+ HI27MVk+VqMByA0Fnc40BF2RE3m9zxETlaWIVkEiSM3+v4EtRr68EEkO2KwusiDXSM/08362CK7Y 9vbhfF/aexTZlTR2vv08dmKAGsHVZLWmlHBBbuTM3TuH8yjN8uQ1aHOmNJ8smn+39KegRYATJFPf 5qw7CyGb/PbkPHD36mx//gIXZYLrWUj4ABQdJJn+gkeyG99allXXbFa241ESN2y+R+oy64apE8Og aoCuPa+zfpMpfToSZD4pWQCrPwWTmT4iNRuSH4ESk3HdPvDnedv/YXthCYAJ8LLlX4IHp7d5vay1 BAQ2+mtf1hCHtuGbt7/ITE7gjE/1mQFITIWK5T4iNwirxW8qGF70V+PdhEUUENEqC4OXswmDSJxB GMD5abh4Pden8ghKGZoD9blhCmRg+Ji+wpaxX7V5pm7QIdTIH+NQCbiDLXl60Z4jMHEqbibfP6Oy j6Fm6VIs5yStYhVsomiL7uod2Yi+7svVclU9jTD2V43l0s1jXD7ya/hOozueSxhzNb6ww6KwvsZH Iwq2/yQ48GPrppy843DJjacDAaB6G46mQzmPDoZKTjQ9fBvicKOjkEG5VKV01aj5gLbDauDcUwXJ biC3dDw7uDJ4JrUW5TU8vUVfUVLL5LW67w2WQrs/xUqMfUnGvZb03noMD4No1CO+SME/nJK9TN7j AivXDq3bS51FANO3p6uLEwqXft3nSruC1NWUbHPs01vWeFyYgFdEua6UqGgXbbPhXaLIIDV3AoZf 3Wke8ezORFzsiZQojfOM4wKXsfz7qV6i66iUixxxaiCbkd2zbz4l1Pk2cAc2Ug8ay/hQxDknXBuy qY/4htBzrexi3WsDYpYprNqgQndimhkgiQE9ezpbvNDB6Gj6/HtvVptoscqYtFk8V+L8qrDanMd0 0CMLMdqxNjc6JOnqOzpNfffcVsJzGO4OOayI3pNObqQQnKlT/Vh7s7HAFtA8ID24LNLwr5brOVt9 7irWFOc7CSozoSuy3ohJUwzNCuSYy0goMhYAJkdfCB0ICbgTnMfswcOOr6bwsFGK+Wl3+aoV46O0 kgdyUKcYlUel5QyRo/Vw29f9J8qX4fZopeexqVcqf8LglE1vLUjI1HYaQcE3UraXnXGFnpCrsmHT FCU33BbIP3Bn+ScyQSw7IuXIKkHs+v7veifsh/fIoLzlRwSUrJQ1D4vxt5sh0u3rdB95PZFB1ECN a3jPKY5gr3aB98t8EAE6Y0nVJS7mrNo4TgLtiW/E73QFt1h/OI3bwJS+pR+W8h7edlT/nrzGEhxZ qUFr8zk5jsHaRiawUhSYTg5JKu0MTRQk8jTwtf+8YpdlQSGSTUFkjFjFCRK8rb8w/QjtLFHtMhMd E6bDPVvLqfYYFcihQ4RybVkAHtuDLlb/3ky3xieGIjeNZO8u1njTUALKjT49h6SEp8CG6XOwbdA3 KlRu3VSS6pqTAZuRCrgiae7ULAVJh9Cw5uHdzX2ZV+gjuanUFEjDOAmL8dGrUPTTNNwGSwxCchXV 6UfcNtfWgxCiimytqOcZZP4nca2PLCky7irNVEsr+vY5mbXYU4L9Arf/NxUPJKKLmEzKTPTrsYWP BYpTM4MDPzmGrppEykLqMqxhS9Jg48QYsJYaJVta0vuJmsFrCJiztycCnG+DngtQrwhWTDgVD/57 6nZrceXM+k7CrHTfVcsJNey4AUraruDjQJVgjQxOmMVi3o0IWuJO2bKxYUcBl5YHMIB/g+14iMsq uIxNQNSKyZG8fuRGahwtCPJHIQT3c7KY5kuEziTuPrV192nGkKkHQPBcQL7HLp08Rp+02cH3bF1M mEoEXaaJU38fwDwqKdmUKN0CdtB6Ls5S/1mc9gGts7b8ishSuax1iPZKbQof3SD9sYUHjVwmxLT1 Uqn4A2JGca/jOrsDncJf4gyhInbKS/9UAgjghlWUrsS8VVOjJFb2M29pDPwAeQOiLuMTfCOD3qxD EC8D1KEdjdz3em8srYLVHfxRSNbh8JzjEowoKBk0F5L6szaTWwvNLqZxlLao3rKaslltETC4Sst6 EOYqDj3mWsuN8eSikQdXh0vMwuqkgcWj4UOg3HqQkFWPl2pYQQWdM4eIhvvTD8mCc6c6kgNVHdJ8 aOHfWHzCu6TPtHDizEUUMXpogLi6AXmc/TY4xLw6Q2osFtnpgt3MGC4H6zqgC3WvEZSUkrwl8vKS VkxqdwmFpuFknRidFXvOoo6c6jwYt83gob9lvzJFaMUb9I9MHM89awXwu8eIDnMSrBbl2ZlVWYgn 12eePvFXUbq1uCDYunoPvOMoBUGTzR4TJriTykEf0H4/nBJDt9DXR/AEQuNegWgLiuRMJHgsK+he skEBKy8DSGehJNlX7Tb1ZBJj9HS/DFVnZpuUM9z+E2nVuoPHmO113h2/ik/5yaG6MbDgYMmimFwZ TOlUxsnecRk70teaz31KTfkkZShYmpDZIWbAtwxVCtBl1PM6zC4kxd5drWd0Bc5q0zZJKrbqmMdp +fYGUjuksM+8tYB4RwuzCyoy8LfxPq3iz2sL3aAWPksfuZKmxGlkkLqoAycR6k0s41SoOtQhDFn+ kvIqJggQa3kv0kLcrF4lbbD/EaVigang1mob4BhaUgIK0bdNmnrrvn4bk6vEGhycxlg8FQ/huz1l 1pXZ/KugA+NzAQFiBAWJaPSKBtJhLkpRbXzT93I7cx0zrIhkJwN2Manw08sjkJkQx8Lgp+v72HOt qSOU4CIWrQujY2Q7ldVXMAHpaxOVFGASoqh4UsV6ncoTbWYJtvMWl//yRaRD7+BdEbfNOEJqPOyK FQhiY45Lj0LoWd+qFw6V7oIeKZqvWMC7ovp5wKRHsiWHAfzuTY/Sak/eEJd0ywQtt2X+GeAQUIEM qCql8Yua9IHFqAQmMts/S+t5x8Y+M2i1rn3lIR8p/XtEkNlxxrQnapJ6MtMZlT9KUcPRgSbymPKp GdDIkU0FFzDauCPhljCFFiJMrux9ZQXiLShfEUsCPDdueY6dsuxQj3eD1TDjNjMADWIP1ZLjA988 KJou8krm/pAMi2psEvhQkdFy/h5qprFyG9v8ZhBEDOUtBL+uDwx+uo5q/SAM2pvF4PtKSnQbJOub HCyUogbdUEdRXXL/c9L5BlvLeZOdDcJwE0okD2hHLb6HoZrnT8X2D/0mgPeyqKIa7k4JI6nZ0fCI ukvP9mlxXJ+AnAZlH5dm5Td68wKBLqRRjLAwuxXEmPixCe2mnLKHrY9hME2NViwf1ovDSmanaYh4 L1FvxVJ800A1qy06rwlIeqeEC2Pg8NvErk3yEHuioKtg1jKNAmvW34LCYGQvqFmjD1KqslqNCaKI hTnU6vIgY33hIlXZ5BLIOY16G+IXtzUVxvR9sBUD69Hc5fi5oTp6QRw8UtmZ4sI9wKzSZ+cGmSZz rvqdKoUH3A+CnTmXYQhBUjHIYwPSMju/VuN+0j962hwHi9OXPRJ5FgYEljf5vmw8zR2NCxA921BA gRh8TcvlyN2YNE45DSiShzFDZy/Vqk0diggrvyFGJ1/uXB6Z1lhZunPnBi1HqbdBbi9uISVohcBn drdsv0Qs5wIBcdch1H6jmRTndh5xCtV754RX9lO4VqBOPuoqIBHJYwe6o1MG8kcBbF7P0rssai+l Ng1LSkQDWDUu+HaER7TIPlemoggzNGmaYJAfGKZ3w+ie0Bn07yOUYUnWlipA27DBGdH+tUNSBSYK caMEzJBXnmAxni47wlm/cLPE0cnkgpN5WMrF2iRrl1Dl/HOUhLlhLs+HMe+elqMc7YOD3vhWuh/Y 3kTr0JULieJZdjGS2y29DDMisByiI8JhX9TQ4vEUgWZKNdL4fqnyLzhVxl29g7oX9BPaDxG0GiUQ IOKjAqfJHGZ10NUexj2B45Gf9XA0GRIQWDXzKCWDU+M1ky79kkAv8zcBuxMH5xb/juLnZvGpoAEw HNyyNnuYFUGzNIXKGWJAijMR+W0K2njKE/B6rlW9Q/+wocFBOZAMtFtn7CW+YGEGilcWl9bqbBT9 lWp1gZD3Vi9jU4bsF/iJ5ROHhAXPQw6TYK/KqgvDZGorJsCUw/VRyeub5mfFWsZemPpxvi3zg48X T2rKERdv1phfqZL8ZOAJp9HNTNPa7oCTFaSBQDib1e1IGSVypjPPwjryrLsrCJHNkeoFvJCzpKxe I3q18u+fbD9GFWDzC6X4XxCMW67mDU30Wro32lhWq8QvaZejaNCxfpZY1/jhuF8Eg82WmubOLcp2 mBbxx9EnPkgxW/6Jd7hKpX3AWVCuNN2JPVx7tdOn8j1lTiwoGC4ZttOA8TjNDnKKZc0ph168b0jZ yqlz7u0XqMX+x6A2mOToUebphYe4nBV4+H2zSy28PN1Sn4iUPAcw0RHWoeyVteKxaUFNB8Ap7GCe pOckJO0Iakm0neZ1VYd7hZcARI9+FSa809ixMu5e87LEJZLC1HPIoIvNE4tyKuvg9H0wqGjkynVb wUoUVQDAMUofAgolOQXo5gcoKY2zMgtnpRMx77Fkbs4oeSkJl2LtsrSHGy6eJwy6842LtAZEuYdR QJNVZpASNU3N86zkYK7qUNNpYZ3phtgnqY5Wv8bEIIZpxcJ7pQIgW9GRvOLNeVQO8cp56SHN6axN +0b+KWPXv4RhXFEUb3K9t4+os4t65mbQToc2DDnbkdL5WTjBbvfspVffzDclREvrYCbwUP6lSLNi qQ6QQ/eU8V7swPA62FbN4U/vwyI1YgEx4x1pPCtutsRKCfMhD0eHyBLnXMJIdOn/25X6UZIkHcpk DxZKd83+0My08bKZS8Ue2nsvfsCqbbdU0jzrghKykNWx1/q83XRtRAZj0xvb7izEhqHrSCiPYn34 ioHsrs/JDXb/HhfFQWs3eN8Gs3p/+sHJ0Uqm6o+jGRrngwvql6pHMg0jAu7i6+1aJHXRtnlRgU5a EO/qPp2Ez18AWkXPHXnctJkfDksAgvpHnvZPDMLbb1sJp8136DwjfFhrVpr1BrlldsgBTXis9T36 aCIQK+Lqy42KdQ1AFeFAl40GH4CrZds52Pl8ZvMLJeiNeEIpbfA2YunFp+oGWY6VnBrQQme3VjwD +0tApqAqDp3W12ktzwPkH4yA4kYlkbJ0eid96K4XTnTn2h1ZfjVWk7gjWb4Q7w0gKFnZTa527yAU +QMLgsVovM8osJyVHAix4l6bXJcIsulxk1luXlU4yXMjTtAlyHhrd6E6Oyl1JkhWOzJyogAg/XJQ iO1AtCttDcyPBiA2Ctm4dL7kMig5Ore4oZEFbsYWXcU2khyn3cThvUSxBeHfhxRxMnp0Vy6o53xY emH+UG6sVn0V6OwQ5lsPjRbS0fx/FYjeMkGnX2fILuE/yeLYVm1CdJ0sqUwq2mGrsagGniUgH0m2 Hs/B7R0p9jeBB8h/w25nk/wSnHxSEUZsjc1dOJyo8GNKUTpWfEEBOhPrn8E0+LIvPiwc66oUplvX QTiSj33mQSJNO3nxtO7baf0vFOYfPxwYkI74mcUYb9AXgAayOnpwnLVvc3LZM3+qQ5gQax/Bd4U/ xPwXoAhoxaYlVQXV/FkD3hScIsO0qLgSIPpRJ7YTTVy44tC8HryVq5gpDUc1FTRmJoITRseMMLJR cytPNRXsYR39Nmg9QdMdsJdxeiWqa2VbCsVacwaMMlYOg686CoWBEwQRPyjt8feRpV7iZEsX0RdX Pk2L0dzwK3g4x7pRpz5lMTmko+1M22JV26e/4UZuA3aLqZF0sMGNoW16MqObBYJIvZod9c9tsWyn 2dGUk7fL3gRTcVhBOXSGA7udAAtgugZBPMZH/UQiXGbxmG29hn2a0WQwcIZgMMCmSs9kJF1nm75/ 0QVOubUdsVLrJn9uwoE231tx8JvW6DNhMiRrYF/t3gpsnNHSyUoyb3q6hNaVPbA/RYX6nVv77pRl SnGW3n3dJZxk6ua60ntoP4wYsEOk0JaLt5BpNem/029xtWC6AygYDBNu40gC8y9iqpjZmPa1IF/i MHsOiHWIHOOvcQobtWhuVTWTBO2moEEKMhStF5sQfIm2sU8f1O4l632RjezCqnblgR2Lxtih8VA5 9C28eX7IhuyBItqMa+U+OIxUtKrSxXBCQPmX08WIEtaaCXOAhAbq2qmQQJKcL2+DMdZw7o6hNbaK oaCwuR3sWTdoX4yPQ/GDwefIx97NqCrLR7z6BjtuvNGZauriBmjxWunTJz+Y/MvnSJ9dP2VDgDRA YRWFSqHXwKaBG2VQwXlxCElwHm2WlspzwXnGFnehrdDi+OTkdhv1+qQjXUXmmNrLLmMCiG+f4PWh 5FKFYIIaVjjfFBx56xroTtIWYB2oiLA+QOGmHXAWkhlfVZcI+tCvh5obWto3EitcMwl8rYStesdr u8SZWjn6ZdUvBgJuFnCfPIMdK2EkQon+DvQ/74gmqiMmVBq5Euxl7Ua9SG6RuGV3goYQzTw3J3dF yM9uEIib5PBDmueIBff43l2nEVWCeGoXLPc3akqSUcDKxC4wW9Aq6oHlc1k9mR9UQS/XPKOi063z xDNY2an1Gxo20RTybPKVsEqtWeopy0OGxMLWJilAAL5a/jGs0KOJtFKBI7WidYTWFGmmDWrk12mW mUOiCssD3JebnPgt2rmXMbhdGMzSSqRNSL8Db5zOCd8RW7uSe5P8OJIWArC/pUBUuBV32zGZGeJ8 gW8zGewfaRf8lioQbtnWYJElmAO3I30w5iBN13M8CSukdv6g28TThhO1wNwJH5h9xxFM0F1aV6AQ RzbxM53JPIg2CL8n3jnqds0pt1JNBQa+ckdv3mdlENOm7ACgmQ3rAcvRT9HctdpH2E/v6hiXDSG/ 264gr+C1tbvDRW2Qim3vjL/+fcrF7yO5aIzromctxcfKUdpVBo6voCzVlKFXe/JrqdVwjvddR9cR sJMjAmg4dOJPzp0DuZZN0rSGSrLVKSS8KA1PQbGfkfhSZHwcIfUv0GglRi/DQ1Vc1DuLKKLxvZnc mYm+wCZJeg+CkRoZB2Lua97VHK4AtNfOupGqG/eo9Gy/f2ag/O6x+vMzehwYvCkBqxfV6rB/DviN 0Zsk4tLdf0oSkQt9EepG/Bqln93DjeA4mepsHvEjI9ftO8Nn5qIIjz0ynfNrs3wvX24kmjjJ8qEm Nu5CJt1Qm0pvWoQJsHLGvja/hfm9kLxiOyDkAItUsUQznic1rfR++KcwkHZgXlJmBHY6Jr7817n6 T5IHbQaRGvDtMx+7Thc1P69ttRU1Wp5hITPbzJIfgCwVMjbSsBrV9R+CSjmNOMLzz1PE8G5XR1m/ pjz+2u69/wb7ntqqN714x+dVtwZ0tej1HY7K3tJ6wh9MpQHSL/uSO3i32mRDmkWDEnSSkRM9H7AN ykcmDZoIdO7spYPTCMHSE26q0hgNOKy1xXKrK7vPO+HT2CstcLnhkRx+HvlM1oLewOXZmr969W4q /zuoY17hmVlTPjut3PWkC5k6JYuzbnbDB0fha9/6iiDu/yrtgbz2vGjL3/orXm7QBHhD5p0oGfxV ppMWrlHi3OoJqnPGsso8mzIRdp8p4JC+tAcEmzbxnnLDylsYCaINa1zCW0Z6O5SiX+wEo2TQX1BC qPcGfrSZrk/q1saJcrBUGEVWrZpWKqiX2WVFKomnn5FqQZF2MapAXq9DBH24kJXVVvhC7LNz1NzD FP4IwKt7dv+aZiDgArQU64n7y5spxz+JtTxsbpcxBktw7iQTB4Zck+vnqUPzUGByUbKG6apBz8wf l+jfYAeFRoMi+s8JmAihX7U0X+WFUyr3BKXygvvm44llxNblXtoa+rhj13uOdPDWWRt/sJPZp2bO YcWt9AXtLBW3hXq1iZNIjoZfvuohXjCparFbY4OtR4SfD+LjGZGcM6dieK7SNND51BPtiEqQWxFd ZluSDC7Gucwkn6jG2L/vOeBvtxHt0mnw3HIEkFH1GVexmpm689V0bs/VaBsJrL1QkGl1j7SYLCpo U8NpjJyPxnrkiAjc/wXNp8SwEDDIe87UAQMGPqZ8ny1utB+yChFn1FwSG34Jyx/bKwJCqnpjmZoV S7qBufpknxiN8OCqcta/YXnGEZi2+qQNKLxDRqpI3X4BoVKTfGHzz1yDgAONm9DtHqzM349JXSz1 c4i8iLmRz/WPSC1AoX+2lmZI9ThQ5b5Oi34RFKWo+6HXRk3eyiZWWiHqYJgtFXr11j/KUbNNNUbo nrTtzwssDsRJ1UdS9j2w8gtd6N6jdDwAxCvYJhpSCIzzxDDzMs9Qy8XcVzvTHja+21F2TQzV1SBk kA1YW6xwj3vYKxvT0h6gDHps+OFIwBboVltHVtDBk5Vz29tJNEWFir8pIQg42mqtn2soejRDok4M NRKhMMz+BbcSxa2kIJv8ShdoyGjPzbsBKR2leZfJwp71qH+6LntTE1+P6O7Jf/3ZjUW1s8WTOhdV 2MyyBbSHMrlXOTGhXSXSlmVtIy1B7/liSxcgoyMGd/pgCuPJpENb12jD95EAL33nWGuvQrNvbdjk pr3QFUWSOj8iNzV5Xh2VXiGccuXGQj2tK1OsXY49nQGiItVn3OypzVcp4Ps1uKzB0uF8gM5rLoSG PtG4Onli+9ZbQQBCCA05ggcVbV6WKE+uh4afOyhoYNWGqp5SHV8LR1Wj0eWN+H8qGaMEKtdUujAx W8sbuAjdie8zziVhBYIThJJTDiaeBfohep99+T9Noo8zJXTqA5mzmH6036BVgi6LGFfEJonwEIx0 Mpgj31Vt5el9hyjgkbhVBOS2OimG0g/0E+3hMHVXS7sLvDhrncFTE1NuyuaJHXtObKq77WK5UqcO f6o7Bo5MkxW03wJisqdyeJaSBFTnQ/0MT7cRuGatlZUk2rvgPwXQk9l+j+gli/QPAIYa2JfRmIMC GkXlNRl8BCaO9RbdlNkEnGP+f55pSwrdrPV6/ErevdZbgBW5iK5Otnfc6PP9DauqmgQJzBZ0DQuz IsvR6d9h2uz2N/X2fNpeN2kak55ppJ/GYwkkwkeMdTKBYvEaIzkvy7jzhbrHFNk76GxjagqNhcdm lBf7NlLReWmDJUMi/PPDBMSNqScYxN7fVrtHlF6UP0006k8C7qWoMi4VAHcIndvpSM6SbK3bTb3H L1vIF8yJXXGzJQpjMGB3pGIZuOibnsqDOHOEcxQf5ZXHJHbEnZ+bkP01LupuTmqq8blzbz6tynCV hfS4zzqiVQE2VVHCfvr53uL9pdgoQBl/Yetk0tv6GLDvnYqgnPR+Ow0/U8pZEtJnuietDGK6NhfH AOk0P4Br2AiBrM1p3ctR4xtor4T536U0YtdJ/Q225EKP6iQ6QPsHwy5lTt/25l+hBsIGGOKsNu/o Z1h5Hi+LCB3IYAgfFNdxiAuUN++aguj+m/EyT2qgsy/LfTsCSxClPk5bcoUxhCHmiuq6GeBqvOEa ZuIsU6CN1uK3I2puU5AFf6rRzFBgBk5RIW9WCbvy+M+1Y3t1EwVxWKn8pSM9BvTLMGubYIaaQapS AJkkb9DER/Cuifu3zPku48GOnHM+vmH4AsFQ0uCf1Bk3WShygmh2QUQoXYrQeORw2+RsvwFAIxKC sANNapHKgYtPzuqHrE6J/zajlEGvH4+4+eyPWuUht1LtVWy1sb5gxK772KwNSQ1JjwCdkqtUdfkF e3ISYGi7ci7dqk4Zitnr8iiYIkOUotyCmFwtzDxSJzdUaYbRKY2ScxlC96UnDpIaMiGeANNVNJc2 IP30FjxMT+fl+2glXOhptnr9xuzHrOZO+RIprhnaeicyOLrzFKJFriFjWRhyI9ZA+CSKu4B61Leg hAUoM86aYJHV20LJ0W9/JFgmc05uyti+LZm2vu2Yd/dhD5d6kIoCabdHMIP2KvRoVcsXkJXTkTlK MsbotxYqm+wjCJYU7QsDvl3I+jnjOnceZvWmJw2byfUxD+y1t8/RR6Z1/TVs0eYvoG0GTNqljHAp SnyTq7mHcouIZpC5VOxE1PCST030AyyR7zXhUqdR2KoG+3YEQ2sFRvbHxD6KrLToreTHIzr296AL jB9qP3Ojwrkfv+QKTvGPX/nZX7SlESixAL1eKFaLbEp0fXeer8cjk+DroLp0kxTEc3yyCHnsb7hx QGXhF1FjgH2AUT04peSlbZNpXPVb3FwZKjPrDqNUVZwCiHmW+yEw6pShGvfipS7Ar7mL4EgEni5B JVUiUPeCAfOkej9TJ229Ea2SCOKxGWwf4JKplSRVMcJDfGMZihWSlAAMu6Fy+Fi9ebINnl7/X7Fj ATLHb2ElO9i/PQZNJxzxDCv5i58yag6LEAYu4fqnk0upJ1RqdYcNlfzzP1ejXLUYPfo9jsRxsmp6 u68bBK9MQvycxWUdwz1CYeYOWmvOZt5etILqBiV93jF3kU8KGpdSjFB4BhpudI/v2AbvnoBc+CEy BZUIs2smL/MrAnNYd1MFOLEkKrc2xQWLzdJsPixDp6ChEOaSrKXdIcLQ6ICpTt5f/RbIPPi03ScI GDa9gbxQZoeQrN3vvLOriPedSyhhvkcFhTW8ol2Oc+Kdn6lPJxUSsTwiCQreGnVL/qG6oiUFqX+3 GisyffmS7IAT27dpu2tEk0O7OzLv15xyYrdDYnCQa7PACIjtPYVpJNB1WZIiMUE+juH1K9Kxbjue j/kqy7ceWb35HdkOa0vSZT+pV+KPmEAFCbMXkhWH0DyFObrJ55P3BX0V667PRToTwO5B48vqJvxz dQ8ab/Y0LwBMIAI02+ZRzd4r14UHHKw5buNT8CoJpnGZlRFc5VyZ3FwRkSS4Q/79Vqbe+udKqol9 bKTD6EukBCZrYcBUnh+qyVpPAqBZ4LhhGBYhVA22C6WRfffOpDmGCXnLw9CHW/tWoTVBjoYxqaHF uEIH87mRmQq6pUj2yxUEGuzWNXS2iMyK7j5QFrt46FN1EIsxdChnOFm2qpxM2PsRC0nEfSX+Npnx FttveIf0BihF6fcEdaRgTEhHxcDYfLe1PUKgAYshN/cJZoR/dshwxw/ZjerJBrWscWY9B28Eu93Y x+qnQc0gf6KML9AbpD4LPMyPpi9xaADfgrwOpOkHTqqzPi3KqoVcIFlEw/j1Z2l4yKoigBT8hqKP RvaYxYEPFw8NUGS7YhK5L6Qurg4kbQwLqKohWQgJQLF73uAIWOso/jJyaD6jmH4XqubOeEoGXND/ 0E5dmvRg6KtHkJdPISSnujX5SW+1yzoEbLTpfYaBl6E7srLZQKC9Z9E0A+6ps/CmW/7bxYU+Hgdb RTPBw39znuJo/356rob0LCNSVi8PyM51YH56wytAMyDD6SMPuN8rH/Z6UXNdHZiMSnReauK2dttx O0RFlu6KSV4NMZYi3jO2RLarsuc0zKi8DyESwv1RlT8WLVbXFGcJc/000pSMlx5Gy2T81DH1cIa4 vNZz2uSokFbqRwfO7v4M0HIe8P9qn5wM+nQ/wCjoHVfwwplzMDq31d9oSQHdO8UQO7sOPNUhPP3e EfWhDzjbBUpCfTFIayirGBXMOSxTJ2rot4bDJkbBChcbiYbx4B/CBntaYNQwQgEWf/tvcNke9XNa J0lTN0+YSnY4lfXg/bNNHxkmCTHRme3WMVLkgufhjTHy85kU5oDFHJTOpWr4D2u0EZkzqktAoZn1 B2O3blH/5SqMJX4WrTJEnABSQRsICPdkCw2fe3AWU9l6Q4NcZ98Y5v5owsd7FvX/2UAtrXCivvQT jiE8aAnLHpyGAXLB75kG5c5cAy/o9pbu/9yYUDMqnmrAhgkv9mydZqP9vUVFxmZh7bzG84Q3Yxy5 xlA/8tQ0OCyOnw/fBKbO0c5iX505dFmWEFMuirYxEzyaXmMdkqrpxN6+iFKQ9ypbkPHd5Q9Wp0Yf U9bhD2H9Pd5FNF4RAPjlwyVjvievI+YyBrfWn+peuUjtF0XEN7GhXkAvHO1MQDiDV29gKVcMtWqE wbspJzgDX4KtLI3Tw4KrueO42T4JY4d5nottIOVKA1hjOYD4fGD2YSXkB1hYRTLL0kNlLOSwHiu3 azl26ieR8fMFwUTanrMGn/2UELsR4Ad0dg8jZV4sg4qHeyWkkqaX06NBejQUqy2WV+P/AE0guQCR Fjqe/3EdVy4R18EaaPPf5Ny6Xf5yqWfx5VKOEkSZL9H2vNzEQp8h5/tDteioEYyDcwVnc32mtN8b s+wuNwcLoxz1TgLRxqdhrPyZ/4DX8j1aiVTgRylcUBNch/n8+t/htI0jJ86huZyVEtdLGvVMc3lT y0k09ZP8IMmKchYy+oGvkjoGZiDiuKzFLUgI2zLj/nURtCp1nafwKqLNq+9x22OYfwkMiJ5e4NBH JsuaIqgnAcdOp/dyCnFq+gC30H58Uj5qUJnEbHzvp8PZZav/n5s3dNjlMcd/oU1lMaFFlr4EDzgy BhJITBlf86jO/UHk2n9yo+8g4Mr7DLW0JihZKBrw/FF6zkNn95go/lIwVJg/y2AkUG6LhkPqJbqA 1gVz9v30p/f6V7gxocBxtLnhDAZsAw5Ie3EUGQoGvjSXesIi0T+6VeiwhQKAcQIoV6TgVqdhBUdI QqqLYhhaQGHRaYULV76Mgkn/8XyyHqP208mlLUNrBXcy4gtwvBQGWiFkcfPRgw9vw9qlpWEWA+K6 WxTaKp8RaWEv0QWEa8CFlCCZeW4Rx4cPSVS13JvN2uLwZs/0Ox0TxAZSTUDjskQeVkJP7iIJy3KN v/I/EGBNB/odtVsHlZgNFXssk6W2c7c4zc1/DZDhY3WXG0fBdzr4YeoC5TvRSOJ+TgFmMFuV8ihi pTmoFX7cO1NWX9oveF/3Fnvk1lERn99mW8skiIuzb+/Tw2oBdPGPM3W2QjN3eWCNmf3kcKrMgdUv kbtYXhzkQCfG4GcHcMKlOyH+PjtrR//RZ1fdWq7YuETCD3WVA86ay9dhF/4sob/aoEuJrAFealo5 MKSUTJvJLE+Udl307PUKNf0REScOnxhvdSgbGWh41xBZbwGQwkC10RQDjQr7ftk8pOU4aV5GMWsU 2QrK/2+t9jPq2gsHGPoR3YyzaZttLMhR5miiQRKD820UF6RSLasZ1siRSw96r/Ak+k6L0GjVp0Ux ECZUsNE8nv8mE52KBXdSBp6qMLtcTlYFvwHVVrkcBb1nYL0297BFWhENBDDMArCEJxjkqwYKmbVD 7dzMK1qxNwuYeX1ZLmpDOtkATfX3PKDZHxttYcWYUVD6Bt+xD2YfpQz/7V165kx76UpJDhgjit7K PvETLwTLWFIdw+U6uMTOVY+wHmRtQwEtFVNs07tizarYQS7MmHz1+o4vgBShkTTAhbYaPl+8gQrw DJ5yNAdO5rm7XtxD0juZH/DRpZ6VmGOSzQtQeEtB+txci2jFK3I/oO2n48XPOjt2hSc9WeGwBoQE PlEV7qKOCVRLlkuOZ+RrUG4ZYsoFsS4+VlLQPmb1ORE13seU3v/UMxz9ha1v+C+ExI46xrOqw8+/ yh7xoxzFp3Rko5LBpw76y+u0SsC/2yJKX8NsY7GjLxBL9nOOUk24L7S4nSit8ljbBdO5UBCqp3Eg 4wujdQYf9fmu4IMJRCsjTaNTBoPG2SIAR8HgUqkFIw35euvuBbvu/ZwoqgQH0PBJxZEQe6sFsElc 9InsDC7MNvLN86wOgrBUYgv4lC++24wa1Z0XAlOVXF3ZWSlxsg6oNhBVNpZkX95BXoExs5C5NlCa QVAgh+WUmE7Y5K62N1iuzWsnTHVlQHzVNBp5CMd9V2dkkgSq+lXsgqIm9u4bEVN9gC2+B4WkIf1T EZc82vq6CdtYDSzS5gniJJH5a5GUdFgb9xz5rOgHIe8+Ws5MZZmSxXstUuRZMifE2t4BmJudjVwp GCoY4sUvNQf69kxXD6J7SsZXz+mv91v2vIJYUtNGfvCgZC5U7KBuzCrdPhB31XcgmenplofucyVd FerKsbmslULNDqmLpD6ljzu38S53cQ77Y1aGjf4I8Euv/I7judiHKE7bBiS2Wkpa8fpdKs5TyUKz GgxvGn4sVBMwisQtOdiHSyIH8KmbGMzBxFH+keYnu4e17PCpJnDKgIicpGCuIBZDqCtzsxy/0M5l KM8ACIUw1jkSC42aq08/Godyd6zon0tScrOTbSQ4gLtAOca5iss8nKl93kvTSBS5aG5WtNva0EZd 1z8qi4AaPIcE0C1qBBSmLQEiMi7KgN5ca4l+Kb6mLYXmbyh8pLF5ZAAnez3p3VhFdLWRCnFWIm6e j/UHbi/rZCvru9NF6E3yK8D8/TPYvFrVeojCS8bR+MjfIQFwIrmHOngyHZgUEE+6IyHSxuZstW9r jLQFZkOfEWf7w+hTuBgYlNCBVF4zAPgHYNT9Avs0mf1STc3pbMIvtcr8i1bCqRRP94wRYZIAZUO0 OkK6ws4rqImNGB+Bw2jWTG8LggaRFyc0Y6ubrC+Y4vjdYJxcyW8vmJ3DOJXZmzGxPh50aEZ0wcYW PANM3Y6HmGlWC4J7DbVEC0ywskZWpCT9CO0BI6kKzHJ26ARBz2zWCFrILp4zMeXjFn3cJDW+ThcE 9CNhg23T7XUcNJsOyLBGPZb/aZ81zIEQ6Tj+KboXAVjcql/IsQu5FyN1zBU1lcrT8SVsXeIETtOK X/dyfShzAYQnKmR2W12BIg4O/gEl9LXdU+F1v80UXzTZCrbEgu0WuFRTWD/d83ZTx5zPhninYZyx 6hbjLyTWl1OZAKFZ5K8Q4xjBNqzJ3W0nTNGQJ8XrnQ5Cfy/gPl2RsVibWBl6sW0KgfWhLUN9AMkL 0hrIZBw2mHS2m5LNcVsbwhyrCjoUcLn0lBVEOrSFZOcnJJ0akDyZmFNKJqL9HPWsv4a65XFkpEMs 5qi9PEIMb3jKSdj1H+AHyeOpQpcUPpKybmI+ONym4aBF7rVvdiqMm38UYvenwkY8aZL2H/j19Kn5 /8nI2wOmN/tle6+qya3C2qZVcZv8s5eh2auevGxBlq70FBpZqUQSRHT0D69C4R2Ki3Vy2/tBMsfQ wSBHN+rRM1xJ1SDKshjdYWiR9e3wh/ffJngUeiUo7ES1wAAe0AVTT1c0fQdJLtMQWbUFDIMxKveN HUggX6x0nfDLPVA59LGcI+bmpCNFF/AF3KU/CGsSmUl0HZ7b58CAKOQ29d3d/pqByy+AeOUYS7Y6 kIfmG9CSJvcuXM8z9TwF2ByUP0PZ8PRb5TcruA9+Orm0IGjZ2OcZr9Z7H3e5OMvGwUaqg1m76Ydd GR23p7NzPtV6umoXlA/7xCQP9b5mdFIs2kg3DdtREcLnVfdzV1BJqObHxYFtlGRe5YtSuP1lxLe8 joxz4ye0wxwqRR2Z56J8fXzxjwYhZqLiumnQjKNbpJ7V4zriH6ZAAh2uDLlcVW6+Y1Wd+cqsEYW5 ha99sqc4VT+7sm8iGTt262le+jbhiZLjcaZPJUaP+6n+hhEWQ4OzNnGUVbxJB+dcEnX47FG4QnBW 1yiJ/VqoTlfvNsSS+wyX+hx4+HD7VV2fKCVHIPw+t2p0sTOmD/qB0C/Dqem/nyGDhP6vetWpdLKw MHp/omCG1AMf7wbj6qv9cPBJbnFWFIRXeURZIFTMVyNw2Jan66fhZX0Nj0iSMT+VWZC9WM5BLJXy nQhAiNyN6SUPy2Ms6tkA7GMHk4w3gEcLfxT/YaiSo+4amoIhm7rS/Ty/VbEcxPFleZUS+CQVvgVM RbL147gCb5p8yNJP3fyByTOunQZa8EMB1dKhTxWMEGM8C4Pozsto3oX/4NowVi08U+ry0r1Q/Bo4 dkOu0fkgc5m3ymXUSojqfp3xug/30XKzAaeI9eMNW3QZkyDn1RMMQIufoY0khihsvN8REbryKqDd FhYBQk+DlpFHPQnMxZB45NJwQOrbS8l4czrO8mbNRGxabLrUQUBjXlBRtH9inY/XtQueMv58CzPU vHQU7C0U3ZvfTJeQO/QHilFx4EXF3KqIlPUAZwN5NUcZQZkjcoKd4FDItYkBmSqknOVEJjCyoloN arfNT8kVGSwEy5UeUALavZx31LjlhJutb5NPyN6wy8fnHT0ovfVCsqbvK5lWMfUGBRYo8l/F4qvf D7k9azcT023BFbjwtGM3pkm/h0NoO1+/xMP7ml/xHgmbmX262RecH9Q81rqTMIJGLYgL9NOs3J5j LJZbjjkSVh723dsWhVA7FbAV5in9LM0YOFBYmeY9baE4rM4QbvKJh558dlZ0ZY++Rzb0KBF1xSzo QB6MFHcA9OdIyuJHVTiopmJ7uvcIMiRkqaOXuFbb9sILn8w21NzogiR5Bu+Y+2KQr10PGoADb+ll 7ProLp/nPSpuofRQOo7iONXBZkhk8sNYd+oMd6fJKu1UIkTC1ITvwiBbbX7w6NM2lJ9H8J4AU+ut aemYOkltjj6W03Kbue5W0z33xfTpEjcDPCpALswzQ11vEhbynSbyiQ+HECEtUO5XNFveSAHjOWyI wEgeOIMXt6A71FkLQAmwP5a8RLgxPLyP6HWXTzAIF8wcQ3mzlk7D6ZDH2nFPGTAXPi/dPnzbr/8Z 7uVr70wjHe5gSob8Bbdt62alPmDMdaDDTn3iQaYWOLNejCOz2huuVqOJzhe0CZd8ML1+U3KW3CTd peeixHuALB+nobuHkKeOeFwvbVBDoph0aB7F+VKBe5xkoZ+eaGNb7ZWUgJ4+1ZBXuDVzbiBSQ6PA rypGfmlhRzugIwNkH68CNsqFciRkiDjkY2UILLULhBLc220HRU9iYY4SVt41S2+oAFwAVRw5sFhG 7kQZxaVoIl9IBJs2pz07ta5YaGrY2UwwILSc0TC/5TYZmdSIgk08jUgviYfNNhi8gDL6Q1isu+mX wRWBq2PE7xFQtKP/SJZCgK1NIjcrkP6mcxOv7q3zEaI1pjRviSftzQwVM+WD32C4mN9M8mHR+oKo pa3BMHhYsH5v2DJfMmefxLhijPEw007A7kgF5ThYpZF4SQ3SrVAZVSBqd9kxw+SBZY4dfKz2U8T/ e8OKlObWdQcQAAMHGwSqYpuFbqTWuWiOWhkfb3/+SFB/fqngEuwVX+uQ3QfAcqIX/FBkbQZmya4r Yr9i3ask8n96htwSZ/Icx4O3m58R9j2o5RV9CZ5LsMLsZEgbodGHLr1Gr3h7n04SlhSb8vEwAoHV 5yRKsFkXCbLbV5rQ5HIDYa2mO41nX6UXFaehCpT92wgLiTZbWjsNhx349uUNOVG3y1rH+TGj4ipf ST4BptZcbtVX9E4sjLDr2ZOIYV5I9bkknWCxiEGDBunem58OEtWu98gyW4/xK8Ftdwab1u/CULBU ES49WSy43/u42CCPOdqT7sZVGoOyNXBHOKwakc1RX2aEIH7RbCniuOGcS5FEWeodmtEttQ4HW5gF k+kqw9ZPM2YlVYdzxPjJVIIxCPe18oFFLtJ8jHGE04J7Drav7UTAAAyHyWhEZ50pHFcQGxjZegoA vX3vaA7uXNkhlLpptNrtQnyYEWc2vuM1fqMujDX5U4jXSnsofer+7vxFOJP7xIC83GyPy+IYdGPS /w2/Pv5MLR/g+xTNsiD43dApfOnrpJ49qdOnWjn7/dIkLyCY3W1KvTKElRt6JkzscKhlOR+cmnd4 p9ScFBJ5dAUVbyJCCAYMNV/QBKG+xvVCTzgHqIlsH++oImxlYAzNUPAetPs69gsRrPA3GY0jZ/PX T65vtODzfxNU/sMmmz4V10+EKSi8OEkM3yzIckO8oA9HXx1xQux6MR5fSJwJ2fYtMibDRRTmpBf0 61bKD4249EknHoY7AfvhKurMHsu4N3CkvIksBZRjae4q16B6kMKkWwrLmXSpZeREaQBYwTTjlo1z eV9gYJBvH3iAQXM7p2sorjtshzGOMhBILAntE/2J2F2OmDLa5E5WeuSsldH6EBu/cxVwxXBlYKfA B/Vebm5m2/Jn8bWjV8iiRo7GePdzHsypyUThLRfC1CeFysWM0MvQkzxVS6mLhswnAW+jSbfstzxt CT+Ro1e9OKNb1f4rfGlM0vGpcq5HaRVfpxblowX9zS7TZoWUXGG91cFJkYhykhbSvBee2lCfoiwX a95SlQ7qQ4RjtX+4cG9mkN/pbgae6qIticLvxqGtG9OJxKWrHjerkQFmwBIOY6RgS1pGAfUqh50F ChV3fhUoGBgDNMU66HarG7kSjxTKGjNcn2Lk3w0V01tUwERkH3+nTiE+iSrgzt7bVPH4CHSTus7h vtDwJ77wmydwTzysQT+fjExVoCyCf/6+yNcraeKlNCwwwi7LKBTE52oXE3pXr5qnJjtHOYTJQn+V zqI3XynQxs+IzdEBP9/t2K2mY3H6oowYCoRhHRoK5a0Teawh+IxiAqXr8p2ouH3QINo9rEdM17cK wFf08Wl8sVc7UpDtWGQj+rgJK+cy/Vqwf8PaQVRX1DI7wcVG7D/fyNi3MTsYIpzZ5efcyDGNDQAF Rp/2g1GdEVbG4ZB+Ncc6mGDXW91YNy/wBifWqW5bFSOFC9+hmLja4QYkyEXt3viIaMOkz95Cuy73 K+txflz1rzLCfsTzVOy+5CmYvn7SjCW7wq/NhIUV089ClU59xVs4e4pGLb4w3myEmqiF4uGl07fN 5F5wvY/KLuxmwJGAPGQ+tPO2lfVlLF8huRHZR8rUM7aKjR05StnvhGFDgVKMeGHn0SMlop1QAb5G q9GHeCWkHs3SKMsQes2zOVheUrSonuCkYLQpABOCntGhcEU3uPlKWT+Z+TrD2leBy0/+ENWqA+qD 1ZMSqztAaPAb6j70dbCJsmKGuWUYgcsQMXQbLQ0kUaKlFuhP9+EqeUS0xNNMo2DkekuFj8KWbrQk ei1W2Xm1siQ7dUiGpkQNuJQH9k47OU2uFTxgP/TuPEnSjBRdH5GKXZXvMCKA8jz5uXLADghLueFW Avd6CMeJwBPvBzveo3HE/fWz/BNC1oDG0cn4Y/EqMVro8OOFo2jsd+RsBHHJWJ3wZxHH4nE9vu7v xx8GyyWhUt1ZHzDnWZREN+fvy/1ZcftC7evNoinWmIzFEYqJ20OZGmC5ry4x2EMiiJTm7Y0db+P5 6lplgc343QRsaRiugptPwi+FaMRpqc6ldK/+aLAdEQbb3PJXoiXhtzHoZj1A8vQdaOaJakvLXhQ0 3n2wrJFrXI13apIBD3lo3MM9smh3KICfN8b8cLQYooo/DeA5UW2F0gPXNHA/7szLN514iRLQSist 10q7N1UiDF3SOEhgZpB+MzzxNazfqY3CfrwnPcJstYbpn97Kv/QFFZlIH6pK5Huxn3GmLOMnlZlb I+GMtd/Bzo9KR3DcsHcG41H4navX2f9XIeQXAkucDfJqKO1tPvxB1JI/cimij3vGras/o0Ip2xyA XgBbdRYJ+ygYKRXSKEPSuxUHKMSdKcknnuKR9Kc/KMT3CWEvzjpcRe7+9sggPa8XC5jFg0tTdsyx lZEadvxVUc0YQqexp3TTkN7V9JbVpooH2Y+mm4vLwA5H0bcfbIW+GnhhOAOIEx24jw2RmAajuDAM I+8qWwf2FXk81iApSctS7etJTBzjAOE0tbBCFgkXpk8i7xFXOiN0DRzpDHgRln8LhoknboLrKF+U n9tjkomlmLAl+bZFfgSNFv3i7IyEhHnHdCn2ZxaTTaWvYH9Po+IXyC7FYxKDFRX3E1Jcq85m+mzr nYisEd2et8/2/XvVzGlJFtaLy0E+DgYOFJqpD62i81k9V6LtvTpP+X99eaWsnyW5m3CxAgo4YGPl A2ZMTyK0uFTOS88l+5wWKCKS74dFm+mZWMWV9mfFCzCSV7JVTM/LhGyLaiMqEY6XLxrMeIt8EKoj +W6IZW1Pl21xFRGMe5e7IExmq5nAsPY4qOybLWKyS7BkVo+ywudC+PIjSdBZm5PaXN1T0w+XftzP ymxPYRkdZxOSqnYq/gJwp2sChiP6e2xrA/DhCdN9txUioVQq1Mz1c8Y6JipzfdPdgET6jfBnO4pJ ZiMwjeWLON4Ff27YsaZZd80EfGrQxZKJI1bnw9GjMafdnQIXdnBCuNYJPGOSXUl/FECujQAy47Qm 7ASm4u9tsHO51IHBUESBWTPa7Pwq+9VRzUFJcpLJ+AOlkZawUSqZqqi0x7QH7/Evo3cP70s4xmsE d+vbsS3euT5FbVcgtKJIhE6vsEq+Iegh+ZYrHQJ3U1RRGHcVTx6f5TRCfUtVCE+uz3Ibz89kfVah fQrCJ8bYIvo2ilux4wu3yApApv6LQaXQOfmPW/xMK4vMyAtXgMBwzxdrIUIzWTs6slC6wwEhQ6sl hxvASU0tBFwk1jqcSW/PR8JuQAIEWYg5L1sU2NNudTWNpiTCx1PMJzy7sh70/r8x72TKVGy27Hoo hHFxcpd5+j+HlavKE24uhIy1X4YVFXVLBAgq4/Yh14pLea1V1UKJZe/cRgHXsUM8/7MODXNtv7VS 7Ffxi8QMre4R+3hDmD2IEYrQQ+iXaCMv09ybpqK1wd61grQVCYAfXW7nmLKvtD9Wf09vkZJYatrc S4DvOLu7P4hciThm98Df92qaAIb5iShmWQj/hzCiy8s3qpJTsgPFw5ZxvEh2ZJHUaDvcykprIfxy 9OIEG0bdQJbkuKVIeNfbevs6WXMRvE7s+b+hDdUD4HTMx9GbuFFlI5O9PlwUEg50ynNWIkCGvpJt 8YiZ2tLNwn2vlTCc0lKxv47lgk1aXC2VmOmbV58Dxg+R+VlSOB5/lRVJCRXsChZ2t508bAWFcXG1 prsrrJo+G2ie/V9yr1iSoPFwptaIeMcEIDKz9wBHq5nVacoKuhNzu8TuiuHZsTbJtAnN7+jTGLim wyuopoZk1SSZ0gj/R9wrvLr528vLKcuPxA7uMN9Na4HqtLmi/2kTb1sy4A5dtBupukC3VyajSuUd rCdHYQRtFEE0vnYANWSJpRNd64WG8tDGJOGAcqy2V0jOQmQPW8t5sV1TOttpYVqyplRF4D78MvYw 3iJC11cXqeHXSqhgwL6pF2g3INO+/SELJTmg0jHK0Fgl6RXmVoeqWJsjtlgsOhBs9xw22XaJp3sp 5pqhSCCDCnNm695x3srtbj1FqOsyyHHDAtMLYdEFDtNgHU6ewX+pXGaD2JVsBIYk4GfM9YLwv9kM N1gnggqY0WrblpZVWqH5GUVPPtZJB+mWYCSpeSAnpu17B2HOMeJwui4GXO8ZGKcy7lCA2aQcjpJh eS7Nvho3dC88VtNRY3Qszlw/uk0TbE2dUIycYzUE7zjxXC2YB3O4f68Qe/Lmg7ph04NaUcaHOLfX 74RujrtGAo62s5r0/3Z3EM/4y26JCZj/HFCzvkKfrFkjQ8RRxUjQalvA2NHJkGdNim5kPoUB4hT4 Odfg2XQT16QJTlIL4xVj9lw59tVTxxMvUGQ+bLDZNwXJZ8a1wIn8XbrZDnMctGchI7rU8M+/AHHg Wylk0JwcMwaMEkMc3hBLacL6A+c93MwPbRC2SktQ5dO6+6KXtuV48k/sfzCBmDSi2OVhu5sPmRxo 5CNur7/PAS0f9n/mBpRl65VhEVxnNkMxmE/2Xu5QDXpRoUA/3LOcSuvRugltUAishehBQn0ueFx0 LGj4mZf4wihjyNglWF5CuudHmVDIprnWoyYWt8tHA8RKhTI2zQ6o5DOBIMhWvsjSKRDfeOOFZy3H DMHaSUAJLZLxsTEvB5qgssT3c9MBR/CNq63PgPVVVDihPNNrHHxNeLPNaVFc04lrjJ9nlj1Mdx4O svD4YcMivzMUenwTILsu7S91K87kEKNiZ0rni6LviGZ4pc7dsSN/gqteyd2Mub9yQ4pbGlRCbf6Y /kyapYb90/j/x6FmqEVmPbeA25tvVv2yZXMGdvECdr9umWQKhnfD+nvCs6XWJ7/IzdWsLJITbqI8 lWWxmr9Un+yfJJICwWOQRHO+79xLQ/RgPTSfH/5yA69fmI2Wq/s/GArxMcfSBkGcYKEIGp8Unlfd AvzQeprwzgl7ai4Eyt2skxccinkUF3UDDKSEYwF9Y42Qd24MUXcTO1y8mzeSobwQGaU0uox8Og6a xM6kLdIIVdf+KIYhex8ESvoc3L0I/wsp/mSVbm7EMsj0H++4bNyrJdNptEgh+o3eD4U01at/KmcV WjMHN/FnYXzYMbBPiNOHc2FpONW3MRjK4zEFSF87v14qI/q9xdM5Or3VVixAvR+OCNa1oFudOdZ6 pj+e8ogxbQaRxyKRdPu6/57wNyiJ5AOMiE01k4KNACHwdhcjwAuuKC3RO2FH3lRttyx2570j7s2R +H8IlmtvgmNFQbud5xUz1KvgA55ecBKr5yIIDv6Tl0mzzWtBmiiDm7vyReJ5LMBe/fosodkYgnSL WGvwJfUp0KKKlvqv/ZNGmQyTekyZ4J1QtPaf+6y1NKYRJZJQ5OWfJ0Nj+NcesLTfEhz1WH0LtDbr kaWBnHaFT9eR28Ti9UH7UbmlNvRu6F/T627H5aaZu1viHIaI7dNzb7+WQeAaILPQ5aLowj/7aYhk +t719rJ2a7hAhzmel4qmy9HqHLijw8iONskDWK5DgFlppl5U/uDW8J9FJ6wkJd+un4Tnn8RySdQ9 NIVWgqrI9j0yGeQ4lDCYPDSYBDjzWqHS9/8Zg5U+AHI8s9wxsIE8tRp100ovgSqfMQWJ/XIlxw4O vP18lVqY0CziX29Gf+zY82JmnMbn+6XSbFbxMpw9hKIP4EYvKkB5Z3BMYWrA9WAIzSPbM/imYD13 wP6Mm6C0Dg3vZeIoIBNGmxI2gDPE79N+yPBgTCnXRpdnLB+3SdM1/drnRp1D8Fs2wnipmgrxb04I gOcg5ULLJQNYRw88WFBGjhcDD70t9DuHrlW/g4rHDH78Neo00ZO3DoAA3Bt+3FOxYqqYQJiIyhXw uaodw4puMXt/Tz8s/LlR+OC1Y90P0FlaQtzvVthxv5YZoFQZKqOcp4SRSURuogSBS05WnQQcGdyY OlSZ4bJYqTBMeb+aWauvON6Xdz9rH2XuO5x24/w5bVNNBn9o5XJdnzqPPZtQ/k1iSjPGKf62Jdam vx+9s41GzYUD8GqHaVL1y18wnKX0c78xmtjOucHPo9OkTY7OBggDrqlUO7d14g3RATT1YXkrzLym oCE8+Z8bvnszC6w8QZurrkHolsAK6j6ZiCfAsh6sz862CtXMD8uu6y9sIMs3I7pVghwNB4gOuAH2 UfzGv+9Tkkynp4y7tOTOoAxtXCqJnXcEqWWYOq655mOwTJKH2a2QZjWCIUH70HAFEFphFfcJ0PUX voT/4np3rwFQDgltPEgIQ/vcuBB/kutmNDOxultwIysS838kf92FKz0amLZk515B+FopHQxoORAy 6dX7M1goyu8vxl9jc+PbA9ZDsdqKotQ17ZwvEVYPTdfwmp5gRibA/N3a1I46zKXnLNPbP7OoT6LT +bvbiuYsC3aeYSPCSNAh4nHaw8UfcFqxnG50ASfTgx1RifbaiCV6ndds3z4dZY0qx41ujcZsDnXP NqIEnxh1eCnOsq1ZXannBeDD7rUXUTtG6gGfpZTedgyJQeokhgQVSCN6yWWcClb6gEa+CzQFcB70 X9MbV1SgyMSTZpuSk5tm4pGCw2xxK4ZfcxdOUUbx/vtBoThbjP5GVf6YQZyK0lb24N364fDjn+tQ Xfd826FNvZlahp45m76d0NmxmjqpHtH+lqlsxZwWLLONt2Rx+I6Jf/9KM9ObwusMKg9k+pv2cWYo 3lMuWQe8O4aeQk9eyWIUBvmS21RbjKwBrXq6Atg8S0gUfl1d5ltsFwZdqjIKudbOjKAWm40HH6PP mXWJNQW5jbVVOd7+S4Jw9R3DpvFgL9FInxFvUQSXeUPi2EaIjtIg+R3Ux1we/k6dPT8K9JtH19i4 0Zr7g+YXj/fnpAl6/7JraCmtBE0QBzFvJEaTTT0paGc9JUPqDy6HG+eMfRxjtfK1rkr+gyexSTnz ytBjhanGOOtkpjoHpx5Vz6+JbpsDvvceI2w6oS/4VZYrnITYB+zBn2T4/NVw837+VaZXFvtbk8d1 Ucl5mkTZfdWbM0y46++x5u40z8bgGegaQ/wzY8RY+gxH6WCl9lfo15m9F8KtaJ+34C1U3px3CmVF D3KRzVbI0aS/qrBnrM+r0ZiwfwQgJe2B8haDywnzDKb6FYsojK0kPvl/nzvY6BS/F0vybVTu/RzO QE6nxAz/qK/1MDE1s6BfI+KRdb2YVHgO72421aw7ZQI1gIml8hbSbp9OipZKMdI8IXfwGVYTMBJN AJEK4IqkMYesVMCLLQqt6USVI59USQtLyUO69LJqYcpRqyQ7okyfC5xcVe/+WP4wd1Bv6nEWP5s8 23sj44ZQQpK+xNBJTF9DU+cqg2rxvZaA9yPXrBiuspzeKnQUPyAxhmEM78JJxWtLtqiT3Sb+QhtK hqu4zKum1rp9sPwmOCd4nvyqobOIGDhRKIKnUp9WNFBLZWDuetnAUODVR3/OxQErncwiqXV/5bna H0cDmcmBkQkJtkLWToRzlhaGd4ySVih7u844FfWatWHl30SFjhvxkJllzIaa2Ut2HH2hWQHYtS5D EXC5DHwAkLX6w+Q9TiV+W+1HtZeMzQCkJwWGkA+KnhscUhhY3dNCXdDzAAJJecOwEzJlUv+UxP42 dYMBODaEGM6GpQFH//f0oLXSf+9Wk3uRrp7MDGaYhFvbidCvha+qqEQSy6FCx1bif9yBoiSmOQQg w59SsxhHXkm4clO8GryPCs8LtaXylv6vtw6n2+7MLSzAatdj2nqeC87Yc3CUg+lqSaPSHycpHVRU 0QwA32Nck+HagvvXY43zVtiJqov3UsfYZ6BiuPXc01s7Dxl5TcaKEdqO09HsGuf9JF4AXwPmtwZx RMq4HglNV5+gycFyy+ZmWUYYfuuOVuU+I2SJgxyrOVHOk2fYoVi8TKdNL1ItzQHSSDR6jKUd/nkJ 519GcJwVnOmT9WZLn4PDRsy9V+bcZtiJ9BM4GV9nSCdgS8rO2JcWST6Y3/9eBB4kNp9X8dlXuFgY dx2F2GZfjVCCRRq6if44AcLhOvhBb3KN82haYp8xZ6CyhzFFIBrJPGwsQ6pJ/NGU69O3UKHg29Gj BC9KoVk/Hd4a8nWzeqSn/UQkzg1Bt/mhgXpMx78tauZv1QqhFGEko6OpDmmtsNuFZVRurFjXAhjd EGn+dxkxA/LlU8z6fT1bTjcxAcpJyC6L9kTCjp4f2AsAIdEw3g4qLIsZWjTnfdNe0sHeZ6pjuGXg LNgTk04rST4ljItR3T9pljDppnSYYbtp8rS5zlCDaV8KRyNykX5WA9MS3HQdUlncSpiqdWqSaTsN 1HgPbQXsv2xoKIDibtfoP3blmBFX+BzkbeINsepp4gnY3oFmfc/cN2SsJinp2VRkRGK1oLZ9joVj bKIgER850r9YyGyuf8Tjsrc0Wft2FoSzm9J2Ekc7E8ndqhtv5unZWt06M9tg/QKvE9vF6iqs1mEn yKgjgt41TkflV8S31m28RX7eN5kSXqNgTO0Oc/YqqEfDYUy38DpgqqHCvg7eBsNU2Vz6iMFnIjoA Lw/508LwhAALdyEJfff9AJvLA6fR8BH6TkdnvFpmEFmHVZSSzYglBhFxm6E+25qyVBeRwpAWlm5i /9e8Bn4vCEEmMUJUVcfD+QjEiKq/IT17k1azgb32unywsLXKk5hEERp14Jkr6pVeTkiq7Df2oodI O7dFj9bDMO6zPL9oTFld1G5y0jH/91KO5vhLSRQM4lK1kZLPhQf5o7J12km8XfMq0D86FGuKqe+x 2k52DFFnt+ncmByvCaJMckEcIa/A11ZE4RRnnbY/O1SoiV0vsmLUfNvUyXkBvmCqDcjzbbE+ReMb HbInZcp5Zp1jGe8Y3Ytt2qDeV8HoHY+AIY5E/tsjlGdifbDH4SjdhPe1Yd432KcW3xinXe6wSfFn 4yOq1xqiw0Cx8sod7KY95dr2m/Zb7Gxy5BOOB2L9w65NEV6tReQhkGLpvkIaC/HLNGgUVsLvSSBJ puY8BiffQRLNSqHsbLVFv7Zh2nzmHCBxPJe8TVyfaxqi/64h6+1gFgdGLej81wsCUlzdT9Eko2LR BODOLQGsVVvHBbACdsDS+8AdsAALueVaXL0QawZUUMEuJ/mKGLImn3/7vBFIbQJb60diAOeFAzV5 AWwAOL1F9UoCtu4hbwbrZTwaxazpxklA7bwBdogydC6QJ/Ux+w9ZbjXfXujDcFO8mSq2tUoodCql xeFLbsEYMH73gO+Hq2omNJSC4eNWsaZ7DrmqxO897nq9xGuJxK3bMbKttIEwC7XzOn0KHkhm8uuX BRGz94n2P4UKzfAZwhaqoapkBdk6xrO6I4WktdtuyJzLXLfrSXRil7xp7ei18sD+C4frp6J6TuJT vkdoyFzRD1ngDuX/xUlE72v/PrVDbI0mvAJQzX2PInLm9NuI2uWeBR5dlBVNMAq/5PYrHdMs7KlY qdE8/jjiho/5XWt91oaj4Dfs4IgS1Pk2Lr1Xov2j07gWDcVFEfr4rb+3JRJaI3tji/ILVXO+oLAd 7QETUqjn7W9VD2eHW5x7FNtQEccdn+ZShPabLAWbhBKt5iv+CX+QxM+0PMkedHHRvT3+7DNgrqYI AyczARznVG0igXw5HYuh6bK679tOQaqP9K0B9G968p1Uk7WiC/yNuNleENqwq7oVWKLsRFEX0YGq tBPiDoFgMaGCwpe76Z/EL7/LS33aRWbe2FcSOkObrm/5ULmYc50hLAblMxYPcI5Pxxqxv4GrztTI P7GleEvTOGSTK01/jxG8fpXUjt6wqcAjx6MRrWzUa9+DkzmRCGbTBUHiYJUlxvAAQb+bsg/dtC6Z kPIaph3TdCplRb5h+NG2ORnMFy3dUH20ysUyOgV5mEX83SXOjstJAqajwtnyEmITVVLCQMCJom6u uySPccpi2rX160FNfbPG4hq8chFlc/bjTsh6Go+BYH6UJEvak2dN+GlQDNwJjkc79MD1OcYDKLkl AvR1IoxDi5yl6oIvdNZpEIfHEkSiunuia90q6skOn3XHxR7LeStw4uSOco0A9f5iRqER0+weyx+C 7AMghcTAbaywgLV7ge5Fhfesg5ptKhXlMRFR5gzeXupfVSZ/8JErraW7GB376/dnebEvQ5UCXk3F SQbdjZVrxz8ONNvH6Rzwo2P7Td0JNxbTKhs7OrHtlt7Fd0crgO7sgGabDLv+7A96uElnqsNgjxsW raYvWCoehLaL8R+XS4lZTRimn/geOmfWEtC37v59NqRWmXz065hDCwq2ML4FFkwbicZ85JcZrYVw ozmVf+zYqnoVXAOTFj4BSSJq1fI0maKuzuX37CUP2JPvviQhvrjWKmOA3373girB2OpqLKTGZ7IN M8egC0Zd3j47aXb4UisRfQ6WG/8W7+HRgTr0+xK+gvern4k9Os3COYwEZoFg9LGgVNAoHvu+WuED Zx/ELg26zNzLTx1TBhaDAvEBtfPyjQapjl7qcr+lCoCIAbJHQX1pnD1AP67FqUX9T4CirY8Tqt3a 0ppZB2LQsQktfmkaYMx+j4CvLhc3exLfPE16oowbCJQb/ebaXGFxaO3u3SQodInRXeeVzdZY7HnF 8XcUfFxaxps6Lup5PIKtwPKRLdOmI9ONsngV6+7i8gU/MEVsrcG87y6slkwVsucP3dvKNNEuXqYN CUtGBX82hC70vjzTztJTIwJhENOGIEf45WLmJYFCfw5MDeMx65P7n0Z3inEGCDJsoE5JUZFFqpEB ZcTtP+tOuSgUQolrw5JjT66ns/me1Z0mkJADcU9lhc/WY/A6GE3liVzgGfXkK2BZFxStXwlhb2hC DWwrEXT59lWnbJjFoDcmermvR+Puwzn/6hx8tyIKtLIZwvVi7uopScG1R65jyX0EBH/6WocOfw0D HGZIn4ZTt/q/bTZKkzeecWvxrWeSM+8jMZ/+EQXCppbgd/XbVOgQYd8VL7hQl0qUhuMU5X0p51PP J0k+BLaQCifLaXCWV37qkvbfAW8bafA+Dxidl+lVyzCWzQX8E23qnceVIwifAGGdumr9h9xrYL5l WU9nEE7H4CvwtksOOXawCMeVPo6bZaQOy+q2wZ52hlsfEFu7V87aVAISjjAJxXWIdpqJbE1JU2w+ cTuP7wuct+mMl9q64P29jCWjP3pzpW4aeqtAoTBM/BFFfsoEvWV6fAihY0e6Ik+IlS11DQ33xRl4 pL+oGcZBA+ehBEto+jH8AgDtjtRsDfC59Ahnx/1i4wsIli9ihgEBOKpVOKFLqHkUEBwDry2E9lpM mGppz0aVB6a9MnTTOg8KRDKzNSxZATomuyKoVv3foMEpfZ7by+gtdvkzGOmoAQhpMEO5S2FBrQqQ 1/NMN6i4wQXXQKyQgClcdG9gCvJm5WPoZ8DCYLaaZ0n1cjXSK4lh6W13xzCXbF1JfQid5k0S5Uc9 nH3Z4MSESq4JzXMwEuIkd/m73GVi1WARPPefseS0r5+s44Sizoo2LNF7azV4T2N5j78Aewama842 mMepEJbr3iO6pzp/AKdxMgBxGbhx84xgkl5OeXq1PmGmsHDJtNAMff/C3f/k64JRb3dU+OJLRiZ/ PldZ47rks3472HOpHMFN3DKrFkEC7HV3hU0glllySAb49oOWEo2oHUh1u76JLrKc+WgYm2yNBsDR 70rR27HULDjsrNGNObVhr6Gi9SnPYLV3MSN9gJE8EjhsuhfAoaD94h1VPEFP+BOh/rAPCMfxdgva iG507SyOXZYt1qqOlcPnL31Hpfbfuqyi3Un2khyaAgfdeI1CQNiCA9/Jwt83tC4AhBiojdMn0hz1 ZdfTZz3O68c91muUycBsdMytXvvz1wW/81kHj4InbAzA55fYf573Ppy8xgfy9pWqY8KUzvVzIp6e XYgfB6qWYqH077ildRd/b2VrcMH1gfmmWytvk6yCktNLlQ0jAAFAzoxH/ck+OiPP+zilpc+6iBHp XMbZ4804Q8HdMsNs4oDDUiL979+0YUIzjmT2sc0SzRabueakGrp/NPy4q4Tj0qjgLuQviY+xyMDM z/lzL4kbMpuIB3mjPgj+GIntyD/ENS0xJnRo1GPO9Wvll8AcGfPI/O2tHXNdmxkFfAEsZe0zZ2Az BtABtmDq2rArqg0+gbhpxdNhb13Zc88i2rmU1pHbO8EsdlHPUy5SYl6bXeW1aeeqOppm+wHPU+MT 9ENaVJ0UeLTBjA2j1akM0nxYES58FTyoDvRhd1vcPMxNb/xT8FW/icUTrriYZPPn4JVNmHpZA+bJ vxhiS8vnjdajIg5hu2nmPQtm9p2GE3jR6icQea65l+rtLfZjOCxB+a1JI2qO1jgP8cARhK0bVoGc h1NMx+0vEINTK10OcDocuuAwJ5NgS9TWsEYkYvykcL+tTlN0rdG2v0T3UQ/vRpsDJD/CJ35YsUJ6 oTVOR5rfDFMWm0GsCMzXYkHsFFvm+NU9jL0UMFFBYo/GV8NnYcD81ZkHs76Wc3N977ZqC+oSN3bT AgwyUUmEwPpLVF6C3MN3E/7OjxDbS67pwwbtpDZlIXT6aHSrflg3EKsuSPkZ6uQqT0ylc0q0NOyZ S08brai93r2B8X1onhbb0gRb3sggmsxOVJEZY0Es5ltv7IUAkSCucERyPHPyQgmyxc89Kl2daGcv ajP9IHe5ZqAZAwtE6j7ge28PXjr5BbPj6dYD+Ld56+Fb11PDxnRRCUX+ex39DF4wepOTPocniHgb 9tkrPzORrwQz1ShsO21hwJ0kDeGGicEBiitDL5QmZM8PJWQYL3JyHQau0tWlrdWnU0IFXcBEqUj/ 0wiRFXDnjoFbt5G8LX/gsyAFeopipYwJncTBYvgpRLkhhpte7I/jshrchCSuT+uzG5TX8xEl0Zi5 xlGG3U1pzxje2IUqNBScDMCrT64um/xJ7VfHG38L776xQnSscqKMYQguwM0sx0Bw4YF9BVrTSdzG XMGtzyypEhQGx39COg6j5SpXXy9gEazV+H1XWFh0TLe60hLI7HXV2LO/dbvFyP9hdP9Ov4bJEWPY 58j5C3C7cE2ltN2YXOR6+GuSXdNVxeXvYszupLaI1H1i1SoFAx0fiRGCDFQHdZUnw9rQZVC1ergr IjqicfDTyRCwG19R+DaUgfOnjLZ6vAPhMmU7r2GtcbGBJzQ8vg5iQdCnzjssfJVIowG+PDcuAaWb xhACJHzB+x5ixSeqOahxHYphcKFxdDmCk3oYB6s2lj4a1+/HQ9U2etd0BnHbI5IDZ8R07cNuO9wE ImhY66i+Z5v3Y3t2oBRGAefbqiZZn+Rx/XStgUChfPhEsORftGSxME+RDm2sQdEp6UuNORxRL+08 JN+qek2JdyPwl1emY2FAnEpzIt0keZCYiwYQufqaKkpS1czCl5lKecDBtDkjTeMZGZ4S1f9IvEEr nPfFxCmKjtCdDyeI5RwYidXE0Sqx/HLgBtKpA2QV0LYYoOsPg6Sg4S4HCr0o9me5Kv3WvTvC+3pH rcq2OtsN9lx0gqZgUdgCjRNExyOTZrK4D5qhWeYwPXucTth5LUJj4/CsocXqlP/wEOS7hVj1jVJy VA0GNxWq54IG4mJM/b2qnrrHdd6+bJGITWKw8cSZcu7lMnrvTLSNRO5hzLUee8J7JxxD0Q60+AAb V/c38Rz0dHNPF8Yx4ttbr7hOZglQuUHMOT+xFJ3OK0V+sjPrsEn4tfDtDUVPxkHCRXh/KfDHUQq0 OwY0OLy+Uz4zEgir55x4GbXssj7CJHlmQ6N7fe5Ppok3z5XXvMAvA+4W0VtcCD36A/WepRI3VGWw ztrlzYi2YwEHOe3dSn7C7Mz8+9hoLCIppw5NmlV5VU77DerDINc4JtADA0y0WBZBDeUQ/XrTfghX 8Of94HR0qcQFGIladPn4PXxZc1Bto+bxb3D1tsckTyPVes8WkcqJU6IkaUrsjI73yGZ4wfPfMEga UZ+gpjKKFOQIGasN/GaFVm7naLL+3r8EjDb7zDed23yyvhxVKd+fBCQs0cBVd4oYvld4027/WYuS qsbvHn60dZWktSVdMFxCYPJRFm3D+EWtkkA2MHh0jpWx0H0cjRfWMGCBJBScr7I4UtmA5jzNxEgO Q/K3IATtDyTWtNbT7FNOMhp+4DetyZSLFOKrWOiDNgbmdejdtxb/yQ12wioeBdxqs5kB0q3fBLyr GxPVcWz5mxj2MJS4/lj+GVdnnwubXqT3lYFEVT+IgwR9bmr9ENlUVIpg8pPshkvy0RUbd1BKuj+K MZdvUCUE/er32cilnE5FFZhH85em6i3/fqF9UQEr1ZsJtLoBdBUW15Dvp3vkZMxTWksAESOiOqgU ClurOcwKCX8lcX5OUfW9m/pNyH8dtdfPtCTnlUDMIF2fsQMUcwgm2XqwPOWuchb7gEjRX7TjLbHS Ml6LCd8Q1VNHKM3vbk1UZ329R6I1Nhj0SXQNIcw6Lmfur/MSnaUyOHCVwJWujYoU5AamEWFYysJb bo93zpaHtDzQWvFCDtDnPHGtfGvS3k//2dn+NfQ6iL8MLJl4TXDGLdllFYx0xgOLtiC1Ei2r4pfQ cOSrSyvC9pijvVf0TAtBOMON/Ch73EuovlQGd0yBtnFku+bPknWwXxUU0cl/knsWda6nngmJb9QH h/cJP0BrTZ+gzRORZJgOO6rZ5hqyhblwkiiru/jJeNoodqS573pIVUozN/giOuC9bHXWO8s9D3jZ 93vLB9xRR/VeXSnrJWeqbakg68OVNYUyMMSB+NMwyTUxEAB8+3ItapSGEGx43txx4xBGxfUTGfzw kdfNQgt8r7O61hEss1ASyNCXR81KfNXgGXDozeXcFzU/LToszcf8LWhtGgKTR5h17qK5cuUt9cF/ Km/eXwQUUEqSz1PcuVs02XB/iP5Yx6njJ8+iKl0SLTv82MpoudqZzdiI0XCcXPf+2hkIADy6Yl/G iPWWT+LACWhrDjx7alKSKCg7A53pFwoqhwPafhVBYL7ZfqspD63B0r3h726NcjIpvZaii7u6jge2 4SJw0nKZPLdj8XCYJUKSNZL8S5EO19TxCy6DZxul84TUL1yDTNL+Dxr247AfMWMVaoTEJZkYA7Fo i1JlVInQqWtsmG8AqM+RlSgiJCay/X74D7zimVwaIBdh2BhQJtmIsvEA3TNjyMALffm946NamimZ /TNwIzfgpbJX6hT0kXUzKgIiD34JAIlziiTdDCACBQAHfYkE62sVkrSKPSMDmtY697MVJRLaNegY IPXiHX5vrUqKZMjWYImetp+lra6EUAqosuUtQ7kXZtY8kCyYnYAl53ykYalmm54G5QuhlzeqJKTn 7yW06+d4RyxyD1KbnnRUuM/wX1Nq0OO2zxDZ9YikMxLNYH2AiRxObn+XxkPm2EVEaxTpxieJ/9PF 2Gw9aaaBMMSdxoETNm+0vgfzGXskn/ZZ7IFG2tBlNULTDH9tGYoyE/qNYBtUqS1Dyu/4AmdX5QA3 l6/f93iPYLF6isZm+YtC3/ntrgJYU/dVKpyaW8AS/csD7ShcIv0MDpwlSdZT2gtxYzI9WanOXRSJ wPy7eg/nOzQBJsEYs1ugXy42lovTzFLdBUti70ca867xgvXW6vt1b2TZCB54IG5uvOiu+NzFi1O1 Ew8VHGXEeo1Dnli0MAMHqWSCC4DZ4Q/ezjOqBr0Tmn8gtOoEy54ow+hDfNIsNRvtaVTWpwNXfyos UEdTVcmcGWKltsFeKFp58awEmfJ5tO3XFKNJhNOTSZ5yK5vexUyWxqFKX5F39BAm8D/hYaYFDOlg tZKFDI8ltNfjdK9OzUI3obMvRxhd7MhEVR8RqgCvTqIekWKTp7JUrNf/ywMfhI9Q43HM/Me94nHc gILT3Xfv4pXRWhfXLHjMpsRy11MsrE67fwYjRKE2rcCguHswYV7c+nyMJSQjuv/CkHp2OOyBMaEv Xsq4RxzhfcJOcNyn/zY6dWVmekYJu4PftItvyOZ0D/ABA617QSwfodQKjypz/tq14IJsjGr3BIJR 4NDCXGJFpAND38mXAtPheb3XKNM0kAyOrAgLseYnoBeWKBPZzr4kX4cLe0f4KR1nsma0tmFHc3ed kWlKJheuiPoTXTMsHYKKJbSe67Eg/wpgeoLeffGQoa7vndF+ONk5rkBsjx1x2ohD6QU4WDM2g/pD M4o1V9l5vnC4t+00i91F7YEOoZF+Ac4iG/kvPZKtOIbOAqRUkWxDwlnPioxj3vdmVo9uZ5KQxG0S h3kX5bQKpV4Ev2VC1KXlL+i4POYLCiW5Q/g4d3dhgpZdMDA4nzVlkKtaTtoySOQ2jnzfU2BSa5Ag wlScfMTrs0VqQe/em2YYY5YRGAN8abbOuC4pKLJkPqQTEm4n60nJ351NrlLzA9fE2po0OYo7+p1O LQ6YNvlqVPh96N6vdAxBAdy4S+PPb1hAicPZ6nwY7KXbJ2ovKMx2JHmDlxRm78QA1C+gBblFrQXi LAK2qsNVfyy7d45zHbPYBRP18wTzfiLX2e2NEU01+4y1xmPEZ0wCbIT5ymUG776bv0PPkFmmgURy fZF+Jxc0SOcmrgvAhQg7zUfn/B06FlOJkMkT11me/PRJ4+zgR0TkrA/LKWOhxurWMxdMWwvU4vph EBaEWZL7pZBmd68OHjUsfoa5BrBCwHB3x+20zN860g+TDvvAXcGNVGbA/UbQduALQxDYQN0w9zZ+ /Lsh/Ypc21CG5mNUFJPdqhdbTkkOrgW+RL1O8s32HX+pRhtI/eQB3tNDxIm1MRXVkysvRfuuXhOL qe/IfjML2y0xLArnzXeNT4XlThfVxOsDnt+eSAGZfZaZnfM1Q+lTLAEjTlJasUHbUBiqHsSvmlIP cqWX9XCeWjUky06qe4OvtRzOnf79agWU/qQcCeHLYsIMm768zAGEYbNz4bXKY+NJSs7m0zeS1NFW e4RTHnIjkakbR8l2GSC6vl9skyDpjvPdTiETtBu+UBE0XGX7SL7UtCFWz6ZJ1901/l0T0GdAt/hW VQRPyCsArmGvd9aHFJDiyCCj+NhUTSlc+ImzQrxlgZ4hcJBWBpPWigbwMVQJYYRKjhTWfvYpklQU mPnhjNZk1SECeb4LN2D6QrlJqH6CU7fg/niKLdUVGT35N/SFsPZR/GcmGLFiM5S9S8aaj0N9gRwT d5HBDcbeBK033ZtCi+miIMEqWunxOkD6EiFe01bvogh/qIHelozBAM14e4Ws8vllINRoAc9dlOXc scGjvLG0bOogaKBcV3gtqNuADxai9ww1nWJu1nY41RWfsjfo1wmwKOdQMqvqKv9b41EzLFWEC0GX cOtR002WtLZy72yuXCc/WbgM1VzFHDBNN1OW1xDcVj3rHUd+aV9nSIypUxQLSQs/B/NU6ZaxiY+/ n8M19nOeAXGVfLhZgOtjjpSrUz0YTaj5DpR7XOzbP+1nWs2YjA/kkxC59JfI4ft0n8wjlSvQ/Pa+ 2zlw0xcquJssMqGONTKfd58weATA/Hrfu4CWlEb4JXTkDJpT0em5vWgRWErdsjScHr3q6XOgXmBz Vt+ohBPL305+vv8aW07fWAku73aYC/0tJt/L7w46gbN/DvcJNeazaVfgX2VivL+ErTwoGkN4akLG Sghno25D1NKhKQL0WIR2HvAV1pRh67TP4FCYONGRn24B3p5eWyGRXW0nptC2cysmIXNWWjmceI9T zyai5J4P32hnRRsP+m5OjH7s4PFZgAlLutlad2BWdtEzaTbNGAkgQqIj/qSpFaLdvcqZpnkKiBYo 9EH3T6NYpWYcweGzZn6inyaX9p82rWx5N27M+1O3z1Ws2GW8U9brcTJRCyM+SQ49Gn4IG/HBpPnD Tik5/eBgAHrOS/dV9M6Rm8LpnZyIJIeGtVKyrJCZrPjh2BpHprQJLhGO+3LzqMuyYeHYqA+Y1MQp 0hvMloc5sqoMY8vxJ4/Tae4FcLiVvTduez2z9BE65IQFxOy4/dNFqTSehLJdsBcXFiwnmn2F8aBX 15wvDzUFTnrk+C1LTbFrGLX06KF3jWUuqonXva6Sn6RVrXjcizzYEE3hvryhj7iUW0vW/BSv7oor mwG55LdQ3wLppxRLNa/IqlYZgkd7MefKEFZy1nsTtus/RJKupRS1dC0ZMBy5QJX0eitMBYulOIfo Ep3Sj6bgHi/W8qquUxrm+gJyKh8igE/CE7+uURxH7r4b6ZaWnx4uOO0WSyV4mYeqFSm+EowrdeP5 12GeHgmthVHl9+CgBpiOWgUu9z4GZBsl4gpqrX8pLB2wiJR4c2+HZm+uekFrpCOA+6HyHoV2k+DY afNbl3hHUw9xDJYudku9vNWqHw2GRhiqq24B8fpAXI6sLyRxSufLqEap6foxN0UzNfbmKkKaCRtw VbFPTXdXExxuPJUBR6fbEkJkFOrtxWph6mkCXauTQVaL2MoQcadkNHsIR9Nx1cSpp7noQ4oTDogp xjdpbgXiiaQvwSkiqNtJCeApzaZQw7oPqi7iWMwNLqPI2UMU6DB02tiseF1jolC99KQB9X/oyGE4 txppUqYFx0+N3Y9oxqXYDJwEnZhbkWUQNyVqPDW6cod5tH6l5FvZBWCKq/s2Uo+G/BrJVLbTNCVy Cw1f6uNn7RFblU4BwkukNIN4ywDHPjxoAdfOtNKynwE+zJfqe35MPzcL2vG1dZY6l9Lhej9Lmsa2 q7bKN1T4xtYT4ALMgyiETjWqkBQz52r+KESmglNQ7fR9ezQHMGZOBgDjEtqU3pRIga6owp6frBef Z2C0D2QhqSwKWuI4xJhOMapFbCj/wUiJkajYtXOPSHlznvR520MSL1aNyKSYLVGyUide6vDMkeJj 6yC7f50OU3UMqA+4VsQkzu5kO1R3GX5gRVc4y946Yi5U7ZASyAUtyjWHqgFumXmz5Et09l8xO8Kn W/ZzASjBWLZ80ECXlkLd2BpOZ3eYa0tNl+wSTXIl0GiBvCsp5xDL7cjyqIqSM6eBWMbbdTRiSON8 9AmPYWFm94VcGeZLZZQ7tMzh67/e5Xy7HLgw0KX/mCLXXgF2mzvW0NjdDrvFw9EpacPpvotxf/5G 2K70oOQ+nnwhZy1ckHmuplw4Nyc0ZApYMz/c9ppX0lWv8xesDYn1nW+HDGdWSGkixv6eWH2+Q+Zo 8ZOp001eB/IUD5Rw9sv9nJhNnVHjDqAVx7g+FHA1C4N7K+p1BzgnYGqsFRfqOLSfYmQ9/Kogfj3w aRQWTClJAhVcCsvtUYCUNtQjOyV8XE6Cpcqbh/GmvoMrTusZf+2FWX9WtiKXIsUDgIveZOQJi4Ax pNkXyIjSHK6dZeljdDog0JnqcQqS5WKpqrPOxjgRgJQnWMn9Z17HAGwKPyO9QO4+MClfEHhOsZwJ htCNzZz3hzZoz3eUS3QElm3Efqcti1n9okuaKJf4UzgvnQcwdCPHaXsf6pBprkTnBDcTuibs4YEY S2GyUvqbUpjezuaFPI31p4x/H88g2WWAdDjZ08VnHD0dEpR+dc2kHkUKLJWjQ1HboT/8yuX5IAFv TEBAOwC2h/Gg+wNUGkawkfLsr9KSG6d05xd3vCWWAPSebDQ7mp6jWkuLEZRZLJ6nUuafG3xix/H7 bxXYsLm5+Ffu9LR6H+sq4CQ5VrCVrEnF9bvaJrWS5tVACH8hRvN7GVBipcXlbDOWWEqLBEtAxUTO jvXMQk0SXYfZmJEIgGyUATK6LUWZFN1fAwVih3xPP+jy1KfdK4DBw37s1dE05T6v3ezhEr7WJUlM 1ywNQrO1O8ACE+jSMPdrBhAo7H937ei2YPasHvLIvtS6egAp+2P0e+MwrBd8/Wn/hanr3Bbyg3WM dm5e36Ae5KEO9qvS82u73ohzRc6TH7vc8CjPBE9Qe7NFxnPq0iL4gS/7kEG6FudyuhQrW7QBTccx jxOBkjiGaUsOkVHSuGGaPozGfX2v8v9ehPS9fYjYJIqK2yLH0NYawsXg8+VldPw2JapuYe1pL4UN NUblumJia+/NeqDNAnjq/beTZ/KVxnD2r5zDIpCUPinPKC4msUcT+5oeYGviysSHyiqiWZ/uju4O KF+a3cCaQj94STJ6XicnDERPIJ4QaRpcaXnmPNKW8QB95aECSTyQ8mFIfAJhVuUDnPM43ZvQ/Ko2 b5pT3M+wXNiBcFtCN0dSez1OuAa4Nh/9jdU8vf7zo8vYCc9o2ny/ibsgkMsYrc7bd9kiLtW2ujeO w1nX8+YTSD7tKBPxI5+7VSIug7rMn2xO99lWwsZd2Po7ba9+hmjRnsGIy0HlO7OSjoJtLgLivIi5 bgMVww+8DnOy0X+Zzxw91GSEljbdRLmgc1MUEEoHqVVxMsf+X55Jlc9ucBZXIT9KLr4VhwzkYGt5 VRcD+QCmfBJFEz1L4yF4XywTGYCRf4DM6PjW0g3LHPJaj46X+ZrY3K2AJ/OuxbvHxjXDO3jUKK04 l2pWuCgn7YvPnK7SQzZYmJLc5Edja6p1lJ4CHGNjQCVc8h5zIyb9CPMr9qJ4dUNlzxGlQ2D8apTp 0VxrPnk2yvryuFPTkbxdZ7lIdfgWhzDLgiFMSa7oJlNE71U63rm+x8l2F9hs8opMJ2Q0OHa8YsPm y3pGHTz8ix8FnqqGwwJ2VSENterpTmTICkbA8j6exOSgKDTB7HTuIkN0w+OWyRF7x6nE88QbljMl 2to4JTMWF3hRvNVNXncHT0FYsapqllK1tYA9jgouuvsTEgrC7s2k0qHG4HTOTQL0agt4A7ZPM1a4 hTXt66wCsSPwaeWd8ZWoMQDtUmNc9bDbPGEtT26fPqZzfn74bASDkw3ggQi+QEIDIJuM3g8i25BS M/yF4Ac9chQlpPdu3lz5HAtoV0QscAE/FJRQKMnfaDJizP/fkf9Vk/nBTsIgMQBgDDstKJ+q4Sii wCxQ5oamdlbj4ZO3Fh94SzzAXq9Al0UI04GLzmFBy/5sgiGTQApQggMVx5CRP5agPqkYn+YWHScx poL6xcwR/hCeQrj4MzI4Oz03lx1+/nftAv0Mbbx58AuGXyy/PVTun2mA4/mjHCoSIzDVlLTAdLd4 FbZBySJU8q+SwYbylY55mlE4N6C9pq5F7UnFE3qcIjvHypqcyme/VJluaYgh+qZzY9lO5lba55GJ Gg/IQZSc2rIT1Sq71ulrBjCLAt/aiorf/e4L0q8Q7/lalqpEBWjb9q/uhlPl+ICu2aUu//AOdwGi HvOXfm1XUtvJI2zbk+KAS3xvtwULhvIeaFKxy5bZjNw+RWNq3eRcp8LW981/Os968DvnvP2EHlXf y0k7UAfeQg3981nUgVtm/4a4CYuVRQ8hmDQl5sKXEFbYajYgl2PDuSEXzviRDuJJSht6l6DTbrXh zTGoMdtqEucIt/pDTl5KMaVyuHYrEFA+LtqfIAwptP4yFj6f5RX4N+30Mrtb9lisNsL4MjS+r2ro 42IgCYVknAuJpeEfu4TG6zGR9sw/FgnjA6QhnLhWDNB61WK/h76AKV9AQRQiDONp9Wsky1sjnXyv aS9TYqbiTs4Vwa0Rim228xr+hi10xzqJmc50km5D7D+bDt+vEQsqrtoCa/MnMSaO89Th202/lm48 xxPGgDithZzhFHpcHPHuGnLfJ8sQiyzP7Fb/555Du2gsmjzW7MMfGYDDKXfuqGDBlh1XZOhwdtFE xPVBsE4Z0kNlru5DMaPnCynl6d662d/D4BeoVvQgqdkE/WrDKaTK/ngnEE6vuZ8z0vBSiNH68nqa bUao0OP3NeoB5Qf5n2ub/5P7KRxG8aCuk7RBmCdCNv2ShIcY2xNvoagAO6OVLJLnZfxl/ETwUXpB 15RrfOaWfevl4HpD+CFiMlZidPiyiDGL9B7zyFa7jsQlGFL0uMKddmy6QFZFXoLOtWLyT7VaVJBd sBf/5tVGnMXlM+BezFE8NGQvw9oAHaP8jEmb0BuEzrWc06fiEYNA3XlSnl7VWRPHUNS90CiItwqa FeTcJHRyLsg+inHIMo2/5Od1BiBYvh5LRqgK+VSFyePegHwk/ifaesJPol2IKfJ6xdFlnmfdlT8g SH3I9rgzkWaOQbYMf9VdDq9sejv262gnPTzj3FFeVFsN9zYHa8jdKduhuEp1UwbmZuiq+7ihX/jm BHMou/WjlwN43Uhj4+3al/8zwjHS73GkdHQLqY7NBL0tdJtRLqpxF0lqSQcRrBpyR21bsi0d+Xoy NM5KqUsv4+DhF5wi1535mWTEK5XeRbg9oV2ybDTy8uKpPBVgwgds3J6R3VPTFArGnAri760BdRhM SyXpIFdasqmySlmmimgz6jLOIXWyvDplUmOx8Bn8PuF4HlcXwYzluKAgCVsScFuPGFvPmL4WjMu1 jP1wiVUge8mFBigPMlyapIXlFqmsytC9xXcO8Leaz+lXQAMJkv17O6cf591m/HU3a/YFs+9VUXz4 xuCxJy8ZasZtdOhoIE+RFjGMg/YqtgLqGiHLqrzq0vZqr43ah9//sAx8VZDVlM2cckIiWbzeI03G X+eLEJOif0k/zRgeOJGv5qAFCGl3rB8yq1neR8RgxsBF+hgJJm6N86sQV2AHksBhwYDyB24XPKKz oLppv9VCTZLH5lkgiNVpEr5Xcx0r7St5Ro1PTItMNCtJco9eU15OkeikAdqhM2KzOlH51xrlG4VD paOSVESS6ZEmNjPgWbl+SpYFk8BlpVmtD2zxf2nglb/+Gd9AFrz5tYOzWLpAjJ6A9ELznLIA9YUs SnNjWnJNVWB2FBVi5hQasUaAuczsxgTkMJ+Gpww5q/sFbfAXp8NUMNmk4s/gQKSrBmnQwquv5K7F NlCfMKjLZ5s5Z5JoVKDEf2WgndJ3UMfH+7vAcpOEnS+EPLfIACrdvwufonm2NlZ2W4dzt7uvSR2O T6JG5XVSgwjzsj0CV/jTGFqdS/qux0HJWQN9vGpLJy2i20dwWoewbufrl28dGvpS5wNGnfx6c0PU pH+IumNU2KREJehtq/PZdspVq6XgEv2viOdYBIwZj8NsecMnx6fuCWqJrElRXASTQ9LmdxITAai1 vw3L/FR6tqI5aRLMqOJ+ulmfXRT3JqSlybKP3sOjtmfv2Om/1MNSVhMqxcORozqCiltVAMpI5+1k EyvCrriA1OHii1cA7comt7h+1UXd5hOAQaP2R8tZfWUg3LcmsYk2yrhHBUiwt9q5eYrJUdEDgOoH l996HtokTZ1SmyAuCrlrnB+8YegQebe8HFbSwzQkLc3WQkU5zuw6gy9kIcOxk+WF2Ky0qd/Zijqa EN+uW29090IPZQTF0SpkSOdlWvvcLP8DvyTOQMxMpS3E5JHkKsl7tir3xncv4ZQx8EMjSSPg8Cr3 FQCG5d+lnWB77LVGE4DU8aYfz3kb0/b/Eu+9J9GYuS0peHhPjcqUNuPAkhXd0kgFP/yiEkURewxF UAAVUBAHohkxEancksSfx9jnoXv91jMX6wJ1kHA5UR3cdVpEqjiMOWh/vSovyG7dHYp5ynRFDlNU J5SxgoGZDoUgWMftRW6pZ0mUg84y04yuxnNd3ScVyUhVfPjPzKUAFiLbDOFYyIvUtxJv+4swM2H8 5iyU0zJtW6y6/M99ZSDyiBj06pZdmT5YhXlu7D3g0WwwXw+abk6Dg8Lw3OC6z2HZ932lwU487QfD AetT3TyAekQ/j0CguZ/HHffG7TWfnf63DnlHSVkSwDPcQwv3lIdiZa0xcT3BxRDRgTIHGdWRsyXI ZZY6WWIDIuOQJtuHskuQqb0cURgLcpTCU2+uNIAIpj/8f/ZUIkz69coxwCtYWaz2N1ciQO7/omHU gwPsXcCYfrKho7vjSnMruxOl+9pu4rata/agrSHEBlFb7AfH3E/ccr2azafuj5/5FKRfUBTup1Nc PUagltozNmRBFOmZU0rnHoZY25Tsnm0RetJTIGXbTK+xp6t+IRsPOX71QHZv0ATMFwXgm7LAKFsi uLn8Ub2J2g55VC+65ApuQle0LVwsduDzN5WuHa0PlNqhI4nCcJNf+z512meVjjZma2z68OS5COp+ 8OqUkj6149NvDpkfJy8GDErGSjeigCkcZIM+DVGGFOPWrZy+BGYqk0tdmBVK/f+GC2JbIWOteJ2S 7i3TjHqH+roJLsoRRkYGFpHtk8t8SiOJpUoMVgsg3SRwIl7EEHd7p6EHKVcnjpHB+6bbzDIwFeFj kDPCKHFnw7npqXHwexiO/izNXbKoU4doorPl0dlSS5pGwpbwe3B3xw9fb733heO8XOy2iYyU2XAP Ds6gaf4doAs0CVsAecxXX/yPUJPevd+NFeHdMI5GdmEH9riGWHJA/x3q0uFeduRXXoun6hVq0iMm Dyi/ZW3Q8clmh+NuSs7E9B8jtqHYELvJsML/7Mbs4G6y+Q44NTJtEh6Btzn25wN113B937OKJYTB uPsGdAy4uo9tyaCPKKuvnpm5GxOg/Yky/lawF0jOcCBoKjccZBz0rloCdLQVVTzoXdQFM2qPLhtg YpwH8g8D7bzC0EVlQRb5GGEIr0V5Z3EdnZYdmfK0gTdn/4AwC0HXwOmdERdAi9E/k+uUCzybfaE8 CvmHOoJyNQvogHSiXWmAk0m/sOekOiQ020Sj406Sb2WesyNfQmoXtD2G8pUEowV0R0TMUdTMCXWP /DmKrBbwS4Bq2sT/d0+/XzSwpCbVgR88Qt+JrN85vReUhtAYnsgAZ/wzL9PVCiEgClOeeEUHGPk2 Yhr6FToyz6CCuc2tNpwBxLEwio3x7kcy2ZFO5af8krG0MTGahIZO2PZ16+Ms3xvBeVaRXvlQveZh a4XHEN38+S1/v7NqFkn6NdoqRWBewIGlA2fSWzFwfBy9qLofkRcdBWSJTp4rwsqLmajDqT+2pSw6 8AxY2G8oXGpVG8VzK5IceomnPPgB7F4vHdZKcALAtTEN/gfblA+a++YWkkRuHdDaV1x/XY1zaAUv g+9nFW+a/CB4yQJZ7MRKvaGhY+sOdvyLSqDgf0ai9jZdA6hVSdOp2HHgPOD7S9Udr2rmc8pCLMlP fh2x+yNosmCthi+68e6EP8QcWVJ2w0xxMHyr32KOFgAJt/ClXEtreTKPxIR403AtizfzXm0HwVF7 xtGrMINELSBh6F1oQR90DkYP3EU3yJksZVCJKiH8mP+WhLeUD8byclxOitVAPs0EyeticGBNSDKJ XQUKp8sSL9nhN808dGIOfBCZbRZXYl7tg4Mgg5q833G+LLwYTrmcw37p+CtfwyMIua0jAV8v9mCu NUkW+/MSZ3BmweSF5BdwBAnKXU8s98qxMJhrLWoAZ3SH7yY1sOfiIH2Eo7+oCv4lwpevunzL0zRK UH5yORQfxEWNm7tLJnh4kFu6EwQFkxkXiH5eINqLNGh5wSZfFHZ6PEk367G9pbEkpx0vsGNtQ/nS 02FkQFGDnmu8jGWZhaQZRXwSV82O0p7/i68IrVYVUCRa78BL4GunS6xaHQgiwSawp9IEdGFVIs68 yf/Sy2fNvu1ykGmVwzouaanXATmdslM95clWSHvnqujQzcuWxomeHKzp55TCAKMrRSq1EpWdLBoQ pi0UMSvmswU+YnZtIBODIqfS1Agl/CYG6So9a2+akecLqwXGa9XFc6HEQJwYHVPkKETRil3u+dXV b2E7XYrM5fkj5yVebP2GwW3lVoT0MKe8MhrHcmNoL5cw7NF15cYWwXfXbrOa4oZO+tjMmBH52ufY ACqRFutwI4GvZ0uRdI1N+62woNJm/VyUr0zuQtCPTQ4xlfdunopEZOQgdU44uYrMb9NT6TR0lMwW urF5NsSzuDOGFMN+0nW6jL7fJ0KgWq/jQMWy3HMXuQJJZWmVe176kAkhmHyYwZ4dj6s7soky5/oc GWgtASOd9nLwfzHQWEf12ez0fDx1HM9wezLEFA+45O9cjXQmWNM1AvQQZrTBB4wSzWhqG6Zm4J94 mAaTK68Bt6zA1fb8LakE6ygcUvzHwaJsGIfVEtMx2mthGiPmzUxe5QzfZLUkKqQicFxIFnZN4nIa SiFw2z4WO+Ir6nLmKQ8OAG4aLoZ1b1wceO7CJ9qVlzNafyI+7D+AswcAHtG/V+9rbk5e0fS393YM z35nM/EbDP+J2uX5Z25PJDNiKXyLPSfVHJYY1w8VOcjZLhMr6/EyFkiuKjZ8+0w1C+hkUOyb/2oN avGW6n5luAsCy05umvNfNQIRdbZHuZyRKQUmomexH2mN9XTS3uCF3VNh88K0g7vUeQpPay7OT1pL 7lcEsuejht4szyQ1rLnLN4rZ7764Z/JD3exdi+/jmGZd6bDgLPtLbphxwt+UAx/GvkSFPDycy/bv 0Tuy+IgcZF9YRd2Wrs5NxXW8JtNwUFeZTNaK0S95TL8vRwp7/PDjtNOWSeoginN+6HXp7eJ3JhzW rAP8ORrTAkXCM97fgAIvUzkkztxbZKksSVf9Uslun55cVM/xZoXp2ONZdCLfm6k2lsyxVJq013qP Z1ctguoGEJvtBhvIvvpBLkASwIrB07PuFslb+GNTub+gSqQKGSNe4sK27UF3RoSY+np1KBYHdNKX KWdj4eUTu+TLyekD70ZCRHkOpanwnTo3OD23P664zXDKOJmxVFyzLTvsuQZsXi4rtq8/jCytc4OD hdaDz/dAwWhcUa7stCbd9w0Vu3d3unGBjkcfFzMHEqOIjspyiZRPG6Y2B2xT4NPg/7ZRodEgw8kK ZyaSI4zdOvb9wL2f3+3+8046st3dnTCAsODcugjrXsNCe1V1ADWOnpv2y5r/rFf88sEEivw45+en ygbePZR4OM+bLQ57augnj5D3g/mc5CDS8rqvKTyWODL5tTdbe/ljtNVtKZlpdAsGzfsigy71f2TJ zv1SRiMn/81q91112nL4uHeLoDqStKRUkrjwc3DPnf6qvbM9oG84P4SYxesqGD0t8IFMD21TQg40 W/KLHGlR4wkj8QmOg+OpT8LJf48fQMtw602f2idF1y0J8/AY4FUtMNJVfSDWdiUtb9tm5OhAU4aw uWPOdEHW/+k8NymLgrePDxqdRlwjKO9WEaE7wpglifUczxLCXHbJF1GJafrN2OBrbdYngPakGIXM UgKsdPNHSg3uWUbBKacaarCZpjUmE5omOFl+jpGB0AyrZValmEOfO4cu9ubpuEA58g1X+5KhpEgJ N5fw5pRIOsZvj3crV04aNLgnpX/3IJczVYA6FQw2voPlG5wDDLqzx37gI8yGPthbXBR3DUWOKZuq PMmVjdVf5TXu+FLVBBpYB+dpC1+daPOzHVOlmEHubFaxDHQtXKmUEF83QdH3Q5A1c/0gp20wM4jj hZl1qVhaqbXqtcGSEqLBeP+FeCit8PzJF2Ho7l35vr1kRqDpCIBwByK6PDdKREGV2O5N5Ipi9AWJ qikgmpAovbfoHdVEVTxaF1XtvqwDZXjqQdKIBlhs7aOGB1Erj7dCLeqhqKWhEFSCCtj4U8Oa9/ug 4ij/xM2CkCArtMgcW4zxwVvmFQRs+PKv5LMwqOxr/JgnCELBCJwYr9e/hMej2mtQAOeVqNFXspNa iW1P2/Ra/RaKhp2fajECSpPzAbXOOB9Lt5qrXuQWaNK9OH013rCKmcr5W1XV8oT27tzqhlsqnITd uI38U5NPbdDPjEsvVdqiRww5gaQSFjnJ3WZjz2HFaWCEIU95X7iuVLhs1Nw/JtocaZ5NqIf3JPkD rkD7KyrQjt/A5myYeTjhWoGJaXM8paG84nwsut/k//LkbgPrPPeyqpG0Hwr2j0k2OSjaCvofuxzn suiR/yYAuDFV22jaBNdD+XNNpXnkFpVgLjP8GOrnM2+lQI/VEgnizwT14Ulsj/yJrAQVAZi/3Nq/ 9gjlOTFoT0WXI7fu1ocEdWTHzj8V4cXwiYIFioGr9tyH+zkjdf5Tun4ZNKg+Rgeso57UPA1bkxQh YVlpO1d+60zZ8DIhB7kOly1vmSDx4fcDzI0sKmbkNNf9a323+YqZHLCb432HN5Gq4VZSsNST6tnJ 0ffXi24J7P8bDRIOTZN/wI1oijivmvE92MW6oacEuhl2q36zfXmH8BnFMlZikJ2gL2CkVL4hHY7o 6XFu2jzWV2vSBgGNn+PhbrHVgBJWtG6SJ/jOu4lhzMTqSRL2riHEbUxmT2esU0EI2iA5icDFTTXf O51YP9OVqDCJH+QgSR6A5Kv2BywaO86UGIUFBNDKYoH4xkhN/fByo4ZlGep7KMCNuxdea5/BDGaX pa7NgW0VE9vW6bfq+EyIL2I1H03UUofoew50IBPW8nFxs+Z4OyHpd4k5QvT6lYfNqnQcimE/V9we jXVs2OcZt/hwLE9IIAubc05ilLN0+MALlS6DSPmvqZKWjFvWomuBaoG5xn5Y/bfMelTFECWDrrXn WnivznVMljT8Mm0Gu7HDfUuyhtSTnRQE7z/cLbTQguuPz2xBlGnkc6tT/Xv42uY1xUCrQC+JXyUZ LjX8A5uXkCe5Bc70Sqff4oP3hsFFKrBZWsNdfOofENB+tJxPwPIjB1gYYC6T9iPLD0CvO2SHwDRK YGZOHAzYxD8TQvsHYqSmi/O+S44Cf84DYtiXFtz1B4Ts8QaawkpBlAExbjM+m2cNfx9uyqAQ+GlC 72giFfKflC6fK9+Wbo0kiJmemBRlIGLK+idNZWn5Tg2FnzwqjBln3vGoHZW3qvaCIKMxKeSfAAbN FWvbpdaqa0Qjg4QJrub9LjWosCYWtVu7qa9uxXTPMcAsYfKDmFb2ZOatfMggo3Cyx33IPc82dfBv gOvlfcuyk4ZboAiP6BlP6vc+ljPtr4pd/L+DQk0pOlWWj01jZTqwgRb0DZmpS8LjW2DEF+wJqz4M QuLeMF9S6U3Q5XgS5aTH30Vkl+wk99f/MJTe2FQ+4UesAgm11n5kydxRTdJJ151BKlQ6bTlkpxAM yOIcTyXdzsANt2i7200yb0s/FE2McSlqV6sC/CT/D+t30SkI+COcNn9KutARvFPwPPK1eisCImWm zCuIb07trtpsLeRbbyuv871Ip64LAm5//t9s/aw/9JgKVH27lOOXDlljtsm2eqQykl5v1bdu2mLS TohwNNyl9irE04Wok3GYzqMLjg1Uigv9xQY7Bn09b74PpN5Zo2JWIxmwVKOYQY5VfwqWAP9/qZyZ NFc51oyT/SBn80AvBTkBgACPl/8++E1RSpZ/Jf0WfKAxrhuGDDu7NkJz5fP2z0mFuTXD3l/+SoUp 2nPbZHQdt670Y9mb82lJeDhgwqWeREyeJGLDWXY9URbzu1Tf8cN1/Lsg/YCoU9pUwjs5I1dUkx/W GGX1OhL4kn39VsiHu++udhN+uYbhQQ7LFIB/59M3f1ghaqt2Yy4+mU6WvcPIJL3z35JpTRAJgmRa b2uKR7YBDExBWjsFsM6X3imTAEuGcZBvlpTpWPzWXCSsKpRgbbhxvjD9V3AWWuqCvc5HzabJH1fe 88yDuGNrze72aCFqfausy+G75iOhUA98GduCyoNerOP2Gr13puQs4ZdxmQaIPGv7NO6nVS5Zfa+K 8Z6/INzIxk5fLq/v8ZB3E0DdhaKKuYBXTb8JDdWRYFzii5HeMLTeo0ofnYAl43SHfJ3tyb2R+c7k x2AeOSsyF6fUF0kIbcEGfl+ddCiDBeGcJglkjnBzYWH+bA+xFx29hLq678PBpqEqY3wI2yTEHT36 ThyCi7icAh2s555UKzdY6Zo+SfqWGWOhK6JMJc5mCnAG94IQCiIGgggSBEhMcdRqt8NMwCeUQQ20 lR+RZjcVRIl6DQlnUEtJ4nm9lPv8JhP0VEszpSeclgNXpV7JWRkXLJUDr6+H218rF+2EqxB9LHBi G98/RdyR0Rln2nuvDfC7ebLvYi3lmYBtvYecrYALloBFQVXR/7otnYS5nvvk3sXNE0y2k7iPrmpx FzvbAUWPxhZb2FiCPvGpqV9hTnqLhnFxRwuhFbJN5MOImcTPQ3GJMiQTs0C8lSJd8EVuRznqe3b9 ib8Bh7SgaQRrX4vbC4hT1Y0tri2O62K4ex+htlpaHOGHei696xYEIVthBJrkzMgAebuQ06rOucGt SzJhh90ktwfCcZkoCbgZgwViPm+71JPLckHUNnnRhFzoOxMyuZxmoQWoL/WFJJb7lRAuhvQwsV7A qbiOeYE7jTsV135aLbtbmMRB6t8gFWzxxRHbt1ZrU60CJaWMOeuUxVKtRCosv+URIMa/yvgBb6qm Ow8i2JUKWHeDBsLHKjASTiNfTtO/Knp5pjFU2yeXa32MtUT4A+/o07EPXm34+xTX4AtmdTOuLtNL rYFsYlrGdSqMSt9FG9QhF21BJFIm1TlkilI3QNqAh9IiqGUVru0f++DXKlOB3LNULgR0h5GdaUrH sozEMO9MTptxOrkjnwYUtlHUEdEyezYy+hC6n3RC2CzFP7k5SuVL50C5PvuyyyDtuFBTtzOvi3a1 cUz0pFWMYvi2PvIsfUs5zQxka0iNdlPtQggw/O4D9E27YtHWcQyUP6lZ3/H9Y1zVd8xaWy+5WvV6 BkFirq2mdCuTW09Oxs0KqgHujiS7hazEzI5bmo9Nt9F9rYNk1AUEGlyADJ3rPCmH5aQtwOqgvPBL CwgQlKt9vIjj2T91Eguy0/0mDpEyNe65PA2pAQuWpXot8SGpy0Uam94HGyXrnZxAVEfYICi/1+7G cSBJ/mDuLN4Mi1ULfQkyB8N6MNW81Amvje7OJuGBpEpGftihZEltTlvvBYpvbYPT4ezpCg5NCKJ9 MA+ji3qh7is/Cr19NeZ7H2NW5pSMRMwH8l585cCQ6mmNAeW9caWmW5UIx1T+ZwFkYtWRUee3n5IQ BcyPi2I7EqNJ06cKjp3NdefbHOgszlUzQHP3aKMnfk111onDyU+ojAtkHCOr2I1EnbeScLE9bkDl Tf9QvCrNOI/GmuHteJK9Gnn5h16I3wbjvRgrlSoYZm6QESp0Yb/NKzKNQUwAY8viz0lYiIXcWbWl HZ3vXd96mxQ6IHIMtplLYRsDGIEH4YdAWrFxK47/LR0JbMMzgkuDjiT7QllOEWD1dO9BrzNDNAAF ejtXuSkWEQdNbVcAqB023Sp3grl3a8EjCR5Jf9+QndnbHcIEoEiYqWsjQ+qnBx7UvupNVDrLSLrG kMxLwJmt/1wRKMFfcmv+kdBgqje20SDyKtnpOXhrpag3Qlxz/8ihnuQX8VuuM/SETDPf1x6bCXUt UwOh2RDTUYPg8jj+jCLm5ixXF2vce4Il3EFA/fsjM41PWZtXbMI65G25qdWCGVTmiQNUtw48dK8A SftkBM8K71mq7GcS7gKI+YrMfdIT7GDQPHYbGUaQ2Ui13krMHH0MjXI/FfWDOSipnzN8zqjetUMc 2XZ8Noe5WdmNiH6G4haB86rF9+140B3FGPpXYkVGaWs6O7FhLGn9HpQq/kzWhGxlBURUqWa7CtK7 Gj2LxCygedgaQMU9c8Png1xmsZdHgbek3+apZ+DT89SBH5AxtDVrbbRwhAHBjFibz0PZgw/OyndS 1orWYsVEdh5gb5nG7FdlAxJrE1VmiulKIG+7A3wcgPPHSlZAk+IFOIjf4J3TjeOYd/kfehchfAeB 5kyhBPq26TEw2jAh+woGY8nxb1cvB4h0b3A0Yr/NxK9odzdJgTPu+NsNnyNBFf9vSG4aQMBKanyI GPnh4Lf24Jk2rEONRvd56pXlQPKlA5H3yhmeSc9Be/aWdounjxc6dFUzux3dx5FMiyKXH9JoyCQg 5s0cxT0PGQHzw62BrynvpKI4NUR3levqh+8kUY+8um4+OxwsVbWuhsfPofXrvYL6nTaIINDeUrjZ T1ophBYVjXeMy7ft4aDhhd/mZIwKDzkj8Tn0jTnQhBEx5zC/Hbo2r38awu1nMpg4g+4nE9VIf+Lc sOJsqtmy3TWFRDhr0sf0EK82mq8eU4VdIh0gvWfjnPa0O+C/koD4D8WDtPF/acjUkCMLi2yxQNNc rpy+TA5hyWgo0yyAT6x+F+1IJJinoi5O7hwMabPkQP67Rd8WX1Dan2OV9WER00GMGsNf/Fq8ry5G vy3wiK7b/j3BO4I747sA2jcYICPV4ZV5mk3B+CXCsGB8e/SBM6v0MblAoLaHV0jJ+DM8qbp1CoVR PlVhUqgnTkB2YT0glF7oVok1LudkbwZWdso6X+9sunKxe/92t2KeEXNX2I10g/Xnw953Zvk7dq8L TjV70Ra5OZjmTxpa0GDB7w0JwolylcLFWtbs2ZpGuT0gND09qGndj7uz51T6PzS8a9FciYOJuGbm Rx4cw51DXNZb0r1Lxhv+dxT8kJpt6L3JKDmo5o/dk9BGBzcdt1+fc99EnZ80n91kiksclbpudzNL Hwpu12Cx8OC2K1SfnrG/X4H/pcsBW3H0R2slK7rZazd3lg2t+CAshembHApZ3vyLkym3ZWTGO0PC n1pg6oFvT2actO9AC8BdHp1iQXCnPWspJRKUgh9Sq7YYgAllUT3CHx3kaKy5S1Vy/yg2B3WyOPpf x5AiBjLFPzcme2WCsNUiUTUr66r8RstmGwdjJZMdsTR6HRbzWXfag6BnMZkEKqHY1z8sOuMPjvHS BvSYgnqQqmVrh/WFfJxiyPoaf0YNuYa29nkdWBr0lVrFGS6rw4ev3v1GyhiwHeqtGwF1BcVhnaNc 9gq42cH6mI2DUz6tLDckTD/vmMfdiiVYKCapIsNffdxWVo7DZvJ5GX5msV3vLvA2pDvYm6kuvgQH lE7kveFWqXd0cWFDcwDWVplSjXhrXdG5r3I4MVLw5uoJuYV+8sqtDeN3dZq8g5TJTaL5TCNOyFi5 PawlPixxgkwj7uuyHp8OiJcSsMlbQn5mI8PYjU1BqEgG7SmzmbWWYYuYwz9A7fpWHruk+CsPVu+q rXhWIcuqAomcFxbsNnF6GvCuDcUbHq3CiWWU/paHx5BdOto8Q+gHz5GDi+JFJ447kqoGdWi/Kytn f8S3sllJ2C2uRvhHsHZG02OW2+MlmqkIPjxbUicGvsu3sowSBAT+NiIku+/2WrlVRwvhIUL+GHOU P3mIhtn37yqDL2X6DkiJXw28vUAF0r1Tt2FkG1Lviy+XDv6VdZGwHD76ty/z8z6YNb9K8k3MTvYI iOxbXQi5i86Zgjro65iikQzYB+YaMO6mHhnoMCVz6T1m9TxdthdWj+Azw/EOZZVbr1wGQojyjPzz jW5sMT8zNmQEgGMN6ds6Akwe+QgruuVHUzCARWsiLHVaL5ZxucmmT2nXitrXSNzCxBmGFS8WVgLA TmDCxIMQiBwlioyneinS4eWNf+EK48di5LtAGO2iL3aNTsi7Az3ZnPKMsk1tmKdCj7cLaUcuR9IS BqV5ODwAa7/ZsA1GefjaRtd9Ma06brRWpHuzJzo+Ij39dcbmc92IHBxOAcVPuIWq347AJvUuiMHH WSbMkCWnF5Y6lbF+8xvQfi6ew6FrJARV/laHYfYWWKuR85QGF4TvgwaZwJDHmXVuIGUBOHzIanJi eLze8dl5lFIS70+gzj3MZjKvZrBa7N7afgyj7WWcfKwzbFnPe9wFWDGrYPgd54OMaMh1BRZuJ8wb +el2MvYCRPHIJtzSY+vvxOY4y6fGNHPnaItBzjflc0NADjecTLqs2gqhc84XPM7n1/++V5Fcdkpn oJjsTyVC9732c9a5gGXInuiW/gyUwtySY6hSUsmyNpZvsuz19Aje5XAvJ8tWAi0UPb8L+FL+7zIH 2qvKKnEEWXiIRjHLgPQUWYmMUngwaxx5FF2LU2j5cV/lLYZIqz5kSyxZRJrQ9l4VeXnyIgPplHDI Q6o3M+09o2u8I/tyUv1iEoYKn0YTs/CYcBw/uCFnAb4G70AiVUQ2zOhAzsoH2V/0o2DjrvIbdlUH f+cOF7qim0VafZ9ojAte6fWfjYmKZiLlnQuSXbXo7MrBfdBZuOETtaafVTAUFgN0pmT/HsO1ev1Z lBGIq5Q7BRqk++2D7kiBApyT5PERnCar5ZZCWqJO+U7r2CBTgFPAxvwYNaScJC/jmJFv/6DSYRjI KZIBAjTShtkXACj+zezySb7gVQig8gRJQxIjJeH/0udJ2eUCAJz9waJXy8hyxRlDQrlsHaZsrXDX WWJofIi/MlxuM9bL3Oj0zB0KUZCSukedSjcuH526872pHH4zxMPoUsmChaP5VKJGiPd8fS6VWA+2 YYY6kwJVLZSI8uwEcYKQee7YkctdX247AO5bMCsJr0hlj2b/qDRGReWOrKLi9OMbD1ikeHrKpDOJ POe3vO4/X07Vb85QRy+/XlDS8Ff4Oy4G82412PqIUmnKhJ+b9XpnLQxrbQ7VggF9PePBa3tqxgjF M1Wc6+1sLX1bWhhLY/4+obF1YfGbQCt45ylXtZfGUOzE8IeSt6weMEcWoFdzUJAu1jFnCxCMiuVJ gJBZOv8+p6Z8LWRIIO0usg2AvcE6Pk90YPhM8/jVZoHdC/Q5EJxs/tD9oZJEYyuIVCmIzQqihVIN 06aoNSL53EtNmCrpVkkaOYKsQXIRbfKGUCEOrE1L9jYGcdPLysV3qDGX6pUsuiEYGyzzhm93fDn/ MaGdBgKLFF9+IsdzVO6GdXCZ6kDfYepqctFjEfwi9EF/f0PHetoRYMjTS93rO9VI42io8zMHDGOw Vel7qSYfhunrl5Dm+xbGK1YSu17AQU4dlfVVjEX0/tQIwn+8+FpCBJdsR/d84Hhk9Xa8fPyHN6m3 Y1f2z+GomVLi7+N1+RPVAFSIhtxR731G0O8WFTrBqak5ppc2h6BLDqHmj069aWnO5Tt8U8exehyL /nH4xwCLMDPjyS02oL8tzROOMRNdAoho5LPizFzeQR/CH1WExfwuH6fdHb0IaJSLG8DYtdNMO+EA y1QmDx/JZftZzEYWfZXWQgkNQsRDDf3itgtts1j4vuWPYzSZmN2oC+hln4DCfz3XSOcJIq4MEcSs H4zlFnYnMMIng6fL+PCgAcqVttJ4WP2J1menNJQA3yNQGjTZeS5kK68X5fbc5sFtRSlS2CeS9XJm 0UtCepIr2KTgxoCUTl4Rez/b4QxIYfeYyhTGOZeq08FIR8Pl33KE/5bQOvDeQfzEuA2pOWr4toH8 SreuSESDlAna4oECV4YCVbr8uywh4/oZ5di6vWAP9e3pbHNtT3p6BWNWTi3TeLE3ymS07k1YhGXM 2uyJqcxmWGNSR95ElJZKr/hexuVpWvZXLEwrBumMJJ0XzCCiRMMaX8Ds2tvnQ3PzC6fCyYbm2lMq bD81xmgqQJQocfThhKK1OdSB5toI0LlLgbQbgUBthgnryR7Dud4tS8AyFFpk+8/uoESc6fi+pc75 +fn6SMljo+UB1SPFvA/51CxdT+tCKkGp2L9MqZEHdXaiU3xZ+3zqvxdSky1CQaYqfg/lu4TKBiil Db4yhdDbVYUb3cQlZRwiwQlIf28wKcJqkVyynQlUprPJqL8ZbdIhpDANVi4HAUsQfZ8Vr5729/Ea TeF2YQj2aP2rrRyrK141Ie0GPW25nddee4S6r1iYRql4u5Eg2ck6jYXivMxKksVJDHZ7MoEPNpQU x1KNB/ww49FuisTvP7QGPbUDG9ekugjekXKyr7xBqW0l4Og4/kKt0LzsYB0e8oUhBSKj5dDoikb+ LZTQaxIHEOdH67JBSOLNnJ68kY+i5BfHZDU7T1tmWLw9sEOOqoABK2H97wo0YY/dDCRpbqIb0sFt SRGWWMyV84kMMdly32b3jtBtbL3PDiDXYzgUKzz5BuAbRtPrrIm7+LqSlwlk4stXTGZMkS4J6OCU +sB7DsikhQEsLHMGKN7+v/gYw17ZQ0roPeLfiA1Q5W5oD7ro6dKm8zeyGVVZMYEVJ1agz67CI7Q/ WZRb2VfH1gvJ3WBDB+v8k6Gi/JbwzhaClJcnjXj21nTwgVbLUzRnXTaPZPyISTRba2hYntLsgjVw od6+63LiHCc2jSolSWg4BH8SVhyFPrvECHtWCqJ5W3hdby2+asvNZHmUz07G8tM/POxG9AswTqOh M4WD5dp+i6hqXPBDZSDol7O7WP3ZcxTlO058IREg8VZQkDLkEBHo0z+GjEkjr/uktKEy9n0y+E4v S1bHrTOz7yM2rnWmAcfn/IzbTgxY7GaBoraocT0PqxpcK7XsroFMW0l865ckEaBDAc8s5eUu4/aN N7xQljpil+tQciI+PQCUmHAmdNKIxhsrDvt3mwydvHmztrruawXeiN1NDpuiZzjQNA66K4RkcCo8 eePgOk9EqJYzwY1xtPkiFXfz6XBa2rsAGl9e5IevT8+JPgC+rngRUsV9Tv6F5AyNO5w44paD1dI3 baiZNB6TIzToMPDUoIG/JfbJUH9xbjbsZ878upYCXddCAC4xRWHDlXuZwXJACnMLTwNBW77l7lKb +sVmgj+9iA420qOlCSec00ydl3+B7/g+DgbS4z8rcqb+pU/lJ4QrJ41jEBHQQxsayLBR/znKuQtp 9e5vrJQoByHYRSd0QGTZa05rA9/5bbxJNZRqpKOOICjfSGEvvlJ5+IWYEzfJ+EbMoHiR4sHrTH2N 4wSDU5NbVAzEj3ahAjdNwJ02lCTCzThV6RAChG/ccInNT8mWWyxdAtghvR2+2rzF6JVcj9xevy89 SMXXe4B4Trov1YCKlEmOYuzLSRNq5JRySUi1EBqn+tV/lytSsg4UYIV8rKG+868MPSTPDV2RNxfh /rKOMm6BsXsbHDmkUgNON+SNAb+JooQIhfBSYyGCUunY68PeG+wucA0no9KfwwDLPYenHIwnMnVu p3eJvpR5uoS6WC/uWzasmk1IM57XwxY2CbwTCD+0hQm9FTQt6Rvb9ATYgT35/ndWWmWUQQ2Xjpmn Gu3tWrUNCriD6nlYKIRCcXnkS2DzUtv4h/UrKKOO6gRiCPj8jVHEYGuEFxh6h50dQ2YmEv0xZaZg HkLJ3xNLC+c48xmqkhcps0eVcUF9mFwfBmWMUym1Ao+/8pK+vbsbcFLMmMdbNrFVxLQig4jFRKyE WlHkcwQvqE6lKfhjkYCFSPowR50YnwMfBSOCtL0R8IwD5xfBulLXoxS84t/XEiI7765kZxmd0ie2 faH+41jM0p3VPyaLWcTdreqh3yJjax79Sp+nzbmUoN1pFirtMp2gS/172LRyBnQIyuGuGdXbs8FZ +N7tTGla531HBZRmg8S+SN1Qj4o0pBPGKt7qXf+qZz0IKVrA/rLEqrK/JVO/R6r10lxWQDQl3I/k PIgsfmOKxu98QgW9CqC1a7daD1ry8kjhZRSyJjVQNPCQ3FlpDqPDvyqQzlTZoFJiX7KpBlRYJFm3 pdnfEony/dwfEvngmcxos2R5bxo3LyqamoJx9Vgvd8joGqe4iXWysOk94LLzYB2nY9NAg8nSV9ad 9eq4Y1p2TKsYHwYzP3TqfmY9uoE4JJD91BF3zzUjhZVTDwg8UEfUxYKFFhTg4n4EOlHmFoTX9nqX H6NiRbmeOqIkBTxgmn1t8vsXjMtWomnXFS6K95IGwr4VC/UYYLp6McFsopyCxRMF8Wzghgilzpj4 MnNDmDGzVrEmS+gABc29LbxokC7A3fq4MFn5+NVG08CNdk1P/Js+CGmOKlGaMAcGOty9BhorYv+Q 5wRi0D5ZhpIScjDnzJKkKVoBwfZ0qdR/ZAlNTj2HWX63DyR4sSnDrweLvHNd9gtfoTgE/beb+rdR Uqo4df7tyD7mPhsqy5VHcTsiXkbEHQmVQqksb0y6igAaq0xsoTcodPUph3XGZeaPsqW2mxAhJvtx WDxUgDoRNc0hNItj8vBlitThBnVT4edQtl999TFQSdt0SXrcm9jdSCpvBcaoTQyeNsVXkadOsibg BMbiWpaOsUKJuTLNELWbNmUpRpRvGE0SOCOB3tPO108mFf3XRyf4RrFHOzMqQiqAqvMNPHKoPf8U OdkQZSjwNiocwRsi55G3tjaAScDEWZLIXfTynW5vL+Eaan7lUtvXstpLupmT+j/cyv9PImyOS8QN qsPu+yaRTuEVIp7M9mzB+2/Wz6MqqfyZ6N8qaRiNA0x1UW0oa35hgxSqQvfVqT2EFalDTkrt9+p2 i1OpHnW6OhlTl8MO+cEOPro9k5rF7R4RnbFEH5BEUOUjndEGHOmaRKwzu3bcV8EiLFDIVdEGSkg5 QeohWxpLL0XkqB9A7ZtgNksWxnZ516kTkJ/27OYh7rI5dIg9S4vgZKUxqqaZhBYb2DxUHrtfHiuO RQEObL/eoLBldnm0Kgk9wlk1FWdsvoEsNG1OnOuzCsmr1aqhiPtrXFEJ5glx81ZlHanbwpNW1vPf wf6PpfF2eEgQ7TmvW+ltMQ2QmT2cvNPoybd2w8YB9tlvE0JxrAJvWDC8LkCanVVkUc0Fy1lt9iKb XJxGg+hI1LcvxYVu2uy5hVEqS7aAKt3u1h/JmPz/8qh7fhJ1ck6p5TqaU5PcU1sMfHSYkj3GSaJv XJhJBoz6vkEqzhAarYrXeUnii1JVSH06etkko8e8BQIvx9oBfbTvjgUrRXHs11tboHOtvWVW5Rlw BdNZH9d8ZlhweXnZJXCXdDIwbb90akC+r8++CL5SNUJiePYJwJLFdY/FA8hEbVI5gdHCjyVeZ0np b6L/4jwNVjt1danP+fTMa9XWFrXkNj3kXoDwxiLLGyuJkzYaV46jNTyHHVKU09S6NDnHDB0IrCeY ED3dpwcSE8Vjj2qO4B6Yz7I1zqqxbNnEx1L5d8B/okNqYL+K0WEovefGv1kiAjsSAKuQwo9rJ+rz xmfieXCPFCxVGX/9KcFjSgNbAgOaTlWGZFR09A8GyWwrRUC3N+03WGFpaUfre1CvpRQPnEkrtyC0 Dy2ZUPGVCvteBlCWwPGKe1qTAQ1Z19seaohZEJ4oE2c//BCXiQA0sarzHklO2PbXfAeJS/Fyr4eW 9rJ3Ppi56MyVxvARVpba8qVzxPhMjq7yS+P7T18XBI+rbrXRb+bLEybwroJS6DjJD/6Ot2xRP17r nZfvvZXKlegY3Go2NgZimtZoDbBb4xe+HPUwkdOl8zIpyG/UokRhiEojRSsctKY+tVitfE/UxEg9 PQRtKBPtxIZY50U7EFmqoFEc2flPh9bWpzzT3zxaRrJYVjx785ICsuH4ppGQAgwuDN/Bf2RTHQZ9 ZHWDSmbzVnWPyhgwFZE3xZubEWpOnpS2sOvjAP8XXbYCqfvISiIddtMtjEDSiDgZn0w4YxXP1Vkq wVlxxpD+Qa0Th37IkfH15I+TPd9z9bEBIUtcGgulgMNfbL/PgJwwj01oH90Goh1EdMSUzvqhu1xv EHH6VSovDHPzHYCJHBweh7rr/NQ6r2Fiwe/sPBue10hNcP7cz5qXyyAzixyATxdbQJj5lXJrdh4q 4P5iNEH9hP/NUDIqXhHGYMrpLML3tgGqqfCxD/xgQS1wZhqEsQ+8AkUY2N/vufkBrYILwNuO+izJ r62cZT/2ZYMf6o1sFMVimQszRROEq0Lf4gWyrd2PKsO3VGjfrpoNaYRL2pIH8EDTIupWBHHvOx10 Qha5RH17OHDZ0pWS5jy93/tMe0SYuJ4YxHB2f8GEy4NI0osA3q0xZNEXHpWIvWFy4VGaYn32zwDm DOyZNpdOUePcqxwcviYx8j6hT6b1G9Km/gsqJ7DBsSAKD4oXuOUc4u7nKq9eJaWKtgHq1FYyu6No 2CjTA2X2bt9/zVm50HAPVGl/TUIOW60jVKyfA5WVLkVv1qzgUFxUlrKp9AlWM9m/KYc6SH93olPV Q7UtzLC3nZF+0xfVLAwSoJDa6Gl6nnf5nLscd1nt5omERYS/F+0rv01yBgu94laH+M4uU1f9lKyQ iPZEGiOYPL7IUxA1SYM0osVTDdewEKiusJIyLWCPpHcRAOF1YtNmR2Sga+8gzBYl9sBfNqRn+/ty pMf66/sVjiTtGfihErGfl1QGZnjkEeihKPyQmp9MKr1Wh2FbS8YaBg8Ti00iPj2floYVO2MLgL3J OSwyWAOScCLcFCnM5eJ8cYE/YdePsi13AA3iKR48+sjT4VMZgdF/Qamyf5WD953GyVF+gH0VlNbx oNmR22gKkdyL7TnL10JLyCwB7tGk9gF+5ny1IrNaI+PJycv12fZLiwBi7dD7UBcEerrlInBel5HI n3UeLbPF4G/56rIdibxcPPDK0TAvInVZpwYtugY7fz9pk3CfgtryaljHRc5NTsAf0qOOaOPCYtwg FUlTyGtRXpEFar7o5pkdXgMBKXSOiX3iCfEs6PrvJYuo1lUgS690aKdesBJtWYi3tINBLObypMzp gQRaB5Om0VvCQQizCA05rQzNdFO2GnEOULfXjlQifd2qv7z6M/oftrYNRd6yKGeBTVMfbJ727ejH SmHTBl7Rl2crHjaWcJcS4pI8yx7VX/xo+Ji+FRu9PNuhDgb+FqN7gZInAmOixZA/+N7KP1pbTTEZ 5kQf+b6p05VzvfQcaLgqcC6o38IqO7aOX22enOuI1DeWSQ7F/53zce7wJWDzafNS+6vLRe53s1Vn rMnm9vD42F/m6mJY0x+Asq0h/GG/cjeTBYuMsmvACnnZ7bTvW4Cx7hCU6YrVfZzcyVMj8sJuxx0x b4S0kvLeu2RUj5Gfkvt+6BeejUHuMLlpONBeFYYW6zBTUE2FhiqA++fFKDYGwdNsZDbr59D434AB cbMouOUuAMmY5kVRQwT3AkcRJABgVpsqR3X4wv4at3qmY3nnCorA0MN7LKZ9CT1DXC/pxzoc3FNT uMtNvmCKLRx9tc0qZnnZWyF+VAsMjXrh3XzCLZIAa55cZ3zc3c0ltU7I3+24It2Ztsx8tvdfmusL YF6bIS7dSlkLmbgYsZBDtbVG3Qph/BGtBk8c1eiUoMV/ccswlegciO3DZOSxbfDduKxGWh3cgCjx w3KQp06URKrmC9FxlVJeO+WQ2URwYh8EOXzo9QVwICTw3vrVGAZVRe4jFUcF2/gU2C6Fgl4krFM3 YVoXgZUhPpzSznwLmxS1M+tAAUcMZhJV6wTkPNBMQnXxwyIVvdlMD/usQ6C+w1k1VO/o6Eojpjvj HVqtsWSTKvSNSAMRnQUmFrHNPKzQJYNqTOPVGqCznrfTc+uVZl0y4pLWGo0syBbgAFrMwD5by+8w bp37uMhFBA+nZpJXCge1tsgp/ccAKUaiPzQ62n5hSlsglM5kiCGGV+NK/n5Om2IoDUx8TQdrOlOS mCBRS2Q4QTlETMVzf+baE1SE9SJxnxU6/L6YV/YReMlaIuBFXnEk9csPmTygh3MBcuxw778BC/eB sozSt4BK1ICGAfqTS93llVsP8Az5RIZnBfd/nXMJ+ICZCzFkE93yixbGVLUplB/Wb2SLc3W4KWD3 46dKb1+qZEluEKL3Ikuiecz7W5PYNJn0tVP2SjXdf9PTfeYTzdEIdaH/3pUn1bkNp5zHRnwoWp2T q6MRwGgc7xisJsVsuArSfeVej0bcdOsLrQYhqHWd2U5aE6FomG1khlvu2sItlVFKS3Rp7g2E2DF2 0zOl16/n4aV++qAyZ0ET1LAWC8OKT/9TXQt0cnrGoIfwB3GPAedGli9wNQIH6a8DolGMZfItd/Ow 7dOwzaYUXrM7w1QNp8SS4L88dgm8WgX1QHfG7ulYPWCVnzvMCP+ky0D+Wk/eRFKZDzlboTEUy8bh QHIjjF7nLncIqKHcdKmSsjt+n7Y6e9ZA3wcH1Ba6kg7GRr6k9aaTC2AGE90ztfzw1e9AufmINo5a wpix/pD7DdjGzFQlDnDfYO/1aNauw+1+IKutpGhX524shtSGb/Zo7EQP1FJ0A5scAVO0a7e/TBcT TCy73LpvWFOY9d+k4E8y3h+LkSCVIygOk8TbqPeFLXcuEycYe2HbSVcRgkf9ux9XhX/TyhaPeIHd 1/fnkre76EA+vyIuR7Bezyw7aV2CrlBy8oiKb2BwiqYOWmAk/NgvAkQzCPJ1+jBfnLbUULFjufHe KzBvClfkgFk8m0Lijx/NBeXs7Ncwi4hnOPyKmO+fC4OUWKJOWG/hz8z9aweK+5+CBicCXFO5ZQGZ 9Rn1nA9aoHYxj44iOELuFLJWsHJrMaSxRMKddfp5BIHD3/+wPK+0CU9nr3G/a6n1rgKs/JVV0Q1M YCkRLfOMTKamX46aqNKXeHUkUpQvuodRUMINVncMENSyxYayEyruOph6+jUsLoy8IXfMZQ1hi2q2 8g1abgx1UTqhIy2dpdBSN5ahIq89ilzuAeqKsFCqG3GtqQBdNav+ot/XGhd3Mbj+gQGggy7Cjx4K 93VwaTd0gk14HcTUlJsLb6jrO5qFaQJ97nVIyfm/PZo0UUzkgNvLC6G1kI5uYUptN1LX941IjIU6 GYfR4XWGXznYI/u1/Ks7zFi3+jDG1BD8PPcLz4kdFCpVudlBN9oOz3AQSpKO6/rkzA7KzSOrcc05 crwdeTOpe72pW+bl28FkfAzGe4DAjq0cyNLa9aXe/zPZmiTZ2+a0rKcawGapqscYrvPszfsACKj3 Rw3uxRn3tzr6ZHWe/gfvs0HsDvHLvKgTlP3ISgoChDQ9XslbY8MjUA0EcaXVPJVHDYj/rhfTdEEG 51wGzP+igShk09KUjApcgOOZPSLCp7bg5qaoimYLl0wS2E16QttBcVpuWFmnlyAP5IwZFbEEl3Ls PUtntv5AtcRdofNagj4eRax928U5nOyWs3Jtm7dI7LNrQxWP8xGfenMTdvkFK3arIC01eW/mlX9n 5VAe9Y8BZIBhDwHmkf+MFkgEmnn3y01Tqf3LB4jF220WxV52TrUviZEp9aXErNMtAScyk02RVixK S/479g6KZc9YF1JBkTzZQvj8EXXWKvWLOwEfp7sqX1UNW4xQN43lsATSCXzG9GrPRAH6BDmlZTWo CuN2Pn9Py+F2BmchjxSemd6POwrp+zsEgLBWm99HlSdd55m1Mqw1gzIlE2vyhXRFt3b16bswsP06 OIfDIxb7cRVpPSPjbbEjxFOI1ylsNRDCu3vDsMSko7mRjJN2RauD8es/mcJclwl0MvG/GqeVm04p 7CA4lC6KGeBwqJVCE5fQEbCwWR9TLoKAgLqVd7P8lSnIW++0k7zm6bKTblLkeboudMcQ027C4aKe UVkKrRtxDuHoT/B77FgmK0UisdMzY61vcmws7P/qsTNkHcWneLtLWBsj3N45keeL5PmThOq7iGky N2slngcHzJhdf2OFJyr4c5yTqzf8J0xNXyvBNhV5WUzDKN3tow38YVcfF0J4S2OmuCM9Xftq6bYX sZXM3frDqPLXn/GRbL5ofb4PQQTqhP1q34XfNT/HqvHG7+8NLbzEtSbU3I5xSAVaagxJ8G46u43/ CB3o3oJ6tL4AJqBd1qfTkEZNmz2oz9ZP5rPPnbjZrMb328xqg1eFc1R9ni7q8YW8dDXeGpSyKzus HojmMbtuaCqS8Fp/ARmUXZNjKYm8XTrakXuKJWksD5n5ew/vVaZpiC9iwLWIrZ1q82vZ8QafMp8G t9t/qZWaumkiBGmsjNR38ZZHBdzwGu8/y4ETWFAHDK7p4/hsL2s9Ya4jYgToYF2rf7dlGp1KxnT8 j5bzop52hLYmi5vIDZlugoGpsM/HRJzzGSZWS7uO97XYpnKondxG2r8klECkwXyzFMS0IElgMPsd YyQ6P21EENN+gQiJeAha4lQ4T4NfNXzRAPK/iNoGsl6xWHMgZKeXwpxAgPuFQ1hfLLz+p9pGW5Q8 XVlyL0jxCuwZ+pKppGXut08WBkrtORiZrqXY15+UqXyXicqTN4esXe6ZtogDo1DDMtYcWCgS04Kd 8JXZDHj65dMZxLv9ENupr+ndf2RQoxO5juvBdFfd36kYF6yr0FHdEpGdhMsuirzBZju+DPmLBAI5 IUAiFCva9xOfY05UZ9KJrTgWMbq/BZe17qFgkVRE9vu77gJ3FDznuHOvc0SrzMWHwoor7T13fc4k C6s/N8tVdd9whwRivDxUMqVherdyOQ0BKPBOy5hBQFpj2IGSXFNHcL+pyBzAXtPuRhwqlvbrLOyS HogYyj9JoZldNM8zX6alUL4vkP57MWfNWlVfpM1XAUhu7gEgwwJKO9wGwrNlcc6OH3I8P6chtYND cCcV64tjIdupVh8/fuE1khZzY964JcVTO5pTYkHIBD97tTam782ImVPaNfwuAyOqqNkvFkLWIbDu hFwkBxI+o39Mwnf44eqY0Nkjq7HPA/YjKOWWbF3CqGAWGt2qqgEV6qmhiZs9J/b/9jCLVtIVmnbl e1EAxE09rMbYXPgU4a3iwUi+Pg++LPQXmHEyCviLUI4RDQn2BMcgfuMQwzmJmViV/IZduLv8MN6y MzAcIb98B9EpWSNCinTaoG0dkddtlqw0jbaF1rmy/mMM/p+BimkvNM2fZ9DSn/7zXoxlNs3sPwJw erAh+51m3JcLV910H0WAY5QMarR1Xu9d0bEWYLook8t2DQP9esyoNfKoxzjZtsxpzEiSElk5+k0B Ub0c9tmVyr9dOreOJkEbRjmyuIqDmmPj6jPEks0c9l4r50ThmqjDsBjPiOMuymfQ+m4+jO1mhr85 Bto3h3keWJ17l8Yj/tkyjV39DYoMSqSJRYh+49SLvXEGGAZBhYdpJuTosyaaeSbVU9JC26w8r5Om tMXzDqvorWUF1vuxZWPDSE2oa/iMN3Qb1qotlibVNKdzd1v200oe8cEWjiRtM075EBDKDZ5YtMLx WGfRZNZqotAVgxo5qMQ/ijxmWNhZsFhkJKovOCb6LvjHXTWYAeyIUNA+7TLopWvZKvowvLd/Rgi7 ODi9jRxL4lD9MiqS3mK/zh2pPqPvBMp4hwmWqWs1zeoptGlQ7cfMBPKI4j1LJqzSXn1D3NkITEfT 9f6YKktgN1naJfO9mAoepzD81si+f7/79dJeuugwT8BFSIcXYBCKUN45bkWxS/Z3YzgE92BUvs4S aRQLY7fjvGRiG8QUbKQasSi5eBEc663rOlCcLZYOFOtrHnWOed7sirRPY0b7+o8ynbl0crLQY/7G JBX2qOCJbq+iHLAiWyTzgdB2QFPU62jjQk62E+/uNP6Rsh79r6vItompUzFqJSlGVH5A9bFCBHmZ 0qKhLOQvzvNo0K+0euvySxrpJGtmttFiTb44iLjxCSYxEKNV6p+XbqUfwtI5rkGKlv01fY/wI7Q+ y4LIXr09BptbduZ1ys+tdHn46zH2yiTic6r+uqi1XytIrQb/fT5wsmuvp1xPl0jxS+ZzHuHqVZ9+ hfz3/jBo8CjQHJSrc4YBuu6p8fm8bn+ZeGv7eOcgI81zxsy+oeuGhbrfQ8048Jexo3eLsacJI4kE 9bYcMoKpRrbZlYfTI8rg8rlWqpU+9EBJr63x3WIi/fPzbmpwGHUoc+Xjk5xL8mMp156o+ALwSNpq t+ne9ldKaswTmdB7MXfZniF680xi9ksRunOYCnQ4N96E3IsFDaCbiVrnIGFB6d91ETq0xnkKBsXx vOdFWcpqbstPNa08JIrL/M/nD3NbjISZHraR6I7qyV7LIj5NjNhAmh8okmCFKF2VDdbdEz5BgMnk 2aAls4LRfeZlooU/FtQeZjjkbFCqiRgviTNh+YVAlcNRQ25vIkuqrpPUvXkR33hYr2I1iwVPV/Hm Il7162zof+bX91EXdvkJszOyUAWC8FaHwhzdQsnUGn7CkhwlvPxfGONEeO7+dQpDa4L3GxQYwIwX 0kOWMyWNfqvjUPRAmjKEyLDb99Wxy99FDtMEFGIJ3ZnreNHrRxP1RPh3Rdirm3yf/tLe/sJR7i6T htXD5e9reIa4dLIN5zwqSji5ykPDV/90mI6co8bQa1tZXIrQTcjeUT70A9BnuqioZzoUqWdS4VbI BRnNWt462aGshAiG7Xo7B5oTueDzNgPrEvj8mEUltoRgTrHT0Pckse37xecG9UBevntaUG916fOk 6nuhrS84pHhmCVAgj+/meH1VgK1pkdaFmwNf80SOklRfXpLNwkn/NBs38jun/ePIzF84o0Mm0wXf cl122wFfJgtYpD8xdOJ6wv0x3+KbIOaXNkSQfQ/dPUEB9CPGQGOSbZSl7Opqa+CCscaJpv5bCRpY 3+w84+k0vQ4N8lwmoEA+cFF9RusnQGizzZXL6YEuAIhzjKzZJZEaMqlGhwXKYsf38hUT4FTGGkSC FvEPieSNd4dd2qGo4yehejpZTZ10FAzco+eScPJE09IzN/2nJFTWszDk8POvHEoJD2KWYe7z6WW6 yCABqHTZI1aoWdaOMoV8n4B120iq8d5+6cFvRJLbgI0TEFXS+MON5TS0BMBKfdi5dPLPMehZCS1/ AH3lpYo5Vjr5irSW9jFZpUrls2EOiil/1c1D+UGxknDEjLkX/hc1KmrDQAXwsJM/y6owBmb86WcJ 3/NNQg9xSKvKXSGbVVsUx/ccaiSAjWYGHjRiUTmORODBMkN8cfMZXUbGQreVZZAPJ+L7s2xfilrP yCMG8meoURn8Jl9KCqFJNKkB4gWemtg70lDnCLTcCoUDoLRj5ii36nSUvcIe/pxS71kB6y5vi69Y zXSns5qfDmJQD9249R+yXKSI3Ss67iqtW45n56gWkkxSOLIak3QG8ZMsQ77iRSbWtMABJZKSy3Zy nyGuk6+BeNgVwZTvwbsKCux7bmgI0JSc/zb3XFBSpnlp8jYScKcYAjf7+pIKB+xf1QBMb8tMmCTC WVyD4YW/5GAC9A4EpPWCfNtlhyj9bLZC0gldD2kXA9gcsVG4wCkKwIVGu+I2mysolrg4lGQFGpsI xzaN6aTdh0ORY99V7k++xZEbarw2sQFXb6gXiHXRF/8fdApnpGOJ6mNM9zJNjD574XvKDNW5/ZEz eM/E8lVJqdez2Pv9gjdkkNOTIfsuMWwrqKshvoSv3rou4ZNfz+EyCPG0XgzqICqZa3/axppts2Ki T/Ocxlmylb9DGl0sidx5z6dJqugBN9Jm4hd0pSXTJmF6SAmBEZkPzWtx80eAA7dAW4mzN2X0KkaU g8UDGTbFfZf9LMfkyonPn55UE1rKgJ6GuXqQf5HNWyzd2c5b5YeQom9fO9+AB8bgPTY6/Fzk8uJU vTjIMggHDUjFM8ZsW2E6oCfKqSFZCHF8QBy5llbwA7eAeZQXyQ7w1K41jg9p/6CN62b00X6e0/Ql 2QWoBtT8Z1crpK6vgD4B9ufKcFN+o8miMSZHvEiVjMlqqDvWO5xGmAqVxiczDIQoTWKHurapUH5Q KKoHT7ZgNJJJ+gTlQhIdMhENjAWXRXNh60O4SRFTh/OEuKCvAmHpersiZ3jkx+jcSUNjYKxAeCCF CeW54VgHjYPWeggwW1PLqCJUbqJ99Zj6e6TOHQx18WpWRPcNJLAp14QYbLQxskV8/YLKCPDqrJ7P cWSlfKzTskQoEDRjKppA9poAEuaoSsW45etxEUXQKAvTNoiYOexceJXd+mqmLTxOTw4SZq7faZ1e llEP/CHngQPgKAzPBx7aE7KZRZOCk/CsPpIPxBNrkD3jAU/lgosYaUuENsVvvC0++2gHWWkp/Pnr KDALd+iPk0PiFlmSd/8fnpLys63SAWHKf8O2LY+of+qsAbnNgfvjs+Ae3IK0mNHi/catC5m8OZHQ hFv3EmxIlRsKiY5Kx+QW+7DSu8VNQz2it+iVLOXAvdI4irm70wuQqM+lK/4uio/+bdOIY/IM7+T5 gi7v5DE/5WG6LxkCP6qEnjmHc4d+LtKm4cWqQAsp7RFjBOPmAl+CzvPlyj9MBfi+Vwd8XoFUfcAt hFL0mfkgi1mqmVrMpgS0CJpgnqLF6m3sJffeKb8Ho3oEKlUwdQ91VI7u897UtQ//88b5EsnVXXkH zoYZEZpXTYBFVNUQf0sifNODoR5x0r40o46ZQbwW7UAQAEqaZI7LjZuEhhQPt4VEg+wV5YWatlil 3uirhvEvnrPjdU4gFGLdwIO2YpRfUoeMgHqCsJz8m6YLMoMsiHsJcyCpOf7AuSwAhktXnFv+qPKy 5VpaOJKKgi8y4f0wO0n8TQpLgU5UlkiAIqLie7f6HU2F8/RsAIlgmjc4T38HQbjr7/Np+64wFdGQ GC4/dL5WQkxAGbwpLRJdtcuLr22jiMEFq868vzYn75dVE6V80YcgmUTKNCbbnDEvqiebPn9/SUuQ cs64cV3hC89k7ZXuuHwnZvQ1U216Je7G1uO+aV233Gx3KnN16xR+0Z+9Hy+DMRJSDMmE3wuYWsZu 5FAMcXLMnlOVEbe3lAcBOrcNwMIicZdmUfnNU2QMxTUuJlbr/AGam82DtNrt/yFqpazhdP9txler ZNlcrKPAEuQ8bXPIOdhhBDxFZc3EWZvZT9zmpmMapgisUzdAAZba522po6uy7BKN3VKpeGS+KnmR Nn0gAVCjgGjxVZmgHCBrWvUhBCjZ/ckZq50btQhKMaQB0k/C11zG1N/ThrkIA93ykXgczA1iClHp 9x+CS45fiH8z0jVokG/syN0n4Ff/+86Bbt4z4goTy7LHHrB1mfR5QGR6iSOGvp8F+4s5DOdeASB8 xE3kzSl9Z6FZFhtMzPNjU6BWLehnsRlQA8/Fd3N/dOICHiOuCpuAVxCVTrzxI8n9Vl/NbQdBYg1I jby/76di4ytFPCCK/LiG8Xdce19ILn22xaQxM+eBA+So3SB/nJHNgFRV2vGIJ/vQhQB1XccXO90/ HYzpDKwAzaEtTy+ovMjESExz8Iz0J4iJkjmnf6czuvF4I+qOf3E8ewjDbJcpvVDudNxck02nMeCP o+FYgr0Is7VxFONCosj5o+sRq528EPp8UdKNKg70RFHdembhITBhMCTImiJY+CGF+5RaF5bRbuIE sX6fm94WVVZXE86S1+V6ifDLSv9y/eYFSzPJc4FMA7M6zGqbN8XPclmjhfbvfqmz8pw+u29ZFtkG Rb977xaVhJFzqrG7tMzdpJdT1abMWYt0l5D8UxtvKAV6zpiBkPncgw5dCtNFSr9+5+HC0vcA+PbO MUK/wFaH/zRvxRHGTQipi+onvFVGIm3icJM2c1P115El1x5ophkZStz8OZvXfm1PPp5X6zufnfza iaHvdbb7wB8aBdMx6RS6w8rnUDIuUTo2/NcGsiJX5koxswmX/nM635EicQ/biWfgVBHF28GVYMnH 7BUNq8C7B6oBSlHiGB/EElqFuS4xYBUYbf0hV5Z4i2tQK09zRCVA7AQDty/wht+rWVnlVn1ns/JS bu5Rcl/RLVXYE1nxcvHO0gfWHyrAw4w/jQhMEE213D7yeEyq3PmvHZr1qZo870ixHv0V0+WZ+ANc Qfvg7a3Heq0nPPEETGpL8/7ME5fYZ2Q1N8735ZgecHkcW/Uu0AFmdt3EtrJcx/QfWA4WJpBjcCtW 3BwnIdXCm9b5ywJ5RRp+S82GxdKoOi5DzLdh/LAONQd6TXRRdPi4ph2VWxtJ7FB2SBc6ZMVkyKcD g2T09Yg6MeHppXVd3Qv8GYBCgByJGoJQ3jpmKvlZnPB1ryFcycBNP7V535VlhmvpyCk0zeiXI2gg bxNivJm0Rjfm+KGqfNIFTwIs4BHZg7/mt4sMZ8o/mJVFeGNcwdVIXbRm0WI2zkzOCkH3MNNDUUIv Z2MGV9SwYyiYMuI9NbR4tCCMYxQuJgRMluIVx3rPKAVJg8syMif29iR/goYlHWTHLD43FPuekjDR P65H6lP9fS01HxlZ35DP+lTlKXiKbSmq3VHa7oIkrKddqVZWX5idf0xafjdCWRSVtDWo1z9JX7/a LUg3DyajvER3j8OJLU+UEZf15285EVeMcJQd9XoJGgkNr+ZT+i+1cQleRAJsVmKQLj+wBMpYTar1 dCIeM+Ot1/ZyJ5VAOwF5nW6Add8IjQcta7tgx8fy1lIxgrxh4j0xuPkVt+h/8DgVaGegzBJ8wxic 7Degy+MxwmzzSaawHwcrfbXXNJacnIUlv4j1jmqWhOfwV56wmhLzYVhvaKpv5SkIM3n3R3g+j9be R4o6+4hpd6I3ZncQ7GWb0OvIBluaeRS5Fq34QauG+Vv3c0mee4Rm6zXuRZIhksZadcTh4QT+LFi9 hC6HO8zu7D2P/72AoWqzkoUWt1xiDBqLoEZ7S0PWQg4s8c6ZYY0L0yRguYrBIGixPxkJlDmwqhcw II3YUdlKFEDw+yVBQJoOHgAMjlQ3ocVUkY4stz+Q+ytsor0nvkpTf46f0cfvMasWK2lsIGTjYenA 1HTvXauVXdJFW7J38qMSGnkDEXFf7GM/yFpeWPYgmWFjWMltsZOBH9eQvSVkpsCC72ZkXSzohNtn KRIw0rf3DTSALMJ7GI0ORaHBMNZWj9e79ErZAfMqn1rWN46OH7GzVfgUzDi7SINTqpBNK0b+aUdP jd1kbIudI8hmajeYRJCleCHGOJ1pRN5MvdTaqqjyhxyMEe2HXcNHND1Lx6UPpapQq9fI8dnYzuQd nUaRassJB3C5vfe6Ns6rWEK6FKJRo5wdvpWVVGGiPDk7CPWngJpiFAZV/3gKRPM+XkCKFGTVH2PP 94XXPgPJ/snFMLSFPFYxuUtTbjwfuUdO0ZFrSQor40J9d2eiUz5JOZIyvfu+ljW000lcLpp7ZUgw ErssQNrifO2U5kH8YxDh8/TGB+VbcBGbi0IW1LcsL0XGWS/5l3G4dfYMh6wr95LP72Jp0eGlxGUP 829aIqIalDUlrgdyi7lxi3VidJgwIxF9G0fcA+xijeTosUn5m5pUL6vRrbZM067C0WWWxvdos2PY EubnsVXkEO80A3APCFSeDNvzG/KHnUcs0yr/kDSbtj5sAZv+8dZw8xYfzQ7VshQ15tqJPOGWdQQ9 k7TAr+w6BmPPjs39EVPCWWCX4FOGplG5E1Hdi2UCoclBLHnxd3mODOfmIWhqkMTSFoB4+UMWj9qK khwaCZXwTqx3czHriJ3Oc4eZesIcga8lsGCyG6t6zDspXDnN3+3Zb5dUAryxPQCN4/TY5FGNrMtn 74K6JDwgDTJuENqmG7NpLVoA4xqxPelrUKLYDipeFPitz/lAfteFqaW6gB5lj8G8d9TjSG+vMCLC 4944uf2E0xn9IcM0O72kEQxaVKT+oaIF1s5DXEhr6eVitqOVpBp/qnJJOda5sX6Li8ZbuXzNx0aa zon4waKRjjhKtjJ8YBL6rd2oj+Rsr5VTEkjfeK1O9zQc5aFEV29RW28JSPFOS2yAWoEHighnnA9c LgZyy/guNbdYvDXtPi9Sqkps5O/5t29w9zYNczimk2rOVg+JHOA5uxOX99xpjQGw9x+3gByHtxD0 7HQXsqj7kBFQk/3cifMc/MGglJa0TO1BSRY+qY35dm9vaUvUBu9JCp/fAb7v1FX14poKEBegFHc2 z/7dAsAhWjB9IsBjhtbj+YN+NGnkhljpt7JexK4FwYiNCE1Fo7tuG34Ke5jgGyEKXPqRLeA/bw6d U3N6q/uKied0Wk4no7KXvFv+F8dW3V1wtdN6ozGOsPitycRBQ/NkGLrgRyIgXIUDeLjztTpch03J 0k3N7NZabWoanNuLK0ku5pzwj7Pz4lDZsHd/o4HAiNsG9hAVs1mZDWPJbKQRMgKe+blHs6Bp+SNV j5QZrzNbzHUbWApyTq2sP1/AYEdR26gQvOZxz7RLE5Xdsf9NpZQmYJVdDxGtMan5TdN7k2bDGzHc BqkAIq4YXcPXieKATzGMbxWbg0YPOyDzVm7jnkA0ZI+7aRvuWFjpt/lorZZ2t/QHYg3jyWFbT0Sd YEe0KLr8LRbfGe0uyjDIoijELTqVpwuX1Rha20nAyKuzUdp29DkHa/pp4eLDwy3k9PMZY/JPrAD5 dzZujjyXKMe/XR6CpmX0qX4ytriKRFKV/sHrTBiO02do12KjHPEn+39wbBnV5WZvMu626xgX+KcR 4jM4TP7dz8C/7VkQX+UYxGm2hhOfmFrCV2XVr9HEfO8ox22JI3/xoeqL9VvDHoKmHi7VAYtZecv6 e7mMYeKRysXdyfcYS/fDxTstZhOe60G7s6gPfWYlU0reci/lg+DlQtymS50Cv9Gb7T2o8tzzUEnX YPtAO73xfJry0pKGyt2f6eRRxjHXTJhk7UMOM/QCT78Wg1sI9lmbLd1nWCT5Qx1RGsRUikdEoP8Z rBsqgbOrg2jQ+pPNLDoe0Mly/ImTBlFyG9EWTSUmS4RRlkTryvS5gAz5aTR2WLlJ3f/YDBdfSy3P 6e+E4DCykkPU4m+MBt8JTt622W3+4tAFIoo2GZQwFdO9kDQnm3LGDQECHIECG6g3Y8wK7fTN/ywX YI+y7jCTgA4602zTK0drdg0rTWXQMUqSmy8chL5yVIUk6SP3itpUxRsdy0ieLp6e6eVkS3HRbMc6 qQFAU2AIU4/dyrC9d/wjXFiRdy20GLk0ERWm/cOO20CK8TmGyYjJlgHDk1p5XS0dtRZ6oqhiCsGy SPvTDGcEPyKTU51tP47p4nhpfUjixY1n15GYNs7RdlVY/zD9vV2SgNi3XcOsu0JuYAOo9yGmLsRc lzP9imjfMTabiK3kKYVA7w/0H6DfWgjhq1dDZG7CbRsn5cr5h+0iMG/ZjC1eLxIFy55kIEEN2Eqg 6Ysg1l1tzkif7REffOJ/H2+/CGHXu3w495/lVYOID7erTjqwbvq1HB95OK5WG7CiDR89APaozVmZ AEYBkUzRVmq0kdTx+CHQIWhRXawxX6+e7/QfRAgctELEoDYUAiEGhHrHkgWyQ2RspA4Jhn4dkXLx GBUMVEyCyFMfZiFAE2R4izQ0giaZnc+v0a0tP/6yVy3CsqrmMVQ4Y2MORZyzXDCbo23mHyg0wDLh f+Wi9cftGXLO8v+y384S/nw43iET2kYbYFI+9bIIndqX6yCpJK7nv8QtKKenJIHxGjW65ACnnyWD S2yE8w7SpzH4UgeUhM7F0eJFDq94Ls4CKOv/4AtIp8hQcPNgbwVSKKb8s2r+Nn2hjT8f9g//AV4a e26njSVROGctM5AyDR8CNzDW1YiXRu6ErRC/LppKyvsRJla+RiZ1V8PoqM0cFjPL7inABYY91uqH uHMPG9uTPFTk39ic3WE5w9b6KLGM72g3p0IuFqC+bEGKrEx7/7iIE0Df02QtAwYuuhyL3Mt5wkwL lXEVYjlUgNCT9nefswHIUVxvzWDtJ2tWG1xM6h5zpiM1zJjkfx/7BQ7kBI1w5KczmFn9yaHnPH+N kfI+BTmkEhZuHHgSb64V9RlCyU6X23lw/iSIkXvwl0v1MXshD3TX2ZQpSjXW8KyRbrQ5mvlZPPm4 pUqxm9P/L0AY78/8/kK50zWS+0yKSJ+/capK/vSUMNjZBE4ySOUPllYm7k2ztRxD2YId+ZGA8y82 ffASjyfQKq2H/hoIej42FU6IsLNTpnX8rPITQpdp38KZmmTdS49iGD7SPM8+xN4CdwzmGWLx0sfN DNOa9A5K2N1okkbbGDFtF7JZhSxxXNt+leSSHMrt8NhAlkapyDMnShf6uwJ1O36j1b4jdLIzejhK zYKq5pXjdV7nxwIVGOOeIuk2FWBaXO75a7c+oahfvWuhznsBO/Zyc/IwZ5Lit9a3Wqvd99lC3kvY iQlHIVs4OTk6+dA7771jF+hCxqrf4NN6SULp2Ui8kvYroxg7uUAGPQILGyO4axOoxA0iGwnWC2kQ /nrOOva917XjRlQEBD9wQ81n6urmvrY+h36tYUuIy2YiAiE2pt3jKAh7rkj22UXGFD5c/0CKCcrH fRf6gWBwOL6n013cwAe/g8KtZC8/ANcF6WOuoAYk9nR1faWxSXijVHxqXPGDPndmclMYw4vk45FK d2M3u9rbIownRt9WHem+imZYeDI9Jme3eewFpvWITkc7oCOiHIADNSdVMMHMddUcD1rwaRkQ2fxW w2vPv6buNGBH+pop0MZTYztBJKm38zo/j5g87p+dBvpR11bY0L1Jk8uzuJodsWTnII755u8dU1fP mFWZpvt/NuQxjAMHaN8oqfl/IAsG8SsAeVnfuAGJRolo8Kv16ZT1FkwnijTZcjVySNcCyn13Jki7 87MCr0/UJXCqGl/C81lzQd9dyagqhf1Wxv0DVdflUQljapKZXohtQIIk1ueJ8cGjdDPPx/CxL/P8 kokyYXDY1T7z+VKogTW9Co8ya2J3IXUuf1GQIl7DbhB9WZ8upLVmwyo4RCWgUp0byKgRoRaAwukZ ktry3ZxZ0Ht3lk2dHgt3K7Jv07gbf19oDO1CFZXJGkKuTIVoIZVtbnldqD9y6jYaOariYvhvoho3 WsVpEecM9cfujyykFuK5JrpstzcQx9KT1CcVWzzPIjxFST3fSMIqCyTS8o6vmu8HIjM86yErRGVG BHXQ2hFy2ycd4RahBM2UKkLXwXU+bA9WGBHDe39/axoLFs5FAdtcj0TyLLfgP7oQTukpBhohiPoB yGxkeCGPKOnIwX/SbXid16yMrXSe9pC0y41DugEvA/+4NVvmpNgs8ou+vyQA9AQD/oX1rWXL87Si WtdHGzDAfNTDRC27rtMDSwb/d1AcN5g+v1BWJAci3JDdca7V1Cc/p3Xn8aD9g3gPYStRSO83B4Es kfWZgzJIUjBCFww6RsyufFCB7XIyXmMdm+rEHp8zaKUUkhPqeVSgsecsecmFQscRpUNNFdTqlGoH thUbIEgkFWQRtmG1MnxErtu0v2zyiGBzKvSuhM8HQg0bdvKcwMadFOEdKpu9slrV9xBa/w94MUOo aXknONGQtmHg0JSkJiMpq6YlY5tfvuKvXW+83a7QLoJNY8rHG//Em5rEv3+Yw6tnhHkNBKHEWdfw QxOjM99hXIy8ktj8ZwJm4TVzIf0SX9tgBkKX+bb9XH7h1QkI7FIJXU39GfcBFCsDe5D1DwIHU9ic sKfXhEzk5QHmSdBHnK/QXmIJiklqyq/J/1ijdRgaG/xD2B7d8GZG+f/xYqrFx8AraCdAMZj9ksOX SrbaNZgN9GoIap3J/Jwr394fYi7ArOn6CTFaMehI1Y6Y9U74L62qHUnyzE8vewrvxO8XWy5b2dpH An39xuOm2BtfZlat+KPhuRv24AbGPduKOGhCh2zVEbbeZAAY261hVdLQaqv3XVGCZK74KbsJhfyg EQ1x8NpNQ/5gD5YnVn89DJJVT+7gf70xCcP+XVL31+WZ8162cq6xEnm2kRHiCoSJ+4ArXBCzrGFx vurnbCw6iUrh7wLD8K97KkDyS+0SjRFqaRDVQpiZR5DeZrTX3u8+JMex4wrkU2a01WlXMO+4gWZ8 +cXjuvHxl71cHCyEDsLb83yIZ0qbvNqh6/Pb8jhSsjfVj0la4dj8w2MunIKYPuxLUbcen0m2FIq9 a9AGLNSpLWni4H5TVWtbk4ww5JHVv8eVCU0B22chqatIyn0JWcQ2frJyhWa4ibhYc49pVB2xpK9U IK0h9xEQbKhMbtVXum/SysA21Gp4qaxNn+d/d6nN1soQPDEE/x3EQtg2ijsgu3M0Bcm7S2UgxyI0 rZbbuHBiQWeFUnHPbBsF6ZsCD3ouxeFvL0pH2BZh4b/pLGVqpL+14yOAqUuuMc/F2sSEKoSHco4t 4NqfvKIN4WySYE4Gh++3nGFjOL+QhVen5j2g61pVxSRyamvQe5LmokkVACkeoov9b7S7kaLeuCVe IR9XokQ5Ab3StYWeW83CfyvVw3fX+jCmw+17lPMGozxaVFGFJ+Lg97AX/SiL4CiHnXKt7yREjYPy QrZRzi350rttt+Lut2vtHgdKqOjX8dyDUO9EtEP/lzuxJu+Fv0aB+mjSDeSsc4gcB+JElohF5j82 3X50I+iY8c6Y0cJ/p/pcLGqwaC3R4FENRzhKrUomrtqp2XmWrtrwWnMTWzq6wlrqz2YorDylMePU nmHXfu3bYeVH7tjWBmbg4hHqzPKl/dSk585dG8Ojik3w9TD5rXXPSn6Yk4t16oSgQ0cwG1kzPaFH SuGAB0N/pGBJeZcWfun/TGT+blLE28ReXlNKR4BgrsDjC0YjV1xdkJCC1G81qSNvZVJguun6eLfi iteg/dtJ9zvjxp33qufIPCdfwGeNjJ1OE/HT8xx/RrbsxXwuP3UtTtxCk2KI2wW7T7Xcihl88LVj Aqt1caOh67vROdIdOaYujCGhBqi29vnOixzlsUY+BJxaJ2xRLFwlxBCTYLF9NvVeZ7PuyPXoN4y2 uO8PQWFpYr2ZnjVpWA4t+XHHANh3HYsZ0i72gPnB8NFgHo1hlV8NYib5Z3KBSkV+iMduiMgve6lg qwyE37eXWsMftxSOVind70M28W6hdrV/uqUpQToFEbxNcWzjVyaM96lNit+KzGPiRGPq88RlgAx3 yJsoxotW1j4cio5s5ooODXHw7d6R5gk7fKduf/JE8qeikGyAEzYtbwcXjYW+Jpoaeh2uml1TVjd3 Srp0+pM3iVdq8up52wUBp8DgjC9XzZ5IMy5zXadlpSKOQ2Sh1F8tKqWBe/5u2Xenn7p74V3koIe9 1ei2iSy6kCZsklNc+3C0caJy2prE2VlgLwj38C7Cks7GOA0JjBvu+ZEAyOf80gXLnHfxedr0pIXF xzSi9URysFTJ2JZvsF6AemnU6YBI3NJSWfoh6q61VC6qmzXmo0V+fhUo3FFVrkEd9vRy7JDKo4/N dnNfS0B7uqgxgRkLcVySDv7qC8KUn7S15hhnwpfIdrhDQ7K2o3CQhEXOBw2A1SQIJqJ5rcLgQCaL mAXyjoV+ZY2V8MUjh7j4KUFzYI4Lp1kZfhw0gW59lWlNbRYc6SR5+3c+X3iun2OE/qWSnl6YBPxV JfoXtFOBwU3ZuPP4omr5btDgF7qnUBq9eL3dYgdXgkrwtc9t3/e9XRcgLQlPHsnwdIL6XAz2VRaE MaZ09O20VhAtDHt+PbOXT4X53S5t3qJpVaRE+LrypUIAcKsG5an4QQGhbmvC86ZBJwY2emxG28Kn GQ4BnJR9rvipfPtSrVEk5bUkTBAzlCGZZr1lOulHSKt3l3Y3pl2Cjsz1vHjr0oI8a8IdaH2loYOp oOuJ4NLNIAWomcfX30d5aQE4A/DnP7etOcMW9Bx7NbQBj5vgkUuLtcJRJGUn+JoHduhkr2ZZqPv7 jDVtiliLoIO6etryQMYPvEFr9SV5rqZl+beUkvvYx5ibV4ItUMkW9anepqg28PjxfraYYSYSLHUN Z+oc71H1d1u1POJUf0d36i0l2ZBdUye3zEk+xnEOimwQxIU/crYgr4t6HYm0cFiOVONVCZGkZA+d iiN9blnupe1ROI2IJmMrIDSsi69siaZutwms/IVcw1uRj7E/IR0INqLq1O5KEYcNDqHHOK0hzE/d VOY9l7Iqy5oYaE0o/hpgtS3CvAHKMufe1vwTSYmIJ/q4wTc7lGiPJOHTVwXQ55uhU4sQrApGrhNv zKYrlvvth8gejLidC/h3rtSU8dzsqRv+G4oJZGIOZMxzG87BgDxZcg/8ZwgdCWmwBNv5ul0XucyD vMiUe/lZ9ZORkolZ2XAetv/UHdBzEyp3PcNbSiT1J8bm9gHc6Rrov1cgXRWWRJDWeSxuHTLxMVdd 8JiRSHGx6QuCjzPxhV3HDbRh/EyHkjs3UDfmI4asfKDrY/8v9wv5kKltb+9ylOZ9VG22Y7IwLWZI ArmCw4Vs9AGgX3MwHBJt4jzLJIHZRzSnP3ircp0dTGTjfaFGVz9j3i8C/yf/4bmzYIXrjTwrVl6b vnvf5AoUmVS4QoGoAzy/oWsa9GCvJG03jUTyvO1IHeP4/cVXjW30/MFAG9UTyNpKZM9CenB74r6o R8gRngPGACJgDD+cYH7mDSOA99oeY8UhIEQbcw3m4GXFs59F6zbUSveI+ak/nDI7yMAQRVv+p4WV Br2hN9DgViqgWD73pPX3Vn0qpbLa8B95ltIsotCf315wI90fM1hkkW8PAEu9vQjNY6nk9XCclRkL c4ON/3A+ghJdOsqT0Vw11QordQGqSSQReZvnAGH8msurkQbu9zK/+5BnV05pF8hHmScldaBq87Px l8gQGKW1K2xNFv+TU0GBF4hZ9x7q0eL3Htq9hC0VLurkwNnxWfgjKu/2Ada+HYIteCxHBhDULhW4 iIFH0IqPrYH3kmxFbrOLfcAOAfcWXM3GEKMsS2eLJ23JOET7zdPWlDLvQuZCS4F0USkbJoi6Dbgz wD9LO+Vv1xIltHUqUM/F+oFCb3cqvGFYNVf23wfr2mxzHoqdspTKAc8W3FTGJQZFa4L7NTjATbC0 Jb6o2Uygh9vyKz1woLfxkcj5wQK4kc/9SoqNzEboNktKlTniT6emWbTvgiCgjq9z2u7MXYVOgWRR XrZP6ea2WiOCusoiP8Ab7a6NpBn8vy+HotTB8CPNCgE9FBv59tADWyR/u7AFUhmVe5juUQp3pqs6 yMxB8Zw/rO45sYNhQ28GpGIkjpE+eiAn/iFZwCNnZgFOsIVzwZ8eK5ZbPr945Q6eELmGRpUwgKox OIBXpMSnwVdjc6Rq5KuBzdTbB3goRtlAnuIUG+/IhSFJ4pfrH9NhasCX0EFsU5/0XPMozQ1IMeg8 iSN7qCF43A1OFXA3cF9WI88JNeGomJlXsRk1EoGmpcQ2G1TQoBa5ksIrTSXYpY08V2Bx2Djcidx/ M7McYY39uPqoxbjQFSLXFxV5LKc5Yv9yl96YNPSt4v2gL87u2ikl4Yau+GJi9aqpAEFlIgYtOtPq QZjhvX4cR0ObhfEomOPje2/jg2kMh9awoWPF1BA7aWoyMvPE2ZSaNISVSuHDlJsjB9ctNoK/pHYg rhI3m1HX7xAmqyK3IN8eKQ5TpZ2L5XD9ShLc4TmwEWJWlAQsO9RGGCZbIwyJ91njGcOKKnN/Cr6K H/zZNoPUoCfF8xQBqBv8aGXnzpWyyjq8nI0Esh9Tl6/H04tllI6883cPrf4tNFqo8qwm4o8gxTRX Bn1fhdOmpjKF8M0ng4choVl1V0jdcaoHhR/xtqr/8NmIBi5Bltn/Tr8wrTIwXFZrMXXttYu8ZRe1 QaOrkJ1xBpPKByfdSLcoEtbBE4yJ8zh5ox5XKpcoKc7460qRF9FqToZypIgmUcX6sPA9uU+/eHaZ oxx//tpJFvwR0n7y7T/stbLMrOaJze9/HBFL649jSwLR+/HNh/6vuRBjWr7qV0+0nvY1GDOaBJu7 UKY2sEl4Fsr6F4bhuT5Riste6QV9RPITIgyqpOGLKhIZUtWNxxtm7IR1ag2lf2nENX0ub10En+m4 RE/1hIMyvqctHH5KxeBXBgfRjTc4iuSjZYXhyWl8hjmSVNlUIlLb507cw7Vo3xPzGTa+MNI15V5E ll6I39dSOnkf0md/LljKGCYnD4ElQj3D7W0ifapll25MlpIJGO7wMZBT6vvHxMC+yPFgpsR3VY2e 3Px8oKFms/0YYbTjMdkDJRjbXnGG5DP87pOjbFanFXeZOLIquMtl6g9/Yy+dmBrr6cDTovCmlvvt aM3MNfqMCDmD3BRatKOvSYVXxKebmj4FqqfJvQvyuJsWyeHXEZ/RvkE4c2hSIiVOpkeoyJeye1Gs ZIvQL+pOHgjlT8Fo54XdFDDzu/l5YVxaakUqjgFsDaQ8xntFtx6SZsHIq/4iWj/WxV055HWoDRrK 6Wk/k+ieqzQv+uJuU5DXyn3CkfkeGW/66L7txcdXOYxm5aFCk0Uezt/ahpJYpIA+SyF7eu5MQ+G1 7EWoqBYRfm5PdpECo3ZIN9+UwXyz7g/Zpr4olnVSA54PW0gyKKHNjf6xeWBikD6tb+T8O4smCcnm 6uGIorUoP4mK4T4yFhAJeCk+SrhPub9Lf5+ieVOn2Ygx0dtwHyxoWlX3Gm8u30kxb1ze/y//uqmd bcUYyjwuVQ7accZeWBz2qJzRCkwqSyOhCSskL852Zvm58nv9bdcte4GJocIVSdAcJNOsxWRALWWl IDpAofgMF5KbsOBkKp0fWA+B/Kknt/0wypPN40o1G/ZsSilhH0sCVxKxDi4B8WrBAx+46WCZLpQQ iEqVUqbM6x4f+sz1jM2pFbvPJvz0ecLlTz8PDxlKpaCxoFdqos2muaQeRQNAoF8PpkWklPeS36xy zm8VHTqIWTGkaLenxPh5Yu3hVaPDFiXyoAAkGohcW2M9ijQX2zP8et2Ng8kKjY+dRh7s8yC0GGiQ ZpSq+sddPf6Qah9Ehb+4LhlhtQD++bggyjXQOHlxYTHjp62kIyG34VagbRXZ5Km7O02QLBKHoSR1 la3CblU5cQTjibzxXTCFnJenFXmsXYufdPiFU5O1RVhblfAnfj9tq3ZkXM5RCi2+lipU8s1E+rKF wDvSZvCHjM/vjnwvAd4NgTjlSKLRWSz4upQqbAl3WqgFbx/zMwMvCZVmaJA10SPvFbLZc4uPBgV6 MtHEEQJXQbscolHdJQigQwy43FGaS7wAD3XechPI5ea4XiFdCyd+XziBeLAziYIU+ksTcIg4pIiW UcTjPcUpw3PVmz1HGcv8/kuorLxEcWOvUK1Qh8DUV6Ji/kFq8KQ9J7vxfDNobfaBC+ZqwrgzlEip MrTYc/+uWoF+E1vMK90pwIBPoYFClw9+EHUMtI8hA5cnF4a7oV9HCQNMywiO5oy/SGc2Zh8knlOY zn+cW49G6fus+tDv9H82WT/1HdgdApn5enyzEMZD39R1T/tJR7RE777g45mKDxGmMZX3O89ZQxcu NVg1cEh7GX1fiQjWTlUbArNFXdr/y+BPFwWew7HH8gyJAySOIGFwB4DesT41UWq71Y+bqFOuCZuF dcfpELcQEhsFowOajcOqce3mtAgxZdJgKg/TLK2tTdEb2xEq3WNi4PY9gQxgSdB6rGbjvqvxH071 DzbS1h2TpbK+aNQs7QghSztvZHFWDE2ZaX4kTLGtAySgzI41sClfK4gaW+Wwh9Ax7UdcV8Hv+XdN jvHzDk9GEF4isDXBRpPjvbB9OOiMs8GlO5ZYcfbRDSWMKZ4Ren0hqMjN/35X7jCxVtKkrF2sFtCP 2yd5OR8MLlVrIJsROHmHYKpYivhXl5Fw/M/Hf+23F7L3hr3l+8x8rXLOKOamUCpdkbT0qmzYPCa3 nhLHM2qJbjLb+pKKiBPXjBS6qLTJQa4HMSYlczis2B2rrrZN0DaqzvBs6HoT/wRhlBa9bs1+IrGU ybLatOWVtIhCSJAJwWi0R1tD6vtMcJ7vYuYGqer4Z1RE/qePu+jcyOe4ID/ctIYrGGoKVs8xrTKt PRStdJ8CTGNhAfIi8Px3wtmhLTDB2BhZ03R2wrX3ufKK7r+PqYnrcE3autwqWUSZPHeKHH9h3Z7y +9m3F2UNWU0cApI/O/xbdb6lho9QVFXCrejAhangil6f1mMl1LWUAvWncazcaLV/olJqPqxbHLFy XOhtahvCyQd5CYnbQDDId0PJtybIUMdQj8pyljyFFp/dR1Bxw5EdmYGSOB3FuDVTg3dFsLR4GGXo 0wWz/TpwzCwwr7TnnQr1NgAfIayP4x6UzkXm8p+VvgNHEg0ca0ilMMwVSoRzkrnmG4U2l6L6Zzpz hhnVm3PmQO6fuOINfroSLWxlNzuidU7rPDKOOvV0X3wH4FJHCrjd+myMiJDcDAyR3DCID5wusy5W nPhR47SXC8+N+BZQrkDpYqbmw/ydEiVXBLm+rqAgKz4mJeWgd/w8UdfTuGQ6qD37Z/mL3e2bFao3 UtWwQxVesLBVlHumdBs5NkruERj4ideVvjhFFe5q+Vdr30S2PeWaNoc1ErspKa1jr/rptbJz4YuB kh+ESZKKnYWmvyobjQWZw9A4ozFY5W7UC6fM13NTVQFR1jMQkAZHGDaC1XA+hRpztCBB7AY7A2tp dcd82EbXIp6yTRTlDOjxQYOAI/j6r20NU98BnLNj+bK5a+RmJqxWMgmIwb/Cxe3PE2KjZucyZ/wt JOtC/OtpBGeY8OYQ+yxSNb0TX7mbW+AQS5V0QNWScWILA3mxrEYsNLnJlPY8hd+QM+nRKc/y6kLO AczTT8FZeNf8RQMaoDIfSqCtN3fzasKwDSZWL3ZySfFF0RUBOXZJhrqI3zzPBQzCMAdbghC6KclR VF7sxWVGNiZNoxB43EqhEyZrYTCm4xi6LSOCv5Vyph9m0gH4g9Or2y50brP5iUiqHewv9IvvRPI4 Ginq2MMfQAhJt91HSFKd6e5NkfNX7YqnW/LuIAN+/ntzocmsCXZmOWYisA03Hxi62/onrVl0ZAge nH+SrXdxq7/vCS2JE10UmfoXRhz+yg/lZY6wrZyaTLywpHVli7B10TVdQwhflFCEwqLP7+14uE9H aQuKF5UOn/qMZ6xllJHODvJMn4vJfopjWDhu56adbWCkBPZrDR/FX6Cp/XNj0AFcDG1pykYZb0Q+ yp2ouCH3+uZnA4XCTofjycFgAFdct7LpW9BmeFKbAASCdF++el/tvHn5QSspj7OB5JOUEfVFED5q OezAUA0iAl+2TyWtEsNYpkeqsVyR/Q9NdwVcJTOx5wCbaLU6hmJhoYu6UWZrknl3egZi9ygE456X z2MG2imZaL+9Ao9sCb0t+/8pfP5cU3Ug+qGKQA4+4nuNlcWmbgd4qxMUfvNlhqGC+Q23n3/+f6dz De4SVErJzdK491hJZgrHMKv2feTaIVisccqYoCwW+ICMw1HWQZq2g8aKNFwNFIqqRyc0+QJsEN34 0O5Zjv3dHIp9O/X3INpQ42Hsth3sM6upOGNNRpoBcSNQqJJHNJq3FUk6hanQc0RBedxNtFO4wTRq R8gdZh9dMDwzW8pest8yyZpF2AgF2H4wxRsnSwnToG2hZDLCDy16VfUILDK+ttloCEI8vC8Wk0j8 k6ieqxfrLWcJBuPoTLh+LzGyVEPWjG2T4PxNFAM9MkBGvi7ptoEH6e7B7Q3G6CJlxK4YM7nyczJT FrRoPnGGMz4eyB/iXMvGV8TptehOH0L4l/U5YPHo1YZ25Y4W19xKIbWPk0HqcZxXgqQu3nhyQypI mnDaw5lV71gNpbKT+N8aBuoMfZrirvujlk2n8sp0NIgkGBKeoGWlHJUCyw1rczWpb2Ys/85M9+t8 9ThlNLHXid1RqNYw9SedidVcJCEQHznTeIf6X31/avp2tHAWkJyHCEfSGWl5pCzxMxchVCPddXKP 65Q0PNMgfxpLaLmlR+kArohr8tn16PKtkSEj8WDbZYxJF2hU3TofAr3VxgL9b+cJW7exv4B4E0Jw WChJTVNuUMVBor/5YXW0FjGhgl5DDNLSqO+Ysm9l3CO0y5NZW2SovXrfSCcLnd4x6jPupa5FiHpY 86ImWnyFmknYeCqtX3zsL6udMFk8h8Wuekgpl39Jr79PENIMZ0bry4rvhY8knHMAdZ+ZPXa+5p6A QtnUd45VTRpMpzmSMhpPIPQznVYudD32bXCUJAnM1kGceUMgLZVO0dR/tRkrx8x6VR5WlBT5UNlj biJzm9HP+hOANn9FSGvVXak7IWbl6nYgc6bKQP66Gc/suNfg0Xq1p9cRzvd+F23tk5JQKr68Hvu8 s1NdTg+OrUgQVJ/SWXnoY02rCaqLrDrUUXKZslGM6+70ET5IYdWN58rTN6xtuhRsO6eO5wTQgKEA INw6XTPLIczOeHXM9C8g3YcfXRHYx67zLj/maFm6es+uC1C+pxas5zZGAkyQUnxgI7kpEfkaYBlW 4ovaCBtNvkOoubxWE4N9Kw/p4b0An2w+KClaQ3mDn8GGrgBXfTOVoYbzHe0WEeb1/ssw9hk3iuR9 n6OsW70biRbvyMFvzTOSsKmxQOMh5mwThoMgWaVdNqljFKSV7/qYajmbHft8btlrbPNB45w5H5M0 C8SH99gPCAbTQUWvhSk61DAbTDRRtkrbaLJzcMGO0XrRmWgMZiI7OPFIcKz6BTCTQX3wMbOAJPH4 kGiD3RMx68d83l57bDWC7vVkVG7mqYxjAY5kBp0cVk5FKLtun+N9XXdSK8XGyKfrupcPZ/2/+m2R XEydGDG9MWS/XoafzGgohCvPhVbjNoruzr6AndLvw4P91BFLioCkEZYivqBEFJlJGRtmGGeYAwYk /5uDw8PW/D9YrRD74h5+heE8R2981/fCSbj83W97TxzVvK/J9hQWd304iLynf1cEP545klk4uKNF M1zVr+iJxD1MTTSrwUlTVE+72l2MYaXfANJv5CaqRKgnxqOTAKO3ozsARG60neUPLySAGfWwUOlp IhKOaTf0VA+VFCsQaK/DuqcpVQqxGYbqkBmxw6KvRsRoBcS8m7HwUfVeMzxv6EmsGauSdpfSTvva dXSboqiEBeboqOXAFVcA4nUbbFIZiVp6QBiERpt6FWXvdhG77rPISl60Pfxep7Uf8uXpETmgZIT3 tLT9U1dPdqXek2W/D1fRwC+3IfQPIlD8HlA8FFqobXNXtVWjo8nVLDKGbnXHu7V5bCykVyeGJO3E MnoJB3S8NmWrxHcHPatNoX4m7HPWxEA2YgcLG5gZCrRVZ0wBMs4VmLnjP+CKqGjCA4Lzr5uEaKQg IYwBnjlIl1SUQ6ipCX4SANen5Chuku2HIMInjBswefaCvVQPLoR0781W6MM+vExul52kr8AV4CW0 bOKLuf/hNYxaZLZjodcByTZid3Apilv4aOysEHLUUE+xeamHRHigdeuaEl4Sjf3/gPbS+HWS3kDj Wde1NuOV0ML0drBl/Sfcr1ei7E14OylWJ/FQMaFWU3y+VxW2k0GRO6VZO1upbLwdbG9WYMvKY+W1 I42oA+0l/0nc/ayx2bOEAc0aLuLWi7+8iiOrSSPDqDFHaf88dDmRA3k9r11d0savQiyAfJEiFegZ tmmlh9Dg0IVQ3uz++olXSDPvFlPY0NKfjWq5IBnh5JpKpAuaQWzil7Fvi/UtfYXQlqVSI/oW5dV3 qXA8qFI9Ek1ThsI0rKAokfkF8PvSJcy/bzUsUERrwk9GECrhgIuKwokuj5sV02cW77+hLAjuXTbm 950JtG5T2fS8ZhpU25BFQ0Zqc9qyxqtGHPsglfLwNMYR5Qp4C4JXi+jD8aGERzHXmKWF+k8VtWUM sGjhdqH7ZvAjBaC9g9mw+p4gBeyu5Kyh3y3n13LfFlWs0MYKrnEqy7v/W1K/bZv8CvqRnZYEF+ae Q9hDdJkDkc+vzi2SdUAl6s9xvrSY3zEF4stLngR8Shk5pJFzs9ZT7urRqVhlQ3PD3oIQZyiRa3C9 8ibz+wPJPY+tCPEHYHTnWKfWIrEF8ak+sY4a+W7aA0x4CWURWgtWewr+R2+Jo1EFzWiamrj1dau/ ig7/p4EfS3hBGopPOCKFuLXIb6YQ2QMKbnvGwcr168ZWQerL1e2TyOpXErSPRMVAFxyL/jh4K65E s8cp+xJTn+PJJ15+MWa71HWeZFV7unmVZ0AXTrMeTdU3M2XDZonMqr0gIzdtHRFn/f27pvrl2iuQ Qy4ocFxVlfKgCzjCPLvFAXno6qg9jQRpSj25M5oaJ6mYt+lmfWSlvVwblnDISoGBHuAig0lh8RCU 3LglCfWIkf7+1guUxUM/WgdR9clnDp08uZvuoYgWsnjXIc6dW9hsQhtogxLM7tZej5E6wRS6fazU vR8/4xF0M2VXLhAPJMaiRUin/dVgmzDVLGp/R05S+/WOVEpELovYS2DiXjr7LMRsr7e1itxiGpU9 D6ao+SdTi0g4n7z9fOCGP3PRSV+ViAuqsr61EVCuXN9VKmjyYATH5PkgkDVwnnf21Q+ae5NqGG2N Tr0+nGtsYc4e+ehJeJQlcJ5fIayDgvQ9Y/SfxG3tcEXzj58rPEyiMpX7wapPmxKDt3R0uoFj1tPS xCgRYAFYnFDM9/Yh2j2MiG2QX00uxB3rKxXGepLENGevITFUtxnqj97ypsf9L3O+noavCKlDzE2k FjttpjvaYUBmXEqMJjMX/i0SXnKGXGEwT6LwtB9mBs6B7qUfvvvRlL/9H3/UVtyupvWM6xkCgFq4 /4FV6dSyKDg1rES0ahNshNSTKvtZ22TcEjhTbczPe2v73W8p4hCid+FP2KDZKYlvxSpLHKzNShpw K8UieQb8DkGl+C6ql2xZYkWHZLhrcmK4cBePTsG0//hGkRQc0cB0oCHCdfoHIhZWpAsNAyJO0RT1 Vp5mnzJwtOLU3nmfGIY1PnphjC29USt6MmvqS3T4J79Cpmww8OHge4ITzj4YuVR0GJT7gnXb+ntv RhXMqJLw2yWMpiO9RQzD+brYBOPf3gKN8UOX2/cdu06W/SNYrl1yqz9buPHBmlTKtYMh7LmDAaUi AMUvYlDcw/Bx5bnzEwKAaCerY0K0b1VCr6OPcDRhnv9IhKSz/DFziDDnRlvGXb3mB4AdV8nbJX9Z cOYmow2C6CDLziul6492NBnSfn5jo7Ijfa7D4MvFLjFNO2SNTp2zIbm6FU2EF2pg3xTxdmatpJ4Q Od8tKHpqKGo1VEMIZW6gPWzFVl75bfPKVuVLcWqY9awWdIbIftMpYAo9KILIgpY6BD/g14TT39dV OEhaGhaZUTnyls8cQpzaq8qf7XuW30Bp+EJEcXQjh89m2D4IEVxPWxgnQg1u5+VPdl5a4U0WlCFE lzjcpZ3sr5fO7Rqy2+XrrWD8OZ3kqKs7UtPVQpnfM/FfWlN7llADYtBARURqUbtjwhsMM8O992Ri 0T1VmX72Yw7Vk2hx+UdrBt1C6I8MNi5W1N+4npw3RmH4U9G6qu9QKKcgGkQs3RHVNa3jK+r4JLR7 8RcZWiDE7iqr6WaHhxMtfVGZw4dMOGNdSJD0ZJ9C/mjDHyp9xfxoL/s+Ugv/WdXItqqRXq3+AmOR yhdSQRsWiFHQrqrbQ2M22EWDfSIIV9ry3oKTjIK0ovqVdjnfZ3iN/gJW2faORYc9pId/zzafDVjS BVlcwzT0Pf43JiRLjgMBCs7nIwxrdgKSARtxGo/I7cR4JKWgka6MLVsWA0+8HxjK9FYEmoVWZkGU sbCgD0gONCqQygnKRQavk3K45H0Rc69dxM9/gfzr2kaKDI+sLQliH613To7xb/hRzpevfQ5egGGr ciKzvHF4xU2kIIYZVUI+b0ES0fVUNfIhJbMhIw06FePE3V/HalhzqjFcgnjx6uN5sLcizgFcG2k6 P82CMLpKgEwdT/ohrq3WaVAifnUm6PoE2FjOk4888rYN9yeu0c4biAGMSOGOv76m8LHZgKa9QBaw jA6EjHdOcHLXzqy13UW34llIKABq01Fh9ZU4gXAQhqTlJ056c0L9gULSGaHmbmyE4xOE/Y619wbm dA/LSkhdQc6KvVPDoYBLre5ulKVmG9HZNqH1C5sG10+MDLd3dIC5FfV9KDLWarmRYsqFVf+zWf79 aQDam7wDtZgtCqEB3KFDjQw7c1v6/KvfPVy39ukf///fECYF46ajAKbIfxIvFm6JPA3aeBcHfhg0 eb+++HRhfwVqoIdAYClmnKy8cZHJBWRk7kTlBvtbk59i8C6XaCkVDpoTv25q9IKE49NzpYzVPfep 676rsj4BC15Ak1cyKD4TT048RkIofAKOhpvDrzgHHu20hiSfHUK0SwGChnk7iCFN7tXEu0C5uudx FCqs61bJhahJmpelOVWhotkAV+7+AIRHudMFUe9ZubwMwdMX1MwYQ2jbHVquQjtllpZ+2Qcsp5Jx wbW57fuykR3uTj5jPgPw11OgdJanBXBWq7RPITGy70/lmuUzp9iV37B9wgmPDispaWOKu04FzYzq gQhOyrAdgw38JuR7wpYMTRbrQnWXeg5btF3FsTlfJpo9fanBi4j6zDncLCZNiQ9i6e5qjlSWUCQE SFS1GW2YeKEKOaMA4RTauPJ5epmlhv2qj2P5mJdvYlukshPP+4dinkL1zkSD7hu1Q4CRNqL2HwXF rnf9sIKpa5H6PBHpEoeZn5p/2HXkuCYaDVCJA7j+n9PPJAS38NLnOH/VFGdZRYcK9hrjFWWtGHrY BVz4XtIWCwUN9FQy3uy+KVWAgUPlJbyvqiNpabTV9du/lvjNOMba4yBTeF23Fa4yNH7yekhFlJN/ wHqdUsyY6npKObcFgUYSnUtth/qoiaEvp11EkjU4EvnNNhskxO0XIE27iI8QaBOEuw/qZxHwQDm8 vNcJFJEeBi7OXD1CXjZsaG56QbNO/Wj8Syt1h1Wswikizkr6ixfsrKSY1wHoQz4BeHYG+J9oSuv9 GE5DPXi3kdpMgKtYHnA270jm13ZHSZGgJS5wFk/dujd3yAam+K1LSjNVF3N3XetvaqTV1G/GewOq BJTLH9eZbIfgiEGHYNS0LZWFFrQiqItqCoNRioBYQfKFbFu88M16qy6KC6P6h8ZuAdXKukJdLW5u Ck6qOlqU6q8UumD1D+CZa+vrBTCII4KecHcCQQpjuVA7FY6Y2XqELT7CjuCabdImxhweguJPxbkS P7KfU7hYbqSGXJk23eXHVIusG40DCSHm1muzyZew1Dp+ICVyCzyXjO+5KzkgxTHJO/jjEYJWk5HY 3+hZ74eMo/Qy2p+icYcPZDZHDUle8nUxL5okm19n5ZFenEJnS2wYb4cbLYK8aqD7IZKbbpfx4daM 9IePGWCLf6y6usnpM5Bm1lka4Q2ocrqmRkmKfli/nY3v1prg/yXtGzNGpGwBYnh1tbzC/6C8R2D7 QBDnUG2E/uG6QSptaDplFXECFIOeIvQ3XWQR3px+UAdSgwDRzBjZTXUnCmhvYDooLG3jDM5j7abn +IEFnGH+PD4ksrn51zHPO0IVs9bHJuBFNu9JECLiwbX+0cuzMEm2wFFyQcfEqLzt5eLvlL//Zj/f 0FVXkygx+pnsWwh8lYywhlcZv8tAf47rPk8khiic+cYw1elGzUR4YkQRq1diMb4VL+LxBXEPyyHj UvqzAgOXBdIcCh39M2J5A3HlGFNvgME1HaU3GSgWi5T2PBOjDdJqPxL6xy4tDE4Zj8E08m5KjOBF s3vgjVr0qQ3eTJP8EqJPL8fsRkhsZkehHqmwqCcDiV1uzlwkPK4C2J/BroERuhMr3pX7QbZjLCjb S+TqX2/6zLxKGLnvOl6BDf6VuNHihYklz4ugrRShMvsQk8BB5JvJrevxgFHx7M9AftLXMfefzOHx VCY9R4FMUg8K+TULwoEsgDlMHIdD8imO35IFKO82WHBQRuwb7UolX+/o6cVOAu/uNG5ctOTzk1qf X7PJzt2jz/kfjRx/H8p4kjn3Sc1Ykgm6jXgRuBdcNWWJ7LjiZbBGeaAEXhC3yKZOi2TIeWgNIXcR bRYKCvcpjUYxJiQpYbY0DScMx/Q9rInlbAjni27jyAYp1ywo7QOCOHoHuO3whceKtPvuoOWtXu7+ FgY4SgahIHCYVtod7dDpmhNjyJtb/Ae/Ipkr65AEPMv8rpa6e6p8NO9+CkgGV9fMq/jEXzkPdx5Q 9WLVfPasynoAgSC2RlMWNwM5kwqrzlPFVP5RM6KO/Hx+1QbCG+l1U8kzGwkwh+b8wWH0tlOmQPl8 sGHnP41jzElWpQ3URi8Vfpfggbei2BbJSmeJ2A3tvpWA1WNEBc0cIHWhsTm4R7UlzUO//aje0Za1 utyq7XecY/nyRL4+06lPjGe2T8G9EpRi1Fm4BWd494u3MhoT4YeZQ4sgy+BdrAZwlL1yedDVUnYJ dvsdsZqR0jVkLO5XKKbEkldK8FqiVngflo6zttwn7zuvExk+E34w2ruwIKx2uCYHcWQX0msBSLwI TEP07V8LqxZLHtXIM++NJyA7E5631AaSbVNiIcRYZYGvn/UUt1eChzs9cm4/qn+tf+fE8czQoB72 JBs/rhCxKQWxGJwhV5JlTO5gcBDdiUIAy/9thycrTZH7xMP3+BiNeDqCGnS8g5TqoZHNTTDXmKfB zqngYI8gbCmp4nmasMJgmJfCggRbFVcoIXr3fcZJfh9S8zQoSa3+Qt+THtTj3C+W13GyJEuANSp4 HGOrhqFvdy9ChHGmnMeYxQJDe3A+UQBTJeYM2ee2iivF/04/LowKWmSqIc8qz4cOntDgEcT4iqkr 4jLEqSXt8kew/62Lr+u62W+I/zUS9yvyrHB85mqmXpJjkWQqvb0gvSqaDbmRVK5EqYl4Pb35R8UI wAwG+4QzXn3CmGU5hq1NXF+VqFssEb/NU8QEJpEGcKbvs1Zb2FKYva3ufRPHdv9nj2It1/BbzQSb 38mhAxhAF1ln6izxWZ90u9D5/ezrMrnCjZwUFwxbbi79JralYkgaRmfqCrC7xc+0IpuhiOFuZI/0 LZiR4GoImfCcCm+sDhUAXBBL+RPtWExjGFCFL4QH621zTMeM0vvOGP4lh0v+GfDHIjXB068HZXPM hvzrQXHcw6YuyGuTcRBGAW8ID1MWqv3yp3lT6LS0USRTWaXLcqv4kaIYlLWTwkyQBtdXvRBYahuL ts3l1IAY7enFswbEpRznM4n57tIGDJQtLWoDaWkikK4qAe+GXsO3Wh2lEJyOummesTJmC/gvEyRr SekANManbP34YI9kupP325rYEN9zPEixB8swt3CPdEGPySyoMZ0/UgdcwU49kzQQhu8B1EsHaxnN FP8W82i7wq5BtxbPlm6VWCtbNBhPxCnTcmhgBfDx7IWkmyarAV3mIiCnKIxCPD4r5gsjlyGEllJz dNablOo+yHVNi5GXJWRgaqRC25V/z0OAhVQ+VUINS2ajx8w48e8yjHITEVp6xBlLf0ukW9ZqiUeN SJoQDehnEmvEDBjBAugsYMEyq5D0Te1z3NZJYGiJF8gbiRSJ5XXkXzZa4r7qgasa810IAwKD+9yf 0iZOPmOw4tB/99nByxbh9BN3UlCk/gPL6TNLSrkYmrW2Hs/FrcRUjs3IwvPys2JCGDo9lQ2trYky WrfYb9RVB2LAfVTX2jCofbePklOKJaE8G/OyCLESYCC+0lR8n9lV1yEdIRZhofR6Q3M5n8nRs0H+ G4vhdU+Ahe56otqS0EhdmoQtnBEWeLhcx8jzw2fBhRpaPuj1hk4DnGjRvqK7DEg5IsCNJAlX9ECG sc8reG9hgGDIbZcZpzbt+tzS4AF+4f6n+GFDsQwlo0Op+/2dhwaOsXO1w6Vuu3HtQFUowYH6su7T hH8h5B4RRFQwfAA0L+zHlXGv3+jEE+PzDU0mZZ5sz82rAFqs/fsDp9fvXUDk/XTaQUQWLdiWEKid DaMIKel2IX0Mo2foWp5OKC3/783SZU3eOnpiUIIa4V6R5w5YzHU/0xTb4vwRrIxJStkjiGh1xquO 3iWib5hJJqdLgLaPFw4JbHZthdi93cCQeaxSakMGb3Rx/z30tq59KWmQmS6uaci5OIkm5G6fm5mR 5iBb1fEUyCUa7HQr0iOk6TBcemgsU6Ucf1glhgOB3RiHeMTZ7wNMIls7Tr56GJu5O92Iul3jmEHo gBnqC1B6SyZAwv4HHRZQBOxaXNuntLLX5QJ13XTpdHBiZtNXIKbAh/bEvXVW5Zj8Hvjeh7P+FS1o wXWCjHTQJ/nu8H8RRuFUW4ThBGqjtKLynwgoW5GqgKG+WefggCKbSXZmj0rFPrxmloOYh2+5mU/4 QfOkMxUeEPZTt1usTYAwYMSj259Y/iIs6XVh7ydvvxHl9XasjoO6tdQ9y7qtqY1B8BXNepEphpaX /mfcXjfvQ0Oemyso/HZw9HUjOHPW01d2qLPSUMSY8lr+33eHV3jzYhskqMEoiTgSV5fp7fK8S/aT T3aXSwEh2jSmBGNFdVTMSck4gr/Ft39tHbr54QbSK+MjZ+q0iCk8hTvzRdvigUAtL4uDpqzLOGNr 10ErPyhBZicnAKvhxud75ZyfIGQNyrn6Q0Y3LJ9YoW7V4OwGOMqantcXKosUUdLDJecGscYcK0QK RFVID6Y4og+h9BJB6aSjWJkxxivtSSXAPWEyH+g2OtLKfukizR5DfhVO1dzOYQ+4KqrjCKoUZqE8 0xdAR83Kmnz+6rNrZb9NDWBQLwDUwOMQSArnbLeDp5yix5GeHi3IgT2GZw5F/+iL0/4VSrnw5tVu d3s2FsjqgD/Lld2jeud/OiDZUZGwpN9lf4C3Sxlzaj3QkzaRleLe3w7RvN/KZm9cNvaxZEFNi3Do eOZBMQ8mHkaVXaGMcCj8CnxJS5nl/dD+zZDLvIxSQCmaXIKneSY2/txQdS0Yn127zMpESisjy9SY MLM1P0Wpmxk794gn007aQncbpTHe02ygQ6OUyZKGeS5QFgoIkfbIpcrbIZcyKqyqnxn9CKohcxuV a3qH0o/5zkfyBzEG8e4yTEH2d6q2b2PuPO21si0fSEb2hZU9D60T1BA2MptulTkSFuDioTaSQf7Q piwp7+g2V5FiJ2FmO6VpO/JQ2WBiHVI7QzbtlDg9QuGZy4Fpm+Jj0DgDSAjFJT5u0dyeh3sowALm zbQRM5u6CbF2D1IpgnB1Te2d/Cf7WlhrtjEaPXfgfu2bfwzYWHOUHVjFyCtt/ihcqIqcTDIE4Lfa mNTqfENbDyDZiVS0QMV+YHaUZ9tMvS7+9BqJF/e2qjVZxrsH1pvugvUmaONr57I6H1PWU8xiZ16C yaSKfBL/YmK2onWSLp68zt8TQbOzBmprWtOUUjHgxPDc3wzQXKaWJS5K5PCwP/md/LOumiz4Dhsl 1MdSGxrtPA7NV4hoReS95Bw9hqz7vDXyU/27ZC1RLwXdu5Z17w9vK7epkCCd3EKi/C1IjOIF6yQz QcNuRcCuhsJK0wgAHYuFejAvd3/88dCTcoKO0yymJDSLnZYiPZv5san2en3n2Nij6zytqXoIJ2RQ krRd3MSX4dIN5abEfNPWn0odbymwrzCifMY3kaW/FwZIAubWwVYOQuzQh5Elst5zKeqkpthBIo6L hz5E27AwMkr2yotmXwZAvZdREezhXQYJNQBZbiQJw76yMkmEyuavigKXaKnQtneAGMD2sAhmVThm gQph3hoDz56hq5pm2wqpJICH5zSL20htSzUta2t4abp9zbJCPJGaAAuZhIhA3Z1LrV4L641jw6nH KzchK0lCoSGehEfmAwbrXhBvSV0I+uetvHKJqM1HNyKpLBUAYaqKTV6awzM+plF5IAGZzXhDOVLO c86FnbIifWryQ5LZ0KSPiiwEL29yLUzS6gPVSHmHPGAUAEFw0fdyX5QS+94uMrYeZQW3KVR/1VDf UzDzr4hYJocaTVuCSCuyfKQkkcPPOBY5r5ne8QunFZKSu6cQEOqDuvAesQHHq5wnkCmC0SpWb55L 1ykYuPNfKVJmi786FZhYCzgIfRqAfdPNVHK6iy38UjscYSIpHR7hMASrp2recNDwwEUl9ETs+wl3 3NW4tgOpaGwO+W0KCZgavymN0roHIAaFu3XZmKdp/q6MyDOwGi9DtFPX4ZfJxMvWvzbCYDoeNpBW 6AH/A5pHq9qaLAj9Mdgf2aMKdjjEZ83dbmeHqQWQED46Ve1iDVOUsKvbad/Vk+vngDN9K3DumIXx QyK1GNIbgIJcm6+ccstSLgvH2py4LCNTO/+MtoBoH+MOo7lMrr59bAD6e59pp78NgoacRUNSRZDQ DHeLdJKu/qHvNnnp0jzf/rzxnzh4tM98fXdK/Ppz+6jSDhxB3n5pZqhse/TBO4Ng3MwRMyIATjf2 V/ZXmmiawNLnJviRVOpAuF0B8MO28pes6WvhrinVS892XM+5LpJKRM/RNmf1iAC4e4+s72j17ts1 u80yL6iLZjkAMrhUJefDFHK9Tgk/TaRUNc/S/sLxysolMDX/sUHzG7xuRVyp68b9IadhB08Xd/G5 Fnoq566zlbuQRSdbMlQMCXDKeu6fdGRjijfsn54tbHehy4QMGRguVIuj649ofuK9l9F/Gw/xUiDE 0x+iQOxgpZ7x4bF/uu0HSZdUm8QCUjl6dXI9VIOqQZsXLZkUAG6BXyV6DeelvsFBVFicIIzvMwEQ scpjAt1T+0/E8hugHGLNNxcA6YksoevRtFlB28bRaNPW5jjG5ZrOtkR10jVGekHLE8n72ScNLl8S xoF1x3Q1aKNTCO0vYGV4EZ3reZ+pTYKsn0OfGJ/FVxuVgIwlab3Lg795C72cQYwQv63KdHNukl6z eRuYmXo61PsJEpdSuzagEsthXfkeplL+b7177qUVTEFDu1jZ7WdQdaQv41ZCj2+6j8qSX3XeU3v+ qqP29JzkG0soo0zt3KKdHArYqAPrzgjPCYF7SeXXV4r40w5TEvlVVnvh8aZ00AeMWrJHebisOpyj 3l8RG0//BR9sppkhdzX/9pT6E8EHsJldgpt7Zin/n0nLYE2nsp/erQIr+USZ9pQMGGj/Qe1Z1J1Z sSYFNZp9z+pOV7sRzrvTST/t0ofb0fVaQbziRgrPMc6XLbjXtwi3IltFyuFNYPjfIjRHy/u5ZTWa LmLuGzp8+/SRm4Ph45ODE8XORqUtUdDIJNyGNe27fy40jvVWSPOmtQV6U+MmkNun1g+59jHS3Usl ebShve8D5sH6RBsSkes9WO1T4jcIThJV7mCyzp84tIrIplu0dSUmbbGhW5oNPiYnCJWotF3ySn84 HSUexksV0nze+QVRuefUbBARme/8fx6JQscUqelleTRPOiMIU3VJi9JXUd37op3Npw4+Ajt0Mud1 t3OOwV84On9Mw8tSV7m3w/wP0hsZcbpbQ81zf1PVTPcWpcGDra0f7XNe8RfuGVBlT7n08fKmJpuk EyK6oCnyTg+lp1SP5Pt6Tjj3aOk6Iw0W8U4cpkH5S+QGJa6kGnHfYLHtN2kxxGtq7bey/md7tHTM kksyYsH6fSMXYBFNzc+F0LkYjZan7ASogopFA72e2C8hYP9iFl4DHg/GttLiCQWy+S+1fHj0qWUH BDFPBKSncDUPnJG8gUn8jPJ+g6HxVjmmWvE0yD5Wz4I4ourp8Gsr7rA8PIxi0S7Ii+tdBBx6RtHS KDZrh4aO8hq5iPHepxNEpgS0UP/YVOIj67d3A7CR5bEPHWz8FhjMFQRB23cznrBzkbcHnAdZsouU VUOQ6n8wZ6XRoGPFEe2VigCVF7PR0yNKYrGno6/dv3WLDVhZAsiHxNz+GyOOvK0SqAqoXgarjVWP dTozJSGwqqbtG8WxTzCqFz21snmrKqOA4EYuGMIrVnNyEsJq0Q8ossMr1X50mDlg+q3dTcgKLUXV kJHhhH6BM4WIvss8bfbn59+oUQ+xsuexT//DoMz5KCfXMWD9R+epA8wz/bMFlF3CtEEFl9pYoGW6 MnErdzye+c9zgDyJzBX+hD7S+ymioaVE1/A7lndoHOXzHWGk3v93HmkI9u/qOR7zqrg4Q8inWiSU yNuj34EXD4yOgXSdClADr42dw4y7RWW8agmJYZScnX86CPyxeMqpeFP9X6ct0Zot3gn0vQJ+tyZt xowWU7g9+J8voP2WRC1yAino9TDyt+HpUxUtvHEE39HbYnFPsQcfv64QixpCHNGQOPtjjZI1RGfG y+TjzUEmfUrpT6/r3c3WVG1cqTpqVokmC7on6Arg+0IhbErkIk+GMitGbZQcbFvdW1oXfUGf5Sqq In9SOYFgrlU0rkYlVxuZhIjc/Xsimy+b+fRZ8HhBE2orhhL096l8KMqa4WrC57cereRN/LZ8pv3t v3lxONaWM6FchO9NTvSMmmO6SC+3asu40xrMGk8o8EtpZTVJO2Cxx+eOsEFPCweBYILazyzZ7apD jBk6dYmsPbqZQcHf4rQR76m1WL2hVON6g2mgewi6J1QXgc/Bf9T/FfVfT6EkKonPe3mHE7tRqPUK CzqOu4Gyu95mQFeIiUvrcGgOJKFLHrYBcz0wZMw4wppd2DOJq0PcG7xG8H6RgBP6ADfSPb6hotDF vHanAcCdX5jBJVsc+1csjQKWunZMAessPeRBeWAPnM1sMDvlZdhlkNykvg9xvdFN4OgysEH+WR9N m0qrIh5A4TvrzTCdkwFEQSlnHS82Ah6gb1EIxWIdzxIM9stxhDGMV0krLqFrQwU9FaAn1VpUTBoj I34md62y7H0UeaPIaigyZI4L0BbtuNaYfFlpJe9UniaPsUoyUU8yZhXsw/XMmdq2dWtzC67RrTzj ykoycHmfOOIhRfAFuDcQRZmua4wDxT6RlrT4MggA7GxmYOvpcTwuOsim1mrNz81JClF96NRg9W2p /Ckkj2Rfh3jl6ZIiubYMGKyIiAkALpCZmzzQ7Q0IiUV3z2aI/ChTl2T6EB7K3A6uaH1vfnn7UMHu BVHB2S4dFYA4x7MLSAy+/xeIPnHE37qhKD1Aj8zqNSFMERbSTy0Rk2wdAOFt6udiIZ1DAcmsJKNw G0NoQlPbBz4FZ02Tf5/yOIZwXpti0Hc6QYDrxM6xh06D0Fw1RqdqH48N43rsj/OuHPqRWruMCHpF V/idq6+nRNA2kdrGlY99b1ECXbnxj+FBu0QXBWlppLJ2hnkk2FpWnyHwHpEmlN6tRIxKF06xjGss NTmMhqhYt0wBP2kcq49+gwH1Vi5jBGq5eWFOUw223697tqDIvO2S1n5QLdNzpfVpf0zausQPRJM/ JurRdE7Zrk+RriW5XYCU90vsqDiCG+Q+kGF0pSETKRIPOH2/y8yRMYO95U/eMmtrkqjgSwTRw/uV bRB1yyM5gTAxhSHdCbXAE0DiRc73bja4unPf+cMlicJVlztCz0zte3081PqfB6v5BSIKP3uWGlSL eU3WMyegvXsyJMwCf3SeobGkTMg+iEYIa24AGDH/5n2g9q1zm89PlqQC0KK/wti74RV3QAEo7Mnb jcy31gMKLefdg9I+qA7B3sDcltQEc+nYBwFjYMKJGA1kY1FruaNcUdoW0SLJlQd2ICPbJL+66Sia R1nxGAj8HJsWs4f+2YB0VNTS2ZF8xCIPr2MUCkfb4EEiDbDrLDTsfs0ChCSwtHwm4vUULnJDy5Ws m+hOjF6ANuG4mZ1hoj7qBIVUHLXwoFfAR8tQtf1XMBxj3cyGoxC+4N3ewBZI5VHoz68x/mVfSAht vhkIB6PEtqfoGpT/xY6RAGogiEKRUWjOFjnN/erY+i/fAmYQJ1eW+8GUKXS4h5sBSsNR7JFib1UP Xh36VDihQQMEW/vF+KOVkPyhT/21KrVNpUJcG1YQFeaTkP/O+asWD2upqsp+0f7Q7Ajv/OvKUQ72 /x/i3zuQyXscLR7PfMXYF87y5xWPluKRfHoSgDWLiboGndcgdlJ0CsbS36AYScmZDojl0j9NYpLy 6lqnHCJYgXhok6RM3quQoKqw6lYyS/+MTaQLPWQpDTH51R0IE9bIMzad+6D/iijCN9jgsHD4RhAJ +zsbpHe9Vty97jQF8SrVcJolhZO67XxxUqa2qmjJ5X35vVdj/tOPi1LmQ67Z7ttc4dd4IkWavoQi PrO3eUGipNod9HTgnYuDmCbo+NS8cysKac7jzf2Er0HmvS+RY509WqO2awJNNoZzX4J8iLyOSQc1 FXxLP6149lHjBoA2Og6sy0M7yQH6ZzMvhfb/HOcw9ImEiSeC7WhSh1kiTATxFE+9e/NDOTkbyjne mDXdTPV5CqhtSb+Y9Ab9kdK62aWuvytUW6H+HXkS6KgfF3WF8sPmC0TFcaXBSG5XSi1ymZSC4VVZ ILdFD4SXz4OjLkoMwWmuz+Qtwa/eoxbiRiFrSFzimFUr1wsDKBSxgRjHqIyf4oMRlQL6xJiiMBXa o/gun0+wV0s+RCNAxOZ7l5kfrFzJzQYVeW6NASuJRNQNDwYX4dinzaaiN9trGsQ0RRESez/fsQQn uZmqSkumivfd6r7j9LZlDi0ADyh4J+DibohpZPdqGf/mICR+OSHAkMGIC2uVEjKc+BxwCngt8wSv iNu4Uy1J0Zs5NCY6zP026NHdUqyxExuVb2aj+3Gkeo+HcaeaVf76s016+Le0Gi/ryIShXjmliBw4 GNv7WZKUH4WcP5JDM0rxbwExHcw3/aXvQMG8p8zErA3WVuimnd3fF2l8RjOHPgyE9ExW8gO1etnu Kbwaylc2TahQrOQOIQFUS9zMVvPHzdUWciEbV209VmGfQ9/F+kLPhseGGdEg6ijComHO350HG2HO 9rLCql4MCk9Hobodw95ovWp0Ys3kIsMh5zqiWsS9+J8oFXyJis1+Nqz+IiB6FHPd1htL/hjc6Ciy Lr13n8qwRtkYJULENw75SmyefjEv6F5hKzr8tWCuVlFTbyZ5VUBc4aNyYpOk/93LjSHdclmPZi2B TOIoeKJsmA3ZZXj+a+dKh+bXSFr1Mf+8ZgezbFpgL9c7exeAutVe6KnYMJF1xGhm3/isuQdZHmgK FftNpNEf+gZTVRse0fGaSIq4XQjgWfj9ywIuTgvEyIO+Na3mKukvSU09vZkcTsu9mGy16ZcPzOFb StTbhLQpsgrt6hzkHLf3TecTiesdst/P//m2jYyOFtBqlYzYYwZC9J4UyM0rUkW9lnItnbOKkP5P Uc7yJ3N14sgtHBJ4vJNkVUTIOA6FQ+tt5Uve7OhSYzGsYuGB/Oty/2mtmZ4gT5o6QHpWDumnqCOB kYBwRR2lJzfaG+sV9gP69iwzqwO1b7JWUulxA2e8u7+y/CjYCeKbcSzrrMXEOBZrC7RsXzzaoXlz 6Zd1G8xeqf5vmiJ2P4pmpN2ik4SrtPSLGEA5FetwQKC3oj1cP/fLmD/1Ruegdyus68T/QU1cSL0i 6KQbXHURsLZYVip9uy6Pf6TIDc2kQTVT0g8+4+RxCZAEuwV7q0Ia71dgsDmp1O+vsBGEKZ1Q7J3K DLPCK1VL4QK3rXwQpM/2VoLPQcMg/3N/CTeMBDfQS7IFMbpJdYdFinVhkGi5JmzISe45C+aNugDH FVxJesubAC1czfqMubNVNwP/eV0tZxWPTy4KiBxGETK7YEAX1rm9eqxYTBhWv3XjaBj/hHx90Qkb unQwEEP1XZc62Tkw1CRZVMATVZn2tIsnWpGfr+nfYzn6iO3e+mJJPp5cSZJR3wHfr/td03iYxL/L AlPgFakGPbIhp+qtGlk7Mph0bYbwQ3AIL0rJKppe0+JGTOeDMi58XiMquTyF89nBMxY0/ooyCTA1 51nqj7MUocuiltFqd7RLiVW4r6NxPUZJ/J8hNEgtwBDPnkaVywUtfPwRPDZivyGwF6Z0I17caFoE JSg9uLdYq68J2edtbIHZXIOO9R3TsHRzSjM2FkDUsy3afTEyvWdNDQ+es6I1l9P0nlwGpEUQHtco Za+2PHVX7psWmAQB3swxYiZeg8gdTHuj5bj7p2gOEVV+wERz/1XsVQ9JFjgvG6XtbbtissC3WNGz coDzhgBpKXM4+Mh9PJvVsAFoRJXhnKSRcgmqiW7PokP0hQ/+s35inZ7G2VlCzkX8U0K23nPlSdoK hAy5Xgx/fyQ6WPMQLATujpH2ZlWqwV+muUO+asoH8+awNuatdYRPn5C5Z4xIBH3ZBKNI2ozuF8JW 9VE+cNJHmjp4quzCKkkfA7vnQhHxVcSWl4aoCobDDMfq7FKtIM9ZvFtpiZl4U4Vo/08PGnDvkGLk Yd6Tp7z3Wn5dHthroLgesAeavwfBZlawU3I62ef64kRv9RA2v0YteMa2BTxcWYu/QA86iHZrJLit /P+rMorJ6m6dpfesoona+pWKQygRE3eeMocDB+B8KMgJ4sjEIifkkbPPHS0jyij9ulKVPrKNnj7l 0BxibUbw7HTMMZka2Dog1gpGdWhCocPC8hCLA6rUkVy/NUaItnMeIi4MDaBzV7rSlufqtVuwJgYF /LmIcjZOMffcbov7XHCiEuVoyfqtEkcP/cf9LjJTPjh+JoNWc61QeiioTvh+2f546JEbchj5j2WF T/j53zHrHrq/Yykyon7SB69bhzscEMqdvqiRHRTkHtquAmOSW7M9s1lZovS1LrDG17+J5biWH+Ki 2gjObvRUpRR0uSNzTKgs30yfgXDut29J1zUChRiZXWYYjefa48VpzSnoPvF6zOY07yeABSZXTdOm xXrdvD7+HJPPuOUVNUdh10BC7gO/R/OxcRoZ4rTAreH4rtpSRUEBQmuOt9YX+Z6o/bSxl5XLWHhK yFZwzKIqL1bC0964/NFiB5KSETugV/R+XrVtbWxHe+ri54t/p0ih/RhWjVulUOfwCywiRMC+F6ir S4RElWwSF5RhgSs6cAGO5ivtDFYvsRbs+fyvO2muItUiymxtCphUueGBrvj9uJXHV6XTJlQ3Kwhr uLW883zM20uoKf/V5SctLoeHU5E4hJgyV+vmmzpn6yhr6osnIEP4IH2PYXSjC080By6yJC34UGfH rEKdq9Mhufqox17BGtADxAfaymO3sUH/iXyMBvFevkLjoUZVUtPtvuCQghy4zG0bg1YfSRgsBPOk zQJLRFjhBcDdcgPogktfjLtXhXsN3SZRkxKPjR+uapPoCYQESFUNk41Wd4sft8kli56C9N1F7CmO fCWjL9YyuL6eJ5TCiI3Vq2jZbMe5EdI1xToxy1IKytBbO6RhhXm9nE560DUj9AYGXZeGxF/s8jPv vsdAjZcPWXzzzuoALsjZ1qPpfYpq2N+D2Axoc4FDJfSv3uEfCF7lXvnr+2TjjbDgEYZIVxz8gMIy aZLEQ2MN/SG5WYmzbZLFwIupyID4gZsvCzNZnPboQ0nn5qQfny7wLVvXfw9+ENbSLsfTCa/pkF0W pGJxdZubl7HhjKycaeAOV6k8M84vNZ5yLxns8V5y2OAU7JFurK5ytfY9FEeCdygzqn1P4uLq5Tvr mHGpWtj2mruFzyKFGa5BHyzH0F3bj9854mAWooW9sYb90vn0cXKtuOyaM+vqguVjfAUtRvzdcuOB 8VP68y8t1bop3P5H/0YuyemZHu7t2zu9uY4JWnfp25Kx9UEqPPlfIdU2XjA6Avb7P8Ai0x2cFKk2 VHIsBUA8VEpILzPElSOSivg7rNF8BFGE++2iRoM/X2MpsxcbJcG0VIDl4DLK+E+9DijnIcVhrqx+ R9jgiwztuYRCK0XXSEUvx90YdqcwHfAVQqkUq4GAYDZyf8rIzSKoUp9T92l6mEFeeI25Z34Bfh2+ xX6b13/SLbJ/aKIXnpax/1/8rbFaZisq4yQRufJ8caEpbTj+qCuuvZkB0VS48AJNMLGx8MlltZoF xuRWiqroNpdM/GsakiL8EF3/I2MABvLtq6zgcqJ6ZCRdNgwSRDTmR8pMAf0pUtKs93I0UBm7ChCw ICZ5ScGnkj54XsJLNCof813pZn88GADGsCux9EYyBLxQgo7Fdz+5O6LFYGlaNO1YYi+PUUJakjzQ 2s1JNUkRL7eXtT+7BXNfJMlGtyDV9m1yfMkzGHxgRuddhDiAKoW7KgjpSDOS3R89OwzpxPrOOjHT D0fj7oCA/8Bj4f/FBk9c1yLlV9rmo0ZMwps05IZJXsY/2MKC+q/Nezdm4M1gn7pzcCImv+LXy7L7 ExSrvsD1cd5bF6Ff2IPKByNdQHw1/iCYyyI5jeqg1qRs2Uu1lrn/PoTx1F8QebX77pSyvZw6Fkum tL5RqFYsqMrcMvIipHUn6rL8+tYaNvr0Q1ZuPSAuHnOfjc+AJkql9IgmCQ7vbnKJbEFiNqh/H1qQ OdJaLC9uFOHtq71UaVzjQUE81DkBm8k+LOn28PcKNmSqpnZtTA64U0BJIS3gG+dXBlTA+PfN4DKn 8Y3EmDWsF0K4BSssNhPRCmXTs83vc9rb2ONmdaj1erDuo0/RlP8pbrDUd2ob+EZ4WBYiTuXWjupW HCVZrGouUwoZaYyQpyxdbe46va5EzhbEADlYD1B+GTLhNQNKMBMnuAUrC8pxpByThx81PGnS5x4W hau9ywcQ87sld8jqMy+9sMGELHuLSYhnEac5UIWVeio6FoGd0BTWkc1omw7CXtw1ZD1ytGoQR+u2 q45TIly/o8qrAmcfppdfHpYUqIY7Go1CzrvV1uhzEmXgcUhDhm+tu3v+x+C2o5lRBycGPePP0B2L ElT6YwgY6K0IAvuVbwqPnhuJX85oOOfKq1kBSWeXq2gsK+Rtjmov2JZkdhWH3BQp4gibbNbBXrBF k6yLYPNxzW5Dru2ntxLECuimPxMnoAcSES/WPdNZNwmZP5d6csxotpt2aFijlu4Um9pNBUPphTl5 VduXs7ET61s7YJFIcm6Maq2xZlZ3nIEUbBsmrEEDc9i8llVOd4cFg2Rh4LSZjoGG0G37/lnE4YZl LYYjPDNwtpFMK9zUi71bTIgqM9C+DTzFCiCbhp2UQUwThJN9IhTYHMy4RLtzLulB6g6s6QL5Rc5D g2QqaPq7odw1/4w/V5G8xm2+ljG85VzRrCdr6NkDjvRx+c2y/JodDf1noOK5ICPnAKnX2BoxoxhW c6YvM4RVTKoNVUwpjaAbQGo9pP9WhiQj7g0p0HJOBcWAhpJ7R3Fb9IG+i5XeKqhX9/k7UAkpMBtw sPCpG7y0KInuObagoVbQx61b+qBspMBjYwWpVA7v2rwverUrdVE8jYLCTl80KJD0i5YmO0Xd0nsX 5oK1PjeMUFc7++2tENzkrYwmjhjqKngF9mQTZmMOUAZ8QVELAsALZwDJ8z+FmZTkh6cAmyDzcT38 6DUzmqJ6F6qNrZ7pbwzEhdVp4rbvZYFDSEyJPBV6n5lE/+OhdCx56QWZyKUUxVXGwfp2ITThwTpQ +iKiwWF7YyqUTh/ihe/HDXdevjEqlf7ovWirj1h2czc0G+YBEe0yWXHBSU27szAJQbwb3t9lBjZz f860/ubm2yMfAteO8ic0GB9CrMmIxA91ZSEAEydQN929frJH7Ody4kySA+nb/cQ8khmIPY7yoELN jJZX1wyJG+QpKrO+wQ/K/7NqZKHopFtv/HtJU8fbT00jEaSWLCR4d4a6753U3+POt31OeXqPzI4R qkWgUP/OlknwQ5vp7abbDjtLtsaoOe45G9mTWCokVuqQqtz2JgfinBSWdjZJmPt9+ldMHfy0qq+9 jA5zkosBiQk6kEhPBsrK4ZgXUMbaFvLgAqbfGMAHAV5hbUzSHRkA7ijdSFgfrEJt8NmkYa1o9SJD 2X00rPyrqc8nD6Luxqu2qkm7hpBhiD537ZCraGc/8Sd4JZ+lio6jw3U8pCFf51ARTCIuVx9qldRN ujrHL1utZ40TZfcEeEzxsvF4URxE1J0UouoJs6zJn+4je7hLssghf/Minx7ROjakf6VnflCmZGtc Rk+2oBfOGhTbvnFL04jp3Oxh4hlNA1pYayAAAOcXrocbJBak8FCNBNqvQ+RdEtq6ODE7xo50SoBg NhfP6RHjDinWGkuO3Oh3CxT5Vvtl0Krii4B4IkarVSqhSud91vUBUtb/xF2cvQ02sr493ULuIbau vDC71EGef4/XZNb1iQ1rqFfSpxI/YFY3Nxm/yGBYdDDG9TbdN0BtWON0jXLhu+2yIxcxniN49JX9 pzOPdViz9cUXOBN3XYiwRSg4VX0j+ubPLNRBnuYb7IfVxjXRyTMqEbGK9m07Q64VQvbZroUHG7d8 vNRrmoqGXTyq9NbNQIDmcbj0rR059cOHH1ygJnWiy4kjrKwsaLDkf97uttxnOlBu3W0jiozYQBUH SSKhXpW8jwO3JcgA7U3lnQYIuZZmNiNYmxisg7J48ZbJg2qr+/ecC3aE9E9PNtuxn3zCk+BMO2MF h7cAguqvE4zgZwjsKHP4yPK7w5jan5nEnTBUtDzfAcrAPQqjq75Z9+NC/LPk6ZPeA1e0q/ZYRfY6 VWeJUVDi9+hhmmLMR0cOFd7gWg8OOTyl0e2AQ/2WMUASpjRTYHIDlVbljezkIDN9tojQVEXVeIPj 9nSls9DAn9FrXA2azMXPRnxnHdqAOqrZ5NOVQinfDSE9Lr7NvBeOKmp09WKJzBb5kJLXaG3I6KoY 1WMRKQmq9YugzRZf0L9gVa1cCLe6TVuKDKBouV09ZBzifeBMo+VYh3LIx8lM5mu2R1LXe4qC3UE2 or5IdCT9w90+hFkhSend0VkXZ9BYLsVfTwMWk1jmYdjNUs5eKwpRGGpaaHsckBANjAIhG3lDlbZ2 8WzDyMIdohx8PtgQtAbN/0LLHL9kBCWJV0lF2L0f0rd+BIpYYosVpjkwYElgWwk7CNkdXHY6ORez DK0+dY3HQzgtYOsPRcir+JpLUfbD9u9uJYgWq7RPJn14qebHksmRPJTw9jxvT7CfKJLChcrJL48T CkNV/FJNqmclab67jJFd2GCKSgEnV5K8tcdQzWoPtIqjHYP5wAevSj62Y0nUn7mFKk4Y5d2yhH8o brhtHPvLKwRMeTfwhd2iFMpO1H/xJWx7ueNDIjp3F/rtPj9JaImKliXMEqK70poFrO2y/griuhBU FagfkTJ8O7YYbrPIsFBl5/WqpnSZcnYvo7vZMZ2zY73FireQoK67FDy6KVHwii3w3U8Y2eQwQTbR 0Vm9/0GPVa7doVR2dQMNBWXImGrXcP8NyWseUAd/PrGPJlgxP+1MA9oghNR2ZWga5ClKbVNrrccT Ma1MOWcBt7YlFmLiFnq+m5tlKxOuz8l2yAb9UwevAjBsvE4ksql/FcDUdajth4JE304sAZ6uJYBV qLvfLOJ1K+i6WFD7w8EyOGgv7lo0WsgfUIit6uRre9YPtSRq2QrLscmEghrBC4osDQ8iRlaJ6Pto 5hIl8pbrPT6asNn0EzTcjg+YPcX5xdKDyWOIztG70Pcv4mnVIsr7gxiX4QnDWCH+Q72VgZ7cbNh1 Lkaw5RC5wKR0nFhay9N3YTHG1o+qNC5Ag5ZSexEyqivJsfoNqYa1EdftMQlDGhLkzUXUgKcUNW+U RqHc91gA1bB9BNZhrF7CpPFUBiKC0pMADRM4xJXluJ6MT8KoAWSZ2452U2Tpr1no4O6jrXeDUAFm ak74pB2h/5V7Wxf9lbYPirZCttOt3cHUiEhKObF0eT3FsaCvORRIVWFg7kykzNg+Vm2ckY0nnqxb Xq9QdGaxhQg8S9uP8dAOK0ye7xDIHhnKWg0HXz1nc90pmm0Joqt12AZoidOjwqyaj5FrIijVrWpf A6v20VJxSVZEW9HBjvPBaocWQht6xa0u5hHJogSjWUconcYx0U2LDipo1DV0HtnS2mJHMIO3HPTm cW/qkTMMz/9WlzBXBj/zyX4vK7viS2WxiKgyt6ZMYsWoeavEEh7e4ZjqT/tXiifhW6dUUyXo+LM/ rJju/GyO+tXsU/TK+MSjiXRHjaEJG6KrHAqVmnlCOIUBss5+k9MyACogZSKPIXIAvBB1wD4y6dHE tSrVl4fg5I93RkeN47vLTM4UTp08OBpP5pcorK3tIrISFP4+Dpkahye6r3N3eG4P2Hs0EowIR9+b lIPayEvXf6rt8R+xg8YxuQNAY6+BAbvSy9hTM1U0ngDe4eyDkH84f7ZoKneHS8McOf8kEoKEJix6 xOC+1ivakMUmINVB32a2cL9MH0/r4M2Lwhug+RD4+EdHr5mhdSDnfrvTsUe3AYeTyA3lgkP0LV0s xGhji7cxcL8zOjuC1faDqGW9BWCmcksDT8OHizZuFMO3/mI1MD1p3GBYXaFvZIr3dPMrKGuYQhto NgXUUyOhJ5fDsYQdI8iUJnuoL7b6SDlKZeeF0ZDCmQ8K9dHt0ZwhW8xh0oKf2UYPGyR/8fqHw+qv aRp4HQhllYFatE6B1mvfbQMUgUgCvr6HG+uWmgoHcib/rJCvvQGRoZ9IpLU8/OEiWi9VtOzT/Oat t1GrJRzS8+rtrvcXbQBRGGz4dDUjkjcbwQQ42p0uayrWmJ+9y02CEIFep7uDLLOMmavmjMKdQsmT dkiDjCSggT34wz3VYoHhZD02m72QiNlXiLwlhDS3zwT1cOyezHF7TUjausQDv9RkaeBL1ozWm0Ea 8wwmPyEUL7as6ENZ3UTDvFO/GixivcS6AaKVf7zvlljpRROgRN+vdmkI7Ri4KD8rrDi2S2VtBvSz utXKuPb8N1Nm5C/QtTM2jp1Dc7Ge5B5EKwRS2mWyhcedI+fURr6DDIt9SJda42MMZebl7LwQvybV 5QkJni7PaYWnwFyT9yJYkzAF+uW6bWDE+ZI9Fi4bI1B5NrAZxSN5Hsobqf3rPqEJ3P2h34+ptQlr CiOqs9a/EQaqzp/5gWpIXY6tGlQOtdYYrhYica1Z364sm5z+FZNWKNZl11NyFt0EAW3PiLcn4AD+ jF72rLD2IQf0OXMj+rOnFoifEgA3a/14EboJnhc1BkDN+U30/P3ffgTxfnHXuMmBGi8TDHgr2ESf K0UJT4UBZnDjQn3IdQWoKcCEvbfeIXkHrP6XjVHI+icRnBq+vs//5YD5guZpLpd9Ffti/69vcsp+ uxF77YXcI/+IFTjTTsuxWDYybimrWOS6sXLLXB15zpT8j/8nD2wUVouu671Z8UJUKI6cmfacqAtV QdThEe8XpM/cnkijXF4lWzmavU7d51LxhQC45CayX25G76PQKR+kLIoSzHpsHMiB3x3oBXvE13hi 6K6bYfbYRh0kLbckS95MtYoIeT/D2LL3CNyBqsHqcVPNYQ7FXWDu08DAqF6uzJJf4AljepGIBJeE EYwwAQwxbcFrdCDYhHolENwxdoXwA0mcKyvtJjSifVIK4tR8LZGc/oovs4WuQv18fHylPnyzUsjv w+YEJ1WYxCXDG2CxOEju4w6QVx6ibwmsorTkGZI4JibIg2wr/WYHcofcRhzAJV2raIuLayhJc0OC VFTi29B0fJNsnqp3ij4EOBMMeZ/kHbycWhtwXPD12E2FkWFPx2KscNDf+/TN0ABuOHU/u4q8uZzb A3qVcScjpZSh8cc5gMFmJqOoBJCLeJ5dMcjZ/OswDjhnf2Duo4aU9DPWk76M8bT6hZVk2deChZ5g SN3r0gxvIEg8GsB5WeaCUoBZ4iMg6YwGGji6rzlsWuhZ9bMrgxIXsaMAb6ChQDwvtsUiTspFroDf 1uoPdQ/1/dI7tWY7llZ4iljDePW+TtDaq2vZuubmiN9Txe9IBUi+nLGoaRo6P17YA1a9QjcVsJCH CmSCoUwtqfypOE+3cndpKubI8CSZHTxyc6B0yCENiz93CECAmootxcQBl+2eG1tU0aZgxqyvVDS7 6M4A+RSXMX30dYi/thVEYEG+o9r/6/e7/mcV0YD77sQgcXpXyTLJdXiIkuwazd5WhUSLIqcXjk+G RtBHqdOQqSssAjU0+94kfbsvMV4K9LxtbXhdQRZeCruvXVZW4ma7ebZkSpqgwldryFueD0TvDl9i Wm2yKiWiTphxpKCZmbIMO8p7bho/9pa3G6jMqZPHZXwSup/LLhItAb9tao5MyAgkfs53FrVh9hSr SPwIW9+VI8kFAlmWTxXM36SOkEVxdicmOXPdP3hcTh1le/JQsc9+W730YfLE2c7iIavdxSvlze3w V3r3wetoGNcCcmlhzsMB4ISZxfEHgVqyQ/btLqcZ6YdyR6H6KwGHDZgrv3mN7B/hOBrLKLDPekTx W3WTLWLgAS8kYTOCE8AOMzVehE79AF/W8lbUf/m2S0BFLCgIO5+49DO0FQDfx/Y1/R8RNem+uSOv 7a82aqRQ9AdxeUwsiatWeggxoywRScO7JOjwNt7zFzsKWNsiVe/xgXsi+WeJS9WRRNkbu6d4iiO7 o3Z8Rl5HjVFgQtH8X3UlqBctEsElf2GBfmoz4U8S664415EXEi+jUrWALi9OrpZ+Bc9AtBnWocVN y8F1H/gsivX4jQz3V0vC/1JnZNHFLM8HWr9GQddH+DZJ4f7V5DSxS31m1l6pVbUR16fDzkx+hpkq nW/usWwwr7sNhO5SI1u4JjgOqcs4grJ5GYnPrXNR+17M7PO2GpquUB2aafFEYkcjMptVFdU9Xpv6 bcRuygkrndgQsfQtNXjU8WOiq3RwVTW8iMKAfXOs8awSOfyF67rGuMk48x/TAiVOVZ1dJVJw6sm0 ny1xr5wjxK/wpBhx8Kf6/EQPV6qHeESqJ48VCLS3JnQXOedXsUiM0gzfPCmx3ckSctFAZQPSMbYh fbY0MrJuRo//rCyAsw8ziYWqS9tc0TVK9rpnwEJMb4tj5zA/b+Z/xSsPLq2dH8Qi90zUxtPxTSZ+ H+AZOY2O1PabZT4Qe7uH703pV6hbVFwoYOWMRA0M2w0RI3GgqoJw5j7vUEm892rVJ65Wa01QqmoM 8BhwQAY3rMJVHCsi0Ut8bkG7j2HbsJjOwu38QJee7v+Uir/itLqolTZpHQhsQL6iN3QwxHBID+eE d4hXS78DgA33KaRCp3EysLGFx6icK73OqtjUlDeVjJCOFrESBVA7iqI1VbSnJ82mmJJp4HnAD22z 1hzJtpGV59EJrfT89HZIDVpzfO49ITW0aWKZcJ1hX9qMQM+BMoL4oLtSMtt6pwRk7B7QBg44diYh 1f9hCsG9/9lx6ImkKMxTQngXKYx91hdxnh9A9SnxuD3CNOYH3Quqo5EzyXncbbgTiH9It7R4lz0X VNQongvPHS0bsauVSFsAD0E+5CXrs2i5Gl+O5dom2EDVJh4rdqBMGrhcfJ9djwFGbSJ5dficoRh4 I52FTIpNfaE6KUZG2bpvDV8vktBzcJUuwf+Us2qo8kiZai+Ay8GEjGox+Ujm630UguD9Y+YC9VDF wRcXEnI39G/yUOHiP4WUfEKHlhxPOAEUR00/sYtdblObEigIERYms6roDBJg534L//cYww4QN3uE Ut6qAc+MuzvLE+9W+DQ3WxI7tj4lzrNyxh0b3ZRX0ogAgqToJ+yqrpKIFG4COUxJ2XtuM1iiQu2A 9D5j38RdRdgOW7MNOZx6O4rVxQrEtFRIH6TTY+7aRBK6b4NkU+AqwPU8w6MXAtTPupRth7fEKSwp yzXfy7gkA/PjvcwAAPsdPOucbgx4QkgCcao8OEYbzX9/uMYC1Bf+J1MHf0N+9oDLSalAvqbdK7P6 hgJOtsViqcR1NDJ4UbD9SJ2lOcsSAu7LPMkdNUwr3723hjoj7flUW61hiAyjEJ09sUfP1W2a8ce/ sddT9y7SNoMQdUodsllapOEoqnkVak1zfL7X1l8xvbrFyjAmsXpyyHty+NEI7VNVoMy48VJ98J/b GYALP4wIOWysfIrlkuqcIlm/cbT+HnLaizIZEUkpDeA/h5VpQNM//Lroku1ZVGqLZqMU3fAq0T3A 2c5EhYsIRxQ+L5mM8h9b1l6FlVXauz9R9UIiUkE0Lge4XTcCY6a9SISaNLr0wvE0jF6VwYJFbRXa 1qzeRn6wJfguAteOp6TR0yO1w93XJ+S2HuELYSHW3CAEt//wYRfqMDfV8V/WnXRSFqLZ2ygI+mnZ cTBbYYlW29UDirFZBI/MM3oaLMjPAfaofJc8StXrtmJ8Q2IpBB/Jdeh7E2156sEt1FOPcwQ/O/df gQBVil/rIvVTv+FS2NEVeYG8bBVeKuZSXELTUz3Kx2/6Zjr1SLKmhnB35XALXM13g2X7eT2KF58w LuEKOA0DBAyf2U+2FQRHzV8Hxjh6gKEs6pVjtnlGbsTkQfL2QlYGrw0uroXbXeklcWWSKExBLcuQ /YRQz/MhfjtKXIvd+qO4K8f5BfWI/0yLbX/G4H4HV0KuZhvu+M2pzSNTLWhzWzOijLNQIg6xhzOe DW3pukiZaj97r7XK1P8yu688zsSV9RP/T222RgBuk9pbr+N1X8SA7W7suOzgLUYNlL0q9iKdfq/h 6qKJtxscaSjtwD75x4ofs3zcAr0xeoiEHjTQErMfS2ddYLCyIDanc+7ZT5SGRXbkSWtshm1W4U1r jk1x8zEivaTNS2TisZq9GWkY4WH9A7fF0lv9BhaE44ZpBme5Ax/GQ7HfBIRQxCcZkmp1zsRBnvaz 1iZiMh0b9ORIi6EU/EQrdaq2TUGGIIS+3XFpYKUdWRq/3l8F85PTleIQb/Vn3Nxxn5CXRgbxOfNv sYVGJhhhMLx3gIqgon5xH7CyL5JEAwyfbYZxdE2TysUh4Glpi6mJH2xuJ6TcEAU23MJ530jSj06W 0kq2BdZYi/ElZV/nJxPSpaA22fRtsERlzZAywjtg82XvvxH9Aaon6etMjE5UIi0bQhCQZqlKmnMN 1npZ830o8OWQZf+XZFvGRsNrvdKY2LCcNJdTEL4GZIvkxCo6b65Ooqe/SmvINopGRVv3s9PDIb3V JhvANtwhl7gqZXkbsKt0XbzDXzmyPS9+TfgmhQh5NUxoKYGT1GgGg+fGfSUSEfY4lP7olSF8Lyjh xMTh4ZZhI1UQc2sJrXq+CkFGFqo6devh53oUiHTYNh4VARIqlWqY9TPOw4Bp3V1uciwznPShPD2R WrcSTVvHeE5Yxwh1ZRPUlQHjoh5oo5Kml+j0WpjWdZJxmfQP0eVSjCbv5+kbpV5LWryIaUmuiXa5 NmwUqdAeR6UoMVEGse5PavyFJNKPlV9OcwdRIqVZnSRAKg+n6dgIUnlbd+wfANKug6fYFT0skNVs Xr9anZ1UsMsUgUNVCxeSfQ57QZCIV1DU1j5k+2xJbgQ4pQ60p0/hgSgK9CnXCqGQFr4Um9MyXy3I IMrtb/aPS4MYsXRgcqt/8mD7RcDSQsxCxdqqoSjWJnBCJopdZxTqZDpk+4SZCRsFhldl7xRbeIbn mQmVo8t7RtHrEOMgV9G6SuyvnEmuIJcPhoLPJp0mWmiZi7m/QxHzXauVDi9e2VsJqt1lFCZ/thO1 yiNvnLnpz7Rvm74jXKJE8jMmN7yQbR9qtQtZbtidzbW9GPN8urm4Uh+NrzUqKBBW7MhLubgLsSoD 1j2rdlhtObEk2CwZAwvxoTDqyqh+OOQYLhTzvgBRf1e50bYyo5Rvn/LS8RBb+vBBjX6KDoPM2OM9 6Iniz/PxHRmpn6TQHpjEdFgMA8CwdtBUhAbNEyCwIPNL8yuJyQRw586BdfA0XJt0hyHEBSPJoRZt g0wCC8JUHqo3xQ1ayq4TIEOW7Zw0bHZ0y6gs6tRuWERO3qe+Apb9TPVvg4x2VEnBGH8EUBdWpOcj 4TRSuM0sql39DHNtivLAWIGrFFJZlryIwHaDDg6qUu286AWGOY2Z6404PtEoge1+yskUriUoHQHy lfhRaQUylzdaSadFB/uSAlNUkp5x3uLowBjrQSGuU3gIbE2F6dCogZrrjhee+yh6IqkL92xXWL7n xtwM4Mn8/ZhkUbIX/aDVh3yGQwevdsKgeoWsUAN0XP4fDlQVYBoqh8E5LTR6USaK64xTxQk+VLk1 T2bOdgVaiDhUHbR/rwlj6UKmoXIh4ZIsPkLGVckKyVQcZz+q9eSq5oYKs7Y5aSgfSLRNyIn3LRZO lvmt62UzVwoquLJItnjWip6eH2EpGihP2omkjkmQbSQj1dZvx/UCltvf5X1JMOb2LuxGIvxvgP1J X+i+371ZS5uiUVJM/Yb4ZhyaDFmNKhBIsAW/nZomJzshKKNquPIJQV8Loj95HeiNaxlvsDg5haH8 9aon1RAIOO7vxxxdXc6y6rqYP00nNfitYX4NEJXN5ZVySTIKvBLeqdEQUVyrzFq2wVKxD5eNg3E2 j9qVwXDYxqYwrSIfuYJHyLLH/WvPbmZZBtmg0bL7zyUxKyKEZ32s0rZ4jz72QC5QsNIffNOH4RJD z1hFpJat0E8hgyXX+6R3r3jkKXt6pKHfID/CUVhx84DzRyQ68t2KNxZ+Rx/l+eSTzqHFNeqgtO91 gUK2HPLMtAAqrv2Qk1Ti/2puQV1p7pHd/1angfl8I1ZA3xgLLv7rukXlL2GD/cgpcqui3fM61GAS EJdMhfkSxgbhoMm174xsUzN8q3QAJfYYaL/td+X3iKoDUTKTVNsWxMFJR2jGVRR9Q8nuOpMTKZN3 8Hi1CwrqVTBdLVZCfSQKvQ8Q3NUmS7efcG+gSu6+jEZ6Ulve7PbwxO2lHYu7hZqblyHHRKVhoRqw IaKwuE5+0OWSPis63Pui8403zwnbZqfUYEhHMk+SKYigADP/YAnEfOyLuIsmvtoZpPCiEdrxqHr2 /GOy4mdHYFyPDuiJ/06rf3rHDhEWZVatB9ABjHyAMD8ueXL3NkVH71mw/SjQWeeQl5Hhg/TI9rKb ygWB1s40OrWla4IubKBxTE1Dy/8354xyuhJqvPDXL1iXLIQfP6vEcWd3Thg5NgBWFlrjOfj0ECMA NgFoY+naJcVmUeAi88jw39B00BjRW+Ims8OzN7qOTZUKl/RUOE8BAqWtULIHq6FzrKBBvcu3M/iD BXKXy33xwIErVu17EShpTEF9QDRlT3iL92p1pYlH2qRmhxmHQBapABDypZ6rfzVIpZgFHg0EXJj4 jp5slN248+97TjLR9Y62AVqxoRq8748lOyy1m0RVwOOQKvZxGKraASMPgjK9tPrns7zEhub5+lAK W/qf/S2V8OKswSWWL6PEwbgrsDvvOIB56DWxctV2zs+Mpm/5sCzPkq3O0g4KP7H2obrom++koyCr rvcIAiCiTQ+FhKa2bIgHFxc3bo1k46TPMNh73UZ+4PcBl3nuWFIsXrdD30halyz2IMeDJCAT2LbA oHXA7niJ6WcxD/QAG3LvROaz9miP6ybKEZLFN4BKdYWn98AKHg8tLrVHXEhtVvr+Yr5aFz/2aAih d1nQTHXqZeo3NStCeYTG+Hj35lQBoPZHIJm8v1HU8/yHYSRsmgy42gxp/lDcKwLuJ5jD1Klr77E8 AnpH/f0TerbKOFDJ4Bbpl+bvLYVcM7KHojGEDsknsvxM2pUOm9Ppsy2JCe6zxTxSPP0iROLC+hx4 IHvcc3ZefJMR/kn0haIXAa4hCqiB7djhcfGqRp2g0Dz9VSTXE3ul9nTRMpAMTaugcZfMAA/5sjUG u8myc/0Qq7L/npeIvnUjyxFQhD5ssTGMErJSJPc5pPOHUjYSiiYB5Q/H8R8noFpg15yOmVajYOlt oUy5tKK6okGhx0fq+8GNuIJXG+EPeq9WTBcJYkGJsZ0OH5j31xdE+9jz1NSdywrS5XSCWMOdJJJj IHyEWS1N21IR0KaP5lezgvzl32SJSAYU7+cHMlAJgyPsxfQS+5Ju1Ve3Q+5LYUdeNUryW/lpRrxd PrZFFtJD4FtJHsXl+RC6Erq6wN9vK7rMseO1+2iegoBdbvQ2raErIslcnkxPUYsfuEn8XO+mCZjW qBD7EXguTBvblg9QimGt8iebAuQU1eIJGdd/R2sO65bwh7wbMG/7noZPWXueMpIMuQOmXShWvS1G 0z6ZrMcRRs+crAKrNMqgaHpHJ3LhwQwFg+C0jW1V8TsgoQt2dnMTG+psMdlgkuXAMsr06I1nW33g 8KM0ZkaS3yFRSjQerWuILEJ78B3tGZIFSBczJZhwEFyg84SwsDIv6ry3HtiGtFVfFccqc0S5+Lj2 SSV9DXqIQZM3TwN8IZTBI126r4chSiXVgKgAcIk+chHett9v1plViVCdUChttN6DgZRkb0wDRNWE hOJK2qvJw93i8rbTmoQZmq9lBSdPqhRIdIDKmXX1PMh0ZHVCuKxodcjjGKZ3k/elOunkqp4JW0wm +jsXhoVadL7YV48HyqJav//kFTD5GQpD9ydy+s77sCj8aACyQBxWym98LUCnpCgAMju5KQpvU9Xj UBYpLPZlktr+KA8mAIVBHXWzMYxzQarsVB9oXHsIu8CFLTvBVqS/rPrZGvz203yFsFzhNIluUCj8 OYHUh4JTP/9t1RG4n08f0P3gAbooBzhr3ZEf4WbP+jM6DONanU6kIfrteoSKBLpG8lwhqrmqzeci Twe0ZlidEjVlrln7EgFHXtPZE51bl3yEUrAezBENJW2PDeX4Xk6BVQYsLEcvjjLADMMEcwwQKLyA 5AM/xsZYvWGrZRNsm7ZE43s3BhCp7GuYTVYN7hG0VlAUeqp/JzVOVaWqePvFVWmC2TXcD/OBzQGL 2l6cqKYwbhyAw4AbQNnB3DKBOw+ytFjt2s6/EN+DayC5tsIzIWeimQrIRe4c5dHGvZqD1hcqb/yL eshdmfD565uIE3iuPhgkvgfgytV+mdtZfUltSAa4mrE/hiC8LARjI6+Uxd+cGXagn1KbM/VBmOXZ kRt2AHZ678GLfrHTo8A7w5r+y3eKxlpqaFxavx9J9qlotkRG/r61OmRbeps05YpjbVZI0l4lzYXI lv5s6d7sVqG1/+um8nlxm158f5XkmuPGwecG/J+6U+OeBUzvZDDXuur4qbLnvVedOK7tdgJEgIS/ bi8/AvlFD0Gm/eAUDo6YN0MCxaDTrQmQeWgPVmejOsIbylTt5aLWZTaT6ywUE0JS3cODdHYW+06P 1xKtwCThd967DIjJ55DO2FjjoznEd0vZS46c41BPEAhE2WSdJhq6lsXHm6j4DYnpcIry1M1oH+In e0RNKrZhCsCSQgqyn3B3D+QG3QqIiBt2b+NUb6rKeRSdSb3xZODE9gsRZznWfhLuek72BL7St5Kh vLZIBe17yt0XdWPzvClUadWncO3ykIjNnaqcYCu6rnvgtOiRXUQ/0vOzA5DQDUgI0NsYs4mDbC6z oJ26Z+xmQFKA6+TaFwLmF1qG37aXXwdstNBMuSm878z73ZJu7hcvfDC85Eagb2Sy7p1BG+hj5uR3 gK8xpsRIgsVMuHF4wONdCUR7xoaI+tSJ0BW8lwOFOzIartGV/69possDTSTcV/kNcfgVrbyHdfFI tB0A1WwFcNgedkXtp1UO6ujn86gUTH2WdBeAnl2ERpogAJSV1/JEaDQ/hn3XC8MQtS/VsWqL7op6 1VeHS6OPpYLr3nf8n41tq2+FBZMOBeU6YQUpKJXzmCkyybKUl8mKP6OrCItCgTtyk0GhIZulBBwY U8zw7qNFQvxuhec2B+2ddOkTtYq075Hat9CgGXou3Tu/fDBaU/NglhUr2KO+XG3kGZB0THuoKnNz SZcLyQ5btyRlq19FzxT9bf4zhCs7v0pDFVF/onncOkbaA4ufxLbXsDs2lD8/H2i+TdXCrE7FdIEc Dok905Ydf6ExEl9ipQfjcTPFCwY4U/5pB20BstHwvkDtAwe4tCv2Oh50wkfJHVClT1FNfjinnjge DSSzId13bR//KfRFamX24NFdF9Vxa6hKHwgHX869HtWPoQMvAUO3aTgyguOnusZ5WUcsbXx+8TZa SjNNBQPJAtxziF46tWBtCw5UA+GJNbsEKNgIAYYIqeksbtZ0Yu5QjplehU4oRmeBWRGEjF9xEMWw UPbX0zeSSkpwHMrPYpXIcG6XjUzRTyyB/QuivGKLRTZ7v9rNGmhhlT7gRPp9Y8TIx6CRlayZomTy hN4gWHPEbWdeMHvt6c/OqazCOZG6iABY406t9h50Yd1GTgcwr9Z/P/f0wHry7LHJtKO2VIeoVVMT 98f8+F2ZE5urXXFSGgMhHZYIY8j+ZDX+xI0zHrtZA+QzIeAtcrTk61+XhCZzd7wANvv/L7HO+WK4 LEOSmZF9GfoFj4QrJyUGWCMYSaasPZgLLRupV2mOg0juA0bRQJOUH65hCofcmVBbFq9NzaUGtm3F GwMgPw61RBtsGf/pEMPEMn0XiAaWQy29LGCaw8t2/qL8XzbRgqp/d063ddEHoCKGGON6dHAtpt5A ZjR/4zmNhLl6O1vRPOf8FxymPsJbmTQY4/SzKTfJnBJRD6g8klz9MvDKtWClVoAHfXCN6Daj9E6h buPk/smpWMQJt/jmV4LoQTtCSYB2kX306ObP7CFZ3aKFTeDu2vGu3yBnqTS9/GD6QRYVFFgIpw+q 8otgJcchUXdPGiRPrHOX6RF9qHg0UkWpkG4YwwZOeBfSU3t9hSrArBMbv+68DMMC8pfwjpMNKhwG Uq6yn2LUHYbb7AQ30mrP138aLpYo6RZoGAwZwfypErY+eNinia+kfo8ngDAlXyiS6NtR2/UzOmw3 BZWw9kPePmS0zEqs36MwZLWGAc0RjzQwKNZP7trzWuWmHZIntRCdLypzwG9bUegzY7kSrldw3Kqy KXhyUClPfSyG4NlDjnGYW0/oYHnEbAhBZlx9laz2Z9gePNYpAwICGDBWtWXZptH9HwkiH8rEE3sz 4qqEiVXbKv/rzSOzwmriX7+Fshu6JBbqffvy89WgeQX74ABcFsx1wGMxbmpBEkeMkUpM2KWfJ2vc xJ8VZlqB8MECsG4GtDlEVKQyEQVwlXw0dZ3Grifk8CrMPn7s/16nQ2b3ctv1E0MS1sqRJpKtvJ9T nrRprdL0Mp/R3pZ0t7Ab+MeFoY3GEJTzA0xicOoeC/SzTD/eVuqtKpXvAsO4C7Gy6s57QQQwjjFo e9OTL+f5meWrKbuQnQ3ekbesRmH25gzNfoqsvb9beaSopcStMTsQ3i0ZQQ21pP+L8sS5FSvC4l1r QqwAcDuUzxtEmh5HwvIsYWK2smKYZOWwyye6bUYaqLQl1y5cVmqdH+6NLDpSlfvA1INzv+Yuympn hkepR/vA24h+OYjo3hk/Otw1cdHBTIGJbPFU1j7v64QtSJ9BKJzXmIwM/lqsdVJEdVVb2wqhJzmY QUmJFwVKIprB130eNIFyRKWEN4Q8H8P8ZpqA6qtpPlv/O0tDY8MhNdcO5xwooVOtclsEBwvTtgnZ ilBbvgmVjTH/cpAkbMLm82HaQhclvXh0cXXwM7JrFR8MXeC2JlDNWOud0haNrfw7ywPMHIy52ya3 olsd8vuS+DJ+BqDklQGNr+4JSKvxOBomKzlemHW0ZFyqRFI2mNoXkG/ArrO5b5C+/sjQ/ttr7Mdh oPdlnWhof7DVartZjF5dYMaQjaZnRAqpZe1Q24ilpcCFCgTlFlHE3IdXWKYUi9jt9T0IpPQ7+MUK 0SeP5BowttFq5xDaNSKOa7ZKJ3SJmP8tWDcL70Xbld7Ola4D/TxjxtPv9iqiBZujQAY/mWGuJWJO RWWUlOHNmWkxSzYPzJjaso4E+/JaNUrBOft3d/7otwxQqqntyEwGNrhUTHyKw+IJGAscn4MbSGpA x9fSu2KV+NdApSUuc4wmDSR69VaKBrTxLBsoN48w6ZD1AcHv7u4Mma0cKnvu2civnrzGtNo6BTFI +7oXTDv4IvUShCxRC/wlcNC+kVtO+N+WF7IO2IM7yIM1oN8CyFhvXpFzhvICPCqIX/ZdnNmUxBlw F6rS2Cg/oucb23h9Kyn4O3UDR0g5dIW12ilgCoTD4jAX7Va4hybt8DEbqD0P9y6SMBx5ma+79DOD 5VB+9NzUFlEYeE3fUfs0zcqxnnWOix/h71IDCts8NlSZdV88k15CK1SCHHW/f32qzxgAR2WYeA7p GJ7zCwmYGKuLQRn3qomP332dToJF1jyyH4XKalV2zbmbXRG6qqpq9Y9nR3QrzfQFhmX32XC+oIK8 I+gyruaWP6ZXobGFsiHzr6F7PpiqOxhUllAfVBqIUdeq04pD5C2dp1ahcIzzW0L55N3V3HRypkxk tM7T2d+GFG10P60YX7jp7ldE9eWRop492tH0dCgDgLq7XtVDDGEHCwMROCPxxQlA/1zdtYNOGytR fvR3C70AsGepdTOhy4Rkrg+CV7GM0Pq+m78qnrb/7OQgeF4IPvqNM16uZnFhtqDuTLVGB4hWYHf7 0unQcsniR7u2cvY0EVNbBE/a1tLgm2B2bNpEkgxvqwl5V5UYIIZtQLGVXMahuK1+bNCrY7KMIX2e Usj8J4ZPl0LWGuKNNEMGl+/qgtABD2pM54k4jw4oafBlx1lx+iCSr+Ds+9KEWDbXZY8LAng1PXj/ XNXbFxgF55SWLm5pyrtpHmv4DuDELQZPRh1vC4zP8Z0P56lPuwA7lr7I9NfRkmhRC8NaeNcAYk+4 sFuGyP8BGmvNdtIYOULGIG6PEf1cJ2084MXdJbya0Gthfc8RdtR7liyKbBuMdlr8SFXnYS1q/tRX hD+SOTejXnOnME5NYn6XpaNdSy1trRi2S1bSRlfvEhHc+WXGxtjGHFAdgWKHL2ho795h+zFIjg3w gzoqzGuz+l0GCpQsS6T7PvKimr4Bw5C5o+2goT+tYlZmyy1iXumsyyQwTm3TihLWv6qq1Tphvgcy aXyQwyyqytuYBTKnkWld/Z+upPR9Q+y2tlp7ELAaANDJKDSW9o/k6VCYfa4kHwacBObElJ02Wb6e D5Z8NOnxaCOBBMVTMl/ifdcQqGqfY+rHJKoYGiFhzVeurbikXy67N7r6ohi9h1GtMpz2p57SXYgM 3L0KsuzXwVLlkg3PPGHztZszWPvhezozNA2WFBemYhcMENymg+ys4VQhQUT+YSv5vvq3HBAUekxt G+DYseKOyfdL3ayrfewlDt8SPHMgDm0cyux4ohn04O/pkszbHFQqLlmCzPEgaaNDJJh/eMCtpQID cRR04HNYCI4IasV7duJnVVLDQs0m6hAkhRZ2xuBA6I8H4aFaky4DooThYBDgv1YSTZOYPbVyp3aW ewkzaAclRrp0zcabiYToQ6v7U2R0hNOgswn80PIZobb1hX7rHic1aErWMUanhKp7sXBW0hoF1Op+ MXBDp6C6OWXtaZxoxvSXKyctUd1/iIwAP0Bj08Wg3ZNNuIdArrlIKtraDXMakCqT7NiU47xyfB47 Mw4Q8B/Xl6Fa8W1aVyNfMQue8Oa7MctogEyQCP/OTZsk5AViXFSKIpAZ/DM2T5hEsOyzFdOqkqQH q4AMcWrGnKPrVu8c7iaw1xuiUnT6ncR7KyYAWA33aF7eDlVokDA52ulbrCYS5Zy2BvCWuuN5eugr 5nosDDaSWjCZ8e0SXqQgSWehOsjSoqLNbk0DBLD2ui0yOVOv9iJiPG9BCNFPMk3KIS9VIAZs2DjS RR5SNHFYOqxGHai77hknQFL8jrW+ii3R1vqdz1WaBhA5gjcI6JfTT/8AkZF6HaHIpLog9J391+HS oZZv0Qc5lKFq1TeaLwzKNml+uuRHIm4fmPksR1lg0TGylIhs44WZEmjlPGSmb3U5KrxcPMNqIA7m dXEpSIkdkZJbCNVlgGAbKGF3jo9WUn6eCW6GWNo+wtP7MqhkM7/6Ex9WNqnTi1LlYZLjg8wKLv1J mfLSm1WAoj61PU9cP98xaKTnFkCMxopp7Zp9XTUZ4/QifWojtWs0meDaxgVdDrBgaZmsohZL+QZc NNx98TwQcFHCVFFnnwMiD+OIpERVoRvz9yAcbymbnd2QEK3Wge1XGVfPMirvxyhMviY+B3rP3ozr C2rvG3y4qQ1WP8D98oJEZvC4TCAFWHHVMrVEkMwedustOyj+H5356rMWH/srlpzPHFnynpfUdihr B8GokyHdLK6XN1Aw4yovpgeTK6Gg3cOVFh6SbR3tFhpZo2007koZ3INNdPvdYJF0vAcVzrobB3L7 97nYpMy82bY1eRafHHLbEzihHXVb0IrRfgmvipely1yHjgq/o4qFgCtiL41X0taU5bytePH3Sg4h Jpf+wWXL/PyN63jIIhu2pFGhwW632DzfqrkfVAi2Ejce4Xg1fplkVv+iSqnDcY5ocNHkQO2vlFyR vVmmBSwFsA+7v0ClLShagiVQpbgSnHCda5kR4YUk+DA27vEoymFsshQ6A3CTDQblWH31BQXkqctp M2xUu28dHjeEIEDJARvL4g2qdUNi1RaSClRxWEfBNkECeinJd+OejR6oeC3eELNFr03bHj3BY7AT rVM7VFWOKKVjjcRTIRTEe4APaLQkAMxQG4sP+++icLh2Pa5OuHyCpyNhLlZ/G4KSoDxCWsfVo7GT 4j7o0H0fGTTkzuvuc16ij20wIfGp6oLNZQxVnyOryJYzixGSnfYcYUpdlRv7glhsGMpRKLl51oxr gh+nR4+/x8c7BUPnab2eHJeYH28bJMLgBViAig2HUSDMijQDCS2Jmyf20mljUqWaOq1Vmljm4MoI AXb4clthtHXo5HM+IeLsyG7qshqLLxd81mPQS/uuiVJGXOXxXJnIgykJOVFd68b+mwsGLSIJGSPR xowyhS3UBKZN/LFKigJuoTAf1VKLIOOlrn8Ndru+gVD7fG1RgUUBGK6v2PfECNyhzEjvjXCBn3Ko uCBiyBdRPEsbFUNcF1UjYZ6wN27LLxl8asRwDXGmGUrVchFTkiL+zKMQsGRsorKm6qF/wMeOHHgY DTBP988h86oYnIJ3rm+JJv+8+I+9P7ASWHOkZh7O7e4DTWgznsfu7oXVZfYw1EOWkyykOyvwlfFZ HxBeBmU4qw2aoQAY8E9RPXjWg4kCCFz8Tj2nA+kKtajZ4MN4iHD3JDwR1yrYGhE/nV2gseA8d3g1 v4M0/PHyDgbPTTQeqyPI22Hix6k1EwTKvZK6gucFF5/vONi18cD2bzk7MJ1YY0IVR+nYUSagzLvg tTMELNTJw+OzbvUlRTP27RCQ9ECOfkE3PdJTSLLiKYgsyrmhA/Taac+mXoz4A6y7b/DsHWWsyfvM W2Tn4rHmV61YqpXWm/nT/bzUavBcBPgUU9CU8OQ7RBMH2SknkPPtp3Vg+LXuZRnuGrVESpSN92EQ CDZWs06vfXMRk2yM6zGu9qrS4hV4p+wOKo0jYEPcnN58Vco6tKaos7QsFmy5w77BQ1EHA/g6XZg6 KtHjabdXFS0glaVY2vC91tUWdb52cihnwuvID9uxiLKytj4CIEPftnb9yikmAUOdtOpnvMQh4BAE lQSvo3iWGmutCc+jCo/NauJgZPhxyQOc40kocl6oriXb7fTOPqSPcvYH2mJHHUsJV9YPzd/1S+7g mlWLqBGFPBl5vm5dZctQqsxsDEqUTniIShpEOZYFsX/tNoBM/+05lHqnRW3L6PNN1wd3Mh9zPgRV NETcShgjA4N0M/KIs9VS/YH65Een985qNtDtrIgV8NcZp2dmQryQqn4wmO6m5m9ESSFUpp9Gm0cw +mDP6uPAmYdflzoD8A2YNSHN5r67+YFTqkCmArjVHYbbxa+hkmA53Of3/J5/BjWA/zCTQGZXrG58 2UzrIDKBBREDkGBtYBUqRr9kjdg6nxceY/8WcW/YxjIKJHQO/V4OsR/Ks6jnHxQpgVijEVBbV1/X uDMyysrtA7mFxIlaSjEMuIkjUboBMOmGB7arF3cENigQ96cSsD/fkHRtg35/0jJLQTWwZ6wHV6yK d6GRrZ2Ui267DiyZVLyQbI/jbjNhW+/epKEgIqlI/a1mSmOYv6DORRZyRuh9eVv9uPaKucbQK21h oFF1+NnIpwpzqUaIsKcsV2MGRfUaFLaIg3vEr8nvbiHAua5VEryR2+CeNinrIkQiEVtseURVPQhB TZSCWSCHk2fzzmCAS3mhBk0ISpB+PExMiBL60ZcjQzPbRVY3mWfyMQ6P7TvacHeLU3qi/TpcoNz2 lnS6sFKb9pWdlRXgTsv7b7YBW3HhRm2b4wK2dNUYYYwQrWWHRG2bbbJIsKyNLsDIuKx5b+GjuYH0 v4GtlLclFS0RWkPIU5BSgBt4rR38nCKZhuBLOWcBcE4qBnktbWCZRdP7iRBEfdaMF3EV7F7EKEZ4 aJ6+262hvk8BTPDeCGo8S8Y4d1irKL46KQFNhnP6S301f6jCaKoSgNB5PLGDUwOd7Kk/PhEiJ5Qq Ungqh6VuEnWZzjNs8il51ZxbEkTm1R1j8UFjnAukgC4ktRbkKG0De72g5jsZtD4hebCWCoFMbyAp Kz8PnTbV40R5HxoR6ChrdEejWBIuJ864EFATIs9vcoUAdcMtuKDQRdtAJzopTLLFWDVOe8jWUHhK yPTO4Jg8DsEolkZ5eTN9vsDsRmQHMy5QZ44NeyqHRDPsNIrA6WKU3ItcjDntpHFO2BndDpEl3U// m6+VvPizIYohUePw9q1Z62JzHcciKMZYrJmtk2MGjEKOUvqbgqXcwTQFigSHSJUofK5nd2qAztLx IjOwYhgWDIs7/lnfl7CeIz/jU0dFiEFN2F1PE1JWyJKh50rPUeBLdlStuy7k6V+b37ICpe23exSu Iy8cpU0arRkko3reoRAk4g4by67GV633FnyVklw3ML16gbPukMATpcn63u6/lggS/RfXltF8Otwp bfn2sB979VOgL+5qRhtg3n9ffOY6W4TZFV+NW66VZd2ruJ7b/FSPgO5UxH70UBRijVz7SwFl6B2o sYQ8tn3lEGKiDm/imkUN9dRRjN6vbUNmbSbuP6uR49jszMazi0bq1GgD/imPbl21tFsvow0GYIjD N0azxbBXLmzkfGwYYRhAa3RauwYJX5zRFq0711Bf8PdzC/Pp4pJ9lUZyZDpIcZmxs/2rx6YcwHfC DcKGe20pD3oDhCR+Dd5AGzvn/TSacJY4EmiCj8MJRLCUPjJdipPxR09oyt/clQ+1XE3wbfvviWyG dZEbsMI53SKBfC/Tazlw6wbNJXUAaFp70uNq63NzStUMRhS1BGAKxB7fPVpKR8NL/oS1c2DE4eYX jvdg5Tbhhg3Q21LskyCjENowIaSKvgyu7HcvBw6zxYe3oss0ES5aAAeNNRiNlVQ3+xLepqMFH/fe Xilq5kQpR99Dx9/lSa1bmtYA9+gmu/EtYPA5RqN7wXDsH1sRQRvXq2B4pAqcDXnes0V9JBKA3QwI NbepooNK4mPstWNysfYMMJ3zo6faxv7+HZRtA1f1TLX2nKlrrHRfMNb8OlgLaWQNZPjLmJVMRowE B5iIxDFE0tolvba9hWzdyuvgl6oJs1w7VB278kFqJGi/0uarhaQKuNhx/7qZ809tq8VsXO47boJJ hEGOA5s1IPm9Q3dzq/raHtkFmAfgaRo3l7Zn1BIBGuVDehDX1gUdypgJ9qhYL1Rfj+LKtXDs7crL 3Gm439vwO3w+89s0q6VHgAgOk2LEbYNMccuuviM0qfUnMQe0HgVCgoC1nUR17sCcB8khKYCntZKb WmlPvP0qBrfH871mw+x+LCiCaJBa/WLJNxQ7kHvBjtLrUY/MzFqkSG7BPXO5SWkv4ltWNthnZe0g njsgsZaz81GwUQrAnW1+jtalLRWjD35Pnhbxpam+yuLQfzDbx5U1nmuM5XiwUon7KPYxDDFd5USo TOpwlIsCrqqhV0qjP2kgtfDkRoCE7fe45BILx0fqJdSzZ8vwn4wVZJvPOT191zVrPN01xNAst7+M nfT14FmZ0OT27FF+JMdnLX+5g25pmopIvQCvJEZ4xi3S/j1wNpePQ+TXlKhgPOvY3CYrTdQ86U1b vAclqG7tbAcVq+ZLCd1wUdDAhgnkj2wL/rNKdE7EyKIKwOFAfkSwWiyhnEDGiT7+1QnIeO5P2pZq wX8f8vvN5MDpCPwCukKM343F73a3MHn7Jz5+LAe4pGGh+t68ROnQoklyzhkoCkB59HH7HZqbX4Mw AMAFTefQXPHzzVfTRkggOMvZREt7P/ywyVdAtqJN8Z/u/n5eNM4O4GOtIl1mUqLy9+0Ol9/g18B/ 67OaLO5eSJ26qlHZvPNUNL4644wy5XItNw1pzTmbR7uEWCSwMYdX5KvUHwFJ3VgAMDTnEfAP9BJM UvVUlE2ZNt6M0p3fy/b8J8T+ra3zpaGNp0iRd5FDzeGEfv5PRUOk5vRY+PRA5F4d3EbquPmwu1bQ jIfHyK8H+WJWDGfzo4rGz51Jwagd9M+O2D7M5MLvM8hGlxmbClUZSTaB1i2oXg6O0k4Lw1/0EAZX a5xaDbjKogyS3ZHWvwonwgJbKirltr0EEDEGGQhMBXQNAA4w6VPiX1GCVEQYkfkNi4C8kRM9EQk7 6AXjAqNqs3mAjJM6wibgvu72QfGwzu2wkfI4/XfLt/+iUpg6pe/Ywa0gZubhgFCsP5trI4EBJtbo gPH3NqQLcXFvwrc0rSnb0vOsFLnMhQ1NS77HCotVUYPAJgL6Kh/qid5soVaJtkzXMmW7orx6bTx3 yVLPT2VJ/62GaviIYL21H5NCXYlE/UzjNfsJir541ZjzntaQD3glMj574eMwpisxRQWdJEsJborr OMV1yIzUoLjXftWD0jMMV4+lEMs6W25Dra3acvzy2+FXbJ6Stn1YNFzo/58l87Y4Aq4FngkKscSX nhR70MsHH/tsySAKB7saYQ6Txp9I+7kRIg1tQqA88KvWen1LeMWys0JhrCdXdZe8Jtv4TUBTyfea TIfITs+ki8riOn2CY/6TPytdL2lqNcRmK3NxlvvZFaXab3FwMH67I1XdHRy+5RzNyNXV2PD3PxFp 7gDy99y2hGpRkMv9dZE52NEh8oIUpnOez3PTk4NYcheLDT5JIYFPHbp24Ic4z+3xWnXBVOLQXd5T V+CPbIYKHaLdpTbNj2RPPh2YKPE2v/DfSGxfttIEN8URqCliyXHfF9vPE1Uk1hUDtAkosdZ4VDhl Xgdlowk4VU9Yx1TF91kQnJjbQiAGlxPLySozHf+dOYL+/Ys9YJkHW9wRJQqcuwBq9vqWjZLRpJuG kKSr50K/j56SSGb9Oi0GWW5kxmvx3uxmzGXMo36wHtWH50hZRpr0q1EoYfi6DRxwvRq2QOnAqHue FPuHth+eXc2q6V1riLqePQR6lMPeNN3awrjF1aNgTZTf2LnysjfTY3sgwcdJJbZcVLQJSsbJFgZu u4qxB/iELwa+d1RiOZLfCmubVDerdfjtjxUZXCWa3ole2qzsGK1BuFTi8oXPmgJdvE2m5LYMTY/j U+d9tG6GrEiCY7CIo1fFtVdVJVB8Y0y9i6YHZ8m0aL6SnDsJ91BEHCcPCDB8KNBkRuMd3pzMFRYv NxvrUSCkofpYLESGjH1dE8lN1M3q83wbhg1+YEwqKdDB7j7BtNRTrHm6hsiqkSVvVfk/tMeopfzc 1uk2FqHyj21VZvro1vJClKQwuNMyjJ3PIFVwpFsjhhYs2BJSU4K9nHJD4qauKoLkdg6YyYjZPzjc ib1rFro5UbVnJ6oek7CWDVxtk3qLdb3rZRq9gDPVZLRDNzg5CunbpJT9oVmk3su3Y/MnaFVEtUMO 66f1Bhl0rUvFl0QeAXf0KVkV0KWVDSHUm46wlOVflhoHlqE+wyQCPcDZx7FtF+Ie7b1OSguZTgNj UJ9PRJSFaRrsy7j9jKuFujzkhFjXKJkyRqpSRO4/gD8KbK7S0fVeIWRKrxGj5zKSNOrp8bMNlTzy R5lNIQtQV8tnw2+caVwbkdmXctoSnTmLr+SI0amchwMPBRlzmLQr3+jOC3T7He379/uRgNpilUOO 3ySGpKDbqUXXV1SZI118kEcGaGzGgyXpVSsgXdxqqdsGsA5uiu8rpYfId/aWWufnp3a+/mBNMbf8 0RgNn76J0K5mKaq2wblE5661FW50nO2OU9OyJi0llJyNHo6ZoDRm4fM7lk2dxekiBuTUZDbEPsNn 57QUua6dNKROduS1bt/nQcAtYCjve5/hCSxJFuUKUC0J4X/lXM41PEK/BCUjx7UVYr3yAnYKM1Bc B6d9edY4AKUNRl1UIbxqoItK8oY/tI2uWaMmLVLbJ9oI/mbw6x2GgbDF6TuULfp3pxUSOavdKVaj 0pYDzoHA01hPCEBnbwsRf2WNuc1Fu3yXsS8hXRHXQneYnZoeUx62g/4u2xtl2Rd9b5RJN95rFazj tILCS1LLcwUdQh5ioHW5BMPTQFF/vJPNVLwmX1v6EWlWrqQ9gCoNl5e/fFG2gFi+p5qq2BLWGg+1 NVInKFAwUIFRj87TN2kzcVFHm8y3Xa0ASz3Hd2sVBjcJLkZkisQJD+9iCOv5ojTMtOJkHt2vv0lN ce/VACZQZQYaLJcw99RnvAf0EEz+3Z8/PecFFAyhxP9nXaLfqaBb+/xxyUB+4paiUWjeajvuqHa/ AE7uLycQlvydhLGhq1LICxvDQ/djor99WEW0HJC1J78E0HpO9nM2M0YoSEfZwhdp9jguHkg6qibh PWUy7Ut0n6ZZ+HR9Wa26J7MSlWl0ojFqy2KMMiClvMOVFUllyWuZRIFG/QzrKz1l68V8SSAI31Qh OJSKad57L2a+xIUD8wE6QehFRYDql91H7+w+D+7V2ZcjtF8zRiyDVlfmB8gFWEKqX+B+jJIZDsG7 bKGePv885NTbAVrpG3HIKHz101T754u0N8AObqKngbVN4Nm8PWY4qD5WkxiUTLDm1S4u5pwP3Gp2 rdS8T9Citcmc3HcBhS7eIonsjoaseexPdETCYW7xN82HxQcaANWpKtWWFSVtZp17DY4AutTt11Dz A2Ww190pmVMfWcVjDtt+mh/sEoVzGhITbEbpRxEn0ntQKi7f88x1TyE0srWbQ1sLSzYmY0vu/nsf hoI53bGN/90ochBARzxmhSkvpWXw/KHOtiHDEmjqMY8sh7ij9MHIa+b3cWmpfkVsKqi+6kCUro5Y EypmOfQ3VxJ8dlmy0s5+62udH3f0iRdk5HyPTvPqING0gQYL/nTnzIhrho8W1lEWAgW5yPqBpyBa QCpPMcH4JnHFNGaMDgsIAvtylkTSampwYYgvehwt+JuXKT26u76UBw9nXmKPn0/CFOEV3+Fpnnw1 jXCNFW6+OuEOSMv2bqFhQ98bSGLm8my607IKeGID3FdfB/ygyadqg0oY67ASlPUh7aRQe6pJFd+7 Wqvp/msA8hAiQ/kGPavoS4DqOMF+g2+mw2l7sYA+eibLcoe7y6PdtCPax0sQfdR0YFuxfmkxg4/O uqakKZRWI+u10R9/gdDpXWCFzZH0mgwdrQ9OxiAzWGQWBF8Fx6KDJWJsMzoDMLvU59Bjk8Ug8zEU N8812atdsS/bgMJkPDawBml0nMiYcDmHdHq3kALQc1pU5wG0dhCSU7St7RTDEz7G+GAHOobp0tYA kU56RrkQq5njTjjyPQpIRyBGUKq5j9MOmDq582vXoVRYc3/2+sz1AEAgZck/rR19mNhawaC2q4YQ +2zHLsZTPpKe4YXH0EL+hb3GeLq2EETMnCuED7mCt4j4hM1GiGykA4otZioYoeJrCg7s1ryq72me 9dNR36v9fZyDkmALJGW1Y/zvmxXKKfSyHuoasiJQ+x1MJHcpgp1ZwnA4+SyfxVSgo3aBLywa+69u acFms3WBEjXpB4HmIhe4Oscl699z17pabPZO8INqk5vdQpzPOoWKhVj0ACUWj/3jMs8iflx/GthM jkX9yicM3MpiVs+xJE1L6vPKeinNj/wAm5Gb91Xx27eu375Z2xWJzksSnJNSaJnksLGSrtrFOeeb qXLKr9RyMjdm++MHUY9i2zxjRnPX6GrEQ9zPZ60rDZfExQT6dDoIIkutkuHtP5l4p9agjS404zmv I77dSSK6J+loooC24QjkOZKi+uu1dQ/maLLrHuKD0wjk0sXRcFOek8VvIljYntoG2kxEUetkqEQ1 GbKu2hUPhqAPIvSKHiPWl3S18DrTt3AsWrTXi/UgoOTEMd21M27yJLRYUdCBrAI4pA9MtZZ1j1qI Cg9Wsk1GDelJelS2rKTfGJr3/Fj7jK8YXpAnpdXgpqjBfYImwhAuU1fLJAB+sFmzNDRQpjMajUB1 6hMDp/VEDy+VYrrR/rI8bPKRsbbWJZnHlPwMH4X4mQSy36cSgGay1892iVw/4iWe+s2vYYU2IjXP fHs0IolblsUiDOqZYhUIMdHZd42xQwiihR55BWmrvzWbK5CXnvvmAAJWGLqfpRih4WI35bbQqY5V zZ/22dG7ZBDzXXXztWyxoRYqDgLsFU51D7I/i5YAqX1o0P+Y+/xZP193kES68xJAQnDwLDlXrbIh PuVH7CicFDr7OxpTlyqmlUo4x8Nidr+gI57Qz6lvbGp8u+f35kT/bnrzEg8exr0hV78iKvFxnpB1 G6G6W9UT4msz8bzBaKvi2ycrs+9uCYWh3aJTjWhmir+W6OaEhx+QNoX29dXTh3TgHnyK1nCc8200 4vqsRd8W+iiVp0pb3U+YJheOXb22WiOjgFnIfI3Txh84RRTHemqsa5ysROMPqKkFozTnqR0fv1zQ RQ6czF9FCh8zUe+6+pPOBy+uU6pJtN7LXNIkOzMbZEwrmZTwA3+TMKx9lnsJegD7ty3FcxBAOsM4 BCorr9ShFWBVLrN9JtoVUvOOlkQDlrEmawuECwiVv66TFGLO6kmLvOfmTaJ4DwOyeOO2vsUTHen2 jWpWwJzVeQur/zA41tp6LQ8bMiU+wQdybM3g2gdLJNnhdu4ephXA3BdujxwEkj7NjumMW8F1RKbb hLN4Pi1GCrG5Rnad3ST5iN2uz+6w6FmY2Tvg+Njk5t/MrE3nMHFTxELhkCGiLQA11vPzEgeDbulv UpTHkoZSsx6Q0QF5uBFY/8cgYjY6ZAK/rE+b0/mrzVfIKL5q8ohvmo6yASB5Ta9zaxiYsL55/KAw /hlx6p22PrY0RMNW9ZpI04Q6B/Blt2SuKd02YtoRPv5XWlR1yX0TtYerSUC88+ixpia0+zzqB4av PA0CNFo1MgDjj8+G83cf4nGel16zuCX9GZtCnfhTz4cIzpI8uCfi3iSLKJ2Dsn+XJe49R02ddjCL Aqnxggf5w4WF3kot0n2dXCXPW3TRVE8HqiaaMGUQj9QV48ir9pOpmMPhZPFo9LVr2q0FtonRaSo6 Cpz6Y+v82/ZdCdKORyTZDRU+9PusNakKB2OZiz/cD+PomQsBsdmRT+jJpN/FSFic2uwtm9AyrcLt F9YSiUa21YjV1lBX4eVCDgZJjT8dpzViahlXe1ZpozL94bBOYY4zNRP4VaLgB5fx41UuZxhNl4gK KjszrRYkqtB1lFklfSH7BstBIcdOxA/6KLRmy/KGlYJqKKQodYhDdW4MrmwQbw0jbQK1wCPgs9Cg JPimbSmLawdwJ8mzLY1+9yBnMk9nMHBoVvJEWGkYqge2My3c/zP2EnEvJVumlPx/Q2/zm5FFGPDu iVedFmW5SDby6HE0x0hrco/lm6wQCoT8MC4JWv0ZPmurT6NtO5mzEvAilJLJUU6S3irU090HN0OW Nu2QGBBUXDDovLpz5OYzpjgeApu6ZK/2+j7Auwfc9Z0SIlRPA28ysJKBHoxhoiUSYRn9p5N5tQOm eWfq1PhHjxQuhxOouxDuq+xhDdPXfhby/psQnIYQkaMlDSZLexoHV2zSmv+Mjn+Uz9KPtoIRetfl 9el0ot5KD6Uo/wtWk+e+gKCqQBUfZp3nuQMESNDgNt9h1yQ72dTxURxLWyc3Meo2uy7cuqN1d8an Trl4X0P5QAAHKyyWIE41gxA9qyQyJXocoqNM7OD0fQR6i1ULAOr5qZQOAYtzFxWW84OoEn6ZcR6c QhrtkJS9t6aXOV5LWPzqrBGAYltcFHs/JV8sAmbFjkx1b3yydTOVvDHC5ycPKVoi6iH2Iy5FKNSp WtNx3yA8F38pMa1SuZO2I5RBXf3+U3UoNQTkTXLyWcLR0lRWigWtrMmyQHC0ZGze/UfQvbX4oPxH 46wqdfwBA7qJaufCeErV79q9PY9Vk4m5b0te23DFIY3vbCemPU7b280smne8N5ai/nyJNXaYAo2m wt8HFcOlVQbW+LRsjnPwP4YPI+/dA139vCPAiFjMYG9rrrJIuWH+SZ2Zbv5mDR6vatP2gMEUywDB QN/x6XLwifE5PMwnDHhrplXfWYEAQtgLg2nFWcOzgYGLUiwqBHAbYjhdLr8PM1J0FqVZcLgWIwWh 6W61tM+tStHxIYy0JfrDJmPZt11x6ycIH2fnQRkDPHl/buSoH/rRKpmdvXvSPL68n0nC/v28y2Lp J60gBnxZX/OxzUUoYdMT5VxbCTtWXjDIXPyxAJH4iXRd8FzaxLqEJUaz0+sa4hSCBZDMnn/19d1p N05mg5GN4phG0aKkS10v893q8ji32VULz35rlyaOWnyJgRDoGhJa+39yut4kCC2C4wxJUiAB1899 OHKlKX+5P33ZWQah3EhppnfGyXUEJoVEnMBToYI/C7sZHKHqP1ZZs4TUn4kfaIjmZizH9Q+uD80k dhCyIwa3luHH+HYSbG/A/VxwKd3UKxre/LDGXPcFzfTdN+CaxEcqTYMQyLiXDXMbD0ZntgduZQvN QLGpQJ/oMl9Zn58eTmxADriDlKXEaWzuVsSBe7JI49rhH3OCy24N5pNCv/p4sCIvoxrCGJ8PHIJB 2h5QP93iS97hQKcQv617zDoJ4CHapK4FtQ39MmGfGCHNoicawsHn/BtmfDUS/954ffIJegpHoneP TW9Je5p7iwBt0wGRYayuE7fcUm47SQi1dF6V3fJZVcdw/4OhvqACLOrqKLgcQJRfiFp+xMQx6Tnt tB7J90uHXWtMyDezVNTIXaZFyafxzgG6ECSRhGU2b5on5wgka7KbqDEr9ROB1p+vrhZC6VllRlFz mDeDy3gpwyfuNiOY2IOr1jJ2dZYS7UlAlhwxnbciwRgaPc8chSOh++F4vZo8Khi8IqD4Hc321jnA WKGsrHVe/SG11rV/QgNfliqsaaAMY5oDLVoJhTafKUxiBrDPUafJ11UjKqcjZc5Kfhk/uV+zzvTr CO3HZPuUBdrorriIGibRonUOvWTaj/JTaLlMrdFV/mVEtU4O7lb7yfxffSXRlpwUJQ4nkSkttffg WTOcbOpmh4dUJzNpXfxZ1pP/PVAjYO2TJUdzYOQ8684ENVZlaHsave2zB2BRyOVtBNAuLdNBLBbC jVGTnXjzwViqtF2Zh9UCvpkmAzdcpmhx+f9pDAWC9p0q5nUDFGHJnopTLf3tDaldcZvPx4zeycx2 /Nn4AYYGdJ9yUx1+GNt8CmObEMheo/wJuGQl1Ne0R9+G4nUo23KpI5wxMxE4KbVtPwNp3UgOUYNd pY5S9g0IpFO9h3CBv2KCIveRMySQG+3n3k6BEqrKx4xnMQqUsxeKWocaqKY30cyrnGgkPcYJazub vxRuU239NsFMK39q/t+KQ/tysOoZO6Bwt/bDpHJ68Z2xENQCA7CX8xiRXLCjdfVGgxJ/lDIa2V7J fR3ZfYwCyvz+Vgd1TZO6pEW6QzyLb97bddEvkHVk8B4linAeeUeqbhgb2WqIyDUihoKv71TBgozf 6XOD1rUIvDMRdomQGs5EmqDZrf0yFW4a9PMYz446ngWkeemydSPMdFnxvRl2qq4XGZpzOtpiiI4Y TQIdbQgGaPnkRBKejvJAIjtQlL8jn4ZwtnEqexkvgoBXDu+9ycl87a764I9jRITu2n4ru8H4x69o m6uZ8SsVgNza2s/l9PbqrGucw4gMi7s+JU5JPy0KOwSH1I50k4hsk02PiIZwdMi7e2ms/bgLuUlU YSsxwG7TPqiSytHsShepnM32VufxHcmmna+j09lRanWL6MHH917ogBXA4RrI43eIXUKFva3KOjmZ F6VvizWM28+hbXFuR9Bo3iEJj2eaXXeRQt0kPokf6YXyTxUK1yO7i0NquO1z6Vuju3LPO+VKtOpe O1YQ858rJ7uh7AFFGgQye+XZOc8nl9wEcXJIm+O7EO3JLPAYQpIq2UjTWvSjiXJ02gZjdJEeq2el vqkDSx2xDpJsM3OcTyiAKafWJw8BWJRHcukC4v6uQJkahCQJ/B+xOWLtjlHajJ1itUAnLFveXAWd DI2X9WzXMPTg6JgMLiDjDIhB7zWPE0SJhrJSsmnnrqxmTW9JR4CPx/PotpJ+yU4aTdbASmL6IDk+ teKQoVXWRiDT5uvd9lQm0FRW0BD+jq2VayQlvGZ+7Wt6DGwqN5QKfp1c84nPw1UBou4JtGUZ3zyY VF982ml87ooiJY+SxRWvOWpNSfC/0LN9u9rvgl6UX0kHDy2kbKNSHveKoPrfYYoQs8Cf6vAihpko tFkx/krwL7w9UJR/P/iy1oZKQ3UQaKcSQkOph6nxvW84lVfP9UVYM7+aPbE9v5jibvtfsHzPpfvU Nf7eO6/8BL6tjhDHj3QzLUnFPayW1ftHCm1CJjNdms7ybH52hyZrHPLcHLmO9Px/TQAI73QnEvGw zQuwKSqVx9vzqxm+CtcJZgK0hf9Rmi0aMMZcV9wEqw1VIW4Znjg0w2ixfKtMZK9o2mJcooaYhg/7 CKpA7Uw4M+Pt61lys1f3WuOOFLJbffywa237faJOfw2ndb4clZ4JPeJYxQURXIN3B2naopjocddB lLYQ6zN+ggg7eQ2r+FMKuTtZD9rhjoOYUIodTdJLU+QsTGHsWyYhK4P6aEzBEj7XYlgu2ME9TceQ 2qktrCXLXbx8eLVwYQ56iExsoy6SUqTuYuIQAxcpMOkymjemNpAfv+bZUpGexUnUMyVxg7lVwl5n U/jOhQQzEARp9/21bS+Iy9PMk/a1xe+7loUheOBaOa7RLgUJuezHVD8X4AmlqDCn8XWs7ZyKWXgW +1hZ8BaBN+mOAEQLRBYdK+xlI3req1V3ras/Z4guiY29L7H5A6Vl445K+wuiDlwmFnDGY1lU4ZV7 4xoAoqp6mldy6WKcG2Fsm4nKvHRC7PguAgh7gESS9zbvWDd31uLXI1t5Z2Ko/xUXFQVccJyTLboG sjsBlbeOxSv24xZkBOdnjGD6KvOA7XkUg8X1HZB/0Ku6le8Hbm2xLzaUCxl7n9rmTeypaQzQSM6f nRH29uec7PJmgh/NGFdlSirQ7kGcgIRifkVxOH9VL/9JNDCqw+Xcye5wIo2oyjlNMgX5EezNMr8e kyD+8gIfq38ja66gvoP5JX9FG8uvwHljHC5FaTTfzVErQNGLPw6SS2WhVC0FL5SeILWwoVOVvR5s SnPv/Z+5+YdeDIy1ULr+NSf3y5JJhZ/bx5nulJOtzhTN/kia4c166BGBwXk4e9AjRYWhVNXqDKNB /f2l/a4lGwk1yq2Casb16ZSF+68At5jg/RYpayQJLv8IG9Qhx4gNJviLARq6PDYT7SarO1jUu7v7 UsRXw8dRvh/t/cvuYBPqOwbNYUozIDvjlyV3kIBE8i/TP+aPTQ8VKbMJLNcE50oERys7KGwgIZSs z7nD++fRL4RIbaOMQiccffhmjtOuR35TVHCUs1xgaoAxJ5hn5adfdJ+pOYBx2ewqTvc6/BPklwqA jXzBoRj7oeFfp8tCk9D0G4K9c96ICgiUH1lXbRYQCyjUvFWDZHyQJXq+WtoY7JmY7GJD70fG4+Xf KKkHw37UoxU6G04GuF2YMh2x+GnwIf/rnTtgct1Wf0zevG+SXFAlhZPQh3xu9zVy53Uc0Cjqyq6N wdvj40pif7Tg9uG2V+FA2y38j2oBIrlLtjtTZ33VsXcIcZ0fh1DOMIyEXif/XyqBDr3LmRA9eU/u F1hxiYBjyZKj44yHu41VyNONcOqDdT26dycPxEidB3fI425XnhQNU9k8pXDzrTLkWRuiK5bo9SCu PYdVx3kuszxzWX8coaPFbCq3HMHvo7ZMOHIC8fhPq3Y3UFsxCUAJQ+xBOIBDmQgmenSV2xDNMlGH WxI1vdE7Jrc2ttpx1vW7KrNPrpOCY6ln1qSt7qECZT9+5acTqwklL5DsgRNuVo3CUqRGCqiAMMAq v3dXCsbCHUO7NtnR1drB/zXAFkdW0YwQzCONFEsMY5MX+ZgVk0W0YW+HhY1FDq70/rnMX1e4k965 TyKWRlDsyAED71ukML7U7gxl7hmtAS0VUn3SY43XfXPft1pte+uC8+wlPlt7SaxwNMu4jhLITPiL O8HFuI6FJ/r1Moo7yi1SSME9lI45sE+JBlgDRZ2IQ2Ep8Vzeu/E6HGsD633U+nRU8mD6Lcn3CWEl UxtaXr/TNwe5+hLXNB4sRxwQ6LHKJdCwdPH1iOnXJkxfeGJ/cheBZABPqrjztp407WqHzguYp2IM N+v0UELv3aLbtw9irA7evUpA955hKHGw2JMhNglj0RKdDh6DCf4DNL/8tVW091POleV6JYoDGgkX 7vlLpkOPcLErLuKAMkuI3MYTC5LZZR8gJNlzH7SsUBMWZAL25pUN6mKLNnC7ec6Avrb/3QiW+ILa +MMbDZGqaEB80xaC58x5csX05flm+RcwT7aQOqBrwcThsm9Oen9ajKFB3gzyMqtxKC/t2Kklb9z+ AhicClHSlGyDpH9HmcNyNcOP19dz9jNlrVXcG50FLDlXV6r4y0xADBOyjxTdI6Hzu9YwSxA/0JhH u0npeg+zUefhX1MWXbhIkxECcuKqLINjXm3zx7i4qXgXSGZ63fx+sZeMvN6MKaiQ1K0E3Y8yF25J /9gRlKt/qaPcBVLdTe1M8JDU1ggLpL1vul8lwJAYqhQiJfOmTwKCUXEUdb2Y6GxZKghV91olAyhW z4oLUJoOdfFVZnHLCL8yswIZvqrLCconNmbYMA8iD+n1gYn8IW7G0eJvnMz1QC1qfIxS3xHSPPLU wMpXInMmqsCNghOPz9KM4HVxBIfSBzueTpsVE3OSrlcGs9ULuVXy44+P6dly5iuVLV4Nhxt27V/b gtou5uuqoxeuqmeBiCOVLMzaVPzwTigCWsc5FACNmwTw9ck+dBSYazucHfz0bOaD/aivilyC90pp aNuUn8FBel97yTRoC8GUJu1LoRaoscN1Je3O1ltDZfq1PsAbeM18USoCwMVe/bmDg3k0KPKteqPi fKL/sX4zqAnJ1sbEdIhzfl3WrPnOJJAX3nwglyp7n4UZrCihA8UaKUNHXlRwb9LnOAi2o2bKsXtd r/KOS5gCezm9k8weNSwkUMyUT1i+IY2Qgpaom/l3jeJk2/IbNiSPtO0mCofvjbPV7Moo7z6bKLZt PVXwMHuR1upW4JWpLjlYPTW9BwJopsrajr3ABWKpHO2BTnbj85OFhO5SCrRFzOe5xoQcHPw+nltX 6RPe7Yog3ap22Mmyv9DOH4Rp7V9XjyrswHxjE/cSGoYsx4iAnQDUgcD/AEOFiD9GHFCZj3dr9o8N kUmaESvNJj/6BbSb/7S+Haa8Ze9x8nwBdcZyFyV24HGUEy34VrBSpw+E/DqUjVWDB+onfYsnSPiv U/fR7PPLjr56qALgPeEMpE6CGIWdZaM8OQ6pLf/FbG8d2Oxsrt7rvoL5hzqqFf4c2b+96LwMjW45 O8Gg9Zd5ocS3YB7zg8e5nPsEgubzQ3CGK2u5pPrAinpHV53qy1adtGU7gpscJob0juDU43/GUEQg jCLHqHw4szHALm8+mw3OBVkPO8picOu66lphMyCJFvO14K79kP0BQLDdjIvrA+kpDvNtUaODbuBH hQz4KUj7hfhpK8PCQxfzRZf8Bc9FNQKNdA2VXfCqkGCNumeI/S2U3+aBv0H/Y/kECvhF+LGf7jnS x4NgClXLjc5Ekq/HoP40ET5uCth/rFx+K+3HsorQflYqHhRduhwwB/oCL+o2puuoCWVGjfWqMfQX 8GuVTFmWuemldIrRQ2jOPNLuxsjmnb0JcD2IY4sfUt1Pr3G14wEhoO9iItBSDQ/xVsrVuQhwhFXk N5bpGkk1YSXnIYhQU0Nk/b0dVHQx/sQs46QxeNSw3t+UbG93znxrmkFTiv5w+7IZZkINCWQRfGmH oQ+TW4H6uu6AO+0XTUvF4jVj88JFUVV46SG8fRBe0a48USOxSEqaIUt6zJwylLvj8GG0/wjdlZvp L/n2POXFipCX2ZGGUO/rlC6chjKJrzbhFlm/qUkIXRvydKuhZbDT7tPGGoiApwaJvHJ+2mfLBfmD JXHh9suiescDEnPzZcrhM6xtlp2wc/KeusPpZ3c8p4VmeSq6JBlX+SDj4tVB9ujN16IzCPdbHP1d JCqCVSDTLJKyxCOv4RUGdcw9PhUw0GvrFNcoC42ZjBh42Q8xCtvylSZcfYG+EpdkvkTMGks2PMnz 0GSAAoRaFM5PD71stEtART7eNw+Ndj2b2wj1bAct53e3lFjqcz5VB1PJZN2u/3AOsburpuRIKuUu JmGj9yQMa40Xr7cdl5o1/IHD0O7D4+nQc8svu3OXgOn75xvwh6zeJPPylidzMj8xW2O7HO71Gw8C WWbX40hVzwg4HPncOiLqTRNV4x/TD29Gq6Wxt8oLy/ODQmhqy2UVmaSDljDu2nn5XOomu2eFnO9M Ts0UdqeIhQkfdtOxZsKm8YN9wnKcO3OsnS242M5s4JseEZZyNjVUmIYlgfq95W/FpmcsBh2xjT6W 5jj5y4t4jDcV4u1M2d9Y02GA8GvGqVR+bYtU0K5CxGCAROyZHw8bXpL9lPLm4AhhAtj8arBOa52D LcrUZl/SdngJw/T0C8vRku8yv0w1bh5RCYkiydBm/5clqedGiJ4edjX1YMduGsMZEM9ka4tohZbk 43fvzp9ssSIX/RftXUfDD7E4qDvUBR3itM6+QDJx6onX3dJv0VE3W1usX48BNXsEx4Pvq+YpfdvY tVlGnUHUVQkfeH+DPZJAiFdNOo+yrw72G75ltJtRdJQgFJ3rcVB/BFJVQvmbgXXTKozX/dEKPGaL wqhZHt/8uKnPR5510ewCXL+rBK3iI/zZDQK3J4mRzvrs6SbpKrpIVBoTeeowop1vvgN6p3Lywa9a dkREf21QO9ANVUv4SwXl57EqZgDtCytekX/Dcq6IazCYYzzrK6HjD4fJrROjN/G0D2TxErzmegEe NfUWEvirQPRvjIvOWHt3Ah2brQ8mbPl5iHlpAfaui1y9cs97M8BM3DVfkC2eXOb42LqX+X+rI2MP RGhspa7xnIo7wi4Zz32xgL1qUe7QMzWWlPPcFbJK+T8pV5qpyMNaWZ0zcrZKCJGjlRVWG5hLlB8b +CZANx2iV/ghFt1qxBk5HlSicj6fDfcyR1BYFpozVQukZVHJKaPJgBEKIa0nS1GbWkibM05YMK7Y Dlsk1W5rnmt6zeOO1Hw7VzlSNC2LX5P+enqiJtLEC33WHID4lx/kNhpWxTbfGgItXNgsuga0H76h lJoWerj0U5zM58/xRVXohebVr2QqHmUDGr1/vaMZSwrD/7spFlobiUO4d8nnIxykDKJTVD32LF0u wNWxq7B1zfkHaJIaTZEdZOiqSAJ0nqJs45o7A9BVE8Itnl/mj8PUYg4RhE+OsAxFBjua/AlhC4nt oXEDNNsPayFN9VGanz56U2tjRw+6kd/LaRKiXe0ADwQNs4aRC95VFly1EGv+MpJKHcIjBYOdyuEe C+TvC1Re7fc2FhjwpoDhVh4grzKS80VPe7BFt86xIUgZFQTAChYS9dNNRz2iRxLiHlIiaOUoshDQ uX2M4oqxsIOOxIiRTKrOny1v4fXJbxBUGXKLs4w0rOgVrDiSZnBAA7bp4a4O0Mxta+kuZtvBYQbe OkGcn99a/7LDBHZqoEZ/NbqS5VcgAV3ch232yNIprqd3Df8rhesHOJ+5XgHum5rFMaiY79GfTDzZ iZt1TENE2w4/heJ32Vr58UOR5fGhYgbdnP5eleVmjaVZVF6VW+qNyV87LYZuPDenOJsMmzIsjeZk S0prJ2DBRg2JRZ3JVkhs8MATCjei8/N+xeoLu6btA8AEMERCtGa29kTmUpwCNe6EbV63A9GXanK0 f63EBTp8VhCGb6aqO2ZSqrTvcnfRanl0XsG+mHfk/fLcKWs79wViygR2Uvp34qtm/maVHfS8Wv0r LzXG8oIaJmId4c5dUvzesCk4r+NvzGK7IIEqxpwHp7p09hsT3BFKk0HqI4TsQGbFkFITEbVOXh+C BJgvzzQ/tjMLg00ET5xuHnesmdVedMJ1kitKzub4pSe04bHCC3KGlrXwdF4eMSzDDR48o+biiOcc wJoEnPJhVcJnibRn7TW0XyPyiZTA817a5bRwzR4V/0NQLxIJZ+m8SnnmwllFWUFm0/2Vuz3BpXd8 HGbrOKb41W6ggaAccEUqaMH7UXPcobwn/NXWWMujyM8I+zyah2MNwoQg0b8DOCKsSW+qE5EupXRo d6VQaTxE+Hq1odvgjOMYVSN8ty70fLvAxEc5Nl+fKkx87UOkiEMBKX2+B7zXt+Pf3fuLJ7NAeMfM TR2Yr/7Be+AS3380UtyADYOp6hx8jAQewp0/TwOGMe/LTRUsq/zy6+whCTrpZ1XPhfFnUysgEHtc ith5pYE0NiCdu8JM7eSIBrLKTtNqXF7TC7xs7PAFUSsOgUnAGKDR+byAPnb8zhf2kNlyThxXkh+E Ao+6Qmd9ESsXbxzcGfGU+7Vr3Wz9YQL3f9lmtwFKBcIta+jCDb9FbUUwI/PuDChcpI4vi/QzcSa9 3EAdBg6fKqKq8GvSJYcC5slHqI4VrZcGo0n6nfcz3EBWDCcDaYEQsG4GgBQnaRSQ0nOdn1c0dSOY LMp0/sC6zmFp4twiyXNJSy4EXqidNgihZNgU0h1xxa8UY8/a4oEuQXmSVJ2j4mZ76Q+8sjiQ+9vd 3vL7fV49lED94kzbOTTyT6hn0pkXQeYnyh0eyfj//kyZOeqWy4mFPYYGJjtNplquwBEWd0DyO2EP najg0anXZmT/ZDrixnfbzc89qINrL32DkSvn6uWRTgNnqyjvtDwaz7bfslPpfRBtRocgOOefYyf0 4O1cLUv+VAk0esvI4z6JqP4xYEuNZR1a6vkp3U7+GMZXF4uTUvwtrjk4XJ4zHU2TxsUamq4qmxe2 VzUfGns9PfTo7wY2nySlypZAIcSqSgglHFJO66VdPE90zOQTk+RKw2YIPnEZlhG1n/hpzXbx7b6H ldXBVCgRc4TtKKNtDNdPXjAu7TveVZG/WS9FPIhrzVumSqr1/prhWVNqgCo5Siwa7uZa3ne+gm+S g9xVgmlLu2pDyI3eNfzXaxg1x+hH9ud8ivrfNeOnZYqgpMp397TAkRuNUAFziAsS7pb/ERKjs76q lB4ZKhjhAacRYdXnU4XXm0uZ7x5Zk2YfcECg0L/CXbB0dV4x8XH5G8OWYD77nXttqESaAG7i4G7K uEOcyEYZtVBY9IaIjVU64ZBOn9OSXByhkC6x0nhNOLqITZF+ee9zEL6IVuEILAG2/n5xxgDLjk1o TMDXnhIrU+KsuGfmjSKMqddh1rXJUAy9Y7zAqGQJSsFsAC1Pg4oH2ES0g3nYKQEXJLkbUBDnddBP hHdWD4UJOx/J4nbsBohC1opnk8Mb/T1CYV4Ut3yJAZFQ7fHZToe/2AYkPbjYYrnXefYeLciu1aFd Ss1uIBKzuzSeVMigLm/sGOqoh2DX3DQQyQNmleC+QJgFQ9DV3wvBwgeFqAu33dcluneGDBF4f3uW +HOX++EHy5KFC+ploG/aZjPb/7NwVOiWE75bMLK9ygbmwar/EjGbZ0tj+JW0sNg703lqOmvi03EN q5oxR4ceT9VE+YSg4EoxmhCTrcoZMcVE3A7U7LJYVyzIvZzhbvp38RJBe7QjiPI8DjpMKvlGVQM8 pVKh127opskkRSZvRWMpp8XaB0vPWcFelFtvK4K6qt5wKEiJ6OhI+ThyIIl0FbmsE9ZI/1SlFEhX +mqJndaNS6EXJijIkSKVk/nzzvPkL28LKES2lo5wASxuYogHxWGzvVhmbEzYV+Z986BhsKaAdk5y RSoRVnkgO6C07jIuFCur3PaChigfJdMVpnkVNiQQ9ToWkXDWRSilhpfZlTbLldUzxChaFJrheLew d51aqchPaaJDp+RXpn24S/mBRMe1XGeO5RHM+fdU7WntpUreON8tMtoejrFVx0sY2qoPCq48x0uy a21MjBy13wDlhXSqSJ48OQtPzXFiRhe3q2k3EpzgdCEhEkBUoiv/iHbptX2CytqBMsuSp/HS0irM vgvqyh2Oqwx7NhsEFySmN8QsXJAXMfQVX5agKokhEF3PWEaAX1YpalVjf3iyzvwwbIecLc70Qynu sqGdiYbTYJe+rN7fhOsCzlbtDt90nxYSyS7r/4ppiIAdrOHNPgN158zg/Zb8eYk6GSeHGkfgYgvv iw/K+ckl3bAXs5+419D1Z7Dc/rLrLmxf4qfgxDUcaOrvQaf8VF2LMELxUiu8i+g4Nnm7qht6Y7va vWZEGNR/6aE4qSf0Dt56SJaerVow1U394r2UZ9uxQCkSd77n5JwSh9gaNfVsBaB7TaMSWmMaJUHD ScCFajxJFsgFm4h4gcolVMyLNUT40EHGJ3xQThyOoXfTW/tJpSc8TiSVB3LWR5Au23CSmeOKW0s7 jgi5GhIESSg2jWmCOjg3R1X+Vv36TdagA8UUJ2Hd61jTvTOwl6aaYMt3K+wIqraUbkKrkWrbKE/p iDSHYc/Pu30OU8NLWxRLPJleay/GztwKf8CidsJMzZa5XYNuBGl9RPY+Prr2YVsxy4x66JvQEtt3 t4E85uCflAghnKObC5dua8B3H4nCK6jmhtVJ028+2n9Mvne7hQ3WUjHEkeE483VOeYs6wy/xDGGJ K1OvYbqQzLJ9qtDzXMGZBxBPIewF6IdXn84iHIbz429AexuQjMnMC9+5m9pniDNxS9nxfTE2YLDJ iGOA44gnLXoWFmjQHHdbCAydxmgzIEcs44fJAKJrNN2KMvxJuhVPbD9g96NmjCln/n4ZTXytBeTe M/5oTHPp7vVc6EYiksyIBBeWUQzkUUVm9rIW8oq/MBW615IdSPu4FTipM6bSpsRcUgS6nXJLNjW/ a8cy6Uf/KDTQ0b7kfyhmck8a/Cnl4DJCp1J5EaAMfd9Bhc167UoXw7sghPuBT6HZd3k6X+G29HHW UA1VNjbOYnpNyRPhyeh4PXACS6KeJ0ByH7KTv6noQy6HTxn7FTNoHch2XPD3RuDp8a4SviIVWfjY 1kq6LKKFHWyEm/Ck3jVd/pbnPSWTHvc3MULAzOOZ3Ui2CQRLUhwnWOHt169Zob/mIkXHPNlwj3p9 xHZYQ9Jr8x6MYPK0LMFidHIQD8aLPozSmjseOzDej2wIN+834caUWuPyYAy0OqF1mzBJv4c23n4O xpOHOkKxEco8sA43SZOXYupCJcTMdQ1S+2JjRwozUIr1PYOiOe5tGLmFGYJx6vQSlj0J0UJ7KNNc aUySjQZjeJwfE50VGOyNUZbBre3AgImZNrRSEWGEtsI1MadbI5wzP9vUwlwIlSaiPdTdPgbKvB/T G7INQcUuPMl7/hFqXAKQZokbjfosxN6ma0QqihC/T3PBOnxwBxYKVjQPY8zhJiWiOeLkCt6sRgsu TfuM0MbCJ7UZSLLxrvnHhnftCLcYKO+7mkDdiItE2RUVRBwxTAjQmrHKBoTWyBqe3rxQHE7GOnOl kJEb/QTx5IgW9qqJXgqZ6VPlDxbcAkM09tDlCfAwdlA1RjWUJOh4c1Ibr53CR1VvZm+6KPfPH3K4 KkWI5mYYgyT+BYdUyw9Lz5Er7mfLffSKzgxpfDlVrMh1cFfrF739NDugc6kSSSF/x6+3xP7cObNb vRnqPMxkNkBi/ulD0OGY978uSiYR+lTGul7j0IDleGrAfjgfxlRhZbBkmmxw/66Z8CqM0dK3GrHS ow8G/3vCJYZLZOFeWkbh7FFAgZBq0OL0HtB2fiMiTBc+WF/yfQqvwTGLHx0uonrHguNDpPysocIJ uVNqswNYbp8bU39x9DDIzTtbzHERyGFe3GqL0PHEP3c3ltu8t4Gm3Coj4B+oVnvpzR6MUXIgLwq/ +Voumjux9uyAPAo40yM6NKTZ2n4Mzs0/4a1gyEBtzC+68HNbWeunMTPq7EdHqFXHtsntYFifI+lo 9wq/D7moJMSbTiIZmgnpYb65SSSIuxzp/zDcTfLzHf9us48HtjHaxPzbBritiHSevOaCN0EWZzVc i1LchjbE1JT4G6tV/Wbd2WHv9ty3Lmf9fo7xVl/4griSg7/ay3rObtnABeTUcOQUxwE6y3jDUIho h1ndOwwtkI2vBE9ereJNLRRZVoRBvgrTs9UTlHCxi0d3HMOX4B7UQiCABGc98Fh2qkgKx+KRswQR JzhwPO7+y4mcVK3FYYl13dFDCTscAiWne8HZeh2OqvYghPl2b4zTvi3uB0zrys5A8u2YA0KtHU1V XHhbtCJk8g4VWpT2akzbPHa9Fff66MfaFTXTjM7vyuZYYuZwMklUPup82m/K9xmLKpSHs7NP8WfG yWFpkabOBi7M8yXpd0gBVuFfnXJWNlhKhukbciBnmRcmKuIMbL+NVDnvlijEmZS2w7Oshzw5pvTT V0JIotR7L39Jnk4jjGwi+JijWFZL6UtRx3UDgEBZ9ovUitkyRJbzDalaHqBu28PeLBOQ1RZDo1xk 53rysMEMcRvidQOw8fWGIphoBhOzC/Yy6QsdmDjmqlbdSZyvCf8OEx7dJSecZz6A6thbXWfi5iBm 6RItBeHpfPQEYTF6zdHkEPlWdKdRMEiC7g118IabTcNwJDgHhNo1KaawsLPlWf4OT1Ek9rLTMyKU Kb5kGmyR4/9yBwPj4YtJVC70TGlz5OIvwH4nlJoGwSu5vGqStjd9pLK1AfnfvXHc5jWx1jot0fJY j0Y3FPhrcVU1GCgR5YkLoAdSQyapiRh2We4eSP0vp53uTx120B/M07cIa6ncLX1FQaKNHZATnVNy 1FTChsdz1215KuCKvDsYbqxwMeB76X/smd3oYt08UqAdAOkWKysLiR0WaQqeY8EHoZ2HJSP4xRa0 PdGHAFODu5Eia+P9PGWIb7BiawULOfumiIusLPPOZ5fCH0vwVLC3nTh8chRzQJAEVlinw/FgvJ/1 h073lAabAjkR6Gznl50mAkbBO6wirRMUhh17GDw5vBJIVq3WEMRFRIFXl0IRAajHwTzFuLbAHZds M/drqduEAExk7p4AAdfO5Edc5jwLzcP3XKIBrnCUXs659FK4CTGXl2AuCLXd7qzK2VqBPjxszFNS Wto0OYbj1xumue743LsyIzFsbDxDftm4Z4plHCtJ+KVuXq9M/2t9DB0tCpU5rxoRdOU32DdQWNSZ Sd1NLIgwQ+yHwVcuId12JQCtzBTOciN9bG9qHmYJk27opu/Ev09nItAoMI29t9H2kHwcL/Lta2Xa 2oP7ogGa5UZ0s1TMTkounmed19rJ0hgWUdFe6FSVKds5aC6GE622Omow+jQWqlVcIVkfrQdNYKC4 teIEAwCXNnZvl0Iwv4Z3nFWr19dk09UbsKuAMeYzu7pt5hq+SaQakSwlhldXc9yIHq+3MIiSegL8 xCfdNxkm0YB5Jgbxbxr13+HhiBbRtBz7KR1JNLWaK+ZX05fpdOu9GB8Nwf1Jwobdp5T12foYIOXX nUZiBpv1B1wn0qj4VYN2KkZVEJl5wIpDfpNeHjcJ97AnBu0OyhLvI812OWJGhzmpO7XqohvLaCZO FisW2BqaGXefa5eaXNITJQ1zt7wFpp5iLvlLJm9vru2CBwckVVl086/SFLSlbNH3s3TFm/xKCVKV sUvLKgTj03i1GEwqVrHqXuYMm7at2dneTar9muAilfpFcn8NBxrmsXHneCgXxXPy10V6VoHcKj2G MqVz3X4khYrDzyi3fyhku4IzUKZ4QKgJ+Tk+MNs4EIjAXhMFQ3r1BsTDfqLoQk9GVzmRffuk4faH nGRGzc1wjM/mchKWPYFAz1O/nxgTsnpCQ8zn7kKETV+z/GksUx7Bj95rnpUArWmu0FCj5t95NB6y DcKDHaKQzgg7oaoV+ioXdim5sJKpDiZK45fl7mjB837hYjBDJn9IoTjyY0ARnqvJrca1uI3TTeBY PbPxq5HjOCLcE0AGwCXoHq0mkXvE7j4f7TJoQqr2W9FRFKyQrVsa9TkQ1rqg1MQcA6xyH1BVtICv nBAcI+zHH42awYOu8bPFZ6oRLGUo0pmfEW0NMib+BdfG9F9q0xOfllyo509OkUwNEHEfbfGH3Pn1 GqGK9kOpzMkVWVB0UUhwD6TTinn4xmU4nvdMUvwIzxVXIkL7NU37ljsHcSorXcfvZRSZkKqOFj7t mU7ynVyOwIkb+EKtNhljamhSuLnHlUib6Vj3g3a+geP3h6tjnie+lc7dkv8mGZI4mKiNAanuOFtB if6ILGr63l9BDEQVE7xyr6du5O3jHcyZHzpRl4m3kMfFuYQ5tA97XbHYQHmWJPGuKeRK2F7sE0je 8KkeWGormpVuyhwn3O1M9/MlK+GgYxJbZfboi4shC1w8eWsz3CNIb0fvKPq8u7yd699D9sI3lfu4 isds4i/WUrESDkpfAhTOzbk0DAAE057LucfFlsaAe0Szp55h/64my8/4JAr8GxTIxaXwv5F7WDdO AKQdvphszE6Dapqs9jVv/fJ3Ieh0k+y8DhnY5U89xW/LyfHDYJ10axYPq1u+MqmOon4Svjc8ZIPE KbyCCgb7rlo+cnO2rWs7MQ2iUFwyH0fFngNspxD+lglpXhCFzbp5yjMxgGKeeU5aFMy0lcCaQeH6 riD6fcepg/1XiPxFF/0bRF9gnaBxxJh8W+zvkEIWGsOmCK4Yev3rp1OlLE3w++kEgWV1SBcmkJl6 q0TKfQwOYSLKnlarOsYehwoBeiYW208drBaLyKTYVb31wzXrszSbfipqIoQdAftvdL7CbF+OY8bR d53A6D2FpJeOcTxJZv0z0W11tZu8n1bhX2Bu4BzAP53r12ApbTZuMmAftPM3oCP6kbwVS0Ui7J+0 o+qHm/+Ec5cy8BJPSgY9q1TRutIPD5ekM5rhug6dIFT428NUudWNBn3CFLjPyL0KepgNmzD+sNKs OIGxdyGOUMIr5Kyfj7A/K6a+W4BFQNJn9GERhEkKiUdkmEapgjJNbumpI1MFWtPzF8y/hk3A/m21 5wGkP81erDtwL2YPltv/JGkZg55r4f4rrbDXXUdh3XtBaqpHWHHjdpNei07YnViBtMHpcwsOSNp/ QJd7171XkJHo1GEL2HvoDk80Qv36VpQVs/ju+Rsu1IPcK/+L5ENb+ZgcC4OoyAgRpC2usfeE9HoZ bGvPhtdzp1/Gy3v2eCsCy6+7/rGIcXiXgzDmi+8esElIbBwPHJ8AuVJpuK+KPThaajGbz0yqfcMW eBCPO62EPXNWyHqD9PkSV8QrZH6VAuS7uoZp3qJ9yyGKQG74ZaYd9l9BW1dT2mfOM7FLEx3BeyIf 6NVeN9kkB2KmCbAN1iEKQNuA/IDOAqxC6uAN8dqyNHY4PAhP3zCZ4qPS/Dmc6w3oO5CqB/Dm7tO5 FeS2pFdT7dCK19g9sZL7XOTASyJMX31gS/XhYvplq2t3X7/sgPv6pbkegv+pAEOwF740ZthRWk2W e5u/AjTOOiT4comw3BqIV3fDrNBCQCk/SPbTj+uKTIxQ32YN4ZuAA1UDU6ciDvChz+3T8bL6Zt0x xGeLmsy9jtXSHPbqP1499onWpagcbccHGc0k1Bm1WO6w07pKWs4w4fKA1v53hrf1PqxlcIUyllyx +vc4wwpBhdUBl4U7ZCLTOR7OmE9udOdhc7qVLTmqGoeDXMLrff7sEQVacqA5PwHBd80COlNjzCbn Z+qYRpZvYTxLD/WoqT2PfDnULeYlFetcRU3QiTU2Y8iz6Itu1Exsy4SUIHhm8Pzux/HxT2/KL+/e 04W3vGVo0uCxFMNsdVQNy/V7uJWj36LFMAcMsV/jj9dq1YSeBM29PCdIYj0ACWkKSl4WBjK6RnuX SKLylDAn3j5GBOCQZ3qRSevlSWgX9TAIAXfHXgBIsmlcXdmyLOmol+9UGop+ZR/icfYpY6pvgUjy BhvtDy2OwO67Trt+0YrlgyBTsPPfPLH+Cf7Gq1LN95Qhk3gW6dtomGHRQcHwentGOJXslUMh4Tdd j9U9CgRjcS0lUgQtN0yE9E9HoIC33IOoSnf4Xn5mgRtip86dANvVSCmLD1w8EXrqMCyQZ00j0ACg Wr4O4lL7RXD9cs0B1RIl2EPnw0mFr140SwGoSiCFMmup+SCxtW+Qi5hCr0zFeXsBL6nsqFqRErAK dKTyK8I8eJaQuiGDeq854KGSb+iPFs4GeIyh2HFcIOeOMuiboDPre2/mjlvE8kxn1kIQKkZV/29H cSbV/3ZXh/SVScHDgMP/CBEevv04JFylB8nv6gWrzFooYkRLbgM7CtwqZFeOcaE3a5OYaiHfpLoy 1i0/C/AhYD7MEZd4BiUbWS0UlPcYjIrIo9bRq2dzh69BOcmWZSx1EZgAAMxVFmoBpIWsAZPP11lB n0g8zR0wukQWZ1Di1I6wvWjNGqlheuuFtRx21jhuHzEAZ7qkyi5Yqr4nRis2vCJyB5U2H35YCwWp k+NsiAuUACcx/D+V0pvvy2ZXJlfG0ZtRJAoAFJ9Aj2cHVeDCbsLLDrUIw/3TpOA3+sQoSdo2gKiw IAicckuonYBDtMlhjQAirC01s9m0zE8Nje42B6ZuqjBlgm5W8K9KSjYbDhUrUuYlDJuy+aen9l78 XxW1uUjP7rBeRBqQFpU5haJ7FPPkuWhb1elrUKGebisIqYo5HImTO+jmnS/St3mVD9bcIfEUjGje JTAR00hoAojefrvGbdSUVFxSxHfF0JiFLvS/1KizBARCMOG7JJ/Onmg3BHuRxhm8uIE7Znn8gT/X 0hSacQy+PRC5+q0nne0P9o5AOmmzPXy91TwYk21FU+GiTb7HDlhveg+VS038lPQc3tWPhKqAQTS+ vx0VIrMwtp1BnKZx7es6pl6ixqH5+QjMqvhYXvXMNOhbVtvp90D0WOtR6t4Fl2IIRudovlX9VDi9 WZ+dPBVCLBZUwsjW7C5bL5WjgWTSYuVs3zThOWaC7hOzDPTRXiKllylk7DwK67SIri0vzUvd0CE1 52/1L6vYEGiNjy3r0phuZ5+w9S9ohcvM18qkxXHN2ArhUUSdcmzi9Aj0Nr4X96QcIDEuAkU0QZCb ktVgUb0+d2JW6/z/d9HmI4nAtvZnOocqsUrHbRJym9ivafIf9zf7dcSAYkbteJNV3H2PymCE62oy R7zX1IKHXTRlfWdmYGqOsHYSXGxLDHodUQSC/6yc4M4z/n3P9bi3NPku0MWZUtfBa2HUj91528Mr kSJmwZPpkAy/IRMTKTozki1GqH6+b7cW1UxZuwILwdlQqvyt5ytusGhTlTEwCEOnSfC1OLApWTv/ QAdfKegQX8jbxIYiKvI/TlD/Ohke1h+be1TWfd5CNipgQ2sYugpCIF0tFAsUg24Nl1J9rPDvuzq7 MNWdZAliftLAaQ8drohyd6KpafiyoVWwxCJjxQUuBq9i9c2bmdRu/lLjIOISQdlgXWYiVxbC9N8r 5umXSrR8OvqDigZKyiUrv7rAy4d71AszU151x/YpzbGcwM8BKVhPbQcLKQ+iAaPxn2p//dNrNyGB KhlZ2H9pOvcgsAWK7c2g3UmW4RxG/A7CSquJKRcZCHn9FV/aCa6+8eN51n3GRQY0Bnaa06vkqE+C ErV6yya1FEFC0ZB3NPDXTzeuecWuxw0bG5cPPf/4MpgO9uBXCXFGfvUTxzT3yTmufkIMcP91ErFL ypGQaAhojkvygKzU63JxM7G9hvgjXneVe8oLq+h93K9PFw+8XSGWICqo/U2KYFL/Hkqy1pt5DYaC 26ZWM1Turve6DfMxX1bLqNfpudegqaDqwAcO1XVgwURFysh9q5DVAS3z7eBnhWvtuMmvOcGn0Cm0 p1BB1hLQLW2ig+//FqEhiWh1mfFRUktltlmzvTtWdQabYVcB8Btdq9I3qPEh78SfnfLsHtuGxxlr YAvLiFppWZJEW9vxecm8M0lZri7egT9y6Z1eRMsMXIGaYrWlQHzLGzEmj24Foc4VxwCayf2Imvto bh3dHO6fNd/vJEo6iHIBWqpFHCEnJmant8fY3Ta6X8VYI/F+byLt6YG3HesOc5hkrUOfdsPPzhBK iomQ4hyXWlMZPSc0Zo8mprKZNQVMBBdj3e5ualvBQ1kBcZHYbmkuCSNm+WL8FBur78N/o5kH2TPe 0d4T9td4ChcrHz4ErufXHRZaUkEXzwIvTY3601Adyl4KfhVvzzoF0mxS2Lgp7G3aB3BSHYW0uqmF rkdIlfnd2iIYLjq4RubyRgl7Fdg8pru4E6NmsRBh7RsJsB1o3MmO1qG+1+JIX8HH0ArLtjfPpfBR Zukiu3uyNw5nx75pSdSljveZoAPujBDEz+vSo3I+TKWLL90EpAjH19EX/enviJua+i6wmbJ6NF5p M9xdMydepHGXUcQZ6fRMVx0RE5kyR7kwj/LQDawpigcAWMUbJy3pkYvhCvNgBlYMOQbP66NwDg9V u/2GOwlgC2eAUNx1S11VQX7zie7ik/QHrZmz7KklcKQB31DagPXX/f6s3FwnxO14xXutTuhko+Ex dAsFo4iPOPWvdFk7idQ3G0yOmtnKoL0jKTA0tQFV6OgYTQeoiw2JX1HVET0MEx49p+EaLyljccN6 h/spUobYFi9Wx+dp8dJNZRZA/pqzcglkUFOEDK3ngrgLDjv7eK/bIgF1lXn2zT+7GUdPk3V622u8 3VMIdOSDo9/6BD7xVC0/SF7owWtnD3j3tQDE4jpXvksEGOMGbPFFHmBbd6kImg3pecNvSfBUM1LL gsjj142gmjwnjdXRMWB1AG/9znWOfD7IFpqI26Huk/K3RBFlUECQnCFHrvRrnN866PXHV+Lhi0/A kB4Bg+LEJuQtLSE833SRaa+1q2Z2ds6LpB6x75zGrL828oJ+Nz+z/SU8dofdPFUXQGN6p3zrmTmn XFM5yCll+Xo0E3rbXuMEEQpHfpLNCPUgkEDLOzxVGIghJeATgcVy9DL/s88gAOo7wehzWf+7HKp1 7zBzxPK78WKxXmxKjONKcz8mskOoF3l6fXfdaEN2qAZGOFpXRJMNfvRNYYZPngqVgARtQyAKfhU4 l/4IaQC1ENz1yc4u4KtOTQYNqYv8fkyh+3d0lgd2MmW1ZfxPOsqOAse1qydI6VXIcwJgqfvwcziO YX/eePNHcghhCYwbDsXmkpZzTZqpOqxuvsTx3dXriQAjKiyjUkC68UwwaiywhuuXpEwD1HHLCEtw 0qRPOzLIroxtLMQnezWwnNP+7kTL4NeALbSbK7hIXrqMuPlgRgmH+ZcgXmG3e1D5tkqBNIB7Dyac qy+Z/ih6NqayqyrMlW1P2tsAS0dg/lyee0rFxGL5fhQPZ2QO9BsZ5/d4MJ+iMscpr4fFPsofomz9 X1f2vdpBKUDXQNFUaeJX+hoQjjdVAJ6oC0On6IRzZ3sNhYPjUhL/JFi59nufn2+gyh1w4HFkHHZR 73s6j6GHszXeO9RrF+SHwiOL+ip1hfE5UXQA8x43Jo33/twabdl2zmymAwj8sf4j7e23wYeAyOLy utYjvo25GT6VQWOUNpqoCGo8N8NrF2D+WYpEwyzUMqpfdkUK7tK9hZ2znoZbaClGX++xbl4Z7Lt+ h9Tjh3LkI8evLUrZ9cOjP44U6eghnwYJupBLNtRJRZSOsZvpT8gsYpVynfoQFk3eC5ugNl47NBZm YyjDHg/t6nFHUQ9lZZBxKktyglw/Y0y7VbEvHjnD1iutSGov3RsrAZ1HPZaWTxPV5fgLgtBbX3hU Bax4d8mfkugUiP2wmwcpVDYkFuYDxWo3B1PHMnL2sJiSDljtNp76OnB/5QcKYYzsVJQEjxgqqspW w+1RHtP78S0HacbgGZEyru4yzmfr6vBI17oHByzEUu9XhP0q1s06Q8ayI6fsevAbfmDkM3TCHxZh Z4KnzgkEwSkEZZ6LKiZsJk5ChT8VCMvj6ZL3jhAwEtrZ7J8iQIP389EsWW9z7PVTNfnbncQlUwk6 ECe/RE+0P3npmPMcBOgxJ7dZ5GZuH1mauouhwwBGMnoIGGp6Am4P6bGwQAkosSqF9jcqYPspHpWq dYzwxxuv7/JDCkrOjKwkSoTDfK27OVrEJ9a2paKJtiu0BdeSgRVKULjO+e7ek9r7lZ2SLD6hinWc vkJgz0OFcz0ajZKImxYBatPhsdrLgeYxpZcqoDRFnfQ4G9fprudXgX2OHUKais8L9A0aS1X1Bi3x j4dfVgf1GzLaEbVzohXJw0st/FNMNed+UuiKW7hNr+861Jjh4Weuo9fpPXZNoqZcXTeDIEiVhy1D bdhHdMVDTHEd+vYhnaI9+FfWWZGUfg/PKiHckuaksqiRdDL2n2JkSgX7pcqDu2jiGkBYt6qxfQ+a LNR0dI3uBzgmeiqjGsvdtERm7HDKtCLvteXb87vpoB4gGoLgSjZEzik9lg1cCfOLAcNZAer7r5Vt ImnBu3oBTgDkf043y1pXd3mBuovCeAnvoMDkhNHUzqxfMhqzms3W2L8nGT1ZdSyB99ZbH+Bm+e5h 6hgiqQrorYVnTMWheIKXW/BJ8ve9Hu3RQ25BuXFdXbr+zK2qS5YCAm7NTVcoOPxEbA5y8FvWc+5T u+k16OHq0KunS07jkNrY10H1ttZ5ypVpS+omz5/vQ8Fh9iUr59HrS3hKNeJBm9JXj4dK9ZlPWLsI 4evO2ozw8VmNAjlD5dOwePaQy/tggW7KzC5mt21KeeBawjzW/rew0XwaYweEQa+7mddtFQjBbh57 JBXtBRnsbfzeKunWpyEZNjhLpYsf0EF7OgSQqBfNOg0HaVjT4nMNQHDZeVvXAUe5nG7vrfiK9sOO x6JYmfoZy9RslbAoljsJnFyCTnRinIA8N7MjTuYo+CtT28O75cWKKbE8yNeZM+o3TYlmzVWizplQ MNz+2YwMMvVe+l79hbN+F+cbcmLRfplEcvHmFd1MNHSYGY2+rQAuv8/bmhAlGj2yQbkcflM/+esW j6gy9TmhWAZxS/HXvi40BM+2itb1qeQCFSPkrKyvRt6InEQe3JXj0N/ztHypnV+Mu//XDorF9fLj blCIvYdxCD/Vu80Mts3Rr8GWEUXoaxE/n38xHUfSpIbUhMRvXn2/QNOqXQCVjG+uxJH++P1nC8M3 guJMJ3iSNLjQ1MV0K5GeGj0axvAsHvod/uXFrQg74Q/kl6H32rycOoHWPJvNOIOqFaRvwp9SWWvS y2X9XK+6L+yfaMuMPKL5i3VHJOmOliZUw9rtUi5U9YC/DLIKaS8sOpcg6M5ggMXQ8E/ERm5HLhdi 8XWFHtxjITSrEHAR2dUrQ5QnEy49yYlmyXMLepeFt4W/Rp1FNuhkf7t9rbsFLa9SPMscHiH/qxrE VUREZvf9XTSC/55XLhDIX1+3akGhL5p2Crp6eWKB3Z/6Fmo0WUpXen+cm5L7K8gym5YIhwyQzf8S Wqy0Ysu/XSqPyC2nrMeLPkrved+L4E70hWLo89Nnl3uWR/ac4nhuoayCWXk+M0a7LFa0uPN5l0tp TlCmaxjKmano2r++GBwsTuXgU6VNjSgvRekhxuxqWDWN0CKDeXd1sRio6o9OiqDI4qj7BmQy44TG /3K+ndBDb3urb8GjMG8vWlzeANKDeDhJLs6/bk/mCuHKVbnTqEseVgS+zC8QCwinpAajdI79EP5U NyU2f/6jBr9+BxL8X9diimdJW2Hwb4dWNB4Rflemh5DXYLWRqs2hroYZGiTBV3Y+t+Ih+ED/b4bW ohnLw7Nxb1tDXhphpJngELQmj6uN0MRyNUlNwehRb226+a+x8qTlcjA9Yw7MF/ekhBxSSAgf9lrp n8zwfQ1y5kDHMJoFG9Ukgtj3/dzU5NKsCLYh0H9HZ+3/yRwuv4UDvt7h/lBEAdWRgOA7vE+r0OXa lu/gplelsyj9DTaABoobR8Izy7jEgsRlrdOb3Js/HmIV4Bmfin+Og7jMdPFKRsYLIdotW7F2lUFE 3il2zoP/rke0kjRyF+0zUNaf6TQtbgAX4RenGhoJRAjH0D5yreXafIgg6LlrsJRWqUW8htG2eczm Essr1+28wfp82QGbUCzBDLhBkzD8YfPQji9ZuQoJXL41ZeiycY0APUImwRFctG8D31EaPeRrujZB wZYkd29Df5XUIuZvVDg+cYOiPOCobnIqUSrzFscu9yLWVuhf224QeqgQdDPP5rvWHdVQ49AMog32 55kEgeugBdUiamS7o5x2HaVC4+W5KtP2tkjJOt0S1QgGR9MqNWyMyaNhMBNKgYEJ8dCs0OFnS8K5 YHCjRXwx3cArKS7iM+E3miIo3Ly8HpaCoTTKcmqgdHTty8Xl+qny2fRBUiLEfLh/pvSa9ZFuqMi0 x2bjAnhyJdDN2dT2Gd4I2myjmk4ESz/yqh6aZHQSl6W34HihZkXDDr433ZZYKVihAZwRU5YAA2hW d/7AB/SFEc9oD+GT/BYjMQ9HFI7LDMsnfEInzulaJoekGRsGl+twIKrInVvzvz5Hj6/jI6dJ94Pj Ff6T0yw6E9ypTsijFjbO8SSd8I78CNWKnyN7aTZo2d/ZTpo6hlz/Xma8dIbjKWLN2vYhqAYJnGtD a1VXOUV5CXoXWL7pKvpz/LciX2aYMjIBYkkeustTfjd5pv1nNYrZE0rkSJBeu2/4xfu083/u4U2R aZI5sXLL8KR6GWhowsLddXDYNfciI1UXXPYSTA62ULaItuiUYlzpb4shSAonk4Q7sn1eVV0qzC8a o3477t/EvU7pDEgBMWZUJEgbpAsY01D3/PR54ffrls08Yk4Jn7ExGoXo+qIiYhJ3YxF0Y6V9M0T+ /cxrZEOPqe50nvYKifH6IqhiscT5B7IDxlyFqsKysrRMFvGflfSHJ7Ru7GX0no6j/JH1hktMD3qW uVTd0UkzntKTyVn//gVAM+C9KwjcITY1vpWepBe8UCEDrhR/be0UrHCF3iQ3eIPpPmbWEssl4oN+ X8KGJwU7LRRjYzjUcgO5TKKKTnDZtoo9iA7oy8ZDVQIyyD7Ul4T5z9oeF2KuSHD41qlexD8UDdJp 9/lqeO677aad0D3hYRnxuPFIxleEeNkADh/uF2+lcB1on4GWPAPFtJuDOZeyfsvB3z9DQHRyHRsl Hfw8bCE6lh9I26ElWD7evsxgVsfuhI3TYIos1MmvXCyGWSwXlUzsmhTNyFg/LJtMB3MKKxAqxp9J oXjL8p3ZpaPouDR82fygVc414zRwE7xoOsrcpdoLXrBq8hPPsD3cNzALi1m1oAJjndBR2VBjvirA OkYKJrp15JBGozaRwRgdkNANR4DLRWhq8B0EMngDcFeFkDbK3dELGAT+kBPftq7l2I+J6/hUTf8t gM5zDCmTZZhkXeNYb6m+qtdFZ4/y6JJnULAnVUgC74YlJ1xs2qYmY+HZYHycM3qPYdr4vtr1omFw 9ESWDY1dMPtD40EaxDS43Wn7ELW+PcVmeBg5t2JoaO+sofo6Z3WxKrDqlo0d5E8dxSVuGDDUlaNK zJ31qJtfaogtiilxS0uv0v0q35Lkr4OcZvx12KyD1VGhnay+NzNyY8T8PgOwN4dxXJm4ec0FvBqM 4oRzzPrpKk9m54U/SLy1xRxqKzAB2oFEkZzcemuHR2az2CyI8FM4BTVJLCwt07XdWFYEiiWkzUGn ZgRAf0OkH3WsmaGdyOytJ3Z8Jj3xR67FaB6ZMwAcLYnoU4ARuDLIx5PiiG0QyPkqGN08Qv8hzvlJ nbhqjncHEEC+lWIHakTGNA2FCX+9jFwZXnSN4rqqrJW7pRmTCaLLEWyEmmolcJwHCoOdcGfY4r0o 09cw31jdgo6rBdmDcyjSkC9czJXsS++U5dY49XbbAZy0/YAmd3WdjMIOAyNi4VDbvNSC7s2QqmBm viqvFBwi6j7xEHJzca6RySUE/5+1q/dOzavL5QiRjc2Jr346EiMg8YcbFPXhioZmI/PEFDLOrr00 Y88gRNaA0yNslkkYNbVQz7sdMLA8mdNVtnKz2uNxA+AqtsQkPSKmb3SlIKvEGE01mjcQVIgMsGlC y+TWQOx+Zga8wCJZ4BxLQfpsUy659PgY0F9+BTKiyrmLKuOKk9/J2phCiq4FdekIkNzIJrTGDS0u 0R2JW3cT6KJFCZ1bFW1LKbvqXsdyO9gBdL00p0dQu6ThvmFhHNooVoZ/VY6UloSF0DV15FTBTcTT tR2/pnOYgPO2ctmo7KcoNBqCdOmn6VZa7B5P/uL6W8uxg0YdPsbCTh+WqAvo3RbpaGta4RumK6DP HTdBprPj+VNWXSNak7AVKs9/nYybVoPSHXpAaWQAzHDLGzjnH9aM8bmDMcBJDKz9b+TjL1az3k+4 M/1tYMB/X9WkYw13Cmv8nhg/IUZIe5GPwkcPISyOyRummO1c9okwBgVRXQkNMWeTEdSPwnweDysU ucjxr0vRhoLWit8S+kgJBQo3a6R+QQGVjvRRlP0kZiyixucoSBu1M6WIDA8YK7Fq1ytO/0jc4UOx +XOa3sSnm+FEgMo2KRp7gbvG45r4z1ZxCSGhdclFQxYDfr9reKDESZWu73mhPAw6MOIQHQfNrnd1 RS1M4OsuaUskNM5cdU2N6+N7qjaTLUG9vXjvSShlIsDcAzQh+KvKSjx6bZhEWhYbsF6hZ/Vtw6tZ fbJdEjqoRSB2jttDVAhTy41KOqBt3z3l4M/hkGdYRnMA6uBDfqMT1y9a0Q3/0ic3RsF8PNLEBq7Y M/KTP+OBFw1THF4qX/R9ZKmqGfAt58+2Gl/OVo0RMUbNCQr8koRTUBIZJNOh7ksqJ247SqFZaUZG zf3O4zOEZHIBU9grU2sto/ylTVz0zWVuEAZEjt1lHZVaZe/rRI7Ws/WdMfN8vTDdUt2eI80TJHIw +nC3rnhUHA58dE3GmrpvVnnnFM7DQKkVT45WgIrTpTaNfsEUgR5Z+LvqXhl8m4zQnRVdF3/1hOO0 hj3sr0KgnvsnsP4bhVWzRU1uDFb99S1RwDBq4vodGvhzxnzYPgM8VUFIC9HEaiUbjHfH9dbLcmI0 unIhvR8ZQdGn5xnyFa0ayh5En/o0Qw8AHQ65Mv6EwaFOB785Zem9axWfefRR21hpmPOtgAlOo7sR sBck7b7y1HXgo9UE4YoUC3M3uUkVOCxk36WaXVDDCfG7mdi8mNsij3OHuc91IDWIQDAR5BnLZTN6 Qc+h4PW/rhLav4+rzddXWuFnGYNnX1xTZy8FlgzF8/MB9wgo9AiVbzuTxFiLIJSEKN8ILPX6ITT5 XbjlXrFjr5Nu76mCXTSJeuRHMx8ZVBZ6CYO0GWl8ks4KXyLwzbH4aUrMImTICgr7ss6U+9N7B7kk cg6IL5h7gODoNU1VRPe2iWYBYnqTxZjtiKRDxQyNUBptKGpW0scWj4FID2p/OdLspxnFFZ7AyCXv wTMNLU0lbv2mJYzCT0ZcdxWcdcMZTlon0pA7/qJcJ3LuuRpey+w13hdjE/skDpr7IuyZ17RY7peU Q4aI7Wpu3MdlAmAy5m8yvxJ6Q3vVIEl6YfS9HQkUcXLfET/erGUdD0uh3hD0UruCqT72klC5o2/n R3kL0x+soYoEY0Y5msBastEvlyZQumSxlcj1utSxrKvg6oI1zwbcjXYWSjiFmppCfS3WLZ22l2CQ xjcE5AqbGED747OxcV/Q2dW2Ped5gSqWeoENXTWAxuNo6jr+Qnrl7/nqFYUuzr3j+L0gOt25f7rh LAz2CmHxGRj2J/81DTPDoL10FB/cjZB+1MT+FfH01bRfucvucgWq5vxjFup982UF3ytvejOWqmMX QPOoVGZwus/PKWfwkUHF3tBgKHcD/UJd8/IGjKHdhTmgcXtJObr8LR7t+l7+2a5RWTllzmxFkV5U w9QGOhQbERySdg9dPv9i26+QHrpm5VzPVhBrUhr5aRuLVaxvRsuy/kRNfeQsdbMKfos27Cm6PmZ2 LYFlpHsiiNyzI/d++S0OsOrGU0lv8qNW9lIMiB4jRVMPIZvR7GS7rp1fccPDgroVeEzzDITmIFFt e/tOODN/fkV1qQ6V+ttK0KDtYlEw4OA8be1a8M4rpP3DskgriAylhB7kvTHVomORZzmlyYPAahvv 9aLZc3ib4bjph/MiVfwsZNxqb+LiR79Zv5t7ak/LI5nouq27fi2byRK1pqCSxGvWC9pGI4Mtzpdr tl7nsv8jPWQ9iL52eUJIvJcWcrLZ13LGOWJ0Gkd/QoCObKqUjcJaofJMq3PVA/VJNbDQ4p38cP3+ oC5nbGhQnoxioxjT1oAhA3NFbOLTKT1Mdb3DOLx3LKH9MsexnoAJFjnGOoDiMQ1ZKDp/fhlo88uk St2vVjJiPHdPkS3rLwWuLpOmGqjQ+/Yobs5/gfV1DDKWI6x6llJ23neuvo2su2+Ovk8H6wyOV53V 1T1nLI7ToltWQc9EMf/YwXWf4Xl7S2l/CjIGde5JdsjKkjfYm0fvvkyv2Tgjstsk2pLGXD39uUNd 4nRDs9uAbqqoPi38QQCLAlaEgNC1Dgw9dKgPgjVvTwhJuyfX1y2rdXbH0SSmqDayu9yoJes5wvFc KJsI9A8cmD5EqmHQLNW5iIx0oeKstp1jfIXGA+I/QmSZRBiHQtf7h/tt5CfiouwSJIgsIMbD8H8Z 6v0nlRyEEReFNApUZIM7kqzsvkOnWvAGNwMhvo8KhpTxiRIOwMzp0UYqrproI32Qu/BfK3XzJ/zo OJYqsh9QIA2zbA2cz70IlxeO7fYlYRLs5R5ofKe8HH0y63EBuhVZqdLkxCrJvEsTJfjhnHaIIcN+ rqHpTnvw8NMXYl76aXrOY7ol4iXO4Twyakb9lJ8ieLq7dncah7Uy5zaSBIxpY8mzq3ByLMEv5nWf KWjBvJdtBmWDTHNrpFKrWExUWXuddiGfEWLjxF+GYL8cfaN/rgRdfjn97txY0eQrIGQjf10tebeY 7G5/8XgGXiNn28klTinhRFIKTNxRsvb+KZOraV2FYqCHfW9cdvYqwuANigu+/OSjuIrg31zNiJwo TmJX7ZJR9wJ3BSPUKwSM15m3/QB9mIIRBAqw+cHvyxCqbt+CVC4YLHLSB8YwOmZQcyPALbL189S6 /CCAQhOOilj47HXk244oajgBEfCshK9VklUoMvJLNuFJUE7LalBq+1xh6a9Q5WQ+EbDZoUTW42Hm sa28+XIWqzt8/r1F65T/CO38uWkh/tcwOJ/Be5Bsz5LBfIbZlNutGOrqUSoguypJGXR2Sn8hqrtz LN37sjQwotldLGgPSRZKnIPKQvoc1Fne8J8WFcZv1CuvCi5j6PtBC+EK2fVxPmcVb9MNlbf6VkHg ERq90Js2vIFxlMDFQ1Fk/kb2yaKuOBxTkTCzNax5PuAwF2/NAzdg+aVAVDuQhG5NQdU+sdlbHUIm 8yNavfmT3wrzN75FHh3ip5pqzKM8iGN6i2uKVKuQPoXII4pncKINQnNCODbVfcRcirSZkQQoLeOS KLQKoDPVjss3gavvFbUgcoEt14xdwZrvzN9uI1DqteMJ2CM8qVEiYHn5ScnIcYzFYRwQB8kQj/k9 rCz8HdS4zYUvQ9tqo3etKctgVPRGBqrebJoyyTg6x83vzctneKz5xhtB0P7LqZAoPOIMs2V5VfzK R4sVGn38tNnDX4Q3x+qiUBQGQuUDsbjGmWXYCdYXCEwvFRBDIcInHDRby1tAtJ4ds4VjayuvBIaJ B9UGyf0HPV4l7zjRQXaUbCoEkc5ScRK8d+SyhhUR5bSTvDrzqtyUWwk36w1vJ7KaJEQG80qptumE llfmRfx39A8SVdL8K4DBeiGwKDV/wBk/z+EMTwlHqDPM73lFMQ4kI5tHafJbpSKI+B6wCGYFPDe1 QiVyW5R3kTjVyn+fbfKKBEFxEWIj5XSheQhAp/EirABW2IuBzMSlKhnOH/11qBeriJxjj5wXti6Q iNSrnx+4oOjyXFB3XAmZ4m1+C5guxkXbfaM/WD8Z98KMycbluQOIBdZ5D92yFo7vP+JyCuQJymHG qjbBjeX5AbvRO8yCVfzewa4fM8uI8LWgaAM/CButNK8NSQWPR3Ef/bDFdMKJfsOO7nb+jSOQTBdQ fcX/lS7ua1rsXGknjpVp+fcrlTiXlQPPwUbgdxBWogQ1o0u2zoq+G5fH7DYdeKgyp/5NA0Ue/2Ch GIItSKqyguKMFJyr8XTfklwrfnXz30vwwm6xrKgwmaYDkY1Jiwgl/kZU2G8qXqNwcwSV4VaJKwSu bkpineHAiJmvZtpJyWsx2fc9o9OIES8jDkY6pI3ep/Z3l/trju33SNpvyS1wGJIzJ8m1lNs0Se/B mQQZuPLnbZKaSHjL9AV5ClJRt2cmeIxVwO7fTXh1WBVLYu8rD+coVNzsS7ymSad6VKEPo7CPEPLX 8L7JBtxqSwUe8NqADG8IiZTqvuIxzyr9xDSd4vknTaCMnw/tCqNPp9qivOxrqUCsiVnW1NlxPXLp noZTAhXl60aYG1Pq1cs/2hBkP/BAI/bZfvfTeWCV3Ba+BnBZJvgXA8SS3wOe+ONEmbkxTPNDT/u/ W5K5vThSkEZE/PLqnFzsIHF120Zx9hFdGDfXr0NAhq1DYIDV7qIjCEbh1Oj9mxggvYBnd5ccwCaT R24mHAyNOtu0DnIT4nVvJtytugqhwUITte6jwb+B2l+jeP7xZU/dbzzWM3usvAiPqcBmzm4rktMF 9rrh9itxH67WolNfZmiwv8j6tpRnxb4/A2RpsDrLVXvLr6H+hLTIkwrXMb9otLqopm8YqJGCPsFe MHnYS0AtdQreBPoJYcmNl+t3qUrKAjD/KW4RLom9FqZsc1Aby3QtqDt+mg7UYR6ZsszTmyzVFcz8 3ZJx+iN6nxRrOwDIjNDSqK5Iy41If2L/nsgAKMOolhqs33iVEc7fmPehmfgLOLfvguQ8SyAnQ5Hq jE14c1eWZgq16BmHjsTiIGHEB/fwUfBSMipSwTr6Zsrimhlh6dV63hHAEQzBWucoUF/PXn4dY5rw M5L1rnfyw/HbY3wizs8krBRp3XxUqu8q2NgvdQ2CNjOlSeQfUD7OnigZyw13pvxDWuOH6S4OcaZf 4l6VHd72pAz8Cnp7v35RDFj5SRGkeOmuJKM5hNgFFE+tGu3LwUoDOen4M2hGf5InNkDoxmpDAXj/ tDzAa7vLD3TXcNyaosSFYv9jGhIjPrdG/OCUlyV+zu2ePI8/kyIoMnvswukGPhl1KW1qQMAWIU1c d9XrrB/AlsfR3qD2GEzsTtBfuEfd1Ao+LMF3kGDlRbhsqNrOEyG5lbF1DY/4cQFGm/inZrCfmeeU P5MEriBaTVvGNB25UVukoLnThlokmNNScTf1uCxdB5uaz7bvhb5t5R1yarnX0+66osLbdfHXJ9FB Vqap5fTkP8Tf/a9DcMyCwj6/xwkBLYooAD1Eo79mmEC4DyELsNzd+EJvUG3+T5sefsPaERWiC6z/ PPjbWB9kukUrIwUhLPDA5W+OZR/MNivzidgcN6kYPJ0Fjg3r6XYuDGVOINgnoqIsEi08Xmlpj40q IztboSICK1V7yMOzsboTe/9dBZA2Gx25ypQ8NUpivei56Vfp9QUgTy/o7EmeOj3BB8zSOkDFVGeD sFgosQy3CChG2RmeHaqSeJgI8X5REZxiUMWCRbGsBkiGi3H60iZzOqiu+LNQESnviRPjINJGfiIS r+doX68TtI1cYCf8eXuE7/TppzWyJdRestKWYX8XzedsTE9+d9FoLNoX+6ioSoaKKo/E+Z/A1qQJ V4KAMbVSJcdCBU5Fo6stmcCumrdBwcIJkS5whtf9i43cxsbbYnEq7DCFVEEcmItBxXrjU2ctC1xm 9/M+S1d2UB2gTAz667vE6rAUgirHMAh2yC/nWzLwohWRCc1a8NuBHyf2cVfFIXhv/STjtn/cCsxG 8lbw3wVlkXkqbGsCIOLU1Xpn5nGRh/JJJAm9raPNBnCuKn7MEwcH9Rc+Y28rzE1bE0qCpnRBCFKs vDRceNZktDr9b2n4z6MBttI6iW3zWgv9lmZ9/VpECWtAs1G1TVYQeLDIdjRFwYQ9nhZHsH86nEPa m2RtXWFscwBIxrVZQxfpyP1GRmaNCaUL7cgdGHaGxWQSddkEpNqBMXORUPGg73x4MU+ZXvq36vof oBqlgxfIGD+dR3hVENj45jkYPJLRiv8wOHsco0rGXGEDM7sr1yW1WB5wHh72naVtx3AmKjQD9Wyk saEElLwgqwXGNaXahCZgyp6duXK1wPZ7Jtq3G+gWrWXo1AcpEmwCDWaQQ5K5VK4l6mixX/FMEMcu Cjih5cqiRRfEbdAlZBRllcvlY3wDupNgHyrlDXg4lSqF5k2aBqKDoeTm9PpHLDaGqpeJg30W+1id sE9bUDrUsaDReV3WXbAhil+wK3PAW3g78LJ5hDVPdkLcHWWpjW1jsPc37nH7L8gaDTcj/YOgtUEG CjPhpL1cqYCNdo7Z4UZVYeUbzHHpbBp0XmXcIFVSRHde2Rvs6hinGk67tWpxs7MTr2JemR3ZS7DY iTHNx/037IA0H4UmKcnSKY6j6V4sOeLQpPVg8wmbXQkkO+pKP8mmrH5Y+CqkYnHJGpkA5Q/nFVfU Ucq2i9e69USGBRaGLNiIO9+6TB1n3//ckHaLUm8qWqPgKlZITxHmvnJfA2bX4gzZwSSlFeb1wIkD obC/5/+x9wLNXuYBfOXCCtaWCvLI+ByE0K717bcHdrk/2qg3pxHM0lFrcYlWsfO14wAl32SwY9C9 ParyFLL1Q1Xl6Ogi26VKzmAEP6W01u1/l8XBHwwMBXZoeTKGMzzvlvt6LoBYMn6PtLiQug+jo5wf DkpQRfwlPrEX9EF32rT4qYEWYadovYM8NM9K5CXU5Naw+KOdyaRLaZXLwYSE+qaEEaid+QhII5gU 5IAQ7ZtkUgFO8Q10hlJvJ/Pt33K1LxHi84nPtUSYejvozwTSyWR5beX+UxaDD5ga0sBOEsLbvWqM Vnf9fkbTuPs9AYt9cA0IeK/J05u8qnmcdsLUC0ouD+qxqh0mOc6k+cu3hg2Fo9dPGc11q2VWv2E5 /6DOfTbak9EDf+nk6xSqzTmudlTn3e+LRIJPQ+3+WlyN6iJA2KL52xrh94YwZEvOa/ghhd7LYm+9 71OTzp/G670cDI11NwIuRISrRS7S6yv9l9ZOvFVmSSzCFumhKlnJiDJKbtyZiw5vlp43xRXVADtd R28faXS0rEez8uHx1ofPpqilyQrBUe/ze0TlsKrS8aslS/kkRaMPobYdaJ50IvBG0mlOH2+jPWOe KIW18E48lezcCaWFpWBrJZlK8BSiPTLYGH5Ac0rKwjjBIge/vxUUo2e10srvUx5Vv3Z916nOi9EZ YSZtd+y3nBkNXNeof2h6mE3nRq50XJt73DMJYRAONoBAGxgtnu7zTKDaMgQIDcLZhPpKh5bSvC2b sFsR/R0OyUddBFRAABFgVS/SKS6TGhEVeS6n2hh9K96CKaY93xdJi5je79Tx/wkC1L9Jxp07DC28 qTE+fKc/OCaWGW5CxGi3+Jw81E5mWWGqzN4DKTCtBgNhsUJ5NzTt60Pqa/+gik/r4YujBx5vXfXK NhWPPtjEAdtmmLQZKjM5gwmyKE4M9jY4/N5jasScc8f05EZmz1rew6e40pa8vVFAvMt36y0VZR5o 2XI7fhB2qAUmNw8dVss66aaF04+3PZj85X6MI/jqMqoIPJ9ad7H376XOt7CiIqfrwyN94UFGjR3D YBPVezQARQqvHF32At564IVLuXgWZ6CWXWblpELLzoOi97oWFW4HvZZehGVx1MHFN5WOSYmFxsFn qYcVFD229JSNwKStbuo/X3zPQIynGB3O5TjdXtFqbbOdr3Wo9tDGn618CONZmW1QSQ1xIEdVwcxU kdiSv2XwC9CPnOh1BGiX7w3zDzu+e+yv6wmmD/lWBSCILJRUVjCqdiVuHUpLoTNXZitbE2QNVVRV ruxhqz0nEdMC88ItNjOd8BXGRfqSR7bT7OcUwFRsTCJj1B2iO/QtgdDexSREdoAtyu94DdNOtmeu VcnneIjpqDZI4bkzqBx0HwwDm9q37ggHGRPHMHdVg2uADBl/wAO/ah/+Qif1+uVTecR9r9nimxi6 XxgA6HZUH8LxwJKQl6grta+9y06pai1mOnXIWAUbYxfqmI1VmZB7bu6yao+XtyM+syzZsw9GtRPL CQOivqa8a7H7/nIqtGtx/gYHc+RspQNOUM2TUfxtYmwQclAhqL+xTRLAjxTsJVSr/WZ/i7UiKOPO ZCh+P6C3HEGG0cKCLSjfn2AxcYysiC4qz1dNdYgYD3KFcG+egBCA6kkyLegZMaNNrQClSLb/dh+g S5LYhMUt8K4wOHjKizUHWyoJjNONZYDvwEjgvbZsYAEqzwPhXpNJL0/hXsp/b912MKr93Ff9jp62 omfpPmqxeBYPQkx3Ba8YICO9a+Fqrm0S06N0FdCRpfrPkToFQ7qSOZy3VCKP5S4MN+wxUL0uISTQ rr9B3r+rQzi3+HFpWrEEEE+C6oV9jJZcKMf02q6XvkYxietq5+2qJGo8oA5FlFwAUX+W1rDqvc+I tZPrCYt6n8c+PWxqU2Raf/HgyE3dDkmJA61UiNmF4DHqC2acYiiPZMnGSefVtjWZ0D9SdmXJjuWO E3i7gcRVsA9lrcE9VX2Za4qtYkyhP/GQshA0VoVSGHUoiyVEXnMgwV+kMLILHgQkZM7xlUZbfxDG EfyVKhjUBr1gdvONSPjhDraPzmSk8cJztvr9YjA+geeQfTvvGAEyM0wkNmtU82NzokW9lzfnZuL+ d7zJOkzdifydmiEDtkI86xwezowLsMU5wATYAD3lZ2xaAz8ZDGXoyzRFg45utu1vObvrsZUDw88t Gxi09Cff897rHcFTd8MJ+4eeTxo5WIItN9yN2hG8AL9rp3LtTs9nkAIDGtvWREgY+cfKTFg/AObi wMCgmVzqe7pUZlL0Vn7iepeZexxR1GGy4Eqy0ae2NHimmnj8kAQXtdgEkJxUGBQ8zeFsfEBSvAfx 6Y+rU1ODgu6JJG3VVcq8lUArU1eJGjICBRDxqVqeJ9VdGti2Ylg+Eg8Eib8kPrSErtcEc+6tJWFi AsK0wCUTYwPWmbWvrZTpuZ463z1xSFNsxxRZSEICTkO4Amj1rvmRHiLtrPzITDqOVzJ6TlY/GR3h nmb1MpTQ9BjF7uoJCJjFVPbuDIlT+cEWCtH1X7BM0QPXGcftM8yTDCo6kU2knafYGOTqG/mpmUrm r2xhZlqta0MyMwq7xzM53yD/SsBXYpDLyxooODrbbwxIMUechTuT6MtBv0n5D7OEeUzCkGm2tV9Y I0bfkpQiyozXwbBfDXmfi29YpqsjqJX+n0H8cpgB9T0LjL6CFF7pK+MBsnEAZOyRIaDog72bpN+1 4e85JClCTxkaNy7IMvWcFlYGT4O1oFh4on656D0davRD1+Y4/3WvANL3RHudFJ359xkEPl7zm1AT nrvd+l8j2Pzrr0+yqIfei0Z9+DITUzv3ncd0QrmGdRkOk2Wmtfk1I436UrRgIgjEn8Zbnw9YhuPX ykpEStPQIx8SFnFCEsr11RHECW31vGJoovGSQziK+A96dYAb9PqWByKOyJqcl8XA/0YKAOSZpcFR 4cJsWU1/gCmj2d7MElMrZLTB1CfEpYEYjdyRhFlgc/B9SJwx9OkeUHKMu5xJJZ2sDLkhHVmWLfJY orVDAnETVkkn1WDpb6zIDedGBb88NTBCpAWMba2PN62XcOWaRww1J7fmmyD89iKb0cnExdfGrBEu cFmsW0N+Du/FdA7/dxrtrfxnp9huHgLWduK03UenZQtWLEmCEAQmytff/x64f4yazrIcNgaLySCH +F0TmvU0Ix0yIaA8dAU663LqSVn2mOQftmj2zMeuZNrqAiOUq8QVPLNngTXQ50ciHQbrgd06XyD+ vprCSTKkHs0ezNDTGxeAX2rwpJ+1TS5UhvO6/DZ2ms5BSw7G/R5HTetwjvzB+LkoZ4z/dv5A0xKx Lb+htl5j763/pbaBqlZ+Y/qjGuPo8qKh//apym3wFvlqXvtLvqmQwQe/74pyHn2NWk24yyMSV4bJ vsd4EzmMwulOXgNtW5N1DPOG/Y/SDPPKqyDmGXmF0jvxBguc5wds+FQg8CJbe0eSIDvc7ic2jKjB gsL6ijuAfeJLFh9LxHiE65ZFG8pw15jGrTEuWUponFPyyNRlY6lreJHpYN5uTPzn3q9XF6o06fWj sCrDwBy8Fx9d2j+gxUafHMkpESlNHgCKrIBQSUMsmTEz8mGzjPDHaGUfuN1yEiFH8DnhaZR/QWcB f3GJPQ1Ok6tinn/RhrsnnJ2402uA740pEYzI0PcTyhZrFOBSaQ5R36oL4c+4bUwXtkkXzR7EDJaD 1zf5vMU9BFkGvoDky3BUETcowUBD6SpOAFls79aVk1dSzdqvkK4D+vxnv9iCeRawuM3HlmCm0Of3 aXAi0MxHM2vdvWWleallnowecyNyjspFQKvTqZXFpUwYHgVlU9tNOll4pSyyRQeJUeuOOxFxYIrM KzOcZMOsavJu2xdNENRymSbpBBe1d6RgAWR77/FDYyqbyXi1v3DmgFokoKDUMK7B1PrlgPtsF3KD 1KffWt9WxuBijNkqsp77Jcyu6k/KVdHBu5es6+tBb2q/sfAxgbbXcFJpnqufP1D2ForPVcV85GXF zXAQNJGAnQTKlsg9LB52hsYxxqgbLWbA/fzR/DPqKR+rTuk3Ak7mvmHNpXNiUHukDwCMbC1Minmu hEaF2qZwET4UIJ1qIvFlBSPsS12gSK4Qh6I+kVjSseJbCucx1xCZYdUmFJfo1Gt9xdRYbvGFuQg5 YhcYpz/akcTYcPPFk8PBS/Y/XO7zeepfPlLsv6JbxWR7xUxmi5IMeGLGKzvUNVSn34JASFqhbCDY pl0ZRGbhjv/C+uZCJx2WPUqCtUZMo7XQWsRk6H3LhN0zqbdxDdNevg4m5M8XiiFrtigNUGgJAeem vIwo1uYMlv9QJfNUt9aS2GnLbLEPSfxdETQgeSIVpYJ2DlEZaAaMepMNFfE1NZCMgeYo/LhKGIfi trOpLhRHcoZXScNoaTbCykoANjKIsLK0/vr3eDZKG+JIgSJm0Brf8SERZ1L/3+1GjVXxOiP6v98X Y9Bsu0Pk/I2G9CNo5upXAiFHgRCdQwa5a2coDYnaULqlTw/7IsmpFc0+G7n0olDpTOtTJfubo+IA TOSOakRw5KgXmsBLLXmds/3ibZlOGTa+E2bg184pgnUuaUf6Q1fVvu0U5vQI9I/X8gSsFdwrNCic V1Zc40HqIdO5lRISODGcjwaEXZI/7oH8bOOx4ILxbf4uAaQ6QU0CRrZUF/QN8y2OCihcoL2MRnAO 25B3WsLMQJD8zzEIy5SLZc0JvephgDzic8C9YhtNjaGjvWgKpDnaCvg+qkWGbawxPeRdu9f00T/r OvW3AV1V9warTvW8SuYXH0BVQkpZVAWhoMSpL6w6gz8p3iNBZ/jce/e3PLZLIRs5DjAxQsaBkkux 9I6LKv3fF2JrVAE/cTPOiQ7CBb07bAOQaMGp2hwqDGKtpk8qtTp+jARITJar0wDcY557NM7g1qIL +LrV2eY/jyhC1qqszcvGICqXNZL0+XnmUyJb8LoUXixa1sU3VmLGeksDT2V5PFwg+XdPqF4FFTlC qkxLdGX6cs6tts12jFU7EeVuUyQoR2KV9wMiTflxskYZk83jDWkEFg0y3SQ8StnGP2Q0iVTK5Y4S mm+GNoeiO95bwHQr1+AMWf8H8U9iuRg8uhRZ8A7A4MbLAC7ySD1GLZZSZ3VmXLJZyEFcX5PDIMK+ EInEc+GtgeZN3J2wzvfZSh2A6RyrHeiBZWYi28LRYWJPAFxIk94eelOwsjq3BuBmNckEg1pKscMW QlOOOV61gkg0cbJFGZVCh3hfkHh69JECAyO8iqV0jRo07zIoD8DU0L4Nw2XsXY5XN/mUrAlrsEW6 z/JvEuA+ORh5nlYHDiL7f+cDEGEDBoIfPsLgy1NDWhl/+YubOxnIDdgHd3jWvP+2oJCWa03TkxD8 Ox0pLqt3phmky80y8NG0HxvpC69ATgA7OB0KyCfy1mLPPl3+EfoieF+rWOCMEndy9ARBsF6FlE3f GfDIzkP2ouxsjR4uUFSqbV2R+FR6/uIiSoFabQi0RrKaY4DA4J4nQjZnak7YH4KrCJ2Q0778aToQ giCoRUEGkEJW6MineYuO3VdmHoW7iVR4ooR2bMRz1JlV1QVRIiQJvFn5YfA7qJ9ixUeJG1ImBwIK 2ypWZO6bWJlnRXgIRo6aubIHKok/1B/p/kyQ2ZegwxidHWJ+OjDm2n9TO1E5EFy0vF5cJCvekzrV vqmFW4VujNIJ6bGuTbYgb/krpsKLRBcIpvjxeoJA2yl0sFgj3lBMdvWniei8lMpEcILvW5NO797X XsBbLrPfVz4D0NU6+qQxy8M0cjvXwK54kj1fqlIqf4tranqA6zeawT8BTyXr9eB4Irckf7+d92VT gvdcOEotxI0TngjnI13/x1MqiiMT+tcxebpXqHFatlKyekbxqdx30jv7SD/a86BaqlmyM6nhwOmX B3pCbIrq2P8Q+QU/YaKklepPHJw1UGM9lECn4oVjSetceXcZhGtMDH8WCbWsDKhUJPJFyW67Y36g tBdUFATAj2EcW/NxoyFXofc+YOXLaPkwUpFsx/Uri/FQjRMXc/8Y56JoPDwp0Bv0lej/sln4zeYd RrANIHbPCxRHbnB2Ucn5Yx3nyaqTysu5J9XIJvROCgyX02UOhZCuYN+xK7BxJkiHtlgCqG2+017+ 0MA8nxVBtTNemJDqdw5Y/WKkXMvbnGXvRFizBH0sTvEr/CsdX+gsE1y4zymdFEHVNTrs8aBiwTYy +vrTAFZxVlb5ADJdMh2Va+LrWMFc9wb6eyfy5tf4fVNRkWoDQdvJ2WepMZLLrTdytuvoWLG9AjE5 Lc8udFxEjzuzV55ku2/g7/mNJndZ+wCYo5dHhaYYU38dsfpd+SwKGk13T1qYEmS3UFf2a1B3+lW9 cmsg0+CNHhlwgK9GpOLEFCSlKgZcVsSS1sLpQ1rt+dln+f45KxCMR1cFQNuTpvmHqYjPaOki6Tg6 wVNNbUL8IRFDaGQkVhzdxn9IYozYQt4b3ChJqecZYutZVN6STHdlLoJ1ZebdirNZFh0KPxwQK6Dm S/vcEQyPA5VhgEWPfF4cXvuBChfH0ffC0PadUE6xywIZYE8lL5deEZ5bAy4XPfc+wOkD000thuFl OQwXQWdGyDt+zOc60FNUywyW8wQt/oKNnc73ET5cES/zVL19ma+bWm4EYGxF5ugwFPivGosaudxv Y6HlrN5wZ6BEagB4effzBK/egNVKna9rbfN12znYuY9ZoFY8oJUmx1HhK4CyAQf4imXlrjJ28mUz LPuJ0sDzC/0qwAahEnLBMSN53x79vEw18D71r6GZhCaF2Y6UqJvZM3Fgi0IrCIrm1QH2Jme04r4F SvM0UHjX0oCxkX6jGBSxiRQVFpUMvXkk44zKygTMHsJJOvOPEA86Yg4asdBWPuGjVxzaR4SBrZQi OqpaiuPCdD0WGNSGmpD9xVlJnpDtpV2cYZzaj8eCER9r+Z0MNOz7rlwhx23EZNhoDw+z8oKain8d DPTOzNnPbrsClZltxAQzptC8qgxHZKg4qto/CYiG1CZsnn808DbUg9qDRgVpWBsJjpVidinRb1KN 6DOILet1lDjtwP1kLW0ADsAPAX+C2+6Epm2joSLHn0YnIJBA8WDya3rRwpeVfdLRbHGLF94BxLIm Cs6DrCbLzEMzKi9k7WGo7+CrOJTBtmV47rJREG3klpgkDVGew2fLAu3d5ptHtnnkYX979BcO58lu VCKSXRN98Iz6Jh6NCUlEibJEBPsUfRS5IB9Zy8IYU9AppxLzCRp2q0O6xmI4mqBYRCRqmoS9NrJ4 t+URQ+0lz0nMth1hbqJ1Ms2R6PEuNSX+5J3BKLfBtBRWclZY7LDWnkpHPcVgD+B2i8J620gb1VKm gML+X7Id7aaFZCNzSxWbGVyIan8gXDMMwr1qVUKQ4zT4dXbs3XJ7xLymUUwr5VgLFHPWu1Q3oxEe ANNnAxMvVit6mawUOicqGEQeVIftN13K5bKWDtRFDsHQApyysY1GRv/Ucg6GaxIi/mOouDFQHtgQ TeC8ZnyPOilqOV7qwK+kKSjYTkB0OhbFwEaahFexxt3hX/NJZH6MYPkqpmZDeq9DwFlCAJgsUYAF Rq6gktPx3HLlEJj42ncSreRm08el8Rus/NLxuSXZfMjb16Up0EcyHLsfVD3ExNrINIkxfxR8jppx I6r8teKEyXVNUjqm8zICw/E4oTjl2RgV6s293Igxn1VJARMyeL+6NrlKRtu99RJEW/ju0c/Qz3RS Se5D1NtlMBeaaWiWpupRzCOkM3o0yAcwM08NiwrVlFdvcltzkSYueR9K+Na9VXdVc4SlssZcaL8A uTcqhhB869Ax+EAlBZUo+Nhmy2lCTPPg9cetkx+Qu0deTAlXvn+3WSXqqeGY9uP4dWAegI2+jR6U 2r7jZ2sctTZQUzZFk+265xWCXG0pa/uIMtldCtxRBzrLucvqyp/3QrsyYqbs8OD/da58YKeT03fu 2Ax9n9AKPQ+qrmVenHp30SwLkPEwf0ebwltQDkPxIe0zwIzNqevJwbGaOEXhgY9pei4RRth68toS KRyZl4CGVUNjAxMIjW2wA3DLEeuf9mIwU499Ubr6gEwniIG5CwXyXjnGvSSgkuLmJUt88k2y9M1C UyfgknaMSsUPyRleZ8HA8g8BaaOEt93J3mhTueKlVCqDrpSuYi3Jl2N7y8hDiXI1YbrcMMIElM5W 4QKfuUZHHXHePqlS9hn9xBsehGlFn2vlQIu1ZuTdiFbm4aP4W7EjoHKfuv003yQ+rLYEtOONVagT wBawFqag5o91PuUQdjshC7X5+Rra8E9ojct+N0WQtzapLj/0F2bFvrPuUUHQhOzC/0U7KUMnE3IR Sa+zjWQUDHsSXr106XIm33ei9DtqDE0jCJZYH67e1mhGrf6lEVbZX2nQwVzzasdNwTusF35gg6JN yS8KSBfcKHdRy0BwpzfGrrsYYdBDBUmmOvxEfdlw7fg1Fv/MKtKQcr2bqYRi2+Qb0hjJQxGz0RMh YFjWgyRgcIb0yuevRJSwUPQXG4fmC5y9hunGhrLZ2/rAPvmkcCLTAV8kHgkxnK8tcYPIWJr7WDbj i4r+fV0lp/5Rck9EOZQF8MuzAfp/JrR1UGKF0AIu+aTUhEzm4hedgwVhYR0t7N/CN51lHqr80c0c 8mQVvLjrESCuHq4PB9yv0XpzKv8rrD9uUYGlxgBcOlbyzFzvN/ygpbQeJwNERfCV8jvl87Yl8mXx /Rgg7r6MU774iRKSJ0LJ6f1D+CdpFfINZDBK8JWdNtWXASAOFmwBHNzOiq51lKiO9h3D936+NRai 3Grw0ywMMeRBAIljes7Kepj8bLFzRvlDV37c1DOV+NNba9TMsGEoNDwsgM1SDkT5tGFCryMsEUVx kA9X4k1OSBUo2TJcDsKtjOD1hDgLNBAb1q2UV/TGl2/qN2dPWgq2fDJWx8bOgpPqY1gbia4SyHbd baALayHUBUFgimEMjnrF4hiON6GSMPE1Hn3gUpn9W9RO3SXpWCnvF+5eVT7yHYqMii2TaFgfZE8W rxeZiKjLx6e5NrDiLY4BYkSAcCKiupraAiy6B7NfKgFvlQWUsVi7BjW5FsqRwvm0CQ3f7Xjc7rxS OY9HqluGMlwOoyLdNNJtKjh9SsLvZNB4H0skOiUsWG8WSmnk3GKzixdeaHphkbR8AYpM9CkhFkdU YgtPuLFZBU+RFSyQN+gbZDc8rBRPcXoP7ZYa2idTQg038YR3KDVGyXE6fO1XH4auwxBHms15enVD d2Bqpan//9SegGmf0qktN2S78N9Uy0CdXISRkhyhRQ22BSwbaUL2zapq1a0fNr/QM5a03I5nMoev t0N7V3C6DPATQ/GgwhpP4zM39h3CgaRmSzI7xXGvy/CDf4NQmCNOAkTnamLvpeU7At0b+h3gWw7d aJ6jRCUoBeiixor4gbayIP8zKCvwlFcP6YXB52iYQ3LLaRJrnq8Sx+48GcxSOvckQP1TkCLO9bDn nzagKJqt8Fg5JitcmuumKDJj9iuMzU/i9to8p++VtV4iIjX9G/d56GfdNO4ObWoR3fUMK6veFi7l EkVEUmR2AOHK9P2UabS1H1QxHRdwIJU7JSMZcRLFWBPXbauPLfU3OxGFXnEZI68NQWFN7vTEHwB7 RyImFwUcuCNuXxxcHx9hlwp7psqsm3i8BPvT8vb05F4lTkIDo/zuk9LyaGqiHrtW5r7XtPBcI0wH RRqKAjMSdyKZGMLILrpRdT2MI1N+Lhn5xsBR8O0hZlA8H3JX4eYv5bqn5EB6XCAXhbp0TrW4E3bZ Fi7WpiQXQ3J7tXpl7fJgG/SQQAVoRZU/4qZgPuczu5aADJefSlnY8iUsMx09t//HBWvcAhq40Jgi 6ItB9rGF4HE6oh2IVYs0xeqgomH35UcIar0E6h6M3NmWsNCb1aG06jD20IIgNVBzfKCJlSmbp3lL J58QbtfdIbtgruBRM6pHrBf9bhqEcUEgM2W3kcVLGpCH4v6Tk/u6Eh7AlXrnV+Da9GhrObr+6gz9 2ZTV9wxipNBLiWS+KKWN1ZN+bYmZ5s6kXAd8YolpzV1xbVWyJ6E0n8EAjeoetZu7LiiWEBpJVBUc BP7icYFb357ZeLK7T+9EC2Ga46a921aMXKZpWXvbQDFkRtbOjnFaH3+TuD7RcnnNPp+DjcvitIdd HZDye9OjJp4qZhmZi4QTKNCD/FEP9FMAo8XXD3vcT2yrQQ1My2XXRO1UmJLTSoPb0wSZe4ye91IK k6HGSQNWVuOxjgYN5wgS6IXw28UK+RDbEqsqjGZYclaVf5z9zDIt7WJAU1aKiSLLLPc9Ieo3c9G/ B2mD1TOg59N/89J60BwtCwq+TLfWKtvGa7RHJTgLvpzKGENFhYX3GLJbZRe1Mnc0Tin1gfXDmWn/ CZIs1FWsUSWNgvR8Km4egWngg6luWNn08jgnEGXezozdXr/SOxPHrceLG5NF3bOAOKgkNYjwLdLl x8GKrTM4h7fxqp3b0lkiDWsY0KPnb3HtQuHxE/SZc6hgzFDXWS8F15WcDMp2cuEfPKyMyYWv6Ffm iEligy/XWbnoi4IoLcPTT51yzJXU7h7j9MbKaRh0G/KvTMZ01Z4MM3NCBcXaQSqYDY0C2TcV3lNr HpvgQy3pbPiY7YpUizQZYA7USmZvCpfAZTn2nHK+7MWDjMHz4+lu351nBag8LxMoBV1VCk1pIb/C YOHTIoQjxcgaPI1CjNHYk8rUOAa86eQD03EmvjwhR5juzUqaD1ecpxAmS/m+f+rP9YntbG3D72HE 1CvMwEcHyJaIjScwWQvpWLSufNGzWnu9Kser+lCALcgVext8OhvvVLLiRnOUCiTRvBpnBtuMa+Hk G/lKIcE8KIWMTDZzA0SDcYNe2qq506g/zHUS4SLd0TDb/pKgcjY0V1Ads4dJJQikFKS3fOln5hv8 mjybuw1RPA5sXXCM+LGLphToKaK+ZFBMKIZl3S8W+IpWZJaWLd1384TM1X6ywc+x+Qew8U6vvuTU DVQlMNgVlxj5HEAfEVj2jfbQVrQB5ZQyYO8sYTfQO0nMDg+N/unHSQ00cDuVHIKvAA+j9HcGh4Pd O5fGUifhZ0rDM6WgUMxuUnfQRaEDtrCND77zeOcqQFMK89UtVnJRI2YZnnk27Q881aViP2RVgYlY PSA11Nd30Q1HrSxOK2J3w9X4vqyQFSfARqdLRkxu0wCR/zvOvg9v0NfHynu72eQ+X4kwTgLpIQKO wRPsXW1JGPWIH7aHx4eTclXhWO02YxjdCGBC/vLJU1cHSHVfYU1TGx2iRhlBCXTh5nCUdnj0y+sf AG866wAqojfpBvj2Xj/25+u6qL0zyUDXNfhfwAxirpurYJAkuBM7jhhHTJkSjcR1MA9dHmBRGlGo DJnnB+Q+KhCHCmci3hJDFBjP0t34wOWim06yLnKPjFMCa9YP+5cIcbHRExPvAPIhCMBYQqUIEk7f smKFi4PXfFbwt49vH+X+7CqwKFngntwqFYEFKp0sngoSxx2LIdNFlOP0rBDdZx1daG/dypqy+llj IK2NdHewgFB5zNGLgGc1xc82epYmn98tjFoaBJdQrK987PevKAsgBEVc3UIZjhdKDIPxh2lMm/b4 DC5XFo0YQYJR45nUlwNJbAxPMfVMpc+3QXYabCO5yiANCfqX/H/x4Ee/6RDIdm2uQhV98nMTuNEr UOxbEHltqlk9u6hjCXMoiKeXvv8Sx15tVtaCTIzMvqxq7E1UwFDSoQtvkua/PLzrALOPrPyd0vsv erI33UKxyIKFNWTMe420po0BUofeZx5sFdvy4n3wLLHamoD0jWCXBPgQ2N8PH8EyBJNr1WdoqYyi P6Etu075yqR9rLuVel8fX1+zvZVf6ipRmP6Rrxx3H21bDorCK6L48Ha6ZU4YaO99aWWaD5Kf3vm0 WuUuqeLlU0xsVNelROe6JQxZkLhJrneSOEcXYqWjlJuXPi3HLgbF1yezDMl9oP9CpI6Q3JrUoD2w 6rddS4tg5px5Rn3IsPncZQ1ugAzmI1aQ53CvNov/FC192lITBOIF/7Ii88+Bd95m1KBZ1rwEl8bG him+yY11MMA5vFLBkW7ez+X1KkU0NVs5yMLL3MJd3eGp6rDRoXvmeI7ylchUUn2JBid6Ul01ASbZ UOsV5PdhUEVT+8XXnX4R3TXpFf8iV1R3pafopJI4uebBTh32gu7z4H5h+oIntcBYPphdjct4v/go rquID0aHlb7yS8WYm3NtXJj0EjFIHDG9bt+tMDQOjbdSDyoHn/08mVAnIeoEenWXizViJC2RTdXk 7SI7Me+X6fk/wvRIcijiU4JPoioNdfC0pxD/RkRH1P6PBj8gmJMEeyUT8K6gRPndCrKH+klYvyZe SKSJsV/pJm37f5TvWxPvT2OR5nwsv8WB/NEYYbA90c4fDEjqLzudUgsSzOCOvXLZ7qG7B1skegr6 0/+1zUjDKahDrdo69xvGiMKuWhZaOQEL75HJOTW4XcIQkwBVkgtj2OUBU+u+CAjDVpRfs7TB6CZ0 D7dx4uGZO/YV4xEe7wxwsBV+t0hCpo7wnaM2PC0L4ChL/1o1aLMs7Xqrtb4LQzE5dtwieqphogy8 54t8PALbRygIXppajZT7jgTjrl62Ug5HQ9ZDI1Czzz/sz2YJdglyWqH9UmMPJ2AX/NGBDS4eR7TA dtAc/QFN+mn7mxUnoaWCK8Pio/dUgQMqujclZxbdfi/Wm7mglBFD3JQAXuC4ZQHjtPceyxtYCJCE aQIihM9Ey2hUhQAtdKOR+ceglPgW/Lxe57Q/ApKgMlqAFClqqcKijklZ4/oSpmLUo2hvixGLfijw msMzbKVEU17RJj/EzLemVgICq4ksSGDD1MoOAZteOsp05PdV9seQGwckCYjk5eG9HiUYKo6rUJZJ Ql0vnSyZcWmn31QEvXsWVnywD6Z0tR60YBGuMH3K5telvUUnwK9QM/B2E+aK93mHtp8/2ni3RoHL GPrwlOxKQK5UZUrqnOmHMvRzsEEgZHcgvTEbnuvS5Qyi9nOkKZ7B31Im+B03Ejq+M6ktv388Lqbk 0CWsu0sg5MY3rWbHaRlAppd74gLyPT0Yv8CZjQ3hUbHshjFrqX0e6S1X5D3ozWTPpYAHeTDDDLCb c034AYATvAbh7N7Lz3hpYC1v73fDnp945qfbSlRpXXeItAdDgdx5ej9zUJXImbmRIxdSXuQ/6H0B 5/xoqCYOvOizP/NUsJoF82k/vYkMU4qhcr25NWMelCK7MpeTwc4bnYaNqmWQQ3pUhOOGnPw74U9S vXExz/f+9mqhcIf7Hb1n5YtZs1BqMDVgobE3RPbFNX3sOLL8DO2pNixJj/X7l4tSxrcuojsH9ONU Rlh+VafhsGcCB8QTCEmSFvUDLRllUdY3Ir6cxIZEqufpDJDOzguJavhcQFv3tSE+JZPvYAGIIRdd SuHfQSVvMneoCo3ARfPykG80RTYYNb6Bq2IeOUX6u3agBjqJAe4mB7ZbYUw5hS1lPdNipNT8VlD3 dNRzP1zST+tW+XOlpMnZEWFbeiwbtrRU63N3AEmhNVVHLrH6xHNQEmB/GPLKm/gKw+BvDf0Cjfbx PZ/3QGcvqYAVy6QrkI+p2xEpw3rw95or32shLQvSZIGlBRCUU0Uy3tbjyQ2QX1zArWu86+OB8M6e K5ygpkoWEbkhxy9yfqfKsG4v5JramL5tGJW1HvRfclHi6SLiaLOKpwtV4KUjoaGDm5Ue9hy7c8L/ 57H1yovSn4co291wYMK0X481iaCC/59rSSvtWsaQrIWgBIOeBKsFw7nASWax0U0+VtomwV/lqEhN SrjilQRxPGF84iVtw4KMVCQ653jIhpg1Tj9yOOpwvbPg10Xxr2xSwv32YDbHSLH9eb4BhFDkep6N DEuHaX5sOcoMvBhpW5WWHOZwyaY5RDiwDHIe6HYLTjHbincKRBND7v1jQHUBJIcW6l1VXE6+H1eE vWTErMQ7M0VE9U83O2itT7Im8q6Vi7JkwRCbspwVZC2Ac/dmKhd0tjUFQKI+n5hl0QLZDmPx6Dbp CIoyxxUfh6w/jvP0JcGp0L878T2C38w2XC51T6E6TMOOFrCZFZMd5pZGfPMTeIb7ogsAKpxdNUHY i2HWAAV71Yni9dgE8p6/1rNfEer+Lrryw4TOecGfzYMpdgLavJUej17gEr+v9nbzz0ADj14uUqgT gIrUAq5dIKpB349veSYjsyIqizGtF2i0V9iTs7MbFUWSn1K2743IE5n6uVe9Oh1LQICbo197suHN nuv5C4mC1xmhpl0AWR9iumeKsasdZwab2oM4quYmAJ3x+rgwVntEQs+iVJoRn1jULcV+uXvoZiKB 14iZfZdpT8XaIBXx4jUm1zYP9wS1EOO5sqOaNwkFGEOH79zosPzwluw8MnlEnFSamJwMD3hLhZHe pPpWPGCUnUWc5VDNb1XD5RBmZKUfDKADSiG/L9iJ9VLJddLnQ2HgXRvtH/JU7bM+YjErh4T9Ze1e RiwMZKOwk1J7FcgRHvMozJ0R8LELYml+PxxHB9N2+jqXI1ytUFVQV+Bo3A6qixI2EyxcakNyJ2Vt 7YYGbR4Qx8A0zriUiYI7hoe4fi6f1mwCfFfp9KHPRhFBfKW1WkEpXeZeYq/1GvEdeOuzRx4GrXhk 5FH1005jWiu/Az20YOaKmiJ+mGhIbEfHijGZD89awObKhIO5mL6oFoUixAktXJ1V+c12Pcwf8dlm Cj6JOCgWfFulkY1QEEl6GQKW7qKugIYA4xpUeTZl7vUlKdvHbBYF1QZZ/1hyg5mvR76tM2k5uBQi SKfVvEkzULPBTFHW0r8LnGIsDSADCJkh7Gy+GeHj0nhieqBLsZuRbobmMhPN0LZkOZ56jruUnwwU TocDKJch1HUjPdlcJsLfJbgR2J0HJbEMrBNq2VunF6Ti1HDWZjG3IphcdbWy2mvjqQDZ30EgvWxz 699mUIczniRv2gvjz8nS/Ze4bL/dzb9JwmLXzu9GfKFc7JE8noiVj/sEXYOmnbgaIXppEphmpy5r 5X+q20+SKutcKY+fTyWComQjCa8vf+KxcPOmysHP5diYleYzmg3cCVg3ER1hrO2p2oWVcR6AKRVF EEqx5kiUyE+ua5jNQULfpF5HjaVqdXM2W7yy4BQyJuN8i7xOR+o0gPIqlZVerLahh3NmKJaia1FV 8hjJBMPk0mM6q0bcXOsOBtNCeXRPApeCuP7LBaj7Of9fmIeyO2N7ir2mF54EOF9cQYytVeX8DzyK 96/GHZHFc/7eTy1zWJf3fn+I4iTdpueULr1V3i40QjJ7LTEyZdspQd6Cmm5Y/37qijbWSBMJK0Pt MAMm1rXC8AWzdSPIx6DpCac0IhqTCG7EQlMqmNAlDk0ybiAcMiYj+q5mVNUX+ZqJZk7iTdxHn4Zi nfaEGryhuIrzRVXX5Q0LWtcBft2xpVn7N4GY6OJyj/XM9eYFjzCPTQy/k8rOvLeKNBWiWytAQ/Yz fiswtlwfMBmKYNn9ampi6jTDTtBDF54v14+nk7fk0DCzAwn/TOOTrBAm8HcuxDmrvtJ8JBrjnTDd S9LyzzNPN77i7nWhcm+LPtuKdOqfuJdAUZb9ytZmTpDjqaSsZZdYbd/sD7U9zaYQOj0TJYaLLWXD 7Yfz5hFqsErdSfktbJzhsLJ7yr82i62qZ75/LzcVSH/GdRkg8euvyOV0F0deMETWCS+9TpLJ7Bcx 3xVwTyI0yD7cAg5iAqyB0uoJL2xAR6VS3mZPFxnaHfU0pOOvzc/0wBZLeGeNGkE2jGyMpNUGON0z N1h8ducawEGk95gadCzOnE1heSLOJwM5fg5mu1WbF/ofwjyrZNiPWd4wFe0k5IJF1JTrZwkeKQXZ tl+wcwO1Of/GDYqVrpDCEPyV5KFhhKY5TGWJP3p/6aqnbmnSS+gQfwmWbtaiv5vVGqDU59fe7ywX Ib6qyTERB9Ax5ja81DA13qStGg4vw3kyCQO4NQC6toi64YXm8racqBGUdAFoh/J7+/0LWP1Tw5Gw WElvMewyo/bdKWTpIGI6MmuGx3cPnJj2kpBXYSQJQmUn43p0X69zy4fi4AXuGHiwVvMk+fHmkYSP ft+N8Kh1HUV3rE9k21mJa9UjFfpjPIHcbuezsEyVODQkZQ39f3ZiisPZh8GSnJD6EoMAcoc1pGaP 4Jov5ipxAECtLpj14xVegIvBOpF9spVU5usXnxgZ8Il8v35f4wLVT3XyzZosKz0FZ6MsaJT6MAvU KfmqoMl6jWJHSl1LRKATiX+iBMBtGrEBI7STVsccs8Sf0SQm/AAxTICaodfboc7aH42KWTaooQhr g6Se1BW8kAzJ6MRcJWXX2E86/uZfFWMR3oJhLwTE0etBVJPSL6Ab0uKT3lfYaLI9uOp5hkH6ZggN mbu84jy1hMn17b9FlMt1NwV1U9vfKC1C+5qn8vizZ4mC3ukbTXLUiK+JRGoZNuRTOYL650UOVbmP Ii7XZTO03C8iDlphPbsJjsYb8YlBytVbQMuVbvcG7jlr1dUCLF1KOQPBkbiPYFIveH3DtW5Bh1Ct q5AgD72jXVznZ6bmCopQ89PP2IGuoOngwoHAqsT1h6cBvwhAUXwKA1D5jTqKn6f+UmsAS2P244Qn 0xdCTV8Ax/bUl3ErvylJq9y9vI01note9QukRiUO+htVGbARJXIbAWM4TsC2rLiywZSnZAUCl5fW 9+ZeOGk6W1JJAvTa6Zal9BOJ3lRh8vNaQzjMGNj/9s3yKWZtrHE+v7FYaQzBU/9QXBxKFs54VgDS rZGcwE4jBSagLErGoMTc03MfiEC97gRecHPx/O/zRsFz9il0vM+iVEg+Kj47A0G6hdz2m6odWgor S0r/1BzjyCceL6KWwumQsFd0ojo3BaO/9l789/owwRr2pz/6EKco4NbUhWWT5A1mjBJ14SN6wK+k u+YbMhxNjLI7bxJN5e2cq2YmdICEz+SZdD50ZxbQyNVXxQ8FNto7EaFf8Mng+ITGw0YrgU2DrT4a 2c0UwCyzl6L4jYDZKW8rvN9dHk9jCnwrSlXuHHlUGY9cXkmYEENRjpOexeY8Ki2CWm0GHc+61a3i Yeh7k5hWnypWDAP+LLnS/goC7tlVVotK3M9f0Bxtc2gYKh85VZlSGkqOzLVGBMt+SsvVSp6s+jGT g8WUSzsiXGDZFzoQ6895yvfCem3TVWdNeBfCPP4bACniA5Jmjrv0qiH5pjPPIgUCSQHk8ijse2c9 ve4B/v7Pit8+cDUoo3HVvdu57Y62ZVwHxHTsyCxnLxkJfMpjDw/dhctNv9btzVcHzh2YC/jz+73g KcdePYeE28gBVgHEuURJRfB/fZM5hvSd4mS5VUJBCnlH/mkg3D+aSQxO3yMsSfEbPoQZFY9pdeoq cmPZdO50RmiydEv6R+l4JYBh4pmyCNWmKtJDRaWuL60sEe/fTKomXk4n7fVlgStVjBiJDNU/HlI5 6aNYWeUxNpQJZABMNgnx+h7o01EtS2oCknsQtPrvZ9B/ac11gaGS6DxQLXjYhvwTWmWfQ5UE84Ic mHFQdoo64biPn8DjDzOk80e0zjO+Ki/6SDw1FavKoLAkMmckriQBpLb67eECqOoA5o5oOdaqEb0T nslJNYAh5QkDMtQW+swrUlj+nPADe1mAhqGESBOB4FNjrCiiFI/nmiCniNrqus7Tha79C7y1l5xq +dWWd6pBYLb05ZRPkctzeGT6D9Fo1X08Fph+mB3hfdP4NXFWjW8fv5H+QTS3U+qGvBdmVSpHOg9X 6Z8MQAmhjwKdiQ5/8K+Lz76EKjeBtPXNL4llKKwP4P/7XbyWd61hWovzhRVVFcTxC/zoHN4SEBcH 26OZk5cQkI2WSBDk/oGFg7NER/RiaPcW86MBhL747h/oNOMf4lnrWTJXHCGW4uNSoA7Uxbd+doS1 PrRk6k6zAuT+Kb+HlZKRbGtTXYd0Zd9/CDXUn8cacqC6DDgDA7+wvvRRRYcKldpgot4WDGWC9EA3 Pk/sEXuX4JdMbgeCFfOaMvuSZ1ocHaowAqSLaVbj5y5iRslfcKd1v/ioxehLj+7/0kh3Hs3lkXf5 pjw0oVPi1vM1Vmdyq14PkmeUzQxw/j5cEyMHORTBACVe1GwX8hmIZb0blA0ZsMURnWFbR9iV3K1P MTnn6UHVSvbjWLInLxSTcifrgk4AtzcVo/+AYuEr9YvkhQJXPEYDZqF4NGY6jNo5BB5FUAQOiwPr bb1bXYGnJoBVFsabdholgVTCO19iyiU+zWVbCFxB++5knJ6BeKeskElXwngTn6nIaZxw22WTRNS0 Nek9ty8HktbNzMFXsqu1Khjbz8cagL2sG/v3BpID2J1xVHhMORrRv8mz3Yrg1rgSYllQlr/XkmSx dO+yhAduSIVaDrhbun5Sh5qvh3mM0T2QBHb1oy0sD4IpEhO+cm0DYfEdtMKjosvF672sQmAfYycG sr/JwOFmQusZr6vNJ/yP4n98AG47SBngG9hQQtfThC8i6By9iZ+yknOmtrRLCinlmWoEAzidPE8k zdw5D6zGpjf/7Bnuw2H6o8sQjiOuTxqEZgjL1MOgp1BgZR+L+IKcR7xR5D29oabhTKgbsv7rJNvG U33Y4pn1VMHtG6pd9I/eOkzzKTGKBVUSY/t+DG4fcuhVt5wcoW3V6saKlWw7AfLsiPxi+X9elW/G kGYqW/oodkaEisbv8C1IsaiWQHufcZfCkYeMtWYMuFd8StcYfmCbT+AwU4z5APPRE4Gr2tl4a6g+ eN5GCiS/SlvIgCXSWzaW0exqZliX/zrwaECHEnMODQ9qxd8UUxoaaRBXtPTeaNR9GmvAvGu10mAe ROwdn4hecaBBFxtpZaoaXmmUEFws6vwgCbIJ6QNX3IqPnSERIzRS4DBXxnKfha7tkejGx6dD6MUu a/eG6ldaS3dN0wD4vMTYETfeCxJnomJ3awWEFGwVuf2IhP9c+CmIzpx7f3Wyvg3VdGBcHKt02kV0 EpUds5yt4697c8RStkME/dUxypD8CxgLuW/KqI4s15Iu9LxyzvUH21FXg9UKiUwsn04Z6ABZsO/v wMjWaz26lUs9t6dX89Ivc6oLan/vhsKCxAUBVkPgJkChlhi4t/VIAbeB0eq0EgaEzF6nmvRAmr04 0qItw9XZh2QH52SwD0q2bXLmoCruBamVZwm32rhnV/jeSdq+zL6tCEY6gq5ODHuxgJ8KeDLyuxHz hKoaCiA98wOULImGuNn1Nw9I0K1eZgHV93OI58keFaeXtnDJIEFdolKyHLPiKd9cTDhEDxFvgo/x KFpg++J1yNO+DHFjIY1J4xa2YCNi0mT2dmg6NwBmUu5WtWI6PCr/XeZWKLArIeNonNsysWwOPKn4 KwKuAW8mx+/IJv9oMHmkPVI/9McIldZ8TNEx7Yw0CeRW8d8pAXJaNbiNWLBpZ0Xi0a6QE+lFqdyO V9B9DD/9YxHT9WXv3QLFqI2e6NdiP6wKnrlWQbA//5teR5b+PjYgD5LUiDnhnB18x6fCtJeEj+EI tAtrPRXQ0hdxfLy1FAl0HPk3L5AAxyDbvtUoFB73rKma5C5kZtNxr8P09aKwV9peLI9CRwmD39Hn LLZgRULUc+IIejCET1GfD1xQGZO6QFZgmVhu5kaGAIjs7brHclMcniQ1+QGGVG+yyQqvY6XfYyqm JvhyGEvu1hgjegIhBrdfXNAkAqCGlGi+mXc02MM4pVRmA4VCatgMOu653hNJ/IEvR30DWh1mZxLF 2gNFykI6aBjQlAiSwMcOILyJxIsTWEUExvrrA/TNdbLvCCxhKZVCmTqQS1dZ5Kpeue2dKPlphxtU G82RWvbMEIdqXErHwUcuzwYH/4lG4mkZ6RKllRN4+IJlynaPk3iD4l81A+NFQlx4VemfAJHaurFU PrUPjdImS80fvPGfA85iD10ogA09xd1htclJatuPWl50Fa9tmjTOfQSNmfmHZWJH+rl22VxGzp74 8Nlc86gkPY8zrMm2GWVsK5JFR2WxRZ3bC9xBZEm7COxRV7HgfxChyzXsVEUNh2D2LW7FQop8Jifz OijJaausNn8YFToko+prTCGWi7qoTq6Owgt2xm53Z03tODg/iwTo3ZLOijgipQUZu5sfYMA2/HLg bUa2rKbhnDF8M7AI5XPOrSeGntnlfXNqSc8O2YQQC8dPJX8XUuTOcaVZD83VGiJsv5OTIVx85cxt 0yetTPpZfa/XKZb11iQlBWGofS3SK8nLVsDhLDq7nNbK7iy1xoGonKEKaXL4zVzUs/PGFNrUO4mW tPcGdpEPKFLNTYlwOUe7twLx07/C2RfrbAHqBIrHlxAyD9AL9aQtJ24DfRpkoEDCnWEhkMH5f1v0 984EJlBQGx/mxOimPhTlKB769jgI+cE8+nd9kFFTsXuXF9qy1i8Ixj78NG3HUW7lQa4keVGyJVXX k6DEWsM4sfnJ064Reo0ouGU6xEAJHTsBpp9c/M1OlgaHd6a9ffNtsMeePYnxZzF/9nQP6VMDFvLw Er9m9hMxHC5sY4Igg5fTpSs8y7mE1BnV/K37CgAqrydqIDO3sRITDzfYgcPY5yXrNZUO4+fQGSCn ZeSDj/L9Hj6wQntzl+RnuL7rsP7uBt3Hy3Kh4jy91sw5vdb5ipRnsQjs6n7AkSTU0TBysHHU4cEX HJWMcrIee91gemeEIVERmxlyXUTYSyTNclgmBCE2ZlB+onsAUgBHemApIFAoaJl+2fBFVz5Z9lzM VErxGk9NUn/ze8mtPFPd1pIJ+hLzNaO8b84U2MdUX58Rrhh1PskcyIk0Hlc3qMcXYW9BAwju+REY JeE/T/1goRo3mMNgd5x+qAOlknWJpR+NkatU0soHtWIuRSmgORZVzkzxoImCxaUVeInccjfxaH4q Jj25Eb0LJEnfdelVA/JgivfxLlholvJoca/CEHw0BJAAm+ebQeFqozGU6d6nnIc+jDVagu/FGIKG m7tNgWpRfCQiI+aGIWtd730vZao+jCtp6NIzmxeRjsHjUjyuJuZvbmTrFpshKMLk1WNkBB+U7n1q sOlW3UM5UxLwh14WeuNETI3PsIWM5+7/9OP9tYj6ABuZ63hhl0Zw1dPz1wWspB8JjLU0qR+srHr8 uqFAMqdIbECqcoE2I+V32qw1mN53GSvbH9HGvEhumt5wFphe4lsbehjXaSHH2KCjDZb/Dw2ykSsZ 6TZZvqPKlehIuFXXBloZYupb+7xTGNsM7UkeW3CaqpNeSYAtwOtiYG3dciYFr/2XFN3+WssQDFCU ttp6YzGjJyJLD14q8V5X7DJ/luoRdIvE4uIefMSgblBtbId4vvnYoxBN1IxO5EJ7QfpKpVxYwSgW q9zmsbReaKxqyQiO1Jfn1/8OGIgFtwVpf5OXhWO2vR8HnAWDuiZ7fOZXFXf1hTEugGV19HBuU1bl RBLZ5pRmGD8D/I/xwFZYy5pojDtt9fThzjhMtBkG5QkdAeViuovo2imNktJ9xj2F3PIqaBFv0rXP 43rKZv/mfg7WXDN8rd2vBhtwzpJmBFnhpt2m6Nrc795ta53uYOZV7L2N3X5I3FACPLC8GV7Bka12 7OeXN3rfqYK8fbGQva1pKt+R8ytfvlIA/7ZACo4NeEha/HaK/5D1UkANwnSX6v0UVZ+B7KSVIsuv x59jEEoURFvgKzlc1zPUZv4JmktBhD9+omcbWH4lW+egpQRTydVfgCVPBOuIHU00y8xn2rek3MPL 2ccCv8SY3JfAraGV6IiREPxQPKQfelWyCZMZOB9RQVLxbWgTyKcAcskJX6yjaNuarbRKjatjIZIa 7/6tB2B6E+nY64hBih2sZedUUapfw3dVVV9TSv0Pw1F525FeFwBc2FeTzWbKBPhasfv0cD08Xr/R wIsmPb8YppMF/N0c+aZOivTFPRMKKABMThALh3sRz/XweEXkIJr4zfaVUpbBiW8CJBqvpFbpfDxt uWZKL+zZdv44uIwTTZUFXMXyDZyWWFZKXsj8zvyPc7HsMVOA11nccpEHMko/CK1rV4RdiI5r1udu HLGIZwlhl/FSGdDihSJ14+LhP+3QhyuTMxVhAetL3tCTJVPmty2VBqx3R3uJLQEaPWRlEFx9sxO/ WOJer++5khNExlKAKIDCH5P0fwiNGeNoT/mEgkdnYbTYQV/z23qTaaIuhZ9YFc8ijnxp3f+R4lJJ uP4/tx720IVozTfk48sADeMp0TzdASXwq+FTPU8eVPDIsnkUNAwJYeJrTPRlz7979caoz2OQTkEX XYsYxFnVtMBYGiItItyUZekmSDrAt1JHyxMC2t22Ja+0+iTtlqlcegtmA/w1UUpc1vfrVGWB36SB /l048p7L9gXHHT0YTvUZsm5D4kPKfbS0hO3Oqw3c+NkhDSRj1PG7RuLBPOjvA6bgXiorBJ3YC2np ziorCNHxsup7bmTdtJeygDNs1cT+HMOZfueoR51mNLUsO13+fcyfjTPvKYdZHJ7J7KsD9ZHZI7+V EYVBfZZaioY/In1iVlt6Ote0OXtdcm114s6vA3G6THrgCWBoLRk3OWLeeie/jRrjlTC7JMwEEyD8 hSUA0ddtkSgj0coZ771LIi0vLpmS+Q2Tf3oTghQillgP0uc6M5adukuznRjqgtrU9nz5mwpLAmPj xuXuGDbJ6IIOSUI33wjxhducIn12PRd0va/xoHAqBv8/A4EMZ5ReFsne8vWuigakVXozdFYk8CY0 JqWjCN9r0pr58O+Y2BA2ZnEuezqmacbbGjuC3d7Gtd/1leeu9QQTAK1pfE8ECJxDhDSj+kK+KmoR YknA8Z0A5Jghmukb6/sD5K2oLdM/LxMgSKFxVOVR/EXP7FPvMhm/e1swOtx1UxmgAmeDM7Gi4Mll kfOG5c80vxQ5ErEp21u7bIT/0YhrC1YpcH1AuDtxtx3QXsSDb8w342e4Q84PnMcrwrK8Y1hePAf1 eJ/PwDS83ypOmQqOrm29hq5jOKKrD9TZW2hLXMoVXE7TVs9Whay2l8EPOyCjEARasl7yL01AlWGX yTONcedeDvSYyDTloszfRbeNSRA1aV8FKN34PdfyHqv1LBddA1rVxycW1gPHdusBUPLHwNMhfhK9 4oCy4Cw4Ja5R21X0O0iVv3QnYGo/UlnWqd90xpQQLNFYoqDB6k2oHj6xu/SI5UpP/0wW3W8l7XR1 tWhXIgY0rMfqnEdIpwaoHXfJMuxVL1plND+6t5fc0KL+wlC9ImroCilvKN7U/HTBH38gppLKbTYb v7qTS6y2Xza6UUAww2qgZi8NPT+RTa2T/QyF95vWP4CclRkLlvcYiHL/RtUvO5FXTATBZZRunRCu chvnnRk868UnYoyuKWN1/cyDGFZ6raeNuWwoFO7ZlCuxbEYTERCEqn2BtfCPlgh5Ae9Itl/3XZ6y 3/HOQsHvpdMPqr8aXY382EzQdHJOIsWNlR9yaUayVtHLv/TWHswBK/9qoc74KTtbKxpB5gL0mhKm GLwbiz6PjHVaOieZPTx2IwJegOwXZbfFK/kq3hB5WVvVuww3fxlPqG9u4lwz7qcVPFtnOw3QeL9R epiZ3nf1svaqKtF5nDm/0oixBM1S16scC1ENy1df4Vdq6s7bc1V5oOpjcoKxpC1OeWJhQuY9hdhz 8+WrnC9gSG8fM2IUbCZPXtINrA/8xeNZrDpt+MPhBbJdtr8HDdLItOm+UQWYYlmodc9JIfkFEoeW 2GsJV/O/jKYnHEJ3ejTQ39i1y2Yj5oK4u5m2jNN1wnDXXIve2SOxP5OL9k+C+yRkLRwiT5GbXuPp 7K3fJI4cJvNFBugqoKHYwQOTRuXiISBudPLg9MpvS2ykx9n55IsjakS0PkndiCbtpl+bNv9zsTLZ pHZv6MaqclJY2RihcKX2luG+RJDq9Rg87xRFBnyvZ7piDi1x9nb9iekzOL1Cog/V3/DQNOJBB4eA 1SJXWVV6kS6auAuVzrU67gOxQ9ZWZnmUTXUKWYtrEyshHYTLUKR5UbIXh7GaNpURPKapGqvO4SqP /EoNYNWObrX8XOgr62TMvtOKjk1G8kRxKDWD5AkrJuSOogZI6jE74E3y44zinXq6QqgqrRIS7B4E Puou1G/TDjykhTVueojvw7QhiDQgXAwzvHMf800hf79PNJRxN2IgggtELTPVglRHhLMRIHsFRr8K QfgbcAl4BZ+3HlQ6+MmOZ2zpZugG2yRYK52WhNZBlBF0QINs5GpRa374kShZtpCFm1POIgKGDEej 8wnA1+q+5igpURdonedaZuXBeLLnJnzrUESdwbsmGOSiJEBS/aUdX7KlPAHq9N4NYfbUSZoJSvRy NLtL5A4jTqw8TI2/P90yv5BFNjFBs6TwDWtR+ueacJ1pqIEMZ5g1jhHW329w8XC9Tu+La7zdEKwj TNCl1ghEtKg63tr/F+12Hf+UL85ejLJo5PAYceWY3l/cbM4SeP72i6wSyI/7gXh4A+ZjJF6Hl5jl LM/9vL8kz+bNNWy06cXam7Vf7muqoU5EXpBquJgEMiyayDzEfpipvTFi1xJNB2fcrEIKDV2k6XIC S5FCsojLmYYUZy9FRKH/QfT3sMslbTH9XMTaWzmNjnuyZCMNGBhKmZOdyK9ASgr9peMiR3NDx4Fu sMvKEMioGS5PlSFOaDsjzB4OQNABPQDDTIokM0QjjyKU9AH2Ve5qVaTP9kCxnfjrDhtOsby/9XeL XnjTtBIpcmPyt0ITOPRTjP8Eztc0GAktURbYePFXKFrk7Kcm1TOKgmstf7cVbuO+a1s79awlod8H Ur5XFf6qn7lq5dJKa2+2pTb5AIr2mw9ehceDTmAxTjcm0f2u8QTkYrve+Ql6D53Jdc5cLUJDUD2F 29U4cTYUO2Cw6pgd6fyzVuRKlIICCDqOuXB9WhrOZ+B8u1bMbbSOQRz9dRk7AM4c8nAWFK535dh5 nRqt6TorarKq4I8zBrVqLPhhD9vJV5eg70KlEOTkiaI+TviaEiA1tEgBnZYDApiebef7ggAEkGb9 HpBjkk0KvBRUNTD/6hQWlyfNV0CG6VfglHWgJQc+Kz+tyrrG1BdYLaK9n4+DBUaccW0HHTJvROc/ TKYa+B8361MRlGp/IBUT89REykcDiVo21Ct/103QovzQCBUrD4ERrUeUszNYj7xspVp3ZQ9SZuqJ h2A58Ao4gQxkLgZYtYvt/4pprAeliEfSLFKYEb8fVetPX7I6RK3cXKyCoNaCOujw+GQ9Vx98NJjV ZXST3jjrhVQ05CUiYo9L5vdd7/3eUvVX0NMo5mHtb+h+YuW0MbYs4eHrcqTsR6YOmOwgdxZ4DWql dV3i6nCvTlzyt2EnGi28a4yi2GxEyqLiIgRG2Gj8VicRmHyj6YAOjtt9AdanXi5xInwPbpy5Fldf QLIM7hDhOdW1olIpyqF4GMF7gpN1SpfZ6IS8MzdWF884EP/w/faMW4iP/tj/kDfgrTLIjPG/a8LW sYQeM1DFhlD4Dk1czneYNlF0dawYNT4XhBZTGc/hvb1knoEeOG9ILrzAuYkni8/YKTYTl0/U50Tr ZatuR4P/ixmd5qqqh/N2/JhGTs+Ezio1E2gv4ceAC9d3cf2Ha3wKD1SVv8aRa2FWK+X9Pwyo5kLO Llume+IuLdAtP6Wz7AvlG2QFqFDhcUXSeV0jbouIrPHREM0QYKXiYOtt5WLqSmFvMX89l1BUykjt aJUqKQGcqqY7VAjn9nufbbIH4lM5Fa3sxt6XNXu1b4g+ESqqvs5sr1BwunZZvf73fmmj2d9oeQuM cv80eGUZFhCb+dQhg4NoprRThaOrbh0dVQXIvDzhxSiNGpLVqdU6yLtq8oYit+8JeD3Kz/68LKe2 NH1wx2CtSMUSTBkCJuabGYV6gJ64E1IqqYlCNgZGL3oNqQkDhQyRunmEk9/C4Sy+R8lbE8tzHv4Y 4z7h7uDEDE8mnCftq8gpKL81udQ3tIYUZcIqCMbCeIYxlDnf0lAT2LD//zR5EKro/Pe7zLZAqJC2 35EAP5JiiKI2GH/0+BXeXi6Xr3QXPwRZ7n3awrNUqAQ5kwNWvRd5RuTSqM/7ejcHB2UswwhkieZ9 G23UdQTd8qn5cfvsFYFy0/GkT7hYN4MdL7FOEW03tUTFO83oRtPBsODvpAlrwSS/uKBV79vZimE2 +zOorP4GQRaGh3DutgZR2Cus5KJ/W5PcmB8czxlz3BfgXdvcOdhxw1qqXml6f/sSC+E0xgEd27XJ XfumhN6BO7S05lygGTDQWjbJ3i6/kej5MCAvS8Jg9OkckDjcIrSWFczexZ4eVRCYMNP88baFznBx xh6dUgJBX1+AzJf7NoiZIOY5qbC8gI64xgN9MzDtrrfnoPtbdoFAQEq/PERJn7i1XQQQf1tiRI3M bzCSIe0Xo/eo90XkQbR774T0+kyy43VCWTbln7SHCyr35tJ3QKw4yGztImqi0YKALIkL9+Y9AIuc Q7z21mb5bHK9Y+kgup7XpzUeKNVjK00Tb9roUFYb272oetWcHIcYJH7DPJCr6catjuZlFMtDlZK4 Y9hAuNod7nKbm+EXOmJWruLBUX4ua6NTbmWUTCY/Bmnmsonqi5UDDK/u9KQ6YtOZVJqbfS0Y3zRc a0gZraEO2fjoeKj6xxPEFPoFXdt/2FSQHZfg94PfygUTJtjZgENyTErjQ2U8WAqwaSaI0EWV27c8 Sl4rjv/q3O4y6OdhOXQpHsxlo02i/+YH+feeM9dJ0VWhjiWlBV8RbR0GOw3bWyAqEKXvxKXyXJC2 bO2NJg3j4eKSm2TgAu8UchuBabWWclPRrkByBjSPEFY6kd42CqOo/YuH71sY7w8FDLz1wSccO2C5 P8BtAixq9NOlHzhv1W9WEZsY5BlsOWNlUxluTn6iCFaQBd18UugvvWQhprlRRtmVIsg+zdVXHPjo zMImMBj96oPYAryxYwd2YNa4A3NKmPm3u1N62ILCGjmtSdrUQpolBXu3zzMF8bfFBInoRQl8aMFB qg/Arlarzdi0RJHCelerD/bsEzk6D3/bQx5VyDNhY7eTnNvTtiDbxPVC19DQivYBlcz3wT0MPb4C 42RnURd6Urzm8dEeP6XUukpqa56LymJNyLcFNHSEirzXThzE6m1lbsIheN+DFL06gmEd0tmHBkIn gjhz9GUZr/TN/PPYfabQOBcmQBAGx9rZTC4yUdh/r77gjyOLT/kh2RX+5xZlgGtso8oreRlsMiml oTXkcf76mMGrvgg//2IQBRjEHso2/Z7nFC046Gsgu0BXFfeie6I04CH6HuuwGnoS3jUOAwbQKrHF efrJUk+2FezFkoDExxNetLAxeEJ1P02ZnrlGPi1ZyqM/MuRF1w/316QpgSvFZm6rmK2a9a4Gy9qq HxW/IeilNBwPbEnNIsjBAapzbCuGCijXr09P/Wc7fltHkKSP13jBjsor0bflGqP0uQOiWwqoRmI1 pS18HGo3OLUoLDre3T1lz3OkaxOvDkbYo3av81vjhwkVOxJ3Y7z0L8Dj8guJwqkOxwkdayWXKrY/ 6d2YZ93FQ7qS/UEp4xZGlvW038RgTwW55Lav4iA4KCErJN9ZUN1I1SSaBsz76jgd0g7bH2oZfOCt Hh111XdF4xMaU7bS2ZGRGFbS8jrbf47Mcfv0WZmBo0FqjU/pd0/eyuwFo/3bURyoK1khmIi5kHnW E8AcOGuADi1r5R2jb/J0VQDtGSeTgeCun0iEnpVVfcm58L+Jf12Vq5NHdtWBQQlPEX5E2+llNnDW XgDjmW9kEvTg8WRTGHRGkfK520z9ciHB5EZP/IB0I6tOiPrZFOxRVv+bevDH8pFCmJ6h9HZE68PG lOaYOEM453DAo6HrwSoyN0d9/4XKM1d2xcvW29Z8EfnQ0JhC3sVaONeErvFCbsrJctl7qdNf3+R6 GXqhiL/k8ANafJRhaqnHfFQInVZ3gGxHEob05rIXZfUIt8RJUhMkbhTyPYTzxOBeKPsPCn8XNGFb /DY+FDwu9lc0j70+7OLonFcFuFi3/Qd6wQ7v3UnW5jzT3+4aSYv2cUkAEQ2Dgg1dzpo9k/1tbwP/ i0DNWsIZeTBdQWy9ud+HBQlxyzKNEuVMVlH57FTVr4FzjfLInSoA9DJcqGpGELdUyH+LA9qm6kT5 lgbh2DXiZrlMHXOsehqYGZsAAVxgJLBAWEcwkrfrsTOZ1pEtqkK+rHNCmDhItZRSXndBjCE/JLZs wjM07CwGYypzTizbWaiiB1v6gc1Qw7yUfFc8WRifM0Xze4ZUNALMJnFS33Uw0HAyxe9H9NqtRDyY goQm307XXLs2XzjNzlowMjGaKIgCHnTsRKz6t6UKewubyCZg9Vri9ka9tSmETsHx0JatgQUVERfJ PP07VPZT6v24bnv0PEjDL5NgQ3bwLm+nA52tApoNsod/phYD72uTRPpX4HxyfK5OD8NJnogxggzB boWA14n79F0GJo2U3jom9TpY5KUxHUKxXtpWPJU2lA6KISuCuNuhfjOZEyOk2RmHsQ89mDtv11ys gtN52PeIYX/eb5cZsNSyai0VTix40ZcWPY/9ymGNvrLy9ohkLk9xYjdUBEZhb0HYHILSDb27M5WN F0mRfSl4gZHaS6GPKrKDViHlOyJ/JtjBKGVttrUC3+A7Tm4/FBVCtCUhCns1mx5sq0EgiUAERyi4 G3+iia7yFxC697znvyzFY3B6ALls1zLIQ2xyLsfUvTgcuPlhVmlup/ulPEBi8KwbH82j8RXGr0ZE 30yzVlu6WLHKpBrzF8vuYVRFuPf/vhNHkHH5jnc6HYPfHzkF7eemqJuZ/IqEbK+JQwlZtLL9LgjA aa4IMBPBLiPNCSZ8EzsLxzEeaA/2M11dGZrKlKB8EOruiBqp3AHk2VCDULuKDJBfIvKQ31PiLsBy 3yz6d3IIhsSvRoZkt3PdYX/gNV13gLOW8DjEG8m+5TOYI2Zwg/2HCcRuH1OCGsSUGcBlljlhqDYG 3MIwdwI/qWmzYxs7UYRQf/5/1z/yu0TNBnAYzz9Hc8NZPpRGSYCYBmL7b/fFeMSUCXCP2mpn6esd xhq/sXqgRrl2GOyTy+6q+/0MOoa0MSlcEB4/sSf9K8Lg+xD0JUSRXRYPdJiwj7u8/zYQcO17Q6Gw 8eAmlTPq+CpFPgd5dx9P6TaRvftMInyiLAev3ATnX0mc6Iwm4Q5rl+COv7NzOfVlTLB7d6FMN9Nq Ri7yW0qdiuCOPAoAStbsdxA+ArXVxGMZCVAfnTD9Vn0TQQVzbTKnSADkUoZDv4jOlhzSE/NXOo8N xYDenttEMVw9c5PlYmNWtuWzRIN2scNHdlz8pBQOBN6tyVKxqWJYfMXDxXrJ1AllrbW61Gjb9T69 A4lSngxOCQEyy33T9lRcXSmDcmLhb1RM9Z52CEPHVDhl2OznyHGBk3yfvzD/uby7jULOrKX1lDM2 cxzMN/17LCOlLP6YoffrYmlt/4QG7prti+OlScp7luSbN3zQGALZQUaAlTNU9Vka+zvCNN/8lUHc EtjFVSDFLbKYju/UmoPSnyA6dR+ErN0KEER38aZB1WWZ4REGebWnOumMUT5eOe7farRQH/MOBdnT LVp6lCMgNe0KvVOdr5iyYpkMv3/HVe7KLgFr6tbaSMyQMSjG8JktpV0MZGXs4UYj3wkMk0osPk++ VV1PqQisu55Ct/x6o/P5jDmZZkjVqO62pChBam6JuNN7nBnS/3aieXlKK/AOG+maU45G39UL1E9C Mc+DrGUV2s9yCQ2ZiP8d4r4px4Z+AmJJqWDtINY8svW5WSOpOJ6TAujD3LhtfldZyboRnP61mXtu Ovdk/MVs2qTXUZvluls+3ey35IUYproDyQthsCx7wSl/2S3bGHsFwpIyIDsPQMWz+qtS/Yf/8rJi p6oJPqgyIliqC9FUiBg08CGOXd7U/x76/9XXpU9bm7j4BqNog7xFrWaw8/SpDTthsXrC/TTR76gr GydimCBdycgFDV16kx5HRu7sfWFYUh1zGxsSQp6AH7FbHAFBhYT7cDQlUgdBueAW28ydpYpvXgXL qdWLCbKQDp82Siu3ogQ8Ait7H4wPXk+kt/KeqgHGT5/qdaCjpabdPJDZiy8x5d3uc7uPd7lYBbSB ggbU9162VD1sEd7LldSOXRbn3bHk/Zr0bQmFR07CzLqug+f6jPFiLSXq8A3pFaNJk55eTcQBDjgE xrgLrv0DczpzXdQCguTKsZGHos0/IJo1A2h4FAg1JZQHGIEwnF3lqCyYz68d33ZUJCiEloVHWVEh 6jTqtesmRJnQmJb/wn9RNg2hl5WSiPcAme0EO5kNgO6Dm7HWAPAB9W0OEShlB0h7i/854GmFL3tE qinuUFkQ4wJMK33u7Ids24eRoxz07B40I2NzGXMYcaAFyuGmBPOJVTA8y2VqJJ4Ir4trF357qW8A bZKCNNn7Gpq6/R7PF26+SGOJxdWXY9rhyMCqzMJ+t3WAXDUJ8UKazY6woc5lrTgGgcU6oZAgXpSh 0KmDIds9karVET3lEzyCQRGZkB/2MHSj5Sc/5cUIQNiuCM1qXRJiYlCEBlQe3igewiacNqRht6UV 3kb/O4aikVR6/gV8tQO44Tl1IaPsWdu2YEfdzp4o08w9DxrlURtY8Mb4nNHCLey0bINyYJk7B0DY G4rFlTk5LlMbU+PSYPIu+UzSCzJ8AJULcsoKlDTt3DUwfnHCSCvC7v9hYqoT8IIT8jcmOZOZhiP5 b3daJK47Sl2OdtjUbWq2l8f+pdk5z3cy1BwOnY9ZMoBJjoxC0oHycWCASMj5wEbOlBhV0Rj5mCkF qoXJrhDP+GduNzLmJSbLpYUho7upJNtBTml9eHyRJ6hAXJv4dEf1lNg68UVjxzqZj9P5AP7+RmOw u2icxpyDV82sGO/bwGlWSZQITltnE1RqlLJJrTVsyEEc5mlzRCb7zihGO2I6UTk5fm0mRoLqJBcK OLrHawDt+TFRdUdykR0gmQGIOI/pbeUL3kGNH2axjBhTKbkQkrjDgSuixSbC3168mqxwH+X/ZAfK EBC4wN0AnIKGv216dwaAIV4z2heYLN9BBIQUDOQ9z283ZdMm2hu4w/YnQFAS/b5eBL/Ly6w7atLv AIjRimFlqCju0S0UAl2Z8jtBzMoseGeYPT89/SxvLcQman4nBtmwcJU+Bjnb50A++K+hW6RypiiH U83SjQXLoeYHRyqJ0n5ZPsB90y0S6/5hjnTbbxYakynQkNUXEhNTDJB0lpQc+u65C3+m66e4KX85 0e7PVkN/8NbNy7uLvcvIdr/PPY1zkMi+3bkwvt07QEvH3GGvhf5uYuyxnyZZ3MRYiU6SYDbn3TMZ wcDOGGb1l7jH1ODlgMdndg2cpW//FmLcUVEPfr5TXfWjotbd8jUGNuqePIUpr8VJ4UPLFfrZ+vCU Sr40dgl15FHV45NfXKS/sSG2m6jJz7DOM3Aq8Xn0NjuU348LUIqkjABHioREnJkxzdNTv8kC1219 Tkz+ZF69iv/Knzu3MfOl73oBJJtk3UEjnqYOfxx2VTXDg2lnF7FY2tn/P1FLiwg8U+d6aEL84kx7 8LKbAK8vil1mHwGhmNgsRCDa7Q1wEBd+AEzHsT7JtaNt5qdoAuCu0UEc53FUeD33LD7JrRhKxZJf m/V4bjMwrJUR1+gBzuo7izTCyYZibKzT4zLNHY2lsmjmhSkedSnZRVvCFKwCL3bdTEeCd00/CP9g wZ33517o+gf2YS4Y8NVFbNSeLETqIRBV2NNNrCwUQ66gSgpCcHveSNmfR25M+1FiPEspCnqPnT7T l7DoC9FyF+1np0JmCO7KSblsuPnwVQ9++TSb2ex/VZ/fl4BPPxG2MUtEIGpS3M+A2Ai0WDBFCcoI ItPcyZOc0DA/g293PtFAUJRAJxviFGJR9piGW7RM2wp324DiHYiXzOhXsfrMuRjpUhQuhNur6cQ0 9R/JGJFVoRWOeHPK1WqJg3F1WN32EUnOOmW2jw4vsu4SNI4YxE6QnUSUaOpv+PHt6Ib9/03wsd3B CPdm8NLSQaP9205zr7+lsvPPu2B6K3QsaX+PWsFAZAZZ6b2UtR48lCV67YWsr4LooQan7jyE/yL+ opb9rXOlbXb2wD7FUeHmO2lMhedQCCJLR98NjasP+WBVr0LUm9i92peTgrHo7hwWGK7X0MxpHb1M s1x8HpOTdgJS2hS0al84MfTLin+mMam5FEJQST0V32wGf5xVgELRhQjGxd1k3Sv4xS8CxjPwCwFY 1B2CjX0B+j7A5bPGPx4JuSDxRHF59/SKbWHh75+beHyQiTL3qq6/tSvCjIfHPGV5tgHJa98HMD2F np7Ecn0QWqjT9fUFmkLAbNyN+TBdPTCXGutnPUjJKQe/EzJDna8ZKre9ge2cuCTqce987MqgAs9K LqHUnoYc6Od756Muvlo6kPB2SHvBOVSIM98A17JONRDae2d436hEixUTLK1HKhMx75Yxq6SoDUxO QBrvS3RuYh/JjdBTyHvUweQJzLiIesUruKtudB/BtJo+nLp8xMkAtwag6TMNSbokjS61WAh3t20k 0ifgm8MFFVMAh8GwGjjOtWwFO69blxRr9tp1UreqYmb9CnPpcn7oorEgP2cxFbj7gWNfVXqPHgWU jwWnfyjI5+p2zYtiFPk+T384d4sT8QOV96+LF37xw6hXMDKb83yoSsxTWolDk9mxhIrZWaL6frFj +dyvwEhPP6sVkuslaKjRKmV/MyP3Rao+dUVonH/4mPhSiA/R0lQE63CVNotMKyg0WizNWdpwSoqm DpOjAvnGiTz0uHlHrRvheD+bvqkS1RTpYKMDOB6UJNFalwGbsxi/beI2CxO/nbPWow7gEUTDtWH2 M7+7mCu39P2I/9jXtivwJkc2DESFUw+QgRzxcjT6oXoA+0BORvJB49/tV4LTBj/B6UYRFrdId/w6 uMg1NhuhPmFS6NJY+Y1m8VXBcElIJAhJFV2+fR+uD2Y2RcMEcNhfDiGhjEv57lVkr/VGrN04Dr5k pZIeYVbmxxXbR/lvBRDux56QxNgtLEImsR/ZHzI1VlxBxiZkKgUgIyoNoH49cn1fh7bDmCaAdUOJ BGcnzwwSAlnueXv3WBIVx0fHNib25micTL5OcZgAnbtGSZuC++QFC1a3A1WHGeTC8CD6T7V5BMIr d+IQLl3yTQkm0D2PTkH6BGW+ewGDXmEHGH+3lno5DOcsDC5aSIRcpGwK9KjadhFvd+CnTmgbumKj WYemd0yGQbYyXMYkcveuDTaTTVgo+IA3Fxhwx/1vzfmSp/Ma+z32XfoVbyZ1o63lGewNV9yuF+uq 7JtlRlOwSBJX1Ur2a7tWP72NU2+1iXqYBXbgKmsXz8C4I448R0nrgxiX+mNT3EiIRA0Ex0dRYnCL aeWRxwFfM6L542xzYVGG9pqLqQzQju4t87xnMQGrUk+vSSgJVXbNs+FO9Vsii53D4PEA9opkjhRT wylOfBBY9jc5ix1lMsI1gAHndmFSHDNasxBkqdZjaI7BFQjt4Sgr5oIopxig2LhMW8DNnb733NXP JU9CM0DHpzcHEQjOBp9cZIjNchI1miHLEUR44rS6kf7OsJQansL1Ts2gSNOz4nICESE6lUqY/Pd6 PUZ/KcUZCH+KAQkx84oWNnJO3FLIV21DTGPboUBmGFeWHW8yH7doHBzMvFTOjOx0wpfRM57ek0Ue K9ILJhQjs66d7aSDQ8Kf19QrwmKKrSp8KcTV8aO2jg764LSjV8iESXjvfcpeI/Gwd3GlYNwlIeC2 zqqdGYcTm725O2reAMcIK1nezfOR4qBjnNjvbitaI2ClcLsNOMHcmjLlx+LWCYAu5jZrsmkwdPdC jTIM5Gaei39ZlM377Pkv9WIJQGeHVaqQRQT9h1IbSYr7SQu02qqkvf+tW09B2nua3DZa4YpE4tsE RmSYFEFkvhpgSEC6sXnxo6ZJJvkK7A1NtH/UcVfd2unjU4Wah8H02Ea6b7N0lT/hdlKTqHsDxwUV t39FFw+I3ZfCEteGICtlVnbS5k9jrVgxdqjfaJUo0VW5okOD0pfaejdZPJnHlS2cXMbKmymtpV/x auIkeYSzCriUsQF9jaNRG7dA84ZU1i6tv079UAULef5QNVskFRQikIR87DtxjFbl5+L2FvVgbbqH IIcDp+V+Ns6dt6I69AKMYh1Ovu9c/xl2k6GeYFaZDGYQTQLu7/VuEat2btjjimb2drSjF0xGDS/h NmVO419vTXEGffM8Y1nNlciaHX7MTP8S7FE2NTEjwkWssAr4LCCdaInwTdp89CWT9ATDli/00E2D gMIyZEbmkDnq+tmCFgj1JVFLdLbraPIi0/PcKYMy3yTU7OJZPmTOmixATPZPRNjKWXEeRe2Jzogj cONPhSHLdESe6yBXiROkru/XLskp+hy880iyqcwvqK3xoEIgfdMOGu2zn14YuRSHkuk9qMYnuTAi XSGFGxW2v/2RcchDcVSPu0qtpq6EJReSWjE5SRuRM3QR2PzohbPtxdQDj0VrMa06bC6GvBmb1lVh e1y0EYOQZyP93IwhRXtLnrATjr2ZnraDWAWTPiDfPvxvG8LiImJYslzM7LZZBkPkNS1SDSP3cwNc 7iWGC/X6QI2iVc/C5eDuAyAj2lPLqQ/cx6Bu4wn420kMOq0Yx9doAu3U/fy99GS2TScpU5LveAJ9 wbUp5dAsLoSfu18py7wD5KU959M5sXJURihIa0/ORFBli0MnZ1Hvf7EXXWdCDxGS02ky7ZUTpOP3 HeHqAt9ba/OFSeLuvc3UyWpBKJKvqSDtQ3SARlcTXXVvjYR/Ko7jgcn7lJxn6oVpV4gqFeDhjTwn adhOk0gMI5c0yNifXus1gXygUGVLg7RVCo7X1qXg40+xjtNoSHcFPm+EWw4R3tHewMEb78wx8Ega IstExVCduQmZOxLY3GWGs8nzHQ9tVdCS11RpoX3hUxFOncG3KKVUNdpH76/ArjGBTYCKVoZmOODW MI782HLOT+4W6EyGyOjp1bqkv9bmSmOBSpasEAqz3lvbnD6oS/oKl/CkIDiS9ix9RT9D+9odzP9w J0v4dmiWmR6fcY4dDL9QxjCb8rEnkFrEQpA/RUuErDNxdwvVjoZYHXis2gtHhq43pju4LdJl8f7V uP1mIB73u1co5rA2+5IfFsU98SPuyCbttn0xVVYgziP8D9lGYUTP/lld73H3fC7BFGqZKfL7jAOQ QxVCXmB3XePB2g/RhcL38g/5OXajSHT4CQmiX0iDjX0Xv9+1/zoXvE3L63qFLj54DU4b6N2H6Fj5 zh5FuNFs4nGOUl29aQhnM7nX7kqXOFTHt9nYGFghSPrbGE9Z3B0+ruzFQKwYlVHiuNL84xgs1f9c bgUXEGljXREBjw3q31ovGf5y/wiF7G9tnHKANSA9p1BWlHvoNMfb6zBaf3a6bB5wXVolnK3F2ZkZ uSGerdlOC419n0D78Y/hpEud4x3ADFUfQc1eKc8DlCu35T/iJZ5uqXvZyHk1MwPdVzi2jdT019bg HLcbVV3246zGTO4KxnmZoTA/69dr8tLelbxzYzr7BRsNYyVdVN6UJsniQunLl5hPJJjymxqalrXt BzVFw4/B06zoRW9hbxECM1wPTwGkCHj030yRpFQnqSnmEDUqAkFcaIsc/xRDX/30DIRh4ph/8CgY LBGMnCRYgTwB2LHN51K/+CcnrQfv8GzoRLVy6Tbvl5S+IquIgsIYatmdIb+EC2cScFF1U88xlYjo fl7iMbkLl4qAJFTobkMYtO1RYBojPCkA0sOjjJ9BXqNI5/b5wZyrPopEUPjDRFRlGj5Vrbu3Np3B ix7FSjYO178g261DscjKoJW00Alo6UnNsUk0tgcrH+V/XvcStnYzyqO7KKAxz36VdQG7AFLsGR2S yabNYuTvcHT6sWPX4Qlsa9hBMtkz+MHTlJs5n69S5S3LqmOkdRST7cNLhZEV/jNXBkZt9HFraEYp xNn8+VXdPwwUivep29irnnJLN0JmtSE95Q9LTz337/jDmTZkoj2UP8MdPwr1tmbcfe3fXFKIQ7NE ho/iezLZf9YVeU3zpdmrM+aHrvqwjRtjAwa8bk0bUh1257q5EKHsZVMBe+z6i+HzV3DUBkAFMhkL qpPgRsdL6OTp51zmcWZ6Vd2q3C8iMF8PzLz1L4Tls29BxCOkiq2CuftkSBGI+9new/ZE/18PwO0R sHY65N1knxSy4pZEDi1irdwwR9Br5wNO9jPyHMmJfwb6+D3gamnbukECB4Im0iioyONVwWWq17z3 xkFDRYJVlLhyFOlbnRmJO2+pwdO1L6L9TBiertSwJhS02a2ZtWIWn2TpQFKb6/DJACfcNN9f1mQp 5fcZZWWPbd4yhs+kWZh5XIoPyPSZRScHNNjRCgYKDZW6rSifenNuBapuLIUKN2lYGs2q+0+3GgcF qq1uMIHdFKZikzP1IFL+/66nE2tDX1xfFKPUiXV/xSX7IH/HshPlsi2qstrGfdljfM9RsXL6af4m njgWmZxuAe69c1eZtSpI+4FL1UunDMPCgygQw4Ykl3IB7NzbgmgH0RWJ8WWooWvjsYB0xEkvk63A 1yvGWqttnpWp9MJoVpS0kIfNjQ1H5tk05eyl7Ad6mqVH3OyfzXI+Of6rHwX4TkyYr6UOdmSM6NxD FLh/dRDAWqmTxEl9d3/0XOnXHE2dMfn+3aGTL8aJ1B76IvzSMbaPyFqDTJf1jl287nMeEglBOi/K 8mDKEqmufEC3qUNR91vdqzL2NbPtC8uvq5JjygcBSP3MA0wlPzfC9Oi8FCZ1gEBBDA8m6G3kXOkB LqkfdA/+pm6JQA9cvmflrTfn6eprph9LX0dQqTLI2xNxGuRAuSp1U++G5eX2mULZLnYKXPdfN+Yb Q8VifoVIqFDVm7CmfgrP3QA1YM6NSCcWLK2AEY4EilC36uhWDwGsxURoDKT34z2H76DY13k2IBf1 C6K3S7srGZOkrXm+ybk/AS+dBFOOuku7kaSsyHCRptSZEA8vnC4/QnQJqM7eyYwCxxL8b9y4X0hV gEYjc+uz9L0l6NgA7JeNdVxwvEpDBWvPPg90zgbIoLeTvDxCbfMdsXMStJyESJ2QPuF3IxF1tHhn QUvkj+zA3dU85GA2jL2s+fSfYWxgM8EO0Um9IhnTy2HEMf0oZzouoTFtUXKHHk2pW3TWFmAsE843 7NrMq85qUKS76QqRwAI9K5YAIWnUIUUJPsdxyvDNI7shveF8lUnqHSDcFmubJcn80sDBX+7O8s5S Xjxw8R+TrDbEvtSybTDVbiQKcqLaJqLk5jcasJ0EfcwMFoRP882P43z4cyU6PZ/QT8DLxF60a/Lq uCWt2eUZCpaCqM3tAbHtX28uicMGqweyX+fD7zWwbb6nEDnwgw0/Cv8CI/qL3+Mz1c3un1CP3EHg CgbaTU847ma1JGanldQFmeBlNQE9v5vH98TcbFxQfKdWt+unsaeGVZ6Que3Pf1dMKd/cbJLWUcI1 d5Ewr0xvNXDKbWWWM9KZU20pTWG/mVOQKjSDYFuiqQqmWjBnascuRxbneMlerN9KB4p+NCPJsB4h jgmXTGJbGVyOd1pJzxfuduofjf1ZHNm1ITT+Sv5SBa8XEC+mJy4sdpnzkobscgZWsB7P5/YcSi/q F0CYaNKQPg+P+i0elgSFDTTu/OS5r9a4uGTLl8fOqB3vO+UDdctwFgpmJO/gmQe5DZPYbQ05Nq7P 4Gg9yWBeFwUTdrgGYyDoDy5AUAB7u7AaIP1T24li88hKQbI/MpCJyx4f5eePq9VCF5L19KvuBKCM FHd12cIdIo5R9PtnXsEcVqlAU5hraAAxt8bCcW/FMsPA/0IMgFJ3NbBndaKZhE/ES76bfI/wZgbP vyYyshghBs90bic9FAKM+k6Yz5WvZxgvzXw7rKJw0QXzcXL6EVDoO6goh/pWkP+Zr6rceiXaQhax DRFVzAFOX+8dowCS3KekfLCYiVQrbc0lQMclenzUxFAq5fSZrFar+DWbv5cJJ+TOyS5WlAZpi1+N CWROOKqI8tJ64tWo0S3bzmiwtTtv67Vy1t0xm0JEBSpDIUat509HEznq4BAWw6UaabuhabRnj595 RG4ZkzFE6jJbY30v4FNk/95HqncoqkqIxs2hD6o/jFQQ/+Nty2oDXbZk0U2CecOAnPvMqsD+M1cV RNq2Wwu8WYm+9/fa7Ao5kWtDDuYL09ufKc/R2wz2cWVHCN2F0W/9HybRBcerZ42v5ef9fp2wAGlH +P+Cj5fs3sbzqM2CVh9LMHzcqvkWLm1uwDslLrLHGnpo82RX1k8kF21dqjAnaY61GOK9VdEvytRE IT+2RIJK4qJXCZlhcerEzGCdthSoZE8ekpyKiMD9R5j+kurwsH3HaHehzzxKGSWvc5eo+q7aBzbA jKLh/RvXmMYS7j4tQR+qoJu/13dxwqSr0I2euQ8+3DG1nbrvo2iYvKfjC1JUCSGv4SiFjhopIvH0 EWAR6htH3hnxnAWhUs1HGmx0Qg9VDNUeTm8PuTGPOc5IiFC+UmDg7fYXzjCmftEa/orPQTJ3hCxc IOKXY2k2dWDg5mbinLqcGqUA/PCTvi9pUCN7+Z1QG0stsXdQMwahFj+K1+RpfB+wOd+rb2kA+yNr hVbVRKXfp7DgnaARghoXrSmzt35WzUlqM3/QEH9Z9EN0ZQY3EhF+r1aNgsId6+P0h2ONGUvp2WXc qybD0/xAK3T3Z5lJlHlmto3+Ihh30+Z+IOQb0r9pzFR2o3On8yiueyfrK4wSoTaxI4gFappRzW2V FMXiGRcqpmJaAa+cvR1h/eMgrnO2wgxRh3qTZUmwZMCBdCy9AiX7gf2L3xhsdeac3mp3pvl7cJQw FrpHv80mYr00LO+IFQIVJc4+iYialw6fc2RUQgZgkMXPO1qhTXe+34is54aa3jwfDk1gz1oETLjg 616Iiv49oRFU1dO5pLjnd7OH1g0PIaw4ENxrd2fZDxcLDPYHveXeTFYdL3BdCZ9qImQLDIX0Ngwi 10Z8cge1+K1hB/hmqTaHdu9gsXSMJ9mICuwR+FEhhZAWXgXONtK6WsrMx0KtBttzXQt0Nnlv6YDX EhSoTDEd3ys9idhNSuwBRTMkspb/WWiLLmuKmG4MxfY7uPkzUjkk4Funjlc2Oo78xIq38nhaZp+t 4FhxOaNX/KByNzOh1HvuP7XffKzm2E1R7vSrcjwOqdI7/A4e2rGDfov6EvqHrmvgt+bq1TjwFO9r JNOn8tRQb8FxBcI30FAS5Zu+VByFz42tB6VCeypyo2l6Kv3qi6G0aZgdbEXyShBwhVA7MRC6fDRt kGVTUXyt+v5UOYuTH/cdz8KBHSYKxjWNsAW02rT12l3UlTbylp0YQnQbWSfrEoEuoHI9c4VwRfov emCA51eEC6GZckQGr1qf3SSnCUzU4YGmca0v0asvodyMxEDAA/wiMg+qu2fY2P9uUn0ksQfM2Brd 02+fUsUnnB75WqBACd4IGyVC9LVtJfA1KEJC+OcL3v1pwvNtCCqfKyi/eMxa9NHCUYQMowyLnv4E vZw0vXHJHJ4vvWYF1DR3ssVoJYxWyYtnxh+IEVqHOFo6oSk34sifnUp1K4o97BSi9mryEBdstD8k pJ9X5XPpWqxgv2fdk6he7LkTeh8T0UjdhObF/l72qxx+uvwu/1SlFwW0BtyA6LYkUUmYHwsi8Dqn l29qOS9g762uU1D2vgbdtmz19afA3lLj/5lczDz96Vfv2BYI+ij5f/nI+c7ZPsjYaN8ZiZMCQJAH oLaWSIAzHzPm5Mfnc+wiasbIjIyBoPudGGu31uUOwun4HTm2wP8N27DnBTeJwHeIMBjxnr75a0LC W3riodBYm1b4MYu7IJwGN8QFtOgrrAvgVm6zqmEfoM1WN9FmqupeboRY8QhONAwYifXrPaEajCzA c2sVEOcA5EdpE2lMLV+UQj5NZGz6B3aymjxp4XC4E9nioPs2qF+YD/hvgpFJMVSrxi0vGfbb2NaS 0jOD/IIGoh+zNAc4gs1ntlE3RPxwEEgdHLw3qNYJ6DtWxw6C0p2cgafD7HQRIqsxFA++/A0JDfql NJ6AoiqBPWge8CVLdbzVu4RW0YPd4Nkyv0FCuFFBELFjkudZ3VmMWPfbGeR+0vod4WKHwNN+dKF2 sG0G059ZBT5TB8JtgshtQfUSdFk0QlpZscgho2aJhmlhyN5mjb1JoZVcAo0F/fW//0J1hZ2/xHvF jghbPCgpJQz/I52oDP3qvbBQblA0+zN1QMG1CpOg2yygin+OYzKI8GScB8W1X/pNebDfPyQD//mV e/5iVj9+VzxrdLMoKUURTMTdmn4RzLobL8GpA/IuIo26wu597G163lS3/bvxXkcHnFkaelyVDxH3 gSoeyuh5jjwwpZPcnls+QE4sJ1CXymOok0USRUktXuPPUGUt1t1ZEn/U9Tw6brCEGz5UpwSf4vcJ j9nCw+qC3W1ezFzX52xgKebMVoLYAlbmvtuHrFCrhLw4oChMhrJKMC+or2v0VJkxBhth55x/e947 TsobHAh/c7GV4h1ISRVs23EDyz/WtG/Qn49UvFsT00TxwDYe6f6OGiPMbZkAHVM1+UMOJHQXcfSh 2I9YX+L3KSPGbtI31a+ESEQgFJ5CpL4sJBnIx+14B1+UZICOkSJpU7QK2IpcNWVJV+c0CbFQQ+NN 1Pfall9thHIQc36Xcpw9bbFAHMxr6j5iawffnJXtp8Nc4z/pO/rV5QCasWUEQ7Y8IjNOUw2GMCh5 OKiV3o2DD3GoTZ08A86v8aIdox5kpzaOD++hl2QiIojE8sjvMMuWxj921k5i5bD5g/awEjWKFn+U fxxdoEjHN6oA3SQW6cWyMDv3wkF1i3Vjhhk4JYknJ4Q315bweeHPbtX8pe+FDG1WWMmG0DFDTBKY KCB+NMJfOxZ0+xpAUQq/AlN2H8V3+b3X0ni8UCpvpMS5dlxBdZaPKZxA0aWCtuXCMKoI24IXasTS 78VqRynlkcDwVdzOaERVUlWFOieiG+td6KUCY0vnVd80MJ1FtuXlNEqXV22+sG+yDVbTaFGAPGo5 Dv1b2UZ0P2b0ZWqUMHQU2C+CJqd/9flG4j2HILyOuhf7Fgubp/hqx8RH2G5Y6wOjQ3Pi/Oaqq7/Y 2EL8LFW6M21L3Ksh5oGgTmg7otE5ZQTMetuhGVhOJ2ggNOrA+OMNZjkEWKkxH7KIkYHuw4DGqbqT 778gWpdH+f4emoclHtuSoWNbq2obcRHJFzzjh0+p/PMGUXFL9CyzrIsKoX42iQ0YYYrDXlBR6h9E wTTVM9HmnFZHzclCK40BHSbV6e5rdlgIi81p6vR3c9dJjlxO0Jwn2wmtIh9SqxPUj+f3l5DePgmY 68uChbwsBxo3agVQQbuSpyopYbzP1iv41ZSG96ojvIV664VtyiRwh9LpvUtk6IWoMzt/I6BMMGXO P83CU9KN1RbamH8p0FAxaheLjpjV/MlEtA5cL6Ga4Z75AemBxkaZRdQMgSab5D8VSC2c/9Ge8H/X uy83BsuI9ZAud9h3dEnD+D1C2i7mIZq9zMiOG15v3q92/VGP5URuXgrt7JeIqgM13nkMHKDvBIYR bDurGHbiAzJPihVL11l1D+DRXot2ExYsnQwRF5Hid5GUoRTjl0Qfjb9KnWS07OFKg0HPov63fbmL qkQiBYrLoFtFzeGrPN2XVPdJ9H4EIrKYJjIb/E7YrK6ja8tTuQSy2ffSZALs/JwbwMifTNYNdFF2 428pK0LcadrOa5AntleC1VynF/hNP1EP7LVUGtD+RUriRdL7JWeFlMIzG9Bmo9hitTSE7xMlMJxd L3q3at8BpltsKpgbfP6VYCbaWo3RLFNO+a0hMlH0OzNW8wPccyU6h//z4otC1OoJZblwYOsO0K3r LIZCcH0JU9QaolwQqX2u2wJzodl8qMOfwUdgza/5TrHf8JRs9OLqH00UcGLLdaXt8soP6/aR5N+B of0fJfEFmiQ1naAyyrjg7wd4qXdfGqX4feQq9PW5AkO95McF5XlAKlwcyVY1N76l3/3CmcjRPAj+ nsFOy6yHbFuYEjkWc+/UOyrWxuYSVoR2Kbtjmubxx0HEjqvNRndzNh5oqeCfNHN0bDENl6trRdMB PXHk7aLCwN2GVf+U8/UEsd1bEjlgfIVRRKYv1z0qmzdQJ/PKV0CccZP17lrWz+8HWvMYKXyCRWkl 1t7uLDZm555Nkw0ukDsdeCAOgdtvzUXQ/U4jfLDrG7LBk3TGyAXvEq6fnNjUKOV0Og898IDl2E8u BT4iTDO2ZHZJDz87IIJ1SXIgoUquaWD6oDUrszX0bH80A761mFPkVX4XOJGAtR8mBVgnFU6EJnPS eLuFr7CznG70+1e1ZM2JOR2c1Lr/yCQIoQ9/9ZnD92swmDMrn+x9vXPATFXhvbCW4Dgt6CcxtuWh jW5ni2xmrqo2V+hg87QK++Cnig6hPC05EGOOyS+FCNMJqcUTJX0IcS0lD8/zC1PTA0aWtw9oOLLl R4iOx3FbqbAb8EnIP+lXPslPEuSxS2APrb3DK7XP3UNHPDklJgF2FmLhg88Yl/DjZobvMlBFSHqV 4lmmJvuTOHI1vgK1Nvr/T4E2iGdarrCMfo+sTNLI0NX61TUlSxL70LhI+s6wBMjbnOii80gojXIq GR+6z5wCwxG5KshJ1KYeFF2V9WtozHVaZfUqiAmR7cFs4UYeo+oAvrZchy/G5t+e00YO0gDy9kOA s5GBVXgrW5NkOvQMNpeqPkczxEAY0AzCobWRSwTgJQ3paA5U3pbVK+pP/WDw9Tn3h97jw0PrSXTT M2fn1nXz2XffuyP4IIODOxN8TDAD10/u8bZjlHkLnd6t/n0jpJivU5TTC6THpWCNCWjU4/X5A7CG uuWyBA2RfBLm8FGbS1Se/wJ5o2XD+d31B+fzj604FMTJAGqXxNvOgrSvKPEIIM1Nsvp1L36Cp0T6 pcUkynRqfMConDWu3W/AglNUchfW2dlDAKxXhxgXeNWbYLZcZTZpiO8MNiTh8u/MC77uzFLuN22o WoJx2rqG9k2VlgTOzisPQSynSYQ+YviGadf3Ug6/iXN6quXk0+SvZ6lhgmDmmD3e5XUMiBq8/1DB GB7+G1xpFHRR30uBHtbEaX/rHy28ZX1d9MVW7sNlvY3RAFtk52Fzwm9YGjtup4Fg/DsK7K4ATjoG MWN5zo+ifGh60G5zQZ9NhUT5d7DOvPOM4g04yt/gvKFQr5F6YVcCVYQHQRCHOxUBuSheMckBALQK vshnTIFwl/23cnzvIUNjKE1FoFy7BcHtAm2BX4fIaWr3BYGBQ2vJGrvKzpnKTlGQNs7R80P5VqHk 3YkT/sLTcSs+ni94mr4TjA3CeFMK55yQi/vFcD2qMbJXQeX0C3UeDIXBo/Q914RSK+ZcPxjBI5QB yYqTaG/uyrq31RnufQIL6ZxkF0rCvuMX6doQEoWlWFNThLRi8OMFXefIb9GCG9lM//bdOSdZ98W/ r56fDotTyQiDB1tDCYaJXB4SqGFO79w2N957CB/EB+56aen8CfQihRxQpfyfsK1aiF4Tl2teWdTw K71e+8qHwhOWL0Q9gtQx1dHrJWw8AcCE6R49lIJjm2gIAhexUgDmTSwWQh5Bf7m64yvoE6oZo3qn HNg2NParFZDrX+3GoWal8ufV2OofvuZqIqZZTez3hInNY3y/c1WIpKJTsq6sO83Airkbw9cSbC6H 9kcSfnE14GDfg0LdfH75rIHPuyGt2vAlExR+MFh25ihH+Z2klE5xvvAZ56Uh91v6z8DM+h72W872 Y90FEPNuXyfes8uCcL/fbC8U1aT0Lj1tW8PJNVmRH28V3NJkoJAxzy5gxvFIkk5Vh5YPfhyfckdD /3lsUy1sX+Q5vO+LNumLKi/0wJRF6jg8zkqzP3S1gVSA/0fvSy26FT6IL4bSEHm4ORSkyZQnonWR Wg4TOnQCwBgQDbCR87jucIzkgUNXcbTOfQFSoIUftlEu7Om8CUi8wRIEKfhh+T6HBA8m3SzyQQUP 9cJUrT/Ue6xpXyH4mXijpHAn+NqtPy4mBNxY9icQuGihD1tDVkosAh3IifWWkLRs8cONVMR8txff HxTXmADbFpk7+JzUJerltz/3yQheCNEp9Dw5qLMRlSCUfH73sW3a190bAVe0rE3mUGRcRXwBBTzo 7pqHxjay9l/wvooLG4PvNEtmHoJD6GriHOHE+yGupY4p4o/NYuqJ1a+2NmNsaedgbiKuzZJ6P3BE RFmga8MuwU5smOIzDWeYuL5Pps68kDx1v9bM+VC/yAdOBY5aBLEqWYnmPbGdS/AAyGi8GA5lFpKI yS2HF6+v5JQ0OX3ESf+f6nHsNtd9FKuzNkZMQ0atbfGDCejj8SNTsYwPmPnO8aXUrzctF/m/KRXm /Wy4CjvneC8K2tKhnTgnNElcOtfBlO8u3Uet9HS/IOYiT7mrPekiFq/2/80734S40R/kIqwQGlM6 ugpMY+1n3bxMSxelsd6feyGsrVZRblvl4L5n8XVWs5PjD4yJhE7n0bySZnOSA4FiW38T9AkQbF3Y 4roR3zSlPO8IhStva/bM9CWxL9ihezGpyo0eI+a8evAAuHCr3qE20OtQlEChkM/SyDsffjPC8rh7 pk5tu7nc4ianN/xJyLRZ1g5AdKuXDbhLQ/5we88teA1RVxMbuHqyhL+1XHWMs/Dk7qFdQYTLLrEM 8aCK3MGQIXAUm+XXHZGefjpkxGhtUMW+VgYNTZMkeG1obMmBghf+AWgdCfCiS1a/rTDTywXZzFy0 JK6sdhNBzTBeoGIHKJSod0HGM69l8q+qR/Fc+o1z6I/piVfFxKQZOabXYMWh4Dx9Mx/NXkThk4+M ees54iylkh5a2syfOfnKmuW/0CEd2zseg230cCGcHCcXcKTsp+PGB3+FSmnYbkLpa2Qa8LiI1uww oJEi2bQ7GBqExwCFeJTfz9Mogz9M3Y0rE0FLeXhehgiS2KHIlMF7aZM8Usb7Fd6ITnN5NTutnisL duR/70EJHcPiOtCbNXtvjAnOXB8wkZfjbXKhE3/qJIaiD+PtJ7PKG1DwunPAYXMgbFzCVAXWmcjs Ll3rXBqyOCYYX9NtUEQbWmVBm/xRxI9IB+wcV9SkEYrNr+28Ucx+riamuFESmJeB3Mcxoc1jtWkX Ok8L9Z9zOBOHwOZ1KSSliB9LpAzMfq4CKQvm0vlAiIVR/eBuQidSXtIJR2qtk0DD+tdPLlJSU9cF hRhOB8oakuESJFHOBZqe6EfUjFWgxHad6a9oNnxJd2bJGb1ceCBCM1iyOuJULCaM+daGcTat1cEB LPO+RChjF7ud1vzw1lOi0NTiJqBELfw8B3Qzp02YgVN9j9a4+IbLtvR559CSSHF1mGOixsl/BzFP KkxEjG0LfNGOfc/6WTZRdqba5PqkokTJwT6V0SId4euhhDuHm/D6b+d3hCgePi5Ek+dgjB95BtRv L0nVf436Qk+C7VqMCGkCmjvlxGakhEPHHcRoORN7HtN+U5+6zM/J1jfSt7FVeE/CCq8jAbljbuo0 icWzFsdrXyr3yFzEZYlZK+dLcWULCNuR5XZHp63blSIVWYdS1C+kNRzlIk/ITdrCKFdXBULe9EyR u0B6pQfk+N3coluYT897gpzhvQr+rF3DbeLarml/vM1GheeqCjNrk1l/TnUiO+YWCONzWnfUzX4q PKCjM1ntX+GmOCj3W/z5nrstbv32vldn/ivsO6b9/mIhFmMZzv5Moz0t2/h2dpJOEBG15wBhMHw0 m5vYco0XB6r5gkrvOIHOojleDrhcPzcZ3L/MSdEbcE2r2xaesHEGY8MneNFz00RPBuzp6X2EtYdS gAuCj3ZNol0A7mpjcoDKdOzUgsmbpWjm1bSzC6Y5CQ6tH0tQHqEr4l9TKHtrlDvVldlGQyi6NMvG XzRWOTTcvq4VgNZguhIKaWctPwqsTcF7UGyMRDmwdLcAaLLrRjMjp6qxdRDuxMnY98HxQMA7412N usjwgT+7Zd4LBnkS7Y5NU/O8hEhjPW9VihajbHxGbyqNPIBL9LlJ9WmzyTnBh/BRYCbKMRnkKa/1 KhPNcurAm7pGK5B5lmSm6uzkjdoSQ9NbdrVtXwAL5rLwFAqidhtLO4ITosrkKcE+dInTLASSPcCj M3KFK1nlOBqgsgFlnTPDOp53zIeNwp+TmIxVErJ94tvJ6HQQgKJ4ktidGkcdxZMnhzLGTWUhNKqN DfrLoIWyP797JohBQ04X4Y12xXOS8tjc5TOBlbxl3wRnYEWmCdjnJpqRv85bFUd0ef0cBbNByY/3 2K5Zd6ib85exDkSP1k14sLuzdIU3Yvap4PDWZZ77LgJg+jRKcSfYDMeYQyQVisdlcfZclrQScP6/ JQJXSR1zNTemBDxPH0vSV+aLXthqoBdU4fsN3LQ3KgLCAecZ4nvn4zfyQP+Nvn8Lwu61pbGGEsh6 iliYwX6q5V5hDmjZQAp34iTO3ui9Swd3QDJ9Rp6FP99cXNXoQzrFs6POtmrLVRUe/bf+abQK4uS/ UkaesNOfsgyz7WpZxyvvc2uXs+HFda0tawMVB9f69ktuy7uZ8vgIkDm7u5LoVaF5Nv7DYq6INnp9 ZuTBhmHzHmbl+/aSUFCEohUZVdhla6IT6vVjh5V6xrwZaR8daQDtcPeANVZXGdR1J/wFg4Q3xFQ0 7kmYdjjppNGvJDaw65jF2cswD3F0KgGR/eDzD+3VP9zBk/f/wsB7U4rcmu52Bz3odUKpULuTiZcb n+5JZhpSyuSnEDhF0IvwAIGbp+4YV+/pz2+JOlAQ2G3O7WO9WEjiNRKPCovAJxZ78aN9Oqv4R7Y3 V3I6msddUvl6Yk01QkX+xWdKljb4Mg3RJcDUJGGCkTH7sJQZ4U73Hw1WCVk7yXJAeXzEGvIWt0EJ hRlPwNMKG+MHVl2/c09ybi15YvFe/en+GIm7XNt++dWUc7tzWtMjATIXMAQ+k5XEJvYUJoV0NDd+ VWShaBmDeRVsqxs0FL9rqq3x0RsoLXF3SYwcykXpih79xKOPldxm8NSV4wUcLzxYh8YCkIUaFZT0 1NgvbJz6Zx6frD5540FQ82OZSE6cp4nrPDsIn4uKVCt90x5zw/r+9elCw6V3gZ6H2HoSdjtJ/MXK EYEA75WhGISGYj00I7X0YMVI8N6KtSyEcnzFnHJ7dF+HJG2rT0p848wno7yOvONvVogpQDHXu9uJ ZluhUK6wAbYYjJEgxe9vf1qja7ThPyIPNbTzLle2lN+Dt62B0aVoBGabN/42t0Tr2RRILJBVGfyW nNyHM4T2L02lR8HKqDGC0MijXA1ISCG1Qdwrf/R+ONoSiT3ouOiDWQnIsthcznlxdbodjEb/lEzU C0x4T59FtgwuL6Acn9l7SB0eBZsLKlieEEO53QMUjh3fRo3MSk9tFGelOJrKX0H6wD4WIStdJYir Ye26ex7XVrelw9GO0g6SqBOGoY0AmBYedWcweDzuQhGFyiQbqlnDPOLGv2JyEJ+HXBgJ4RN26KXc xmcToHb0PptT1YvnFCMS0uFgJH5Sqb40OKNkLi7MJdrymq5C5pdFi9+VHlQgvgsJeZmFGLLDuaZQ 02ibTdxoH4/lQAKhW5g6MKOQEQ0dezT9jk2GqcKrH+EoWQW6bSFg7IQBuFZ5wELSu88DWoqVEg7o E6XNaMx49xuBPWKwKxaMRDmCCfoZdACMD8BmyYTR31OswcObdWQ1Z5xiq4AQ+KUx7TCF7qNj49US N6Yz+c3xrfW5HbWPjJhTw6d4sd5Hv8aM6JKyfe7h6HuG0Tcmo2cgt0MC7D35i5tLaTdmtM3MTouo MblqmXsD3tdOGAD8tLW/YA+l8XTbhhrRU9GWkUFXA3KtqCtTn9jVRVNdbqgitEj1LFfYt1ws0Do5 cHm3hC6QJvskSFcoJX5LdyOnPf+8DIbuRxQHOyHAKMukdvxBp+qPVw0R8YqiUKl6DRgB/2h6/nEf PWjvGMjrEoCCq+zCrIOZXorTvCps9Pwj7JWbO0wPfzA8EoatqqdTvHmmkZtHwQEczitfgQ/NvNbw sJUeMDy2RZfEyWbDrLvuMMRTkFo/k29bI1oh0BGLQr280Cj7O2IwX42KtJVzcShMfB/5mIlL8dhv Lhsqt9CRfn1nRX71xRh9qrDkM7Mof+CedkiCtckIXDRGFhIhtx4qAZ+BBaxEpB62EiguvhLisX2r 00s2MU3L2vpZ1znBDq8UVGhc0XnBOgTE+sZu5ujIl7SFUKLFj5AhtiXnouxnZMvcPtuTpMRFnqcW qdLElJNC/AnpdFIygNXFuaCEcDH81CZJpGnWhveaU33ba/CQfoxLYz5EwboTHOWdn7pphZfBG1vt Iai6/TYSQTm107DDCuONiiRX/esuqwYXsno6/KKH4KJtSuGvD92vrBn3YRsA5Eo+RzmYLewoLj45 FbJy8UJ2IfIsWa+TV6BU3TyM8tSL1p92a7RRGUm6BHOBZXNJL+SgFdFmR9DdrZuNd/Gkcv7BIX/Y cIL8oH5aez7TDR1Hr+AfgNwDV416255vrAXVcxYCa7NbnzCtXipsEeDtCA1D5EoDq9BVXHVY8IFn FVV5RwTi/oDzSEda6uT70s6AgtlaTXXCT0En21RbXR0RyjM/JSgObJX35BDb97IsbUJYLOWhsllz 8nBii4VRENdJUXe4y+J6DFDsz5JfayA0rBA7Wk3At4mXt4Lz4jXJnVQ3BP7RF7JXGLQbp1ef3VvF O4Tpr1X0WCFjZYQCGtHuuvzArBXai7nOXQ4/v2W18+NeKlGzWX/5pKZUgunhzaaFJmyfjcQZfozP ZVzXU/n3X/3dVV8FpNeNOrDLz2kBoCEX7d3KBrVxQkwUGUQ8JcewSZuVLh0DVPntc1ORdrZAFqVH tuQ3Cy6hSYlPhqChYCapOXqXH4kafv4zxzH5EZDyfkBfjSoyS4vjJU9dO8YY5byZWvpKlqTFbYfd WiPXvJmV6PTjsTZ44HL1W+KbIM8qPvAFZUf/QmQ1LbgZPzY4LCJGv5KT9ATtOwTixrm86nkpN6gv knkSEGysAFc2tP+EQDMBl4oLG5psyPlZPbgXHJ6S5HCJG37mjirEjmWik4uCNs+eZfth0QQ1ETXW h+m2CMB8cqh/eyEsKQ1qqEEt4TEPioI7MXvCOUtDyF7e4nFMBvj0fOF4Kyd+6cH9H41YdyW+HEI+ MoPuvqF3mWEioPh06hTaQ2HmuzKMjT+OU3h2LFSfvaV5K+1ywRQNbRSN5nIzOS4iN/4Dozor/H4T SGVdlYx/wcjJOcH272HpdDrmqTVYevOCeZeTiiRSKA1qluz9FiT2PfGCu68D2em/BtvxUmHCC2sw cT7x62CB8DpzAIxnUENCJQHsXA0/XOQT0V/m/Jl452JQYlnnG1iAOejRR3VtbXxk5G5oZmP8XUqy 0GDEIAZflYYI1xmwyIIt6Bng0USGvmn0H3pmVgdG14A+u20GC1nrXQbgANrdjZjApIm93Lfoe6OI mXVRdDUhFw0rI+eaU/5sCbRaZJF0Muf9Or8KAZNvpw+KAQSoF+Yu8vdq09e1PACm/8pa/ZjwP0g6 eAeIqzEBuVPbQkz3+Dihao8bXXKiV1Gxeo0XYHzqt6/B2dSIIefJsBjL2KWTcsJ8Uoobyd5JCrB4 kp+WnJ+WmQLCyEQAWTDw6SYvT7+JPKUX14AUrddkybfUagBza7+/ote9Pyd2H9t9nQl7RFUYUsbG TZcjlBizg8IwlYmF3oryM4U/I4eXZJM9RY6uCX58kQ0tOHftH4xMIqBMQ4+3Mx/JsgEOtxnTrSfy ZlS0nebthcNfYAq65ev0O5M5BNQwQajInGt4AWTc4Syrg/k182Be1PWG6+Hc7VVYTdtCq2izLGbP iHZgg6dpmR4q95+w5jVJuPraP9+h3AFTp9W7rC3ZQNijE9SfTyBV8DaK0yenqLPh+HvWfZAMLI32 iOdB6Uv7sKEAS7P05Mv6LMjhAQalo80YRLh+048IDAPbCQsTJqPVKqJjCM9p09BkWbw+rDeV6gMG UbCwA3TOYHrQCatLl5ipWOp/dYDJvatFBB9IafSs2jl28FJxWf8Wgjra+gyc3+MdUlJtmVyhIQEt jS8ttNZHxC/eBdTIWUBkbDBFRlZYOKSRZ4irvXjtb8PSbuhXY5SM4ryDVZm4qZtlRNyNcjJX8FdT zDV7x7ytH3HbIMrZjRrqNJA38+WJ5/eXgPVWVdqWR+3VYmuk1mafrkfrLJUHlF49fJva+RrZcaCK akirVbtHuarRZ24HZ5Tf8pk1N9ss3semw7bFKmoUjG6gOAFr/Xj4zBWMcoTkmYgnzDMMImMjGplH 0XmUEHGVy6Deuhd3CR/7PRjVSc/6gd5pVqjYu5rQL8O5ptzjp6JAGsvhe3N6OXcYClMJpXR/BzmA vbBu1Mp6UKrHGCqIIgBSsV/ALCckMaF1A5L4sJkFahpNl0T4BU0N0IFwtV0jd47GGfbnkxNr18t0 W73VPtTcXIDKhSCDgVwJsskqRqGMvjHoE+Ny83HafDe/X1vJR/vU6ug7hCNXGH8VSNNKBVxX7UN9 R0rnH5zRab31Wgbwp62kJ0mfF2QhO389Cv/0jZDz5msrP2/nsdk+Nb60DgeJqEGj6Lcj4l2vXvuf KcRuJdO0YndKIQM4SOROwRQ0e9lFf1QgSvfSt0/ONdAwxVVOMFSA+Cze2zC3a3fPWV6U9HbrhqWm Ly6wypjX5t8pHoh4bWjIG+8EPbwP5KXMh/Hx85ndSwxZ7vrTTmPU+A5SpJFONeSWhK5ASbB8jcKn WQlikBzFhN9p2Ggt/52k0qxvymG3mZ3igOOVzc2p//7CUJ5n1awAv9/wi0ZiAil3CggtkIqyRedS ytKYCtq2a4qniGnWiNdUflUS0QsrMCsaZ26Z5XwIiPfAzufI5kejHecBBxChOrhtRGUJ1P2cupdW t5h0jEQ4gLvIxjHjW2lBf44z9zDVlkJEznLg1gbbUtDKUndSh9P8jjPEw0P9Oj7TDbLFhw1hMl6I uxh19giUZN3y/Kd4xlm5k56nmtHb8voV2H6CWReyk7hhy24CF45S+XsgnYM+49jtMxON+0Q0AIH5 kBHs1+UmrRV4j65KAXczGYO0rR4i71P9HpoPhH/CJfu8dY51Mkem1JCDEWcZXSf5hIZg8N3yDcyF 6usr9w6vSjKjrZQXmU5SDx3+jZl2RttUwVYG5LaN4zQx2fBMfcCs8pB915p5Ji3jILL0lFOHRWPV rSlim0PHKK/Bu+tcgEOenImzejbylTeQ32u3Vx3t6DY7BenNh1LiFEDbl/2fPAnpXT7t9x2FPHAM xCDjGmASJcl8mLQVLkRy+JO5D9tefr0hVjQp+3Wdp2khOPm6CsEzauFwIetaKxtK6ElDnZ/50kWQ IymGn+Bd9GIDfiwmiQ2w6Id2Znx6WUJALwr1WsQIwsFwSEUAOG3OlhnrJM/jWnvSSCkWwp/XALvR nFGhYcEfpZYgUpk45ceMfx2HSE8QGpTit4hZTgw/qd1z0NAMeTc3ZUeRHgQn84fwSupjm6pG4mwR EzvJfht+u6JPQEmltykrMsXSvflYRCdHabk+YYdsXvd01iW9x9hrrxdH0JyoQdENqEKr/Kv/MtPK fPcAfCaDOcn1ge1HPI7zx/2PHuzaFkPQJiPE0fC2TKFoJodZJ4/IXCFwZHMnC7AKclZatqCKMsty oQW3q2JPLaC6qwty2Mw5vVzgbclG3emwUUsSZp9uoluAfH+choLaPYo25jvx3UEoL44sqCEgt0NE o7byKZjiUEV7DiZq/VdFvDiHzCVJVGbmd+xM5Ca2uMYZFxsKtuZdtwLU/7T63m3z+8H10t/AXiYm 0ucOb+EnOCMVewdsJtJyjHPiAeLSR3CE7PPgP6pszmu1KA9x6ShfeaY+cE1AwtDWQoFZJMQ1kqCE iAh0d6TBPbLbktIp8SVZNFcATVus1wVYtklzRGnjdDu5tJJCxrGYz2MNf3ijdKK1dM42UdnZqUzY TQnFmqCrlhuhKuUQJCTrDhpKjQRg+kFRh931n1kpT7ijgGD+H8L3gXhptgqg+JgI/jvVvuD5pF2n pDKRdwnonQDSGy0DYNH47K2Vyn+d0tzb6KmG4WPw7jbJpOi+HPf4LyYNeDsRc3YkKXLGto7cWPUw M+MOwMz+4AXlrvvOEQ0x/w1ci25eu6l0lnbEyfsqSiquQs8OsFl6VRJm+uDrhoyBINpMnMBEcjxy 941N4VIC89WzoGRZYENtPtGRS//53uVt805p8h3eS6vt5Vd8Ahdk4cUbTPi/jWtf3PTh7dcVIYzt b2VWAo6JaXOg7wYz7X4FKteKlZEt0xHXgYiQclbJ+5LekrKszNDoSUa9zZwm5RyU5OlDwYsAhoNQ O9Xcd9u00IJPdnBTAp1cRDKAp+pRjvkihOx2uGI1xhcfcgu8hvXK5PoUE0wIWqLh8rRCSR5VeDe1 gX4ZtgyJNuEl+PCCM5IvItMsSiFLHUDuFzuxFojZOIbd1hJKdUNTW0L9ffI7b/HSIPU/2ra75C2X pqAszPzzBXDe6fTbtII1kNOAMgPfv6BmBJLExqNQ9aAsI7xHKkNBt/yXdvVo9AjQ408z/S4C2w/Z 7WK83EII+lu0WrHp48w+4xWKWto2qtdR9fZI6AeAF6VhqbSWaJvohGaIVSImSpfFen6WDlw8iX6K QMFti77OHuZ7CGAdMFIjjf9f3XoyIL4egv9ARZLXCWcLERFMYEjg19MAbWyXz37Eqwq3VxHGvl1x 7mzEsga9gAObHLcxvz3IusWiQ891Bzagg2ns4aqbkDB/zdF6Rgls55KqIb3lOleZgYOL332ETfO1 IJEeBeVkb09YklAg2wSb2muejRsdUynjrimTN5WK/QUQxGdiGM83GYGc2AWb3WqklFRR7nAaQWdj RTpiHpEksWT91Yh0d0cy6NZJ1bS505R/nUJ+wJApw8DFaZxTYaZAr2NzqN3UmqbxUCd16zgE5M1Z dyuHn/2PZ9cZEIfDM9ubRHmp7fBH6W7xBLq7VMbL5eqVVH+2LK1NjNhbAyb68ad2lPiGtq0PYp33 F4HTamr6pdpaTaM1Z1fY8Dl7/BZbmnPbNJZVBiBCPW7fCWgBaxjlbbqdbmPLtJVVENAUnKkwb9pJ CV3ZMUNnA8urJ36zL+5yX1RTnmZ0EzYkETKFamRSWSxtPcF7QhGT4F2EpyLhNXhj3JWFHbbUUFFM /gtkTVsqprtyGCpjv0JVpeIQXVFfihaUK4BaSoM8UdD4+JUzF1CR1I1uKKkHXMgV4dE7mEunc9PG zkLoXHSyQVa3bFfmZgvAh+UuKXxuicgJGd0Aw+43HB1kIUZKzXuI7qUO/1dJq6+XkNcLAa4u/9vN UjPi45BXxxGNnuEaR044couXyEo5/zXUeyP75azW1a4xii/InxTKQsRTVyPYU5JBX7kdiEU3Y2aH DtWqFYXJRKxRbeN2gB/CrUsxs+Bmmy2Tc0N8S7MvPA9T73pL54FhtfxajGx4ewCqQ6XXwbylF3qE 2LfoCX9BZ9pVeN1n/IF5GUbZ/h0Tek6TdLh5sjyGEE3ahcgLCw1EblVNvjdtUdOKshjfb5AQtc7N ZgZhUIMe3o3JqNbMGh1cTVljtM+Dv6u3PHdPyxgc+mBI3z6MeloVqe/4vOTfqr6gD8Vwr8KAAYkz PrFNSx1xO39xoizOzrVSr7drHcMbwQxDE+YmFQ0S9/ZUVq6yUFrONwewBeDU8GHKWXD+Sk1zBqw3 Q/eDuRmFjWu0Y18O85iFnwXKNX9BLJe0yOo/sxep9D3fjAenmZgoZkCUwmxbSN7VjiZUaKWZAJXW smMUqzCCQFR5wSsqQuGwIvJ+bvoBJJ7LKCcSKrlV78vYLBEWwkrI3pxo8mTRVXe5M3V7FnWQ2uMK UlN7LiwUBpimfvYhcgitYmBAcGgTJbk3Ai1We0LpxIZwqEW5jI1WBYZx/YI0GSADQHUmDaUybabN R7qrjnzvFjuensV6mHQ1+qxBb2nA1u8IfkeNEOnFPfEQBESLTNSDJGuIHf4tiU74I/xbAXrFEp4W BvhZPPYWwooUNUMLutM7TxiGj+BGA6A7zJx8ocQlhPSMnRpoJr+ogBQAHtZZ0Jhe+OLNC+S00zin vTNqCnlwdqPUMn16CHJV2Q+iV2V+HOlWnSRSX8susb9zsyMavZpF1xIoCN5FYYdDVGs0EO1Bd82M Rplg7fqtkaUBBaeRFjgveDyGBb3PwSu0ugBwFDQn9vZch19fFOEtL5TmFfpwITPuFUS1hc9PMwN7 mZK5X34jdgAbCQIuTCLLU/wi4wKTiKagtoOXCjmTFTEim6/RiQ3Br8M68nLaPBWHIKrSOJ7jzOLM NXgflRiXWFcsheYWrfTGi4cuGJJV5udxFJhOwiQwmVViUcHLa4U+jM05C+zvG9ZTGNJEMvLXH1dR 57/rFs5FGwxRbl5ST0ExvZEsGB4r84ZKVPQicgUEMNglnsP/f0fVSpYyGwQc3qszmk+YCTU79Pt1 TJQBR4N0ciMlIivS6Ths+KPUscomhpmklZWHHhaisUpcRGuriGFUIYQ5KoE6LpcV25lPqxKg9g0n sWItuOeDFi740Hv9+0Za8BH2vfqg+WqeQeBcj1hHinfrb1XH7gHKW3WIWEzM4qw6pRqcDxBkfGox nwbxlP3KHQflHPRUo/8/WPiIDM3LYYit8NXWV6BOHjcfU8FGlYt0Mq95+FhQp5DYZvzF7gw3XrnP xiAjBlTAPnHjR8tK7Hjgrj5HI5kmbuwP7JmKLw4x7d1lOPlMJLbZlvg9nZV45Y0jl+KldFaD4jwB MZ0d2Ulp45jNPhn4wnuxgRte23Yf2LOhyJDFQP5Wlm+RtnKdpAqVr6OxdrDLroFfIDHleyE1/p8M 9SEbI3auBlGttD/JaSxgiHf0TjRWBvgXbnnSDmEWwlBuGdJi8t8SRgiTtGn687y+eYLwiROVvlSy LdeWXjocNgbkF6tSyUFPxjfvvMejHR7v5P8z4aqL95uQ0ZntkS23RnXH2jBBhgETc4rNANmMo9ek Ha2YZXwnWS6pKPwvn+mlAUX2EB62OKjOHFFEPOCVcZ63eDBR6LQW0soUEOSjSUIY6Gp1muju59Pz W94oI6dp07y4lFnWRlBtx7+Pv3S9p8q44hhDn2peFMZeEABagcHoF2g/4HkdNfs4XBoP/7GGeq2r Q/SE7gGnK/gheTHCs4e3swCBNaYay32/0V/zY9ANjUAbAxqIZersRPkgzzpzunhylzEBFiZVmDSd 0/YEsPIclTqIibvPztJ/tvX3PbGhtUl5a6/NqKy8g1jUbII8QqCja/V5wVe1xE3vKSSOYrwQ7PH6 aeDiTCaEJQTSbhqzF2yIOUMMhOGyGORPfPI8esCLdN5k1031VWSUwghn803Vzh34Muzo5XxHmClU eS+06As0+AR+fyJRVfeO7psA/DRpDZekzFrYDE8a4DW2aEwHAsSQ2GO44iV/a+yZIcgfIdb6khQH cKswxznutbGEiUhGk86AqhBB8IpR61hLM/Mj8FDWbjPFw9KkVYFpgQNpMuTJ1u9SGWzsqWtAQoWd Y/zGxlP6c9MUQQiAQIaKBHIi3jP8fR5m1ejPVDDXJ1NjHLribvL/VuCZDLmgupPOIxldYeZjyoLb /9BSUk/g6K3d+p942Hoh6ISAQnQENmZRsFxCTgndKP6A87JZEanqopWtuAehmRNBXl9jr9LhEiTo F2Ep00p6mdO0QTbkFSxFHqDjDyAvJtdIVV912SW7tD/F7ggwYqDjXINuvi24oeF/aUZQlVp7Lx6P txMTsZVFycTJiv/IIDJWZdNFgKhBOd+2p2clXBZbdBlGzE1NjujCKVY6ekbBN8xm19jUOl1XrSon FgFWHfAFNClSx75JYVGJQuVDvXFc5M+5WsUFp44mzR6BeExmANBJyKt4IEJjF+qLn5f/IIAR/Lj5 90y92i4IOD7mqOBXP1rYvKoc0TO9QLVfDEN9zQsTwV5uookNyqh9NS73XfrArBEpZ+TrKl6FQwW1 qx4xj/W+YZ16pZ0Ez/aFaca2XNxI/m8XMxiZ8XQatqknJ1HM1xc5COzlYNxfEEiDwULNRkg8PIlk sxERSm3g0cSnAVZVY1aU2bWfHQmpRx5rEQyo6vUbywnN4nWCNJtH62qXeosGXazfQJYFvtZWn3Hw IGEY5llBIHIzrKyktYwXIpocHHoxGUuRcWOVqGr49fE1mTe5NYFI/aOFPNlyBotcbq0b6xop1TZy M+yBAjeX3LqUwa9jCEs9WkTO4NNad3NP0zfIlmk+vGfgF1zNkkScB3JHtaO6B3ySeMLg8p8ALQt5 MluugkI7Sd1c5pd//e+SbFl1vWGrYDnH7uBbij7jUS/1idJeiu1uisaURXr3QDTx4pNz2E5tIAx4 sHS3BORV5M4w9DIqyz781iVGOXhW8NaqtEbbsVUZY5AxM5Smogy/NuPgmZj7AofyBkylk3EssdVo fzwcRQGrYDMwvPR8c1HZ+niwwtOwdhw1Ow6eDkp0da75GtgAu0RlG8cjpcQ3pongxYferV/quc+p 33i3W6Nv3H44YzoSL/wrJn51ZiEBOmVXwfuFpp/WkV/DzAP3ehDXFQ+WkQAcKV7TL7yKenWhzECN zF/PR0c7UO1OJFMDzO0MGMzNfhV36Dnf9xoZ0phpOKFlT1LlE1oAqdl/U5zn450Er782vdMNswan 1dAkzoPMfajdaj5dOpw3llaKCygHPl69JBwkgq9INN8h5WB13GU1LMmG3YD1kKr27HF2v46XKLli K7C+nUSvBllaTFDG/PL4wz3ZD7QHCAIGYJEdongAHN+pH5r/9iB329vSuiw0qMFMSXhMIhmIRnZM dV/J886wghromNTp4oh8lPRHriJpNyluFRpM8V4+hQJCslyUEQC1o8054MpoDDgPokR9vX9btQS+ fGYJ4AfvPTmzCBzr56eN3pqnmm6dq9cxWy+uBZppFKmBT39fCtlVUkgtpQHjojL8bG0waNxn2ESQ qXckohKCrDxibicnxnmn6+t8Yjk1X5QjkOVws6iRAqwfT+GxjicGYHphNqhHSfQS5pK7iOl4FPzP gmD67Fmwdi3mo43D+EJvRoVmUbxngR7l96SoGBdjS31+neSZA2e4XxIUmuBP7aAn8nmw58P/gbKG lBkr/ui/6D9YvgFxsEVyKwTrTEzduiX5E5CwzYHAlPo8QJxYxuU1KzyHDVekgz6s9MHqZ/EVtbxX hM0sN6ZxdXmHhPjsrutHA42OBE1yPKt5idcZZVO5lFiS92bL8vUOnarla0vGwQ4/mnyKEgNIoYRI oJNgdR3VAIAkGVz/xqwhhQL+CffS3Z9LmKqB+t6RR7sJUoJDRsgQR9bpOV9IwBV3OszIUGaovHqL mrpcGvBvJS9v2ZXwaz50LfWPFMcAvO490EKmuOV8LwQgKW6hLDfuOWl3hR3FZzOsfJj1YUlW55en 2Mk/WyMDK17CGF56NGgD/7dQ7RoIXcI43C+4MEtiOgu3rX9EJCdPqUZNcG6ekvwWUIcBQWePLUXc nBWv39KKuOGtCY047wNS1aLOFF2U606Mc3JYAeNbY5lQeW1tES3wnfXZQoJvsztS59D4YFi66B+2 ksNS1rqR218+ihMx9XkxA5b0d/hhAr1j0KCHmbJN8+EBQGhP1KwAfUg+uNX/VDlEA9U/eZZXixUq ZqH3gBaV5aPjlF0Vnjk/yH1NE33Tld3K4e8zyMdovl81msTk6vyyoZ5m94uVAnfcdaam9vLquiSC 2l4aG2Uha4Zuga0ngFv+PNtOL9DSFNWkQaNqFh1KA3dJ16KsMXpA4kcPEsAyAjaiLxwYCLtZo12L ZDtjxjOdh0eO/K5ioasgqqyutABUwgyVUAjQZ8RKMs2B79XQIAGE5nwNjYauAv8ZFxJ5Ary/TGw9 k2F7vf51SoUKY/1O1UI2K93cMVSKJAo0SXfni8kgQtPwhaXMUgDGNDGVATCtsNn6+jt8tjju3ywX mXuud46UHgIUQKsnFa5b/xHFEtl/jJkg+ObdKUXZOgDSnndOwttRpPSwTr58fbrXVQjXRNHOa6Ao 31HzXcSdFf/Vu0S5a1PRRzwlkQpvBUYbf/tRH9KXzBu2peGcZSlqRlEu/B4iULWwwVUrYHYkROQU 4nDrMeboeN1vlEeFzFrUuPKcqocapa5VbTurDYU36u/oNSXZveiMER+RxQtMwkU+Wrd4MMqYFtxl V+Dz//06YGZwR67Xkxmpa8H3wZbTBR9yl3VeNbn5lNanX3egWSMv3T73lbGtFhmg15Lvwf8TYVdn TWpuhmv/vlfe7xTwmNg6+ssOqiK47tDD6u4xIleMck5uHBrI6EgzsMsKTXHO8PnsPBYxLUdgh+8A kvjwWdaoNF2YBu5G0cXygwfw/ES0pq9mJ5VWcfr/pLuzCePU5I2o4ANI45VPlUQHMrGexrUWrxa/ g9I3UQBA2EWUK62CluBHg9EuLwqIMsQDenRJqEEtAA6ji2EilWWwLLNLQBKPkM9dfVkMQP74Pnh1 PPpCYmIMmjEmpv3eq4hvxAN+W0eT5HtdsLtUWwAsJkwRXe2R84LPGHszxT06wixbkqurdLpnsPOt k6keFESFK6lUr/LqwXkEru9yalnMLvQIT1Xtdml3SPXEX5Mf0YztnyBuzFEYlYnzKaOhXbhuOMLn LcWFPXr12pr5LMfqOZL96Ci7Gv5yXgsJRX/IqGdLilXtUDgmBdTj+TXRMGbaH4ljMXzqDJM/c2ki 8U8tDFqNzMYHJc149/W7By4AscxODsM8iU1NxBGI9fRM1tlFp9JR1iJjTe3IQIPpKb1sWCaFotp+ SoMESwt0E8910v/UX+erpYrAmefUbKbJeAtBXXAbpLM9/s5qa8tz2pvafr3YR5GRAxCaeGXlfwN/ OfrMLqnV9igdUuNKdbtHy9lY+DNtsvlLRmJE+Pv8FjYw6wwR8D+KCNOasApFfNsjczJ8F94IWTPM 3EMe9pd+jjkJihAKbeIei+aB9QikuoEz70xIl9SjyIla/O+/3bVd273JOTxbCeiI5bqe8oJzzXzO NWQ3GZIfKiLfPQzJK/lEzh9VauYxynWUmSoZSUNaygP8IrLQHz7Xi8BJ/pNnQ1AECik81tZCiW1Z 8AmUqhRzEwsvqBCHWtxVCYzW2mR2RCzFntq3E97RB09OHkNAiiZxb44q6R/AQQ7V2kUiNVEsev54 xcPG1pOx7ZIGjSQp0Nx8Uw2gU7h7HGjEyL7LFyH4EdjramPV/H7n9caSVYZJPtRAxwPW3AXzIFVj AjLRGpFJLWCEsncBcM5mSBNOUtUrsoIn8DowDDQjv+NwOGC+pJMGdUmcwdgLyRTQj9Lf4296gI6B NBQauGOZxPsCWJAWEr+affBvtrBYVsB8RWbSTWwIES3rKOREHgFj6Xy9Jhsw36rJa5f+CgCzPICw wGCtA6hR0IAkljHqhdGHiU4/43GhxqMhD8bnjcOj1IoEyhbyszttFYpC9U0HPfG1TRaCLA7yh8am tVzgY+Ax71vp32XvETBayqrD9gbF5Y/aAYn+b0LMSbFfYxZB6sjRRLK8rsth92MeL5OmyC0bt9Sj oBS3TMp4qNU1EhnD0wKQZIQ403dTF5P27/Mt9jHQmf706YZQw41MPvjGs+U40ULBZHbHa/FMFWVt y1Swk7tgQIQGXPgpn6T4XJvgoj58ZD/LM2BqxLE6OEKstwJ7yTb9ToZVlN1ZQIwbBZ4HeBzspFoP uCqGaJ9tzs5yGtcwG3geRE/+bq+uRdTF8GtLg84UsiSalV3HA5lOW9tKXHA/DIW841lxF9QzHnFM iaV1wUefTqB5XA9+oEwVClVU+3U8Zj/G+cXiiZJGLVRnNzJcsabZtwO+Ofg8EOIMvaPdz9zwlia5 C7wuujHELw9AQ67RtTavqkg222cCU9r36Z7zZdjQsnePFAcxVktF8EeXGetCW9aHwU3vBDkA/2a6 G5Vz+zSfgt1MTjXTB8BZhIjtQyrr/rCwY71NYf/c4EreCV4GvFFPci6NMLutAtYbR6jyOM9lX5XR HpVdyskjiPvGVNUWwSm6AkbPT+rnVjyGMOfo9ek6XXmzvuJ8MIPzxYIeFvvJ7BVOvaG3cCvtbOuo fkBcmqSUe8tF9rH/xUBOKTRlM5Zx3MQybnSLgksSzqEeEEAq3DlAcbCOZTKF0Lu9t9YtKhxBQ6uC MVqj6hWQXuoSj3xFe+DekTx9lom2zPE/5WxNE0wbhXbVkDRoCg/TN38R0IjTfa4xiNfcyGRTXr6y +fiFEpsI0XDLYhkGDB6JJ4btXLhUXDcTy1W/Xhy1r8SsFPX+lObzihIkzta8ixaQnm/yDgMPCYAv BqufPUGX51Cpy4igcwHwyq4c/kl0cGu/MHXGiXalnq5WCS3w9X8iDWIOBCyB6oOw0VI8N9s7Vz04 w+V7enjgWEs8xJcC6Pc14petwJaAGZUl1H8ozwxMwUM8oJIGz8pLdhfmbq+ZMaeYLIW0XC4CzKw/ Kr46NE0ofu5PWciv3czJOsQqfhx0jPMCOye8Uj3nlyTNQ9FWXkqS7dR42eEEUs1msjt6TWjomESH c9jILU9Y+JZJRhd9dhlIM8kUg0Tf76D9evXEcKRZECYs8VNE+mx9P8R7xwtIwRzFbbwQH+vVYiLg UbLjmwsGP0DxFfJkWQ6FUF7fBwhUx7tY73fXCeCf+DR8VQBZT2eELr2lq9y9K9KvH2aQra8BkixY Al/7IFxZiqmsGZqBRKkQxCxhDAi9nUbLNkV/FKaq/YIVuFMOerQWkRfPV/NJpnOu4OqVYyWOKCv1 OwzHmxweYku+7vY43a2QDSXhgiW1eAe7S6d1avJEgFfz7zeYsIOQDuDdD6iAvyCHIfPavECeUmsY YndHbb+WrXO+DBI0mE9uRugWQEX/WSsjgyml4NhCXtWMsz+DuyJJ3LcUrniUvozgqj72bQl8wEkh nbH/Upe+b5JIrSusqanrByGBWmjK5sR0hgnDLXG+BJTZJtSKnqacHWmHfFhRRnT9KClLhm7MunJG aPC1HwH9E4LPqvd2hR94EvZeRR/1kpmIgwqxn8Btc50jcH/6+tLbRqJ7Rg0HAge94wlK70Q+ylJu m7KQIgob4UbZwy+l2h5bsfid2TV3J9+XFqD/vxOZeAMmRVlc8h3USHgsYgZmQ6VX4006fUTUcdMt NknBi7FW7OIl8QLnfNDKwxo0ODvYObcXL70V8tJgKJU2JzVYulsqjjk7SwIekkpxLI0zaiS6eV3A 8cq0b7G+Dqtx+NTiGT+mSyYUePiu2VsahBtnBPrd3Zm/XlMplxpndhcW708HfMFXT0jFuVVDhTs+ /97YYYYMq5rLg+rv39yh8OMz3C1p6qJ6CSg+KsvrTIgaRjxJkk7O6sdjUH5hWeCYAeah5JyE9uz0 FEBIWresRVe562CQMLHEn7S5DxBpyoed7HYYUaLE3OaD3nmt3RPOKgFWYpmjq+RrZ0kZXCRKKerU wcOe8cVCcQJKmZNhla2rXMghPFxslNFGOtufQFFUVrN7gLQKl/d8rs8DONfeDccyBfpkIEl+3406 +Cd7/Nfaho8XSDYtCKcHEqfMGQQbHxDD0vmbu3aZYIfOTkGv7HUa1IVi8m+AZlhXHBEkO0EVfco3 /TIHNWYExYJSnIqq6Zi97FgoCn0hGAsDFSd82jBaW2i0KysI4YmZw9Ngb3UoxYIjLmMS7vXuULqg f4bUacPwla9GGzoSiMd+WLSv2cHFZzY5/GVu5hllsUM2cPJ5PLgMNbc8GzCHesxsDugdWqgNJOjF UZy7OACElGTesFruIqaA3GT5lLKsblpVHJ/2la44T3KG0OkhQxkkdvIPBmWFWppiq5o0mjI+oRhi XNz4pA7K88snQcOV84SPt709uGAV3nU5bFc5DRmBov37Xa+ba6z9YK63QJZ+IKF5Bt4Djy2PWlJC Uk4CugPk/ozX+sMktR4cx8NF1e8qbFJKEK0OT7zCiHs366mSGUe8mRIMvDhEEY9eDzuAZl+gPdrI hGlZWDjuxEmP4De7GOzpR+nuW8VYrYCdJhffkyQSlJsbGamkzogbU8DlSaRJdOLsOyjoKfnndzR/ F1lhssvUmoQgUJWqaGm3kTUM2IgH2aln6SxmhHmI+V7zwexBPh7f0y4OTgqh4TfsIdTLHPgk9PDg J5ColRqmlsBHyWpeuGd+/vc8XYoLBGYWJslpu2WcoYgxOcbYnJjpdv6Jx97CZW+oFluUT7J6gzIZ 75ntlwVbA5AGKX2QQ9t0M5KodWjNxgRW8h5Rjl6qqQPsV9OGdt0h5lxKbyhKTIXx+KuGvRcJqlcG BoCcFCLNPhQSVU3ZcFqSHw9xRZYaZEvt6uTlq6cctTXM+KaV7mQ/xNdzWf7+0DbxMEpfOC/AjVrm P7tuubRta5MhXslgdxAA1f6lKBOla0wKQh1zgZP3o3EoVJeIXTY7XVh26d376WysmGXBBb2NHGSK wEKDl6R4evPjWIt51uMlyqo181n4rGKtpiEY0zjmlxdPsqgyEEztUKrwd3lx/tNzn0mCzsdjj+Zk YMyy5kJjHhQe5f59e0vsxc4txjt50qactnTddxttU4ug1INtMPkowhYsXUDi7XvvExDT6bu2vyZ+ nHG/N6ip2V2uKLl2JbY48jpeZ0opVs05092OAijbboJoPSx0yh2aWOO5rPyB3EUOq52dz8+MBI8g XHIgQNVAKtsZJCxBwb5BTtpd9fComdCR9r3ZsinI/ZTb3KkDUqZp9fqqcWcP6khmsTSeXJEyuIon aWZYM77Aai9BZt1yOJ7vjmyf7F+nUdNIisDHcflYClkrmHX7QiW0SJuTDAAKCQCNInWcnO3vkjQ8 mb4VOKTO1epcCLnl+gze6+1fkOe9go8clOdKM1b5hj3gcLkIPIm22/mVpAEInwglf6YlQwKL8S+W jwDLHViqMBOvW9h7TFgZmfV2F8dyOj5aCYnNlu6jiLAHsVSua/zhHXIyneX6NxK6oIGnz09k4qBm ltlOnQQ8rxmM1kCO7tyrFASo1dYkl1vPyQFYnitL83aoBEnrrWRVwnIq7jsLxBruTjTFnoTadu3D WHFqINJvzxstu4UwbFtEH1fsVDrSm4QqA3UCek75ytsXedeZ0fxyF+jDCAoGhfiBTFqGnR5co9w/ v2MoslR8MOLU66k18BPKCMFBQP86DYBPs0Vi1lLwikBMZAoc6eOl8QPMdYtzNqxAgBHMkisxCeOG G2k9hdmAfNzphWEhzv2rUTErGLAjtw5zs2grOF9hA6zmqsXzq2EhxmEwFba0FHlPMkSHfhR8mQFT mYPGaiMpLsjeevrecuI8RZMMyGjf8dnzGueGc+vPw1Nq+2AqN4v5AR0tdBtRI01OVAXuyneVH3LD 83yzhZRh99GpRg3KbgyP+LvdvsXmiYMX1vR71mv6gUf5RF1SY73sJMUvgHpw99l+aeCtlnLZiKur 7GUWcYvK5aFSVesoN0etY9yihnNE2GsosIJudqMUluoZvw4cUywzUCw2UvE2ZuU17F0Pq6T8dd7b FYt90a1BQcaX7R8mGPXV724lO3x8gH1lq0qWyJ9TQzhYaaPyZanWmYn90VTj9OEdTkBVg4+PoW/L S+5CLuXVofJGR8kbeYRDgRMUWILFNTsqVnE9Nj8XTtg1nrmMZdQhp0gk9DWQht3TC4jmzbKdia06 KgqlIt1Ltt3m5+pklJTL6ENeuXs19GHbdSyr3x05jIZzgxQq+09GyboCg7n0U3kMbaDExszXWwLB +xiN/VbFjaYbxVv3sVgc3lJL/sXpBk5cVbbBu82p590fx9/YfctbusE50UZ6LBC4Skqf8+s7gExr D4p3UhM9EVmx+PZNzpfYtnju9DjQIXZS7huOY4jGnP0F84o7Qzdxh1Bv6o6K2Uy/F8JTOnzgSz9W AT/MDWOFAY0QrLqsOCwn1l8bx7uMKXxrTu6QKAUzF3bQ85ikxq1NVaydUb/roHjQQ7pEvSP46ZNs yHHf0hIB0/ozgE1ukyKyhJPal3aYs4K9M01V2Mu9qS8axG1qEkOpqovItj9O4OP0XrTF9OQ2zjLR nBQ0BeUp5juzgKd7NLelnlnfozSQdAwALY/LniR9xNabL8jj3Sk+tRgKNpqmhb6lELcDuquRKQOj wU+NXwZBGV+Y1FPlp3zShz52dBn5kKIvNnDr0lOqsNAL1MWyzxNBmkBFjbct+pDk5/2+r7PcpNIS sR8QGRHt+Mg6cqqG9S4eP4eiwfz0uQ/XF7od2c4KXcY7gSsIbJfZF3JTZeH41GC1tBbLV5ZdOB6i P4rGnsRaQ6ht0iG1i/v6fDxZY+p/cmRr7kmAbaTkrcW8eBT/34vf5/k8FwjxOFkgh1U/LOrEC7wQ 8W8iqajQegzxsVxnwfLE15UnSnB7nOYvGuCMzY15rZBKz2AowjxHVDkp6vQneEjUAw23D7YLcOrW 9sFTFll0CtSmwgnJ4i2sVyD0D/kUePEisw0i6/ERmDfeB8RfsuU4FRV7PoJAMJy6PLpKYKjrFPnW jHQmYdYp4m0Pf84jUzU5owL8Ie/ICV3PgxnYF9X+GqALlBnZaCbaJjyU8W+cKwtqKHjz/UTdXOkv BzmZAYdkkMPmxi29wPiVbVQipOrHMak/+Y37GkgToTKwlnAziGeWZ0bgvxs9o9MeZQfhZiIe8ehc Ymqtlr0CG7x1cU2ULCwQR5AZzI1DxUSiOI+sheQI1IH3uB0U8a/DVGOd1airVwv2ko6EHEackkzt vqf4nVlZbmX7XEhyhsfTXveOJvJh45La/Z9aboQXiVvsFu2yF5wRdcfoYkQN845N7vhHwe+NQ//X t1g7Ein1D4DFS3/7bvFp0c3u7pAIlvQanbrAISacZGWLtopma68r2QsNC/eJclXAUuGQWlo2VaIq QyTNDnGD3rfZfX4vUwp8qg96SuPxIiw6SAR+UVmJCs4mwgEzajQIj6fSoXj76YWtLfAg0o/i1B/9 1qmXQWQFMRcfFo7R+6doObntPZlGCcnjbqKM2S3MDJTNSGVNR1/pl/7hkGIOYsBLCh0H7aQrtFac c7/5UN/+VaNPQMod4qLP6dXrQrKV7Yqyfw1HCU5TBmQTzw+bjW0GNtV7uSSMDpKvvvkWeUfuU1Qf 02IyB/AhjK1riWpVHvFB+53F3lie9Uhyb9F3KB0T71LpNgW5dSi7zJEL7ZSDEbUoRN7sBfdZDmw7 VLoEYAhT8m1m5ZdPnujAa26QAEly0NoValfzowz/x3ueeVInqRDHVli7IUEYHrR0Xd2US9gEyFbF aFFYICEcw4+9wa87d1sue9RbsaBluesj4wdoMoe9ZqYnzRD6Yex/P1R6eDO1hoH2TLmnDkSbXPmz 0lXtqoOzJ9p/6N3wYfTjf3Qq8mnWykx6xQ26XtuY8RGyyuv1os08LJs+zQO5BuGEoyKIr2xt7b35 mfl1bGQlRVhPscJ0CXDQW7/e/eicQRtW035CqezeYySE/TngWyUyDOoaz0Nvut3jKMbyNJBVgFZd GsoY7VvF9g/8VDPxAn7DZ9JKuePnCa1Ojz8KZSQqbApgSIpdcfErbbpAi1IaeiOousYYBSJ98D30 ZFJ8JTcQwWZf5SfSlXO8mtM7nZi7hZSFttlLUxtVH0iKMEWYSIHL0IrbUqquZBJszrDzazaDhQ7w 1nTrjtmxKe1R+FkbIk5bklgYX4yZyZhO54tZK/px2VlDlTVuCIvV6BVKz0sJPLPkgE3KIK/UuJTp aiQZfAQEhadNSWde4tHgBxn0qXwu9t2jYT89KAqCtrNcVf++L0ft4hiH3jwo0kaZ5Zs3/vrCdGyP r7IJIRdNKTeBKn6EI6k2DHdtOLpLmNY8f0Fyt5Fk+75UXNxKSytnVffkpZfEwGNyWwKSyDNsw1GB t5IiTQyOiT1ST9dDD6vBEzuM6k2XbbcaxLSDD8GbWx6YM0XCGBj/CSm4hmKiF9rkS4gGcTSElU6Y DVmR7Cck+BC3SVBpAkGWuptBuUIOTHw6vzILX3ojLwGK2mxoSq2dE513gcVVmfGS9I92N4wltwQD mikwJ0o2kVrr/8hm36VNNQtw3RN3JPS4cM8OWl7AynII7FZCvoX1FRGEu/SuJfmaTBsXpN39J4HU lyDfHs7SCOCsUTOuYCEn8clpYirVHgCU1Ksxh97L4kwArMhyOKgKPLjPQ9RJyYhSjfFyCD+3u0pa lzvTpwzY+fJiDcm9qxyG6MJN41m7SUHWNb2J0sfY1/bW9JOGTuobHXt5kciSmB4l9hd06bvYc2gX 7gZP+oTie9gr4AUQDVi2Gci7/7qJ9vgqiTVVhW7AITJO7H7PDsx9/B9pbY48Goj4+BDRQ7pR71V+ +V9NJPe98heAEG4GExK2Ou3hrbiZdeK1iTw9uHuguQ7pkG+vbnddsUed8gAssCXtSk9yRRsxQrIR venti53IZW4xXu45pmjQ96wjPnb8/g1UmGim7xLNrvAJEg8R+M9g/44N0NzsAF0P31ek44CzVudz rOUuAKYNlr/suc/wpEEm/WTJQ0e+T3mB3MRKlRepTWLqXjr63tZdyDT/tlGHMTa4/Rdn3l6BOpIt g+h4F4g8ldJ2AbyJ5z/4IeVY2OXitOG5XcbZjboRaub/SHqNYmxPRbkrRDFF3MBxm8olcPlw9TT+ i8ogl6wn//TbTlb+ncMRj+tnKE/b0A23q/O/5mOdlmnNUlKEWFPuogkyuKWFzS8zbccjFcPawYF4 X9J/6ZZCM9E3WokRhHGzVmEjktknQPr3QAwWOoClMj+skZnsOblf+LYmRtoz1h+/iz7XRzQUCRmE ZuqQCLSzj/+VvZLOgw6MdHbuX7rgnU+N6m7audKqz+ACSIU7HXRhA4Wr7Pn1k/H5ye1kugCIiNNp vASqVCBywAAQeqLjhEbeU3MsG/uI/ceLpZynKIddRSjNmQjiDjbGfooA+OOaFZH6tMGk+7dTW3Zh FQg9GyoF5tjV3Ui1zosBSFKg3iTj4VaCxd8yKwVmYpkZeDzeEFTguB2TnS+0KCoiTsNqIKaC8hNM 4X4cy4x4hJVpHqDfnSmNpRFFMXQ0C0h2LLsToHO5mJS9Kb02UJjdn1WmK7oE88elG1C69KG4d4og 6aDzuEFRtxntD8pVQa0jMaNP51YAUdP/2j37y+5RMGAelEc0/yloD7UxEheh2kopJSSz01o3oaTp VPjDwPKzipBcuBrDMmugdof8DMvXLhbRIdCRMR+C9Wk+48FxvTKcEU7WA/CFYztIQ2CkA3Geqi5B pYRkME2BsX3Njg2EDmLP8/DBTx8EU0Mv92pkTbgWpZLm9zsI5aw62gK+vdjF33La0N5NVSMit2+j kLIWqsFfEeHmSqD65pysVx+BUE+1NYIzgrFhMDn6uFC48VDTMWAMLmcDCXQ+VfHmHjTk0yYt3p1O t3url1MLP+ME+IGQA1UaqUwkgscSm9QaS90OZdyjKTv4I1ZyUH0jL3SQhbpVXCSJaRl3d5dbzrnf 0u2Q4f4HefLMINy8pmsRXO7Lt88G/XpJqTO0DIfYHJknSqg0RTQTKdKXkFiUdi2AnQJNMeq9cBIa HaEG4iXrpkeXMWO2bT/OEaw8wKm73l4fm27i3nmedUV4KxCFdKaPyy03u5CE8503enOUuAgd+Lpu Y2gmR7OsjO29t1SklY3GBdM7gFiVHqWz/nS9JJxNhx1GG7Y2qwh+D/Cz9QMqn/IDZqlrpv/ivapR AwL+TVRwpVN/bMuuH6pwZ2YqsxcGR4+Lv3WgDvOy3/Z1leDFEWohEI56JwW6VYgZ8ZWJ7vYmb6eD iEXqQhD+lM+IQuFL5LIcPVrrBCOQta3aTduuDwECH8/2YA5JhsuaIuOfEZkH8M5zDjKSuK7Lwzdw eqlQUrWGO/HdoJl0VZ7FUe9vzGKvx3cKC7dTB/nu3hSarAXrcDTinOSlv+IIFtVA92Ibgp5a9UGe Y00FcFP0VHI/ezBxv6bNENGzsaD3DrnG5Pki9pC/F00OeqAGwXbCfkFyj8koZuv08CMjvjT8VkkO kJ+wc0LezdrQHO+SQV698QBgF2GuQUYHYdm6PXTLnd6KU9SgS0xjO2qCtNLv5CgkjHxJkZ0e4kQ0 L/iRlOGHGfHRNxXEyZZUuYk0KJr89vsxwvbfYSgfN3sRbErgZmgDJwEEef7gQphUM1Z0RzcZKTP6 JMxrt5y1i/cYpaDDWcZCRfV+Cvq1bOBub74wx9E/dUxBl8Y9Od/A81g7hlhY0nMicwXn+f3KzdUT N5OKL9GQJ5o2kj9s3OEJKURHjqp8L9nUAfVrRLxOGOVTx9fjuZBem4mjFMZDkBDfA63YaY7dkaRg HlISt1+MV2OYm9ffUnrV0ejQtZYV/aaSEhND4rhGxjcYk2je+b4LUadv41I9YM/irehxLg3j/G21 FW+Ado9NN9Xt2Vh2zhuGIeiepREv6YVc7kEQIBuvZVeKPlmYxmBKWfJlab/RyovyW6ztJAZB6nVl Ib458oxeR0qDQUTFLumYWHRJxrsBUpoM0FXWLkj3T+0TrWdHpdy+OLQ50yM1ilFhWyiiPlpf1WMi aSWA7g9V1giN5iG5zx+55ZJqnkqgk9LxMf3rObk5Zk2LDsajU8wpjpsH7LkUwUmeauSEk7Skovdm rlL6NHVpLn2h8hL8Cg9vnVL5feY17KTAvkO5Swd6eWCS8HgFz6ueJxc4tc2HOmLtxpAY4HZa6fqC Cl0GsEaF8hEYNDnxFNMvAnnFx2DStV/rTbdIZfVj2wYMivQ4Hk37X1+eKqDZf71pxxAFEogmyZCP UPOELS8PXU8VtIHD2QWql0ISQM/GXE0W4IJKPl5eXNFC8CaFbEolUp0LBKEBQgdO25ir33P0PJ4Y ItMsCE5L5+Hfwz6KnJ2pwS51kRRqzIoMEElB3+PsvD5ngeH2iOoxRUn20feR/5pvahlmFAxewwkS DweJg3FD1tA9kLWkTAOJlCx4rONDaCk+pBV6sIpjnIwvhGf86Qj7h0XUoyiEUHIspVBbsAhrFLtg Jz5BXXZxCyklgCkao+FOVeosauUdtwIsB54rMDRWr0bGNp29OSuQxnt3CqsfEVRL+bftrfAzGhPX M0WayyPTgbP0CR5va55w4WVhHLPe+1g6151+v6YjsLOLNZ1QjEY12vvwQoFlZdv3vRyFYqtQR+Y9 hwr+sEOHupFALWDiUPmkx9zCJWSvfsICCNbJd5gBq2y6G+pAZgeij+29k/ZAaUKW1DGuvS1W7rxJ ZKM0nIwqpRssgAEvYJ3DcE1stEvW07FWP33dhEXyv4UQCfvRD0LbukUHirhGJZp9Z/Yc6oSmv4Qk QwGTIscIdC3m9pL4aexbZ9CePc4D87KVpR2VOdhtmOcsRI6R4gZ3SUrnyyF2Z0sCRdUHFiPwY62+ ZmGY69R1Qp5VrNIE02TMVY2IBzxw/0M1+c3L+WgWi8FwLDoeeeqLcjHp+Soi85ynbEx87pJeekjz 7auxeaVTRhi/Y3M9pUEj+S2trbcsq95E/zsTTAiymXpRvqP9L7vqnlhDn4UDB9g4dCOh9/oYJt3w m+kFIlFfjene+FaUFKth8NuGhMRsXw2ACE1tUnlabMo8xIzFJAL4v5lNcKUU8Mk8XfSq0wTM4zRf rxtOOvi2q0MszFiC5BZdSsp2j3DMaLLt+/ubaHuANbZzAZ0wpBG+ZtCTn4FfjmG4jGKx8xD2GQYx HSKtAhp61/MaWuH+NLsZHmZ8IzPmOS8nE0Q2667yyGfx/peSO0C1kICsX7jZFj3whI93iwRTdtWR N0AExsex7SvfS8yNH4AEGt83mrgE51XTIYYmj+fnRjehh/r42waqOalIOXRi5KFYOsfAZ5k60FsZ YRTNuh745WwtLslzUG1PWhkvNYBi0ZPQPZmGai+9fB3DU12JSNMhmC/1nS4OYLyAn39FZKofL+CV zJNBrswx5j6EMaRSJCeA4OtRKIGYYCx74ew8HtvXmadSRmSuvTLafasu+nXP2U9RbZTbVMv2n/Hm vHaUWgQ2Z38k7qCSgETMx9rxzq5yUWw5lb9+0KcWS7jc8XaElT3xiNhrbcLhcYXEbiWdCek/8ANi e1tbsFnqKLXkcUX6zdRcFtRs3pckiuhxcggjCzGAuFtHYlOdo2W3Z08owhDM/67gBGLJ0HHvYTsD iu/9MW2ZsAX0P1CSfJtytuNkGRwnSU6mCMHmdDxorSQLbIYlQj7Kau2RDA5azDRYmQGuGTGq34Dd cn/4pkiDBMR7eZQHcIsw5in/q1PfpYovk7dYePSlfW7gkZ79lNd8fUeskFD4slRUIaMeH9wVg+4e y9REPoyKV/kjZry4tZ7o58BdGzVXbo4oxFiuhxDlvvLjpSRo+5jvwGOlFLGhb/81R7TyXWrw6UgA 4XWLUMd4k8PLY0NYbS64KhiYmo+FSxbFXXCml7SawDpLof/+gStSNcMWQkIEXJxpNlmPxFf5mB7T 6oMmSYsiLo07ST1HWc9ZLyLl6zal56KCGo26yg4K/UmvfFBpPlDmrX3mPvFHL60TDKEcbt5ooASe 7UDuG2eOO1mK9CAcmjMv3WKPJaWHdHOPsPmorghr/RnRoEjz7bMQ3cfS2tuieo7rS0i5uVa7X83g DTVfVAYQdwbvXrqeQL+szFYaWXbEBvPPBendPcK9kQcljn3ci+aYDMPVBiuHSXcW9k1AuCOrdWDd W5iXso3SSWWJR5jBj047Tc5vKyfJZ6XUWHa49WUzywcfIrI1fGvRoUbFM4z+ZaEeSAXV/ey5jx9A 1RqEM1kisVCNfm+t7IvcAxOSfzqYPvBWyL4pA5xQZf97tBWldo3GjDziPTWXCmLzJQQuPY4hbqXF s/5qBjjw1BySEpvSGFczVHSgBpx6RH1H+34Ff8gjfu78U5xndfGMeD9UdPg0pQVqB+mQE03YdKd7 3ai2HCBEvuRpVTax5tsNfeae5zvQ6AzNFRi+kaKKfOIzMbSSecjN0k7DykQmwUi7l/kvyTczZ0+a ue9i8o70TbABhS47j0KAm6G27P++gbUY3qRTLQRqpmzAkW3NJ7/+52CeKp0Pm0gFGThUxmb8OwLF zAh6FlSjFUof8OPvQqWndGsIDuwZftL16nUMbxbAYhx0Er9A0e4JXBnbeTG9dXY0CO92uX6N8aud 9RPmuRTz3gIIIzkZRMQwqkYgbNJkDdkVwV8prsHNCoMFXhNsU6vmJVbrFkYaYPcj3+s5lFLronjf QbpSRdpyv7MIc+/y37xfUAJ5ZXcui3jQV2AC0bu2YiLnCXxKvSN99YlZw+GwRbamoRfd29Zg6act Q/poU1anZYskV3/51gG4rbSZzDjJUIXh9+pv2+TfvL9SpFaDQ7gqwim85Mor9j71Rkgo9Ou/s48T 6FE8z31xdquk+REsn0MOS25HXdcojxIli0oqpD467cIkNTYBKN4ifQ1kHEvRwAATjVRGOBk1WGFQ FyWbQW+IWzKu5eePY8dBrR8TVGAhP9WsDBNOVxR/uuETkDX/A422yy/sKwoLLoGbit32FJ25TkQl H3lMA0GViO7T3yKA+VjCxeyOBM3oyOIuevp0QWMIoM+qFpxLO/1WTCWHU2gQCP+c3qAL9k2BUyqL 7LJqe/nqbZbZnuXoiWwwODFacq+mrJqjrsi7z7NuiLdEVTO0PZng8VM8r7wKoXPfbRKn2qHtntvD gf7XRfXg1iHw68shydpb/5Pc2lOAM6ZvIfll+1XRJQxpLOB1ZZrOHwRBYEgxR36qLx6jlP8k9smv pWl1DPXuiO/6ewfULWN+b0WUAsOFHGdWBHJIxoA8EsJ/Gh4SyR/kLNOvRpN911Eqj+xP1i8OeSJL LWg7GuMBadzq807OPc9NkQ446BolMhdz+4XwwyibkZxdtglbfwGbJJWbr5CeaYcTFvbvbOPL1L89 gt2O4a+dpEt5Iq2p9b+xF7hd0+SZMlYNgdvgc+mqy2aTXSZ8p4LiHHec7utkuIXzjxJiHOfs6JP5 AEhvMYnTUDDKbGnsxMo2Nn260DdCqadykb6dW/MfFW4Oz7nJuUoLTcxCTOe0fz/PC4yBnLawVEO1 4/P+EQ0dqeDPkem02x1g9/ZdFOo5c5HaIeUTHfYn2OpaMstKLpdTsrwBAO20mB90WYhDtYpH/8Mt +u4DzDz/yJlpdoCuUCaiH5zurKLwTFpF7/z1T+LOnPzjXHHqzX9RfcyezaVVySYaXs1VOli6QXKY y1bHlW+uUa6RkwWhR4L26TZO6olqvI0UKiOKPGm6iFq9DKroTcJLN0LYxcO6Vgl0Rh8/2EWHdrWE GahO24DdRagNAdyuVfhB9+0gCEKExLyMSIeeCHiABVaLmHemz84rGHmTBMweZdm9B/tQBv88cMrl S2AYFmXrlAz9H/s8mu5/0Ni3xCfGhpgfF8vtBA6SqyiQ85SRl7KjUEs5NdKNEszzFvMptIjZcXmf Dm6xM1WZjtCpNm1iqzHeiledHYyXF3MtGfAxcxfzM439xcitvjWZ2T4U+npmD8g0Z1f65Mo1b+20 1TZywF7cUV1dsGOIQ//1ZgrknCTFLubGehlh6OUHtB2svY0mDS27HlEPzy6coutOcvKtu0ZcBrVP 0R5y55DqcAY1iVcxWEdiR9Z/+NawcGnyAKtMepk5YhrVKLPBBnlTIcP8JeQMNmLpTuOAaGnVr+lO 9NtVToKLzU324mRGXjNGjAGCEMGoQMCdRkKZLLJOf2i0zadSubyXIBiPYTxCKY4HRPE7T3A3wS3L nqzj5/rKqMlYMj5FFA2HMQAJcHqZv1RFVVP+iSDWNif48UGeLnZanX/UgCZpE+Wb/KWWFybzY810 gyJfKxE6tHbmEiP8VmUahP0Y3Gkk0DgLG8UKiIcs4BPEHn0VNqbuQY3Tu/bHidlWkFy+pgefiW5x eEgQzDYWzn5dzYb6UYeykSurY9T1/q8f99l+O3HOS8Ft4mvaopUHDwzphZkV7w6vb+stoirJY/Ic K9WfxyOhdF1hTFuXFMihbT2lZNyllwzcr0SnJPGcTzxMUTL4OqsTJAGGnqOi7VOHoBa9/XVoy3Kc IaKG2ixAS4d/O9+soUfht+GLvDfVALyc4m7Gxun/+2sICU+HXjDD0G+SFB9OSFXeJ24XqQLZPZX4 /CyXr5eegTivl/hFlb+2GxTk7oH4AK2obMPggHjb8ZkdvtvE3BUlLsu+FaEiIt0Wd6xFsnYi9nAK bqgJQBRO8jYNjj0WSRrqT9j2AhbmpQEj9hBgH1YZkHbxA8nbxaohVhBucHnjDyN39id0dXEwgTvp A4ZL+YMY/Iq5eVyvYTnG3KkYTPW7tRnxxVwrvcvqcVZCBIRaVG+xVPNlkxJ/YufR3cfoUJKLdz77 jqGxAwrZWRDKyZ7I2cplymW2elnnvERRkg5mv9hut7X7Eyqkko6VroNENmCZ2rvi4FSpEtrgapI7 a98xPHoKJ35Oh7N/5GuHHQzIg93UJxFB+9aVqDq+lyx8c1bSZO3Raz210wEbjuOwIF/ACg43QJmZ wN1wgGPK07xowveAM6XE9DXp/M41qZuym4AI3rEa1r3CUt/a4xzk+Qy2RYZqvbgkYchCkpBTtLpW jriQ8LOk2rpiuLGzEy0sYnVIyJ8wkTtRt2T9aBYSno4iJhFMjGUf/DwqySfyAe/ntsvjtYfNTjGh 2YNDTOVGjpjscvxd3Qh4ajKqOT5C12dVWkzZfpi/Oy6zRRpmtR0O5O8AujMoXX7MEPWqpzqTaDeN MeE9gYTvODzh5sMoM7Xc+GHTtmoDUHbIEfcuho06e/iKd1W2UE4Bbo4LWzVJYJy3uAL1R8JynIjz hogbrXovWlN6DAJ1M37Wc75RX8VYJsPWmNheP4QaFzds1sAaXyJ1RnJYcheCjc2jobmV3QfRlapx SSgFKbgAhzXXH+Hlpdbp+98yoR1isGVBcNW7Zw23tajKe9BwWTaHB5w7z2sqUI0kfL7nEI02cVyW T4q9WPRqq6WEXY+LuQubO3B5xPEgJBYfaXoLRKqHlNPUeGEFIb7g9Ld5RcuanIi+oiRWvb2m0TPi x8U7kJ1zk+kTgzInEuWlEhOxUx5AFMb4dOyQ8TOBg6rwkJlQPNgUcNQC2EIrhkh7Sk3QRMr6Tg/F ql4b8MwlduTZ0AvFUudwDCdndBXveA29DoxnLKZlosM+cq+THFSi2aV/sOJeJoPOp29j7SFt9RmT 9XzsFgu+uqvefp7twKXyUsdZkAmb+sA+aI99JXuf7S6edildxuWZSh2iSqZd9jCzUcg1Ew40kt6z 8P3+lg3RADStPgrzxSe5qsyfZ2swZKDiGsCQaVzDKjmVzIhBWIpDpekA4+SWZ3Glw2tIAeYkiDoN bEQ13CqO1FquhvnVfKwl3NqC77mW9NtUIFXmgwymKEBYvrGfJlE6ph0pFHsNaIELitgVcfqc3n0S v6FlWDgqVCwtduarsIqxwduCrKTvWnwTXGLZ9tVVV4Xqbng2qc8CknjmHBZdJD9zXt8r5cv8qSdo KBgZ+OVKi6sGDgz+6MQxD/JLfjHU1ZAJhZCJlolUAo/VE3wVLjD1T4M/UEuo9ORUlA/QJghmoFl/ AI82lvGU4EoM5QEOB1oyrvf8iyNd7QSmns+QOYsYiq3uvPJ7gOwyjGjQ8mtx5lwt3px2P0h6Nlvz suKsovvHJEE5rb4P2zpebMCz/tvkqSQiDWU+z84x01foxs4X+F3DNEil6bHhdeoOIIShResNNwA1 WM0E37DIyf1Nd/rpxpUqu2wvwV25dLR7ZJMURDlfLVcK++YDlFWRseaj67s3VVr/QUR+TY1g8JNi 2VZxVyoan5nxAexX731zopWLfEiLgs2Gf7HpbI95hNH4SURDxr2NSvmMXDwXpKQ0bEt3sZmlXaBS Yt+vAHTw1xMFr5+3PmUYnfxmB5IqzoOD9fa0ozvB0+C28P3HUihwpSlSfbU8QGQOXst5xaMwD5AO fykXFgNzVaMW+buAa4/zqfPsk4GNxMWF3L2a1YwVv3uC5yG/5Tf4wpI5JQaytwlYXC0ypXV36XwQ jWjEFIgG/y/f7frMvsUu3xqFleB7fQf35P2aTjecPOd0Y8EFD1XnP+LaLPhae/6WuGDxxDkCpTIl knsBKJePRZdHm2ZmLxjAYMYWvRuN6zO3QoNTGLp83fpu3lHtjbHqPPXOG3+RWexoETJ04gjiXIbB PUlMbJkzbaXIlQUWx9ZsYoaVzk5NEgQy6ep6CXVayvZ1FH/g6O8Bo7xzO+FjtOoDtuSO78BeTjrP uw8Kixj/4oqap/arOSfjccJvYmIzMv/P6HLXTXdtSTsb2Gk42AJUIAcyz+NexpbxQsDXd+FdGmU9 6m3WerafW2GWyoQSzlRhJ84zLzyLCvELTMSzSLkROXhk+Y51UYixbffl3zCj/glSP1MppZMAb4OG SFZY1SH8m7FfPhcAHpC3BkHQtUte4vNw1pxLuwPrtf03Dh8yjKdZnzjwQjaPthilMa/iTlN3kRfb fUFy+/MsCS8qtGP+8+75TOKdDsL7nbrDZQwE/4PKqEosgXzEwQmNmNnumOu91DfIgI9eQhAB9KE0 rGSR+Cfd1MsV4tQhy/8vSModiqZ7olfGhYkf37IkSH82lV2Yr49ofFnlYX8B2ljbgPxHOLH26tBM P0LT9zIePxvEo/phoz/+PnKzbcf2QJD0/Ae8KE868m80gqO57BUCj5l4ECdIvoCxs50yMQwCxu2y YDqGk6MAurEEq+KIvyA98CXW52Gv7UP4e7AbOpPi4FLO0ls/FyQhgLDZhdE3TiL1DVfDpLp20j0c fDealJ0kdy0ct8P3BL44M02Mb+S3cp4ClxRwwd7Hg3AdMS7hwy6jhUoQk2Gvz6Gds2lOaiwO47JD N9ICZI23Zjm9WOGtVYskdtyh2eRBe+5VJF75i1aoMU0hsEdl4VGomur154OKsdQWKbDEls3jsx0W yuc7WjqIUUdUcaUbtVelOxoUidjgTvD8XdDh+F/f/BE29hLPxohGUaIOuwfvi6N05VU6rokAnIiu 0014xjAwDtf3htEOF4Sb/Lc0yFzG+vhuX16pRoPLNDJwQZsBH+aooNr+1obUHAXakm2LqyU3wxu+ NaBlu4AmngsO7MLlgl4LUzb9Jsu2rDMeLjVxHkR65+Z6A47Xr8Qs+lD3oQMdN++aMay50C8QpaOc +9KW78JdvjS5gTyPRHLqa0lVw4VghnV3ah/4xsw5IdQnU30L3CTP2Jg6llQFDg3RJn2vTx++o+ub +PJKQsMDLJ0IlNh6RW4ULC4oA9h9FYYLft8EifIZlYDB8uNgamsfJCFcUidnNRgJ9ArwGSwrpxX8 XOO8gqomOyj89hunPhdGzPWDtkPBrXCQuLUThi0xRJNIHE1LpNO1tp3XcTzKsJMiCRYC3ueNSNeu QQxv7PYmHuEbIoMH6G9+z8k/8lWsC7BG8U1ZalC+lUZa19cHh/mCp+2+BTji/ZYTJ7YOlUwbx9bK cUK8N1DNRTuFvQw1NWLm+FeuOajNhxXUs9rgfsacXuAmquVVd56Qp/hyA4CO3E5P8w7zuv6zqM5r VvQec5t81/qwwgFUIO62ua259Hgc13w35RiDA8YX8yeYgYozvtjfPGL89Kj8vu6n8kcIzDFL5tA+ Rdbc2LrVMq/aoL/UQw8Qv8Y1CzlI8p5OKOmn0x1n5NR3nnrpvcbVQ9FqPzmQPKDqnggDe9gS6ZoW Es5GLKJ117Nl4Tn29i5lkJS9J3WxCB7x+tsKorWoHQKnhFiCzN9f3efXBqDuPlCPJi0Qw+n6kW3S 7/RrNURi4/M5chap9/rwl+qkUCMpUhg+eG8b2kFjN3XlTnznwD/PB6zOa2Cjvy1KIBuWGQ8qaZg3 vfzl+3TTgbg3b/gcvXDIe91HRevTTgvXuuUxM+T3e84K1xgz0uXRk0ioRD5q7CMLT+qWF/Nb9BIP c3xAAdmvoVzDA8EgB22mUSgu8LC/52EaOcPJudk7TCDJcqemO1EVaGkJo3PV4YfHe1RiHQByQ9A+ PKPbeaOrrUpmsBlN50dPwto4aNrHGI/QcIjfY8oiLB0C+Nd25SfzKkrPuMIm/aceZP3WyuLeNrmQ iemuZtLA7JJ4/tgKy2NG7LsPNjy7TEtdT7WUrqy2UNV44TM0T+ZFzJl/tfWHZviLfxemsduoXiE4 2ifYXh/4/9UleuVXD+Kb/yf0cK/MmMcr83A/X2wJC98aG3Ztu7a4/5xMUvuIM+AMzoVBDjOn4a3s Uok3BUxltjwQZfXOYlRqMJisVi3X13M56P2fKT6ZU+QNAzDp0NzYmwLb0w2Rqr1pYdGgnoEcmfc8 J9UoxZOQHFj1iCmF1hMn5rG8146SprqUtQRLsua+LMeaAtJ0a3QqDvgbZbGAnU9lYrnm+gW2TEcU UEaZHT7N4x0295RtvMUPYlMg8W28R8Z8pkIc5riJQ9YJeRKnMgDb9f7urBsZ0DkDDqdAnn4Hx5/u j71HqC1+Z/SadJDznSIJrnjxTn7mPXp+1FYCSjZAo37PISjrixFxz+Dt60yHM47Vcw+K1pdr1919 VOJ+rUZg/LSew/gNcpMcygHqn44wGDi6yBYhuMGnxHTMSAKP/1jA5RRyne1acDQkSDkGpJFIfzAZ VCyeJJDRknqznOvVCcEp42bHzN9KgOMSPeoMv9Z9pvvYhAHJMTXztiq1CHLMIV6tQICYtsgONuJm UO0iDKKt0iHtzCqjFfa9Q518lTwq/9UiaJjnALbMrah5Wpt4uj1e7EV4nkl3yrHwVaBd5tn8V9NN AKlYjsVpaqF5WFFrtj4+vf0f1TXCE3U7+H0qUY7qDegb6gLdkr+0sm5IFiIBerVPRlNvGPFnbMoe 8DpJtkz//nddG1NgsrHnknh8rNzVIF9LpZVnMNT795ncRHvoMrq8tWdoV6+Al1MFdgScgbx/10Y7 3DQ7GmdDKlhsYPxZ69xQTxYugx65doElgaiTruHpjVFQ0W67M/Fb1bIjeIU08yDNpRhvK+BIZdef SRUcT6aE7BEpM2FJC5a3WVzkJrwKy6DMiuOAFuaDWV3eVv3Axt82brRf/t8k5vldmoTICIrKv2E6 vRDeWUxEGciXKd0WXugscsVFYhP3/bXijsF0xHuBdvIQC9UZM+CqHpRb+i0tTDHsMg65vnYWijTV Y7LmWdlT6NeToBT/rgbHYPr2OCxn/AudNHDYyk7afyuGhlcYA2Y7WojjC08jr77bzxANl2qBmqgf o2w+Ff3XwcyKGcNtcxXq61FSLDtKY+RHcB6qiZRP5MY+OFw4jsM8EROf72MG89sMdlUVeNhGW43+ vixW+i9TCdPv+XQQpcSBgscCKp+iw5FDlJhmWN53jzcfCzD2vI4nBYFzkOOn0rpAx1wHuk1KnmTh buRlsC+AipzXfZG86dQsJ4r6jMSUTTdq8Wg0xjU9q5CJRnp/T69vwdTTrKIKjps2TBGHNfXww3uu 2104TOZRE+0rJ0OzlVwK1hJAKN+vjr+LkYlLGQJj4KgDOKh6OgM7ZUTUwngjmYtlP8Al5KgFdawf QZ4bVBZK6AeDoyVn41VdzhdlNt2FNtilkBhgbL2Zlc24qcGj/WS4c4vIDRZSd0V7mXpba1RIIk+C A14LixFzWbXEIEwHFFrMf7BH9MVLAGbmCNNrHAD5fd9I4SjHc7F74+EFWf5KIpnKjuR0kzEey31i AyBVFB/UnC4FevKJHhrjYsl5Fda1NJwQwGYoxhDYh7fMYF5JL98+J/Qz+h0cz74PH4DIOiTyqV6R 1QrGBWx2ltmFYS8WOXGWnIqXyvUKhohXpwre/CoNlhcATAca8PaCYsR2tbp4cH0VW121MvLB/1HO QpkgCkwXowKU+pCByJDBfZi+/sdFxubV81d0ifJTWPQFJMQNu1RCYb30It2e/h4K15t5k06l4P8T R6AIyAUp15KPrMbkcad89KaDnSft78azVwwkIZc1NQL6skW6MGkyKjEPztgPEHwuWHbvteEjDaXz y1/0HFHchVGV9TL+BmYPxziQ5fADdXzlL1zN2GIgps4SqTBU373rkhMn5EVaNmgNT4gUSd/SlWdY dy2uu2sSiLLN4PbWQslj+wq8587LXgV7qLj9XW0Im9vNXDdSCovJHFgN+1Kx7inLtHBOZmlgGXnl RBvSsyU522V6VSLexGsE8SSLACRGKd3VmnMpQJZr7gDJbtRCfmX65gv7PObdGX5hdFDSPZBswsAS 976iFXFoAX9l4T3CqhWiSbYa7RSKQJqEtkN56y8kF0feBcd5oZwPIR8c3YQzq9AD3Z5XiE/CzK0Y hzfR6Lgan3yie3Ro5U/fD8e2w2oAvfkfITq/DzFv6G84gE667tjSfTWMwO95N6ArTqJztvTU0rUV sUk0SmiOLnOsk+oK0Ad+Di//D92HRRIi+nxVB6ki6xcIXTfp0PaqVy/HfDh1+JKBeqzjPirKEmx2 dQK6k3kV+FsLXbZFs1L0Slla3Eu9fyv6p7QDu1G3lx4UkJAiN+jk3+rtNY1vJ9Hb3BED1hTswL6s vv/D2rtIgQWrcSLQZRqZI7egVQw1vzstM7XXiBKcuv0EHQrYqnpmPEk3b9b0NIZNgl7w+qQOLI0B 8vRkBbvoWwuiAoXYeinA5lnBzdoTzFpU+VYj3XLKMunf1gyRP596pTVrTVH7PTAiIwbN922MPA4e jbyPPqn2rQf2kGG/3vKMKwF1SRbDbNuHKu7Vdl8bfxXRFqtnyAKhOiDnC204+MbqYDhpOH4d4TlI uM9PSpt3DSiRn7zunEc13zqPxAXLdpbM6n7ogajf50Cf3BHQdeb9prs92/yH/HdxnA0DbIGGzHDN wv9nXf+5KAAZ/MCHWu0oPkaCw9ZeIpNwYAHXpk8rlf7XNP/e7koT4UkeTckaJ3FJmiCZ+NNu4JS5 d6bGGmrZTK7leNmTCd1vsFp0A9BSGm73+R2Liszf15tH4W4n0mXEc9xIbONFiNysOOjCDwYIa3dK c0UmoVBMR/319M6ETQ/uHD06P7YVpJ99DjJfiIhdfEiouSeyjsASwlIM8FCPMMziaXghb/Unsv8P plnh2ckjSQujpaIbY7W2tEn25K6cn7NShMWXbB8QYWhSPviEztfrBkjx7UxKV4EKvuAe7IinK7MU Kgn9Fu+TibLOu0mO+AHR2bTKvfkcOJeNHgi1w+7vY4Ig5/qY+s32chmmrE9hcOXgof4W4AxzRbVS XDKIJKZHvuZf18foq6RhXhw1//INLkPkPjHomUd/5Fpxu2vPcCphiMJZTufoh2U4VTPjOW5dns7x ACoC3ViNM2PVgRM4aH/VhC6xS4p5JPjQjECromE3YyZtTCPyshghStlUkREbLZcsRDN2IOSdyf7L 1YTtd/f2LncvsuR/ZjZaNR7a4P5agYGNgKRaxyjnDR2TU7K1A/HkbrEzmT7p8FIlpJ77TNxC8mbb DHmZ2BfHIjxOViLtWuXeRJC8T5drLRHR/V9bfv38zQtP209Vo8yFTEfYXn0Dbqs1wdpMES3FfqYv VKhLXSmKz7ydoOYqVHx1jAzJOKrNTZL88HK7QlJFQljg3KgjvEtFo3jpQNusXmAX3nxdWBBNUZzc RNwA2+4EANVZEJyTjwaLovx4pmNT8lXjqx4DJJgRyhUfA97FjOlB/vIyWMMihKCKxAjvFXVY5NI5 X57F6VQgvvtIxjd3GbpMk7PKSe3wpuzLERCM8rN1+yIhUqL7IP76qmVhSFfC0QoLVkZHZhnZiE3M lhreC4mc09YnDwB+XBdhg1fb2esWw2CPk1bJcEiaBeHY8CMQJGgJkv3cpk3472r4RHPko+XErLLz a9uMC3Q+I5jlhpur2338Mzk0M4EluBBkEZtxdFl0e6YXNkZ5wbXn0Z8rqIJc5Romg54JaeVq+D7/ OTjnkJRh5v0TE35MMOtQgC5fbaUC5i2LFUwtc0B2bLWQ7OrI0Q0KbWp1gluGF+zKtbiETx39ZbkN 5rPx4xJGwrrvz8u23zt/9Mv1DCWDvGT+IST6odznYT3uIhYSAYE7qYi5m142WmYwL9XA+RZnStcO ZIC2KM2/kU1V4/NtDPTNR6ySi16hLPNLCpBiPMrAus7UOtQx6qXJP53nQzQ/Pp8WyXZfKzFkzMlR c1/YgqGlsb1cOcCVmFlY05sW/TAm74mN5cxdZll5tjPSt271YyUfPnyLEw2dUlnFBw99wZuV2j/F 8cTvmqwYBvEwhW44PwBbhiy12dEhSq8IIaZ7INtG6TAA9YpwNDXgE22nzh713YBkm4tp9WlyeiO4 PWlcGhcWrT/KSxCH94vuv+puBUkGUTLrs7vCsbo1SM000BXGjZWNJ2M2AUtes3MMeHsfWldqFtVo LXhaIB6rpqKkYN55qoVsx91qoQO7O5wY5nh94toU5eFB9zSYWYzg04NTMf7vgKIBa19DGGpN4srW HG6b55BEN/w8no9HQUwrDRTc6xHl1Dls78zRKDB/pga3R5a7lVZGEfrNFgFcouG8DzZmfiFI3ewn o4kziD8NrjpbBCBD2ADr4FvTg2U0BRYLIVWnfkuizAKVcQUil3byj08EJArRbFZqLMC5Qxr/wy7y M1hmH6GKHU3fiMIgCICYdMRqfSSA9x7y0/7LsXe1uT8fvNzGN9UShq21/XrxCo4JipQPWEopwvDF tkeq1VA26qsf4Ps1yGGp5rT1WO6724G5EKHcbBqq0ZYbx8q7TIZkJtkB+Ht9a8fjlGZ53F9+GzOS DFjMRzx1hYvbDAmHv68rQ3Y6BJaXFNbjUuYeq0Wk2py9vvVWId0TX55bP9R9rA/HeBjw+3JO4sIW gs2r7rC4cpvfOcUprujSR42uvmum4L6JCeDdJqqwUwMnDZmyb6Ow7xYGV6u+cRTVxZDSXoPNTxzj WVqfJC3iXWmDVxvmsbIZmzTFCitaScV6B98BRj9rv7kJV257/ZrdLUpCVsdmmxe0UU1g+arwY3LH MyBDK1u+IGppB89ggTCVZJc6LbRcLzJ7ip6AOWyDNC3WSRzDEDnm51rDrr5TLWEPMdVVbnlzK3aI g2RgAthzy3t8fYWOgb8c524/hCY/fVvKQFVDs1kHjaKLK9U2be2/vd7to1uFMWqt6aNGfK2cxlEz PijMeM4KYHjrczKmeX7VnW1zpXt2426O1VK1CjekJk9EE3CAp+4IG14ybd5uUxzlM2lcfXbhOBk1 C3SyjDiiLZCIrC4KwCpDEF98yvpUC0yj1W32jQy2qdQ0C2vktyxGcaYQMRGj6QvNi2aiRTriKFYu X2PkDVd9TGrqRpIhu0sz8AidoPNkHE75QV1EKJaZrJxAhiZv4KEogRQOgPewIJyb6pkapu88DfTD rdrjwGIdey/hnyx/i6xPbFqVGdIiv05IM7K+XrGArwG+L/fFzJ2QoD17UIL8u89jIPYavc51V3Z/ 0EzrDSyNL7lFbXgIGNtBKzkj22M7l0RRWgHJoY+2bzINdqg+H715SQNad/RwZvkL1bI6Xq9Bv0jx qHT7P2/v9XXPIOYFy8V8I12xQna761H5NpZN219FOd7hFPriuMhMaMQ+8GphF8trKV4T7wBMQl4e UkstVsUxwKgyR9izzOKW/lU3qHWQVJa7AdZXegJsU0rfCap76bjnalpb+trdtG/KxeZvx2DUkuD1 5S/Ai8sCOTn4lADtPXG0bdZZl188aQujcBTFx1HiPK2hsu2j/6bHFOnJrIVc25R+qLRJJB7PrdDU NeUgZmpG+JsrYI6bNh+nU+yQZnjHC5x2pF0PSd3hF6MUjyBIEAYEMBRYXe5X8seGwuA/aY5Kk6zq VQJ+xDTYYQ2eCH40hZLKxg6i0cB5J/zlvDAec1tcUXRsAx2HjHBY3Ur2TUquRDeCTJLIdYvRSxeU WIgbLKFKgddz57P238dKO4pTqyPg+HgTxxEhj2WJTCXJz44XpOyp9SRYXOisAVHwpnY/iD+D/Vot VmgjlMv24qbYDfuxltbztkSBzwjdKr+VgVwOyJ1FFUK33qMz0aeGyWEUgADYXSM2EifxUQ4UOcrN 7vlRildBBBWbn6BwM2B9NBpGP4lw2BUSwFz+u26aEX80O34N+/whS1/6bhhepVaYX9eY7ajs+iAf 2nmEIJQ14Gp2gPpZelZnKZD5lrvW0C66k7/VMz4ZWH5J8TbVTL51d92JXfELhC8HijwoL69xtE62 1tRTw1vJFSzquJ+Vwc1DeFL/paXcDfQNuTv/Q3Ts0aJfy4FVGRgmIE9YiTIVPK6VLyqqGfmcedmb 01Xcr57Wf5InmIIqHWzsKezXkxfoCL21D9AGafKg4yh8s4InAx5Ap4Sx58bSUfSa28CJ75pmHdXZ popVjZakGHv+3d/dk8pokasuqv6FLZLQpxbS5TJWC0sfU5AWrS+PV95KkXHgmvLCzYyKdDSpROIY GM6lMOczfQFcYV2G51OxNorqBpP4I7g4eaTFzPaVOzuOQnqMS3ZXG9d/s1okGqQ19hTDn8IGrN7u AWiFzkLS2Yxfg7j/7jLwVmW/D0KnpQthCbdsT8QjB8kgxAN9znpWv8J+kOongXFgUMJ3B9JFzCiu J0npqomNb4i/ehNRyyjFrG1o8jMY7Qcnpafybe6VUAEZWlzL57t44gxFKnjSfK/1YFF4F5gZiRji 3kpc5gAcRr4z6GTZjWnBfvGZZSk3BVzqE9SkTqMBpiapV+uDrIDghKMx4TzSVV9AdAlJoY91S5Y9 FFbsNWDOHYK0L7o8yMCMkEja+paSOpVP3DwmehYKOVZduIqkv+aavuotnYOnKv/5Kg02u18q4R0g i2nq3aDl68pebDMqiH929xvY6RzjYZRO0VOcjVw9lIx0L++BZAGakTpGkJzPMVafqax6wlvj9wkK /GyUy3142euoPk8p1tsZErb+uLzq5l+MCqKBu4m/5FAnsBtuij5CwIsO3WHdWUqOOrmJsDFnuXCy uNSD5iMpj0A97UidOoJtHAAZ6+6prRvvbL+c3bzEuevC8e1vinzjt3Qujog+aaRtbjX5/ON7p/SO KkzWKyxtuwHNEs0GInlN7yD5nkcO6RKxonaNJhcFuNO6uWDQeUIOy7EK01U2dDqtq/ANG76TQuRm anCYPOsqn7fis0SyC13yIV+5Ab6sD4GAwEtOT4CEsWZ40CHNp8GRGOkwHVs3wXMPHUYyAlSif/Nh /ZN3u+pXENpEVoNQxTiqTlX5zM2njutUE2YCMaeyVmpiKL4o0dm3/0CmiFZDSKc3BLFr464dfnqz zzyzZpwnMXIRPf2RjsPXLTWbjRKx2D50Mn8rqvKFzgNHJPgKTCR8kzxnxl8dr1NuJEgKmn5M1LCB 5bmDlGtRtEcgBAHaYRD0tx7T2efBnYJZ8ijTzfActn/lag8mZI55iNi8y1H886ObYBKKMZCobWBp n7LBnE8iCI8FnfsyZK5cHg9w4bqpQfOumRgDJvJLx0QKUEPryV1ix92PXtDd66klTCXFSaCmUJ1B ggn4u/PdVDDQZjb5FyJ2PEtiffQ53glBBY4t9RXsXle+k+wG+8aNR87aRB2UGaFzc4QX7CA5j1qc wJqV0mhneX4wwLMt1zk8fcnIu61jqQrLOlrTRQYYXfrErCu7stJfxHXk2XDImGfOPjWhIXlxRZrT ZRn527g12SbC3SzU16SAvAIjS9jrYcqt38MgzGCYtUmd4qU4zqHt9b+N5rrMsqQ6a+XE7wBEgXAl wEmKEgUIyTT/r0N4uUwV+NI15AALUsDPhfU0q4FJib3I+oWO7aCgZYvHgskChIRHXVMsnRAZiU/2 52kFsyxkc81lWfszqRIUGWpTcMjbiCczWxkPD52XE+KdDj4jIDKA12T4iVfwR3juFWsnRxgc5O05 bYwxEMMnGajmlZ98JMzcl7M9Sh89yZt1PD6s9DG6JeGdN7Z+d5QURKr/mfkpffK36bmReMcAuED2 VnTKVpHbidpCitrATUBxdkY+EySZTCuj1n64ypFyL5PrYYGGm80wpwds6aK/G3WooG+ol17vksUW 1Iu0sVXf7V/NNINDCQkrYPuKZhGtgOAN0ivIKpVL4HaLtQdeSzKfi1rrFWooA7z/9R1MEdMDBsPl bE2SLeG0Sj5+b7KbavmJ6QTIs7osuZTp62iU3C02MVcvDEMdC62MzSmpIBnIREN/NA8rPKf38MHF mUzfSpHwaqKgFiSq3g9nX1DrBDKp0BI9MaoUPzMO2bh6aUMD/e60ZvzEJ6zaN+IFSpti2Pvv39c9 EYaJQrciTU5UJHrrfwk0sjHhRGRZBpuU4hquNzCp+NsxMJrCJcGJDQnA9Og4mukmGT3bBz5kRnyS Gu/fvGJqh1pspRsnIH/k9h4zQs4hAcbFQunV0nt5Ky7pSYNRBGWijRlFXQCV06GR4guRQhhxOrRd 5iiMry8BIFuvbzEpJRCqL0OCuJMxmv3u9Gd1XRxFsMFneobWRjYgZt1851ZhkGLRW9rniAzQ7hHI SK+TLfm9oEaupi/aRqmk0Yq21SGTLmmOwzDml4TV06mpyo/uKQaiL5dyi5+KnHwkvWSYMeT5+k7U FPqAeNXoeeJFFsooB95Kb8hJmR95qFF7oMxgaKbdLcZZbRvqqaQwEoqC8tVDx4Ir/VZTztCWGAcF cBBGEUm5q2C0ibnVFN0FzfolH4OYlBuSHXECrOzULD48/WoFUSBP99xjPSrOpoeKnT6lgjND1dq0 lZ5Hif1U3F6Dmp5T1F47LIw+S/VzdKulBMdNbC7aJmMLN7MSjOOwSO26w9kct0w20Xa4AV2uKWfn Yve6zXRCZYFhADuQHC/M6zJMXm8n10xBibp/9Rulbi/gbGuWkemRyDLoFeOniW6jDsySNcyQiMYa ZKQNWas/xwAJMXeLDfJdw2//bRp6Qik9o9/xMKUNcqgCzI7Om1DFB644X0qv5L8++DyiNA5ztaV8 GUDWIPa+Ywa0gEZQN5HW+O3urrYP6+1CC+3Q6hn0Z/8umxO3CR2n+F59WHvfXoL//x+1Gjhw6F6D 7Cux0wI9xoGdYrc8joPEsYDMHvP1PT+q6OuRxrJ07ekaDWOuR4upaeFOB9GP9LaUpQllCIsUlK2P TE9imY1Ui46UXZRfFp/Jl8HWCZhgaIC8xj3sG8YllG+QAs8nqmyU/MQsOrwaRO460aBylbYfvn5J Tbw9IWCFY5svicJqkJSS8d9+Kvq3bWBZtqMWe7eEnoZNsp5l3nCQMuipNXRoquv+r40HM9gua1XT gPpjCoQ5lKDsoG+bdHvX+oAwnnyWkaV4JcM5KTteQ00GMApTggfYLtV+0j54jgLERA6PBN6aIj7y XBZNirfbkkbhxK9a18q9LMM8rgitByxTu1go/cfxEKsC3kDN0ex4IoggZZDmyjo3w1XJ42rU5g5C 0uE9IKvp1cvT26rrlQA5/ofYT75xKyZTJoTyooG6rPS49UNzYvHMBy4rNQJwR77ugbQ504K5En5V CSDiEdO6UVcBoAW4BpbZWULylgBZDkQnk2MkbfwlYZ4jfSZ5Urjkw3cXC2hBIsOUWFWvAmTyzPi3 3yT+81SXXogakqrDAPVPsRnWy//C9mLFYuF1X6+6Hwl4E0LUiaT17CmjG7rbIH+YF949Cu05/mCI 3Z0u6EmrgZPS/HCytNvzwTaGvlYZhekkdTOrRaJFrPI7ag6itlCUPuNMEOOeb4mFRvHmANzR2/w+ O2wdCgxQ1b0dYffBDDBG5rw+4bMkT/KFDpFzrI71xtooKSIGOA8OFGE0g60vYEB9JHCkWaaWFHu4 gPNJp4JZtTx2Z5yaeMTof6RHs1FEW8UWsqYK+7Smh5vd8SsgeQnCtftQr9nkaKFa0tyAnGfWvUpq 97H3wcALZIMmx6BPQSjMFylXosWvBvjfxhsSY4oSqCkTrhTy/Ig0K7g02Nb5n/RX7RBcHY8yvxhm YJEloCRBi+ittB5SBJKR7q57EmAoJBZ8LR7hLrG8tDqkb5dsrT268qvAwQ3xDuGX2A7FeCFoNhVm G4oJYWoxE8tyNuwlHsW+BkE/O1JHMB544ucDUUj300f0Iqeeg+tBsze9A8B9cFOZH51dFeq6et1Y 7bgCiV6z+I7ZtrE0sg6ggu9PHsbNxTY24ouG+abrEJoEb/IlXwrViwoGmlgTll55L0vZXjiqC70Z 7PWe4aZcdD+Mt5jzNaiCSZgVEu55Kwt+iQFSoIn3/wyfeW31rUf2Vi/wUDAaxbuK7kbRZMdHgYsY O2PFs4T7STGdTPo6v+965ljBeOC5jlDCFioMopguUWJ320ptu8q3YJHcOJS6gdGIfA328paGALKp mTAdrcIAlEwKrQ1UglTWLp7OPzSSFga+hcIe3D6xUQYMoPBWhNlxN5ISx4SpV4HOp+9ZXzQ0l9xJ qHe51M/tq7jGYBqGS6zgCcGuheonPTsdQmvSsJPU+nqa9HM0l7FA7berxDjmfXLfbFxe2z4j66eK tLQj0mslRoRH4+QTQ/qnWPe724P49GcuFTCTwOOKynFV6+Skl+T4D4/4jxABJ1HbqJfF2oOiF8L8 rCmU7ho6R6V1UmTViv0LhFpFQ7t4UoBmhf3ZQMxhCiAizwrhMQ5f1RBAXh50UCIgooRak/fucZ5e PACFwJF4505XGzZgz8/ruRMsmkAiZshZRX0VmqMGOnS4lwP51nsiWnX0TndEbwTK/LjyXjd0tfs9 xJx2rCkSg2Bcb5p2AqtbSb8xsqHflHsCoYUuCTAKIC5GnCi//QZqdcd7AT3k7+a+pss4MT2qsJ1j IiK62G8BrM2wzUw8kwMCJm2br4o/hBUlDDgeaXVEtfQBtCX53aCGIrG/uQRbGBPpFH6/A7XQ9Udz uMG8vq3ZPabBx08h5kL2QSXuOUrVmoduqGJGaVpnNpVNrd4Q7/uCFNQKdaW8uxBDkP6R3ZfcSOBZ S/B+YCTarIUgjMRKHvKkJ4qu59wARoVoakBNjhL+3O+qqygV3W223lmFR2EJx9sDkqrTPj2XCXMT 1B3utSfJTUli7HtHmcDt/h+OLISw7zZWoFnnLqeYENFssrZWTkR7C0/shTYufdxOrQ5CjxdzTtFx H9N5HqBCgbvI1/6JQqHu4QOsF2hWej8kgCe9k/skn8IfrzneFh6Kbd/1npI+iCzPzlQRjItoo64D zJxKXk/kcL3f/+BT7tSlSu5l32Hw8CXLWcn4iVrzyp7TMfIsEG2lSFOAleohC96NSCNqOyiATTvO 2UNxSbpLfoiXM1ov0/7y2oElCR8UeInCK4tLjBRh1NeTJpy0LYUQCcnp8YuZtST488Fz/gKoxsd9 om1Oo1a1sVfYrf/sxYxzygiImlxVoDDPr6RVOoPxyptDne2UOAMMUhJBbwhvJYW7t0YNo4sfBcKS aDcZRvZE1nKPqJigPo76URpZC5c3peuj/dix92uTMoVCs1qLKnpVzOEvgzv4rCpAp5UKP3WTLePV jTjewl2+I9p2z5t6cn/PquDxRS3bAHDvZbx7N+14eo8yCCDtGSN1B5BFNVcPNGgQUIiuEX3w4NJW X0kbUteJfui+E7X/knNlc3wcYpsN3WRFIUh5En2ygJOKX9UoKBLv8YZfL2o1Kngz1JfxvuPmp47z 2gAPjLj+cJ4IDsegaY2/BAcSRC1HfAGYb/xUXHsyB5fYNGc9LARjZ2Gb9Lgyje8Bqx1whK5AFFEb 9URQ1qhGw90Rik6Lbm7PWza14z7PrclOQT3k2/hyT+eNHMuLCCkKWYO4Nz2tlpdK2TXy39SnNjlp M6Y0MhJPqducybNLJn4OKgekNQTB4873kq5KV1qITpuy8dUGkia8tPk4gN2y3tPtOhtmHxL3/sIM crB+ngFhoti+mJbs6GzElRoSNZweGaU0YFntkfbP4btTm6kyCBiUrsFDW0YoXjmnHtRPwsrlBTEc WpHTgsxdi5MjuYmOFgkrO3k9FYhS3gbrDf+ItypImlSO36dldI1EKL8TQp5duLmOKh+RnQbzpTJ0 3kBdZiewqGdzHL8MdCcs1B4BKf4mqy9kDPmjh3Ty4D2IXYw5Yz+3FBx1i6dHOjZf8UPcMnPA6Q2J f1gTA+Tjx836zy9oTonWXaCj2qhIzMzOu+4PU/VRC/1DMWWb0a+FA2Fi2LroBoGz4tAAcfDZcJH6 61BsWZPcfBmLIyqj9znBxLRHBY9Oy4b3y3vIZS6aq2vcRyz7HZydBvTWqqIAsYIDsArp1mYCC5NF WRkVqJvzZMJwkI3j2Sf5U35G8PC1p8pvpbJHUT/V+3vx/PMQAb1v5b/ZzWmOr8xC8T8m+Dr1dVik 9T2eOM1j6sDWKqzKz63DB9/hrlooRBgJiiRFvtz4dhOm0sJJWay/siejzK4cLiBjBLMdHxlHTxJO VkjMQElI5RkMKp+ISssCJBK5LtC5Aa9fi1vjVlHD1pn6rwpwzJRh738pE29djYlEazoDtv6ynTcq cDhmPvIEkUKX7yaTDeZid3ZzI5HeO7abisP7BcXCkSL3/Sng6WHipZK+uR+YtvtsjiaO+9FQ5I1q L7y8TqOJxm6M3sHv1Pa7Z3Do5XavPVF31EfD/YL/XMSIm/BWzCF3plJR0ar70AHEqi3X5PthbKMo Wda4DCoQ0DBRFJe52fFEK+hQahcduiK03czrKBZO/Al+WyA+ZgxsbMcVx0rfYRlaVk0TcfTTS7BC fDYG41Gi8FCmD4j4W10FIuXCwZ34WjW64gHiAphHjsE+gR/jZOI9UEx6T5Z36IfLoKN5RCEwhiei JbfBnrU8lkyEZmpo8kMmrBP5IJHOA1oglPIPO3KJPUABvjETUVeadYcQef1KKaVhbmNcoYpVVRkt KJS8otWqypC5kw/GLA6p1g5MWxLJnyWM27Zy62DiOf5ArxENMdZAvOKzI9YxXAe99+Zy/7D3h5ox EvkS0oCCKtXSt4n7kPyORzwEsxbVzwzU/b+DWFIg5L92rTcidXJKkkWN8JAn26C+wh/XJKMTRo3d iQJxGP0Y+AJ6TIv+hmvuFgxDcojhIzUE83iMZ0zkCww0xH8/OBPlL2bRcuLFVriYY5UkJzYmSzhr mPBu5zxhvqeqmAFYT7qM8quRpvzXEiyQK3/VBYTisbeaVg0fOeBWqTLqgixE67Wqbp+7hhrhByOW c8jxtn1e8qXEEJ5YHhicHrfZ69eseI6p5U5uk0bGCk1+70n33IgHBM+Ge4jhFuV117GZfRCCystX 97LTRF/hLm5qGV++n+Ki+xfNf/MTIHpAEEFkKfaYVa8H5eihGBYA0MxBvSPhc2i/Y0qFeoP1e3Ks mFg5CZkGSrzhRF5vYAnQ0dIlyYV4DRMDnL74QHhIvbtsWsiuwK0Sfx12Gm9g/zVCJqWto4ZMJx30 9iJet7/i2lh97ndeme/Mdn+P0nerzLGPp8l1tltKezF7xymeJc6KaT1njT/HLmAoI0oXjeQFJSwE hNhFwUilPPDiS08vjvF/4K1rSCXv8Y02niZ0imFgGxsPz6XhtLUcwR4rmoPlB7lw2P9m4+Kfa+6A rEjnDuW5UUjhowzD0QtABAKvNe9LQbIftLeBnPvzgefwql2rpOTUoFdDgl9BwuF8zYNH3M+QY2Ua sj2vHeCg4hNkq89AppwB34zqThrvKYDF5Gz6unTCkGmkOKJKigE52RYjjrZ09kt6kEhs0eP2Ohmj kf7xYavvFgGDHYROoEuuj32yGOmFhD3G9vYOHWRq0UPnbX5zjsqayL2EjSJqCKAHN6RSZo8fXJF2 ngp1Lt20r+criNPJX8cJQGae5A3iztHHcLoYUxegeZHCNBv2oXBFnL3gHwtYwpOAdHb4CZBAD2Gi NXOmF7UmNlOUA+I0+x76bgcpmjDjA0j7k/6LCZpANZd9TlSfJBpnVDARRFYFicQtdsVZl4TjyDhn Tlq4XKDUNmgGb3AkPe4J/NhWjvNWCKJA+/sFxqoxMGlv5OdBecG0zpQ28vd7KRxS9mxL26dnHAtG DSL32xWaexV+qghF5hpnQTHE4r8wLZl5b+9UI4rslF6ItwQrMP7CifMBBkiITxjFJkWAHdRkIxI8 VcXx04PKfGMDC8gPsvHflXL7hry6gff2XEA/jbNMLfCDBGU8CLuFKT1mRVOvgb+xXuALDzcYxfow H6eaEZesx5rwowIgisJ2MAlRq+2Q/0iB8fI4eFBrCJ8MLGQ0FUINVILFTYYKkfHbNr0Fb1+2EApu 38NfL9q0miBwP9gSlU+EOwwPM6JYGEKf4tN2z3rgFImWUOVqH2RcJQiLn04unEN6Wc7p945obXRZ h+xG41A45M5/DDHkfIOGsXUISLSDB3q0U27A824q4zwin10Nu4YzvfPeo8dI6ePrCSkvE5DpZnbR ncJPEQPJfYBleCgw/bU/pynvh1Lg3B2jnlZEU4flDlPuU96k1CQh7d3xdCwec8RAAhqcn7kyziRK wTUbKhaxzngnVuwneMApey5q680Hq8HIp2JixL+sabaQIc8eburK6Rd8LCci1/qPJjPWCq0wyB+n 7lUDRsATaeCjDXcDP+N05WVRD0nLa+jfWflNqkcKHjHpn1TVf4SjcN3yYl7oB4aDStQeolU115Q7 04z4/xRjeIhlMLHwsuJs5y1qWIYULEHGILa0Lvos3h7PXUZXgHIDFQlQrNvAsNJF0AprjDJkGdEV HwAQ3AHsk7IRlbEP5jWhS2CuSVB6M6vdyBKMm9EPBE3b+J7KBBHmGcv0CZFdZJTtWfV4GfHUa5lk /cbKC/tqza3veMKTyZRd2fqNCcyfMDyYnz5NPxAvuEijD8YnR5+wp/YhGX79ldQHppwwrJNHsRYP ZDX7MVH7MTpVXGGgkhen5I1hlJwLM1Sf1shz5qGsA0oFTqnk72dKW1SKq1Q2AZi7ioP/QTUqfl9x 74vhyJBVNXauba8YNDC6Zycnp5/INQRwOrDAmyA7PF0jJcEtwaF840BKV+TXKnCODLUGXhvysE7L Fa8lj3xlP1l0dvoMGafMR4w2gSN1PGgV2E4xtOI2I3kXwH0XxSHMrB/3ChHUwlS71l29GvKQPyWo TivyXUDYbRouZ8LZLz1jWO56bf9zs1flvzyLgDmZYydI+L24SVvspo+Dy9oPz5cOI0xrX8v5rK++ Xwl5Du4gHyW4eUitWiua3MkTMwTPlkJqNIf1/ivcCwcFczQ2MZsv1q3D+jpCzC5j3pn6yYM3JtlR 9ttV69RjuvG6aVMd8LPieznAfwkHp9BUoYj1AVd1od62wcFlti38YcV4I/2LhCH/GwwKgX4fDXhF sOUUQEA2xqTZLDEb2hrZi9dBUxZ7s8AS76NLdtgqNBIg9ihgWjp0PIin6+8/S8OE7dXwCB8wuZBS XHqEtAGxj+Q/ul6nAFNC+jw7za9sNxv6GRVCQnVlU0NOEimbTIs2dtKtvDggpEJ/gj4JjZAO+aW7 Y4m2Sqv0UFgqes1woOefuRJuMJ+CNJt5wUCFts+QdRmRDs+ADINr9zvDBo8SCPHIthJp4lKSGFmT rCPFx0X1XlLXBVRulRkYC1khmYhGDXu4L66m1Gk1gIMojbPpTTMlrAmOThDIrmBmP+jys+qMdPgU QERmxK2puVeqlhZPquIhuwscRT8OpxZA34sSPbPQ+Ux3W9Hve3FsmForEgsxyvcUlFzRpjKA9SdJ f4N20y5JejsfzigxIl1dN163aYMPaEZT19MmM6D32kpZJU/3MPmrETx6tDKkCw4tqLoaQuLlc4uw 7vXF6xwEZQnsdeWjUoi03vClkNKaijOiQZUsjHGNSkqx6lYhlsfGCNd3XIbgDMHfpbwriqUB6xNb yKmkIvJD9GBJxpHzjHqK/kvpE7uyh7Es13Qi3Hveztcbpto8k2LBTDSNO0OhRruQ0bRxd1pLK7lk ohHhpgXxSfGvTZY78olx0Xg4pv8qgewcyD9LtKs/IBRqSrr73Dzzmv1mg6409iGS/z7N5JRD10oL SgzCOIwy1jL24JlWqU3HuS/CTFd1odq7fSdk1AMGGDiyJUXxlGT0ekONQAIVco1ROKj4Mv/8hREK pEalTuY8Cot3SFYvPGjXQYzuY7Trl6srzY5oRNu9Kltt2jfBxMZew5XWWVT7ZzfmbU3zzM/2+yCx 7apqLa7ZyCVvOEJvNZrhhb5zgQYsGNiA0dJSS+rjhSZ6ul0kJv86Jnt+jqBm3phpIsGtKPltBMSi jnWi3MsmhymB+ynCJWVTHORLKyXfcTp0/rjuzguj7C6YhCtxUmmJ0j+XquNYIjFSUaKF6dwFO1uf Zx4yWtUwjdPhl5CQhKIiB20wXjrlTKD24xOyacAL7onDILYzIIq83P+Nalhw85xSyCIGUoNSWxoK CPjOomRTREwGyYlKkb/DQ2Hx7O6/C+tRurA/Qgova8RCSOpaXDqqbYI6sC/mYsveKtfjJsCozjRB FF/Rs9k40cQXXqMTeMiyjVQ0JOcc+fXME/FUh/Tr91bS6Z0tASSTGejYk7ucExooR9ExMBM7SivX ryl9RRpZtAR9f1OcKQ39ru3tEOQfmeyY57vb9iuDqpZ5BTfOi9OulnOEtpyb6vzchDS6fWSgKd0o f29/kZj+xGSjpVOdQVk0db5UpYijSRc+QunSRFSxyAW/q5uR7ftyjWBWOfVIZQ+wXA9kb8ZuWReF r4koeQJdjJ1Dhw9RcFiI6myQHbfX4/37qhgEEUpeWjhbRlXHN3Iwk6gIM99p81gfC2jsOSQ/EZYz yNENRNymwo8a5yW00iADy8O8kxCW+8jIMtBmOVGyPNiMWZJSoODnd2nlZ1C9K9vs28T5yiSI2t83 mySX2D3DxNaZJa1jJ8FF0iAhH74jmK2qsOgMj8Pw0CSQ8CgHr6MAwRQn60/SAsddOHbyxfkr8gPj AY9DWAh7Tl0qUYXcH/0mzgQtJqrUOTpa5ir840OZoZFFhRyeSZOVUx9hkwObwTxn1mfOvuIJN7OM Ic87NxSPiEH7CGT27SALnC9A+0ud6E1QVA1Hx8fEyYSCKQEwTeU4XqH7LGOjcPBTkFN+t8lX/9ry GYxAvap+NroqNeBX9hb2eWDc3Uv9/RCWkcwVbppPWkHPvWISNd1Ey3vsImfTXHrx98SdtJYc7i4p Sytweh8qxUT/e6mjLdxqfu65yG386Y7t5PRTiV4wwnys2Z7f5j8e0kOeVVvqILErHYAHFb5oToX6 RsCcFKdFjr4v6VKLfLoYTesNjHpbAsBIzP6TQdTFot4Tq3PAVxCPrxe6VHMdc5BXMfBjdYXE+Fcr DQV7+G/SqulnxK3XT09BBL7OqL2+rU4C5MHfxSIlhB6dO+tuZZz7IPHDPD9PSxTFPSqYCYs5MV13 n5GMqKidh7Y5xp3Fk/MWkW36h5nEI6QX7qcEhGFqd13L3Rp4QbLkI2hH5U9B8FOvPeHZaAeM834q 8K2MR4i88Z4sapiSqCoUdULbnp8tsDLAyJFvccZAvPvG5o1zu/VW6h6neVp7d6uxvJ9RabcpjqXg U1NdKDYhV6d0IqsmFlx1u/1SlAVuaedwGM7RTjH8XwXkrDYG/+4zQgP1fdHdzCNgysC6LYE7RgWG Cc3EJbc6E+bFL0rIJO644ahGR318YdQoqlqbTnC7hbmi3oCur7gmJdkhFK8rjRRBv77egBZgoB0X T6fDr/eaASnUDM04JNt1ayOfQusHNJW5Rb1sfzL5aykWLXfJ+LKvOKG1qIn+vwQnBPRE9aGVRSCm HUMbFKswfLU8txC6j+7rifBvOtKj1/uwjXaDG0XPlEp9puYkAV6ws74mRVKAQwMez1G8nbggyb+1 jtnjXho9bhGw3/gOvh4rAilyAeB3YabEu+48zPTrsmMAZ+k8Pg1ePbcybamciK7OFlNMuRQ6OEmO 5DnFXF8KOlTTXgStbAFZtsveQCGoMk08oopVR0dqod1YIbr1wXIeBQjjg+tkJEtMbcUhvgCxz/b8 FXi/ZqXxLWpRxtnQjp/rTDsn2uwko3QGkDzgaKb3GYbdxwAkiMwlxk6AWDexNsEUzvKI5DoTo9aG Er7fAD+ADMPw2a9877BDUC18rVIJvMqkgGrxOeLZGOaupbL4lE8XcNyUvAwYOXXN+REHDJeIswVS vfdbhPY3AdCKTstQ1dEAjM1jWbwWNyxxd3QW9khlCtqLQoJ7AToXNOScF7xx9fjAzsukWdajjeNl JHl1FQxa3nPLlQNPKv+slcEy0JnB7b7kW1MUlwppxxKWfPH9P+tBTHQ2eCRZILce6/w03TpKccMe FagnBsXbOTXOdOK69a9aaVmBxBm/7RdMKul7GvutnMn5fckyRLCM8+2YsCuOXrHSaRup3Y+1JBx1 8zmOy7WPxeX5mC4ZxBSZUgruymaTt76xmULCxm5vBhckKHAe4ISgcC4DL9jDXSkyNrwZiuLgDmCH L7EpiUKrKu7CsM4TEJ7dw+YM47kuJxTi8SHCjwN2R1h9X1zD6Xu9LJdkDesFmUzQjbMBzvVy4Sb/ IEG4dwf9jjtVRW4E3BfU+tPwvJ0vdTIkcCWQ/3xkJoR73k2o6vMwV5Po2u4mZi9uhe+dKdr2PhqJ C2Inb7A5kAb5NSK7u6nerRFYf00PF2kb/Ryq1lZCwl8OZbxhxzu6wtHHIgzmRd9uDKSke/3hWx1z GKjoq7RBUSoxRyXiv8F7z+4LerYAmzeXJwqKqQBI///eq5f3fkirjjJrSbXb+aTRf+vFz600ayFz a/nwlavTByIruuB8qyr60imRGFwl/C6vln28ZoFM/2hVUT5AWnoVNl6baECATpceLYmb5OmNQZ3n s99xs2OEPOxMGwSUw/ATfAbv5yPqP3hcaQT6uiSXowUWINsZvOq375GBHdxE1UtadZypkuoiWBT2 N/pDfKb5VmHR1yVOady4QL2QuHaeGRCPsD7xpFv9Y9m3/smcAXM1lZZ9boK7ioz6ongBsGMCJhHy X5JFZIChep6F+dr5IYzQy4g9KunJjL3zE3Nu08WkCMjH3WsaeZ2q1rJyWI9dCkLLLNycaUDU7acp rIz+FyWkgsJXyadYmfxXfQXajhdQSGOVx6b0u47dhP/pevf7LVoCZTyexlo3XunnywBia0NWHJkb sk0w2IOKe3ZoL8ju8dw88CgIp6GBAwNmKg9ZvQnd3TLD+3EVpYAnsXg/v8//D2iBNwh0qqn13Crj /H5CNvIbl68ASS3HaEWx5cV6A8LRH1weCX6L35FeGTeyJt4cCJLlIeX2GXTF8J0vUe5NHzsswUj9 +8JVsmssu5+ci1Qoxr/1oiuGo3Px7yzHf/+NMI7ARK057/NNIr6w7r23oUL+hKoViEYjzzB08YY+ wd2JTxTCUFwmhrktUEjUd5qSe8aS6lz0z8X7r/cMIHy2cP97rpFx+ekwLdPdpOn94dd+yoa4HjTZ ny2eVCsaN/MsCiNF3LkrcBnqmMdnH2eX6Jy0VM2SF4TLe7i405D8QlnFi2X9/3TBYYmJGxc2tTMG TTk+ogFW/TuFTda23/jvYOYrkSJDiEf0g21Zs27FUoJKuW14kLDd6bDI/LJAc5ArBVWfKUvNLaOv uGCOVwe8tC4pX787diTqak0BDgQ6wZYDHAFfLiVHlnYQWNsZWTjZjgf0TkqeODQ0MssMNyPhbKhM g4Z2U5bvJG3Av2p03lTMW3LTK5QIqtxrJIYe0k6Sf5t5TxowGItXIE34ON3iMIVjcpUFeF6uYwQt KERmkYq8TuMJ46ntdGRDQVGJujFphmqqOunl/NO2Tlu7ZSQgscrWKIdE/cbVs8iY46Fgf5QlVOz9 H5cJN5LkOHgvPoub0j0v5BKmeoYdDtByGNTIwVy6TP2/eoxzOgzUEp5ydYaR/GHpI3XiEZ0vl5Nw iXFgn0KXInTQtIdiTvo3s7GL9UEROS+Q0qKDTPQsJRx4d6BvpVND3p1VSMUdtRwMnxVPAy2iUzHu pX5y4vXnCAWfvTyRgmsUWMa64B4UcLvtkNM8qs1aQ9VMN464R40bbMzh6mJM2kBpT8o4cCe3nkhh F2cgD7O6o1xgpXo1kld4rXM1gukQ3nlaB7ewTy0pbsY3broCcs5inYQ+xVsSx32FzA5PYFwoAzJP ugO4HzeKdXRIopoK/dOW6vESDexxyfeFFZEnJ6VxHgEfK684gJ7d8p9AQDY32lviA6MGYJpwKQRs MxvE2fpRVkdFRe4OjFTFlTpm5H42/nKDkitNrgHBYRTQKryY6f55yMSns6SBm9cNmO2A7F77Mp5e p/UuOccJK12Nz1/wO1Ta7G1VCdp+UzMrjEHhc5ttoX5GkXHBTyXvyFW8D6umE/nmb0pQz3sf9DeV 5qtu2Bxf1+fwWzvPBfSW6y9oYBFSMmnv76XNgbQGT4fhoawurXTJST0W1ZZ7e8Uskq21EaEHUGUT yt8E1gIYJkNRM+EOVe747eddqaQjgXQSjHvLZtX+cxpm8Naw1U1Lbbn3XwRvyqIdzKxjYaN3IZrh qjmeRasCIA9iKUEpcD4aPfqrCBnHspSct2XH1ejTHV4ZAPEKD9aSMsWdLcUHSPTFPzWdSASlTjcK jafnzMc0mmf0iLVR64RzsCIRgWrrgbOrKfmaKKTS/Nji1ff/IoNWeTJcrzuEoEGGJRF8LzW+vDCr r1Pe95Hu/b6MezoBlmmiUdrogx8ZjASgpas8tgadeAG4jkm8Y2L07uBFMjfKb2Scleykfy8xH6do UiDB6TMNzZDHN5ABFu/XHM1KndkhVNFE6na5lfek50rRgImGXU4oioH8RhFn5iQfSmuOHYy4N+N7 KSYsw4kRTM3JoPKSGJXWk1wa9Cadgh/BW8bkZpYyq4RS8s9DgaPh+1l0SlPgM3YtMB4GErC4f+xW LsnsoaLCaWLh+1NDrq4b1Udhz8lSkSaBbkCf3SuxdTKKFtcgXaFRYs56qimNUXvzBiZYt83xCkJV t2R3I2cgpSyJbRhCxWRaYLtfNom8IynZnSRTCTxrth5oM2xoof05OutMxeALWdBnIHDPPbkTfZTT PcLNgkE78QBzVpS3J0/K+JmkplSu6h7yc5OmwUOc7HZ9aRbF3feGMlfR48Y3QC9deVQzK2p0MFpp 7fzeC+wv2ZyzimWT9xpVjnE9QF8z4ORyvdRJpgo9szPwisXjXnotIvPHYuLZAPmCkhQfybPrEzPn MOrm0KrerjToLlmZW1DaWpSgz/91/sRyZSJHiL9RdUHbsSs+LCiz5m2jzW86nej0Diwo2RgPpsWi ZWBYj4Ie7dVX7CrLr+z/o7NGMSKrl02fWozgWBmDhxJBw/Hphj99iyPGgy80+HHqtpYEHARKm54l mfo7eZaspij0TuDatuZQiz9KVI4eXg/MgtrTH5KScIfGL7GbZkiKJ4+I8FNyZosAfmUyI7+buLmr lVQg3TYraBr9zVf/nHf596i2Nnm9VS6kyqzQzfEGEAH8HiVg/TjjYV0t+2iWTYeh6DPZSVvVd/ls LXDFG3H+v+cfMdkAVJRVyPJDA3J3Ocdi+C0bfGntloh5qsWraVfnONOPz5y7AFaOylcNc664bjXD xxVlVTKJqwzYeb4effz9VhUXlxx27p6pf/BKnrSOsq1Kdm2I/BuJpAtC+wmKJphCYdhOEL90hwEp Bi7eZQYFvFI9B+Xzd5KjpfPf+lFyj/fjX+wZBu/P8qtUFvyOnPaKCun02P92quQ08hR+FCF6fzMz Hy3M8TmpzzT14OpQ1rH1NhqiLawbzQv/m02EE4YXJdgk9KFKb7yl2KIt5rKW93GZv6iLIt684nWS 1k1gTTnYY0hW5kbCp8OPRnH+WQxkAYljcoAfRSFDSvQYYHHdhuSya+e/ks/EwZkrtWzjkL9j+Y4m GwfbiO12TBMoXOlLmmSOP8heU2S0s59fXGEE1awPUbrWVk6OuUKOPtUFLbAf+guKzNRMs4HrOnpT ROf/C+PW9Z4EI1H/ojwzhe7YrrrBYonsHccQAvb4cGuPbl5m42o5uPbQ97EELQWNidL+uJs8AVI/ nINgs9hee9XMwenIhoIhTYjcoPRskj9rmY30ZZAbZmtAPFe+Ed8LWrG8hjl8loAMf9QVtXxDZvxj 8XGxHqBY82Psl6HUh6zPM4HA7gvMSQajA0m+oFQp1HtiiBMb3k2UFlTprJuKok3rAXQcwEO3IQ6d JA9Lnf21QxTQKNYki+M8EyNenlsII8P5le95fKBd/MyzBmafdxTrUi3BVpSjIPe6e+WRwdm0Yx5V OT0T1FXpQKBYw2AmuFByxl8zrO0BamP/0E12wbhY/gueTfmQMLhW3PNS/Rw6i3JTPptUWRwYsds6 M7omXiE0T/J06Z89wtC3lUrGQNPmGSRAF0azK2qu0Jl7bX2yCm1EJWeUOzRzAuQ77ZNd77zcRRu6 ytrmui/vtPLrxz++ojTyGao0ZGAFZWrjLKiJCc73j+LzPqko7Qtx+XLt3Q5SMMIWSuLjvXaC04eb NvdYQBZKniYUbZwcXoI05rigPrw8F712Vwo6Usl2i7TUon7OGYBaAj8C86mHvC7yScYBuBtoA7wP qMhYbMJ3K7LEFKja5IUd2A63wx/DVfn/CK0q3ISpCFqQB5Blp16JOGX68dwIfqnMmLyFSTdfNn6Y wseaHGE33OxdezlrIvawnw0ldofeEk/Q7GEAQqHa+sRPiFb3H3ZWU5pxL2ZKkjGaTP1YfAe/WfIj 7DuwKBkRvorQsQohxijSLyUq/pmtj2f36dGEuFG8iTBdFyOPVqacHyGVKUyqaU9Qs4xK/Hq0irHt Ng5tBGtyV5rtzGVadI7/J2ONfiTovPi7HoqvdQBdqebBvsPNjnQzpiuyu4yUcoe18VxyI4HFeGqy 2AacIp9mR7/PhQcEBuacG2hZkYvrGCXNsGYj4INGWXZqw8Z/eRc+yE408/GMTatnuc9cmLRM/ct4 dfrR2MxBE31rAbtxnwOFqsdbJu7Pisy8+tm1a+ldTm6/UEB/i+kx5cYMr2oZERdFou2S/oxmk0my hEiyB9uvf33cOMnfq6CytEtRcsmrfiqLGwQsX0z1Z+oqBYEePU5iHGfpmHLcKZqyWBDmtAlK92EJ qjos4iRtUrS0dO7QsDHrCTMIst1JrffbuvM0EILdvx6oP17Fh+ZrxCXn4CO5gFsqY9vtru15Uuu+ w+C1PgmfRAdECWb8pbhkUBX132Wcdw+OB5BnXbgi8xgtTzjlod+GGK8b2U5fyRV0sq/f09gy/Ll+ re1dtVAFs/Mdxjwwq9UMB+2TZQ3A35eNyko3O16Zs7g0/+JcUWXRyqGHpCKqfa4DGgtPW9vSH4aM Vau2sWqI6IYd5dFYVC+YgG/PXGvJd/DHPGCFoJ7m7u2oNbo3TRHxmZt44oUp32W6iFuuQs566fSI b3eL6unz4NbAhz6Za7AIaslgiV80nNLdbYdqiMLOZBYxu41bCda5h7MVro/knLgoa7COmlAv/2J2 NHKJhJse0enEKPwTALlDIn0mJVWTeEocDC3CWmz4Seluv9qCtJgBnWKA2UsxgzW6UReeU29ZYI/p F0SEDhLGMuIZn0ohw4t+2SWW6cZpNBgOIS9XYdE8vrmdOy0cgr1pKpfKsUk8KqxGBIgNqmSVyLDk 3jS2hevckizLIupEV0gw2aKDOh+ygxeI5gbLR7uzuzQZrT6pqIkiL9jKSBfQQRrFQMMp9Fc2S3R8 ffJfvhYKzSnya6Zp29p0fS6HeUKJMxKg6ayK7gPF3mkZIOw+w7yaV3LWsk/txpCarhjmRThhs1QA 5KtKY5BZMpW2qrNOaKzsMld0wc5nuUQiUpP9XIDzY3zWNDmilxvTz5gdSbeDNfGHfpNrzUaBE/AJ 5PyAL7MCzrb6cYmsE0It03IGNVIf4kaVr/eHlz63sCU0X/P1muPwyqroIQaQ0yQ76HOP4D9PMDHb N0MxIIDWyGb+/j1dD6pxxuvuwQPmOqOpxr1o9JHzhpi7mjONTqmz/2W8AP10OKqFw6S1BMMQg5o3 NJ+LTbJENalHgaCX/wRZuJmwHD5N2vCOSz98GUTEcaVClxVFQ/X9UlbokH971AJoSKjAcHc8grbp BbXPC68X5mwZfd83/mMPZ1Y5SMrv1aIfoUrFliRQNKWJ50AehAVQ7z2IZmUJObyYvYrmfP+pRBwi cTw5j6d7kYxdMjx+Ys1snwxC5APpNO6vIZEsiQvQXMsVxevtRMAayxbNyahwydKAvEbuBf8NFxve m99BljA46NcYDPQNtFZXp3mY42THzSqVAPpnC+gDOF+uMNqnMi+s3CX4zEGKrf0tGPIJ8UD+beNH 9ovHRNDOv4y3Eqo61wkWGVAFSNvaNbBCbW/P0jJshjRGcUJPywPORX0MDpzFUfAjv8R2HGnR0s0Z ahGU+gcwOUrF4ZM+pJxaVTLjA5KqgIVqhDWOH0qbMhu/iBQ4eJ9nF+2+OK8da19047DGz1TyENV0 /rER/S8LWwZ+SNTuimbONbJ8FEKIbzoo50tL8f8SYA4xV9iWT1ilnjOfHOzhDVkybsg2AGXdHYep yvAnBjocZzTj362DOwEauJ5IMWJeJpMkgcyeYIWlHJTKjEwqnIE5sQG0aORQJGqfNjD1Hf/G7CuN zoJzRsxZvJknOXBZ64MFHTWKNazXRZBYjoPitQWB/ajVQ2CuTFudLF8wp/iORsUuwIrQppx2OCKt q2HMwgKck9nZfg384ry5pv8KfjnhYf3mWQoTT7YqKgkdewvodMXW0PoWesU0XcpvsXuQASbYWC47 K/sxIVXQZ4zsJdNMqTPE4yI4Y7UU5NMCOnr51R0sSVjY/MP9v67bby27F0bJEoO6FxJ5Q/CRqfDl sX1vhykgrKMb5Cfpa9nuE4DxivHQ5vPh+YGzQYqiVV7G4GjBjihjqvseZPyA0Vw1oA0Rtj7S4Wnl fdr/yQijQA8aPpIQZFO0OXWqwIzSvSkDK306ClJ6+efJEJB3oE2oq5UQ8Z7DO623WN1+UEltRBru ptPRDx3YciHw8/w6XqJ7p03CF+ZwJOtQPPr/sBiVdj697GwQkuOOGneY4NiLoyz15rED566SB7hm WwUoS0jkAGmXnAXs2rELuYFm9yLUqyL7DcwMwRKACEMl3awNDbqsZuWvQb60EUiUn57F6H7faHRI FTc8sNzoIup9IvHkie4jYehBsKJntcKGjrFj7kCDF7qa1g4psXxt4/bXBS/N2pBwDrQB4FPjt8WT xlJoCrjQVS2ol9qZdhbNLju1yQ52M7J8iJmZR0OkJk0kFln/3cOP+N20A6yHjXfqKsGxMVs3+aXe DzQcmQJdD3UwbCyD0GJSM5NFVUrErWDUso8cFHqFxp6fPpniYQadMbBN8sxfSg90saN88CRXxMyj DGahymyYn6wjFYUxTwmNkzktHQYQPf4unSFFX6cJG7Sg2tyNdQWv+ZJ3MZCrcNPcvAqGnWpjrYXL kuKK5mdtquLhoIcWuJ0IzvnaIkJK9YpAkGif2adYnLSy/LryN1xSZNBW9lrOlEltrDgmvE8rVKo3 F5kb9+pFsXlkiji8e5xaic8MkPfXMs5+QZ9SwX2G1Dn/RdcmUVMn5tx3I+nff4bOA/jqEtN1z2mM cFqG/jWvSs+QeVbCGg3qqnb+l/752KV8hYsAEKWEVZrE3swwBSLX95ZC6PZJznaiU8Yb0y6kQ+ai 65365J5nT+ofx87xt/0RseNSLyy8QPcMWLpY7WcrLTSg0sNKX6aVVoKyfExy/3bq6wiTIma9B768 Kj9zWyRC4yGF9JpfbOb1W4OzZNM6TyUaN34SEJ54EOkxbP2/EvPdcIT3wpTFRFphroDWm77qGYsW j2WpVcLYDl45aQ5H8rOYyx8b9ilhvG//EHSQp0dIfhFUg+bqO656d6nrVIE3hEt5/lALQofKqp1t lX/h3VrvdS5M2lsIbHf1aeN0Qio58gyRHvmi/SXu6mY4moEE6Y7BM31xBWdlW2UbFExwahy5OYxd 50qpOnFDHFTCcMFyJVTTPyqobKe8Po1Z00cz1HJYyMPGA6oVmEVQYmlg6sf3pmDsc7IqRJZZjU+E W2yeniAGglrwF6PDGhxeUCYJSeUw8AHJZlo46bLGL51cmVX9ULy0E/8TmWYRtEDwlH86tLKpUQGs b+oV+58qrS13CfB0ET6Qcz3Pm8v2hI9u+cHv8D5/1dGaOS/X4iWp8/p+OBZUCRfNRm1tLZ9Lzinu L84jQvBFssIdp5SC6kd5WqNRMfhh4h5Wgi70o6wyHBwrBNuqecs/K3a7PQMs8kdxJLJlwv+bjdc2 6rnQNYXsj6/KW8dV3r/RtNZ6wzi9jMpMRu42rB18qAoi7TfhiCC15IFVb1xilhhGZ2DN77K2C5fP Z/1sPfnoJ45rTxWqBh2ANuLnIVhSzzuCL1dEhBnI72on33Dr01uwh4pOf/iVgoBuTzR2CI7sYZ8n Q/0b/CAkd6hOdZoaTn5LUiZwMUKjCXQZgL8iRjSgHshzofJPnEHn5hmjAkCNH/4Z5FY3pVCOizce yBLCIg2x8174o0hTtPLlBPIaw+Sfz8yhOLOMzOTxrmkjmMPjnNlY8NDQn8bMAAli06ByRoC/yZJq xUTIo+XLAoLn721AebssPtrpZ0fNtJh5BmDzByxByOTz+Yn2Yhr1EooCEZ+MmXuS0DlwXeQ6umM/ fCh3UlBqtsha3OxShoESTsWIvPzspbxsxaVcdvp3DbgnqKdP3QgvOckitm0cxPf3EndKqcX1Q4eo HF8NF5189gqzebCtTlRcrhj1qw34Pak759OnXAd3cLeSu/qlnLzUxTE7Y+fQ8RIvkCHMIDWT23PD qU2aho+Q1wwX/PBivBhme8PTl/5SNHj7PQ1yoIViZGeMRZEsL7ogvWMki0OGsa/EhRCsIK2MkoGH Ha/hVBoNmiGyneuTrLsDp0ysl22hxatMmHgUK9QZ+80VMbd3fevAsSf8p/qtkuviBVYDFgZr4rvO Bs2mH9cvU0cbJh7lQ+BZdUlLSY3RGp1k+oqqtKuOCZiMSNYj9dQ2NPme3qRLZItXrSfelWl04H03 IKUFumh/hCoRshxWmFY9CoB7q9wO9yYdzq+8Egs7sdWZA+Umi4AM4Wu0jtcmCShEIt0szf+dc4Ap 24Uq/Do3yZoj2LsWSE5ZLBBGaOHOYKPYynL1R3jpQua2l9EXSC/pBfuE5q5SaulV+Ozbn711k0kj CRck3S2FmF3qxSIPqNJzVxcC+63DgAmMR38oHtgPVNNxEOkMaiitME8cibJV80ofNpGKkUGnvuO5 eU+E+Pp0PY/HQWfQ/qeVjI1G/31XRaGGWa+udZmomqNi35zJVjihCZVY73EQCYKRN/t6+bLmX7Gt b+I7C7P+1HZM7cKZA2dn8RTm5vvMDFqi45ByobaV2AwuE+G7f4qjZZBChHYgq6r78b5sH4clPffM EeSHD2XFDhNXJ0dAZc5aIV4OjNZawfNauWlK/cn3/m4BbzbmfLW3elLk7PW9P/bqjqM3ZXpUvlKl Zzodpvfy2/FdE0P256TD9ntES6is885AjpCgsieiDq1gYo833n6ZT+pcOkZvcNBKgCTcuM/tu6lh IwsG1FB4+x8sm14CpIsrWBIGGCvKYeZzN7h8MtVVgSpz3z2lBrIqVABgy199IKIdwr+4ddBIZ0Qe UdPH0U5tZJZRpKnzkHkySDdXxAhzkxchtA/vTrl6yTegcoVXAgaQM3zLPIaxbmgv/kSO3Z5VbNO5 GI1xY7D5jVuEtpD2rqVjUKESuFIuv30ZtJzS5KOaLaGgnoz/8rTT87iklP5/5KiyMGnbJ5hDJmFn Dkwmrz2Tt4gmxOpqQhVXZpZAFTZxVCe/7lXv6b+NFlQ7grNIMEnvKb+Qqy+jSeWIGHyofKNP1mIO WUevfNsnMx0Ozj9gtb4obME5Im+cX0u9c0wKZBKzzVsHpgBs+vtq8y6WzRRYwHYWxFwwQJvl+RBU UvGufLTuEQR/NnpLwN0lAPujMkXW56uIxPDDGYyly6kNdXDhqk0WmVBQmXgYa0jRUPil6j6r6euQ hWmZVWlzX1ho/VVSUCYhI+svbba27z9tl0dryZ8V1X6Cf836SSRcgYBjGeU7vIxZfzzdne93cHLR ekYmeP4Af5PrihIgABAeRy8zGmZIgS1AYP0AlE7LVYwrRuTpFlnNdZJv32Y0kOUszfq6itRRKLva FmXtjeM4XJhLyY1Ht0YgvqqgzXjoadVXNZrdgG+rwNAmOT0tcy5/qSuLbGckyfypSE1dYqtFyPy2 q4HL5qvcPtY289DnlHF/Q/U2mLy1PgCVmy682YpxNvc7QE0Ttas9cUd6h2DBBVctWuHZ6UVADkwu 5SANTZlaGtbrR/3RS35ntDEYaX6NzUDRBJ3ZEj/JCP/Nsdek6gdQSrXFyVDKg7BYyPJTc6ROG1fQ JmOzlQEJZcUVAZdpeigsL9ug3jiC7S1q/v7Zus0z3RKMIUU9rEKqGAhi2KUnrUiQSEUDaWIz4Dmo RPSm1g4PHLmclHj2fB63PRAMCCu14fOcKAdQ/Q2nyfLmksXtZHP/GRcyCWVUA4nKmf3uALL2AD0w VWSpak42yxLKAdPMBCcL/XE1pTVj0TaIByFAViKivHtUOkEmhBnOiDvF3+7L5JceiarQtuNI9AtU dKo5qcC2def5mFY2+ZPXSSV5gi/vs6AL3EWzl4tHHR0M1HpOJU4bzuwAeLS04YUnCcWfUWq1vEmr IgbnRmNdHh1ZYpP2no1LOHHKdw8bE2kWqYHgoipcmlzgyhdafgqzbYVDfOQatKgpDAnEDmNuZ4zq OcjEcE17kxaZU7O0VlovsAM+gZlY/MfVN7T0v4ubNV2dZQjNJ13PSZNrDLU/oOEZ0eMfsH3ZUTjz O1+4SRjIWfoULS04rM/+avYuKb5M5LblGO0MhdFOdGytYhJ7r/kGduPVbjmnPegdLtE6LNc7yWfo Nugo9Yt1s5V9mlfPQFox8mF9YAl3ioj3e5/SuKxu89KUwsCGpx8UOVfvAXMk1SUAyk87/+bmo5dM Fi+dyNahIyPNkzk/ub0MQeo7CCD0StVuFqAIqXvToKumktFg4I8z+bbz/lGLCm9LRwwwh7McloRG 2BvXXYAxyAIwzdiw/TWvoM8RYeSenlBqZGfN71IX1t7zHix1S1DWPsfS1PjoPEXxjsIlEAHdLx4/ c9Ww7MsnTP9JCNSVg6tl2jr+56u2XC3NnkfLoUVYGHcg1rzmudS19FozdAPioI+mz7uEMkuO0tDf Utt2wUADtQ2ZY2oCWWDDgAjeD6Z6FSMifQAfyFck6/jYllV+WhkJlqs9xEHYc+YhwcEwFMQFUPr7 9L4OGfpgOCxdoTD3vtnScCq5Td8Bj385Y3/aonxhvybpMzwePG4Q/qVI6D6xLnpu/S/25qVghR+z VIczbsagJk/ffKWX8lvDLSZ3S0f29XJxCr0RWRsejnDZHEpTPoMX3FBn7Cn0lVO04Jd9mbtwgpw0 aRQZUryadYrJvZmTfWjl8rJ7tV4tUZORtpjeulQw57ySIiufy0nC6Nj54m98eZJG7BCBkAKlqd28 +xinB1KbZVz8e7Iwyyp1EkR5PbgCF2OAWLIoQpHJfUrpMXzmbdQU+nUEwK4xjCGoOHdTVgGsPEu7 GZujFWmpV/jrXXYJYhy4WyallOBjydUr+/LUJzvm6tv8fp4AuFXgK9qr3BtlJ5ZVxrq280HLpRQi R9rc3JKBcwm0ZyABSQYmln9Pibb3lI2xdQLJ1HOUvc5V0C70o6/18t/52CnnT76Kfw4IoXGUx1vy 6flwlY3bFCsg7v1ZizDCKShoINUBZ5PRLWu4wZoEKXulE4A639XlJDsEgIglIjL0F32DvTAY53wr zpa7Azzy8zcnexaackLVhDtmMgpWGu5v4ajCLthjFtt/NfQTmZgyaQTiE+WowT4YKQzsJbSBqLai PgmGVFais+nKJfYn7N8MFENvHDzKJw51WDlxTcfb4fCBRFB/Ar1QzPitRFdguCx4KoR8KnEqXurm Xr5TCjZo8Ni0x3gxV9ir4iEWWLTkwLbK+bgiiSLnruM8FqpUuYMy+tySOz120NjVmCuJBtPViXCN rR5GdxEvvz9V/MxY2lm14nADDSwtPMeOFC7Bjx3XDqpA7xB2oLCvnRcexIeTmUgg6JQhNLufau8Q d1+aLL/gnUT4+0qnhMSR8FKuRZJhCU1p9L7tcMExJIZoIsqN5lyIcVKGb0n3EmVFtSl9J5/lpTwe 920C3HwnV3PIG5MQb28+1K/DpikcF3Nzluibaen2Cxpzu25BP5zTFg3ezqxVt6cGDJXo9iQeDtMq kfkJs31Gn7FWDyaU7wQOT79cHZ4lVuxkj2oiHAJQV/Hih4LPuSFM7Ei4UBmrH8C1p+QJrBLIhgVM yQNfB/snOs9tEoD20LEErePrGA8BC+fPNMi6mvd45AtlbKkxyLHRFtpuKZOPyDzIQPrqH2Y0yei1 hFbef1HMSsJmzb9FRUASyThifUzGepqOdETi6PiqucUu/RP4ArMNfodb3Pw0Iyjj2WHu/JvEYsuy heosP0nFyLd5SXiGx+oGduAS1Xar/PDLnVs8Ctvset++ocWAu3Rmy114iLTM5QrJ8zZrDoHYtoOC DFa06Jsh8D7Tm75KgRmTd+6XaAir7BtphultFxgVb1Gi26YFpqQ42+jYinYLX1pDTqiIaFu/N8tX xQ6ao/mCgTSjgSX9cGlTbLGQfYgfQBlqyc+Fv6yL80lVrpgBdH9nLCYSfmcddUwzr24dYQ2JSILE y5Dz/jTLbpt8mvmt7be5jrcQLH2Dc/AF8zW5KkcSLIqQshyOPB2/D4rB1irknnhBVpFBKEyjMOBE cEPeFc7TVfCNdx/tltbrbRbKSTUVAnHSUvjUPhl+E0QdylU+JlHfrVF0u80GywH759VPSMtXCdQ5 Wg5o+PCVEFHNJPO3kOVIF0bPGLpErLsaYx/qhUUf1TY+INQDtIGl8ZWeLlCFw+WzgNDrpm/rkwJZ IiYQ/KrBkC8EM/It4epxglxd/sZMlR1p1ekLwwiQkFMa1/pRrRHkvyL6BNEyEBFXcl5+SAY/Osta ZitvDcy+IvEz8Y9AwRRC483l6LRcd7gSY6O7XoBuBl5VfMCf20Vsj5qi3V405E71LUvifxcld2w8 ezvEs5pefkuKgIqNTRtNTXUwqTgPVbyXKIbLgkCGYUFD4XrjAOAlust0tWoptNl0UAcsDWZntiRx p1xwuufgNf73gjLl+WYqqgIoBoiFcr+IT1fgOqEDZhZiL1dsHeYnUlNb7Xh2JOACpc75K8htsXGp 9Yqveh2ax0JwdW36PiBrtbzHneBIrf2XQwuo/dF0a8SaVb3FU0lduaE7oSF10Jh4hPOO2i+o6MZt PTUKwfs0qRF1+T+PpZxnXtNj1ZrTVEzJ88jSFD1PE54k9s4jytZLTqVrgH4ZcSIcQixcrq1r5LDt 7u9p1mp4rsSgEdTcNNq2cmHrquVl86aJi8pEpdD08LkQZu7SeDpuqxa7NyM4uN22C3JxYsXYxkDg V/p9aRH+E7A3D5Fhl8mKrgeLIBhoiuRhPvNeEwxxZKW5NhDtCjQBuYjEmSu5RH2RZEKGs0Yl49Z2 rXbOs9l+I+LNDCHnqLbBH9ZrtgkaibO1Bncs0Xfi8rP4FfGann6QL98xIFMKAaWWvf1c9wWHMdyT zzyaux5JJU5vv33tUyGY4fXYMa0irSBTB524JKC2DLm7Em4glycGME9XWJhAz7mhoUta2Zh1eeg7 gIN9BJdip8mZe7R57Omw6ezIX7skEYFzvMWT6d8X7lhfynimvkWd0D+dOCGZdyA+uhuLET81oDaw ztqFbT6SLZEiRWYJCkvg/VkRCVhvvXDPzhVe0t+vO9r3R+3qklzwJtFGMXVaKGczRWqablOqMspi xdxL0O6Zp2+oGzNDMAf6QptZQHQFE+xbbhST7CCKF5OrNeJgv7niZsnmH/tN+dt6HtFVUDbnA4QP Dr8Df9d4E8B+LI4QoMxK0pF+9frV9mvAh7IBUDipxjgsmXKiv6V5dDXzgrhZCBgKL7VXMOkGK6Fk 8AdlAEIIz5vCU70WqGFtEChWgxrq+zPNq3uq70ohm36BniCS1MLYL6/klBY/xZg7XJUOg4WAOPrJ 4H3ffdZeBG4BI/fWai8F9bWOBHCamhhMqoAtcXeURD3DGrYkJuUQD8aC8eBI6sZMCYM9kvsNpMTa rmTBKoAc7ZXFGvqa5nLGsFyzbMgY5DZHdDzZWt6UOafnMMy2RSe5jFb8p/KURUavNC3pWQQPAsuX 3IJpay0QIM9qrUv/110Rm29ZrrrcgOhq7hNmPekmEaz83J5B8SWQbkilP7P2RoQ8GssbEZ6n1FvK VGlOnMcGBdVry0oJwxxvlfw0K45Xb01EyS//FvG/AGCbsqPQU/jySmK7qFIjPpo5vOy5SG6uAfgB FrPBxYeBde1vx1XO476UZUvfz71pM+gqyj3TiM5d8sl9Lr/ASHjY71IlNeMdCNJplusqQ2FklvSs BVc5q85NHU5Blw9YJJBurtCNbo2fFzM53u5sLequZAaVRvx+i1jpln9gcn5s8Zo8pAKqxyfudt7x tCLXG6sYxv1cxf0zCn5hEcQ/WYUA84YNOJbtv26pJOnritvc6b2amWPQc8pIkv6H8RKpDF7JJUCA v+QECIsNSQdCD+DAAtCvQ1AqQLboY9Rd21uWLDxb0q20GIKJHK5JdeGvG/D95DvW2I0CMayRR4cM 1B3XJjmuV52HUCED6viCCstXhCnOig4O7Y966xVA4Lxk+RLfkygG+SnM3879PNj8EV8N38Yam9hj adOsE8wHY0oM92/dHxEzbJkCOHSY70st3f9PLA0SUpzOfHdsycdCx4csXN6ZM2Y/DGwOzE1C3kKO IyDL37OrR0m4dEh9FPNhAox0RvCvWaE48hE7AWM6RyY5wzLjPdweKMqd0hUDIOEHiwxLX/ETT4Oa 37qjLnYRuR1tQxoUKveuylxu1dn5D0r8KygGNUqDyhsNErB32/+bxnFKBb13gJ4kWWXh1RuXAWkb jIMLVE/tVz08CyOuOjCEhe36zrs8URuI6gvIWo3dyUoyQraj2bOCWlF8nbVL/b19XiJiL+J4h3ZN kzor/3bf0ZdX9DCga/NC+FKMIR9RvP+hezzAiK+Dslyf0zkOjW5xfMkBM9c54j4hfAJ7RArx1tRU J8CQeK7GqfU0KiOL15qFJf5UFDR26Yqd7WqkkM2HXnW0mDL5jT9o3WdWsl/kslKstsGZQUbMEjEu 8fXHlrkE0P6KEn+HEeyXQDIaj69zIQiPQC8UABAbvf0kKK/0Zdj52UfRoTzierHQFQrggGWWBlaX dRMVPA6ARUTPB+FQ1bpAS1VQJuAe033ptvITkI60D8jQtYckdxo/Z5zXlPQBqT+KBshEBlJGzY+u Ya39XW5dGIdMM1CDqaybfJ/BFjMSRcf0JkfuZqyDqnvVJexFK8RXBbN5bgcd2DNJ6ePiAHU1GxFW 0bupMydEJ2/ctxxLFlbuUnzPkveT1s1n2QuNqxCQaoqfZD3TBF6jMkfHyP/dMJP4djF6LsmF0Ayz ojcnw0EuPsDH7NkmBD1P9WHcBZ6r6A/kdhsUFLYCkxTq2t87ETlO0pEj6dAkkRvwSoEjs4dESrzj 1ZaA2Qh1lQSQpqVKa+ZHXKfHmmRcdsbzxBA8sAg9vX2tYpFq0DO2+aZQkLm7jYeJ6pbOtHvGXFTP juw9ZQalknnuOncZYlpjFYwrrZJZxc3RADu+PVVr3u5VqdNw2hzrRqjkwmCaljdZb/zS642rV9Ts DOXN0Q8cifT0NydZq4JPurg4XF0aHPrizeEcmnf34AcFQYxUfMw9p09oVWKLDp/+7TQz/Jum4CCS tgusiitbdAqAplqpi4auqpl5Ys4peKA4l4PTzPFkCxyBxQYGr6yhSU+YquWXwq6/pJAjY/2n8Pkz 8aQRIMdeuQBCauiS8GbJCGpvrOU5lH33xBW7P+aOI74yd8vLhppUF1mg1vxujS5tQgYlE3kCGCPA kyzUfZ4ZWu0Y4etXTSFc2ApM61OUSCxRNoZlaymzqAHwP7/KY90/6XLFR3YjOhdlfnHH/57l7y7O sF2JwXJIIgm3f0mmhBapj4A4Jut9JEoishdArkqGk4XYTimsInmyeWzWEH5Cw6nhaFmjfUtsV48p l6JrmXX213BNjKa6dVlJ0KpBA5htnhuRg/4BWUdcvoy9+dgMZlaed36sH/KpyffeXhmxrpZm6ox3 bu2b8uJguylsJ/tBucFkV7MXn+etwM1nQQgYtbjFgCujfiIGY6r//PCtbFk7+78SGC7P+1EeLV84 I+Yu1NmckzQskn4xU6pKIHOV0rX+Rc04Rz/aFR3os5lodd5d4GcDOopxsqtdM4G+OMn3oRprrooK bUDu2st/mF3fDEHePTdXzJfn/rS2yYzm92ZuuWFz2BvEdaFNdO5O7DNJWgv8z01r6MXalsAgRWaX gniEFo70P+doJ+ZKeSFmW1H6FZBaVgmZuXChIS59z8XcJjyfJL9BviUNsTXpJv6t/coagXVBUjBE zBlTTreyAJyQ9o+fhtDEJ+T17Sw0pp91BkDFUOywsPtpTR9aypckWt3g3g5uJpx1bGe9gbtzoUte zfdw1h50WkO1yI5VVNaIncFIkwCBwLcfU8369FJGr6g+cxlxqh0rpy+btjZpupN81EKpq9kzBZPO rRZfm7H22zQ1Dm2NSsgHiZzjDSiIJgzdM7P37ZjT/k81bxsT1Umppnb3aRzlJSm0ACeVqAnvMWeO MwKF4KCcDhBFmAYYUiI7raHKp94JZtETaWul4niB7ImkBmG9/qCP5Iirg/29z24Jn7orO/jjBWDs fMPZN8qjzhXMFJ4dwjmogc7CRzRZkrIkHrKEUXvE00i06Xb/QaB9atQ+sO4nfeHV5VE5hr3ooqrX FPaChpHpkJKShPajVke4WPfzdlknZvH6Qt5t3F931NGfxBGzt63Xy2fmKGen6AO9wsb7MVOtN6cP n+abGM4yXE+9AHb9mHDCey83iF34wfvOJGqDOhaZm2NWH/ri9Y6fBhiosbaWS8ZU45iHBMukotiz Nq8zwctFzTUicBvH9jBcy21Dm61MopN10KD8NGsCIgMqEaUaP3abU1iHmsKVFyzYt5VGSnld0Bh1 9GWLkFMT8DmAp4EqVxoi1ZM+Fv7pN/KGB0Iy7lyiiRsWlzbtnJhzs98g99I/8BP/NOE2Om8ZG1yz aZ1i4BQUqCx3TXh+vb8BmBPjLVRTv61xf0By8PqxKUd4Og2jSISfENCa89wnTauJOYFvVY4q9j98 B8G3owCPFS75Vhoz81lxJJ15Gd++kZbFEnEekpnu1l4ZRpOw1FLwN7EeIFfmd3uqKe4UBGV6uwbi qpoRUh57sv1McoFapLPsZJpAagidPUw8laXU6od5v4cqOmxmmbNxkPkPEu4C00FGWOyIcXJ4Zzti 5aU48V22wW83mZXF9S0ILFt55NmVFHzXkhesXkWsAnpl0obPINkWMeRUALaWgUa1T0qk6UvrLJ2t yRjZAc2qVPKG2pu0GHuQUdiUNDUgfEvi2a+zsq34+wa0eGplsqM6UetHRru5uquMQhDDgv8F9x4R ZIHbfBLgnd4DdsTdBWXkOJBJ2vk5H1pGyn3EmSHkdNQWEztAQeI5gneSxTbs9TbwhsgiiXNGLGtg ikNYR9IbyLUKVVSoshH77Rt1NiR6JmPIPgu0PH6b7pce/V+1V9f0aklKgXtcahQJpC+2TUEsXMT6 9Utx/FmK2pjWJ/o2vVq9iN6vGv9rJHIpRttLSKzLaiu9ppDTNA6EZKd6BH5bo2xh7/wuMpf4/5zh ehA5t7WUkTFGMtoM2bnhDUZUGTpn3X9COw4jkBbrwUaRv7heJaBa8xMltg3rmsYaHmLc1Fuh9C7t /SMAH8q2JbowdWoxNxohJGxF5Y15fQIkKLaCftRcM5HXG49u4Xj+c2OXelgjIZSWMIwS6t1eGouT ISaJCEynlQ/iPfeUrQzkko9fckEGPGle/5phnQdxkmt3+nsQgDh9iqsGKIr3Hao2iTvW281dEN/9 fVlLB6VdPjJQJuUc7VW6pmqLUu7qSk70KZC8KMB2w9YwVpa5lH2fMdfdshOcJpaoUJKbjvh9P7Bo HnMebnphM5bo+jJ2zhe1zmLOtvF2Vi3Xnmc86j3ZSskZsJvSzYUx5/0vjI1vAT2F100h4/pJr2JA RfJUpW/19yuF9R9ybhlmZrewgf2uKzEh9Zf0ilwEsmeRI/grZ1c8IxRl1vfmwOC1Zy55F6u1jZse uvwjzkRbcWZdYPFoGFeZJxiSpxUR4r8XyK7OauNon51uxRw5GbWLkEqcjVh3yvMk9p/jw/8KUk5p OXaRad62AUoQv6JJnz2euJg8W2Z5Zj2EEr6MTiIXX81lyh9Ku92vodmxzOXBeZs0ppnQL3tc8udE xG/WVHJCmE9EBHLLXunyPADbEJuntRAbOCwJFLhFI1GIBgFxHQD31oNdEYMUPqlNM2RE1PdhC0x+ RuiOQxsX355hoj9j2Xqkg1jmjdzEF1JudruVO45Y1q0uk+noG6quZrpI1+N4390QaPGyNVDzs/3x MGwXMo+vRBCe4fskX+Qt+SfytmqVjsMcOtv8PBNdx8RfsPnM9A3rBpS3UY7sYPFKDFoUHwNzyZCp 5+j/D6CWsdaTdEAUYVeEBS7DwGRF85gBnN+cSRfpa7aMw9Ic/nFinhuY5Ztf2z1AqE8+54joMKpu ++O+NCcxDsf9BJuMxvNzyJPar1jLEQz3dVVoHTa9q9zRaAUTaXc2b2ohrInl0KLxB5vmO1Qritu7 idjjYPpQYEHRr5mCIG5dkiVAbTNE0kk7gXpOS94xXPw7sbA53JFOsKIQbGxGRc8gmXgvxbP0u3N6 DSRuifUyuT+UIeSWWwSVNNK4aPCQsUG+wS/chh7HF5b0lETiKNjuZ8wmWYqGk8OtEIpAOCneSYes Sl91GlA8n0mtaQGpy9tyM3PKYFKp7hkP0T0lWVQ7Yx0F/QMix2jKUsdbGbHuhAFDP9TCxX3tsxmV RdYAqQnluBxejMI9N+I7/2sW905WgYZ6VL3rdU0ZOu5S+qccliiocX5r5gZukf6YoSe8HEZ3yPsU ytQrWEi90MJ+c9hiNlBCYd0b7YBiFJ8GM7cTAIDeswXZH8VTbGdsP9+9pu1abOMaY+cf4JuV5C0T Ua5+ehs4giYciusPHgTGGnHJq/l9N7BoM6VJ5kuGsy9YkrJwTp4EEZlvkPoJW7WdpB0HUwpz3y3x zSglOYg8nM5y5HwT6mShiKJjia2/5jbFI8lHA0uv2cswIvr2KLVDxBMsY2ZnS4zcG2mJc44RbwIP ZNI3jk6wDST3Wc5lhBhTHp8MuLTQ0cWosmPv2TWVnvAa9UL9l14Jt9WP00Byw6yVVTCra6lSl/Ml gBRkqoKyyBD2W9B8i2eTiTM4q1dNbwhEmCB0iqJQSTPlWL71H58ptkp51z7dbSHNTLOU2doj89jF 4LDygkY/SVXJ678UBrDB5DNPSv2PTiSAYhlClDHU5BCBGHv99fKhzavOGrIxGarIinwPftiszRHP pM5cmIKpUGKL0N/etbKtKin3hf1IwybCXdh58I86DLgStgGEXZYjlllbFPghCC0sKHn72p45kxvL kDyMpIfBeRsKAf+WASBOah3li8QYaGJ7tkrHiizweQyHQdcCEdwe+Ww1uFWKeycEERYQV+ZYb/5m cNJvaLCCM5+JE33t8wC+MkzjcQo82UBGjp8hVDfzqCHbs/7RGpniO6tjDrKo6Z6NMVlDoQYuah4c JLyQkail6cnFnf9OKT9P3PI4oRiQxXNkuduGhTBCyZ6QRv2U0KyaNaJviikc1pT+oTRzxMCMZmVY 0hx7dyhOMvIukTiRBwXhbWutx63bqeg5iEZo9g76SH/mlh73IXInhA61gKGV/yDGtN42f339HNtj 3O9LIoc1Vwfq17DgHUHLcj+i5rLZjOpyhnFKOomLAfm7kmRASHIDdh+X4JuSwOdXeUTDy9+Z352t 1Q9Wt8sV8QQlEcX9ybMmaWrSfhDEMZsx0sFMBAVdpiXx3kEiuj/R8cRLysMDgPIiyVefFOdbnus5 5COCvj+XU4Hubw7Mm8W8WAIMRged+GGyls3vpAKSVlZ2n5OysnzBTC3Ams1Ru/dwOE8ce/1qFoxD xY1vFYIhod5UDwdrvifi2xoAmJygz7rcG5X7Az695a06P4nK25qQGYFqY7sKHzUevcSWt5LChgfY 7xfBm5YcTTO0Xhb4dr9qOWVYA3zVuSJY7AfEh1CeOtk/qsnDIaRbA8pqX2S6hILwfm81HmQ3PPy1 +wDuw9yyZ679RhnU5O/3BUtKmXMy5dG34q6Sj/TeYAoPMtjMlcdVGJj12KWXvpGsD3/cXG+j/bqm 0Q+KG0Va7RBvt+lG4YmGNH52LRikS0qxWe2BNRiqxmcX7T/q8jgib3voLFj2P+nGsF/cTMUOnjOd /DmxgnDMNNQ/NGC8bCoS8lLM5rM3VWkTXZjXdg97bCsFV29HL+N1A75n7vzEBgqJV0rYaTOZ9r/R 2WOiOInuEATGPWlHdQv8K532biWaiX0/0EMEfbOtCpJpXOQ4qJXmiMPr/jlrWxS60F8J74ppC9ol gRRp3gg5IFP7/bEEpD8NJB0XKTrbqlaTy5drRB4tV+3NNj2Bvh3UbslqwWyIPDcOh3dL4UIubl31 ze+XuVYDGSaQTv1WyPFb7zlRLI5u3uha3OzxU6xH/u4RQKrlfq5UVzCrao9Tl4jDaSit0xGvNN7O iopy/U8OneMMAUOp18Glq4WoVqW1zXxUPjKNtJtD+2Jc1CF0OZJ8/9tKvSjiBop2X0AUdCsX/A0x 79f/GeQXCnO5+VlDEh+wWlEDP+ocIkfdrQRZKxVq7tzbs9EunxxTh40DcPyZQ4O55yLem8QgJZPT 9BiOgAes6W6DL+DWftTOfOYrlPCKGY/CBQ/6GcxeGGTH6+QNxUYjFL2Y23SF91rA9JA4A2wl3P+m jU86KPjRKcu6tiZeLmCxg2m6sgt9zFVpGEb5dRpvbE0IpFq3j7iTzg6b/ni2BCBXjZiBPHuT5cNW h33DaWsZqTijQhyG52fpL13/lQQ5vmS7dDrHFDhkv925GyG9lBuLzan5UuZuoEErs+xK2k5TqXO+ vStgrkKN0PZ4WKLQXoVqAPTIrYgVg0I+S81EveJmFN1poVQoGxDTnaCXnfRaRBYZmlRuijrlaret L90WfSlToA3+etoXyY/d49GmwDXvF80afqF6xl9/dYiZx759e2BESA7x/FNkFIlFHksnIqMCG7c8 /ucxXwKT4ty4LXvg6jHObtQ6GJUaR5WJA+LERx1Z9eKXJFF+PQUJZ8ERQeBWvLz7ygpapKVs/5Y/ fgUQVWhUezjT5Un7bH2iPVce/ieLI6wYtQFEbN3vxGzjvERe6ca5fXS9nCP+j6XYroxY1k1B2B/k 4U5gDEfqgJe6ox5AxQ1TY72AjtpIhdnM/G6mD0wTinrxrUZKiQ2WdZn9HG21qiZfIZWczwjmy+6s uVMOB95SsoFIxje6FtP9ZBfHPjqqd+k+EJrUNSIm9apeT6FkHeEgnUh4ZbVEIxjZmT8666rLR64+ Mf24cTSrXkYHNtl/IoBVLPOZuHPLhlwAMZQzr8EQSVovDaDvoGFdrPd1MXRNOrfm3mFXa3T2j6f+ kicG6HYkjufg+0AYmFI5EN/AOpTNKzCEFDOCvZVuzmLpalhKJei6Z5Uy+9vAPdRuvfPy3Dj7nZan 0GrHRhesVt0Roa98wiDKfoOE67C1s+24b0P17pJP0voQ3cJTyRPLeQdG+6MRqg2gC+OohJaxgZ3F slrJsiso5IuAFWWMrlLSZyodTa9UvMaoCkILiHB3ePlfYjARcggxWSoj/ye/6duMqhfLVBY06JGN wXM6HEht2An3xRADdWqXshbMcK0v0gRSijcYJsrqwmJYxGuC4KmpcH+IWmwd5nwvj55MhO1vvAM5 ELyB8Xx/7pIN+luu1QLrbz5WX4yVIMEKhODL4HyERSMXPpCY+UuA+dR7J182RujEdOoMX4avFHgn L1f6DPK+rO7mlEG5zN4GQeRGfLcbKnmWy1oSCSHoaxi6ULfE856mP9IJKUUF0vfo4bnv5vgGwQZW CwF1ah/Gvjw3JDaPjS17VQTrUtTO5tjpJVXhJ6nlubfrfNK8CZ3m1nMl/XaTErr6Xat8qLLSRij7 wZQLq0yaw6sOFvaustIfZFFaUW8GWRqQCUasWXVN/vW/0gG50FXgYLjHxMSqU+2KDBJOv2leEUSD Kwc8Ux4NsfwjBoIpXJpdyjPyurMw7qkBoTSZ5nbNDVI28AShhR866gukSuq//R3YxHufwj/6kiYV yWiyvfNyCSzxPd7G7I6Q1I2uSqWBRaSa7OvpYWIS9+E8E8t4RY2ojpEplTMSrJZlHnNC+TZikvxv yUt3Omb2TOb1kcX+E55j5BPyJGc7V1Pp5385L4VlyF+gqzkxc7om6IJGkoYt0vvq/zOmMaQlyE5b 6wLALCOxpl9xgsGGS4QYqnKUNhQSGhGwqthpucTRLMAu0fwgmqSPku0KKCypKpvPd2OlOR8ZxLC4 gnJJ7OYueFgucn8JjkJ0RFNpjcW9Lmr/85eRusdaCBrQrHlXqTnKlGEWpFNcBPs1oiSQ6v2Oq6uv a/2wpIp2YuY6S5zluQhj59g/3jdn0LtiDJXbnhm5To5JJhApSqlDjF233HtP/9yefi3bmsw+9NbY BfDz4oVvv8dtv0eo3Vi+zJDjnhp2a4fKQ4pQYHGARsthPgxyt2eHhD1/hKWmAOTMF540w+3N8v4F nWoBVFJpd2x9tCEFhaw23ue/MKHqeQmh83OJaiLJVCw0hoO3rBlth6EYlVH/VlfgGWJQCmrIHDg/ IZkhkbMbMd9kYtO1h7Mi9PEZX7jnDk/OZFX8G1aZsAcEo3D2x1qq4Phzvm3h0Up1Gml5AhjB719k m1W30STE90qPZt0CRP7lJv7/YQAboHmm7H6rY092oMX/2F4CJ8an56ypKJAcn5C5Djr5mXpWUpS4 VzZKcw8ktwKk2qeIFAInTvrGww18h/hCRzMbk+6Y6RR0A3HF9Cbfb2sH3Kkb878IPnKz7AW/h9Z7 nrAh4mcf5J2oR+fD1NjbiGwZ+KV/liYNGqrpyOnpr9AoKqQrY0tokfRRR9dykCPFz88pIFGbP/1D i9EcdaR3W5X5npLHtJT/CyGTmRUngiKXgSYHy6Y6CVzfwBRSNfoNzOgOCXILlTzcMgJ9BrFc9BXT j50ialz/rWAu58SZgCRR8w09FyrmLzKQbXOxnoGWb3S052tixzTOFILw2qFgWfhaifsyjfd+Zen/ F4c5upR6zks9PCu+BFgnj8qMm5HgeJASEzR7tOek7/jTCaqYx4C36/h0hrXDQRBpYnwNl/7x3nEM qE3NnfzelDj3ssKxLGhWz4GzyuO84BjQnXU76ql35ytozYa9F8nAEY2Lbq3bAE6clP4kt9X8SipV 9osu7d1ywqbGvyMtmOm2WFZvjc6hvFciQ3n79Zh1uzweV9Ptma9sv/RajrCuGKO8VnVsxSW3yK6g NLoMU/u2sq5CUcsBDQ5RTPRgZpN1fBab3hqVyXGQJfK6xu1Vwc2EzL+zlcxCpa2by0Y7La3RlXP2 rk8ZFsyEoMELXRZBhwh48fNbQan4Hs1AA7BRZR9wBxtijMQTPrkkKLElu6J2HwUMiibyZ1cmIe9U PaYaLIXjICx+jt47E7FXYP0mZavHlB+drtE5ra4lYNlHxqmUZZQiilondZegZicMX78BHFfPD1Fb 01Za2F9730p6HigJp47yg5whVvd/E5kw5DPvl3JPAonB0Nvba90HMcaz0vgdDO61YpCU8/9lhmPy ah0epfkP1dSskD9/NJwYyfG283ot/Hi/CVd9Yxr2SzqC6OCD06gpdo8yt/Ktpu840lbC9vhDMbeO qMCMtdZ7JDfPUBtraOdaUxXlIiG76P+MeY24LQ9Acj+hguioi7dFExOR16h26hAqcIrvWqT+dkHc mR8MO23AwJS5fKkxAwHxW/4O3lCkXVVoeez3HHY6IyUu++uq8aIUTn/jNChsvnBiCzygPelgUwSd 1jjXCIWL9mygKgRmEMcGBM3aCT6+FRqOA48+p/NCUAy2y+2hj2aqOjo3Ynvm16HCPZNvV9wLkRUg g0VxeWymy2m5vsBZhqP7ZM53kb1cXsHFf0NZg67k87M1S7af1Tb5uOsIHdnKSfXWTBA6nyIdY6cd nMzI2T+i2DS9Q/BVQeSVGOUQu1sBIpzFO/h/RiVNWAb6Pp+AWrpWWjsqZbSLJoFLlK/2H9SFGMrf ip7BbWYeQL0iI+yfe0c7NumnAjpMXpcyFm5G2/bit4QUKgeh8kx/a9l3/Qky+uJqp92kCe+Vwjo5 eEI3a5Mz3dISzAQBdgBXMK7lgFlS9pW4mB1xcns29J+B/e6NVH84rEUA/uWgI6yTSM3Jt/AynANZ Al0n0EvI22UmnfEuTwCtcKt4MR/OciTFiYodRKyuSfCFmhAf4S3SaTbeUV4Emoq9wfGN5ATloJ69 imYHfH+3ZN+lDQN/sTs+E1UuyNWQqgqb4+mjPsnUhWOXXvGvW3gPACoh+VlJAPN6tBYiABd5p938 Qp+h42lLktZ9GfipkGTkJsgDjniq1IfPDO3BWtn1nsEH0Edt8X6kXHM7bx7U27kLZymJApA9I3Ct Q16B6OezaIsIDkHseD3NHFl8mvELIXAhSpgZKpe4+1WEPKnunIjeL2mSTP4a6J6aaY1cXob6Y0gX tS9tS8X7DJjTi/gtwOwe7ohUr7nZ4ciY8m/X0mzZv3EsvdGbmhuSqI6bDwxg5oiqR8eo7TXMAdqp VpJik9str5ZukGPGWPPQ3/I4XaaFr7Q9Q7K0vgLsJ7CQp6VEsd5ESTZkEG9P9YxrEwDJGkj9u+pd AVvXssvd44Gn1BRC+GeHZxjTzaRq/gwGG8QXfcLoKvzLHRXFjJnQnS9mLVZ7MvDvtd+IwVualE9h E99LumcrUZsVwEH5s+Dy91hojcJQj7fW0s1GMsInM8i7mGvf5MqxUc04pibKNeXYhrs+X6mOkE5p bgeoLV/GMVx5qHobBUwZLeZqJ6b151CPMdSdGq8n7+pXkrBVT0b8T5EvxZEJH0N4f78Qq+QZmjGl 7mG1VzLBKeWrt3KqOOMgXkxy1gwHmJfKEwYSd++8ZRnwd1AgfdKZT5ONQTaUMX8jtHJU/2H1d+8G jwDYMHHaDbwHRbYvCmo9Nt3L6S+TxHpnModBllVlXuwAp0QEaoYZusJe10uJUMyE05AiIlS6oF+S dhrHTh3D1XSf6IlSc2EhDyfdLKHTfo5+Epsfoe7etFBhMeS+pXUTKNacVwWr51qRcmUeaN4fofoE gxo9LpDCkFTMuzQVs4IRN/QlV5iwtzbLHDPMch8isBC390AmGtgSY5Gr4vH9xcJUHJK6WzUe44Ie X/7x3eQO8V8rtMiFzemoIKNa6LtFvB/oQW1gQVBM7bhteNsH0S/1xnXk5AWGVevbGFdUslx7FK6O v8rc6qsJBHjqQFTIa72HYjZHeWcPNdF6TLX3/w/qnUWYH489rq9uaT0xSPDBTrlBM5gWii9/27W7 g3653qh8deo16SmyGGzsEto93ENgMbQIE/iKtBlYsLYx1hu7FJooxrkTqq2YvLu6yb1aEVJgqxel I0OHg22YaXupbeJ4hEEQ9PythD+LEUhQpzwUNO55rrxEQSZHZ+85DYOXOjdNRSPHwunt+SDFLilI VGtc5ShUsNnBg8UursirddkYSSjQPzvr3XILK3iKv+VN0wBwwkVsiuT8xH7MQYzXgDjfquO2tgxB hiI2Lzz3RghHxL+GwF5lBajtnlM2rWNRvb6Q8xhsM/KubBXc92aGLMoWzPbNuQ5u0g8/q7wUfjxV cYcsNQTW9igzmcebD1CvCaDADA3+M0qTDPDGY1rlCcYZ6NiRfNrsIQzta1NA1mAkDVpbMRB7/JIp Dl7Is3UcT7XDWpQeua3XN8o1b6VoUjKp0jJivqESOZgtOoL0Z7dEeNlGrTG6ggeDOFvGRgjS+xxc V4eHEs+y5Wqb49gjZBi4VxLX3P3EX2/W5YZxjUP2619hv3o+QSPNiHDuJ4074DUhKYhenclZFBhE 2vakaOJreSfLHa9igxwbCneRAWLMIItJdXo5Al6XWc/aQYfKuuR3tpjjz8iKN9Y+7pO8VCKmtwpq Y4JHdhkv8t6DX/7NhE3yefs7rAedxEJkLGQcZv+Vtoex2+wNuZRd2yBvr17JRD0b16nxgsYA7VYB 7wCP8lprj00VPu/TrMkgbkj+aziVye2wnQCdRZCS37vtkw4jfFEfTB9DKQfx94NLHqijIzVkhrU5 xhy8QV5CyDqnz3HPxvZ3VxDmjYjgLiBPrIvpH1mULRihM5SLFw68WsaseBsKClBg0DcUW4Vbr/WC qspeJaJwvt4thTiaPJE30B+bM1vsmOrK84Q8OWbQVSZjVf56u8P2chcoxvazd6RRqb1T8Nq/Qr17 oLCm+NECrqKUs1km+PRfjv1CzhXIbmQdiQEh1MmcO2KboOPc0o4zOA7LoMRm0o1HnEQQx7alQfoe zLHZjBs7uhU2c7VAKoRMjE1k75FK6W3iEHZNYDnmdqrmwMNdrEnTpM/9VnYP68yNZdjPRBhoiaHe lBiY5h2ZFwZ0DgEzElXgyWAJVlSVXipiTZtbqdFs23M3K7EhZMoLIDf6ZkloNiUYg7EYGRPJj4Vh /QW35rpBlAo0o33bTg8Nw+jCX1nso6GwRp+UjR3O45Y8NM+vxd4iWWGaDI0uF0Mx5ULfZo0PIWyk 8Z1S8a0iNeEa5Z4LBe17jYdJtLiBTTzf/kJHqlFLNgr1k5vSSvh+7TtRw+k4pg2nw3J7xOAptD9U Q81i/ML+1+4SPpPh52oBJKGzQ/jYfCvtpobSVl+dFlIga+r9mYQZL+lvlwHDZu7Kraskl6fzCXrY 24qv1i3FgWudXavf2PAeXdV/F+59TbBCTsS+iHQuH2/DLG9Mq+JKrbi08GY0EuKa+WSQjWZsHETJ KaqyjOcoxEr8OeibN5uhrf2pNu4PWtKbPLU8iVKuK6dNLqLzciHwADviFfKl6hErtHFz3fVBrP/q 27F6JEuJC7CqgEX3mZ877opUcFH5TU8ZeKDi+wqJZ3jMfE+5pETJuftRCZBKQa36zbUWhP1Hf7yY RaHZB9U1alWxJLbJfXh3u25j6oJa3M3HR1XAXqRtAkGkrrlt1WAaSwOfX9sQJAUKmNVLUfs6FIgU ZIQft5S3r8kMJQlXrjHwSHChl/4jZ3r7sA5/qi/nCLe8Jc9d+f2JH0y9ogr9lR4Z+W4zePc0MEzE JJLhtmNS675BIoXTLifZymU13cS6341GOFLPAnIXUU2jALIZCTeiy0/AIoa4bJYLNxjq53d83MMy ut8xsNU7sbcNIYXk7uHtbqaW8r9gQme+9w3NBhjhC/W8riH3dLHUt0SKpSGdGbndhKI5QaCPbaCt JQWL1qmDz//UpQoCd7EQLKPoopZCWspgSPOYJ+nxYugOnGToZsDxJHdqcYJLWtg2qU2ayRQWIWhI jS4Nj8O/3xxWQ1ixxYIJjW85hwCpNr71xU8RDRCqKQ4Tk9qCYoPK79Cdt+aFnyo50mOBwjKc1718 cDLxcEj5ScXVpt8pebZSrF3m5HOkwmVp47V+RiI0aoHXICPyh9k7mUAMD7WByeGy9kfoEczt3LDz OLvl2IyqHNRi2ALrOOTftlKHkKjff8TE43oMiuHJXP3zYAtr2tBa3KJParusX2N1Hdr4R+F+Hr18 r+jm2owDTcCAB8pPIWzxIhjvM4wpP1MWRMQTqr7ERqotFNXbOvycdUsQX7a9alNrbYMa0O1GZt7c 1QKsVLMOC5+3DpG9ILKDZTYh9VPNtovEZ4BKR9TcJHmaSrjOfOFgCQCQdoDhXKe0IM4rhLTdAiNk Arr/3zyeuHKxq9zpCJ96YZ5p40MPGhFW34rYMdovGy0rKBIINuyvX4NGVLiQ4v/Y3SHDhZQHaJiU xcJ2Bfpy1n98aW5AyOUBvmjqwNNiezDnEEdQwHmaRie2JW0fFO8yXQUQs/vmNjNcWtHeOFeZDQxK IvZsQbghElZfX2z4/6v7spI8Ey16Pau70Ss7g4J2vC5rbcr6wwMrPdo/I1XcW0b+kagRyeYtiXtS 4vLZIzzGa+g2AD4dZLyz4Oggg2+UzkY4bspPFS/qFKP/Wes/dpp7Xo0UncBgafFDbPxWs7Pfd0wN n7U3qHCif7YHsYeP9bZiCfiF4pHIstVmmk766ETwWxEzObkZmynbTjctmVqdtjYt5OBIRng1BnuA 73RXG4Z55Jnqx2hCVCYx+RBJi/aLq9ZO8mNAoTijkqydKfheh2mpUd4Yo5NYePfEN7l/QmkjGSsP a665dANGMxM0/VKjoFVmgAt9AqX6KcZU2ur12rONIiecitVRCwiBBc+05oMw1r0ruaIa3K5//WY+ JUXwCYpu60q45wbJ/Q2MeO+NUkMoKdjhFCqAIeYly0dlkuMYnZ0xQ5QGYiCCJwhByYDKACL/F/5/ goqSKUUd6WF6ltLi2HhhSlH178E2joRu9/ohbO5Vv+jmDJlg+VYUnT7mpXpQo5mmuigkMLhpMSbg D4RlcuBqCEXdiU2G1AVQEz9RyBt/LMCWNflqObdzFARThtYcm9EGKzPdhpe0QioEhlPpwLWzXAV6 OM6U2NisPjjk/bKAkMI6c2pwCvik+A2HMWKBmj/p+Vvm57WMfABWEYrKJUBS1tCvEL1ZybC+TO1t BTmbD6u96HWCBPjPbrhPQ9JGwDbrbE0cUfeCAPn/0REykfPHqQ70G5fRKwTc0FBdqO7f5ttLu8rS 4+bl9j7Xfi+9qC1upNvvRE0+xs8xkpT1TSgwiB3jyse9SuSxUc36A0j8ggOijYtDccvurQ0ph42h nJu6Cfl4E6hQ7bTbPbZhWus+Sg7gGq7NGs4fA9F7kim78QMBaJhcPi/mH5uka++4x+ms4hJKMYOA jYDsbe7aBeRHywSzk+dljzgq9al3PYr0LTHxEwok3VRMsdTNxNdeTgqaO/vZvhZjQ9cOTiMlwZwL JtlhcBFu4CjpvqfxL1mSx2ibQvNvKK+nFM4zuZ2NLv8eys5zklKZ/KgsawVLsIcwh9qm1LIwyvQn hZfuHKbsPDS4LMQhmiY8RZvizwfH/tRZTgCruC2tChH3Q3EgKxPMFAWVad2YY7W/w20Wo+YNZsWd 8ql2fZzIMg8ilEyXH1eluGvgvWErvJFzqh+xEMUkuq+Wv7eQXD1qTHcuL/PM1DP8vTjTK65YItri AZq6F5Sh4fxDSF3fvH2ujFXw0hlQ9l1vDUIiaQ6BPfQtX2jqi2F/sFAJxQMTcTBSj7IuYGQHMN6N yvl3DezwJ41NdHTD3FJ9cGHWU362k12Umo1zZ9eQ9Ax2R0OxOMXulBy/KgjlZxzgY9SMKWuUH/Ws lfq/iTmPWuDpx2WSQHV3YQKY6XIZZYlZMRpUBwY8lD6NSmQMmch0kQfzg+KmWS+e+V1QO5FNPMtn XfWicxjZjgHR7RalVCtOp0lFHF8wOVRTQOxHp3vBTpJM+Co+OgtKjHT2JQZZyGlaV65EhxwmV5Qx qFBYvYsma6vUT3sjEr3pGwB/3vVesTfs+PNftDWv3GOXqqhysVgMisGD6kDqCIL/asiO/fkZq1Ve ketsfAV7hyf5D5OuBLhDXo77kDzctUYnqfFQmt8o1QSftcl9b2VBhIpctVr2UmkPKNTYDmNWaYIU oJppAvbgBDyc0YUtJ3LN/YXE3RYJtvlSgAd9bv9HhjXHK98tNf0nZFWbKVBgGAx0KAMBS5hf22jk MKFZtGE0rPA3DfsKK4H/S+GVKL6Ttlgvojch1y0eSN2nyydyq8VVLpcP700tVS1vRYLdRu4DbOCb iv0KdavVdnqDR0gqI5c5aF1hLd5bG0LcJoFvk1bdqMdxiqzYJ+XQiPRfbMf/3oAYvPSgFJ3H4wFg xqKlsvCBK1Q1hKlaZHUr2MB3q5rnUuYN4PqwJprbPs8OQq4uK8KPeDdCwaDOFSzIFr5jeSWg5f0I f7yaB2+SJ/TnFvVfD1xv3igb1UDPyCi8ermKu0y5BYtQ4VVE+WK+oGIPEWtVL3vPWqY3e+gK3CSJ Jq9JwW238ILfDt+a1EMmrzRZ5h6WNdTICsEgczqX7qhShyfdOj0/wiTT81dzERoihPxmYirkvTr8 7jDDj/q1hHcAmoQkRcaq4OBxt/FSzRUVEeGhp1Utfnj6IXeDIDaEA6BrUkExmPV5shQrse8V3lnT aRvg1tKGqFdme/GaWIibGLF2hZ1ccfufkTbu5Fac+eUMMX5bzUqidSkMqbbFF4Nkvt/9ERu5lWe9 l56vY+hXIqmiF1I/24II/wi61PIU8YHA/cDP9g6rEuloztOBiXzw/C4/zRefQiV1MPAHpBz7apNB s4xsF+kJDxHjZn/yM/Or7j5+HmGGG0RgCtAlk/7+rnJWaG1t1HmUDjJ5Tc6+aqqGjif8BqqbWi3/ HOP0+lWIC3Cp2LdjNNULo6yxgWED3lrqcSrENh2RAIxlAkayPi/+7QVpxUhDUSbWDPM09lD1T2CF +LyScMgqKqwOwzh5lwHSkNk/BMjFvs+S7pIfBBY49pRYwta6Or+sZziVls1GHf3WqXZrzowfhHkL 1sDY4/qgFQExNPbtjhk1k2yDPDa7lD5A7Ri59n+bL+71V7j0BvvC6D+NoPrrEHcbjTOVfms/A98X ryGIBCvBcOs8oqllj3ceKy8VBwJsdZ1qgViEaShcUGe3S4/zS8UqvZ5vMtirr6CT3lLaRhi8PhPH bmjaHNiUQdgbismNe3PcOHg6S8F2ImnbMyWyVL+zlDdzC84s/t+/aCrf9z3pFXRhlviKgp7rrN+z AjT0GE/KZu0Bf5eC2y2JPUcgrn5JIg3UuiA8HvdMpBRprirafWUvuG6DIkYgAbg7GE1iSxNYTo0B 51OsRBgPn/YWQVEGxZHgsx/vWX2Ucwt5UULdcsKVYEOBKIJ5CDq0U0NdQId8f4Rzpiohr+f//NTp Kk6SmHJ24XofSA8/BE+6+VCVmsTC2qOOsPiDAk6g4zCj0H7gR2cflSTUnxmWZEt0lVp2by2EiTZA i1mAIl+8afIJJwB2N6z6rA8BiSkIjcDDukm5HzBLqHMd0DgQnJpgDAAGqW0Nnbo4a9qXvdMfLcq4 WPEjGPOctojsihLlOq7n5M52IZq1gLPTcaqEobsmMM1uG48Et30+ZzDEOKqIYEQk/pYS88J43d+t pLAU0oiCFBpqVyNISkhtGyLbn76Lb4L2ZzSblaqRZ9Lb29o/N72aht3IO1ccSl6LUWh4hxQtzjfR 458q93zBaE60w3vef9ucv0dlEd2KtK40QZWx3GIYRUWurB6EC3SXDRD9Q+2rizuNYzbGZtoSLm6x 7tyHDJTi8G7Se7nJrFK6sHdCGx8DkhPw6d+SgpIOPZ6CgyaIn8GhX3ji0ZrxhxRbzDxZ4g7iUJ+z 6oIij6qSJOuF/5TCp5J60QYRbITzPpy0XjxiVptMy7/MOSuxc/btldIRzQpYpV+UQjECjPlgpvvC C6PyVq4TcDLj0qaoI4S0nEIds53Uiuq+V0iTlx01C3hk6ZIhp4M68TJtFueJrogpOe1F0r9WZczj CVqn0B0Dh8G368f8wcmLFSHffSjuG20QNMwJDr3URQkLH43taiT5ZG6AYkG40H/q/KIX0vdY+F2e I8beJozPU6fPV1xCMpbxXajmrVi/LOxs+pLx7jFJydIpA7s9pQT7sscbeV1FxpMtS9ggvM6lvVL5 D2tTn6lIgNyD4Ql6Gieg4SATtjvdxFqfzLfpczhvkRu4/Oo9jmGJ40dhEyCJN7JJHhG6UgfBY4pR vVxPW+0jdrWbeb6UaiBSy0omnghILYjaIvpo4AmaIrgx/CumyNFrft6tERcCMLZK3+AJ8NcrRDu4 Sw5MiCF9X/wOPm4gvtWXkd/RJHROAotcDj1pC4NJo8hHu29jo7+2WZ4DmzpxmJVZoZoFdFs2zUMy vk/O3JkKm/ltKNS2H0iVOfSTtSiN33Grra/COJr6aONS7+mgKaLIeeXVDWn7u0sL2jA6MNaZEKhp +O6iwXJCHNeViuaFcId7swP+21hCf3pNRoonA9+nGSLiwLAyHCZHwqoIUcVuj6LsAuQRJHSvQYCY Oq+REMABLCDHFCYGdpyc0AMZkSZWnXVS9uqJMxUQbXMLhQgQUA4gjGxIigPxLWchXixA66VZbx6g 585Vme0I7rHZwk9CPBiQJpZ33snqN5RUipyeJRaynyMGSW49ketJfrazxNnrqDlWqmHA3cPoNqJd IHvjgVZeAvNEJocBHfclkLv8NKER20wr4OmB2Hm3ZaI8MhnIL+MOoFYCFozpzrfgmmgOnlm6y1Cp Z7By3nR9U+A4MBTEQMY6JcmMq20QlcR7Cerw0bu+uqKBkp3WdOJ2JUAz7TG5dAQEQ9zn1k3I8X7J 4JI8hRoDwZcom/1KO52C6C/nllEHFKCX72H3vUHFW2tXLkXn0/Mmg5zZVcrkxzYkl4GOEudNgkqB GeaaCQkigTakdgQ+ZH2AYOazHKHK7CjAED/vPxxma2aFXE/9Affh9PiutHkEwwHVkFmGUe8UUKiV vxcJITAYWYfUftqa4JBL3yNnS6wa026O3T7Bih6GNUtA8B34ncY0eoFpnK3Z3Mqf4T+zhcwInQRN KLH/LtC9vBU4VH2r47Ggn7tZCsmxwm7+9wM/jMSJ3XhaFH1fdmSyVYbvia5GwKzl43x3ja9v85u0 GFI26Gdap7lry8YyhgkvfcksNPQtXyuedHk2/z/ltPP4O4mbYGD5gZI2sKrWB0Pgd1mLJ9F69rF5 maqhMuw+uLZbC+FeRhNhat4L9clmJXncjLUAr8l+HKtNMlOHzrpNMP7zPPxMF92gp61c39NBCy/w 6owRq8nUBJpz3EtBEjoTMLxm8VL48/3VtHOUF/2rg3+uH1J46+DEQ1nje9W0scmm6mStN92kGgrx Pduj54H5nr/x4Yyscrz39x5QVAqOctmRlgSCnuZqfkckI3rP42SChq/NhMhd1Xx3lHxvwOPTjBxF kgXRLmvH75T1IBFiV98Pf0spIk/RGH5u4lZZXCd2iErgwjJOXXyxApnEvCG7MWDscAG+PYvffitZ Yuv1cKk4DLF6ejEcwUAiYkcI0d4ga+0yWnTOmB316bjjWaT6asjfGir+sHYYh1LifzZdqvIWZHlx 0YWiCLApmp9AdjERnxDAiFC+WmGgEY5GwTUMjaSklUuB79Y5RIs8BL+Eyfo3flD1kGuqsENxcGNk picjzbD4lJvnXx5JspquL+moe6lhJrvL99bIZ/CFXLLLbToGcc6w+rnh1ST/fn1TNz8BdrQWNeLU VmtFN9eLoKHPDE5c5d9CHE+Esg62MkrLY4DxDpvdXqdYt5hLwGfqrk4Uy6B0LuyJEBxBPPLYwvRh V0vVwgN09dRUAUzA8cU00QmJhBmIqOvPFUhicx8xtXDrO9zKJOWcJ1BHqNNk0Y1H66DHz++R//ht 8TKSor26W2fc6ReLs22K3Zb86CsA/6L28tLD85mK6EprVCoeqODY7s7u6SQtpS5tQntIN9uqK4mx V+tV8UbSG2RpGXPAJfubKSiUPI8ftIuV6kZxi4DJrw2Oj8umLW3u8j85KCEHcEsCWMmgjYVXwt2r UAD5p4jAb/uGtiWjxvoGVlMgbdUFj0/HA+h+Pasz0kHZFMMc5+/qIiITN132y4DyubUvSeeGIr8v rHYt1Kv722QwgTkaPZmbYR/gzjAaZG1QjPrNey8OZvJlDwv4pgNFul73Hn/HW/s8kwpV1Eb7R397 NyZ264ckf6jjUxZaUap6++HAC98dUBOmHP/pjzNakrFzDX3KGxhFjBR88OggXO4B1MF3RLDJcorP 2Wu+SYalNSA1F/R7O8b551BSxUvk3LvNu19m4CTRWLmHxl9jqTx9LtisAOK0fUU5Zad83uO4D0lY dxix2EkG+cJhmPYbaw1h+aEqPUGd2abesPCHPK2P138h6WndnmaYE612gyyRVoSNTm1P42EgXAfK CSb47feIfXaAdwmHvmtYHMxbEcMQ4V0x22Uvl0Wo365fKebfMSHklKZi3RLUfT8P5MYM1wHV+j+d mh2uDC2Y08tFtPzpAs4yk9hRRlVDhLsob9yb3jDhAi7wIB5DZp5snz2UqaTpdu6HRO2ndwcCBj0f iR6Fd34Fuz6cnSaBHIn4JQLnIDVxdhe0/Zs7Ojsb2upqTvTOxvecltBT+DwoFVor0VOzYlTo4Uas 8VbMwLJr1zqW8ZxNDL0f9uTYZVV8nrGpwBn7aFld7M2MyJHY0KijE8yTZHlFsGo3KUzH8uERIdxh CouWktkL+75mDSMD6FIwl/T6f0Q5TngfQ7UnkpRny2jMkmNpx9sPbxed9zH2NkHdaz2XgE1lqhRa shz7y83Xp9gmY3O0dSPSgy4JC1q9ldWLUkYMF/IexbuOYkSjLFSJkBeY2TIJFRLE6AP1lXJDAroO kcY4U1c8tmqwFGbirj860eHHc1nzGCgLSTxli0NYu44G5rFJFZ4tb5F2DIWaJzkOWCNVEOYdgbi4 Ouq66ZXVlv1DkImA+AWsrAjfBKbxiL8IXDQ89H3YASBLGDlbbcrQhHetSHXzMYKcGtKTDRVaClUY Vzn0Nx1L5UlxY1ulfZ6YaMAp3WBeTGE41J2G/eJRaG0dlawoqOu3ZW/KGUgBSU/pBgo+p2FCkGaf AOrb4hU1asoZSojsGv/LA5FsRQGHAQv4KgEg/i2Lr2dAcsiKYmpMFQvFI5ElTXv457IgHZuaRx2q wV/wngxmevPaNyP8eykxWIutSFRKV/wpPQJ0yOoamhZrDj/B/1vuAVCQkUpkNzfbn1QJlB+y7GF/ Ym1zk6BALhW9BqhZKlyW2TnoMoTBQhEsIMiUU2Z1tE8Hn5OZdtnbPLYgUUYhLYsmezSuOOVQ8DMb YsxBBQm26PhIwPD6qqJcLyYk1H0NGZbalBHmok1dDvmjgi29w4s73QD4De/7PbfCtFNn0gUL24jK FAhfXl6Glh36xd6oJ3EZEqalZFvNxF9HLcPgIMBCrSmWXD8ykstoSs/oiswDNVQNa6VVjcyyDtf6 9H4LHQAqRQWT0jItKWqCbV/L7tzllJxYocuWLOxoCN/rrSpegdwtTMl6eFzE8OtE/U6OMqjC7N1x Aml2io0r0eNGMv8ZtIsp+vp+4KBampmKBA9h3OqBbWjCN772p10IaOi3td+rZp39Bd/8IuGc1yAi LBJkrlkOSghtL+0eXTlfS6Y2k00nMozO7CnGDios31HgOLvNe696zLyXLl+8yti1WdXaS37ntgGn +Az6ZUMa3La6RMST9MLClA/Wg+lx1pfou0T4PlDFXIwTF8oSoiEMaE2SKEOym5Gz/6PAtDKpXPy7 llknszk8ZFy25Cr948Md9hKEBojhQPuKDvePBgeAInyJJZO+ZCihgz5SHCbZRqyk+dqPhAnutm3b 3H4GA6RLR2EWquEC2n4cxF1GxFBn8IlMjyx5kFTwC3umWm8R5uLBWkg35RIMEVBzZGIsGTA6sXg9 +zyJ2w8/MBELfYWJw0+MZV6tBNnAPthRcpbCD/D3JJgLHxukmPs3CqHnc+Axhf2sAfR0KmOZpGvR KnzJTCqFeiE0EqajqzcxLziZmgx5qvTiEp1un2cg+9eNliQXw+g7X2kL12tGDx/n1DGC7J9RXfDX BkoF529bBbQytVGL9SDMzTQMhYpspGgOsEajkDcd/MECtPBVPz3/XH+Y3qAzjS61hS3f6sIvJWib 2sCuVyCMuxw6sGDnk1lbT4VPhWqfw/prpNk0ZMZpvg6PNJ4gP/d4y9L/lbder5IY8hXs+bP1EQAl JyWC6yybZtRvpX0XAHgl2ESTBe5JDyJ3f30ZubBKsvyjmL7IXoH/2Y9usas1QMjFl5nPyolBxoBY vlHPihnSZba4EE/mEVFnZ1pNRmvE/GdXEeWouoHqPDTF4H9trxCQH78yWzHREAzYwNdsSlRMKzGd SzXgdK9K0HmklKdipnZnAD/fj0U32io6aipYxZEOrt2eWKnWQwEHnoBY8gIuqLbTENaFXWMNEYVD u6ITc46hapn5BBBJ/wTquYP1oz+lMaeQjRgYbdN9Ih9LhE7Z8dnuEZ7LElkJRHcUYQgtGXk/qq4S XoLviD2ZeM8tHlg2E3D6nSLKna77cyAe0JYVT3MX6IPagvMHkr57qJZv5KndPAtPDDzA+vZI8/EX Ta0xFa8GTvrT48+NKDxfStm4bUrpllaAmA+6LdcB9/L2K5zDpQxh5ohaNCcRJ6YxdAL49bhzzDtE VlnYimCcfLVAnZ0xeaoOlIluFLaI7jnMCHctSe1sy6GRGXklbaXZX2eSw78XhSgZWss19+LkgezD jCiBBBwXfpMGCs/30+bhzLsc3ayiw9TEFvQNV1j2z0cSCKU1p/1wdmlI7iA7EQW7HZaT7B77VmK1 8IxOveFT1jgUHZmQxPibaF47+S5hBK5SvO1fOMEfQ2zdRvs661XhCFUACcvjp/ayaTEQVSA4Q7j5 8OL/xZ4FEMirwWTEWJ1166XaXsgoh0Um0lVsYpXkLALIWMIcq8oKT1dQ7LmbstnTgjP59+wqj+XR w6/7+wfsTedBuS5Wer0d5vaG9qiObNsI29L4XWWGUY7nTEwJIHeNgH6QEJKYQXK7F5mveBW7zsxS 531nmZ1T5iJ661dhro9YwHyxjfbbSQQVionYfKxlDiueQ9QtK/kjBilLunzXlVt4uYbf6TaLPE7J pid2k9/q00KTl/g3AnaTRJx4HC7SnxRpjGp0jqGVb+9lynEJWUBsYdxTTdeQ3BIG7nalm8ly/w0E 2rHX+wOnUltmi+FeDJ55G1S4veQultdqb4szy7+x7nruP2gXj0K9arsBZKCcS+bMyOno9piZJuMC tbkBt45Ozd5TbktQTcwkQg31bq4f36qLq7lezrMbmpgk82swZBq4Qpkv58ouiR3eHDpfXc8sg37A 0WR3qHOX25ZdkAwNgdXsOcppnAE8bfSVmrVfXrtulwgSKMGmw4sB9sbhvd1KcOlW69xg0+HDYAa7 J7qHs9BO82/x50tciXhU82z1QZf7PJiHwzAm/AEkL8nI0G91U90oGWnGTcistYiP5agZO7gs/Ax6 Vm9zDrG88JQ3/scLD+8VwYZevij93TOd5blC3sX5hx3F9mn6shzByAXc9bfCPUia3bg25HmdsVZQ l6vo13bDP6H0olJDzb4/sqNHR+TlCc5iLQjXRkB5r2HYXdsUI1jpSQu8DFOATs/JlgLNylx/iXuI WwjFuw70ypluvzFVM3iNDikIdRqW41dNlME5x2GbicTKJGUjnP558qgTLM/KRnx01641o6Cwo9y5 hOCkAV7jUw1QU6ckaEvvL1KvVagvWDVTzpE8I1uamK+KC69+FPnb+8XfZ+zOXMGG0SW0p6gc/Jop 1vlq5wl15Va1ua3qkMUTacWWMB9Q4ttSrauxVGsfCFmlp0O9+nYMejHcwiw3iOsakJ4YHlgysOy+ OzTkP93vuoPfMYJVAU9q46EKA9+sOGmCWpXEdLwGLmkSUaQduDdMWawf/JDDX4AoT3li/VNlkHJ+ LOuWCr+BJMxg1TzPsHzjSue5iewiuhu34R7YWhNGIIZh/eNPrk6X2JHHhzLZpKIm6VgMjqRscL04 vVt3r41IM+alDJn2z3PMSEGDFrnY6m0iws+cZXlxIlJh77TjteHtL/IZ6diVnT3jhsLMaz2LhDUa 6TLil8fIzCjs25NTejQRyknQgSaO3vmqJflNtV/gg51ApteEtvdtu8tQ+Jny0Tqr5TiaKsAcw8z6 6M6lx+FTW/jA0ePLkU9AI5BkKQXb1R3AEsY+61PFoA5teIZpm0MJU7MHdTjzWVakEl159tkiqp1x FQwn1FTCO1pRrdEkd621/AAOFS+6NpNIs02JvzgtqItTPYANuLXb/BFWKJvJjFwgker+tZrfakSP gmhdlAu2xP5j+i1g2dRgQ9BU6u8dr7l8lp7u9rMWke62/6YCH2nUdZ75E94Z0Go0mgKhz/PO9dv2 YsotdezAYJ7Fh/VNQogq7JrwVhLbAkgKRhvEsvDMdtyOhytn6WhqKKTNdGPhVflMlDry5ko4zP15 rUfS3KLkXz6x4pzyMsBmaHUIF0QMR1y2EK1dSIDMNvAfUtsLp0cBFGz76FyB1lvh2SbhMyOojh5u cDZthGn+gMpa591oSFJqcsnULbAuxP5plOMqxwbnd0r/6BJZdmvCHUGbS3935o3FNea6gArosmLb iu+2Hi9LD9iuADM5FNK+U/hxuxUFIplv3vm7QHpV98eQfcsi6e0T6ofrJY5+GQL3MVHjkMxDBaVy vdUQ/O+x84BD5YIgKSq/rChr0mPSsH36GmS4tyxaePG8zaQez4g6OdOxqbuIpaMC1fRv/yuLpYrO xeMgEBflP1DUGNwvy3H+pUDRjqn8nnOwSluEyQd4QH6pCKF9NWTckbpsNErdoWu6hbvp1TRpNtfd ofMZp6dsN7CuwFSI+UKmPk71IyGsN9/Pr30x9Pp6N9ECLlUCV2mIksTvAmKdbbywCKTYGDl0GNwY ZAhSBnJ7DDlUhQfBaeW7u7gRei4pPzfc7yCrHbNkgdhlVYyGs2bnPFgK8QdzaIqMQzsSFLgNFUGo 99Lqulkm208B/s40oRTFbhD9eBEQyz59aMKcDZpCWUBFKtZVWHKhdWiJgqXNsYv+ejUm2fsFovGP G3G8EBCJGSYv5XRFwr2jTBIHo6uSAJpakwC+3/3Q8Sour+SayYE6wB8SKoI0MeCdszuhX309EW2F CIhFEP84iLly8ORls9OO1Gj0bG/h94bjOELF9csy43jU+zmfipj30CH30f7GotX+NYyw0GtXYDBg Z8IzRcKGE0Euai4SHIqXEPVCGrNRfh8KBcrYKCGav5ewMKZhAwcc99sdCQn/Emf1rKu2ZIwWzMrx cM2PUn7PvElLBCqNBS9c+9xGE8j32EuyMlJyfFrvxsBf+X0iInFoarHNOYlUdhzIbMrRiYjK/zTV i0Q7ONuCr4umtoH0qSrnsAHp9OYHrgPLAvbqyrFtOyJIgWz0k3V7pAOiiQ+HTHX0la5rp8unUB6A UcFi3RL/MqrL+9Qky7JUJlrhTDdtEZthU4ycK/bOZbVAkPQ8EeFOKwyAKTdlv5f64jn9GLjzDlg7 qt0fhCyNOxM5CPQX849qPkAMvmEcl2r+QmMMMRhfMJjwf6kaPLwxLoNO0NmCvmVm7UXV6SZvoZhF 0F9zb5a17HOqDPGH0jHvl5hOvTvr66083hGDsNro3rwy1JhbbkYRrzcE2Rjc2/kFC+6p+AImcKMn 3HS/xxCMeLEEgyCsNKySomsZFsT5rRnGvBKsbxq2BTdU9Kcsz20zEcnoA21uZBH6evqKCbB/fv8U vSRVW1qR5scygLsWTbTkNk+bHO1LVbgz5M5xh0zTXQqNylugXCMB+7qRVaYPZIuVjdsFD8r975mz jguR8+T4PitmpRbc5lOQJ3wqEd5eslV9PvtbR+EVCUYegiEBBUCRbH2YLjOWAfemz5QL0pLxZbrN SjSC4/XNxQZvQWtCntTXHraB4zOw9dWv6rNda4g7sqaf3xw/HsdT084IV7VHD7yrzfs7STC99Mdi QuhZOA25NHypCUhvzwg3rqoVHPqZmeCeiA+CqQztIQNetZ/g/fn5BJJOmgyByCrVyEIdYMd87shC 2LM6S0ZNdcJBYjNRZIhgU7ueot0trDxAmUzsPXdw1iic+swuXphPRxGzdgcgR5L4B8MfucCI8778 1imXfznV+9iy1iuatCThP5ARjI/OdUOISuPUy7CUyWJcX16UxATSky3EP8xS00zEf6dTHdpGaMXd n7RlstrMOXsbt8hrkT5wrxgMbGfSEytRaa8OSjXSA96WSdu7ikJcq9uMPLTzmC6rrVzsNfIeczmq QlcicAMi6DVu6hlQ0eDaTp5k2F+uRddsnlb1MbqxnpNYs9R84i7j8PM19jAfkFj5FHchs63OCXD4 V8s1l4QwsD1xXcnwUyxBu4GLpFOvRCto0VOhD7TrnvkLQz7Ue2i4MQDMxThf4Htqp/9azDnFH4SC jq9Ws0hpmCecUNTg05VYVJxOwZFjAOzy+80ikh6CK6EmFhts3Zf5aDR9ab15a0lsltKD/4FOzIiN CFQR3RHcuI7HiytDMG39C6A3N3T2bcrYAMOMgCqKNSdrlBDbQcMU/sqsDOAfoOyp/HdWEDMA0z6q SQJFyUb2X2gpkBksQGCgHkR7QqqCfYrRKiy5UwK6k3UBt7IqNFPSYg81t88Hgda1rDVM2wbwnCH7 EyNFpxD6B45D61ZZIpF0aMLGH8lhxE9U9s3rNNYKsrJsU9IhST2tjlspwRR/ENGjH4CtY0CCOn2h dTOBwXiGb8XUjn1qEKaQtCcZZSStkQjkR1nu9yCITG1iVjzYFzfaH+UhSFJGpqP1Q93SRHcQBK+2 /dHFmZ0oeZF85I/8Mf7FDmhXWkGtHvZug7rhi32BAdXkytWdQk60xTot1MusTKbyMfMnjNY7oYQY lTXqQkj0nBz5w6BPoueYvvASJvpuKTm1J+LfNMF7Nr1iqoq3lU9UP5ybKDNIETLGY2WJfQfCPLad VtgK3N0XFtmkbsaBhZmsSYuNRnYrr0MW1Y8tJ+KIosXjCh6WkNSsBdb71xBJZ39da1HSft4pHrHP ERg/gnMk7vabKoBEdTl0DCwhUuvFBCWcXeSGYuBtJt/G8VlYskzK/GXbtiplccSsWdxzsDPoTH+M xQqpSbhDGdW4UBDlVHh90BcQt8E7vJ73PX5xzZkKYDp5/sAVxYKOZZfnxbSWnSJv0LBp++C7fEx+ LBpkxEsRgsZNJDyzP/Xfb8bOCdBlghxnqrwa/eha6UbW3BwuYAT+ZS3wepm8tyMrfMKB47XB7Eoy zALe6KkuQ0cMjMOGZAgh3lwWBgP7uYGE0Oi5LTcAFInmSB1383BdnV/i7+AxFvQA68sBEsUBuiMu z+e54O9UbsnjvTkykLByuWlwEu6A0uUeeqa3ZY3g4lPJyKBmIbeU+OatM4DFGrwY+94IjrQ7tvKi 2Nbb+hYzmMElBvSN/zoXWj3Rn5iwV/ElgGG3aPmOkdn3hhmrLckNYCAPyKoHs1Bdm27N6GoxqTEh F3xnsxyXt6ee25fJCVhzm2OOnTE1l93Lp1aVXjQNWVmerNGqs3NiRJpVE2GEmaZ2Vksb8L5Swz8a kBQ6IsVOpaqSQe9kXwfmQkPfKuQiGw0j0b6mMrDWLYdU/D6VIMUZBwSsN5uUqGjpaqD5Az00isdG Xb/LvErpAJs6wR9zEpSCy7pLy/r3iaiS4SuGW5fYGQ+49HcGwZtqVu6kRrN/n7CGpGL4qik2T/hC 1cFJ/A8nivc3eKo18X/TbiIXaYiyOXc6MkP/EqjEJjHdTwI8N7/pzA5HPZlxODfrjdpvgX2XNGZ6 QcnKz3rGmPHekKesdPV3ojIehLsk6wYQCBt/8eFV/sXd+CTzxRq2Hre260SX7rQ0yN+hrUegB/LW I5E5uXxyyXDObmovWzbyqCQttrEDiyjBkKMI8xUPgu2N/6VBmeYVKPbx6hP+HTXRuNYE2j+JZT9P bNLINJG77xfYSRGfYbQKd9aseLnfl5dp8DQmmY3gJTl7cDeXA/Eaa9EtAcdyS89Efe652I1/OGXQ bLUH7n11OvEIGUawPrO2ATF1IV+VZb+Im2jnu3ZjDSKcUVqDble+WuihBv1eoXCRaGs+bhw+PhVq 8wvGRZLORq129wspEcz/KgJhRY28+4xObsdexg4zI7rus1tbiYPkVSNX0NWnrhA3witAl0hRgqwO gFFYPZ90cieoFKyrKqhAN/RuubrSpPR/jB5pXHjAGbKTRd502ufggU3WmUCLgePQDFshvB6//Loy L4sFWrB3w8ceODEpAPqJWtjgHAG9Qi6efXXpGO47SMkGECqOcS7DH+yXlZNIsIOC9Y3aZp4mYKsF LAyv4CZFe2vck/maC/pVApals15Ak6ilcbOUu8HstypLm7dKAKsaDWMVOtqWFIGyFlRa+y+fXdRI DIuJJ5QoN6/bV57QMvH+hqbJsuejy3PIdj6vMiAHCQmwK5w24tvZhZpLJYblcou7YUlgAz4fjE/X 8evyRUY5NwyDU7D79GdeqFmcoAhjJBYDDtFbeefQloplPoDI8FPE7Vb/tK35uEnou2JXiYUF9+T9 fV7NzKCdNR6VuBsZWlux7bfTnyZ5HlJyGTqWDFxO6lmNAW9Pv6BgQy2mDBVyOFyif+Pq8FccSvAk kQClGJGdNDnfwYQqoYHVt5anzr/pRmkK4LqzwUDgrKVkMYB1QpXXYaVb7uqxcyX8ff/iXJHI1KXD qkCLkmg2nF047lNrkYzqQ+m5iY6exrKZJBWGaZTfVCCFW7AYvlLmsp9BJjopYwzFLykwnWOinMUV nGksRIEm1vKLqdq9hKg0GB3FE4HCuQu5lQJOyPdw6FOp0pQjMlmbjgLK/70e7UwMwwmWSk/4Hwwx zQ8rGpUgiqHC869lNxw6JopzgkPCq1oEllNZ+KSRLBwTCMmZ6mk2re2xF3TDL2dWaFfisbATFyh9 hZnWj/WmRu4P+xn51eAG7xgaguScn1Wod14ZJdvnf6UkyU4EvuqUTAEM4T6LjZl86uJODzKRYxUb nrNSgh7d31dlGY0F15o8igCvq72UEXzmdHT17OsGzz6bgSDBlU9iy+ZxHSDx0gyRiJj6M0P/gVC6 79otvrmvcs/jofAiHd+73fdRF2tT7PIoHiNRLNv0/4OuRlDqMCCkj+ELUOU/ZpqC7/bFWc6v4UoQ HvUp5JtSBT+GEtmsavozk6ME2hFYRITzUwrQkLeeXemhbkwFOytNnWLlRl46sw3TKck0KF7cSlSA f2kuhgB99oRiqTQBshq6pvQ06pUsnCvr1LTROQrTOnRJCw9e9EtM47TTbmep2IDho6wLCBbNwmud 3NnRzqsBhtWcsanPbmgvAjeo/pQBaQ4/iGer341Hqy+sk42dT/HHYN6qoIL/1MUpIxlQFq0b42X3 d00slBTcReETR7VwcmF2M3xZg8WAmLRMNx8DJx0QLmU7PIZ5TxlZIuRcb5r+ZzEbHMSVG7dRv/ET jxd787nlm9R1OXqSmTpY5DvJ7D7CpNT78B2buAGNXf19Yho0X2djI+/HcUZqydKGh4I7BMFSR2Y2 j+hzfbFtCQjPPuX3XCCGwGmNDXnk1E+hOyoK2NhY01EOKVH2ohVyFr8TKviLFhnKXrwCzBVKjExk Fn5+rdObyzDiygyb0Xti8HmDwZCdNwl8K4SoVmsXZnlGQSkrsNBAUNEiqo7xN9mIw0Nrnmz59Pg1 2kzE+Q4xMUNaveqpqexNNRjP75JDqY1/sYcU2ELj1oWoYALzp67GqlbpDGVUOUQgaKG9q5I52zTQ bM13YOMWVyDy7xjQ7qyO/IEVx52E1w6YaU97HogLXeiON4CvZsVFl5i00GznGCFCrzEKQaC6reJJ p8PQBURcR2g8vW1P0HolZVVTx0ss00cDDMFS8IcEqQnWUeOnpgPiAVsVNN1Vnj2RotdNeUh8yCyJ pUh6o2gYfdhLiOdl9c/IC8tMVmLpV8Oi6a9qxZXgvWS/FEJr1RaflE3QSmZBepaIP+6UIr+H5gn3 IgPHf279BMKvG7QbuDYvEasCMjBjugfT/KNZR7+2YX0GJq9KPhj5l7jPp/3j5VPR0/3kr+ypTphn jQKZO9yb3yMjZHAnTpwUZ2dm2U2CZVqE7t1kCuKTAtxgesIEpRvra6WrZCXUB8g0NNvzTvkB34DO AiVrYr5V8gBiUgqHNJqZWXw6pJZx0C2rC7MavEOSG45jaY2g3KbMI8EVWeUylvRi8nbl8zPuir7T 0WeeLgCBDT0/6VfJySoZAJlir5f2TgUtTCf54zThBb826xFzuj5/nzhPtdvfyH24nmigNQYnRQjB TbOAJpw9Y13CZK9ngnHN/Jhl20C60jhjIEC1PSiEfslUtVhHy1ZjV/KGAgCGbMY9ZHBWDmHSuKED 3GXVh2GGHUhS/Pn3yjR+MqfE+qySl9R8E4ulYcsdjdLVlen+ehgyH7JK9t6dyhS7bdMkSerfTKXb 0V9Jw//YnmKAX8mFTlUBCfVKHjEMa6Q7CHARgHGQ42etQ7665zJWbRuyN3Yf1f+mTKItI/zu86tO Hd4Yn3f1whi43+Yt2mECRdiuUz34hK2bE5cpnaxMT+PUbdAAn+S9aBJQKAE9w8aQ9PhlPBPp9ttz nFBS5XPqji14FUUmf6kfJJq0R/sOxpNj0+tG++Lu4SxIDGlxzD6TOnKW64hZwGLTlS9VujV4hWYB dJNGZkmxpShSu2et7BHx5Wlu3Ux4YdYP3qi/2yVpH1q1D/2bsNjSnMwEjtGIa0p23MJVe/TJsJku ge2KuyeqoygInOH3rt0aD6uLgRmchVQs9aIhMPFuljsu7PI3DkhJXibnuzFZDmJCdMNy+xXTe+W8 K4iFgJjM42gISHJL0V9AkeJIpO6gFljyopRQFTC/rdaxYs5raWwDodIRyHQTWTzuHd2Ye2a/XNvx PDbqA8/gVe6diDdaWKjeu3OyDvHgXHYGHlU/MQwWSo7quj9Bs3sl5xqk8cXgebb9V9xwjbij/ss9 h5vgZFCUS7EXji6MvXm6/jOmdF2alAaW+HRi8gd6/iYCzqXi7bijg5Tuzrfk4Fv/Sgpt+CHiUHlj MZOvH3tx6GX216TXstt+PQT4ldSXIt6FRn1jeNw4B/C93iSN4GygPjCuWjVNpLykH2fwt5FH3BGZ ll7XJw6T1XuQciHGIuq0EbLKGndbPaVCgF7sAJ/0wnN5F8Cp2a9S4PFhxyQTacb5FhKc7TRHIdB/ UMyeid+M24k2PaAwe6HE96haMjPW+gWsjS3zvnVawPpa2oOG3i4czpdWwemipM1Q2R/bjOUBvokg PFdihAeoXZueFcYY+Q+kSxc8pbgaFV7eu/Q1rhJXGbjQfr9C7OmLaW0+tOiNKDiYJBDGkmB07Btu +EQd2l7FbisD7b45T5EsNPh1aU3qDIEEG6ob0NgOHbCIIZl8NU8mq7djIP4ZjVHUjAagM/4DWHLt KStwRZOodlmP4QGnIdIPiwWaREwcWmJ/Cd24314+KOU+UmeqXLP7YFJjtSp8KiTd+9+c/+KPqGCD Yeg8+C5CC2LEJwXog0l58bZyp8UkmRBXouQJ2NaCRczAWqkruobrl/oNS+85WvPR8hfguYZu5xBi Hcd2VOZrSTHKL/dVWxVtdX8j2SezAZBVOKW6bYdRWc8IMf4Zmn22/1fXowUQ8yWajBFpdYoGipNa h0h7q0X2JwQJAElF884AKSiP4r8S4K6k4GRWaR57FRbAGO8CBIunm0tHBG/Elxmfm8L9HI0Drv8k blpaMh6RlXdx9lC1tkwAOc394AW1yzCj2JUub7qlE9TTvJj5miH0g82PiUqExBNULByQN7HqDj4w o/cc970tgNs3estc+RYbjAulnstG4pDamlyl6DB7JFrQrLUVRfA8ZMZEC20ikSRe2mD/lSTGpwy6 CnHHHwgoH6jcEMYTu7380mCElkCWOmDB/jcXV+eOCpPW7arEUhCgvzVrjKglOmw9TPTdzDR/coJt CbfOoCWu4yIbWT4agOeexLlbQCM64sOWywJ327EBfbV7NoDAtoYOvLJt+VkA5V2ZIWbdVQ67mOOS Su5w/9mjscgv42gABYGz5U0DdYfkakoQwQQZ/vcBU1xgIJqqN+HeAHO2aBAR4CXtS9ZvlV6Yk2IT meyUE7qlgbPuYexqCfajhX/+qxWPQRQ31Zp44i5Vd+dcefa447OzJp16D5UqRo9FQSMeQphFcuKa x3KOPQ+wv1fZWw6qP/578XoSURMB0sgGBVS4mveeVYohB/IwsmDx8gK+ze898tehOy+Bpvmnvp9j mEb8SyqitAss6DHIFJhjPAZFlc1cMbGAKFbdhiqXCb8Bi/8P4CQ/xHEA88GQD/ygGTqkDpHGZ5Y0 7QliSDlh8ZllBcw/+5+PNfGCYSi3o8ys4sVEbmvHxQnnFU2VMR5piGqEJY6XPw2rz/YwNbgDJU1C rrMNiwQvrER3nG0brOmqKByJbtdNYCptcu5Sru0fjpysYPPPmRpnPcL1D0MtJyMbEH2R+QWBt6P7 kehzu44SfdL0Ydo7dWTRgUvSF2krldLX0v25nX8gAMyweMwS1NpUZdzyUFo29hv0qsv8m/9xtM6b 0PbRVmP8OBcWv7V+SESxMW9Qvu8/N90k6xuC4KgmjmBhTa2P4i5JIJgCfclUFcv3PMTmVXjxhzT7 C0q2VTrHW0d9ZOJgqhmOyCUSrNb2GSL9LWXC0kHUiwlBInzut2jXBini+pPMqlxe2cvaaLwnMW6b o1Bi0X04R66zSN2LUwI6fokHVZzcb+WStwOpvTFdmLFiQ+0cJ3sKsW39qVHaXYsKSXVq570Kr8y8 Vuve/sv5SoYLZHe+9W/M6psPMUlOAdNZWdr1l6ndkxy1Wmw4rWZgC7thK4EcMN47xsxlsIcpPj3i LbY8kzjBO+JEll5d9yNE+FQAcdGV0APWwEEbNp4HM6J212Gh8Q1RGoHEEW5CZsnarV2nDFr+m0KW 996d5FV+ahIKdkEY+wbsGkd08xAiSDk0kCHyIKRz4XgeTOXvz0TOX7jO+FhcpFzHYPLtnHDS9Y9k Guiu+yG1cMZP9JjKclJkivfMDYFLrHyirw2rtRrS2lYm2dlHqY+5LdAHQ0QLhruczpSSmIi2VBzF XnmTzSLs0alyM3GGUBSuPf07FRFLPNI9YWzq1oCb7JDryyvy6vWSoTCehN7eKWGRL6bHFXVtxKkG Zr3TeP/0cmIR5+KKuzm68lOgwi21yyojeH9p2loDwLRdSngcMyWf1iAuooSJkHbID4GqK/upFTq+ DRiWBaRHP3hBSPEDsji1Y8fNLUHIxcxz0CuBMaorPEoPJEdvam0wXSKgiyoOMXjvVDMoskDymFmh ta7+pRDjrbf/L3Ml3ldW4gtBCUQvo+JJ1N2MRkYbZ96YZzk4yweT8hYcLvduh8tVvMBUiO1hgp1w Dhy/w9V6DUMX5oqO3lywfmqpt4tAcujFaLdKYhEPsusUDy+Ach3AHGMyg3yPd884KOpEdfHl6dwW zs8R6i/ID8Ii1GIyvy9bK0+9VqeQS27ka6iPp+6/N4d0L2ruPdOQPAhMR6ZTWIJc+Ze2JK0PceNC IOtX/eYRAu19XH0OYEa4z6yfa+3OoMGKBl6TiLVX7dSy1+ykSGjU/4EsNA3fPmpN04R3KxV5gq0S Vc53aGsbSzWv1BdXFi5zuC23X4Kvtqtjp8Jfki8IJ5Q/mngDd1441gg81Pad9dGQTV/dG7AQexnB MbVP1MwzFpbdvrl/9GzydXWAjw9DATOV8Pc8rA5zIY4G131fVNSBJX5A+blI9QaxWMQYjbEE9LPy MRydGCiUAr9oXrJ4JoNX3C88TYuaWuASakr2R2PudKLalLDlCYhHtyThpDiTxOP5kuwn8/4HuVe/ EbJ3hAyskJES2ye/X7hkfVyVOva5F6t2XBA0bIMjRIqXQ3fOGucntOm9Xn4dNAblLdtuCBYM41sL dWoYqdv1Vuo/0NM9szN787yhlg5IDtu5oZbcoPrx8X3hKa9RwxuVXSN9zbHlhIWfjQQzEKSFG/WB LocchYWr+HUiGGTsAjOM9bxSZ+NGYGXy9KDSMo1tcRhu+zthAQNIaNCabNyJ+ns88EJTL/U8z9yR EHMyuZLZLFdDESQ7AwDj8dLe1BnCTT1Kk5m0ntyCjZK/M6P4xzjwdqCvQ9wWgk6ZLZVIQaCG0lke EJjFohDQRuyF8HxNw8KzHItmz1QHgD9+fZw316MrNbzYyCCFJxxaIZ0SwMFbIYPERc9bvF2/Ozot tk5gdLLOUM0tkCoAWUs8UbUY/qBGdqmu8KqQ24sWrf+RMcoEVxVLmwDk45w/gLfcS0fFvf+PjAQ0 sOEaS1vUYnEupuLHzaK6dc3JhgO0WkRnpYOzTo+pd/ZZV69QxJe5WqMG8Gy9Awe3sVT5CTLyAtuF DUWcjRP3gUn2HwifzZIqG6FtSW0/TwHx9NwDWkpL40OpGS6x5+aMYXvdIOoYO6ec31kE7hy4X/NP 6kyuiGSbPF510GVnqtEinQTgqrRYmVK/na4D/A62aWQWQeEhCGpO/l+qNNmNisr/cfuxHGsJI5ji SIhBQkd1tRj48NEhlYgTisRFyJsdFUx4ADxqjia6SUtPu/tGZ7NeGVUxHpQJe9Gt5xLeoDQ/oME7 r5HIXAoF6w9A23CGhABFpingi3A+ZR9UX24U4ahq3qvuhyKh2sPjLUlUwwRPV6aQq4X9/mIT/SRf a4fpjaxGZblFprxYNmFlsPw+s2versySUjdcP8ah/W57cHx+d+hqEV6KCSCFJdZaiGj127RGPQmm dkzgKRMq8CLw7U09Wr0pOff33mIQGKYdmvC0Yv/0zF6uFSor13Fgwv0PAzSx9bcVdzwOce3xO8ff r8HWK9g847Uhusa1lXZqaJ+78NSSVe6zpQBWKoVBlL+VBHOyfvBhBy8VFzFKOw/O4nwyC3T0BESw rVfZMyZv0hfjioINM6jLiBmiaskmGIZgpvB6itfZqvAJRWV3DAK2zBMV7fcGqshTaH0GIur4Ad0e /8gSenI6WY0Dt0rwz1522pJDLU8Me2rdbLE1J4pGFHNSQJVgk/wPGJo/foZKOSvgee0BtB0eJGJp zGk5fH0/Mx6uwAh1KWdN3cBVirmvl5ccfKoeSmWIYR/sAhwd8y/wVkH2vaHEtgf9tdh2LMIFp+q+ rvkI9IRyXikomHP8XoqQ8vrEujhftws+6p1krPNJtgpclzAn7Nca3U8r5C9YiwbsAAZ1voQed8NF G+sQWudF5xCSu9EzJlvyxy9/JjNhqduRTCP+pBSsCorZkWEIW7qEK7oQ5HPPUtBcqnT7+EQ4LjWH +CwZ5sGAruunz59MyPP5rjaOtZhHOhKW+SoB59D70PK/Vic8dbenEbIHyQ2pCxsdBTlJ+D9mdw40 D7CH4cYDJowjdZuMfnwoP8zCzPCqRj1fvLoIgA+7t0SCLmLsOPNIOOZUq9tQw75+Q5vUjTHnY/On FEKW0HAsFBoR8bjZiT8se/4VnWnW8AEK+inVe9NzqWAPEUEKdqlISSWOhZ1NLoH1kk3To1DACt+R qr1PnnLX/Rz6p7YJOYKjiOSwE/cn6Yc0x2APZ2J/YQLgD7I7lE7MaBF2TOew2DCAaZupUURpn95h YS/SQaIyIpvSscXutMDyuZHOqY1jIPw55nvjZF37UiHXBTpHBZS4vwkdl+D5YMXgixyaPqIWsuw7 viqj1fVNkOXJIGv2MiZ0Fsob3IwUKHUJNmXlbOluAosVSR/5TMW9tsamwnebhjfhlObtk5/gMyr2 +htDPw6EN6B1BSTiSE8AyoZTSIMbgRvDTuJT/EMEoN673xItg61TQgZP/qR+cq3fZ4ywPcsOtkvM fQvmYXKqALC7BUxvYSIKNdTvbJaJ80FZ8hSqFTTDkPQuyJ7+G/NkaGTYMhjM8IdCMMeSnDpmXiC2 wxREQ67LfXql+lrj2rJSmvNCee7dRwqDWWBvWqnRBIN+b009cl0RBTbuIM7ZIZmAPQ3vWIpQtbmX qQTtb3+QRu6LYpxiUowaJp8grusFGF8oXRsPIZTlOLp7vV0oWd2y+ax0PrzWzsyOGaZrt1FlYNAH F0pJJcStr+ITDIJv4s5YM+WreDqguceyTPWM6PdztEfN0ppl6MLxi7nfYRkT1BtTNDEvqYYfXPkS qIsKpQcLJa3p47h1yUGENGrwsPb7oJ88m/ARaSwaT0YgM7Agn6vXLd9ZdYmZaKlDpeWQjA3oHCmd M53ktpZ9LWcFfau/t2R/EEBVOmHxLM2YAYI0Y4mcS831VuPPCae0sDEotOFWTKYEeeQZbMQIRF5f puZxkkWfXCPDHXsVEwcbVraFtIUVEhTGq5PaKvUaLTbnIeNfwF+YXM40hSKbjuvJoKK9EHR07TQV 04cC9Rfwczan8d5YC0zI8CZAstVIazVfosVn8qCvl3t290rZxPv19o/E/GDLnbG7pdgIG+aVp6nL mp8H00jBcFDahXl5tM+zox5EkjdmPjAIuk2uHREPXXABWwHnZqIuvRynezEVUUznDPDe0Uv1RFxG oje5e+P0NlNEs2s5JRxaogeaTxrH9/Js9/Gto8O4oXLAwd7k9QDq1LuBGbmBzmFfBKMltmRA6wfH wssGbSaWLwDp75fjufUAy5Fl5nhu4vKsINa062xu+jM2voJ3dpOOIyC2SSJwoPmZ18jNajPBigRY /B3VGLEC8KMj73usIOe/ap4PthPBhYlybHZkqSalJWP89jz+YxmRVtCcGqXtZ2nxjxs3a+Hn+mzC plszKtSz+/NhQsJvaBggYv8PdyJTFvdV1ewA7XO0jn5s5Uz0ZlYFK6WYe49RFaYc+Immq24IzGUh S6XcNfLBrFCMNh+KmSK1+666aHqCAGzm3h4/w1gQ+m15fALiw9dCajUfES90/uDW9R2ZtZw8Lrqo SxQc0zmReCN+B7p03oEzrbXcgqbqLGpFXDqAujF/omNuFSYJKOjB90ZBQRuQL6yQ9UbrMeD2O4hN vIvlrRM6pLOll73GGtu/UWvXW1WCer2v6WZtbPY7yO/WdPW8JysGyowjO+1RjTO+eNLMelpw3zQS u0QpiEoqNJpgDlsGTZuBgyXkjwcIydk4ptLgBd+WbD0p8ThS/1Oa850= `protect end_protected library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity mult16_16_mult_gen_v12_0_12 is port ( CLK : in STD_LOGIC; A : in STD_LOGIC_VECTOR ( 15 downto 0 ); B : in STD_LOGIC_VECTOR ( 15 downto 0 ); CE : in STD_LOGIC; SCLR : in STD_LOGIC; ZERO_DETECT : out STD_LOGIC_VECTOR ( 1 downto 0 ); P : out STD_LOGIC_VECTOR ( 7 downto 0 ); PCASC : out STD_LOGIC_VECTOR ( 47 downto 0 ) ); attribute C_A_TYPE : integer; attribute C_A_TYPE of mult16_16_mult_gen_v12_0_12 : entity is 1; attribute C_A_WIDTH : integer; attribute C_A_WIDTH of mult16_16_mult_gen_v12_0_12 : entity is 16; attribute C_B_TYPE : integer; attribute C_B_TYPE of mult16_16_mult_gen_v12_0_12 : entity is 1; attribute C_B_VALUE : string; attribute C_B_VALUE of mult16_16_mult_gen_v12_0_12 : entity is "10000001"; attribute C_B_WIDTH : integer; attribute C_B_WIDTH of mult16_16_mult_gen_v12_0_12 : entity is 16; attribute C_CCM_IMP : integer; attribute C_CCM_IMP of mult16_16_mult_gen_v12_0_12 : entity is 0; attribute C_CE_OVERRIDES_SCLR : integer; attribute C_CE_OVERRIDES_SCLR of mult16_16_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_CE : integer; attribute C_HAS_CE of mult16_16_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_SCLR : integer; attribute C_HAS_SCLR of mult16_16_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_ZERO_DETECT : integer; attribute C_HAS_ZERO_DETECT of mult16_16_mult_gen_v12_0_12 : entity is 0; attribute C_LATENCY : integer; attribute C_LATENCY of mult16_16_mult_gen_v12_0_12 : entity is 4; attribute C_MODEL_TYPE : integer; attribute C_MODEL_TYPE of mult16_16_mult_gen_v12_0_12 : entity is 0; attribute C_MULT_TYPE : integer; attribute C_MULT_TYPE of mult16_16_mult_gen_v12_0_12 : entity is 0; attribute C_OPTIMIZE_GOAL : integer; attribute C_OPTIMIZE_GOAL of mult16_16_mult_gen_v12_0_12 : entity is 1; attribute C_OUT_HIGH : integer; attribute C_OUT_HIGH of mult16_16_mult_gen_v12_0_12 : entity is 31; attribute C_OUT_LOW : integer; attribute C_OUT_LOW of mult16_16_mult_gen_v12_0_12 : entity is 24; attribute C_ROUND_OUTPUT : integer; attribute C_ROUND_OUTPUT of mult16_16_mult_gen_v12_0_12 : entity is 0; attribute C_ROUND_PT : integer; attribute C_ROUND_PT of mult16_16_mult_gen_v12_0_12 : entity is 0; attribute C_VERBOSITY : integer; attribute C_VERBOSITY of mult16_16_mult_gen_v12_0_12 : entity is 0; attribute C_XDEVICEFAMILY : string; attribute C_XDEVICEFAMILY of mult16_16_mult_gen_v12_0_12 : entity is "kintexu"; attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of mult16_16_mult_gen_v12_0_12 : entity is "mult_gen_v12_0_12"; attribute downgradeipidentifiedwarnings : string; attribute downgradeipidentifiedwarnings of mult16_16_mult_gen_v12_0_12 : entity is "yes"; end mult16_16_mult_gen_v12_0_12; architecture STRUCTURE of mult16_16_mult_gen_v12_0_12 is signal \<const0>\ : STD_LOGIC; signal NLW_i_mult_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 ); signal NLW_i_mult_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute C_A_TYPE of i_mult : label is 1; attribute C_A_WIDTH of i_mult : label is 16; attribute C_B_TYPE of i_mult : label is 1; attribute C_B_VALUE of i_mult : label is "10000001"; attribute C_B_WIDTH of i_mult : label is 16; attribute C_CCM_IMP of i_mult : label is 0; attribute C_CE_OVERRIDES_SCLR of i_mult : label is 0; attribute C_HAS_CE of i_mult : label is 0; attribute C_HAS_SCLR of i_mult : label is 0; attribute C_HAS_ZERO_DETECT of i_mult : label is 0; attribute C_LATENCY of i_mult : label is 4; attribute C_MODEL_TYPE of i_mult : label is 0; attribute C_MULT_TYPE of i_mult : label is 0; attribute C_OUT_HIGH of i_mult : label is 31; attribute C_OUT_LOW of i_mult : label is 24; attribute C_ROUND_OUTPUT of i_mult : label is 0; attribute C_ROUND_PT of i_mult : label is 0; attribute C_VERBOSITY of i_mult : label is 0; attribute C_XDEVICEFAMILY of i_mult : label is "kintexu"; attribute c_optimize_goal of i_mult : label is 1; attribute downgradeipidentifiedwarnings of i_mult : label is "yes"; begin PCASC(47) <= \<const0>\; PCASC(46) <= \<const0>\; PCASC(45) <= \<const0>\; PCASC(44) <= \<const0>\; PCASC(43) <= \<const0>\; PCASC(42) <= \<const0>\; PCASC(41) <= \<const0>\; PCASC(40) <= \<const0>\; PCASC(39) <= \<const0>\; PCASC(38) <= \<const0>\; PCASC(37) <= \<const0>\; PCASC(36) <= \<const0>\; PCASC(35) <= \<const0>\; PCASC(34) <= \<const0>\; PCASC(33) <= \<const0>\; PCASC(32) <= \<const0>\; PCASC(31) <= \<const0>\; PCASC(30) <= \<const0>\; PCASC(29) <= \<const0>\; PCASC(28) <= \<const0>\; PCASC(27) <= \<const0>\; PCASC(26) <= \<const0>\; PCASC(25) <= \<const0>\; PCASC(24) <= \<const0>\; PCASC(23) <= \<const0>\; PCASC(22) <= \<const0>\; PCASC(21) <= \<const0>\; PCASC(20) <= \<const0>\; PCASC(19) <= \<const0>\; PCASC(18) <= \<const0>\; PCASC(17) <= \<const0>\; PCASC(16) <= \<const0>\; PCASC(15) <= \<const0>\; PCASC(14) <= \<const0>\; PCASC(13) <= \<const0>\; PCASC(12) <= \<const0>\; PCASC(11) <= \<const0>\; PCASC(10) <= \<const0>\; PCASC(9) <= \<const0>\; PCASC(8) <= \<const0>\; PCASC(7) <= \<const0>\; PCASC(6) <= \<const0>\; PCASC(5) <= \<const0>\; PCASC(4) <= \<const0>\; PCASC(3) <= \<const0>\; PCASC(2) <= \<const0>\; PCASC(1) <= \<const0>\; PCASC(0) <= \<const0>\; ZERO_DETECT(1) <= \<const0>\; ZERO_DETECT(0) <= \<const0>\; GND: unisim.vcomponents.GND port map ( G => \<const0>\ ); i_mult: entity work.mult16_16_mult_gen_v12_0_12_viv port map ( A(15 downto 0) => A(15 downto 0), B(15 downto 0) => B(15 downto 0), CE => '0', CLK => CLK, P(7 downto 0) => P(7 downto 0), PCASC(47 downto 0) => NLW_i_mult_PCASC_UNCONNECTED(47 downto 0), SCLR => '0', ZERO_DETECT(1 downto 0) => NLW_i_mult_ZERO_DETECT_UNCONNECTED(1 downto 0) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity mult16_16 is port ( CLK : in STD_LOGIC; A : in STD_LOGIC_VECTOR ( 15 downto 0 ); B : in STD_LOGIC_VECTOR ( 15 downto 0 ); P : out STD_LOGIC_VECTOR ( 7 downto 0 ) ); attribute NotValidForBitStream : boolean; attribute NotValidForBitStream of mult16_16 : entity is true; attribute CHECK_LICENSE_TYPE : string; attribute CHECK_LICENSE_TYPE of mult16_16 : entity is "mult16_16,mult_gen_v12_0_12,{}"; attribute downgradeipidentifiedwarnings : string; attribute downgradeipidentifiedwarnings of mult16_16 : entity is "yes"; attribute x_core_info : string; attribute x_core_info of mult16_16 : entity is "mult_gen_v12_0_12,Vivado 2016.4"; end mult16_16; architecture STRUCTURE of mult16_16 is signal NLW_U0_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 ); signal NLW_U0_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute C_A_TYPE : integer; attribute C_A_TYPE of U0 : label is 1; attribute C_A_WIDTH : integer; attribute C_A_WIDTH of U0 : label is 16; attribute C_B_TYPE : integer; attribute C_B_TYPE of U0 : label is 1; attribute C_B_VALUE : string; attribute C_B_VALUE of U0 : label is "10000001"; attribute C_B_WIDTH : integer; attribute C_B_WIDTH of U0 : label is 16; attribute C_CCM_IMP : integer; attribute C_CCM_IMP of U0 : label is 0; attribute C_CE_OVERRIDES_SCLR : integer; attribute C_CE_OVERRIDES_SCLR of U0 : label is 0; attribute C_HAS_CE : integer; attribute C_HAS_CE of U0 : label is 0; attribute C_HAS_SCLR : integer; attribute C_HAS_SCLR of U0 : label is 0; attribute C_HAS_ZERO_DETECT : integer; attribute C_HAS_ZERO_DETECT of U0 : label is 0; attribute C_LATENCY : integer; attribute C_LATENCY of U0 : label is 4; attribute C_MODEL_TYPE : integer; attribute C_MODEL_TYPE of U0 : label is 0; attribute C_MULT_TYPE : integer; attribute C_MULT_TYPE of U0 : label is 0; attribute C_OUT_HIGH : integer; attribute C_OUT_HIGH of U0 : label is 31; attribute C_OUT_LOW : integer; attribute C_OUT_LOW of U0 : label is 24; attribute C_ROUND_OUTPUT : integer; attribute C_ROUND_OUTPUT of U0 : label is 0; attribute C_ROUND_PT : integer; attribute C_ROUND_PT of U0 : label is 0; attribute C_VERBOSITY : integer; attribute C_VERBOSITY of U0 : label is 0; attribute C_XDEVICEFAMILY : string; attribute C_XDEVICEFAMILY of U0 : label is "kintexu"; attribute c_optimize_goal : integer; attribute c_optimize_goal of U0 : label is 1; attribute downgradeipidentifiedwarnings of U0 : label is "yes"; begin U0: entity work.mult16_16_mult_gen_v12_0_12 port map ( A(15 downto 0) => A(15 downto 0), B(15 downto 0) => B(15 downto 0), CE => '1', CLK => CLK, P(7 downto 0) => P(7 downto 0), PCASC(47 downto 0) => NLW_U0_PCASC_UNCONNECTED(47 downto 0), SCLR => '0', ZERO_DETECT(1 downto 0) => NLW_U0_ZERO_DETECT_UNCONNECTED(1 downto 0) ); end STRUCTURE;
bsd-3-clause
aee3305c15a141f6c80b271c138d73e5
0.95028
1.820556
false
false
false
false
besm6/micro-besm
tests/2910/vhdl/funct_block_alg_beh/components/reg/reg.vhdl
1
1,691
-------------------------------------------------------------------------------- -- -- AMD 2910 Benchmark (Functional blocks) (Algorithmic Behaviour of Funct blocks) -- -- Source: AMD data book -- -- VHDL Benchmark author Indraneel Ghosh -- University Of California, Irvine, CA 92717 -- -- Developed on Feb 19, 1992 -- -- Verification Information: -- -- Verified By whom? Date Simulator -- -------- ------------ -------- ------------ -- Syntax yes Champaka Ramachandran Sept17, 92 ZYCAD -- Functionality yes Champaka Ramachandran Sept17, 92 ZYCAD -------------------------------------------------------------------------------- --library ZYCAD; use work.types.all; use work.MVL7_functions.all; use work.synthesis_types.all; entity reg is port ( RLD_BAR : in MVL7; load : in MVL7; decr : in MVL7; clk : in clock; D : in MVL7_VECTOR(11 downto 0); RE : inout MVL7_VECTOR(11 downto 0); Rzero_bar : out MVL7 ); end reg; architecture reg of reg is begin ------------------------------------------------------------------------------- reg_ctr : block ( (clk = '1') and (not clk'stable) ) begin RE <= guarded D WHEN (( load = '1') or (RLD_BAR = '0')) ELSE -- load RE - "000000000001" WHEN (decr = '1') and (RLD_BAR = '1') ELSE -- decr RE ; -- hold Rzero_bar <= RE(0) or RE(1) or RE(2) or RE(4) or RE(5) or RE(6) or RE(7) or RE(8) or RE(9) or RE(10) or RE (11); end block reg_ctr; ------------------------------------------------------------------------------- end reg;
mit
35a02ec3dfd2025851fd084f5f689ba6
0.43702
3.843182
false
false
false
false
besm6/micro-besm
tests/2910/vhdl/alg_beh/alg_beh2910.vhdl
1
11,142
-------------------------------------------------------------------------------- -- -- AMD 2910 Benchmark -- -- Source: AMD data book -- -- VHDL Benchmark author Indraneel Ghosh -- University Of California, Irvine, CA 92717 -- -- Developed on Feb 19, 1992 -- -- Verification Information: -- -- Verified By whom? Date Simulator -- -------- ------------ -------- ------------ -- Syntax yes Champaka Ramachandran Sept17, 92 ZYCAD -- Functionality yes Champaka Ramachandran Sept17, 92 ZYCAD -------------------------------------------------------------------------------- use work.types.all; use work.MVL7_functions.all; use work.synthesis_types.all; entity AM2910 is port ( I : in MVL7_VECTOR(3 downto 0); -- 2910 instruction CCEN_BAR : in MVL7; -- condition code enable input bit CC_BAR : in MVL7; -- condition code input bit RLD_BAR : in MVL7; -- R register load CI : in MVL7; -- carry in OEbar : in MVL7; -- tri-state driver clk : in clock; -- clock D : in MVL7_VECTOR(11 downto 0); -- direct inputs Y : out MVL7_VECTOR(11 downto 0); -- output instruction word PL_BAR : out MVL7; -- VECT_BAR : out MVL7; -- MAP_BAR : out MVL7; -- FULL_BAR : out MVL7 -- stack full flag ); end AM2910; architecture AM2910 of AM2910 is begin process variable FAIL : MVL7; -- CC fail flag variable SP : INTEGER range 0 to 5; -- stack pointer variable STACK : MEMORY_12_bit(5 downto 0); -- stack register file variable RE : MVL7_vector(11 downto 0); variable uPC : MVL7_vector(11 downto 0); variable Y_temp : MVL7_vector(11 downto 0); begin wait until ( (clk = '0') and (not clk'stable) ); fail := CC_bar and ( not CCEN_bar); if (SP = 5) then -- NECCESSARY FOR CORRECT SIMULATION FULL_BAR <= '0'; -- SINCE THIS PROCESS IS NOT TRIGERRED BY else -- A RISING CLOCK EDGE FULL_BAR <= '1'; end if; --------------------------------------------------------------------------- case I is when "0000" => -- JZ instruction Y_temp := "000000000000"; if (RLD_BAR = '0') then RE := D; end if; SP := 0; uPC := "000000000000"; MAP_BAR <= '1'; VECT_BAR <= '1'; PL_BAR <= '0'; ---------------------------------------------------------------------------- when "0001" => -- CJS instruction if (FAIL = '0') then Y_temp := D; if (SP /= 5) then -- PUSH SP := SP + 1; end if; STACK(SP) := uPC; else Y_temp := uPC; end if; if (RLD_BAR = '0') then RE := D; end if; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '1'; VECT_BAR <= '1'; PL_BAR <= '0'; ------------------------------------------------------------------------------- when "0010" => -- JMAP instruction Y_temp := D; if (RLD_BAR = '0') then RE := D; end if; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '0'; VECT_BAR <= '1'; PL_BAR <= '1'; ------------------------------------------------------------------------------- when "0011" => -- CJP instruction if (FAIL = '1') then Y_temp := uPC; else Y_temp := D; end if; if (RLD_BAR = '0') then RE := D; end if; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '1'; VECT_BAR <= '1'; PL_BAR <= '0'; -------------------------------------------------------------------------------- when "0100" => -- PUSH instruction Y_temp := uPC; if ( FAIL = '0') or (RLD_BAR = '0') then RE := D; end if; if (SP /= 5) then -- PUSH SP := SP + 1; end if; STACK(SP) := uPC; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '1'; VECT_BAR <= '1'; PL_BAR <= '0'; --------------------------------------------------------------------------------- when "0101" => -- JSRP instruction if (FAIL = '1') then Y_temp := RE; else Y_temp := D; end if; if (RLD_BAR = '0') then RE := D; end if; if (SP /= 5) then -- PUSH SP := SP + 1; end if; STACK(SP) := uPC; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '1'; VECT_BAR <= '1'; PL_BAR <= '0'; --------------------------------------------------------------------------------- when "0110" => -- CJV instruction if (FAIL = '1') then Y_temp := uPC; else Y_temp := D; end if; if (RLD_BAR = '0') then RE := D; end if; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '1'; VECT_BAR <= '0'; PL_BAR <= '1'; --------------------------------------------------------------------------------- when "0111" => -- JRP instruction if (FAIL = '1') then Y_temp := RE; else Y_temp := D; end if; if (RLD_BAR = '0') then RE := D; end if; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '1'; VECT_BAR <= '1'; PL_BAR <= '0'; --------------------------------------------------------------------------------- when "1000" => -- RFCT instruction if (RE = "000000000000") then Y_temp := uPC; if (SP /= 0) then -- POP SP := SP - 1; end if; else Y_temp := STACK(SP); if (RLD_BAR = '1') then RE := RE - "000000000001"; end if; end if; if ( RLD_BAR = '0') then RE := D; end if; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '1'; VECT_BAR <= '1'; PL_BAR <= '0'; ---------------------------------------------------------------------------------- when "1001" => -- RPCT instruction if (RE /= "000000000000") then Y_temp := D; if (RLD_BAR = '1') then RE := RE - "000000000001"; end if; else Y_temp := uPC; end if; if ( RLD_BAR = '0') then RE := D; end if; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '1'; VECT_BAR <= '1'; PL_BAR <= '0'; ----------------------------------------------------------------------------------- when "1010" => -- CRTN instruction if (FAIL = '0') then Y_temp := STACK(SP); if (SP /= 0) then SP := SP - 1; -- pop end if; else Y_temp := uPC; end if; if ( RLD_BAR = '0') then RE := D; end if; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '1'; VECT_BAR <= '1'; PL_BAR <= '0'; ------------------------------------------------------------------------------------ when "1011" => -- CJPP instruction if (FAIL = '0') then Y_temp := D; if (SP /= 0) then -- pop SP := SP - 1; end if; else Y_temp := uPC; end if; if ( RLD_BAR = '0') then RE := D; end if; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '1'; VECT_BAR <= '1'; PL_BAR <= '0'; ---------------------------------------------------------------------------------- when "1100" => -- LDCT instruction Y_temp := uPC; RE := D; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '1'; VECT_BAR <= '1'; PL_BAR <= '0'; ---------------------------------------------------------------------------------- when "1101" => -- LOOP instruction if (FAIL = '0') then Y_temp := uPC; if (SP /= 0) then -- pop SP := SP - 1; end if; else Y_temp := STACK(SP); end if; if ( RLD_BAR = '0') then RE := D; end if; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '1'; VECT_BAR <= '1'; PL_BAR <= '0'; ------------------------------------------------------------------------------ when "1110" => -- CONT instruction Y_temp := uPC; if ( RLD_BAR = '0') then RE := D; end if; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '1'; VECT_BAR <= '1'; PL_BAR <= '0'; ---------------------------------------------------------------------------- when "1111" => -- TWB instruction if RE = "000000000000" then if fail = '1' then Y_temp := D; else Y_temp := uPC; end if; if (SP /= 0) then -- pop SP := SP - 1; end if; else if (FAIL = '0') then Y_temp := uPC; if (SP /= 0) then -- pop SP := SP - 1; end if; else Y_temp := stack(sp); end if; if(RLD_BAR = '1') then RE := RE - "000000000001"; end if; end if; if ( RLD_BAR = '0') then RE := D; end if; uPC := Y_temp + ("00000000000" & CI); MAP_BAR <= '1'; VECT_BAR <= '1'; PL_BAR <= '0'; ------------------------------------------------------------------------------- when others => end case; -- TRI-STATE DRIVER CONTROL if OEbar = '0' then Y <= Y_temp; else Y <= "ZZZZZZZZZZZZ"; end if; end process; end AM2910;
mit
ea4e161970c361529333cae58e4d180b
0.306049
4.534799
false
false
false
false
mrozo/programmable-digital-circuits
rs232monitor/freqDividerTb.vhd
1
1,884
LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY freqDividerTb IS END freqDividerTb; ARCHITECTURE behavior OF freqDividerTb IS COMPONENT freqDivider Generic ( divisor : integer ); PORT( clk : IN std_logic; rst : IN std_logic; enable : IN std_logic; output : OUT std_logic ); END COMPONENT; --Inputs signal clk : std_logic := '0'; signal rst : std_logic := '0'; signal enable : std_logic := '1'; --Outputs signal clkDividedBy2 : std_logic; signal clkDividedBy3 : std_logic; signal clkDividedBy4 : std_logic; signal clkDividedBy5 : std_logic; signal clkDividedBy6 : std_logic; signal clkDividedBy7 : std_logic; -- Clock period definitions constant clk_period : time := 10 ns; BEGIN clk <= not clk after clk_period; divBy2: freqDivider GENERIC MAP (divisor => 2) PORT MAP (clk => clk, rst => rst, enable => enable, output => clkDividedBy2); divBy3: freqDivider GENERIC MAP (divisor => 3) PORT MAP (clk => clk, rst => rst, enable => enable, output => clkDividedBy3); divBy4: freqDivider GENERIC MAP (divisor => 4) PORT MAP (clk => clk, rst => rst, enable => enable, output => clkDividedBy4); divBy5: freqDivider GENERIC MAP (divisor => 5) PORT MAP (clk => clk, rst => rst, enable => enable, output => clkDividedBy5); divBy6: freqDivider GENERIC MAP (divisor => 6) PORT MAP (clk => clk, rst => rst, enable => enable, output => clkDividedBy6); divBy7: freqDivider GENERIC MAP (divisor => 7) PORT MAP (clk => clk, rst => rst, enable => enable, output => clkDividedBy7); END;
bsd-3-clause
0a19c018761c57ceb622ea99d20e24cd
0.553609
3.966316
false
false
false
false
ShirmanXia/EE469SPRING16
lab3/nios_system/nios_system_inst.vhd
1
5,883
component nios_system is port ( alu_a_export : out std_logic_vector(31 downto 0); -- export alu_b_export : out std_logic_vector(31 downto 0); -- export alu_carry_out_export : in std_logic := 'X'; -- export alu_control_export : out std_logic_vector(2 downto 0); -- export alu_negative_export : in std_logic := 'X'; -- export alu_out_export : in std_logic_vector(31 downto 0) := (others => 'X'); -- export alu_overflow_export : in std_logic := 'X'; -- export alu_zero_export : in std_logic := 'X'; -- export clk_clk : in std_logic := 'X'; -- clk hex_0_export : out std_logic_vector(3 downto 0); -- export hex_1_export : out std_logic_vector(3 downto 0); -- export hex_2_export : out std_logic_vector(3 downto 0); -- export hex_3_export : out std_logic_vector(3 downto 0); -- export hex_4_export : out std_logic_vector(3 downto 0); -- export hex_5_export : out std_logic_vector(3 downto 0); -- export leds_export : out std_logic_vector(9 downto 0); -- export regfile_data_export : out std_logic_vector(31 downto 0); -- export regfile_r1sel_export : out std_logic_vector(5 downto 0); -- export regfile_r2sel_export : out std_logic_vector(5 downto 0); -- export regfile_reg1_export : in std_logic_vector(31 downto 0) := (others => 'X'); -- export regfile_reg2_export : in std_logic_vector(31 downto 0) := (others => 'X'); -- export regfile_we_export : out std_logic; -- export regfile_wsel_export : out std_logic_vector(5 downto 0); -- export reset_reset_n : in std_logic := 'X'; -- reset_n sram_addr_export : out std_logic_vector(10 downto 0); -- export sram_cs_export : out std_logic; -- export sram_data_in_export : inout std_logic_vector(15 downto 0) := (others => 'X'); -- export sram_oe_export : out std_logic; -- export sram_read_write_export : out std_logic; -- export switches_export : in std_logic_vector(9 downto 0) := (others => 'X'); -- export keys_export : in std_logic_vector(3 downto 0) := (others => 'X') -- export ); end component nios_system; u0 : component nios_system port map ( alu_a_export => CONNECTED_TO_alu_a_export, -- alu_a.export alu_b_export => CONNECTED_TO_alu_b_export, -- alu_b.export alu_carry_out_export => CONNECTED_TO_alu_carry_out_export, -- alu_carry_out.export alu_control_export => CONNECTED_TO_alu_control_export, -- alu_control.export alu_negative_export => CONNECTED_TO_alu_negative_export, -- alu_negative.export alu_out_export => CONNECTED_TO_alu_out_export, -- alu_out.export alu_overflow_export => CONNECTED_TO_alu_overflow_export, -- alu_overflow.export alu_zero_export => CONNECTED_TO_alu_zero_export, -- alu_zero.export clk_clk => CONNECTED_TO_clk_clk, -- clk.clk hex_0_export => CONNECTED_TO_hex_0_export, -- hex_0.export hex_1_export => CONNECTED_TO_hex_1_export, -- hex_1.export hex_2_export => CONNECTED_TO_hex_2_export, -- hex_2.export hex_3_export => CONNECTED_TO_hex_3_export, -- hex_3.export hex_4_export => CONNECTED_TO_hex_4_export, -- hex_4.export hex_5_export => CONNECTED_TO_hex_5_export, -- hex_5.export leds_export => CONNECTED_TO_leds_export, -- leds.export regfile_data_export => CONNECTED_TO_regfile_data_export, -- regfile_data.export regfile_r1sel_export => CONNECTED_TO_regfile_r1sel_export, -- regfile_r1sel.export regfile_r2sel_export => CONNECTED_TO_regfile_r2sel_export, -- regfile_r2sel.export regfile_reg1_export => CONNECTED_TO_regfile_reg1_export, -- regfile_reg1.export regfile_reg2_export => CONNECTED_TO_regfile_reg2_export, -- regfile_reg2.export regfile_we_export => CONNECTED_TO_regfile_we_export, -- regfile_we.export regfile_wsel_export => CONNECTED_TO_regfile_wsel_export, -- regfile_wsel.export reset_reset_n => CONNECTED_TO_reset_reset_n, -- reset.reset_n sram_addr_export => CONNECTED_TO_sram_addr_export, -- sram_addr.export sram_cs_export => CONNECTED_TO_sram_cs_export, -- sram_cs.export sram_data_in_export => CONNECTED_TO_sram_data_in_export, -- sram_data_in.export sram_oe_export => CONNECTED_TO_sram_oe_export, -- sram_oe.export sram_read_write_export => CONNECTED_TO_sram_read_write_export, -- sram_read_write.export switches_export => CONNECTED_TO_switches_export, -- switches.export keys_export => CONNECTED_TO_keys_export -- keys.export );
gpl-3.0
9c739ee21aabf43dffa5fb4294f14b08
0.499915
3.598165
false
false
false
false
jakubcabal/uart-for-fpga
rtl/comp/uart_parity.vhd
2
2,007
-------------------------------------------------------------------------------- -- PROJECT: SIMPLE UART FOR FPGA -------------------------------------------------------------------------------- -- AUTHORS: Jakub Cabal <[email protected]> -- LICENSE: The MIT License, please read LICENSE file -- WEBSITE: https://github.com/jakubcabal/uart-for-fpga -------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.NUMERIC_STD.ALL; entity UART_PARITY is Generic ( DATA_WIDTH : integer := 8; PARITY_TYPE : string := "none" -- legal values: "none", "even", "odd", "mark", "space" ); Port ( DATA_IN : in std_logic_vector(DATA_WIDTH-1 downto 0); PARITY_OUT : out std_logic ); end entity; architecture RTL of UART_PARITY is begin -- ------------------------------------------------------------------------- -- PARITY BIT GENERATOR -- ------------------------------------------------------------------------- even_parity_g : if (PARITY_TYPE = "even") generate process (DATA_IN) variable parity_temp : std_logic; begin parity_temp := '0'; for i in DATA_IN'range loop parity_temp := parity_temp XOR DATA_IN(i); end loop; PARITY_OUT <= parity_temp; end process; end generate; odd_parity_g : if (PARITY_TYPE = "odd") generate process (DATA_IN) variable parity_temp : std_logic; begin parity_temp := '1'; for i in DATA_IN'range loop parity_temp := parity_temp XOR DATA_IN(i); end loop; PARITY_OUT <= parity_temp; end process; end generate; mark_parity_g : if (PARITY_TYPE = "mark") generate PARITY_OUT <= '1'; end generate; space_parity_g : if (PARITY_TYPE = "space") generate PARITY_OUT <= '0'; end generate; end architecture;
mit
e55fc48f4fb2907b2c78615904a505e4
0.455904
4.52027
false
false
false
false
elionne/easy_bitcoin_wallet
testbench_pw_string.vhdl
1
5,734
library IEEE; use IEEE.std_logic_1164.all; entity testbench_pw_string is end testbench_pw_string; architecture testbench_arch_pw_string of testbench_pw_string is signal clk : std_logic; signal enable : std_logic; signal push_pop : std_logic; signal char : character; signal pwd : string (1 to 5); component pw_string port ( char : in character; pwd : out string; enable: in std_logic; push_pop : in std_logic; clk : in std_logic ); end component; begin final_string : pw_string port map ( char => char, pwd => pwd, enable => enable, push_pop => push_pop, clk => clk ); process begin -- -------------------- clk <= transport '0'; push_pop <= transport '1'; enable <= transport '1'; char <= transport 'a'; -- -------------------- WAIT FOR 110 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; assert pwd(1) = 'a'; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; assert pwd(2) = 'a'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; char <= transport 'b'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; assert pwd(3) = 'b'; enable <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; char <= transport 'c'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; assert pwd(3) = 'b'; assert pwd(4) = nul; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; char <= transport 'd'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; enable <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; assert pwd(4) = 'd' ; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; char <= transport 'e'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; assert pwd(5) = 'e' ; push_pop <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; char <= transport 'f'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; assert pwd(5) = nul ; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; char <= transport 'g'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; char <= transport 'h'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; char <= transport 'i'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; assert pwd(1) = nul ; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; push_pop <= transport '1'; char <= transport 'j'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; assert pwd(1) = 'j' ; char <= transport 'k'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; char <= transport 'l'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; char <= transport 'm'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT; end process; end testbench_arch_pw_string;
mit
984d4c4fbed715a9d0668a671ea86906
0.344611
4.758506
false
false
false
false
besm6/micro-besm
tests/2901/vhdl/funct_blocks_alg_beh/components/alu/alu.vhdl
1
3,228
-------------------------------------------------------------------------------- -- -- AM2901 Benchmark -- -- Source: AMD data book -- -- VHDL Benchmark author Indraneel Ghosh -- University Of California, Irvine, CA 92717 -- -- Developed on Jan 1, 1992 -- -- Verification Information: -- -- Verified By whom? Date Simulator -- -------- ------------ -------- ------------ -- Syntax yes Champaka Ramachandran Sept 17, 92 ZYCAD -- Functionality yes Champaka Ramachandran Sept 17, 92 ZYCAD -------------------------------------------------------------------------------- --library ZYCAD; use work.TYPES.all; use work.MVL7_functions.all; entity alu is port ( RE, S : in MVL7_vector(3 downto 0); I : in MVL7_vector(8 downto 0); C0 : in MVL7; C4, OVR, F30, F3, Pbar, Gbar : out MVL7; F : out MVL7_vector(3 downto 0) ); end alu; architecture alu of alu is signal R_ext,S_ext,result,temp_p,temp_g : MVL7_vector(4 downto 0); begin -- TO FACILITATE COMPUTATION OF CARRY-OUT "C4", WE EXTEND THE CHOSEN -- ALU OPERANDS "RE" AND "S" (4 BIT OPERANDS) BY 1 BIT IN THE MSB POSITION. -- THUS THE EXTENDED OPERANDS "R_EXT" AND "S_EXT" (5 BIT OPERANDS) ARE -- FORMED AND ARE USED IN THE ALU OPERATION. THE EXTRA BIT IS SET TO '0' -- INITIALLY. THE ALU'S EXTENDED OUTPUT ( 5 BITS LONG) IS "result". R_ext <= '0' & not(RE) when I(5 downto 3) = "001" else '0' & RE; S_ext <= '0' & not(S) when I(5 downto 3) = "010" else '0' & S; -- SELECT THE FUNCTION FOR ALU. -- IN THE ADD/SUBTRACT OPERATIONS, THE CARRY-INPUT "C0" (1 BIT) IS EXTENDED -- BY 4 BITS ( ALL '0') IN THE MORE SIGNIFICANT BITS TO MATCH ITS LENGTH TO -- THAT OF "R_ext" AND "S_ext". THEN, THESE THREE OPERANDS ARE ADDED. -- ADD/SUBTRACT OPERATIONS ARE DONE ON 2'S COMPLEMENT OPERANDS. with I(5 downto 3) select result <= R_ext + S_ext + ("0000" & C0) when "000" | "001" | "010", R_ext or S_ext when "011", R_ext and S_ext when "100", not(R_ext) and S_ext when "101", R_ext xor S_ext when "110", not( R_ext xor S_ext) when others; -- EVALUATE OTHER ALU OUTPUTS. -- FROM EXTENDED OUTPUT "result" ( 5 BITS), WE OBTAIN THE NORMAL ALU OUTPUT, -- "F" (4 BITS) BY LEAVING OUT THE MSB ( WHICH CORRESPONDS TO CARRY-OUT -- "C4"). -- TO FACILITATE COMPUTATION OF CARRY LOOKAHEAD TERMS "Pbar" AND "Gbar", WE -- COMPUTE INTERMEDIATE TERMS "temp_p" AND "temp_g". F <= result(3 downto 0); OVR <= not (R_ext(3) xor S_ext(3)) and ( R_ext(3) xor result(3) ); C4 <= result(4); temp_p <= R_ext or S_ext; -- R or S may get temp_g <= R_ext and S_ext; -- inverted (sub) Pbar <= not(temp_p(0) and temp_p(1) and temp_p(2) and temp_p(3)); Gbar <= not( temp_g(3) or (temp_p(3) and temp_g(2)) or (temp_p(3) and temp_p(2) and temp_g(1)) or (temp_p(3) and temp_p(2) and temp_p(1) and temp_g(0)) ); F3 <= result(3); F30 <= not(result(3) or result(2) or result(1) or result(0)); end alu; ------------------------------
mit
3c38123e850c8e97a4a5d9218c4f58d6
0.533147
3.094919
false
false
false
false
kuba-moo/VHDL-lib
uart_rx.vhd
2
4,036
-- This program is free software: you can redistribute it and/or modify -- it under the terms of the GNU General Public License as published by -- the Free Software Foundation, either version 3 of the License, or -- (at your option) any later version. -- -- This program is distributed in the hope that it will be useful, -- but WITHOUT ANY WARRANTY; without even the implied warranty of -- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the -- GNU General Public License for more details. -- -- You should have received a copy of the GNU General Public License -- along with this program. If not, see <http://www.gnu.org/licenses/> -- -- Copyright (C) 2014 Jakub Kicinski <[email protected]> library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all; use IEEE.STD_LOGIC_UNSIGNED.all; use work.globals.all; -- UART receive entity uart_rx is generic (FREQUENCY : integer); port (Clk : in std_logic; Rst : in std_logic; RsRx : in std_logic; Byte : out byte_t; Valid : out std_logic); end uart_rx; -- Operation: -- When @RsRx goes down start counting bit time, sample on half of bit time. -- To rule out spurious starts wait for @RsRx to go low for a few cycles. architecture Behavioral of uart_rx is constant CLK_MAX : integer := FPGA_CLK_FREQ/FREQUENCY; constant CLK_SAMPLE : integer := CLK_MAX/2; type a2_byte is array(1 downto 0) of byte_t; type state_t is (IDLE, START, RX, STOP); signal bit_no, NEXT_bit_no : integer range 0 to 8; signal value, NEXT_value : byte_t; signal cnt, NEXT_cnt : integer range 0 to CLK_MAX; signal state, NEXT_state : state_t; signal rx_d : std_logic_vector(1 downto 0); begin Byte <= value; rx_d(0) <= RsRx when rising_edge(Clk); rx_d(1) <= rx_d(0) when rising_edge(Clk); NEXT_fsm : process (state, cnt, value, bit_no, rx_d(1)) begin NEXT_state <= state; NEXT_cnt <= cnt + 1; NEXT_value <= value; NEXT_bit_no <= bit_no; Valid <= '0'; case state is when IDLE => if rx_d(1) = '0' then -- waiting for a stable low input will -- offset the sampling time by 8, but it -- should be ok for UART rates NEXT_bit_no <= bit_no + 1; if CONV_std_logic_vector(bit_no, 4)(3) = '1' then NEXT_state <= START; NEXT_cnt <= 0; end if; else NEXT_bit_no <= 0; end if; when START => if cnt = CLK_MAX then NEXT_state <= RX; NEXT_cnt <= 0; NEXT_bit_no <= 0; end if; when RX => if CONV_std_logic_vector(bit_no, 4)(3) = '1' then NEXT_state <= STOP; Valid <= '1'; end if; if cnt = CLK_SAMPLE then NEXT_value(bit_no) <= rx_d(1); end if; if cnt = CLK_MAX then NEXT_state <= RX; NEXT_cnt <= 0; NEXT_bit_no <= bit_no + 1; end if; when STOP => if cnt = CLK_SAMPLE then -- go to IDLE early, if we wait full -- bit time, delays from IDLE might -- accumulate NEXT_state <= IDLE; end if; end case; end process; fsm : process (Clk) begin if rising_edge(Clk) then state <= NEXT_state; cnt <= NEXT_cnt; value <= NEXT_value; bit_no <= NEXT_bit_no; if Rst = '1' then state <= IDLE; end if; end if; end process; end Behavioral;
gpl-3.0
1cc63f683cc479c28db3dfacc7e66113
0.50446
4
false
false
false
false
natsutan/NPU
fpga_implement/npu8/npu8.srcs/sources_1/ip/mul8_16/synth/mul8_16.vhd
1
5,655
-- (c) Copyright 1995-2017 Xilinx, Inc. All rights reserved. -- -- This file contains confidential and proprietary information -- of Xilinx, Inc. and is protected under U.S. and -- international copyright and other intellectual property -- laws. -- -- DISCLAIMER -- This disclaimer is not a license and does not grant any -- rights to the materials distributed herewith. Except as -- otherwise provided in a valid license issued to you by -- Xilinx, and to the maximum extent permitted by applicable -- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND -- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES -- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING -- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- -- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and -- (2) Xilinx shall not be liable (whether in contract or tort, -- including negligence, or under any other theory of -- liability) for any loss or damage of any kind or nature -- related to, arising under or in connection with these -- materials, including for any direct, or any indirect, -- special, incidental, or consequential loss or damage -- (including loss of data, profits, goodwill, or any type of -- loss or damage suffered as a result of any action brought -- by a third party) even if such damage or loss was -- reasonably foreseeable or Xilinx had been advised of the -- possibility of the same. -- -- CRITICAL APPLICATIONS -- Xilinx products are not designed or intended to be fail- -- safe, or for use in any application requiring fail-safe -- performance, such as life-support or safety devices or -- systems, Class III medical devices, nuclear facilities, -- applications related to the deployment of airbags, or any -- other applications that could lead to death, personal -- injury, or severe property or environmental damage -- (individually and collectively, "Critical -- Applications"). Customer assumes the sole risk and -- liability of any use of Xilinx products in Critical -- Applications, subject only to applicable laws and -- regulations governing limitations on product liability. -- -- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS -- PART OF THIS FILE AT ALL TIMES. -- -- DO NOT MODIFY THIS FILE. -- IP VLNV: xilinx.com:ip:mult_gen:12.0 -- IP Revision: 12 LIBRARY ieee; USE ieee.std_logic_1164.ALL; USE ieee.numeric_std.ALL; LIBRARY mult_gen_v12_0_12; USE mult_gen_v12_0_12.mult_gen_v12_0_12; ENTITY mul8_16 IS PORT ( CLK : IN STD_LOGIC; A : IN STD_LOGIC_VECTOR(7 DOWNTO 0); B : IN STD_LOGIC_VECTOR(15 DOWNTO 0); P : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ); END mul8_16; ARCHITECTURE mul8_16_arch OF mul8_16 IS ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING; ATTRIBUTE DowngradeIPIdentifiedWarnings OF mul8_16_arch: ARCHITECTURE IS "yes"; COMPONENT mult_gen_v12_0_12 IS GENERIC ( C_VERBOSITY : INTEGER; C_MODEL_TYPE : INTEGER; C_OPTIMIZE_GOAL : INTEGER; C_XDEVICEFAMILY : STRING; C_HAS_CE : INTEGER; C_HAS_SCLR : INTEGER; C_LATENCY : INTEGER; C_A_WIDTH : INTEGER; C_A_TYPE : INTEGER; C_B_WIDTH : INTEGER; C_B_TYPE : INTEGER; C_OUT_HIGH : INTEGER; C_OUT_LOW : INTEGER; C_MULT_TYPE : INTEGER; C_CE_OVERRIDES_SCLR : INTEGER; C_CCM_IMP : INTEGER; C_B_VALUE : STRING; C_HAS_ZERO_DETECT : INTEGER; C_ROUND_OUTPUT : INTEGER; C_ROUND_PT : INTEGER ); PORT ( CLK : IN STD_LOGIC; A : IN STD_LOGIC_VECTOR(7 DOWNTO 0); B : IN STD_LOGIC_VECTOR(15 DOWNTO 0); CE : IN STD_LOGIC; SCLR : IN STD_LOGIC; P : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ); END COMPONENT mult_gen_v12_0_12; ATTRIBUTE X_CORE_INFO : STRING; ATTRIBUTE X_CORE_INFO OF mul8_16_arch: ARCHITECTURE IS "mult_gen_v12_0_12,Vivado 2016.4"; ATTRIBUTE CHECK_LICENSE_TYPE : STRING; ATTRIBUTE CHECK_LICENSE_TYPE OF mul8_16_arch : ARCHITECTURE IS "mul8_16,mult_gen_v12_0_12,{}"; ATTRIBUTE CORE_GENERATION_INFO : STRING; ATTRIBUTE CORE_GENERATION_INFO OF mul8_16_arch: ARCHITECTURE IS "mul8_16,mult_gen_v12_0_12,{x_ipProduct=Vivado 2016.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=mult_gen,x_ipVersion=12.0,x_ipCoreRevision=12,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_VERBOSITY=0,C_MODEL_TYPE=0,C_OPTIMIZE_GOAL=1,C_XDEVICEFAMILY=kintexu,C_HAS_CE=0,C_HAS_SCLR=0,C_LATENCY=3,C_A_WIDTH=8,C_A_TYPE=1,C_B_WIDTH=16,C_B_TYPE=1,C_OUT_HIGH=23,C_OUT_LOW=8,C_MULT_TYPE=0,C_CE_OVERRIDES_SCLR=0,C_CCM_IMP=0,C_B_VALUE=10000001,C_HAS_ZERO_DETECT=0,C_ROUND_OUTPUT=0,C_ROUND_PT=0}"; ATTRIBUTE X_INTERFACE_INFO : STRING; ATTRIBUTE X_INTERFACE_INFO OF CLK: SIGNAL IS "xilinx.com:signal:clock:1.0 clk_intf CLK"; ATTRIBUTE X_INTERFACE_INFO OF A: SIGNAL IS "xilinx.com:signal:data:1.0 a_intf DATA"; ATTRIBUTE X_INTERFACE_INFO OF B: SIGNAL IS "xilinx.com:signal:data:1.0 b_intf DATA"; ATTRIBUTE X_INTERFACE_INFO OF P: SIGNAL IS "xilinx.com:signal:data:1.0 p_intf DATA"; BEGIN U0 : mult_gen_v12_0_12 GENERIC MAP ( C_VERBOSITY => 0, C_MODEL_TYPE => 0, C_OPTIMIZE_GOAL => 1, C_XDEVICEFAMILY => "kintexu", C_HAS_CE => 0, C_HAS_SCLR => 0, C_LATENCY => 3, C_A_WIDTH => 8, C_A_TYPE => 1, C_B_WIDTH => 16, C_B_TYPE => 1, C_OUT_HIGH => 23, C_OUT_LOW => 8, C_MULT_TYPE => 0, C_CE_OVERRIDES_SCLR => 0, C_CCM_IMP => 0, C_B_VALUE => "10000001", C_HAS_ZERO_DETECT => 0, C_ROUND_OUTPUT => 0, C_ROUND_PT => 0 ) PORT MAP ( CLK => CLK, A => A, B => B, CE => '1', SCLR => '0', P => P ); END mul8_16_arch;
bsd-3-clause
e10146437879e6943fe878b637f899ef
0.678338
3.348135
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
vhdl/filter/iir/bq/filter_datapath.vhdl
1
7,740
library IEEE; use ieee.std_logic_1164.all; use ieee.numeric_std.all; use work.all; use work.filter_shared_package.all; entity filter_datapath is generic ( FPMULT_PIPE_LENGTH : P_T := PM; FPADD_PIPE_LENGTH : P_T := PA; PRECISION : natural := PREC; ENVELOPE_EN : natural := ENV; SETZERO_EN : natural := SETZ ); port ( -- Input ports clk : in std_logic; rstn : in std_logic; aclr : in std_logic; x_rdaddr : in X_ADD_T; x_rden : in std_logic; x_wraddr : in X_ADD_T; x_wren : in std_logic; sink_data : in std_logic_vector(SINGLE_EXT-1 downto 0); coeff_rdaddr : in COEFF_ADD_T; coeff_rden : in std_logic; coeff_wraddr : in COEFF_ADD_T; coeff_wren : in std_logic; coeff_data : in DATA_IO_PORT_T; acc_rdaddr : in ACC_ADD_T; acc_rden : in std_logic; acc_wraddr : in ACC_ADD_T; acc_wren : in std_logic; zero_acc : in std_logic; y_rdaddr : in Y_ADD_T; y_rden : in std_logic; y_wraddr : in Y_ADD_T; y_wren : in std_logic; zero_y : in std_logic; is_abs : in std_logic; mac_x_y_sel : in std_logic; mac_coeff_y_sel : in std_logic; -- Output ports source_data : out std_logic_vector(SINGLE_EXT-1 downto 0) ); end filter_datapath; architecture filter_datapath_arch of filter_datapath is signal mac_x_in_s : DATA_IO_PORT_T; signal mac_y_in_s : DATA_IO_PORT_T; signal mac_r_out_s : DATA_IO_PORT_T; signal x_data_out_s : DATA_IO_PORT_T; signal y_data_in_s, y_data_out_s : DATA_IO_PORT_T; signal acc_data_in_s, acc_data_out_s : DATA_IO_PORT_T; signal coeff_data_out_s : DATA_IO_PORT_T; signal mac_r_reg_s : DATA_IO_PORT_T; signal mac_r_float_data_out_s : std_logic_vector(SINGLE_EXT-1 downto 0); signal datapath_out_reg_s : std_logic_vector(SINGLE_EXT-1 downto 0); signal sign_s : std_logic_vector(0 downto 0); begin -- Filter Datapath Components filter_in_data_memory_inst : entity work.filter_in_data_memory generic map ( PRECISION => PRECISION ) port map ( clk => clk, aclr => aclr, x_data_in => sink_data, x_rdaddr => x_rdaddr, x_rden => x_rden, x_wraddr => x_wraddr, x_wren => x_wren, x_data_out => x_data_out_s ); filter_out_data_memory_inst : entity work.device_ram_blocks generic map ( INTENDED_DEVICE_FAMILY => "SmartFusion", WIDTH_AD => y_rdaddr'length, -- WIDTH_RDAD = WIDTH_WRAD WIDTH_DATA => y_data_in_s'length, -- WIDTH_DATAIN = WIDTH_DATAOUT OUP_REG => "UNREGISTERED" -- "UNREGISTERED" or "CLOCK0" ) port map ( clock => clk, aclr => aclr, rden => y_rden, rdaddress => y_rdaddr, data_in => y_data_in_s, wren => y_wren, wraddress => y_wraddr, data_out => y_data_out_s ); filter_mac_mem_inst : entity work.device_ram_blocks generic map ( INTENDED_DEVICE_FAMILY => "SmartFusion", WIDTH_AD => acc_rdaddr'length, -- WIDTH_RDAD = WIDTH_WRAD WIDTH_DATA => acc_data_in_s'length, -- WIDTH_DATAIN = WIDTH_DATAOUT OUP_REG => "CLOCK0" -- "UNREGISTERED" or "CLOCK0" ) port map ( clock => clk, aclr => aclr, rdaddress => acc_rdaddr, rden => acc_rden, data_in => acc_data_in_s, wren => acc_wren, wraddress => acc_wraddr, data_out => acc_data_out_s ); filter_coeff_mem_inst : entity work.device_ram_blocks generic map ( INTENDED_DEVICE_FAMILY => "SmartFusion", WIDTH_AD => coeff_rdaddr'length, -- WIDTH_RDAD = WIDTH_WRAD WIDTH_DATA => coeff_data'length, -- WIDTH_DATAIN = WIDTH_DATAOUT OUP_REG => "UNREGISTERED" -- "UNREGISTERED" or "CLOCK0" ) port map ( clock => clk, aclr => aclr, rden => coeff_rden, rdaddress => coeff_rdaddr, data_in => coeff_data, wren => coeff_wren, wraddress => coeff_wraddr, data_out => coeff_data_out_s ); filter_mac_datapath_inst : entity work.filter_mac_datapath generic map ( FPMULT_PIPE_LENGTH => FPMULT_PIPE_LENGTH, FPADD_PIPE_LENGTH => FPADD_PIPE_LENGTH ) port map ( clk => clk, rst => rstn, X => mac_x_in_s, Y => mac_y_in_s, A => acc_data_out_s, R => mac_r_out_s ); -- register the mac output filter_mac_datapath_reg : process(clk, rstn) begin if(rstn = '0') then mac_r_reg_s <= (others => '0'); elsif(rising_edge(clk)) then mac_r_reg_s <= mac_r_out_s; end if; end process filter_mac_datapath_reg; -- convert mac output to float type if required mac_sgl : if PRECISION = SINGLE_EXT generate mac_r_float_data_out_s <= mac_r_reg_s; end generate; mac_dbl: if PRECISION = DOUBLE_EXT generate D2F : entity work.filter_converter_dp2sp port map(double => mac_r_reg_s, float => mac_r_float_data_out_s); end generate; -- register this mac output datapath_reg : process(clk, rstn) begin if(rstn = '0') then datapath_out_reg_s <= (others => '0'); elsif(rising_edge(clk)) then datapath_out_reg_s <= mac_r_float_data_out_s; end if; end process datapath_reg; -- connect mac output to datapath output port source_data <= datapath_out_reg_s; -- Select Y input of MAC from x or y memory env_en: if ENVELOPE_EN /= 0 generate sign_s(0) <= y_data_out_s(PRECISION-3) and not is_abs; with mac_x_y_sel select mac_y_in_s <= x_data_out_s when '1', y_data_out_s(PRECISION-1 downto PRECISION-2) & sign_s & y_data_out_s(PRECISION-4 downto 0) when others; end generate; env_dis: if ENVELOPE_EN = 0 generate with mac_x_y_sel select mac_y_in_s <= x_data_out_s when '1', y_data_out_s when others; end generate; -- Select X input of MAC from coeff or y memory with mac_coeff_y_sel select mac_x_in_s <= coeff_data_out_s when '1', y_data_out_s when others; -- Sending zeros to Y-memory setz_en: if SETZERO_EN /= 0 generate with zero_y select y_data_in_s <= mac_r_out_s when '0', (others => '0') when others; end generate; setz_dis: if SETZERO_EN = 0 generate y_data_in_s <= mac_r_out_s; end generate; -- Sending zeros to Acc-memory with zero_acc select acc_data_in_s <= mac_r_out_s when '0', (others => '0') when others; end filter_datapath_arch;
mit
1519c7eba82bb65af83723419e4f187e
0.493798
3.513391
false
false
false
false
jakubcabal/uart-for-fpga
rtl/comp/uart_tx.vhd
2
8,375
-------------------------------------------------------------------------------- -- PROJECT: SIMPLE UART FOR FPGA -------------------------------------------------------------------------------- -- AUTHORS: Jakub Cabal <[email protected]> -- LICENSE: The MIT License, please read LICENSE file -- WEBSITE: https://github.com/jakubcabal/uart-for-fpga -------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.NUMERIC_STD.ALL; entity UART_TX is Generic ( CLK_DIV_VAL : integer := 16; PARITY_BIT : string := "none" -- type of parity: "none", "even", "odd", "mark", "space" ); Port ( CLK : in std_logic; -- system clock RST : in std_logic; -- high active synchronous reset -- UART INTERFACE UART_CLK_EN : in std_logic; -- oversampling (16x) UART clock enable UART_TXD : out std_logic; -- serial transmit data -- USER DATA INPUT INTERFACE DIN : in std_logic_vector(7 downto 0); -- input data to be transmitted over UART DIN_VLD : in std_logic; -- when DIN_VLD = 1, input data (DIN) are valid DIN_RDY : out std_logic -- when DIN_RDY = 1, transmitter is ready and valid input data will be accepted for transmiting ); end entity; architecture RTL of UART_TX is signal tx_clk_en : std_logic; signal tx_clk_div_clr : std_logic; signal tx_data : std_logic_vector(7 downto 0); signal tx_bit_count : unsigned(2 downto 0); signal tx_bit_count_en : std_logic; signal tx_ready : std_logic; signal tx_parity_bit : std_logic; signal tx_data_out_sel : std_logic_vector(1 downto 0); type state is (idle, txsync, startbit, databits, paritybit, stopbit); signal tx_pstate : state; signal tx_nstate : state; begin DIN_RDY <= tx_ready; -- ------------------------------------------------------------------------- -- UART TRANSMITTER CLOCK DIVIDER AND CLOCK ENABLE FLAG -- ------------------------------------------------------------------------- tx_clk_divider_i : entity work.UART_CLK_DIV generic map( DIV_MAX_VAL => CLK_DIV_VAL, DIV_MARK_POS => 1 ) port map ( CLK => CLK, RST => RST, CLEAR => tx_clk_div_clr, ENABLE => UART_CLK_EN, DIV_MARK => tx_clk_en ); -- ------------------------------------------------------------------------- -- UART TRANSMITTER INPUT DATA REGISTER -- ------------------------------------------------------------------------- uart_tx_input_data_reg_p : process (CLK) begin if (rising_edge(CLK)) then if (DIN_VLD = '1' AND tx_ready = '1') then tx_data <= DIN; end if; end if; end process; -- ------------------------------------------------------------------------- -- UART TRANSMITTER BIT COUNTER -- ------------------------------------------------------------------------- uart_tx_bit_counter_p : process (CLK) begin if (rising_edge(CLK)) then if (RST = '1') then tx_bit_count <= (others => '0'); elsif (tx_bit_count_en = '1' AND tx_clk_en = '1') then if (tx_bit_count = "111") then tx_bit_count <= (others => '0'); else tx_bit_count <= tx_bit_count + 1; end if; end if; end if; end process; -- ------------------------------------------------------------------------- -- UART TRANSMITTER PARITY GENERATOR -- ------------------------------------------------------------------------- uart_tx_parity_g : if (PARITY_BIT /= "none") generate uart_tx_parity_gen_i: entity work.UART_PARITY generic map ( DATA_WIDTH => 8, PARITY_TYPE => PARITY_BIT ) port map ( DATA_IN => tx_data, PARITY_OUT => tx_parity_bit ); end generate; uart_tx_noparity_g : if (PARITY_BIT = "none") generate tx_parity_bit <= '0'; end generate; -- ------------------------------------------------------------------------- -- UART TRANSMITTER OUTPUT DATA REGISTER -- ------------------------------------------------------------------------- uart_tx_output_data_reg_p : process (CLK) begin if (rising_edge(CLK)) then if (RST = '1') then UART_TXD <= '1'; else case tx_data_out_sel is when "01" => -- START BIT UART_TXD <= '0'; when "10" => -- DATA BITS UART_TXD <= tx_data(to_integer(tx_bit_count)); when "11" => -- PARITY BIT UART_TXD <= tx_parity_bit; when others => -- STOP BIT OR IDLE UART_TXD <= '1'; end case; end if; end if; end process; -- ------------------------------------------------------------------------- -- UART TRANSMITTER FSM -- ------------------------------------------------------------------------- -- PRESENT STATE REGISTER process (CLK) begin if (rising_edge(CLK)) then if (RST = '1') then tx_pstate <= idle; else tx_pstate <= tx_nstate; end if; end if; end process; -- NEXT STATE AND OUTPUTS LOGIC process (tx_pstate, DIN_VLD, tx_clk_en, tx_bit_count) begin case tx_pstate is when idle => tx_ready <= '1'; tx_data_out_sel <= "00"; tx_bit_count_en <= '0'; tx_clk_div_clr <= '1'; if (DIN_VLD = '1') then tx_nstate <= txsync; else tx_nstate <= idle; end if; when txsync => tx_ready <= '0'; tx_data_out_sel <= "00"; tx_bit_count_en <= '0'; tx_clk_div_clr <= '0'; if (tx_clk_en = '1') then tx_nstate <= startbit; else tx_nstate <= txsync; end if; when startbit => tx_ready <= '0'; tx_data_out_sel <= "01"; tx_bit_count_en <= '0'; tx_clk_div_clr <= '0'; if (tx_clk_en = '1') then tx_nstate <= databits; else tx_nstate <= startbit; end if; when databits => tx_ready <= '0'; tx_data_out_sel <= "10"; tx_bit_count_en <= '1'; tx_clk_div_clr <= '0'; if ((tx_clk_en = '1') AND (tx_bit_count = "111")) then if (PARITY_BIT = "none") then tx_nstate <= stopbit; else tx_nstate <= paritybit; end if ; else tx_nstate <= databits; end if; when paritybit => tx_ready <= '0'; tx_data_out_sel <= "11"; tx_bit_count_en <= '0'; tx_clk_div_clr <= '0'; if (tx_clk_en = '1') then tx_nstate <= stopbit; else tx_nstate <= paritybit; end if; when stopbit => tx_ready <= '1'; tx_data_out_sel <= "00"; tx_bit_count_en <= '0'; tx_clk_div_clr <= '0'; if (DIN_VLD = '1') then tx_nstate <= txsync; elsif (tx_clk_en = '1') then tx_nstate <= idle; else tx_nstate <= stopbit; end if; when others => tx_ready <= '0'; tx_data_out_sel <= "00"; tx_bit_count_en <= '0'; tx_clk_div_clr <= '0'; tx_nstate <= idle; end case; end process; end architecture;
mit
fef968742c64d83a942059a9a8bb5267
0.380299
4.574003
false
false
false
false
jakubcabal/uart-for-fpga
examples/uart2wb/uart2wbm.vhd
2
9,087
-------------------------------------------------------------------------------- -- PROJECT: SIMPLE UART FOR FPGA -------------------------------------------------------------------------------- -- AUTHORS: Jakub Cabal <[email protected]> -- LICENSE: The MIT License, please read LICENSE file -- WEBSITE: https://github.com/jakubcabal/uart-for-fpga -------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.NUMERIC_STD.ALL; entity UART2WBM is Generic ( CLK_FREQ : integer := 50e6; -- system clock frequency in Hz BAUD_RATE : integer := 115200 -- baud rate value ); Port ( -- CLOCK AND RESET CLK : in std_logic; RST : in std_logic; -- UART INTERFACE UART_TXD : out std_logic; UART_RXD : in std_logic; -- WISHBONE MASTER INTERFACE WB_CYC : out std_logic; WB_STB : out std_logic; WB_WE : out std_logic; WB_ADDR : out std_logic_vector(15 downto 0); WB_DOUT : out std_logic_vector(31 downto 0); WB_STALL : in std_logic; WB_ACK : in std_logic; WB_DIN : in std_logic_vector(31 downto 0) ); end entity; architecture RTL of UART2WBM is type state is (cmd, addr_low, addr_high, dout0, dout1, dout2, dout3, request, wait4ack, response, din0, din1, din2, din3); signal fsm_pstate : state; signal fsm_nstate : state; signal cmd_reg : std_logic_vector(7 downto 0); signal cmd_next : std_logic_vector(7 downto 0); signal addr_reg : std_logic_vector(15 downto 0); signal addr_next : std_logic_vector(15 downto 0); signal dout_reg : std_logic_vector(31 downto 0); signal dout_next : std_logic_vector(31 downto 0); signal din_reg : std_logic_vector(31 downto 0); signal uart_dout : std_logic_vector(7 downto 0); signal uart_dout_vld : std_logic; signal uart_din : std_logic_vector(7 downto 0); signal uart_din_vld : std_logic; signal uart_din_rdy : std_logic; begin process (CLK) begin if (rising_edge(CLK)) then cmd_reg <= cmd_next; addr_reg <= addr_next; dout_reg <= dout_next; end if; end process; WB_WE <= cmd_reg(0); WB_ADDR <= addr_reg; WB_DOUT <= dout_reg; process (CLK) begin if (rising_edge(CLK)) then if (WB_ACK = '1') then din_reg <= WB_DIN; end if; end if; end process; -- ------------------------------------------------------------------------- -- FSM -- ------------------------------------------------------------------------- process (CLK) begin if (rising_edge(CLK)) then if (RST = '1') then fsm_pstate <= cmd; else fsm_pstate <= fsm_nstate; end if; end if; end process; process (fsm_pstate, uart_dout, uart_dout_vld, cmd_reg, addr_reg, dout_reg, WB_STALL, WB_ACK, uart_din_rdy, din_reg) begin fsm_nstate <= cmd; cmd_next <= cmd_reg; addr_next <= addr_reg; dout_next <= dout_reg; WB_STB <= '0'; WB_CYC <= '0'; uart_din <= cmd_reg; uart_din_vld <= '0'; case fsm_pstate is when cmd => -- idle and read request cmd from UART cmd_next <= uart_dout; if (uart_dout_vld = '1') then fsm_nstate <= addr_low; else fsm_nstate <= cmd; end if; when addr_low => -- read low bits of address from UART addr_next(7 downto 0) <= uart_dout; if (uart_dout_vld = '1') then fsm_nstate <= addr_high; else fsm_nstate <= addr_low; end if; when addr_high => -- read high bits of address from UART addr_next(15 downto 8) <= uart_dout; if (uart_dout_vld = '1') then if (cmd_reg(0) = '1') then fsm_nstate <= dout0; -- write cmd else fsm_nstate <= request; -- read cmd end if; else fsm_nstate <= addr_high; end if; when dout0 => -- read data byte 0 from UART (write cmd only) dout_next(7 downto 0) <= uart_dout; if (uart_dout_vld = '1') then fsm_nstate <= dout1; else fsm_nstate <= dout0; end if; when dout1 => -- read data byte 1 from UART (write cmd only) dout_next(15 downto 8) <= uart_dout; if (uart_dout_vld = '1') then fsm_nstate <= dout2; else fsm_nstate <= dout1; end if; when dout2 => -- read data byte 2 from UART (write cmd only) dout_next(23 downto 16) <= uart_dout; if (uart_dout_vld = '1') then fsm_nstate <= dout3; else fsm_nstate <= dout2; end if; when dout3 => -- read data byte 3 from UART (write cmd only) dout_next(31 downto 24) <= uart_dout; if (uart_dout_vld = '1') then fsm_nstate <= request; -- write request else fsm_nstate <= dout3; end if; when request => -- send WR or RD request to Wishbone bus WB_STB <= '1'; -- request is valid WB_CYC <= '1'; if (WB_STALL = '0') then fsm_nstate <= wait4ack; else fsm_nstate <= request; end if; when wait4ack => -- wait for ACK on Wishbone bus WB_CYC <= '1'; if (WB_ACK = '1') then fsm_nstate <= response; else fsm_nstate <= wait4ack; end if; when response => -- send response cmd to UART uart_din <= cmd_reg; uart_din_vld <= '1'; if (uart_din_rdy = '1') then if (cmd_reg(0) = '1') then fsm_nstate <= cmd; -- idle or new read request cmd (write cmd only) else fsm_nstate <= din0; -- send read data to UART (read cmd only) end if; else fsm_nstate <= response; end if; when din0 => -- send read data byte 0 to UART (read cmd only) uart_din <= din_reg(7 downto 0); uart_din_vld <= '1'; if (uart_din_rdy = '1') then fsm_nstate <= din1; else fsm_nstate <= din0; end if; when din1 => -- send read data byte 1 to UART (read cmd only) uart_din <= din_reg(15 downto 8); uart_din_vld <= '1'; if (uart_din_rdy = '1') then fsm_nstate <= din2; else fsm_nstate <= din1; end if; when din2 => -- send read data byte 2 to UART (read cmd only) uart_din <= din_reg(23 downto 16); uart_din_vld <= '1'; if (uart_din_rdy = '1') then fsm_nstate <= din3; else fsm_nstate <= din2; end if; when din3 => -- send read data byte 3 to UART (read cmd only) uart_din <= din_reg(31 downto 24); uart_din_vld <= '1'; if (uart_din_rdy = '1') then fsm_nstate <= cmd; else fsm_nstate <= din3; end if; end case; end process; -- ------------------------------------------------------------------------- -- UART module -- ------------------------------------------------------------------------- uart_i : entity work.UART generic map ( CLK_FREQ => CLK_FREQ, BAUD_RATE => BAUD_RATE, PARITY_BIT => "none", USE_DEBOUNCER => True ) port map ( CLK => CLK, RST => RST, -- UART INTERFACE UART_TXD => UART_TXD, UART_RXD => UART_RXD, -- USER DATA INPUT INTERFACE DIN => uart_din, DIN_VLD => uart_din_vld, DIN_RDY => uart_din_rdy, -- USER DATA OUTPUT INTERFACE DOUT => uart_dout, DOUT_VLD => uart_dout_vld, FRAME_ERROR => open, PARITY_ERROR => open ); end architecture;
mit
394c8cd088c1183a7c983b1e640384f3
0.421481
4.300521
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
vhdl/aluseq/top - Copy.vhdl
1
5,702
library IEEE; use ieee.std_logic_1164.all; use ieee.numeric_std.all; entity top is generic( W : natural := 4, -- Width of data N : natural := 5, -- Width of control signals L : natural := 4 ); -- Depth of instruction pipeline port (clk : in std_logic; rst : in std_logic; -- active high sync to clock in_data_a : in std_logic_vector(W-1 downto 0); -- input data A in_data_b : in std_logic_vector(W-1 downto 0); -- input data B in_data_carry : in std_logic; -- carry in or borrow in in_ctrl : in std_logic_vector(N-1 downto 0); -- control signals out_data_c : out std_logic_vector(W-1 downto 0); -- output data C out_data_carry : out std_logic; -- carry out or borrow out out_data_comp : out std_logic_vector(1 downto 0); -- output comparison out_valid : out std_logic -- valid output ); end top; architecture behavioral of top is signal reg_instr: std_logic_vector(in_ctrl'RANGE) := (others => '1'); signal sig_valid_instr: std_logic; signal sig_valid_cnt: std_logic; begin process(clk) begin if rising_edge(clk) then if( rst == '1') then out_data_c <= (others => '0'); out_data_carry <= '0'; out_data_comp <= (others => '0'); out_valid <= '0'; reg_instr <= (others => '1'); else out_data_c <= (others => '0'); out_data_carry <= '0'; out_data_comp <= (others => '0'); -- TBU: out_valid set to sig_valid after 2 additional clock cycles out_valid <= '0'; reg_instr <= in_ctrl; end if; end if; end process; -- For every new instruction received on clock cycle, -- generate internal valid signal sig_valid_instr <= '1' when reg_instr = "0001" OR reg_instr = "0010" OR reg_instr = "0011" OR reg_instr = "0100" OR reg_instr = "0101" OR reg_instr = "0110" OR reg_instr = "0111" else '0'; comb_memless_process: process ( in_data_a, in_data_b, in_data_carry, in_ctrl ) variable temp_carry: std_logic_vector(W downto 0) := ( others => '0' ); begin out_data_c <= (others => '0'); out_data_carry <= '0'; out_data_comp <= (others => '0'); case in_ctrl is --when "000" => out_data_c <= in_data_a; -- out_data_carry <= in_data_carry; when "0001" => -- ripple carry adder: {sum, cout} = a+b+cin temp_carry(0) := in_data_carry; for i in 0 to W-1 loop -- sum(k) = a(k) xor b(k) xor c(k) out_data_c(i) <= in_data_a(i) xor in_data_b(i) xor temp_carry(i); -- cout(k+1) = a(k).b(k) + b(k).c(k) + c(k).a(k) temp_carry(i+1) := ( in_data_a(i) and in_data_b(i) ) or ( in_data_b(i) and temp_carry(i) ) or ( temp_carry(i) and in_data_a(i) ); end loop; out_data_carry <= temp_carry(W); when "0010" => -- full subtraction: {diff, bout} = a-b-bin temp_carry(0) := in_data_carry; for i in 0 to W-1 loop -- diff(k) = a(k) xor b(k) xor c(k) out_data_c(i) <= in_data_a(i) xor in_data_b(i) xor temp_carry(i); -- bout(k+1) = !a(k).b(k) + b(k).c(k) + c(k).!a(k) temp_carry(i+1) := ( ( NOT in_data_a(i) ) AND in_data_b(i) ) OR ( in_data_b(i) AND temp_carry(i) ) OR ( temp_carry(i) AND ( NOT in_data_a(i) ) ); end loop; out_data_carry <= temp_carry(W); when "0011" => -- comparator: comp_out = 1 if A > B if( in_data_a > in_data_b ) then out_data_comp <= "01"; else out_data_comp <= "00"; end if; when "0100" => -- comparator: comp_out = 1 if A < B if( in_data_a < in_data_b ) then out_data_comp <= "01"; else out_data_comp <= ( others => '0' ); end if; when "0101" => -- comparator: comp_out = 1 if A = B if( in_data_a = in_data_b ) then out_data_comp <= "01"; else out_data_comp <= ( others => '0' ); end if; when "0110" => -- logical right shift A by B[1:0] out_data_c <= std_logic_vector( unsigned(in_data_a) srl to_integer( unsigned( in_data_b(1 downto 0) ) ) ); when "111" => -- logical left shift A by B out_data_c <= std_logic_vector( unsigned(in_data_a) sll to_integer( unsigned( in_data_b(1 downto 0) ) ) ); when others => -- NOP -- end case; end process comb_memless_process; end behavioral;
mit
228ee932dfe69151178c3a97d4b41ccd
0.416696
3.731675
false
false
false
false
MartinCura/SistDig-TP4
old/det_angulos.vhd
1
1,924
library IEEE; use IEEE.std_logic_1164.all; library work; use work.cordic_lib.all; ---use work.float_pkg.all; --library ieee_proposed; --use ieee_proposed.float_pkg.all; library floatfixlib; use floatfixlib.float_pkg.all; -- Almacena y actualiza ángulos de rotación en cada ciclo --- Funciona perfecto (salvo por un retraso de 1 clock para resetear, nada importante) entity det_angulos is generic ( C : integer := 1---50 * (10**6) -- Ciclo en clocks. Clock es 50 MHz. --- Si es rotación manual, chequear siempre ); port ( clk: in std_logic; ena: in std_logic; rst: in std_logic; inc_a, inc_b, inc_g: in std_logic; neg_a, neg_b, neg_g: in std_logic; a, b, g: out float32 := CERO ); end; architecture det_angulos_arq of det_angulos is constant PASO_ANG : t_float := "00111111001101000000000000000000"; -- Paso angular ∆φ: 0.703125 grados constant PASO_ANG_R : t_float := PI_PF * PASO_ANG / 180; -- Paso angular en radianes signal a_aux, b_aux, g_aux : t_float := CERO; begin process(clk)---, rst, inc_a, inc_b, inc_g) variable i : NATURAL := 0; begin if rising_edge(clk) then if rst = '1' then a_aux <= CERO; b_aux <= CERO; g_aux <= CERO; elsif ena = '1' then i := i + 1; if i >= C then -- Actualizar ángulos de rotación cada C clocks i := 0; if inc_a = '1' then if neg_a = '1' then a_aux <= a_aux - PASO_ANG_R; else a_aux <= a_aux + PASO_ANG_R; end if; end if; if inc_b = '1' then if neg_b = '1' then b_aux <= b_aux - PASO_ANG_R; else b_aux <= b_aux + PASO_ANG_R; end if; end if; if inc_g = '1' then if neg_g = '1' then g_aux <= g_aux - PASO_ANG_R; else g_aux <= g_aux + PASO_ANG_R; end if; end if; end if; end if; end if; end process; a <= a_aux; b <= b_aux; g <= g_aux; end;
gpl-3.0
8811d4c2dac8b180c26b5b5c3beadc38
0.5762
2.544489
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
xilinx-vivado/proj_pointer_basic_hls_ip_integ/proj_pointer_basic_hls_ip_integ.cache/ip/2018.2/62bdfa38c62a5876/design_1_pointer_basic_0_0_sim_netlist.vhdl
1
103,345
-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved. -- -------------------------------------------------------------------------------- -- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018 -- Date : Mon Sep 16 04:56:42 2019 -- Host : varun-laptop running 64-bit Service Pack 1 (build 7601) -- Command : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix -- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_pointer_basic_0_0_sim_netlist.vhdl -- Design : design_1_pointer_basic_0_0 -- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or -- synthesized. This netlist cannot be used for SDF annotated simulation. -- Device : xc7z010clg400-1 -- -------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic_pointer_basic_io_s_axi is port ( \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_pointer_basic_io_RVALID : out STD_LOGIC_VECTOR ( 1 downto 0 ); SR : out STD_LOGIC_VECTOR ( 0 to 0 ); Q : out STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_pointer_basic_io_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); ap_clk : in STD_LOGIC; s_axi_pointer_basic_io_ARVALID : in STD_LOGIC; s_axi_pointer_basic_io_RREADY : in STD_LOGIC; s_axi_pointer_basic_io_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 ); s_axi_pointer_basic_io_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_pointer_basic_io_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 ); ap_rst_n : in STD_LOGIC; \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 ); s_axi_pointer_basic_io_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 ); D : in STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_pointer_basic_io_AWVALID : in STD_LOGIC; s_axi_pointer_basic_io_BREADY : in STD_LOGIC; s_axi_pointer_basic_io_WVALID : in STD_LOGIC ); end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic_pointer_basic_io_s_axi; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic_pointer_basic_io_s_axi is signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC; signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC; signal \FSM_onehot_rstate_reg_n_0_[0]\ : STD_LOGIC; attribute RTL_KEEP : string; attribute RTL_KEEP of \FSM_onehot_rstate_reg_n_0_[0]\ : signal is "yes"; signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC; signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC; signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC; signal \FSM_onehot_wstate_reg_n_0_[0]\ : STD_LOGIC; attribute RTL_KEEP of \FSM_onehot_wstate_reg_n_0_[0]\ : signal is "yes"; signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 ); signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 ); signal ar_hs : STD_LOGIC; signal \int_d_i[0]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[10]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[11]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[12]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[13]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[14]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[15]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[16]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[17]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[18]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[19]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[1]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[20]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[21]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[22]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[23]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[24]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[25]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[26]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[27]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[28]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[29]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[2]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[30]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[31]_i_2_n_0\ : STD_LOGIC; signal \int_d_i[31]_i_3_n_0\ : STD_LOGIC; signal \int_d_i[3]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[4]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[5]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[6]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[7]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[8]_i_1_n_0\ : STD_LOGIC; signal \int_d_i[9]_i_1_n_0\ : STD_LOGIC; signal int_d_o : STD_LOGIC_VECTOR ( 31 downto 0 ); signal int_d_o_ap_vld : STD_LOGIC; signal int_d_o_ap_vld_i_1_n_0 : STD_LOGIC; signal int_d_o_ap_vld_i_2_n_0 : STD_LOGIC; signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 ); attribute RTL_KEEP of \^out\ : signal is "yes"; signal p_0_in : STD_LOGIC; signal \rdata[0]_i_1_n_0\ : STD_LOGIC; signal \rdata[0]_i_2_n_0\ : STD_LOGIC; signal \rdata[10]_i_1_n_0\ : STD_LOGIC; signal \rdata[11]_i_1_n_0\ : STD_LOGIC; signal \rdata[12]_i_1_n_0\ : STD_LOGIC; signal \rdata[13]_i_1_n_0\ : STD_LOGIC; signal \rdata[14]_i_1_n_0\ : STD_LOGIC; signal \rdata[15]_i_1_n_0\ : STD_LOGIC; signal \rdata[16]_i_1_n_0\ : STD_LOGIC; signal \rdata[17]_i_1_n_0\ : STD_LOGIC; signal \rdata[18]_i_1_n_0\ : STD_LOGIC; signal \rdata[19]_i_1_n_0\ : STD_LOGIC; signal \rdata[1]_i_1_n_0\ : STD_LOGIC; signal \rdata[20]_i_1_n_0\ : STD_LOGIC; signal \rdata[21]_i_1_n_0\ : STD_LOGIC; signal \rdata[22]_i_1_n_0\ : STD_LOGIC; signal \rdata[23]_i_1_n_0\ : STD_LOGIC; signal \rdata[24]_i_1_n_0\ : STD_LOGIC; signal \rdata[25]_i_1_n_0\ : STD_LOGIC; signal \rdata[26]_i_1_n_0\ : STD_LOGIC; signal \rdata[27]_i_1_n_0\ : STD_LOGIC; signal \rdata[28]_i_1_n_0\ : STD_LOGIC; signal \rdata[29]_i_1_n_0\ : STD_LOGIC; signal \rdata[2]_i_1_n_0\ : STD_LOGIC; signal \rdata[30]_i_1_n_0\ : STD_LOGIC; signal \rdata[31]_i_1_n_0\ : STD_LOGIC; signal \rdata[31]_i_3_n_0\ : STD_LOGIC; signal \rdata[3]_i_1_n_0\ : STD_LOGIC; signal \rdata[4]_i_1_n_0\ : STD_LOGIC; signal \rdata[5]_i_1_n_0\ : STD_LOGIC; signal \rdata[6]_i_1_n_0\ : STD_LOGIC; signal \rdata[7]_i_1_n_0\ : STD_LOGIC; signal \rdata[8]_i_1_n_0\ : STD_LOGIC; signal \rdata[9]_i_1_n_0\ : STD_LOGIC; signal \^s_axi_pointer_basic_io_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 ); signal \^s_axi_pointer_basic_io_rvalid\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \^s_axi_pointer_basic_io_rvalid\ : signal is "yes"; signal waddr : STD_LOGIC; signal \waddr_reg_n_0_[0]\ : STD_LOGIC; signal \waddr_reg_n_0_[1]\ : STD_LOGIC; signal \waddr_reg_n_0_[2]\ : STD_LOGIC; signal \waddr_reg_n_0_[3]\ : STD_LOGIC; signal \waddr_reg_n_0_[4]\ : STD_LOGIC; attribute FSM_ENCODED_STATES : string; attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[0]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001"; attribute KEEP : string; attribute KEEP of \FSM_onehot_rstate_reg[0]\ : label is "yes"; attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001"; attribute KEEP of \FSM_onehot_rstate_reg[1]\ : label is "yes"; attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001"; attribute KEEP of \FSM_onehot_rstate_reg[2]\ : label is "yes"; attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[0]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001"; attribute KEEP of \FSM_onehot_wstate_reg[0]\ : label is "yes"; attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001"; attribute KEEP of \FSM_onehot_wstate_reg[1]\ : label is "yes"; attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001"; attribute KEEP of \FSM_onehot_wstate_reg[2]\ : label is "yes"; attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001"; attribute KEEP of \FSM_onehot_wstate_reg[3]\ : label is "yes"; attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \int_d_i[0]_i_1\ : label is "soft_lutpair15"; attribute SOFT_HLUTNM of \int_d_i[10]_i_1\ : label is "soft_lutpair10"; attribute SOFT_HLUTNM of \int_d_i[11]_i_1\ : label is "soft_lutpair10"; attribute SOFT_HLUTNM of \int_d_i[12]_i_1\ : label is "soft_lutpair9"; attribute SOFT_HLUTNM of \int_d_i[13]_i_1\ : label is "soft_lutpair9"; attribute SOFT_HLUTNM of \int_d_i[14]_i_1\ : label is "soft_lutpair8"; attribute SOFT_HLUTNM of \int_d_i[15]_i_1\ : label is "soft_lutpair8"; attribute SOFT_HLUTNM of \int_d_i[16]_i_1\ : label is "soft_lutpair7"; attribute SOFT_HLUTNM of \int_d_i[17]_i_1\ : label is "soft_lutpair7"; attribute SOFT_HLUTNM of \int_d_i[18]_i_1\ : label is "soft_lutpair6"; attribute SOFT_HLUTNM of \int_d_i[19]_i_1\ : label is "soft_lutpair6"; attribute SOFT_HLUTNM of \int_d_i[1]_i_1\ : label is "soft_lutpair15"; attribute SOFT_HLUTNM of \int_d_i[20]_i_1\ : label is "soft_lutpair5"; attribute SOFT_HLUTNM of \int_d_i[21]_i_1\ : label is "soft_lutpair5"; attribute SOFT_HLUTNM of \int_d_i[22]_i_1\ : label is "soft_lutpair4"; attribute SOFT_HLUTNM of \int_d_i[23]_i_1\ : label is "soft_lutpair4"; attribute SOFT_HLUTNM of \int_d_i[24]_i_1\ : label is "soft_lutpair3"; attribute SOFT_HLUTNM of \int_d_i[25]_i_1\ : label is "soft_lutpair3"; attribute SOFT_HLUTNM of \int_d_i[26]_i_1\ : label is "soft_lutpair2"; attribute SOFT_HLUTNM of \int_d_i[27]_i_1\ : label is "soft_lutpair2"; attribute SOFT_HLUTNM of \int_d_i[28]_i_1\ : label is "soft_lutpair1"; attribute SOFT_HLUTNM of \int_d_i[29]_i_1\ : label is "soft_lutpair1"; attribute SOFT_HLUTNM of \int_d_i[2]_i_1\ : label is "soft_lutpair14"; attribute SOFT_HLUTNM of \int_d_i[30]_i_1\ : label is "soft_lutpair0"; attribute SOFT_HLUTNM of \int_d_i[31]_i_2\ : label is "soft_lutpair0"; attribute SOFT_HLUTNM of \int_d_i[3]_i_1\ : label is "soft_lutpair14"; attribute SOFT_HLUTNM of \int_d_i[4]_i_1\ : label is "soft_lutpair13"; attribute SOFT_HLUTNM of \int_d_i[5]_i_1\ : label is "soft_lutpair13"; attribute SOFT_HLUTNM of \int_d_i[6]_i_1\ : label is "soft_lutpair12"; attribute SOFT_HLUTNM of \int_d_i[7]_i_1\ : label is "soft_lutpair12"; attribute SOFT_HLUTNM of \int_d_i[8]_i_1\ : label is "soft_lutpair11"; attribute SOFT_HLUTNM of \int_d_i[9]_i_1\ : label is "soft_lutpair11"; attribute SOFT_HLUTNM of \rdata[10]_i_1\ : label is "soft_lutpair26"; attribute SOFT_HLUTNM of \rdata[11]_i_1\ : label is "soft_lutpair26"; attribute SOFT_HLUTNM of \rdata[12]_i_1\ : label is "soft_lutpair25"; attribute SOFT_HLUTNM of \rdata[13]_i_1\ : label is "soft_lutpair25"; attribute SOFT_HLUTNM of \rdata[14]_i_1\ : label is "soft_lutpair24"; attribute SOFT_HLUTNM of \rdata[15]_i_1\ : label is "soft_lutpair24"; attribute SOFT_HLUTNM of \rdata[16]_i_1\ : label is "soft_lutpair23"; attribute SOFT_HLUTNM of \rdata[17]_i_1\ : label is "soft_lutpair23"; attribute SOFT_HLUTNM of \rdata[18]_i_1\ : label is "soft_lutpair22"; attribute SOFT_HLUTNM of \rdata[19]_i_1\ : label is "soft_lutpair22"; attribute SOFT_HLUTNM of \rdata[20]_i_1\ : label is "soft_lutpair21"; attribute SOFT_HLUTNM of \rdata[21]_i_1\ : label is "soft_lutpair21"; attribute SOFT_HLUTNM of \rdata[22]_i_1\ : label is "soft_lutpair20"; attribute SOFT_HLUTNM of \rdata[23]_i_1\ : label is "soft_lutpair20"; attribute SOFT_HLUTNM of \rdata[24]_i_1\ : label is "soft_lutpair19"; attribute SOFT_HLUTNM of \rdata[25]_i_1\ : label is "soft_lutpair19"; attribute SOFT_HLUTNM of \rdata[26]_i_1\ : label is "soft_lutpair18"; attribute SOFT_HLUTNM of \rdata[27]_i_1\ : label is "soft_lutpair18"; attribute SOFT_HLUTNM of \rdata[28]_i_1\ : label is "soft_lutpair17"; attribute SOFT_HLUTNM of \rdata[29]_i_1\ : label is "soft_lutpair17"; attribute SOFT_HLUTNM of \rdata[2]_i_1\ : label is "soft_lutpair30"; attribute SOFT_HLUTNM of \rdata[30]_i_1\ : label is "soft_lutpair16"; attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair16"; attribute SOFT_HLUTNM of \rdata[3]_i_1\ : label is "soft_lutpair30"; attribute SOFT_HLUTNM of \rdata[4]_i_1\ : label is "soft_lutpair29"; attribute SOFT_HLUTNM of \rdata[5]_i_1\ : label is "soft_lutpair29"; attribute SOFT_HLUTNM of \rdata[6]_i_1\ : label is "soft_lutpair28"; attribute SOFT_HLUTNM of \rdata[7]_i_1\ : label is "soft_lutpair28"; attribute SOFT_HLUTNM of \rdata[8]_i_1\ : label is "soft_lutpair27"; attribute SOFT_HLUTNM of \rdata[9]_i_1\ : label is "soft_lutpair27"; begin Q(31 downto 0) <= \^q\(31 downto 0); SR(0) <= \^sr\(0); \out\(2 downto 0) <= \^out\(2 downto 0); s_axi_pointer_basic_io_RDATA(31 downto 0) <= \^s_axi_pointer_basic_io_rdata\(31 downto 0); s_axi_pointer_basic_io_RVALID(1 downto 0) <= \^s_axi_pointer_basic_io_rvalid\(1 downto 0); \FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"8BFB" ) port map ( I0 => s_axi_pointer_basic_io_RREADY, I1 => \^s_axi_pointer_basic_io_rvalid\(1), I2 => \^s_axi_pointer_basic_io_rvalid\(0), I3 => s_axi_pointer_basic_io_ARVALID, O => \FSM_onehot_rstate[1]_i_1_n_0\ ); \FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"8F88" ) port map ( I0 => s_axi_pointer_basic_io_ARVALID, I1 => \^s_axi_pointer_basic_io_rvalid\(0), I2 => s_axi_pointer_basic_io_RREADY, I3 => \^s_axi_pointer_basic_io_rvalid\(1), O => \FSM_onehot_rstate[2]_i_1_n_0\ ); \FSM_onehot_rstate_reg[0]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => ap_clk, CE => '1', D => '0', Q => \FSM_onehot_rstate_reg_n_0_[0]\, S => \^sr\(0) ); \FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => '1', D => \FSM_onehot_rstate[1]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rvalid\(0), R => \^sr\(0) ); \FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => '1', D => \FSM_onehot_rstate[2]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rvalid\(1), R => \^sr\(0) ); \FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"888BFF8B" ) port map ( I0 => s_axi_pointer_basic_io_BREADY, I1 => \^out\(2), I2 => \^out\(1), I3 => \^out\(0), I4 => s_axi_pointer_basic_io_AWVALID, O => \FSM_onehot_wstate[1]_i_1_n_0\ ); \FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"8F88" ) port map ( I0 => s_axi_pointer_basic_io_AWVALID, I1 => \^out\(0), I2 => s_axi_pointer_basic_io_WVALID, I3 => \^out\(1), O => \FSM_onehot_wstate[2]_i_1_n_0\ ); \FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"8F88" ) port map ( I0 => s_axi_pointer_basic_io_WVALID, I1 => \^out\(1), I2 => s_axi_pointer_basic_io_BREADY, I3 => \^out\(2), O => \FSM_onehot_wstate[3]_i_1_n_0\ ); \FSM_onehot_wstate_reg[0]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => ap_clk, CE => '1', D => '0', Q => \FSM_onehot_wstate_reg_n_0_[0]\, S => \^sr\(0) ); \FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => '1', D => \FSM_onehot_wstate[1]_i_1_n_0\, Q => \^out\(0), R => \^sr\(0) ); \FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => '1', D => \FSM_onehot_wstate[2]_i_1_n_0\, Q => \^out\(1), R => \^sr\(0) ); \FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => '1', D => \FSM_onehot_wstate[3]_i_1_n_0\, Q => \^out\(2), R => \^sr\(0) ); \ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => ap_rst_n, O => \^sr\(0) ); \int_d_i[0]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(0), I1 => s_axi_pointer_basic_io_WSTRB(0), I2 => \^q\(0), O => \int_d_i[0]_i_1_n_0\ ); \int_d_i[10]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(10), I1 => s_axi_pointer_basic_io_WSTRB(1), I2 => \^q\(10), O => \int_d_i[10]_i_1_n_0\ ); \int_d_i[11]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(11), I1 => s_axi_pointer_basic_io_WSTRB(1), I2 => \^q\(11), O => \int_d_i[11]_i_1_n_0\ ); \int_d_i[12]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(12), I1 => s_axi_pointer_basic_io_WSTRB(1), I2 => \^q\(12), O => \int_d_i[12]_i_1_n_0\ ); \int_d_i[13]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(13), I1 => s_axi_pointer_basic_io_WSTRB(1), I2 => \^q\(13), O => \int_d_i[13]_i_1_n_0\ ); \int_d_i[14]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(14), I1 => s_axi_pointer_basic_io_WSTRB(1), I2 => \^q\(14), O => \int_d_i[14]_i_1_n_0\ ); \int_d_i[15]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(15), I1 => s_axi_pointer_basic_io_WSTRB(1), I2 => \^q\(15), O => \int_d_i[15]_i_1_n_0\ ); \int_d_i[16]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(16), I1 => s_axi_pointer_basic_io_WSTRB(2), I2 => \^q\(16), O => \int_d_i[16]_i_1_n_0\ ); \int_d_i[17]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(17), I1 => s_axi_pointer_basic_io_WSTRB(2), I2 => \^q\(17), O => \int_d_i[17]_i_1_n_0\ ); \int_d_i[18]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(18), I1 => s_axi_pointer_basic_io_WSTRB(2), I2 => \^q\(18), O => \int_d_i[18]_i_1_n_0\ ); \int_d_i[19]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(19), I1 => s_axi_pointer_basic_io_WSTRB(2), I2 => \^q\(19), O => \int_d_i[19]_i_1_n_0\ ); \int_d_i[1]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(1), I1 => s_axi_pointer_basic_io_WSTRB(0), I2 => \^q\(1), O => \int_d_i[1]_i_1_n_0\ ); \int_d_i[20]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(20), I1 => s_axi_pointer_basic_io_WSTRB(2), I2 => \^q\(20), O => \int_d_i[20]_i_1_n_0\ ); \int_d_i[21]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(21), I1 => s_axi_pointer_basic_io_WSTRB(2), I2 => \^q\(21), O => \int_d_i[21]_i_1_n_0\ ); \int_d_i[22]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(22), I1 => s_axi_pointer_basic_io_WSTRB(2), I2 => \^q\(22), O => \int_d_i[22]_i_1_n_0\ ); \int_d_i[23]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(23), I1 => s_axi_pointer_basic_io_WSTRB(2), I2 => \^q\(23), O => \int_d_i[23]_i_1_n_0\ ); \int_d_i[24]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(24), I1 => s_axi_pointer_basic_io_WSTRB(3), I2 => \^q\(24), O => \int_d_i[24]_i_1_n_0\ ); \int_d_i[25]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(25), I1 => s_axi_pointer_basic_io_WSTRB(3), I2 => \^q\(25), O => \int_d_i[25]_i_1_n_0\ ); \int_d_i[26]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(26), I1 => s_axi_pointer_basic_io_WSTRB(3), I2 => \^q\(26), O => \int_d_i[26]_i_1_n_0\ ); \int_d_i[27]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(27), I1 => s_axi_pointer_basic_io_WSTRB(3), I2 => \^q\(27), O => \int_d_i[27]_i_1_n_0\ ); \int_d_i[28]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(28), I1 => s_axi_pointer_basic_io_WSTRB(3), I2 => \^q\(28), O => \int_d_i[28]_i_1_n_0\ ); \int_d_i[29]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(29), I1 => s_axi_pointer_basic_io_WSTRB(3), I2 => \^q\(29), O => \int_d_i[29]_i_1_n_0\ ); \int_d_i[2]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(2), I1 => s_axi_pointer_basic_io_WSTRB(0), I2 => \^q\(2), O => \int_d_i[2]_i_1_n_0\ ); \int_d_i[30]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(30), I1 => s_axi_pointer_basic_io_WSTRB(3), I2 => \^q\(30), O => \int_d_i[30]_i_1_n_0\ ); \int_d_i[31]_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"8" ) port map ( I0 => s_axi_pointer_basic_io_WVALID, I1 => \int_d_i[31]_i_3_n_0\, O => p_0_in ); \int_d_i[31]_i_2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(31), I1 => s_axi_pointer_basic_io_WSTRB(3), I2 => \^q\(31), O => \int_d_i[31]_i_2_n_0\ ); \int_d_i[31]_i_3\: unisim.vcomponents.LUT6 generic map( INIT => X"0001000000000000" ) port map ( I0 => \waddr_reg_n_0_[0]\, I1 => \waddr_reg_n_0_[3]\, I2 => \waddr_reg_n_0_[1]\, I3 => \waddr_reg_n_0_[2]\, I4 => \waddr_reg_n_0_[4]\, I5 => \^out\(1), O => \int_d_i[31]_i_3_n_0\ ); \int_d_i[3]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(3), I1 => s_axi_pointer_basic_io_WSTRB(0), I2 => \^q\(3), O => \int_d_i[3]_i_1_n_0\ ); \int_d_i[4]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(4), I1 => s_axi_pointer_basic_io_WSTRB(0), I2 => \^q\(4), O => \int_d_i[4]_i_1_n_0\ ); \int_d_i[5]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(5), I1 => s_axi_pointer_basic_io_WSTRB(0), I2 => \^q\(5), O => \int_d_i[5]_i_1_n_0\ ); \int_d_i[6]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(6), I1 => s_axi_pointer_basic_io_WSTRB(0), I2 => \^q\(6), O => \int_d_i[6]_i_1_n_0\ ); \int_d_i[7]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(7), I1 => s_axi_pointer_basic_io_WSTRB(0), I2 => \^q\(7), O => \int_d_i[7]_i_1_n_0\ ); \int_d_i[8]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(8), I1 => s_axi_pointer_basic_io_WSTRB(1), I2 => \^q\(8), O => \int_d_i[8]_i_1_n_0\ ); \int_d_i[9]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_pointer_basic_io_WDATA(9), I1 => s_axi_pointer_basic_io_WSTRB(1), I2 => \^q\(9), O => \int_d_i[9]_i_1_n_0\ ); \int_d_i_reg[0]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[0]_i_1_n_0\, Q => \^q\(0), R => \^sr\(0) ); \int_d_i_reg[10]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[10]_i_1_n_0\, Q => \^q\(10), R => \^sr\(0) ); \int_d_i_reg[11]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[11]_i_1_n_0\, Q => \^q\(11), R => \^sr\(0) ); \int_d_i_reg[12]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[12]_i_1_n_0\, Q => \^q\(12), R => \^sr\(0) ); \int_d_i_reg[13]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[13]_i_1_n_0\, Q => \^q\(13), R => \^sr\(0) ); \int_d_i_reg[14]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[14]_i_1_n_0\, Q => \^q\(14), R => \^sr\(0) ); \int_d_i_reg[15]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[15]_i_1_n_0\, Q => \^q\(15), R => \^sr\(0) ); \int_d_i_reg[16]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[16]_i_1_n_0\, Q => \^q\(16), R => \^sr\(0) ); \int_d_i_reg[17]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[17]_i_1_n_0\, Q => \^q\(17), R => \^sr\(0) ); \int_d_i_reg[18]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[18]_i_1_n_0\, Q => \^q\(18), R => \^sr\(0) ); \int_d_i_reg[19]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[19]_i_1_n_0\, Q => \^q\(19), R => \^sr\(0) ); \int_d_i_reg[1]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[1]_i_1_n_0\, Q => \^q\(1), R => \^sr\(0) ); \int_d_i_reg[20]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[20]_i_1_n_0\, Q => \^q\(20), R => \^sr\(0) ); \int_d_i_reg[21]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[21]_i_1_n_0\, Q => \^q\(21), R => \^sr\(0) ); \int_d_i_reg[22]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[22]_i_1_n_0\, Q => \^q\(22), R => \^sr\(0) ); \int_d_i_reg[23]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[23]_i_1_n_0\, Q => \^q\(23), R => \^sr\(0) ); \int_d_i_reg[24]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[24]_i_1_n_0\, Q => \^q\(24), R => \^sr\(0) ); \int_d_i_reg[25]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[25]_i_1_n_0\, Q => \^q\(25), R => \^sr\(0) ); \int_d_i_reg[26]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[26]_i_1_n_0\, Q => \^q\(26), R => \^sr\(0) ); \int_d_i_reg[27]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[27]_i_1_n_0\, Q => \^q\(27), R => \^sr\(0) ); \int_d_i_reg[28]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[28]_i_1_n_0\, Q => \^q\(28), R => \^sr\(0) ); \int_d_i_reg[29]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[29]_i_1_n_0\, Q => \^q\(29), R => \^sr\(0) ); \int_d_i_reg[2]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[2]_i_1_n_0\, Q => \^q\(2), R => \^sr\(0) ); \int_d_i_reg[30]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[30]_i_1_n_0\, Q => \^q\(30), R => \^sr\(0) ); \int_d_i_reg[31]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[31]_i_2_n_0\, Q => \^q\(31), R => \^sr\(0) ); \int_d_i_reg[3]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[3]_i_1_n_0\, Q => \^q\(3), R => \^sr\(0) ); \int_d_i_reg[4]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[4]_i_1_n_0\, Q => \^q\(4), R => \^sr\(0) ); \int_d_i_reg[5]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[5]_i_1_n_0\, Q => \^q\(5), R => \^sr\(0) ); \int_d_i_reg[6]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[6]_i_1_n_0\, Q => \^q\(6), R => \^sr\(0) ); \int_d_i_reg[7]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[7]_i_1_n_0\, Q => \^q\(7), R => \^sr\(0) ); \int_d_i_reg[8]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[8]_i_1_n_0\, Q => \^q\(8), R => \^sr\(0) ); \int_d_i_reg[9]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => p_0_in, D => \int_d_i[9]_i_1_n_0\, Q => \^q\(9), R => \^sr\(0) ); int_d_o_ap_vld_i_1: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFBFFFAAAAAAAA" ) port map ( I0 => \ap_CS_fsm_reg[2]\(0), I1 => ar_hs, I2 => s_axi_pointer_basic_io_ARADDR(3), I3 => s_axi_pointer_basic_io_ARADDR(2), I4 => int_d_o_ap_vld_i_2_n_0, I5 => int_d_o_ap_vld, O => int_d_o_ap_vld_i_1_n_0 ); int_d_o_ap_vld_i_2: unisim.vcomponents.LUT3 generic map( INIT => X"FB" ) port map ( I0 => s_axi_pointer_basic_io_ARADDR(1), I1 => s_axi_pointer_basic_io_ARADDR(4), I2 => s_axi_pointer_basic_io_ARADDR(0), O => int_d_o_ap_vld_i_2_n_0 ); int_d_o_ap_vld_reg: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => '1', D => int_d_o_ap_vld_i_1_n_0, Q => int_d_o_ap_vld, R => \^sr\(0) ); \int_d_o_reg[0]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(0), Q => int_d_o(0), R => \^sr\(0) ); \int_d_o_reg[10]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(10), Q => int_d_o(10), R => \^sr\(0) ); \int_d_o_reg[11]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(11), Q => int_d_o(11), R => \^sr\(0) ); \int_d_o_reg[12]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(12), Q => int_d_o(12), R => \^sr\(0) ); \int_d_o_reg[13]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(13), Q => int_d_o(13), R => \^sr\(0) ); \int_d_o_reg[14]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(14), Q => int_d_o(14), R => \^sr\(0) ); \int_d_o_reg[15]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(15), Q => int_d_o(15), R => \^sr\(0) ); \int_d_o_reg[16]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(16), Q => int_d_o(16), R => \^sr\(0) ); \int_d_o_reg[17]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(17), Q => int_d_o(17), R => \^sr\(0) ); \int_d_o_reg[18]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(18), Q => int_d_o(18), R => \^sr\(0) ); \int_d_o_reg[19]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(19), Q => int_d_o(19), R => \^sr\(0) ); \int_d_o_reg[1]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(1), Q => int_d_o(1), R => \^sr\(0) ); \int_d_o_reg[20]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(20), Q => int_d_o(20), R => \^sr\(0) ); \int_d_o_reg[21]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(21), Q => int_d_o(21), R => \^sr\(0) ); \int_d_o_reg[22]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(22), Q => int_d_o(22), R => \^sr\(0) ); \int_d_o_reg[23]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(23), Q => int_d_o(23), R => \^sr\(0) ); \int_d_o_reg[24]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(24), Q => int_d_o(24), R => \^sr\(0) ); \int_d_o_reg[25]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(25), Q => int_d_o(25), R => \^sr\(0) ); \int_d_o_reg[26]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(26), Q => int_d_o(26), R => \^sr\(0) ); \int_d_o_reg[27]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(27), Q => int_d_o(27), R => \^sr\(0) ); \int_d_o_reg[28]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(28), Q => int_d_o(28), R => \^sr\(0) ); \int_d_o_reg[29]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(29), Q => int_d_o(29), R => \^sr\(0) ); \int_d_o_reg[2]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(2), Q => int_d_o(2), R => \^sr\(0) ); \int_d_o_reg[30]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(30), Q => int_d_o(30), R => \^sr\(0) ); \int_d_o_reg[31]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(31), Q => int_d_o(31), R => \^sr\(0) ); \int_d_o_reg[3]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(3), Q => int_d_o(3), R => \^sr\(0) ); \int_d_o_reg[4]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(4), Q => int_d_o(4), R => \^sr\(0) ); \int_d_o_reg[5]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(5), Q => int_d_o(5), R => \^sr\(0) ); \int_d_o_reg[6]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(6), Q => int_d_o(6), R => \^sr\(0) ); \int_d_o_reg[7]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(7), Q => int_d_o(7), R => \^sr\(0) ); \int_d_o_reg[8]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(8), Q => int_d_o(8), R => \^sr\(0) ); \int_d_o_reg[9]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => \ap_CS_fsm_reg[2]\(0), D => D(9), Q => int_d_o(9), R => \^sr\(0) ); \rdata[0]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"0020FFFF00200000" ) port map ( I0 => \rdata[0]_i_2_n_0\, I1 => s_axi_pointer_basic_io_ARADDR(0), I2 => s_axi_pointer_basic_io_ARADDR(4), I3 => s_axi_pointer_basic_io_ARADDR(1), I4 => ar_hs, I5 => \^s_axi_pointer_basic_io_rdata\(0), O => \rdata[0]_i_1_n_0\ ); \rdata[0]_i_2\: unisim.vcomponents.LUT5 generic map( INIT => X"A0A0CFC0" ) port map ( I0 => int_d_o_ap_vld, I1 => int_d_o(0), I2 => s_axi_pointer_basic_io_ARADDR(3), I3 => \^q\(0), I4 => s_axi_pointer_basic_io_ARADDR(2), O => \rdata[0]_i_2_n_0\ ); \rdata[10]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(10), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(10), O => \rdata[10]_i_1_n_0\ ); \rdata[11]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(11), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(11), O => \rdata[11]_i_1_n_0\ ); \rdata[12]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(12), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(12), O => \rdata[12]_i_1_n_0\ ); \rdata[13]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(13), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(13), O => \rdata[13]_i_1_n_0\ ); \rdata[14]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(14), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(14), O => \rdata[14]_i_1_n_0\ ); \rdata[15]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(15), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(15), O => \rdata[15]_i_1_n_0\ ); \rdata[16]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(16), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(16), O => \rdata[16]_i_1_n_0\ ); \rdata[17]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(17), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(17), O => \rdata[17]_i_1_n_0\ ); \rdata[18]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(18), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(18), O => \rdata[18]_i_1_n_0\ ); \rdata[19]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(19), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(19), O => \rdata[19]_i_1_n_0\ ); \rdata[1]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(1), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(1), O => \rdata[1]_i_1_n_0\ ); \rdata[20]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(20), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(20), O => \rdata[20]_i_1_n_0\ ); \rdata[21]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(21), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(21), O => \rdata[21]_i_1_n_0\ ); \rdata[22]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(22), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(22), O => \rdata[22]_i_1_n_0\ ); \rdata[23]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(23), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(23), O => \rdata[23]_i_1_n_0\ ); \rdata[24]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(24), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(24), O => \rdata[24]_i_1_n_0\ ); \rdata[25]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(25), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(25), O => \rdata[25]_i_1_n_0\ ); \rdata[26]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(26), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(26), O => \rdata[26]_i_1_n_0\ ); \rdata[27]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(27), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(27), O => \rdata[27]_i_1_n_0\ ); \rdata[28]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(28), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(28), O => \rdata[28]_i_1_n_0\ ); \rdata[29]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(29), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(29), O => \rdata[29]_i_1_n_0\ ); \rdata[2]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(2), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(2), O => \rdata[2]_i_1_n_0\ ); \rdata[30]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(30), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(30), O => \rdata[30]_i_1_n_0\ ); \rdata[31]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFB000000000000" ) port map ( I0 => s_axi_pointer_basic_io_ARADDR(1), I1 => s_axi_pointer_basic_io_ARADDR(4), I2 => s_axi_pointer_basic_io_ARADDR(0), I3 => s_axi_pointer_basic_io_ARADDR(2), I4 => s_axi_pointer_basic_io_ARVALID, I5 => \^s_axi_pointer_basic_io_rvalid\(0), O => \rdata[31]_i_1_n_0\ ); \rdata[31]_i_2\: unisim.vcomponents.LUT2 generic map( INIT => X"8" ) port map ( I0 => \^s_axi_pointer_basic_io_rvalid\(0), I1 => s_axi_pointer_basic_io_ARVALID, O => ar_hs ); \rdata[31]_i_3\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(31), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(31), O => \rdata[31]_i_3_n_0\ ); \rdata[3]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(3), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(3), O => \rdata[3]_i_1_n_0\ ); \rdata[4]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(4), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(4), O => \rdata[4]_i_1_n_0\ ); \rdata[5]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(5), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(5), O => \rdata[5]_i_1_n_0\ ); \rdata[6]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(6), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(6), O => \rdata[6]_i_1_n_0\ ); \rdata[7]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(7), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(7), O => \rdata[7]_i_1_n_0\ ); \rdata[8]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(8), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(8), O => \rdata[8]_i_1_n_0\ ); \rdata[9]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => int_d_o(9), I1 => s_axi_pointer_basic_io_ARADDR(3), I2 => \^q\(9), O => \rdata[9]_i_1_n_0\ ); \rdata_reg[0]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => '1', D => \rdata[0]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(0), R => '0' ); \rdata_reg[10]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[10]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(10), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[11]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[11]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(11), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[12]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[12]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(12), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[13]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[13]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(13), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[14]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[14]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(14), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[15]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[15]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(15), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[16]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[16]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(16), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[17]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[17]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(17), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[18]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[18]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(18), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[19]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[19]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(19), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[1]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[1]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(1), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[20]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[20]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(20), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[21]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[21]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(21), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[22]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[22]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(22), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[23]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[23]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(23), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[24]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[24]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(24), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[25]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[25]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(25), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[26]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[26]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(26), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[27]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[27]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(27), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[28]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[28]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(28), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[29]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[29]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(29), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[2]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[2]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(2), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[30]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[30]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(30), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[31]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[31]_i_3_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(31), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[3]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[3]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(3), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[4]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[4]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(4), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[5]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[5]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(5), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[6]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[6]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(6), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[7]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[7]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(7), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[8]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[8]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(8), R => \rdata[31]_i_1_n_0\ ); \rdata_reg[9]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ar_hs, D => \rdata[9]_i_1_n_0\, Q => \^s_axi_pointer_basic_io_rdata\(9), R => \rdata[31]_i_1_n_0\ ); \waddr[4]_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"8" ) port map ( I0 => s_axi_pointer_basic_io_AWVALID, I1 => \^out\(0), O => waddr ); \waddr_reg[0]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => waddr, D => s_axi_pointer_basic_io_AWADDR(0), Q => \waddr_reg_n_0_[0]\, R => '0' ); \waddr_reg[1]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => waddr, D => s_axi_pointer_basic_io_AWADDR(1), Q => \waddr_reg_n_0_[1]\, R => '0' ); \waddr_reg[2]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => waddr, D => s_axi_pointer_basic_io_AWADDR(2), Q => \waddr_reg_n_0_[2]\, R => '0' ); \waddr_reg[3]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => waddr, D => s_axi_pointer_basic_io_AWADDR(3), Q => \waddr_reg_n_0_[3]\, R => '0' ); \waddr_reg[4]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => waddr, D => s_axi_pointer_basic_io_AWADDR(4), Q => \waddr_reg_n_0_[4]\, R => '0' ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic is port ( ap_clk : in STD_LOGIC; ap_rst_n : in STD_LOGIC; ap_start : in STD_LOGIC; ap_done : out STD_LOGIC; ap_idle : out STD_LOGIC; ap_ready : out STD_LOGIC; s_axi_pointer_basic_io_AWVALID : in STD_LOGIC; s_axi_pointer_basic_io_AWREADY : out STD_LOGIC; s_axi_pointer_basic_io_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 ); s_axi_pointer_basic_io_WVALID : in STD_LOGIC; s_axi_pointer_basic_io_WREADY : out STD_LOGIC; s_axi_pointer_basic_io_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_pointer_basic_io_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_pointer_basic_io_ARVALID : in STD_LOGIC; s_axi_pointer_basic_io_ARREADY : out STD_LOGIC; s_axi_pointer_basic_io_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 ); s_axi_pointer_basic_io_RVALID : out STD_LOGIC; s_axi_pointer_basic_io_RREADY : in STD_LOGIC; s_axi_pointer_basic_io_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_pointer_basic_io_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_pointer_basic_io_BVALID : out STD_LOGIC; s_axi_pointer_basic_io_BREADY : in STD_LOGIC; s_axi_pointer_basic_io_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ) ); attribute C_S_AXI_DATA_WIDTH : integer; attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic : entity is 32; attribute C_S_AXI_POINTER_BASIC_IO_ADDR_WIDTH : integer; attribute C_S_AXI_POINTER_BASIC_IO_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic : entity is 5; attribute C_S_AXI_POINTER_BASIC_IO_DATA_WIDTH : integer; attribute C_S_AXI_POINTER_BASIC_IO_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic : entity is 32; attribute C_S_AXI_POINTER_BASIC_IO_WSTRB_WIDTH : integer; attribute C_S_AXI_POINTER_BASIC_IO_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic : entity is 4; attribute C_S_AXI_WSTRB_WIDTH : integer; attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic : entity is 4; attribute ap_ST_fsm_state1 : string; attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic : entity is "3'b001"; attribute ap_ST_fsm_state2 : string; attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic : entity is "3'b010"; attribute ap_ST_fsm_state3 : string; attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic : entity is "3'b100"; attribute hls_module : string; attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic : entity is "yes"; end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic is signal \<const0>\ : STD_LOGIC; signal \acc[0]_i_2_n_0\ : STD_LOGIC; signal \acc[0]_i_3_n_0\ : STD_LOGIC; signal \acc[0]_i_4_n_0\ : STD_LOGIC; signal \acc[0]_i_5_n_0\ : STD_LOGIC; signal \acc[12]_i_2_n_0\ : STD_LOGIC; signal \acc[12]_i_3_n_0\ : STD_LOGIC; signal \acc[12]_i_4_n_0\ : STD_LOGIC; signal \acc[12]_i_5_n_0\ : STD_LOGIC; signal \acc[16]_i_2_n_0\ : STD_LOGIC; signal \acc[16]_i_3_n_0\ : STD_LOGIC; signal \acc[16]_i_4_n_0\ : STD_LOGIC; signal \acc[16]_i_5_n_0\ : STD_LOGIC; signal \acc[20]_i_2_n_0\ : STD_LOGIC; signal \acc[20]_i_3_n_0\ : STD_LOGIC; signal \acc[20]_i_4_n_0\ : STD_LOGIC; signal \acc[20]_i_5_n_0\ : STD_LOGIC; signal \acc[24]_i_2_n_0\ : STD_LOGIC; signal \acc[24]_i_3_n_0\ : STD_LOGIC; signal \acc[24]_i_4_n_0\ : STD_LOGIC; signal \acc[24]_i_5_n_0\ : STD_LOGIC; signal \acc[28]_i_2_n_0\ : STD_LOGIC; signal \acc[28]_i_3_n_0\ : STD_LOGIC; signal \acc[28]_i_4_n_0\ : STD_LOGIC; signal \acc[28]_i_5_n_0\ : STD_LOGIC; signal \acc[4]_i_2_n_0\ : STD_LOGIC; signal \acc[4]_i_3_n_0\ : STD_LOGIC; signal \acc[4]_i_4_n_0\ : STD_LOGIC; signal \acc[4]_i_5_n_0\ : STD_LOGIC; signal \acc[8]_i_2_n_0\ : STD_LOGIC; signal \acc[8]_i_3_n_0\ : STD_LOGIC; signal \acc[8]_i_4_n_0\ : STD_LOGIC; signal \acc[8]_i_5_n_0\ : STD_LOGIC; signal acc_reg : STD_LOGIC_VECTOR ( 31 downto 0 ); signal \acc_reg[0]_i_1_n_0\ : STD_LOGIC; signal \acc_reg[0]_i_1_n_1\ : STD_LOGIC; signal \acc_reg[0]_i_1_n_2\ : STD_LOGIC; signal \acc_reg[0]_i_1_n_3\ : STD_LOGIC; signal \acc_reg[0]_i_1_n_4\ : STD_LOGIC; signal \acc_reg[0]_i_1_n_5\ : STD_LOGIC; signal \acc_reg[0]_i_1_n_6\ : STD_LOGIC; signal \acc_reg[0]_i_1_n_7\ : STD_LOGIC; signal \acc_reg[12]_i_1_n_0\ : STD_LOGIC; signal \acc_reg[12]_i_1_n_1\ : STD_LOGIC; signal \acc_reg[12]_i_1_n_2\ : STD_LOGIC; signal \acc_reg[12]_i_1_n_3\ : STD_LOGIC; signal \acc_reg[12]_i_1_n_4\ : STD_LOGIC; signal \acc_reg[12]_i_1_n_5\ : STD_LOGIC; signal \acc_reg[12]_i_1_n_6\ : STD_LOGIC; signal \acc_reg[12]_i_1_n_7\ : STD_LOGIC; signal \acc_reg[16]_i_1_n_0\ : STD_LOGIC; signal \acc_reg[16]_i_1_n_1\ : STD_LOGIC; signal \acc_reg[16]_i_1_n_2\ : STD_LOGIC; signal \acc_reg[16]_i_1_n_3\ : STD_LOGIC; signal \acc_reg[16]_i_1_n_4\ : STD_LOGIC; signal \acc_reg[16]_i_1_n_5\ : STD_LOGIC; signal \acc_reg[16]_i_1_n_6\ : STD_LOGIC; signal \acc_reg[16]_i_1_n_7\ : STD_LOGIC; signal \acc_reg[20]_i_1_n_0\ : STD_LOGIC; signal \acc_reg[20]_i_1_n_1\ : STD_LOGIC; signal \acc_reg[20]_i_1_n_2\ : STD_LOGIC; signal \acc_reg[20]_i_1_n_3\ : STD_LOGIC; signal \acc_reg[20]_i_1_n_4\ : STD_LOGIC; signal \acc_reg[20]_i_1_n_5\ : STD_LOGIC; signal \acc_reg[20]_i_1_n_6\ : STD_LOGIC; signal \acc_reg[20]_i_1_n_7\ : STD_LOGIC; signal \acc_reg[24]_i_1_n_0\ : STD_LOGIC; signal \acc_reg[24]_i_1_n_1\ : STD_LOGIC; signal \acc_reg[24]_i_1_n_2\ : STD_LOGIC; signal \acc_reg[24]_i_1_n_3\ : STD_LOGIC; signal \acc_reg[24]_i_1_n_4\ : STD_LOGIC; signal \acc_reg[24]_i_1_n_5\ : STD_LOGIC; signal \acc_reg[24]_i_1_n_6\ : STD_LOGIC; signal \acc_reg[24]_i_1_n_7\ : STD_LOGIC; signal \acc_reg[28]_i_1_n_1\ : STD_LOGIC; signal \acc_reg[28]_i_1_n_2\ : STD_LOGIC; signal \acc_reg[28]_i_1_n_3\ : STD_LOGIC; signal \acc_reg[28]_i_1_n_4\ : STD_LOGIC; signal \acc_reg[28]_i_1_n_5\ : STD_LOGIC; signal \acc_reg[28]_i_1_n_6\ : STD_LOGIC; signal \acc_reg[28]_i_1_n_7\ : STD_LOGIC; signal \acc_reg[4]_i_1_n_0\ : STD_LOGIC; signal \acc_reg[4]_i_1_n_1\ : STD_LOGIC; signal \acc_reg[4]_i_1_n_2\ : STD_LOGIC; signal \acc_reg[4]_i_1_n_3\ : STD_LOGIC; signal \acc_reg[4]_i_1_n_4\ : STD_LOGIC; signal \acc_reg[4]_i_1_n_5\ : STD_LOGIC; signal \acc_reg[4]_i_1_n_6\ : STD_LOGIC; signal \acc_reg[4]_i_1_n_7\ : STD_LOGIC; signal \acc_reg[8]_i_1_n_0\ : STD_LOGIC; signal \acc_reg[8]_i_1_n_1\ : STD_LOGIC; signal \acc_reg[8]_i_1_n_2\ : STD_LOGIC; signal \acc_reg[8]_i_1_n_3\ : STD_LOGIC; signal \acc_reg[8]_i_1_n_4\ : STD_LOGIC; signal \acc_reg[8]_i_1_n_5\ : STD_LOGIC; signal \acc_reg[8]_i_1_n_6\ : STD_LOGIC; signal \acc_reg[8]_i_1_n_7\ : STD_LOGIC; signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC; signal ap_CS_fsm_state2 : STD_LOGIC; signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 ); signal ap_NS_fsm1 : STD_LOGIC; signal \^ap_done\ : STD_LOGIC; signal ap_rst_n_inv : STD_LOGIC; signal d_i : STD_LOGIC_VECTOR ( 31 downto 0 ); signal d_read_reg_52 : STD_LOGIC_VECTOR ( 31 downto 0 ); signal \NLW_acc_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair31"; attribute FSM_ENCODING : string; attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none"; attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none"; attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none"; attribute SOFT_HLUTNM of ap_idle_INST_0 : label is "soft_lutpair31"; begin ap_done <= \^ap_done\; ap_ready <= \^ap_done\; s_axi_pointer_basic_io_BRESP(1) <= \<const0>\; s_axi_pointer_basic_io_BRESP(0) <= \<const0>\; s_axi_pointer_basic_io_RRESP(1) <= \<const0>\; s_axi_pointer_basic_io_RRESP(0) <= \<const0>\; GND: unisim.vcomponents.GND port map ( G => \<const0>\ ); \acc[0]_i_2\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(3), I1 => acc_reg(3), O => \acc[0]_i_2_n_0\ ); \acc[0]_i_3\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(2), I1 => acc_reg(2), O => \acc[0]_i_3_n_0\ ); \acc[0]_i_4\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(1), I1 => acc_reg(1), O => \acc[0]_i_4_n_0\ ); \acc[0]_i_5\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(0), I1 => acc_reg(0), O => \acc[0]_i_5_n_0\ ); \acc[12]_i_2\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(15), I1 => acc_reg(15), O => \acc[12]_i_2_n_0\ ); \acc[12]_i_3\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(14), I1 => acc_reg(14), O => \acc[12]_i_3_n_0\ ); \acc[12]_i_4\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(13), I1 => acc_reg(13), O => \acc[12]_i_4_n_0\ ); \acc[12]_i_5\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(12), I1 => acc_reg(12), O => \acc[12]_i_5_n_0\ ); \acc[16]_i_2\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(19), I1 => acc_reg(19), O => \acc[16]_i_2_n_0\ ); \acc[16]_i_3\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(18), I1 => acc_reg(18), O => \acc[16]_i_3_n_0\ ); \acc[16]_i_4\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(17), I1 => acc_reg(17), O => \acc[16]_i_4_n_0\ ); \acc[16]_i_5\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(16), I1 => acc_reg(16), O => \acc[16]_i_5_n_0\ ); \acc[20]_i_2\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(23), I1 => acc_reg(23), O => \acc[20]_i_2_n_0\ ); \acc[20]_i_3\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(22), I1 => acc_reg(22), O => \acc[20]_i_3_n_0\ ); \acc[20]_i_4\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(21), I1 => acc_reg(21), O => \acc[20]_i_4_n_0\ ); \acc[20]_i_5\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(20), I1 => acc_reg(20), O => \acc[20]_i_5_n_0\ ); \acc[24]_i_2\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(27), I1 => acc_reg(27), O => \acc[24]_i_2_n_0\ ); \acc[24]_i_3\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(26), I1 => acc_reg(26), O => \acc[24]_i_3_n_0\ ); \acc[24]_i_4\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(25), I1 => acc_reg(25), O => \acc[24]_i_4_n_0\ ); \acc[24]_i_5\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(24), I1 => acc_reg(24), O => \acc[24]_i_5_n_0\ ); \acc[28]_i_2\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => acc_reg(31), I1 => d_read_reg_52(31), O => \acc[28]_i_2_n_0\ ); \acc[28]_i_3\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(30), I1 => acc_reg(30), O => \acc[28]_i_3_n_0\ ); \acc[28]_i_4\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(29), I1 => acc_reg(29), O => \acc[28]_i_4_n_0\ ); \acc[28]_i_5\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(28), I1 => acc_reg(28), O => \acc[28]_i_5_n_0\ ); \acc[4]_i_2\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(7), I1 => acc_reg(7), O => \acc[4]_i_2_n_0\ ); \acc[4]_i_3\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(6), I1 => acc_reg(6), O => \acc[4]_i_3_n_0\ ); \acc[4]_i_4\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(5), I1 => acc_reg(5), O => \acc[4]_i_4_n_0\ ); \acc[4]_i_5\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(4), I1 => acc_reg(4), O => \acc[4]_i_5_n_0\ ); \acc[8]_i_2\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(11), I1 => acc_reg(11), O => \acc[8]_i_2_n_0\ ); \acc[8]_i_3\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(10), I1 => acc_reg(10), O => \acc[8]_i_3_n_0\ ); \acc[8]_i_4\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(9), I1 => acc_reg(9), O => \acc[8]_i_4_n_0\ ); \acc[8]_i_5\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => d_read_reg_52(8), I1 => acc_reg(8), O => \acc[8]_i_5_n_0\ ); \acc_reg[0]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[0]_i_1_n_7\, Q => acc_reg(0), R => '0' ); \acc_reg[0]_i_1\: unisim.vcomponents.CARRY4 port map ( CI => '0', CO(3) => \acc_reg[0]_i_1_n_0\, CO(2) => \acc_reg[0]_i_1_n_1\, CO(1) => \acc_reg[0]_i_1_n_2\, CO(0) => \acc_reg[0]_i_1_n_3\, CYINIT => '0', DI(3 downto 0) => d_read_reg_52(3 downto 0), O(3) => \acc_reg[0]_i_1_n_4\, O(2) => \acc_reg[0]_i_1_n_5\, O(1) => \acc_reg[0]_i_1_n_6\, O(0) => \acc_reg[0]_i_1_n_7\, S(3) => \acc[0]_i_2_n_0\, S(2) => \acc[0]_i_3_n_0\, S(1) => \acc[0]_i_4_n_0\, S(0) => \acc[0]_i_5_n_0\ ); \acc_reg[10]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[8]_i_1_n_5\, Q => acc_reg(10), R => '0' ); \acc_reg[11]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[8]_i_1_n_4\, Q => acc_reg(11), R => '0' ); \acc_reg[12]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[12]_i_1_n_7\, Q => acc_reg(12), R => '0' ); \acc_reg[12]_i_1\: unisim.vcomponents.CARRY4 port map ( CI => \acc_reg[8]_i_1_n_0\, CO(3) => \acc_reg[12]_i_1_n_0\, CO(2) => \acc_reg[12]_i_1_n_1\, CO(1) => \acc_reg[12]_i_1_n_2\, CO(0) => \acc_reg[12]_i_1_n_3\, CYINIT => '0', DI(3 downto 0) => d_read_reg_52(15 downto 12), O(3) => \acc_reg[12]_i_1_n_4\, O(2) => \acc_reg[12]_i_1_n_5\, O(1) => \acc_reg[12]_i_1_n_6\, O(0) => \acc_reg[12]_i_1_n_7\, S(3) => \acc[12]_i_2_n_0\, S(2) => \acc[12]_i_3_n_0\, S(1) => \acc[12]_i_4_n_0\, S(0) => \acc[12]_i_5_n_0\ ); \acc_reg[13]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[12]_i_1_n_6\, Q => acc_reg(13), R => '0' ); \acc_reg[14]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[12]_i_1_n_5\, Q => acc_reg(14), R => '0' ); \acc_reg[15]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[12]_i_1_n_4\, Q => acc_reg(15), R => '0' ); \acc_reg[16]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[16]_i_1_n_7\, Q => acc_reg(16), R => '0' ); \acc_reg[16]_i_1\: unisim.vcomponents.CARRY4 port map ( CI => \acc_reg[12]_i_1_n_0\, CO(3) => \acc_reg[16]_i_1_n_0\, CO(2) => \acc_reg[16]_i_1_n_1\, CO(1) => \acc_reg[16]_i_1_n_2\, CO(0) => \acc_reg[16]_i_1_n_3\, CYINIT => '0', DI(3 downto 0) => d_read_reg_52(19 downto 16), O(3) => \acc_reg[16]_i_1_n_4\, O(2) => \acc_reg[16]_i_1_n_5\, O(1) => \acc_reg[16]_i_1_n_6\, O(0) => \acc_reg[16]_i_1_n_7\, S(3) => \acc[16]_i_2_n_0\, S(2) => \acc[16]_i_3_n_0\, S(1) => \acc[16]_i_4_n_0\, S(0) => \acc[16]_i_5_n_0\ ); \acc_reg[17]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[16]_i_1_n_6\, Q => acc_reg(17), R => '0' ); \acc_reg[18]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[16]_i_1_n_5\, Q => acc_reg(18), R => '0' ); \acc_reg[19]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[16]_i_1_n_4\, Q => acc_reg(19), R => '0' ); \acc_reg[1]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[0]_i_1_n_6\, Q => acc_reg(1), R => '0' ); \acc_reg[20]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[20]_i_1_n_7\, Q => acc_reg(20), R => '0' ); \acc_reg[20]_i_1\: unisim.vcomponents.CARRY4 port map ( CI => \acc_reg[16]_i_1_n_0\, CO(3) => \acc_reg[20]_i_1_n_0\, CO(2) => \acc_reg[20]_i_1_n_1\, CO(1) => \acc_reg[20]_i_1_n_2\, CO(0) => \acc_reg[20]_i_1_n_3\, CYINIT => '0', DI(3 downto 0) => d_read_reg_52(23 downto 20), O(3) => \acc_reg[20]_i_1_n_4\, O(2) => \acc_reg[20]_i_1_n_5\, O(1) => \acc_reg[20]_i_1_n_6\, O(0) => \acc_reg[20]_i_1_n_7\, S(3) => \acc[20]_i_2_n_0\, S(2) => \acc[20]_i_3_n_0\, S(1) => \acc[20]_i_4_n_0\, S(0) => \acc[20]_i_5_n_0\ ); \acc_reg[21]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[20]_i_1_n_6\, Q => acc_reg(21), R => '0' ); \acc_reg[22]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[20]_i_1_n_5\, Q => acc_reg(22), R => '0' ); \acc_reg[23]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[20]_i_1_n_4\, Q => acc_reg(23), R => '0' ); \acc_reg[24]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[24]_i_1_n_7\, Q => acc_reg(24), R => '0' ); \acc_reg[24]_i_1\: unisim.vcomponents.CARRY4 port map ( CI => \acc_reg[20]_i_1_n_0\, CO(3) => \acc_reg[24]_i_1_n_0\, CO(2) => \acc_reg[24]_i_1_n_1\, CO(1) => \acc_reg[24]_i_1_n_2\, CO(0) => \acc_reg[24]_i_1_n_3\, CYINIT => '0', DI(3 downto 0) => d_read_reg_52(27 downto 24), O(3) => \acc_reg[24]_i_1_n_4\, O(2) => \acc_reg[24]_i_1_n_5\, O(1) => \acc_reg[24]_i_1_n_6\, O(0) => \acc_reg[24]_i_1_n_7\, S(3) => \acc[24]_i_2_n_0\, S(2) => \acc[24]_i_3_n_0\, S(1) => \acc[24]_i_4_n_0\, S(0) => \acc[24]_i_5_n_0\ ); \acc_reg[25]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[24]_i_1_n_6\, Q => acc_reg(25), R => '0' ); \acc_reg[26]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[24]_i_1_n_5\, Q => acc_reg(26), R => '0' ); \acc_reg[27]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[24]_i_1_n_4\, Q => acc_reg(27), R => '0' ); \acc_reg[28]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[28]_i_1_n_7\, Q => acc_reg(28), R => '0' ); \acc_reg[28]_i_1\: unisim.vcomponents.CARRY4 port map ( CI => \acc_reg[24]_i_1_n_0\, CO(3) => \NLW_acc_reg[28]_i_1_CO_UNCONNECTED\(3), CO(2) => \acc_reg[28]_i_1_n_1\, CO(1) => \acc_reg[28]_i_1_n_2\, CO(0) => \acc_reg[28]_i_1_n_3\, CYINIT => '0', DI(3) => '0', DI(2 downto 0) => d_read_reg_52(30 downto 28), O(3) => \acc_reg[28]_i_1_n_4\, O(2) => \acc_reg[28]_i_1_n_5\, O(1) => \acc_reg[28]_i_1_n_6\, O(0) => \acc_reg[28]_i_1_n_7\, S(3) => \acc[28]_i_2_n_0\, S(2) => \acc[28]_i_3_n_0\, S(1) => \acc[28]_i_4_n_0\, S(0) => \acc[28]_i_5_n_0\ ); \acc_reg[29]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[28]_i_1_n_6\, Q => acc_reg(29), R => '0' ); \acc_reg[2]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[0]_i_1_n_5\, Q => acc_reg(2), R => '0' ); \acc_reg[30]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[28]_i_1_n_5\, Q => acc_reg(30), R => '0' ); \acc_reg[31]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[28]_i_1_n_4\, Q => acc_reg(31), R => '0' ); \acc_reg[3]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[0]_i_1_n_4\, Q => acc_reg(3), R => '0' ); \acc_reg[4]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[4]_i_1_n_7\, Q => acc_reg(4), R => '0' ); \acc_reg[4]_i_1\: unisim.vcomponents.CARRY4 port map ( CI => \acc_reg[0]_i_1_n_0\, CO(3) => \acc_reg[4]_i_1_n_0\, CO(2) => \acc_reg[4]_i_1_n_1\, CO(1) => \acc_reg[4]_i_1_n_2\, CO(0) => \acc_reg[4]_i_1_n_3\, CYINIT => '0', DI(3 downto 0) => d_read_reg_52(7 downto 4), O(3) => \acc_reg[4]_i_1_n_4\, O(2) => \acc_reg[4]_i_1_n_5\, O(1) => \acc_reg[4]_i_1_n_6\, O(0) => \acc_reg[4]_i_1_n_7\, S(3) => \acc[4]_i_2_n_0\, S(2) => \acc[4]_i_3_n_0\, S(1) => \acc[4]_i_4_n_0\, S(0) => \acc[4]_i_5_n_0\ ); \acc_reg[5]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[4]_i_1_n_6\, Q => acc_reg(5), R => '0' ); \acc_reg[6]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[4]_i_1_n_5\, Q => acc_reg(6), R => '0' ); \acc_reg[7]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[4]_i_1_n_4\, Q => acc_reg(7), R => '0' ); \acc_reg[8]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[8]_i_1_n_7\, Q => acc_reg(8), R => '0' ); \acc_reg[8]_i_1\: unisim.vcomponents.CARRY4 port map ( CI => \acc_reg[4]_i_1_n_0\, CO(3) => \acc_reg[8]_i_1_n_0\, CO(2) => \acc_reg[8]_i_1_n_1\, CO(1) => \acc_reg[8]_i_1_n_2\, CO(0) => \acc_reg[8]_i_1_n_3\, CYINIT => '0', DI(3 downto 0) => d_read_reg_52(11 downto 8), O(3) => \acc_reg[8]_i_1_n_4\, O(2) => \acc_reg[8]_i_1_n_5\, O(1) => \acc_reg[8]_i_1_n_6\, O(0) => \acc_reg[8]_i_1_n_7\, S(3) => \acc[8]_i_2_n_0\, S(2) => \acc[8]_i_3_n_0\, S(1) => \acc[8]_i_4_n_0\, S(0) => \acc[8]_i_5_n_0\ ); \acc_reg[9]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => ap_CS_fsm_state2, D => \acc_reg[8]_i_1_n_6\, Q => acc_reg(9), R => '0' ); \ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"4555" ) port map ( I0 => ap_CS_fsm_state2, I1 => \^ap_done\, I2 => ap_start, I3 => \ap_CS_fsm_reg_n_0_[0]\, O => ap_NS_fsm(0) ); \ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"0040" ) port map ( I0 => \^ap_done\, I1 => ap_start, I2 => \ap_CS_fsm_reg_n_0_[0]\, I3 => ap_CS_fsm_state2, O => ap_NS_fsm(1) ); \ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => ap_clk, CE => '1', D => ap_NS_fsm(0), Q => \ap_CS_fsm_reg_n_0_[0]\, S => ap_rst_n_inv ); \ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => '1', D => ap_NS_fsm(1), Q => ap_CS_fsm_state2, R => ap_rst_n_inv ); \ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => ap_clk, CE => '1', D => ap_CS_fsm_state2, Q => \^ap_done\, R => ap_rst_n_inv ); ap_idle_INST_0: unisim.vcomponents.LUT2 generic map( INIT => X"2" ) port map ( I0 => \ap_CS_fsm_reg_n_0_[0]\, I1 => ap_start, O => ap_idle ); \d_read_reg_52[31]_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"8" ) port map ( I0 => ap_start, I1 => \ap_CS_fsm_reg_n_0_[0]\, O => ap_NS_fsm1 ); \d_read_reg_52_reg[0]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(0), Q => d_read_reg_52(0), R => '0' ); \d_read_reg_52_reg[10]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(10), Q => d_read_reg_52(10), R => '0' ); \d_read_reg_52_reg[11]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(11), Q => d_read_reg_52(11), R => '0' ); \d_read_reg_52_reg[12]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(12), Q => d_read_reg_52(12), R => '0' ); \d_read_reg_52_reg[13]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(13), Q => d_read_reg_52(13), R => '0' ); \d_read_reg_52_reg[14]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(14), Q => d_read_reg_52(14), R => '0' ); \d_read_reg_52_reg[15]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(15), Q => d_read_reg_52(15), R => '0' ); \d_read_reg_52_reg[16]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(16), Q => d_read_reg_52(16), R => '0' ); \d_read_reg_52_reg[17]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(17), Q => d_read_reg_52(17), R => '0' ); \d_read_reg_52_reg[18]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(18), Q => d_read_reg_52(18), R => '0' ); \d_read_reg_52_reg[19]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(19), Q => d_read_reg_52(19), R => '0' ); \d_read_reg_52_reg[1]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(1), Q => d_read_reg_52(1), R => '0' ); \d_read_reg_52_reg[20]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(20), Q => d_read_reg_52(20), R => '0' ); \d_read_reg_52_reg[21]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(21), Q => d_read_reg_52(21), R => '0' ); \d_read_reg_52_reg[22]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(22), Q => d_read_reg_52(22), R => '0' ); \d_read_reg_52_reg[23]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(23), Q => d_read_reg_52(23), R => '0' ); \d_read_reg_52_reg[24]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(24), Q => d_read_reg_52(24), R => '0' ); \d_read_reg_52_reg[25]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(25), Q => d_read_reg_52(25), R => '0' ); \d_read_reg_52_reg[26]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(26), Q => d_read_reg_52(26), R => '0' ); \d_read_reg_52_reg[27]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(27), Q => d_read_reg_52(27), R => '0' ); \d_read_reg_52_reg[28]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(28), Q => d_read_reg_52(28), R => '0' ); \d_read_reg_52_reg[29]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(29), Q => d_read_reg_52(29), R => '0' ); \d_read_reg_52_reg[2]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(2), Q => d_read_reg_52(2), R => '0' ); \d_read_reg_52_reg[30]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(30), Q => d_read_reg_52(30), R => '0' ); \d_read_reg_52_reg[31]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(31), Q => d_read_reg_52(31), R => '0' ); \d_read_reg_52_reg[3]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(3), Q => d_read_reg_52(3), R => '0' ); \d_read_reg_52_reg[4]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(4), Q => d_read_reg_52(4), R => '0' ); \d_read_reg_52_reg[5]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(5), Q => d_read_reg_52(5), R => '0' ); \d_read_reg_52_reg[6]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(6), Q => d_read_reg_52(6), R => '0' ); \d_read_reg_52_reg[7]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(7), Q => d_read_reg_52(7), R => '0' ); \d_read_reg_52_reg[8]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(8), Q => d_read_reg_52(8), R => '0' ); \d_read_reg_52_reg[9]\: unisim.vcomponents.FDRE port map ( C => ap_clk, CE => ap_NS_fsm1, D => d_i(9), Q => d_read_reg_52(9), R => '0' ); pointer_basic_pointer_basic_io_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic_pointer_basic_io_s_axi port map ( D(31 downto 0) => acc_reg(31 downto 0), Q(31 downto 0) => d_i(31 downto 0), SR(0) => ap_rst_n_inv, \ap_CS_fsm_reg[2]\(0) => \^ap_done\, ap_clk => ap_clk, ap_rst_n => ap_rst_n, \out\(2) => s_axi_pointer_basic_io_BVALID, \out\(1) => s_axi_pointer_basic_io_WREADY, \out\(0) => s_axi_pointer_basic_io_AWREADY, s_axi_pointer_basic_io_ARADDR(4 downto 0) => s_axi_pointer_basic_io_ARADDR(4 downto 0), s_axi_pointer_basic_io_ARVALID => s_axi_pointer_basic_io_ARVALID, s_axi_pointer_basic_io_AWADDR(4 downto 0) => s_axi_pointer_basic_io_AWADDR(4 downto 0), s_axi_pointer_basic_io_AWVALID => s_axi_pointer_basic_io_AWVALID, s_axi_pointer_basic_io_BREADY => s_axi_pointer_basic_io_BREADY, s_axi_pointer_basic_io_RDATA(31 downto 0) => s_axi_pointer_basic_io_RDATA(31 downto 0), s_axi_pointer_basic_io_RREADY => s_axi_pointer_basic_io_RREADY, s_axi_pointer_basic_io_RVALID(1) => s_axi_pointer_basic_io_RVALID, s_axi_pointer_basic_io_RVALID(0) => s_axi_pointer_basic_io_ARREADY, s_axi_pointer_basic_io_WDATA(31 downto 0) => s_axi_pointer_basic_io_WDATA(31 downto 0), s_axi_pointer_basic_io_WSTRB(3 downto 0) => s_axi_pointer_basic_io_WSTRB(3 downto 0), s_axi_pointer_basic_io_WVALID => s_axi_pointer_basic_io_WVALID ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is port ( s_axi_pointer_basic_io_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 ); s_axi_pointer_basic_io_AWVALID : in STD_LOGIC; s_axi_pointer_basic_io_AWREADY : out STD_LOGIC; s_axi_pointer_basic_io_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_pointer_basic_io_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_pointer_basic_io_WVALID : in STD_LOGIC; s_axi_pointer_basic_io_WREADY : out STD_LOGIC; s_axi_pointer_basic_io_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_pointer_basic_io_BVALID : out STD_LOGIC; s_axi_pointer_basic_io_BREADY : in STD_LOGIC; s_axi_pointer_basic_io_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 ); s_axi_pointer_basic_io_ARVALID : in STD_LOGIC; s_axi_pointer_basic_io_ARREADY : out STD_LOGIC; s_axi_pointer_basic_io_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_pointer_basic_io_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_pointer_basic_io_RVALID : out STD_LOGIC; s_axi_pointer_basic_io_RREADY : in STD_LOGIC; ap_clk : in STD_LOGIC; ap_rst_n : in STD_LOGIC; ap_start : in STD_LOGIC; ap_done : out STD_LOGIC; ap_idle : out STD_LOGIC; ap_ready : out STD_LOGIC ); attribute NotValidForBitStream : boolean; attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true; attribute CHECK_LICENSE_TYPE : string; attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_pointer_basic_0_0,pointer_basic,{}"; attribute DowngradeIPIdentifiedWarnings : string; attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes"; attribute IP_DEFINITION_SOURCE : string; attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS"; attribute X_CORE_INFO : string; attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "pointer_basic,Vivado 2018.2"; attribute hls_module : string; attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes"; end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is attribute C_S_AXI_DATA_WIDTH : integer; attribute C_S_AXI_DATA_WIDTH of inst : label is 32; attribute C_S_AXI_POINTER_BASIC_IO_ADDR_WIDTH : integer; attribute C_S_AXI_POINTER_BASIC_IO_ADDR_WIDTH of inst : label is 5; attribute C_S_AXI_POINTER_BASIC_IO_DATA_WIDTH : integer; attribute C_S_AXI_POINTER_BASIC_IO_DATA_WIDTH of inst : label is 32; attribute C_S_AXI_POINTER_BASIC_IO_WSTRB_WIDTH : integer; attribute C_S_AXI_POINTER_BASIC_IO_WSTRB_WIDTH of inst : label is 4; attribute C_S_AXI_WSTRB_WIDTH : integer; attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4; attribute ap_ST_fsm_state1 : string; attribute ap_ST_fsm_state1 of inst : label is "3'b001"; attribute ap_ST_fsm_state2 : string; attribute ap_ST_fsm_state2 of inst : label is "3'b010"; attribute ap_ST_fsm_state3 : string; attribute ap_ST_fsm_state3 of inst : label is "3'b100"; attribute X_INTERFACE_INFO : string; attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK"; attribute X_INTERFACE_PARAMETER : string; attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_pointer_basic_io, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0"; attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done"; attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle"; attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready"; attribute X_INTERFACE_PARAMETER of ap_ready : signal is "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"; attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST"; attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"; attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io ARREADY"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io ARVALID"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io AWREADY"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io AWVALID"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io BREADY"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io BVALID"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io RREADY"; attribute X_INTERFACE_PARAMETER of s_axi_pointer_basic_io_RREADY : signal is "XIL_INTERFACENAME s_axi_pointer_basic_io, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io RVALID"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io WREADY"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io WVALID"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io ARADDR"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io AWADDR"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io BRESP"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io RDATA"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io RRESP"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io WDATA"; attribute X_INTERFACE_INFO of s_axi_pointer_basic_io_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_pointer_basic_io WSTRB"; begin inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointer_basic port map ( ap_clk => ap_clk, ap_done => ap_done, ap_idle => ap_idle, ap_ready => ap_ready, ap_rst_n => ap_rst_n, ap_start => ap_start, s_axi_pointer_basic_io_ARADDR(4 downto 0) => s_axi_pointer_basic_io_ARADDR(4 downto 0), s_axi_pointer_basic_io_ARREADY => s_axi_pointer_basic_io_ARREADY, s_axi_pointer_basic_io_ARVALID => s_axi_pointer_basic_io_ARVALID, s_axi_pointer_basic_io_AWADDR(4 downto 0) => s_axi_pointer_basic_io_AWADDR(4 downto 0), s_axi_pointer_basic_io_AWREADY => s_axi_pointer_basic_io_AWREADY, s_axi_pointer_basic_io_AWVALID => s_axi_pointer_basic_io_AWVALID, s_axi_pointer_basic_io_BREADY => s_axi_pointer_basic_io_BREADY, s_axi_pointer_basic_io_BRESP(1 downto 0) => s_axi_pointer_basic_io_BRESP(1 downto 0), s_axi_pointer_basic_io_BVALID => s_axi_pointer_basic_io_BVALID, s_axi_pointer_basic_io_RDATA(31 downto 0) => s_axi_pointer_basic_io_RDATA(31 downto 0), s_axi_pointer_basic_io_RREADY => s_axi_pointer_basic_io_RREADY, s_axi_pointer_basic_io_RRESP(1 downto 0) => s_axi_pointer_basic_io_RRESP(1 downto 0), s_axi_pointer_basic_io_RVALID => s_axi_pointer_basic_io_RVALID, s_axi_pointer_basic_io_WDATA(31 downto 0) => s_axi_pointer_basic_io_WDATA(31 downto 0), s_axi_pointer_basic_io_WREADY => s_axi_pointer_basic_io_WREADY, s_axi_pointer_basic_io_WSTRB(3 downto 0) => s_axi_pointer_basic_io_WSTRB(3 downto 0), s_axi_pointer_basic_io_WVALID => s_axi_pointer_basic_io_WVALID ); end STRUCTURE;
mit
9e1af0e94e97760c18136047fe4be37d
0.51479
2.591919
false
false
false
false
elionne/easy_bitcoin_wallet
testbench_vowels.vhdl
1
5,679
library IEEE; use IEEE.std_logic_1164.all; entity testbench_vowels is end testbench_vowels; architecture testbench_arch_vowels of testbench_vowels is signal clk : std_logic; signal enable : std_logic; signal length_in, length_out : natural; signal reset : std_logic; signal load_index : natural; signal char : character; signal finished : std_logic; component vowels port ( length_in : in natural; length_out : out natural; enable : in std_logic; reset : in std_logic; load_index : in natural; current_index: out natural; clk : in std_logic; char : out character := 'a'; finished : out std_logic := '1' ); end component; begin list_vowels : vowels port map ( length_in => length_in, length_out => length_out, enable => enable, reset => reset, load_index => load_index, clk => clk, char => char, finished => finished ); length_in <= length_out; process begin -- -------------------- clk <= transport '0'; enable <= transport '1'; reset <= transport '0'; -- -------------------- WAIT FOR 110 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; enable <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; enable <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; assert char = 'u'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; assert char = 'u'; assert finished = '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; reset <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; reset <= transport '0'; assert finished = '0'; assert char = 'a'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; reset <= transport '1'; load_index <= 4; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; reset <= transport '0'; assert finished = '0'; assert char = 'u'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT FOR 10 ns; clk <= transport '1'; -- -------------------- WAIT FOR 10 ns; clk <= transport '0'; -- -------------------- WAIT; END PROCESS; end testbench_arch_vowels;
mit
daa12929fe846968b41ca851018e7d9f
0.351823
4.866324
false
false
false
false
natsutan/NPU
fpga_implement/npu8/npu8.srcs/sources_1/ip/mul16_16/mul16_16_sim_netlist.vhdl
1
599,991
-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved. -- -------------------------------------------------------------------------------- -- Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016 -- Date : Sat Jan 21 17:58:34 2017 -- Host : natu-OMEN-by-HP-Laptop running 64-bit Ubuntu 16.04.1 LTS -- Command : write_vhdl -force -mode funcsim -- /media/natu/data/proj/myproj/NPU/fpga_implement/npu8/npu8.srcs/sources_1/ip/mul16_16/mul16_16_sim_netlist.vhdl -- Design : mul16_16 -- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or -- synthesized. This netlist cannot be used for SDF annotated simulation. -- Device : xcku035-fbva676-3-e -- -------------------------------------------------------------------------------- `protect begin_protected `protect version = 1 `protect encrypt_agent = "XILINX" `protect encrypt_agent_info = "Xilinx Encryption Tool 2015" `protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=64) `protect key_block fPF16TcpNgM9dNC6nyb4WjUK+7bY8P+I62AEEiiM/KOMhIKuPOHBoWeWL2UjxSNO68WLeYIZp8lA I7rHN/CieA== `protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-1", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=128) `protect key_block E6OKJxjnDRUVVFwAhrQMAtoyRVVpuMKsXlca4m9CcIt6QI8vnYN0tf7gH3uVuxZ90322B7kUeFw5 Pu0UeqAoBaSyysHuDqXazxHy7oyk4BIWChvcrp7LULlVLcL76obtSwsXi1ORVmpdTi5b+AcD+WUo OP1PSFj5jpodG+LwXm4= `protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=128) `protect key_block x+agogSsgbiI6PGyBpMY8RQCDzLctIr3EaG23mH5kJHlNmNKNolnP54yJ8Y7nIFi6yl6tlyOLMoF /kxU0pyFmIj8QM0/MArMxPTiemXbDLS2VKtonyK9dDH7VbjFnRWwzK0Ngkas0+nbW3TqGPAY98x3 251QPjQoZCw3A7W9PDc= `protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block KNs7hA49BKKrboRSEkqIGldOa3ndCnhjRkSn8lL1xFfKUn+p+Wbc09ogKV6YYnPU/RaF1LbzyoE4 udPSNea4bST+08IjO5GAxXqUugcig44J+hzpGKmh7oO0TuyNbYq1CnYcsZXaD9vsmNYz8fBDoW2S VK/mYa21mBKTOuTdQ1yp3wi73aJ1G9N6Ngt7ovDUrjyd5oNxxNlvWU8JkJDinbEnci0qjZ3Wu9Wg y44pHUXf6xqwFYJpZ1ZcGRKl83P8p74+pLzt19lw9TPlTfKI++IowVjb6wo36ztNDJS0QjQE5Riv hwbPU/Bt3S82MVCY5NAA6bKC/8NnoWMbmX8Wiw== `protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block QaRubtGbYrmCghuFdQuTgTEtoVYYLcPnD5z0C7mo18fwCG17qy0y8mj8xWiwE6bo49IP1/JXSIw7 rTBwHFOVrmbm926sWNrF1r3IHB83C5cstprQ1om7vnkw9XX87SjkscphhkrHmi08jjzW4qX96m61 /ymclz5TlAocMQJGz/jwscvIMOrrbuH4SkWQOLQnRfx9GIOv5Y7PM+w/wuDSeFXsAXz7Ahq3/qmU cylNfSufW7/zfN4RZB4u+d28AXsuFe03aSF1dpW+uBK1xtNZccvj9h9NMN0cuwxt8ZUlLJw8l6e2 hqRfTTZl1F4qnnrJu6w8h8uEGrmgnQG1AW0epg== `protect key_keyowner="Xilinx", key_keyname="xilinx_2016_05", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block XXj6Nc59BeA5Kznlx14IKravf7ohERw7h0fbO7pT7/HsiPDCWh2DlTGpFUcnbNZslPN2RfE0nJNX WMzLQtaHK4Bm6kxY71OsXEKm7MAIjEdLwOMtJTtlZrbm7chBbSxcW6sjWvI36jk5De3Yct9Ao1py DpQ9NICUtRTwGG8SAiRkAXRh2Jv3rKvnookQrlVxIkNRSBMSgbwuTbq1ze/KMUZebBWwJNUVIC9r RV/i9wjYXBOeCCUk+cGDC5uSpwdLXYV9ZxhQUU6C1ufAaK2m4OIUeBqPc2ski2O0qQYQ67c35k50 ynO8H9PTEROPEOn5c37S7feU+36OcOOAsVBTBA== `protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa" `protect encoding = (enctype="base64", line_length=76, bytes=256) `protect key_block Piu4NefJNGR7BhOid2LCW677jYDe4ctZ2ZzAWO0kGya79Q1cnkSW277IeH6iHKs9LZrwI9A3vQ0/ UAWg5A/lqbSa+vuakSJQNoQcBx2VvjyBdc8qJaGuCHAQZuHZf6MXFHv95SmAfwJO0bMI8a03CaKX rHWvJmj2yOpYgSwTfM2RU9VryY+2rrSZ17i4uO3GTydIeWlq1xmUKgcrY29tf5r32X32D/YZvAh5 i6g3pzSLb6p2CrM2s3O/R+PSWYBlfLXBzrJyIV00r8JoEYgWNTBnzKedC5tAJfyiPAcnbHjXcTrR ddBhf/ug5KpRxwXP6lqKyP1d1zYNv40dOvV6Vw== `protect key_keyowner="Synplicity", key_keyname="SYNP05_001", key_method="rsa" `protect encoding = (enctype="base64", line_length=76, bytes=256) `protect key_block r5oDScj7M5K33b4acfMTEHWj2SCG2aLv7RL6tslfcusMINY0wLkp8XRoFAe7V9RhxvGyluqTP9EK nPcaEOs3Pz+5sTpCYtiq0TcTu+uGwm/UVrmRPk+n4bjPAUbh+imbshV3H4BKZEZu9caBXAa9vmhb mCC7QUbhnh+mk8Uyaw0zS39PI4otMCBP1kRYwP4zh908jxagXZLh/x0l4ECm435TiIbi9d1fkQ9h plgDWewx+QgfN/AXsqtdLeQcytxSoeh/pQAzHdX4plvhTAma55yIlyRFSJ6LI0uPKn7O2P+AHbx2 nH2sb2iyGN3w23EG7fbn5RtzpwsXdJENgkItcQ== `protect data_method = "AES128-CBC" `protect encoding = (enctype = "BASE64", line_length = 76, bytes = 433968) `protect data_block 0YfBvcWi1IOuEfz4upS9C5WD9BA4lVaSnm/VF7RnjfbV3AKdSWkSxf+IDZKBeYOXIf2wvZR/VC4/ WFcpHJAW8XBzGqalhuiRDlCMPHA2iQM/xqUGvtCqXM+NwnHc99qTpg5UIPesJciVNPlDDLg4mW5Y buCvWkBoeeA8fPggcXYZjRiHKjYFnGZEdq9/lUUr/T3IQnpBqVKOTTbkwSAVflbcF+DThQqTK66H w4mT36irCI/ilIYIs84BjirRY8jVsPsPGNQ11hGSbu2wvb+Iu/acqlcsPAdahT8E55h9o0ZZ7Tf6 16pMubvyqiaQwO+3ORM+vj3Y0UkPkXbFnhMMWlG1RkXoN/0dsfAJRbT22qZALjKa6vcPXRmyy364 lojtZ9CxRDPa+m+Gm/py+ozTX7Nf2OmDTrugejDLOeoPRDzylpjsKDkBFeaRwhlb3LIvdy6S1I70 ozKRFsVWM1F6GZBq/qcvl/wfUjVcEh82MtY+PbLbqa7WWczP6OXDT0OEDI2tqfg7FLx9zxga8MCY tO/Ih08ZWenOCwkUTRrICmcE+2qjgb0kGgqJC2MNDaaIJPyVkobzEB+8ock/TOh0pn2DHA7LyDla Jb7quGVjtvhxv4qpKb67wd6l7nSPzotrsG7zJmpHcjN/ziLsH+wl/YyY6GkK1OGBpzA51g2ad2Uq 4rqcFQFHawzrtbkr3ijTrTeKAtPpnZsYXOwP+8YMSeAnVsYuBiI5bqJI/fcKF4PRZ/ehnJ9J/mSy Ku1vjtkQqZzCl6KzSSfSAIuqZvEb7wkR1kFlfvyyifiG5Zblo5tLxG6G1wBrhBt2Fe6BA9OngDfJ 9J/VFcTv88GksnQ7pgViVsY9hYaI742puBlsl19SFk75yPBIqBE/uCQRxS+jcbKUcErFlQgtxgmz f8tIGF7VD56JAR3+Eq5ozV+3mK0Ot3AvR0lQev51NQOMsRCjUPgF4xL+CMtJiBvjDtGBKdJBG3gT jaC6QKJI9hyn6RVk+OScasb1MUX2WA5i1T2rCO3GvSlZyXXRU1K+zjzruGjt4Uzn6bFTBN8CaAgA PKouFjOypLPObtahSKilNFnpJk25X5NzxuC33tQwLmqNJKcsIvBLDmw23sKFaOMYX0vxRUkrm0Ge mgf6W4xtcoPO5ZO99wXZ7PZJhZ46XODVJDstKE6ez8IeIMblHTPnyDd/8AwvqBT2pHFtrpc63YW4 f5BZYE4d8RRFFG1+BwWnGV2XrRtE62dHatUw0sACoxn8f+Dkqi8ICe5BydzbiFfYNvp0ozb76yjM rh1Pr0xgDvZWcA2MLZ7S0FjkC/nW98zsB7ufqfQV1zgN0XuFlsCETfsSQ3vBbpvKOdV70Fj49sq6 1EQVRL4IOSZ7cRnLkdDpayfZfveRiFSuJrWvJ8EaTm8XWBczpVQ/s3mjbaGcEWCtYv4nFPGNIDJj Xx/KOHmJD1mjAVBGaZn9ATORQyKUBROBPBltjuisZVKhP9qG5JvHEJf6tX2BhjEvkPA2X9WdQPQy BIfDZ6yRCLQ5VWIQskL8YEtIHnpsy7mj99ZWUH4scNjMwfk6URuwko/PXvIyJVuw3yMSNOWqNban eQWvvloycCq1CmPdSVo7EzPt7cztW5yDSD9qIKVlG8E04Y/ZWfJiAePExKVzatdVBphNs+Htuocs bUwICN162PJlWXTjTc3zYlEt+zLK/yj7CUaTEMx66Lqy3/2jws2jVMMf2siRsKKnxn+36vyAMu2u 4MaMY31+aqKx+UNtUdWpB94ZLoul7vO/Ljf66+AWEM3/0o7ahWIjgJpJW+WxZqTp0Sa8Mp4t8Mr7 CsDepLP8iI8LQr9v0uveg5u5hhXBh0Za4jNHbrk9VLiCopJe5CXO2YOW8owuILKffx4Jad7cTOir Yaj3nQ4opfNn6ozf+JbIxRFUMS3MbRi2DkEJXbaogIQIP23/Pw+C4QoTeWFm1j6mVO5Gl0Sj+hwG iwyBbeIpCeRs/9y/jZmtoFEr9d+Rq/eln1n1c16HR0ThTm20nEWOPSsptccjF4xHhf0+arQDCc2+ aYSlBhjq+CtYZ2YfPx4lGymwGu7japnunY+5A4qRpq4U2+r7z22WBu9jD0feOfBHzIYVd8NtPHHG c9DhDmCgka8Opwpky+qv7cz3BP70lfCZYpWnWsiC9AIEqxzyQvsHBlK2ueHGu00gCNNb3qxlP+Uu DOv7U2CpI9bUyw76xApVx8yBU78JPIacTbuk9Mawxq0yKCoe2wurF1Horh+BVm9N8o7XNTYN5VPw nL4p6U03GkSRF8+2v+ckEAlpf42nilnYE/QuKmXTk36nLa/+46lskGHDHbVMm94t2O6qVoZ3dubW K4bc/A5Zz7RVXtTzwjj6pfl1Pd7vafz6AeHxND18k5hGCDuipLV/lPTIC+OdM1ycpm/NsR1lRto+ VMu979C2/4mmSncMQZL05iF7VMbdywk+tfOU3G6yi9Tj9VmHxvh4xBdfjhLo/Y7TSUGCzFg4rAj8 v6X5oDREHJHSfXYKHcr2dzkATJNLwKsyKtCmB3sLVEJxcUkNPvEsoH5K68/A2TrfmPEtnUPLGxUg CUS21UXmNAVgkkmkea4Gj7JdHhswMfnBHv1J953XJQjXIAs5yJrnAoRpoQpQ3Nz6sChxbPSrnKqC ZsJbAfM0QfVfsY0UlRSXd1f990zD0QRDgsTZ3UGkH/6jqnbEB0l4OAwgfYa3fr/OfQ04BbArks1L 4/vw2IRdPRDVogx3BynSy66eVqt+LAAD2ZTk7meuIjh4r43IGt/xfvfzc/bHQvD8S/oYVtTBrfjN ruzEiKqnR3oIWAq7IEU7wy/R2GPVfVoGiUraV1tevaohrWcln0WdUpFi8etTWKfF8sQW++ac1XW0 sGuZV8OooP2fLeXY/LoAKpJF+Lwy3gLQJsMcy2zAVxHXI43PZFwa7Z3eHlT9/10jfJ1T5NyXcEvL 3XhoMrQj29gyJtPVmVmU1yxTBUpLQlulPOXDXeQABUyenvLP72+OR73EtGWKGw+4eWfxAO3h+AFa kI8dZqqvckVNCWYpCDcVcKPLZuI/zDwhlVluzKmv8P4s2AwEkkMkXCPV3T+jY5TBdNYSALN9VEXU do5fNItno0Kvq9tA8VEksJ3ag3959ySJO37ign7yKSvLuT7nbhSV/LgtNYMIQV7yO0Q62RYzIACm NG+s5oAID5NZdbonl+I/h8w3fg6Q7feDIvHbYZOblNLpRvSun8SfMMy45s1xCjkGDKn6S6DnNRY6 bqLzWCYezKMXvTJ5walFUVQM3A88EfimwxRo+F3V1rrM58yVii7ufwIqq1DqD89G/3ekpPC7qWPY 8YPoXfj19H65d7sB10TAIJdfwJP4B//FWw7WpF5o4CwTJvfAkUum+SPFq0vo7/lMlD9AgFTrlW43 3W+kZ9HBeQXNEcfvRMfwgigw1AZn5Es0Y1+fGoMLHCu2XZ/zkcF8yvRrZXpjyktw7kZKhRL464dD RNIFbhPbsNrL7wV4lUjSRu0WsCOW1fo6+nsuEN0EQCdK2/w0WwRWly1ED1NqAJEtJ4i1IdDcoXRc rk4jB46j7Q+M28pqu+/typhr+5Obd/ougRWA0Rzm24z8djzao1bt/cF99C1hu2TizWlP2sOaOOpy 8qsV6ghBSXlLsdYrm+nx5XlgFCgsPl9gzZEFlNnFO1t+B81rh562hJsm/WqFt7CkHiaSq9ANQIZY BE/SN+5tMXT9CzxXSl/YD5jz88CiIn+cZC3WWohccTRfVwbXV0PgIDRFcvA8HXb5Gl/mqqQxYoNm 5zG2tywT5fcI/T9C5TQt2owa+WuudscL0ql53fMZghs1O+KndugnV0s1Xfza5a2vxtT7Y3UzvvTc v5OeY4sQuaCQmMuT4oQFEl7XoF7rV43NAgEmgCXI+/4nCB/GBnRLyJv8hta4D4a5s9xH01lDO6f9 QhOdLGmP5XqPnXOknEIfnEoUdor0Aag3yWIPV9kxla+Z3x/qOgtOJXGEnQPLbUj4D9e+uuORQQRP CvZ50S7xtoMtD350S+y4gWDTrT5YOQN8QQs9n1TkUR2Vw6JEH2+jN4oMka/ZNNNYeOuzppTmo+p3 cYk0zVRE3Rn23V5QYcBrmGwOKGuelEQ2EtqPbHXCNbmJbLce3qcEf8UrqwaYRBtcUYHTXY/AnSsp txBn6lZhJdUR4Nj1nf91/+3dczDyaMrpmR/1NVCYvmUch6bQcv2jmsKT33b2QqVoIpLNSGyLXxpQ YBODZFTNk9ilj1lXaark6H5B6zkLeD5R4CJLcyawlkzEz+PcE9DMdBVCXZqI9sy1SYESP34pqiqQ OIHSwmS6mVcw30AOamdP+Q5pi1swuhqvtegXxmZIh1wanKr+S4ybYFvvtM5u6dqEXwWBEGjHBFB3 wSh+kAK+iyKXGmEcR65QaHNE9wAkmxrOll362Gc5wXFOYe7TxRhY+l5gaf/mJbjyQfxrv6jh2Kb1 gN2EXPrEMbeHgyiO0KfKpb2fsNH9NMMh3ExsxwcLJLGVShjeZIUMCghBAl27FhSRzkKTLT4MC/72 qo84HTWC0HuGZYU3t8RnSXUdrVcTM8ThQZ5KadDirfKMwNxnija2998bO97+hELfjlCGtWkAvNC8 r+OshGfyRtIOKx8JGu23E/JIl2tKsSrm5QYVbBRLaBAbE5dh1sM96c5dCD6SEHtj9L35p7U0Oq6C H1782AqyF/UC+za3aOVfxdDKgCtfbvGkBqbofm++rnowJ2dd3rB7mmELznQqGFdFGIVexYvpPqSL 5gUvyDiDLFxP0MqgQiLthWaifb0ma7QaVvy6iYMH9r3FEAs0HmUWBnqQwDlEBNLQkK2ytI2tLGa2 pDGar9ldSMK4NYRe3NQc7uZyjxN9Wv65JQFA/3suwfiHbYqTftiZOANvgxPYn95lS0KkrvfvhESv A+AAgV2jgkTQfvxoH7614z28Lkg0pVAS3EeYojxJRnBTQqNHalluiDf0tFLh2mfujJhCPo7EitKF di5blgiu+WyFXAhx2EgMKsCuowHcOnv3w97oNTyP0788jLQBCC4+PTgvsbUL9yg0ZRVBOHvjS4BX 60lxHH5OxS9cMVrRmql5j/V4RmAbXULWfwmKOfBPZ8JwiLIf6VYhz4KSF8mF+1ryXePlWLwDHb3X VuiDsZRj30ac6IU863ehVVtn9yHZZLnxWKiSmKLeAHzebI6nzldHorZDPgZL/5sGHQ8N/FMuw2iI /timyRPDu1X8a9a52nrJ8snYH2v8fntmUXlVYQleTj8SRNBbZOBsxxwNXCD1Qp+5jI9dt9QemaUP fgotVmG2aRDF0xFSq4ouq30OszmyRud5TLpg45KZyMba8nZIT/rKDDruEDvMEks65oa/8jRhbh4a tLqEDRJqGu881FdAv12FrCHbqmF8n07ablJOVNNlXctC19qzirKTaz/nRRWioL68zr1FLrgmiywW /mtk2TMwQ1oWCwxHemZbGfnqIUmD0NBSHMnmLU/6y8Uz2cK2lfw0U9/vHg0L2zWezfKcyspLkI0J ThyiZTG6uuUItkeWgrkzLEDvK7yX2JvKS8P5T1LDuPkuIC46r99dNhIfnEH+QHu6YBuJDvJTnp8v uNS0KTra9dT/81rsdxYNfSxqo08OBE4M+grGz5bFKXE/napidCCi4W6siW0enCNeu7WSwFIDeVIw tOMUbiDWQis8LRXa5BFJdIsjV6ixiaOL84Nkuew7yOlmRVy7d4i7Hjvr1tTtWP2sRGYOX/mfoGHu 3EsrZG1MIXMV2Pyp8+mbUlZS9pPyo3zql/CROeVNcZSE5tAuA2yzkq/xGkE64MVlJgn9z1uSIV3T dC+KTnQucNhli+mfDLq3hCAZUgnCpVmjmbWuMq+FK+GvdTKjmIWsFgLboR7AWEY5gLq27iyiysyN LM+cg5XNqlf/1E1WhvACAlO2c0CbtIgNaSGiUe3JzBiNJr9VI+LvOgXuXq5pIwgLS3NDHjm5AQpO 2FELqnqZ/g6q7OlVmbGL1SgYC28Mi9yaPFmezCb7Ohn8HNC1BddQDW7oQRPgZ+kWrFRk/Bvf6MLu 2lrTra70+MWBNKvFHz5YB21/XLR05WvNAwjCUu+j1QAwiWiv6wVx/rQHJ3yxBeM5VpDhCdDm/h4d B/i1Ye3zSvS3RNJRAI/3hXVB0i/mfT+itvdXP5wI1XpBC8Lwcl54lHO+V2VrPZmIZ4HjVjPqElQR MnwX7f+2juSby+Thf1JxvrZdVcfKEqDObPks7t+mWtoJgTDaJvsDkEM/i1qVC7A4VETTQhmzwn82 Qyzp+y69KSUyIsflfqonqNIQToWuUUu4CylPh5l1AbhKqguZgZyuGnv7+NTdjakXynKDkqiBi6FT WhzMsXiK+coz9s+xRBQcxNczR8DHyInC2Ewc+cNt2Andk5kxsZNT4Zmn18YsbMKSae0k+Q4eg2LL 9L8Iqx2lLc1dRgGbNDGzKEugYzxvdcI9BSoLcbGYCypqu3IJJQSj/4DDqNxJ3RkCpKLV6s6bmmoL 7qIIeb7rDZHKPGcOoeD3wwJ19ai19+d32WMeoQICic5iPy3j/riVtU5NXLj5r3ORlZu4CageBJhN nQelArsCUF1DcxN1dScJs6PZQVMOp4oqV78BFFGB+C+tM5wN+CgkO2mADQetkN/cS6iyzPrF/X5R aHi6TXQrMfgWPYgKoP06Ifve8HMlJZPWiDUBqqfL3Xm81wKRhTiXuzEAIKHFBZti+RDXzo3ZoOMK e8nZ+efr/k8vsvFK5l4XKRrhGpzwEdHXcLq+YLrAYmNbHK+3UI2ouEffJOZz/fzn+LZWT8HJ52D1 NdjXNvdA7A0Po+qsvBGKHveL1VfkJQQvQPI2vu7kp+Z+vXOSGmLv171haICYh+7agaQLw3237bRl pju0ANDdVfxp0SRUwqus5myEy7h2mIBfUn2MKLNeR2NHXQ3sH4BNDf/BO9mvPvl/+KEXPTvrMmEU KBALM5L+aE0R11tLch20Upirsdhv7Yr+QBPiHPgNSgNgVsG/j27ibb6NWrPdladHa8Nas3I6DQNp RYAhHqWPPUKAKDSI0FFIBTdfDv12LiDsnvyESAPwssfnXFSGYAP1TjNPmtLhbsERJ6oCScQ7CKVi Wa+9LTEoU8+cecbxBfgRrPGcsh2ZhCCuUlB0+OaCnKTq5DQlS6SkVD7pFDPI90eN0wVwPd8BCroa 7hCukIi4AtJ/RYRQbW+97hk7RXlVxc/xfcnVCGIQToT9zdkoRFSPUZUAZgNrCouvJk0yhULtC1KX notF0E73yiibCU+cg0c8ObE3Bh9wU18u36SvKM1vvMYh41i+OovIkcGtrmzLFtj4R/X2Qfxcb2aH Heb0frDoAcbarVG93WrvWKVi8IgJ9On0CnWY1sY0LGlekYZul11o7b82bnqmfB9nCfFc/CiyIrmf 1Wjvz7bkE3crok6gUp7taxY3luiZ8p7OW5rmLKW45RTUOT0B76jC1Enyf/6PgKeuwSEgzi12k3ZC SYahoiSyk73CKhzZEaVSSYkdAq2hczIVz87KelhQ58oxiFuFglC6OAWnzLcqmi3Mv9r4S9xFjvnq W/TRE3hoHVM9FY3+g8i/dw4dczaajG9pSsoV/xSwO4rRkctuqEndyHn+8AybTsQ4GomQVFBggIOP z3DBwY5i/Gf3bDZsD8P7zh4TfgPUBeQe3FNGibpSzsh/9U6kCal6HApCVCiiRx+V1blAQ53+s9QO l70ZzNF+z/+sz6m1ukSiQtPUEiuyQbF88m7+qgYD+TAqhnf/qXNmamp72ZrQDMafMfORch0VZp4q Sb12Cx58Z9rOynuIg5Pf+dtDFCQ29Bnh5xdArBU1rdnjLFwoGhVASY9IJohf0xgsSOVNoqp840po Tvb6Kso1Yz1v11axTz0AXk0eTyfLzs5C6C6coEwWIPp4Gw5KHGHehj8tmXdKgrZqcUMysven9hcW EqLNWXNZDmSiv4s4LPGk5XcDNYCmT5OQMs2aJr6mNOrZqXYEff/tS6y8+ItaYRuhYv3Wbn14xl1l uRe2WbothSa5lV7oAIpWp2h4QRPT5BFURagkuK9Moc3ig8HrrZihSqJRrX+PvoSdGpbT/cqLgcDH b037Sw8uTcXe6qMuxwy+P4P+If/U8+uEmqevtUEp/xePvH+tgFJ2vcHdFjiDh+SBl204wa2c21Sy o2BPHXzdAleWgTN/3otCSgMw6WCjB3Ma305P5QUMK4CwxY5qTJ3txvE19DlPg6rHr+8fnaum2sId oYsmQNOG7mBX1fiUEkQNlxG74gLyTlyGAkUBU2409s8XwhwYT2UQyMNeDheS/f4j0QpKU6NU1gy0 qiZIXIUpxmvuDP0zeoVA8FAsPUjx0Gow/hIM3F61Vn4ywERbAx+UTF0kEQkSihjHbUxFTM5IbrdW NXlD+KSbr6K2DYMf7shhtaIJ92ipagXEv8vN+zhnytt41lyRlre8Pg7+XcoGXzScXj2gZj8S0z4S TJa0NHFdV7tz4bCS+Lsnqka0cjXr4S1QVc4ghgG0gK5jc47UiA/LygFcizr4pCw1BFJOluesROXB vfEaQ7n+2uoFcrBM1quX0blwbhwvyAMVWjo232IWz6xGeItZ6EkFS6uUBGrzvkD1Nx0aHJ3HmZ5d Q/rMFVBv4gsfFhHO24w/SJJYtCZ9SdbnM/hug8dRbVrdLNptIJTCxr7ikRUS1h5+cj3J3F3A3Fo+ hb8EuZ753CxilKdin4qyMR+EpSaRKk7nw8jFbjvYSUM6q2gQLd9NXn03Qr7gDXj8TpdaKx3+2faE M/1MCJ3tGn43r6TFQpTasaK1b75Miiki5LhxBLYhOg2m3XnQ4rVdJMoUqtdhw4XqDJp4lbGBFDhU z2C13Y6PZGsIai5zK2tx6++sS2O8G/wxDGLIbdK6YVFMcog/Sb0fvuA8NBes5jSjYthzViJemJge x6RhgBNNiH0ja5hIsM/lKhdL+0pqkK7wKa6LqocAd9ne/+U2zGBY1Xf4c+x07aErccZTSatBjJjJ BMYNLjdkZr2Xx0RcDsmFUMlDDmATcWderiF/BNYBJA8cfXG/fev8FG3JBlZ5uLidVQIbjCl48maZ P5yWTwBYH7XCrxf4O2thDNOo2Pc7Skv7FMfj5mBRpc1qO7C1v5N9EQ7G07P+t9moZX0MiqdcY/Oy W+9L5Fc96/GHn0JBMCzZelHIp+jpMnv5KMMr87KtSuJ5y71PUpYOPEGHU8MGOj8D1DfnSouFC77/ mJLMpZghhVfu/2BreP6YXjfZH3mVnz3L4kW6Ouwsdm09pvPIOx/EhYP/pkAFiYwzoK3PZ3gxaEDX 3C33e1510njEy3HFBo9u9nlVHCAD2t+cEa+e88B88UqY2uaSYCb4x9XfYqHN47GDF+2/5PGG70nK LiD4MXUyM9rq6yBnfYl5AzMBT3OlF9JXls5VpoWgVH2zx5ZA23MGyZkmHhOUP6qjnmX//K5NvIl6 UQa6l7lNQPi2YTMCwIskPlr9wMEPK5fOHf9I4S8kqMHqpKn8jBkR1QCXc6tq6IpV3tOkmD57wMTb pyqMYceS1F45JHzBykvyorXPduupV1/wDQ+DKLhIwbXXAQ5N7Rc8zfchMKEybR6cu96bos/AFd6V I7mWI56Wvp8ihJe6JqGED5d3YztZjmHJGV6aosjjfhyafjVmT++z+nmdFRDlnV/KV6pO+napHSPX 4RLYK0e8GTZRaNF2O2HQvw05qo2SY2OYy9BM5Slqx99/vulXSggP2p7YWA4+EIpxp7WDjkQpP5ZM ZrSX5cBwyMISfvMvFU82AH3z+7hIVYF7m1UVQgNlP/WAiToBNaULoE/MtR+J7PMQ3Yd6CvBrvI/m 3O8zO4tYAsgCTcCpNx54NrAtqVi0XDPlwor7/fPFDXTIPkW9H++pBm7B4HZMz7sWXuGmWBbwyMFG psvIqppJFsH53R+k1NZBt2LJjz8POuXqcc6I13mKE9eoBaiYMhWwRz/cMmJPCSwCevL561dUN1Gl d8N/Xd4hMHaKPiYrcY9wmOkX8sAZpE0A2Uqe9qfZt8qN3Vlt0j40tX04tzA+24si/egZlv9Ox7Wm Pk3LqOe3c7wetuPbT9f1N8lj0jgQkdYl90zHa6XbtBKY+YpiUayTS41KJNzhBd2eWxadGfm2yxry zUGB8opwhf18LgJTfdmxRvJOMag/JVV8xGSt28pVpE2ZV+mmxCWfn5VRRrmSHgU5siQODsSsveEI i8IVq9lGie+kQRRxSZMiEeByKwRsKLRBA9siRnULPfKqtPp1XDloH3cSrM35uBnd9hBcJZP35uNE 3xjQXTUQC2wU7gnPw1dZ1vhjkfkRGhf1lmJG/6EHJut83I6miH8xQFJDNmDSJw8Rrs6Xe7D0gEll dYr3tum2O+tkZbmlyYTZ51yQ7It4dm867OJDYG48wldt5+QjCOLYCBkIrdUU958V8SCcErbPk7J8 RDhkjiUVQL8yjB1WejMW71EGTWJHXFMkCEsLg6vXogJPSHr9GFaYm6qC4/X1CmHswAM1QUTh2G6Q nhvKqYsoG+3pcewkUusfhrbUzsQtcFdoQu8qmTnuGTyMaT/wtzH/+Xj/HqxheGkYbMrUiMWPpMqJ R8IPCYdEURySc2rPlNvCDouJuZ9Gr9TCD4IaGlTFukcYtNtW1Y9NiioN6/NP3SOTj7dIckgS8Ul/ OCvoyS1KxJiPyF+HDQfqIgxa4wiTpkvINABIYGEwsrnfdkpDP+O8i9k62I8N2zp77KKcfRbzhUlB NldqEI58XbPf83sVFTDJnqRcEbWyJ0dtlQIU4G76n4iPoHvKilwBA/a7ze5DKArLg6drEUX0eaXm aPfovbdEcM4nw3i2rhTXN8EHmexjodp6L0rtiWWTz7+qP/bf1g6OInc4/c2YUnt0jc3t0UXFMdjD P4X6cdCBP8GgUjX5qzf+5XXQNiRin2DsL2WcJy+3e0othBfJdaV9z4XpTbj5YITephUrViN/Iz5/ v3gZLHUbg4ALsTmlXWmjN8PJUDq/ZG2w7H3IPfiesPT+XFXuPmA41oSfQh/Y3Bb/+LfQrvubQbCN hGVboN1+uYs82OaLf/g0Qz5LEYFzpqk3m3dT3boYxdV2ScovcImNZOn+nu7L0NmXLQZarZRGnLQo cF8Zz40PkVVgoJKvFOzKjSPsg4QaWRXFJ1JiFLwKCqowzCDzFzQHTXVR1JhDrUT54xgVi5OGMoI6 VLxLAmI9rFkJEphnXRguGwoM3okqoXxqr5RVdM88de1ko/C9WjjbcFh7FbLstrKhtJUAw+ufK8sT aSgynbvPF6pE4c8zk+uM1Do52hEP/LkAmBaSR9c/n9OtlmYIj/XpUfiyI/1dsDfv68R7LlVxPRRc IIuBy7t9texR+RhTlC7WC5gik+/qVh7312cJ0sib3UzLPO6xfjZv6GbKfgPU6FPzRp1quWQFi3Ax xQZEmldaxwgxhyBbhoA0ThTD2sq6B7eBLEzVwt1iA6jycnSd5XWqGTZvDr+as9rckeyoNuK5LvKA RVTK/kZhxkjKdZfvxIuHHNJ2UR9Y5Z1fB1b7OV12CWzzctFQENDgEblXL8O41x0uCtheGT8cGIyb EkDMELJrO5ty5n4EMA4wn7/mAiB4fvy/yb6929QQDJpFiwWvHV6oT4XlVeEwd4mJBY4YWtvMVaOB d22N6zlRjyXBtEDW60cIszEt43RI7/2szZHon8F9s82SW1zhuGs6kHtCGTsvHC9iUJ5luN1OjYGF Vix2HYtY1daKEk+VOYbnzUf3YBuUYqBRsGFhmY//VxND447F8i6BkidP/e1FbtZxiiJ8u6vO9aV1 44czj7R4McNzJBs4zajMZMCYlbK5VLvC2VCxbba2WcC8cx+ep+esZtU2wfiBhIUO7snqKKpe0qd3 H2BH5qnO0qtTzGTkGjGMRnk0DZk9Cft7pkhFaWpFydWv62rpGS6WMSoHIEdW//iJerdim9SAv7td UwbHPSnnkpSsVg3RKkdEa+LZGvcZut02EYHQJl9Mptr3snZrYLua8YbeLV29Zxx3U5fe52VmaF75 HnsPV52YvbBBzMT4kjoZJQYD4Vq4uKswVb3M/NSWgdvcFGL4xHz6ML2MQRxhKw+WjPs3BHNG2vab 7EceTMXe8sFroWocT+Ae6GVSZ/VyF22DD9JPVQ2nqu/jQ4oOIJXu2mVb0EN7JRESqSz5Q8kaORua /OGesfQ8OycDV3pRSacs6u2vUo8KQZXEk+80c26GSdncA26M3xRDqaytT4z3SCQqlxuFkIMUP9yw 8q2UQVPhO3KSuwRCtsgCLz8y7Bfm6/pS5c8BV7lvgXYFu9y9J+WYmaIUGdRxh8lSJDlnY+e/KHIl Jas4Z0zpWjS4KKK1bIhqWpxa0aEedbjDxwHqeInTe84m2j8ZfksuZUgbC1KDVttornELZgidAabg //A6+efi7SDIu0ZNhc97Ra4kQpUyyx6+xDyZwgZ+iCg3rcU9oIy6sNzcjQAJrA3oeou+D/D0On1b pvy+K++yNo3u87NV9M6B97hzm5eKQPlhT64eN5ogd+LlLIbYl1FZlYsD9knR6crwBys+KFabWVr5 hxh6Qh4syZsN/beGdd2AR/IfMpJZSMWRhcrDmxlE1flCezzCypckZp3m/57Nl4db5l7E1AyIHyDL UOJXjXN+NbN2ww60MUC1Hu0Cwu/Xd3JhtYr+bA5tgRThHY07N9GfWhAIjKS1a/KXboLqkU+Y9yL1 yKFK+LgpB4d2s/iJeEaS5AnN+lWD7gvPmLPhd/eh45MAgQvcs/dF4yo3XkwNqFbh3YNLJbmAh4dQ NoXbtKJzmR7TZd6iXvFH3pSDyVaQ7hMkl69jv2IxWlfLl+qT0gOhqXgh7cijW3KWsVcne0dxrz8E qQ3J87ed5NOd+5rpgLogwwMiyrZlQcoPC4IKvy0Y8zgkSBGubxBiRg0sCXXug59DxHDdq2jB6Hu2 owQDcpetDnCB0DykpHPRyCAtsGSZDcqE+K2r7qVOjPLm0888UH/9CuVKIbA4yhR5BhParGL6o8c6 VlfZvYkZl6VzS3N918+P+xUZz9pkFFj0q3zOA4aDiA+Lw6pJmgcAWt+jVzUoW6q/cZ7s+IGjoRTB MYEL6pFHslbWTihhAS0xczUQOmenu13+3FAaNlYUEJJFQXyhh4EctRQ47DXRoSbz9Wu69C/RBHdG aYP2nyqGkLALOfHHPvEqMAEqp9eTujtWjHl7DLskp0yUmcUcWf4SKlae49TtM05d72c4CE3TS7ya qAkAH7s1VebiYww4CqwUTpEXKKopFkaQDGrPITMCM8CkdWrwlsL5tLJO/m3zWseYSu0npDc9cfYU 3aTwJ8fSTgwtmbZss2kAF+MUMFQV5VyOULuPI1AftbbJEfYL3hK5+/DEO9jRci759jn2S+IuMXjo zFLNS5K0Yj5hypIPY88WTcLnV+NOohZVVEDgKBnObZJQ+cJxEL2ja9aQyQpHhAKfo7F2Y0KaoKlv adieKBg45m7Cyw98NyGStm8/1+kdoUAG78iCRARvqbepgzpHcSvxR3T+6kmZffv4U2lkZjBqJzWH Fe1G8hI8xfTae9lhoEzyBKiogj+rFdhTgZnfH0NAxS4DkJ9VfIuRVCsRxeD6qdTveYXDYN5zd2Cy NkHUNsHJAnCN9JlID0sSPbhT3Jq1fMOyybPO7AoYKloI9SPX8jSveNAZk53Lpc3+qsAirkp60haH BHqf/iFb34AqZ416mlSAmBjD54EwXj5i+/otwwKeTZD8dJL/q01Y4ksFw23DzmQ/LuOY0lO2RzDI OJXAorPFOP3VggrUYx9EPl6Bi/m19AlmjRLpXrBLTcilQIVd0ijjlsqrjgp0Lg7TS+Ek5NK2KMVT 8RHPUkY7u1T3fjYIs7mbzGG+cody6lERHdGd6olacjyu6kRYcXqSK4E+xroJLnuuXhpZV9M8zepK FFcNLgPJJ8fXNyZystxPXq1W8UeO4KfZdRsqUD9gLgp24JB3S4ybmoQMpsWxo/nl4Fl4IvcEMBpC d4DGxrdm4JJqmidMhJsZ3Jjf5KMF/gy58YhCRCnQvD2LGeZagtZPB4g7RI1HIhzmGNbKY46emEqQ hyarw+ZiHMrISH7imaOfsOYUdzvKq/pRxM2HqRTRMq39C3NRdljTBbZBpcwyDSrlSr3Jh6gTbd1r tgcrxtXiyMdO4YMzWmO6XyyAShcDCW0CjhoNMBQNviJQp9mwi7w3OByp68NoQiwpuAL5uZNVN3Tl 0KY/4W1Ft5+LJAht3ZfYWujqncaYJPs4YLTUg1pAWZR6nUCDV5DHMfflKpPDGfCrP7Ec7eH9AB3b tIM6fuCwgZgquKrzMZW6BXlQUOWG5oMEVWurX1oy8D4NyrPu8K39KIIfH+4JWKuNGYdt+VKvX2FJ T4P20+g7GT3JitHmwUG6OUJtul1tLS3N7VsAweoRF4C2tHvoU4826grBpQmd8zPG5oDTGJyMoS1F +HR1vu7W+xguA63b2UL0XDdPswjteNiQFWzd+oabBwct6/PUFosQ/Gj6kpfyyDWk9OVVBdTv1kD9 +xA6e/BzO/cfL0ENbm/ZeeC9PnMVMXIq1a7gUwFEQqR345Czklz816xHSZBOUhIfguMs3oGyuRQ3 tzQrO2Af2yodYqqN3gF9y6XHfrFBzQLKSSOTvXaGBK2U1NrSHe6jkZURMzPkhgkLHOUJxlWNKbeL e/zNAq8Do7TF5ZxY3fI1Fa+IGigStLEz3C4Fai9IiclUqqFJ2Y5X9A7ox19GbIZJyGw9dmdNjkrx /PycS07v4LrboiD+I1sxjj8g4JUzGxSllukCc7IAde7nq0eeLkHEkl7yPzCMK3ySREBtwRmAJ7Ee 0E2+dNz351v93yBpN6Gh9UDmR9PqOVZZrPL8vSNZfwqXrxnUwfZsYzrHmM6/SrQtMj9Cx3ICELj+ mE7EBZahY9jfV8xoHnkjklLNvvXBzy2Qs/OW5v/2xcTYszuRJ5d4V5KO8wQht5LkAspSHMhYejnF lvKU6yUlvh4GqBCQIYI4tMc2tmhyr2PYerhK9xg9rwX9AEv5rJpy0MqrcPSjTRx94OlOJkJJzXxO 9sny35v7z5pGq3Cja5OM7yoMaHQ1xuX4riMvP9PxinIM6GZxPkyXQ7l+Haf+ExW2TxABeqmm3iy3 MxLwMTAIOdarsNTcaLOjeMWBbqDA7pT6fFwsoQTIT7wHP1AsdHCEDyXKSxZoBpk6dyrg7aSLY9K1 05OCsbnUbK2epnvA6CkbSkFZ9NNpG7rwmjbbCYzyZcvDNoXj6ZoL1ka8CJMYUmQbEHm7YuR9MTiY jWsqYw56k4HHLELJzdt49N7kxRRQYulOyTcJolMt5Qr169O/0cGnW4wnnKUvGm37TskIZ6CoytwC /x0jxX7XTB8qnZMYWQkHumjMRkdBzyJjxVA3iKqFCXH2w4GIHwsGejPP1DkXQg0tJ46M00f7L4Xc eg1+1FFnDEp985W9zKe4H1M/Xbg5n67EWo8ToO4RomkITC49PwPDJR7IAr/FtseVOMOcijPN04kM kpTr3NUXZxtVtleRDjIuK6UuBDpo7vrPaAtfGBpZqrCd9bPM2GKNhx0/cJuciFnNl2sojZW7bqVZ V0mAakXsSUhYd3AldS0O/PC+nOFofUMlxZY3l51e8kg3nPdMMkacYpgYXrDv9N0vOZgdof69ZthE MBQF4Z1iNWLagLmbHHuYGU0SbiFywLKVP7ZmH+oWx4M0YTeyvfwNj9INwSF52NiiQGPa/IjJHAIP B35Rla1JghRK8InCXwlIEkOoD+k1FFkmjD9QVFxke5QvZqWOMNbomu8nZihNO8EJ7XJGMPkSggfd 5XhZRraMhQNDCjRexbGpn1n/J68ke/NXmrTEA2sJJxO5aXDNeT5ZmK6lS7L82BSgomtwu/BLSpJp SB21y+xgjhFIkBVb6qh1e5JcHYxHqt90TgbGBI8YdIZL7PIx40kVC57Rn8ZJgFkBoiNQX3FrpEob r+ymo+FUeHYA4rUyi3q+st5iOnsG8opunBU3NFH5YQJELHG9byx/x2SuHcyMnvqWmgUKFRfwb8qh kvyv032QPU/+ENnRoc8OcCngXnpjyAP1C1zqYUk6raM6W9B8uqbX6JA+WwKRmimAo/ldsk1gYLln 6Z/nkN6AA7CcXwbNWMM6NqVx7EYugC63Upv0r3KOd6+roryNB9OvY0VrnF/uHRDwC69Qs5NHI6AM wxd8bm+DkvqyUsW39bM39y0eFTfx0cMrrb084CXvRQti3bbkLIpdcmNQj3IeaODTDvL6R9LpvpLv rrV/m9VJjSK5xvWDXA60rhgGJZ9Hv9My/3H0tFuzGXpjZKx44mM1e/gIxlMzK2kNcqgxLUN7sbAN bZVP3tqINxC1cGcZ1rdLO3SWO7izUDi6Ez87dFqtNeNN2lewA7nSOjlAEjiph3U1exC7rjvPPxyS zceLA7AUrCvYRUZVQk42toO+moepUDxiZFOobFd3Q7ZieX5ioPrV+n5jf30EPoKB1FoIC1XN5a9N 2Prkf14n/n9OD5v0WCu5dKVHuMBoWMpHEF8/Ff+gcVo+4syc0oZqdi24W75VAjq95cCNUl7Jl4xY xL/hzDru8lIFsjkm0cIVPxAb17TDwRZkAe/oKGHysunkSnjcQTOUpNqAJpCKSgDs3QaOtp6g/b3x 4rk7uKe4Jnxe822hY+/TEZWAWd/L7kI8i65wtNHZk0pmbElK4iiXhMc2Zct94N/P+lqM977+Plrw tznHkIOEEspEM7UF2M7ISWV0w4tGhfGmKvWd+r0toiHs6mLjJ/k9lRnMZjUFrblw+Bmny/WEmOlU s8KhOmV1GgtILZR8unUJgu6SR23uRkzTRogz3nK1dq2pMCVwRM/tH/77KMubgoN9fy4AHRWIH1f1 UUnrfpiMp/+Gz6hk4GZxs6ymnhF9/jzpONkBU5Pq3Dgdmn6U4hfd0krGG+bNq727VrsOL906ii6P IW1n110ocdsm6rnsOTsTUh/snpTnpGJTIR963ZyCBb1MkfQuDtC+fFIwfN//3F4NnMkfeTADx85U lF7snTwkfoHJ2iejViDd+/T87mEoA20Ci7q+HKe+VTiUG4kqEk8PW0fD09UJ7pPC/yWDBFSEIXoC SYInZRgaImF3uKf//641EIHOLzXQ6P3+KgJKxJdFPGTygTmELztTnjkWGz0JlooJfCMpXhPotaot AIrYggNADJovQO2YEwhAYDqodp6lTmZu4gHnL8vUY9nq3YPoCjz9zlx+a4mEwKqnNnlkEVRhWpm5 jw2lxDK70jv7oP7pZanRXmicxELLkFW9HYY9HOwxesxnWskGq9ZAhOnalfe6O6EbbtDlbvB7dX0q Ykki0cnhwB8JH46YQDoNLDXSbh725jpYvv7VoZgOPwQSEIHLmkokFdGYrDH5oUf/SbDT4q16lEGH l551dxTdIazccz4WbgZjT3xsyCE16RUx7QUm1TqhSQInk4Mtl88gB67fkVns2DN9tfRxavxlu9xl lSvDLkDYQ3A/RD7FV/yH+wvj5mb3zkbvQ5rHyGIwNBB7bdYDVPuhVyLyDKk/8srI8vGnuLyodifB 7FkPYsGT8t1Yp4T2J5vhw4eHoj06rPD7svAugoNrUirvt4clLxcxbEp0NOFCr/bo/mzK4HGYtOe6 TEi2KJMd3RHuAJSV0kLOTEn5Hb64I/2HD2rD4m+6RVzvLPgucRx8rsRLaaCbXmtTfFUUXs/D3WHG I7XbnWnhorQsujsGBvNraoYjy9FEKeLz9Ld+s/ihLHrniEohCEUG9OcDi6xo99Ek1hh+4L6jB2sT OXmyMXf9+wnWZP2hdWTU4gxUZ+k/q9cF8l7ah/8lv+6zEYtKYN78wp7Q9DeYrnLzn3KzN0DSw771 0Rudm/5GI6iIG/7sDHS3GgLFcqVplbD6AAQOOPZImFTQvu55f+9eqfgDMhuXD6jc4OXW3jnokWRl WqJw9ihD2A1be2qT/8J/QsmCkkSEnCzPvwIt361OOXG/iIAldOmoJCeumvKOc943lhtheggUe+LZ es+gSAEdzbAZflYVHOvrFVlHXM4oXCNrc8Rg1ocd2zMqdD7IF8pTqBko/tXN4JYEogTvtI8zIOxA wCp9hQH0KgUr133m8ljNMjvAnBAiKVpfIiemNbKtVtcGtwJTAOj3ZnJvuwmWjd7xHkTeK3N53C6E 0LyKo1Qhmt3nBQw7D+6ynCapdqfBwfxIRpv3WmFUUaaAhLItbn2SZuggqmCmRs0nEadVvlur22ZE p7H9Csl5JZIdMtaKOtVljTdSg7pKgMQ2Pm0A0r0vGXZnFm9WkD7TItF930X1AOM7ny0nisPpanZc 9kr6DGKoIZIoMhS0kgCX0Q/3KyUbW6UWdImGZEFNmz2gmR49/oR0eU2a6c9QndARYYvsIWnEriq2 SOlshJvDCgse8f1v2LpjV8JZ3oQ50RWdQSIaTLtdLrcWlqkgWuAznLTRFIZ6arbLAi5/H8yyG8F5 VmSLHePunRVRmiZ9ZuBX+lcbppp62XY/imHDQlSYvA+U53otZ/xevTGrA/dX2E7yP1PNsfVBBvqw R+NBqOzL6o6LhMQWEiszkBLN3EzyYxHJ0sly/9Bq4SOqabPJEHtKxSw9cI0htIE5XZxuqOFjAbnP Y7yB++Au2kn2YGMPedqn652TI5DmEaNjgukoCrXbgjTMbTpV6zY/a1WZ/47TAX8raw4wtyNVvLVq 7s7xPLmpN3mJazt3gvX9bN/T07tj6KmF7YflZk2g0JNcaFIWIwHQfqepc5YtLOaIIFyeA297S3yp HW3Yydjgkirql6KGZ5bkFnYOiK0Eb3/9kZW6Btm3ViaSFqQgxN6WCN5qLhjvTIAi0Skz9zr+0dIJ oVj/q50n0h8Cp13fbS9t56vDXjDPqRDc/n041EeUIUn7EJRhXbYGhKkWWZYbohIZmdMl0iskZFm2 FjrlOooKi0bu7cj14Sv9QUvqg15bQi/rHrAuPQuks+JeRoqisbWsuvqBK24T8rDfuIcVNZe4/xiV Ne7vSSpQioyl+aIKnGh0sBsq2oqtwMNL66TKKWwoTVA0i8bRGAtT/Oo29oQ6FbmQuYGE5iChHmKc e3bNBCkhB5nmko4wqU5hF1uRtVIuB5WUDK3pN9LJ0Pus5DGWgCxXCOYBy1kSMAYnXiJK8AzqMg8h /sU8doYNoBbx9fgygJFp1iAeXT1XUuAL+Z/X0WbLeaGEh1uO8jdAEmzdrp+cC64RyBW6X63NrbvQ MxcXkcDCet1hqiw+viUwZSXVxiFpRw/kCZiUJPjP2qbTEyXbsqdNeX2wKXq0PvNMauuGnFusAne7 DjGrAufWgxYg4kwSm3jxj6SSYpEmd+x5b+n8BaZbMOeodbqUFuAjd8PzxuGb9GtqZLCCvA8Y/vEe Xkm0UpvWyzV52mc0AksPHjHF/ngPIGuITQW0+vpfFyM68xkzLAJJREZ4+WRULMPLzWrH43PjZ3j3 VsTSA3197+5WbGmAymQ0jQk6TAWLXeHYhY7YFjf7g8IrkPQj1Df8S1Hbupd5/Mel4C9GUMD9C1s9 t1aK4UcxbWJS2TnU3qB8ChAK+v2gKDtN2Z7fwXc2BcHNcujkwIgBLIjgSkNacX5z3HxSNZ7y4vJw LBCO8hFooN3kaywrD9Drmbew4gndi7hhtHyJJYWWbcy6wiba1+8uI5XRS1s5S6Ftx8Xav0taxHRo JjM/Z8j0IT3iJ8nK0NA3Cjlu2XB5Ui06srN4f5qj+dP/JZf0EutgbGcnvDMqDxBYCxl0jk1TC2mX 6uVHqb7PkkJrtI/6Y9r7PVDPu22aYvFs1NyFbYgBeVht7Kn4F6HaLsk1r+JaLFLork7TV8f7+eHS F4SBVz9Yr3vyNhPAKtIasXS1tRAGQx1DzC3FkXlJePMKJRLrcS0lVPYfz7Ed6haBqUypWVDkxFlD frAq72rnixxM6TDtfEweiF/PWgyVaLh3zwZDQqQJfCdWbi2HHHcosVPiX0D7Ua1eu0YYg8QAxULN EX/HRmP/6G9EgtzIVg/38Hnn1TiDFOYGBraW7wcncqyxW7swU44E4FF8+iwclU81kIx5/zyJGHqJ uVurUIYIX4Dj3lM2nsA2nKiAjGVm0aBX9YL2ixUcFFC9U1IPlLx82gbLOm4gBhu3PkRAW1g315gg B1HSB+XyIEIyJGtrAZon/3cQgBucwTXnPQ8qrMkemO76qQ/sh8N8j1fYD/3LF6Q+++fOjs6ej7Po 6bGQEdayR0gT44lYYLApcZ2vJyUODjU7MWcrPGZX88M/QdWvxH6BiS/iBOsqb/zik78zVmt0kcEE D/bF6L24sikNRqPBCtCVDyxIemcKGAjJ9Pu3/e26Z56Mq50X2Z6WE88BjhsCs72W1HR9sK4i+Q0W oMT5vFBwij0DXbMNF0t/hXsWvbi15KI9a39FZIA5cQPz88FLNjtPlkU34TvJTvgI9nsE85Pnr+BV jlO9sqY7sv03E2M/RhqT7QZPgFySWfJ20ib3vakVbx9WlLbq1EbupY9Ef2aFwMBHyaQlC69pOnB3 XlJsOuJSXzEgoawhwyIwh1Egl1P6gPY7WxMOzUmLPcaIwb5xRKi4jLhqDmtoIt5feKIAzEbGiNW4 mvUxzBdUPVB6/cVHRUDWV8aJVcw3ldEG3EQgdTFOZgl4RGn7PPUnIJwE7LI6Tk0cTguQH/0B7gSR zdfTMFSSi8Hhp5/B/XcfCuWQQli2lZvPqYr8OAKIts4E6l7Ni9WQgzTVqBvJzZ5S9qCl0zpQhAiQ W4nm0uLFCbkOj0Z3zamGkOzLORJCJpiGBeVoetQxSJ+FxX0I+u7nimlIAl8kV/CzAYvUrM+WFAb2 SOEAOB80+qlrw5SctMeivG5MRciF9JB5iddMIrsmGFLXdHg/cfl+fmhd5u78ok0OrdpJfGHmavb8 6xnjL/T8a/6nefw4Bt/XBMOxHSDLdTXDVYD77fSgsuiphMyEO5SvZMuLl5+q969aH+6/R4gKZ+E8 lb12v/sr7b5nsJ617EqwEAGnSw7JIGCfWuhhA8uKSv4mkSIYh3TRhTwUSTkeRkdMU3FYuxEyIkM7 HXPR+L0tCbFDf1abcJJBXk5jNcCRZ5ia9Bk11k5y7D01NTqmbBlub6dV5kfmZYBDpg1q7CbRC62W d8qdzkCXPhS4h5O/xE5sh7TIKjb2GISh5MkVkSpx3sV5G2DNSy7qxiBladpvHY6R3I+bvZvP/2fN 9/6Wk7UDP3aWgezoC6sH9yZCRpKHZv/100mdVkcyf/+iHmVOhviw1zpjGG0dYF35JFmZ5/yrmSW3 dFYZb6lTBQdgojhgk0gEHXXC3+f+USqhgUTH6mlJDe7zaXDHMbb6VKBkfwmqufwGrYg1GiekEFoc UGLZJgKE0fg8HFvHvhk0F1eb7K2l1Ix3yUxcQiQLi8nBR9DGwjNpdzPErF92vU1bybDeB//La5aF eNK6fjD1mgVibv/mHubQ8FdclMoRgPFTBC815nlu2c5junoqv0a7h1bD3YbxBMO32DUNOCztZU2X OUMN0emcJ7L9BRPrR5abHPr5PwYbSsU6lCSU8UiwbQ+ox1RwVCUwwXtve4qDfHjjfEtTiTkaM022 4MOiKfus3v3Nw0JhIZIFKTQzNgUFq8VrsPzzQs8QY3UC1KmRsZVpXENlkb3F3hDb4ikx3C+GLIF6 J2WrFxFjtlYmLazqC/JtDu6y9eAJmDsaGBrUxhIREoi5n9ePWp5xNzmBgr6P3wLCiUAk7gdckKix RhCPAb/+ves22LBY95wWoI3ED76rBmMXY8VBOulkYUnJNVm3R9XJ+BWh3m6kmvR+PUje4oS0WIqp wr7sEXoBtYIfZ2SLh7Jf09NOzdVPampi4JxM2f/xTuHkbQuLMqWodF0Ar+v7IWCFgaE/6gpt+9JI ch7+jJfxRDkz/ZgqLt0CTnOU+6M66ykizo/9ZmFHsu/6NvSJpQIDZcAEd11uGjh1KlECru8r4LM4 57e750oViui2UjVUS5JGVdt9yZLBaCQ1O6XcRXrhSkMOcgP6TxpQbtHAXvteyVyN8K2A3KU0KbyH USMDKUsYtY6JzEaw1jYKX3uLmBcEK0eGHKNJqtiJmyrwcEzoexuR5QrXkaNbCTi3lwqdrv6rO3ek DrDa8HzoDMzgJ82CNNoSSHiIA9/1VfF9FmythQgY8fz9++VM54l6mvn4/GLxDlrMphX9pDmH0IjS CyA2WLHnOyFDsViL4Alb43ka4PaFwA6SWvdBTPSZ55UHvSzpMQLvS07C6nfaA3gW6U8NUUjQTcoE aa5OOX3U1w2+ZsXCMrdKnoiL8HXOvAWo0hiay8JoRRnTfxb/nJb/GEJZ5ubguXaO0SFtHJ+joXjh zlvTz3YMcYQH1MX6Cn3ORuTAXhsKBAqUpCMyuOKjI/8kA8higtjCo6Je6ybeJLf91o18MA5ThsqU Usc6Mqp3U9VB+PUBbAooasXG6R4/BWCxw2KiOUtiZTE6PepL5sqBpjluNNT7ElFQ1789A/rkB25v QL7Gm82doceAna/Ft3+BMxHR+nOq2uKUWRtfJ6eFZAKo578Vxft0LcLy3HX0rD0pLXWgdcG4zzpc Tu4TZnbTa9B+TGlSkfetWfjaolD6BPOOXVKeDVWDlp72x9iOAhZSY005clHfo6MDs000c+EIYH0R Sex5PHnXt+oro6KE+bdlWqsjYWJ17dARe45H+gsJwGbrq7xKdVWW8k9UXRI157pB04FvFy0x/Hsr TVq08n/bypldsVfQaOLne9l7Hx5MHKoKw301+fW4Rw2K2qmplSCGExX/vGE84Z0unehvhAASnDsn FXE4MZN9WxR54VjnCym+lKHlUM4NDX8cpT4t4rNAQQosabZkxq8mKvKo9+IjTFwTkmA4m7nCbdDT IQ5CbVEEb8N/5y67y2fl59WO0uJwyPAC02QB+0wcIthhoDcjl4vPNxGoLU7ik7u4Lt1/VPDjEgoY XR3T7DyjlTYimeYtOHW1JqEgvDRD5S6yZaGIGZUNxaGdwQAl4JiLm2pdkQnOCEzK5QkYgferD5Sr CT6OkZc/zqCP6niTdyEoQQTfBtwy9qc9dJ3UbYKd1GhOWMR3dZ7gUbh8x/6SVyrxWUWXtPM5JYGx sgoSCHurUSYlk3RlJuinVgd0tNs921tLeV/dEXIGLgWsmGqWvwwlejGqWTkR0T/vd9Fvm+/uQJ5t 6XMSh7lDiBWXNE8oBJJBaT5rbiX0CMtDIFl1vkXKvdt2VsPqF8OQhGxORHJqsbRK3MyLCWpPhhAX 6JuC5w76v20n1InTO8vFOjGUxgyW/TZ867wzVdloDPVkvm3d02Z9cmtGCF7RCUmfatcWkDZMaxp1 ArBFjPSbn6Y3xIhMetDPhX17kPx0oOO+RefhGScswx/f7ymJ+juJH+nIMTss5yzHVYQ5cg5to4AG YPbmId2Hld0zRBddSQngDNM2thDAGQF/b80/FaWOyABjbfb9/R6bOZgH3TqdKljmJoCksGOxvnin fAWiUcARRQFkLiQPjUaiugXd1oR1SIXhhFPbpIDpPjPEn8RwhcCTcH7Q3HiI3qZ/QTvEWRnF8k9P cINPbPrLorQxLrBc9mrtWfqV+WIKl7p5upjJDSD4e3/o2emxoAaQ8qGfh4yy/hM35tXpJc+tETHX 5BrjbA9aupfbQHatQsVZhJkcXX+yPEShUw1TY9xM6OtdkzrrDo1XR1hVBhurJ1+R5qVcLAtIf9oY C3FEVPt/UrhvT9CNTjBpbWMJGj24pYzMghrbnDRcZGT1cPqlljUmLxWkXkpFMex9fJn5XnM/yCeg QxVEoj8y7tuVTP1/Z7+WohQJJ4NmbNRyAc+ORlSWuix0mcm7A2VZi2dFSY0ng2P1a9D6+0tnTQPG JNvslgoG4zz/Z5nYY4971aHNZnIoS6EjbQm/+em23PS+bnBtQRE7l2DUBHadaok9Kn9C8uijXnzR u9C6MznWEMLX9mmO1k+YkFiPdpxOa8kscjMnrvOyqY63bhCkWXAcLSb6gngGwZlub3XNlfymwt1r 32smTfokdlPYGLaqPJbY+J9xCADQ826djyzM1N/1loG7d/bMhvbCclMLuLYsVPTHmbtqCrKCTKrI yTEHrA7u4iLXZy5rX2U41+bQEhPXDteeWJE1mn0tQjymTeRu+HNglnZszbK6e1xxu4kRqU7wJCAA QiZFcKoWwq+dKTL2UASgrb8NjxShuNxUIqqnHsrqyFGr8pfZAHb2yMJ0dk70yzeAhO+C1tPu44z8 hPUCrsFNkNZxHlssqSF7aDA9Sy99XwcG8/bNphng+lT7hKJ2qifbeucAbbuzRl1FW132j5jwPo3v BgbLmQP+0uL2BXCMMoCijJ7PzYRSN2A4wwrjaS7H6GjGW8wOvcboYaj21sYQj5B0sn8nGEQgpkQm H49F1gvc7A1CxlKs5SHwv9nrQnQSYc0t6GqlZGVKfYMrAHNLsZigX3U+IZQt3EiNuPTR3ShRZJLA w6G1Qc6mE14xBr+H0r9I0OEOeFjmd3Sf68J9NMwQAJQqOKAlijNZfAhbWxuYbILv7dESi3xqr3z3 uySUJbjbnTyMwhhKpVS0N/WFFgUgWw2mYidxdDYoGeLkzYlSTu2EGN137K/uEJ6lp9hn0I03Qkj8 B/j6aKdHMHktAGwY046M/Nbl5czjgSUloiZfOr/kwhuMCwkcwNynK3OC03OL53MynKxStM09XuO8 jmGcDUCha4h6qZPdJOU1av9pUMqPi/ci785xBDjrQOHkuS+iwukw8T6gR40xXTSf/nMos/jJNJHT wqHX2ZitTObHZkIflK/E3/hobHaurcLIYuCfRQCySQOPq9DI3vPKuGterjJgyqLqZCgci/XjxPuM TtlT1QrmLwX5DVvI1VfMTW31LeYEl5HO9NvR2mBdfmKGhOU7SgqRgv71NsmOkVD42BxgEMImxvDh l/BOhczBJiMbU2xdPmMVPxr/N2xKt5id9FnlcRUKfQeJTvGmLYZ6mlMYxO7be1uHsEorNmypcHas ljeRs2r6D4chCNEQwEDg/5bazVe2be5LE1RTs/sybqmXk6unkWD977QG/Sah/iA7StU4KHrs2xqz T3qQsYaVqwesOUbOUNySB8jCbvwa0NeHmaFOp26hrwUypxSCeJnPUjQOR1d4OGqDqpkeZllDns29 BfWdu8u9kXGNuM3vGggfjMCikhF6mVh6LcezgNPi5Xba1Z4PHm8yDh8JkvF5dN0U17TNrynSuoip H0RuXRVpkSI8xFhRo5oaQXLQoO8USk+GlZzbz5sPko0ALsPhVcN/z1kdz9HmPxGnUusVgwIrBiKk jGdioIOnQxsKr30a5UmWphpyYMGneZ0/XfE5xukSl0502KKOnzcLSio/MwsxDXGzgmYuuWhZxOd0 wyUjXVRc6tWH89NsMNWBDYkScNhYm6MT5DT9RZI0OoxkRw5ZDndEzysLCyW360fWgxUCgBGcHzac kh1/30w/SD9EddxUzE/RgeITumMlJVSi9BPq5bdAOYL/5hawQZ7eeSgfs/7Uy/gmhGwtSiViRMTu hrxuYOETmcPNhV7MIDN9Cvg0qOKsWhclDgEXIUAWTjCv6ZUH0Dz87Uq4GCS4URq2+HHjnpNdLoL6 JRrGMRhGYyHYPkVdw7ceUfshlgwP/kwniq9ZV1IDkCxZVs0p+P37AubOXnl7RaHvdERg+gWu3dsu im3rtIuclJjy4u3AXbi9akWseTX4dy3fIc2ZHelu7KR/eY753dRuzIH6bTr5wNw2crH6Wlg9cbjB 1sWDgRnxdN0IXYT07mT8l0v1yXLWlEeFHwTBdl6vDqt9npvHoXgmAs7H/vEBuwAwvJ34xzs5L9bt v4uKN02lA6hQ7Mm7BYI+x1dj/lEn7d0ZIg6U1j7rq2Ztgv+QYKnB85cabZZmOMjx0cnPTrp3yL7p tDy5ZkIXtx6SRbo/CGRL7Rk9DfT0qByNRRlLX8m0NGWY58Cq0r2Fx4QOR/FU0kBbZlNtteGdUIMk 6zV5wzQTWsOZQp2GHdFUQtCkQtX/EeDiM8hMc2e4Meo59YH1cKPk6Xy5pHDbi5eRZguL/kFFWa8z 4ptCyXImpcRQcCW+sQVvzY5LyZTrVXbbjcpyQEKsWR5VSjggQmAhhE3Hc0tyOkWiUgxMOfcnsh3R 5M9TshEhzU0bMkImxMLUVE+3PQ7V0XAthiUAnL0+iOGQDbOPtT4FcMKr/3nLYjnIQ/6RbTg2RF0v zRGyvB7I4LidcVpV6WsVFRp65ss0M7Uz2ApyS1v32TLzHRJpWv/K4ZPqNplODJTWMy0TxGZXBMYu gr5S8k14kMo04nCLJMMBikvkK/t5yBdRNfUn7GOZFVz/uoSpTQENuOe8qLT11TWMTFVd6NC0JfGQ ojM7ViWVljJ14uRpr8ti7gqrZR90isFspardre6/+UblRjaMHCkYtqB4zfoS+mUtrGTFdBsW+Ue0 Wn2xT67VtQuCaduxPubsJ5ydI6bwFUOKSjyj0ZrtFVHH2oAJ+iIlcAUUjkc0eqUYRU52wyvOBh+G EaUufLpDqW97FjILe2N65Fuj33bTWlOp9JECxl4xyUgrX3hxf8/r2+mKKj1zjN/vc7DsNms91H3u qyNjnPpEcBWE4PETI0e4tUv0835XQBqhsY692yn/16nTOOEPEIgv6pLDyosZRmlq8hho4Iv3QhRy zm/Y8VSvqC2nJNqzAU6B0bd9OPYkYvLc8qy6AKXbMST5wureB8O9KJeZ29VXn4ddz/zqvYT2V6Kf HmEo+2H2bJo5FGhX+vYO9lnlbVI89DsvVY9Zxq+v2ffvbO3qwA+glCOE3R3mbF/Js5cUuHbCwmWN ORqb+dvzgv9pVUpEEKIQEG8UMuk+hYB+fmF+xgafu3YQg4nh7gem9sZkrJbV+Vo4gTwU496g/ukW lsMWtgLAAKsShz7hyNaqtuHr0Lfn/9lozYGQt2eSq1QSzojnD6KIV5CKbcXAdcli4PUdY3brfahb 4Z8N+P6tOcPS0nAL4NFptahUDx84Xf7iGIwUML/Fb6QduoG/Ip6OviCrxyG2XEXQo1vYvOJZ46C7 0jAyqZU35S8VKztFG24eZYEn9g4GEOhpwuw4bHqjMU/d4jQvgMXhH0ArYo13R8N7e05Py2jO3kf1 GGYbk1OeTBLV5bxir1PG0AOY3Ole/5ivbQvci5IZWKTWTSPV32G0FHgo0e54rV6Nwmgb2SXT2c5R 8g58eDdZFJzk7rEYbprWJLurVm8g5R71dZkuNG38GufoU2ea/3mgqOpCjc4U7WXzoRH0yu8lQVgO tlcXbvEMdHqaMq4eKlHCJRuBjD5jodZl4tZhRDQU0zYOxr2lY+elMGunT+nzWAjkuH9Vn4qdU2d9 By0lv654jmsxOzScGvJ7AS01gf2fFcEbDQ4NwPNE3rRGHY4RkE22ybflA8Riymjb1ihYeajkkVX7 //yQoLg55vC/nlSzgWlAj4m4UnVgYu1XXgKrLrVx/nCa/pmjGQeSFB/kTUl+Kd9yLOiwvxvyygvk 4ABlwdduNnWwTembKPBUxqvSGFrG+H3oQ7fEnO71oHnQe0jCEodjbeZRldcrhoNnQMeWMTs+/TZi e9zno9DWVK/bw24+M8Gn3jOibJX2OndkkYKpWH1YBwsV9hsZM+JsQZhl4yp2/yVhlVvNvJ4LVSH1 +TEOExcAtePAUlOJG6ueogqzQiq0qi0jePT2/HZwoZ7xdp123zPUFeCsd/S3wI2mPzSQiPYM/4NA RRls9d8pzt5+iMzIHqXToXvlJv4ahT1WUhcOyj164Vbf96rNe/MyThaffVWjqd2ccsp3xHrC3Sc8 OWf5DYoJCrzn1mMOZRaVQrH3bbqoNt9910JQiTaiY5r1NeQTy++qvo4VP7wTahrkpRKTxx0EZtxw wncRS/qb+INWFzFPjQFtabS6Eggz3qoI9znza9/5vNdh1qPvlaIgiG/I9qPXI0jZjPmh+H3rCbfs NfVbGZA5z0/knwlz+oiQh/cPcf/GRMFeOTUKZqq0gjXwWaPgOf3mmzl2Y32nVlK/OmFGCzSG9il4 paFuEkB60EvIVco2GI4XwalQgzOnHr1MqAb9/yAvnohQse2pVvSaVh7H4BTcL1Sp97ko/OenZrYG WilLB7m1ZFNh3h5VH04t6GERdejoiDgGG7HsTJ/VJ2gSiaKzqV62OF/tljzA0583dwHbDbbaymrV yw51NvD4hS7BGh7w0xQJqTfAaZLzrvv6J4bAk8+DFITcUXqc9rHBb5k8/YB7bW+SCDRepKjxgOMH HNwzLSw+7uGn10ZjWV6noSlyYvLrq/IimRYcqXi1p1gcwIKH5fYoUdY8ySaXoYspZI/gpp7UD2RM FvVi73vY8ZyjychPMR+5ur6lvTnWNNOoNXmo5EkYYyarjI+5s6HlVV2vey3qOL8MtE3eSesh1nHA 8D3ifTm0NWt2FP/se4vamxeA6HLZzl3EH48JNZ1W+sLxH3tDJ8Q7Cfgsy6f8ID/kDAX77aJQcybE gYAIxllIwRc+vafLkfi28AB86r63d13Plf0YN2p/jrrEp4H4iA773mLu/tcETiqmC6U4316irHoz 7wsT1trO6IoIvDyNUsFo0PR1mPYYaPMm80Xl7/TZd+3KtYR7VzkseZbDRb/RVK+iAJ4CWWBmp6uj EVVlCOLA75lIVyO+1HfNzk+oEvd89juEr/+ullIWTtCIyLYIJkgIRqOr4xsS7uUGjdAM8YiIZU4I qY5WOpRJnWklcEMNnVHfQsDNnoXP3GCG84irrilE6gAIaHnt5pFAW6Wioirqcav6YJNZLfBwzs90 gfjPqZY67Xczqslwq4n6v+og7PIMAcBPbevtu8TyVrgq9SAwKTxsWW6CHrm5aSgh2yzUiKi1MQCF g36VjmkBuBWdmXnB8mgMXYW7A1zNoDKxrcNEWQtu7vQGUgQm/TYdAg94qC5fiUlHd7LujYICqHxM bWoNeOvwJGDEuYrddR77b9UpKoJdGj0rh7xqCSPADW/gB3l/JjSom/WfTazajkC/tMr5RJ4Myn+M k604xskVFHgdFi9fQhkStpv21RS+hZOGtr3I85xFJSLSO6wh9XvhzQ2CKYtQqYRHltCecIwRys1Z rg8O9P6b6//2LiLSuAXlnRUmQ62+GhXzK6IGj49Zmut3iddZJx9sgI4DpHo/s64iJn4Ro/a4/Bus LyC5jJGMPgUDe/qdSdMJ0TC/yt6d3JAxuq7hrpBb/pE16eQ3ZViu+Ssdn+bCLuIza2BaIbiAHsBl qMx/Y8YflsRwfMLJEoSGDmDM5yVRUhsMSYsepNYuYMzT8dLBKJADPygm70P8HHd2lO4G3GWZmSiP U4LKQQzX7oi+R67esSvyzIP4sVXFmyB9J09fFbtGjefOslxSPQvHK++ge1PZK95QqzgpgQV5Duh4 Lqx+qgetbnaobgjlNjfho74NGeeZcvQ7zUitOTWJgiYTRNwf13tWLH1XvR8cZQ/X8Vs1Jl0nqh/N 4cExhFhW21X8kMDMjlgwHOgmTo41U3J7UJ3eC9117+0coApPO3osClNhD4jEIC2PxWH81X9Ra24K vxxKlPJ4+Cz5ccMu2MBkIEd3/0zKbnDilumXNeVUBKmkbP9uI7v06Lkg2AZ4PRFs+FJqkDP7fyFq orTqJT2xbUbZe895ZJTITf3l2iCSvKcdw1Wz7lsfVqfkxrkuIThKlDwUUfnamtbG68wOhY1cuftb WNXu4pjmL4E3oNcTQRivOVprguUGDghfg/s7OKNTR4ddQ4vDaOTJ0D07zZ1uwhM7Z9YWQ8IEK/eR wdixfISPaup45MreHPrPFlWARItQdwV9HRt3H3NhM9VTBCp9QVHVF18FTwmo98sIM3pKzF6dV7hw C7MMOxggMoGr65ti/OOjauURXNVAA0swzYQ5UJYtJGX2c/Mo+G0IQW3KLvO0webPjDuNLwS3RcYs ux1ROaD4bAai/+hM6QARKmqvlc3pBa/pStfoYhyg8kP/FY/vKc4AzpJ7RPYt1BHW6wE+ARa/G1f/ BikLAoCsdIl+muj+xhz/vzYZe26vWy4xgbbMeS/VLihLEn9GaZdQUAWRFMRCGr/sNgIQlLvQriJc 7uaAmmK8y7z1dV75HrO0zDbvH6vJ61kZBNkveAlUl76BcBA2N0Dypq8YNAFsGmYv3dt/WLrhZgxi yyWr0ykTg4bzlJCBfOKTuwsxXCqzAJq1R829a5WKzzgRpToBJ2rxcol0XQx/jSkzviy0Rry/lTAV ENnUCdXPg7heptfTHYTDX3mKXjJHl4BkicrX4dNUB6NzePyyTh56rhb/qgWFxEIqyBlh57/aGeZ/ 2yVwMMd/DIZQwYDGRwpb+/SIlbdQsUbYA7+4IKQIf3c2zTWxcSb+MGTsrHzvW8rrAMJ3YZdGbBsW hDtjYvM3eScUEi+oKsD+Lr6iodcutXAwtII8hHVmzZoXbsb4tx8m3EYb3YeZnMXCzC1WmvoYxTGt 0RfXYt0gRQiUYf0CpCuNpfSJ6bO5i029E8t7G3Ia/aoIqBi4wzDLBPNH8GaD0IIIosodGpahT0Fq qODtagQ9nN3620GSg6GUkosiKKsaT0PyIb6jwktzR9Sl9vhlj7JdFXwWx0ZxrTdgID+X4mzFU8a2 LSz2spziCEDCEbGT6xQk0JJ7zz6RCydvvNOVI/6vf5IMIOQOW30vMSpKCy3OMITaj0TiJWT33SGj 79hWZK5FkG3lKuOoIJz2On9QqEAseU377a31bw3qbc7PrV9aP4uDvqI1/BBxRUDCG0buT11Pq4+f DSs0xgPQZJ9YY57DDGUsF6w7d6QQmI9Okcvx1odo7AdGFXL5wm0EoG4DtkC51Zw2tyM8CeTvUxP8 Jx+6ol8k1kraIeDTpoBVgG9tBnUk0znP9tDcmY2bkfRiFoChBaX4YS6PaLgaAiCtKbM1hSsEZhYg hTm/L/yOljuwzfUxETf1U7zkZxgtVbHihKHVhRGNSC099Wjk9OQieIYTcf/fhrQjRMohFlUOzz5Q dCyFYNZU2ae2Y0tFsyvOPr/A0STIFkaEly88Dvby0JZHhHaWg2pD0viBvD+FIvO7zESk876YeojC 9aFmj0149t8cF1gTht6C0DT1TVZPEGa1kUx2uVuzyKe9TXW0c/pL0LNkDp56n/pwLEJuHHQW3Yqc H3IA8Gda1PxMwVBPYGB018ae010Gw4FSgr+Li4j7FYg3nco9VWEsLJsccIt+4/+lU2eAGEFRcs1k 90Bvme0tb/PRisWP2w+aJaD2ad48EyyYc4WG2XnlSvmRfo+ddszukCWxog3B2SRxaosfC8m3FVqL ULcAqnYmNXb3OVczpe0OUAn/BYkjxE6RWL9slAY0l8VvWiVvDbOQCAiVeoQHcmvL+pmprfpEzC51 Q/RrKs/msfGUjYYGID75LNrT0i6qYW0cUcYEaBtu8UpsskHaMB2asvzlgcJw2OwY4+QEIaXqc+kg V+C3Q4dJ/Nw3puJWKm9Qt7zix/6y2hJfMLEsY18lDarUWmOR362fZ3rYdTdOrUz/Nibjs/K4ptFY qWaruZdg9HkuWFdImOlDv3AnEoUn/Zv/3hLLwoWIPDyzFs3nzpRJRzoHOvYG7sns+E42TuvBoMvM C86pYbY3ky87dsm49LwlxJoW1+4Dc4i1lYOb8xxQgYBblfKnR9eRUT2FUaL4qcaNP9GI0olUTQ7n Rqiq++DbXr5Eam3Ci+pmW+2gOWyWEPD9Xyc2qF1t8I2Dd0aog4CwmQmIRNmoyjnaK9bssbIaAbJn dzq1W2/8bJQMSWcZ8ceBa8vTAzrKAHnJTTAAFAgML9Yv6if9zGmRLTxUJmnUAo4kZPGhhF3xxAYR 4Ays382kCw/IzPoKzJ4xzQvzytaErVm9r/ajhyBcU6+XpzE18SCxJu81tQco1T0JN4Ea+0UGgrLi TQ/37j+k7nkZVXNpKMMgtFiEwdnxCZAEMxjaScz53yJI5H/hoh8Brzty1T0a8u2eGLqKn1oGjdJj 11n1z6jKJMda8Axia7QWYYSOqSnY898pviOy+peyh2geAXgyrT/GkuAbel4Dnzo1OF/RnRqRktES cFHSpHu6vx1yLTouMO5YPMvj5vB2xdQvoLHSI0WZ/x9ogGLvdhv+HXpRuhb1fUxmxg4rG/EdgdMc KGYNDBKm0eQuqvKMexdmGJZ5osDMCpxNUfXWPsbtTrhVjq4jIWerggmOhvHfAbpmBjPlyivkCJpt ZPWhkZqJnia3zaNTQh6Jdu2Z1EGXlL5EfVMcN3hCQt5QR4VPG8mfbmTkKzJolouNHvDhw+D8GdrV jvn0vHdZQ5FUAUpnhihmFfO41x9j0lBQbPEonBrVdmYl4MWYTDcJXMr3SlW2j5ni2QCLBNgzjv70 G3/iKsit1P4hbKSwz9juX75M+rpwidG7HmUWXqvFvMfWpnhBkpZLStQ3NP4bE04C1iLozfYs5wik cStz+rEDlVvsfegPPp4mDREzO+itwPqOSu4RGoIoapg6hpCJAUoWTgHrttlSHJ/wp78ceBUhqTBs uAKRxsZUsIB1K7rFA+kL1ECKS+aG+nxpH2aMX/S8jUAwmbx1ZZeicsTa4LWwcrWdxg5X91qY3xjc 4z1nFMJUposVKu7Almnv9COabQ984+CnjcGBYNJgUlGBQUqxin/rfKPB82eFTw7L+lEOdenNHyTd vnHGb6iv0bWNAHKpQi4F3WYYfqItvTyMBfiuuaZ0H27iL3/4o1IuxxHjxAOyy+Pu8NnU/jSZkB2N sc6kDYiSEFGHjG0ygtPFtkPuc7PfZU7oYfG4OTbkG/MBfYYdSAM3ZcpKxhig9Si1chDOUudwY42B 1IYtsAMhDsWHRnknUiyKv4bKMuUuzpuZ3aBXDNt9JILLAkf60bfwZoWgm5a60Q0UgajRU3VVSuZ7 H1jUS/WQMMEpwlJNXL3qtGgyuEneV0jOS0DcLAakjpwpScmHaJv3h6SaZ0T+emBrdh2huhNZdnxq kYzo4NkV/pZhwGNkG5L8+a5uKR3RhyIfGFoChnY9TrRGxMZBO4WFZ8qxSqn1MawpR6bDaPWWDlxr axM9gwZfgOmBrPadUcsoAfnJKlE1KSkLhAI0hM8XNwqbdNIP7qk9GDLgZmmSBJyPyU6cqV6dwus0 eMTBQoFt5htJb5IffLysifbt8n6dBke/F5Fz1iUHhiExTU5tih/HxDX73Ol+KmigCA9CQHgRVL78 +2yaMXzU2MqusySaCmXz5F//z0Wik/wf0pibgV6zatJTHHliv1cdbIZZSolwg8xuFJXkcgs+zyUq uKT+yf4P/tBpUsk5uW6O0HDS0WGimAfU+dyEk4EVQyOZkaa5vLiIsbyFb4UC5vT7sgyDbw9p/cAk eBQYl9UBLttO+nI8xP38jEdGFNxGWjTYhMuSRDi8hS057gHfKxodjX6Wh4j4Ahj2/nTdyKqaN7TN w/tbYsDDjicGJVUHjIunVcvg9g7tMxjfMy2uCJ1BavuQKGiCVMuzLDyb/S9xRD/osYy3pZs4z7wE o00OuTp7/x+xi38RfnJ5o2V+HFnBs5bIurnWTfqkYpWxwmCu5rVJY+NkA1Ep5iOShO8hyMfpVQmS vqLHK/DA+Tnfkz2WL/NmdA9L9QP+IeytYfbLGX1qF0NDyUW6h8Hv87LDS/lIvsAm3uZmZ7vznxl6 uaPIANKaIA43G/kqUJUNlb4mKXvuJAkQq4+4ILaJ5ZKB+hZPPTTsbH3+MclvqNo4MDEinZrNFRE2 bbO1IqWeO/kcXwpxVqrCDM1ga9LcT/FbV3mycL+9SWBcSklmqHgNbbWWVioOKEEOr2ZgR/n5skLF b+lT38haTkxvcog/YuErjwfuzZrWMYE+XO/9K6mFKBBXJAOqC+SfISIyAWggpQWW0+v5SDcM4bnP ptZmqUbll242tA/SYgZ5nbGDXFmw+bD+HWrfrUaztNPtp054ifTqZ1ysb8ktBSiSqBpz/ioQKRgk 0PnHTAx5EqmOhBFwEKi+tFYGot2OqN1C5zJb/uveBqBhWHQsnvJ0hG844SnXAB5QsDtVqHMtLwza Sgsmx8XImGAH7qzCgnuH8WGjlWob/QKtHnLpO67mt88IE9ZN0HTbF6MYrcSlC6EIGNrJHGQ9MjUZ YP3BCPPxPfU65ygK3Gii59pYaY9wfl+8XlpE4ZwTh3ai6c0DzQBBrdiPL/DcDUd86gMSeYcwrJmY WFTqWKRhqLBvKYuthtrPEQ/mK78004GPMcqdSfAuBiUq3G5F1hbgw6z4sHh/WoNh23jUTZub8kh9 cuIwuwDEqYtf5/g/irlBnB5STiMmi5Pk3dyPaopmikNSzYtsFJx6nz/YJFTxGhWtE7wndzlWRf5Y augKtC38OEOD5/EPwkbsLFU/Jo0Nqn6S6fV3iiEZyiktNmI3acuhOX21S0ci+PV2aeuuRv2gA0V8 535puQ4Fzqevj+eDCP/A5K003yT1r+ZGXypBKuwuzTZel1RWj7e5uSzP/Q+sLSbBivoFy8VYvOsz 9m4/qdDc8ZT4xtPwV71Y8CfrtjFpqTADm5LB8lSXVnVRim8LV6p4wtn7/dLI1ZSqZkyJKFGCud5q rWxag4Ujoo1v+tPAGlSUMSXhksN+1yY5foQpb6ypJP914UZCXJIKNPAZCIRsE2IpGq77bdiFcrwM psCJLfC7ipWF+87qFPBOS7z4yBDqRbu4ysyOBOmGmpuXvi8OhxwbkWBo+Na6g68uHQ2o2mXpTihF 1ah11xI1seUHCaS2cISD+ee0ZMN8sLKAGZfo46g3ddV2IYFbmwUGtKZlN1GccHE8FOkyzphkwiPk JZwOt5toFMsM9PNBqX2d+jf4vJAdejL8i+yaLg/YP41uhnpkSIo6bHvSrddxzTtIWXFCHm90mEuE Bu2Mu4q/DxuUMzB2YSu3KAlYRygut+VqdtXn9GmkODWkEEQORPWWbahV0W9Uw79gIMZLbTPcEDUQ eUDeL4eSoQx+qfH4O3uNxEXIpYD3Yw/LKmGWMeZrWWt4OHaYmJ9pgCQQpi3ctgnKqXFXRLaVYU31 foARgyEBtCCDYXC8aL9oNHNdtCE5sITBQp00eT/pcto5j4QGUcIVoWLD6xU452+oLUucAgE/3ZfW FsTb+xp1pv2uYDGSdmDY/DXI8C7aldxLBzuigwuiWzCuWB74eRKAnTrZOTBLa9Tk9ryd9Z4qT/1S ftaozIC0l9HT0HwcPCaAv6TlGN4iuzO7oRHsbFJ0bXOIxmKOA4gj98a04e5XXfjN10YkEW/kWQ31 mVBT98N00G7bvkR7gyej8zh1wTLkA0a3Fsivn0ZKq3JRhx0YsfBt8qqlwLkqlwSLFSED68drmdp2 boF8qQL8psdC1nH4flKpFp3pzfS+ufvB104QZzvQd5rVjtnfJ/a3bwzAP2J5H4wXriIcerQPyQUv g43e5oj6ifebbm95ZPEwwnfK0jjmzA71uRmLEuTfLANc5Shsx5wfwOMVrt+mR/MuvWDjBTiw9Ylt 2Qn07GdjMVd5pCUoYsWGukoUQYnqgUNX3lOCyMRF0tSLXqqIPYARCyvOKVf/hDFvUGAdXDVkRloa jxHnpT/Pw3ARybZAkUymk4+HiQBGhOxg6INooRGwheRcZidhy34hd7cF9zJliZ9LPTZNogwxvqXg r9BHHlIBpVL2SkHFr6jIMrHqbQdShRk+Ib2jx6ynW2Drjk308h6iH9SS8w5BmodKAYx+adlo7QjM xyoFKJFfE3JoiwMqD+BznAXoZ+iMMWk3W+7TQzSSqinObXMkebuYnbxPMHgTwP8qrIKIxzxIuCJR 7/KUgqCx/n8OvdCsmUiytsd1x48BuwE2rxgyQzkRPCsAj8cyY6LZnPKRyAIiWrxHzD4q+vNhEShq C8WyKmsilHH1iRzzfy7IBZ26WTUHbHEc82o56xXIiHKjfTs9u0OkSmqH+tIJCXIG9bXGbAlkQLg4 P3q2Mfc8uEseHN/1if0/7fbiuv39Y7aL71C9HButzfwCZESaUQETm9NkB58dW8Sb55yAfWvlChWX clkzs1TCDEI+AGqQvLfns0wIcYonYQ167VQOyKLUeHdGCpTn4lzNK2y41Sj5AFIIsN/wfZAZzYlp TwGyHgJZ8O9Zy65eSg2lyneDQ/+vKjnaRPwAJf7mJHBM5cBvuBxjBGQR8roCkt8QEVeIdDVa/juL ElUQrL0UzeLUbjz86OuL/9lpFKEVmybloPyYknIH0BCE7rDQtZ8Ti6opNdu1JEQ1GHVSTJRLttHJ 4oqTHaxBWqDcop0UxvoaURPt7Bg8MIwW6ZI71/tFsyHjFKDIeUNjNWN7O5v6J8PcdYaUwEKtwhnT R6dt5VU99z1u/bMPsUA5s5q3q3+4kjb9jWPnZl6bNj6d1PXUE/4tTPCsiRn8rs1XITWdVuzx+RfU zgeecXKcB9qg8rNQsLEI3IBjLVBmFnqIYzMeT48jPHkaLEXUHOqRZFzdTxIcWrKS9aWILcZO732d iqPY1UUMH1ZSZhWViGkBJ/+HO3m9+ftOygeK2EZQQXa0f7d57u6avncv/P2LuiMCBSB9ipkL10MB 370681H6cExnkimo36sHYItlkaEAixPqe4iv1bzxqv1bfT1lBVUduVeDscSoxHI05RcPGk4ulHL/ ac2epyVge6JeLf5R0LAMiQg2mgJeVTaVmxerEFwMt0e71MKrErHhcmY3mCDUeMxvJbn0oVPEKmIo yHn0aJbabfgHEnx6TTRP7mvkAQtrnKNKpFWwoQjWhcc4Nm7X9CLalAqOHJB4TYxiknKTD6nXQqC0 ExLinq2mP5hQ5xLo0uNbOYm4NyDNEyFGJ5ORTjtlODuHUuZg+jqb7dNVZubuPNgVW9enIdog46+9 batT9Y7f+t7X7sHm9O/hwNbuvRpf7lSFzz7blJJUxqoZskm5dmrk2n8xnreEMtz4ZFoLw2zKoTDU gDU2bsED7Sx5bjg5KWS4IGbFr2qpE7XJYtevsFWybQ2U/dXW+sDlTLu6N+fWd9yFdRap1aQFTHB5 F1WoRSBqno6/WkcHGdKvhKYzu93tQ3JexWr9C5HoeF1/w/bs2vO+X3u33zwncW4S7GfedmSuFkUI Mtswh4FrQiUOQmLezgxBHBIPFTZWhRUbQN18NBAdwrQVb7/mKHzshNmujJvYzU2aJ2ePWEYc65a1 xbzwALpjekh6hbmWeZ5Vwf0uZ2Eokts4l4TEdlTwo+rvpj5tMnhcLlgMpPLQgZVbft2uIAUavOkc C+eGz0GJVnWCSR3ufDWJFqRcL2GpghtjGYXau+ILotmK7uY+gsuZurid/ieDXkaDXkLKOAOo58CJ bL1eTsaqRZvZeNpYKBid9oSEo5u2JCQv0z7YmbVnXHXPuVtkjqMKNuTdbzIG4eDoU8E3FPlH9HD3 ADpYGIt8M7805jUhrRYNWxXcHLFLncwxynkGqkVFHE7hL+anddDPOk0FIzrDx7FrB90GpVOOFqSe 3uiduzjhw4qw1FxowCwOZNqRoNMqwGoNalDHtZli5j2va1kthYatXga7yHD5a2A8aoaQZUFgvzno TOmB1F0bCpT4NzGZHojRm5U6ZhmxcLPivfTw8P2Evb70kC1SMsp3b2RNYGzlUOLu16Fu5bIW0W/b OGCAYPaxlwNCWjnf7VYCMiThb36K0wHf/uR/1ExqKdtx4DmbZ/h4Mj3P/yM/K6NiaJ2JfPn/itNO qmYOsikFH9NK4hVkHyqEzB3ijzWkGmc0IYqhYFhgG9kYSox5Rpb+4JDXwFv2QYqOAn9PxFAsM2ah OBJxqCp4kdCwMp0DMJlkySw/xrSTdyk2edxptHpnH1edmNRXmJ+Gn+LGC69v4WD7cEk1T7hjn7IT hI8HKB+vi6VwsxPoMhfpRxBFqugenHJAnyXJztmnr7WhoRFHYOX8psCjy9ExdwIbA3d9u/jDPaex dpiY7/FZSIWFqONVehbzs50pu1+NAplw2jkcTtAG1kNu5qB6RNNvMErI4dFH6sAX1IDZguDlhhtw gGqwRTrTZGYXjFjtaWZ/+iimO59ep4DKjaxBF2PyNWzIhXoRxLuwx+XwUS8LO6O3ogHX+ly/CBZu eL13X6VbBMG5xe3OJQ/8MmKprHCCwPRw8oHb0RQATCCp8269SZuD7QQ5ghFh66wgWHrUxogPNK/5 kMqgB7OD4U5028v4DIdFF6ytIX1VnX3w0HSRHZHT3MnRb64g7XAocQF6H1lYfVxZbFvli3eBH0Ri mCLSAeYZqYOzj5eFbiKJUxe/3J6qbg7iI8k9/S4qtgBudOB5cNZZ9tqENnT00n6UaN5JMuLlwA92 nBxAIj/5VvAAHbBOE8Vtog5Ti5E5/rmTldeV3+dybRASJTMEfKkD28CkdUNFBD9m3/u0arHimRVs PVzXZPlu0JHaKcrjPQFhDD80sixrG88Hc8BDxrj1EQe5Qe2MlilrSNtGdb3rJjqIHtVO/mjtFyzb GTRLNfrjdTZKh3JReWZksdnnnzA8TficyvhGPlrCf5BgtREGBuAt5c4Qm19UknoGjNhObBWXiLIY ezWmYVHngIJHqx09iSf3wjVF2vGS9OdLzWrXdAeBzQXIb/xpA0zhGwrTRier03uHSzDrIrm/KGKl Fx4sEagYEpIolOIf3YzF9i/NBNrOm/hcQSPbVVbk0eNKIhUBOBjO49R6hI/MhoH8M8Rz0mofzsGb LdqUESAOqtuwG83no1Cz91QvxZtUA/qFA3iQNm8swkbB0t9Iq4DQbuPY52XyssGcgR7Prvv4wM6O J+0cKFo4hjqE2N0KEDCDGyTjWExJFztsiC2Ctg1LuaVva7MVXi3pUOLzV0PBSyXQ7Y/71E+PU1Yc Es9XYnl2Mdt2kps7dsYzNw4XXLDNZUh80DcUdt6jWCu078SxzN4pO0ueYkKXlJECbQw0i4BKJfIm wbpkCLMUsAB0O/tt9GkAQPIZxV/36hU3zG4MLEYG/Ohf46zIryvObRGDmraESRCFyYEIMIvLjiLl dd//fTWgAX3bUSKKpU5G7sD7p2HQG/+IoFA61vx6UyyA4jTd6jFRo7pc2bKsPMDKV+wPYiLuJ4ry a8EcBiJXmV177v89Yoo2/cDTnLmnDoJ/iLwfk1PWsTEXcbqep9WJXOLGjE+5jjLoPW3yBDjoC0Wr rGZ7JnhnVKtbbYPo12+5yQyDkHhmkbg20ngCrY0ZqL7a5Lt4AXJRCFWX2a0NKMKvBQuan+na2ETI NUvPw4eoMRSlrYVTy+nLmMRs1vjxR8/prbX3J1m1DizO2a83s9evBTk44+X34VU73ajY94z7+Jsl Mbzn0ZgrXxpHmUrvjg0fd8C5IpJjpBUk0JCsCbm5jmUj5/QzgNOu179SEiy2ZMk67ziQMHerDnhx C7ShuxfUWLvtjLNpFlQzX32C504MmdkeMOJzIMHdn3l+Ve3F56/qbMYGVmKFPP13n29pg1dZ1yi1 gSYb9wRtBtl12nRZNdbPWmymnxQk43gouDtWGMtzBMSyKoNVlAgs3bBsaN0POT1w852TojxLHBWc v4YBXHnFk0dLdj8XH2GZlukCfbQUCNwcrtQAGtwrOBMS8jnCljKM0P6PjhJWzFNtZG+IHcmkNcDI a2OIRnYFe2BkEzFUdPmfGHGJ4g7+oNrsQIYT31GsBoIap9vyFd+tA3UlUUKBZDKkfuaY43RMSmo0 8W6rXwjsWp1T3j3temp3Kq9sBtgrb4g9FgVkNp6s4YXkUP0LH7ski3uA4KGIp3pwn2rJ+0TWovjW sdwBwmpq7B28V+mcvpY0wD6MLpiWLxzZS+4d+Waktpo0qeAXTjrdisgrqO6MU20zYjvP+6pBuZRh 2+qSwsO6tkXIjlihMtFSitcdMCk7beTvHWW6TJ31zGgdEzQSXenOKz3ooi8Wxw1g3Hg1V8nBFM7D uUP8h1Fat4f5tlD96wgLGfqCSsXEuk+xV1Z4Eogf0vkmqagg7/pF1Y5r9+F4rtd+KUG+6Ki5sgms 2UhgtFPwd/B70LwHnmLXwiPhXNX4TlPxnmyko9yfheHaex/fkCZQVUdJR3fIMgGZDXgJWNTl69v/ aQeLiONSyCMMDMhZGsT7v2X5Li2qgUIyByu95PAvyYljTqLOsZBAvLMVECQlbPzwzhBlHTbEGz21 AiEuuBR2k1rjP7B6gZsF1iRITc8ZLjJufyhthtpgb9XF0i5VZcV4fki4GyL1EDe7wNZEs3q7Hl+A C4mOCybDG/f4uGv1WknBnNWQG2Fz11Hbofys0ahTtAB3hnONQPAn6hHmDflJmBVyXPqZO1rQEsBi vNiT7+60Gv4RZ/PflGdRBTDj0//PHJ1f6zwogp0r6S7syXd0nyUVhnXFcZZexIkCgsk2Jpjs84Sn /+KpQNUIPjUooxrlkyuyl006PfikRjm47SK6zlQtUrIlBz8SInHYfelB87gOmYYFF5RN/0wgbhW8 RlEw9ESZBnUElfeKCJR/rW/oGnBWwzQrJdTJpi+KILVKj527HyP42B25fC22LFwDYh8LgYov3tpC TbhTTmCro0WFGjSn1klMpZWQ2+SCzGh9qH/BkYvR6Pra2DUXGtUr+SCgAAtoT94hdvuSU4k2I+OL 7PNmlUgQxx05OjK/HUmoMo2X18T+IXa0xoyrfWaO1+GZBG0Ikr2ZkW4NUs4E3FDR3r5yIBMlWCON kJUTCJewQjYzV8JujQTRdWwQNSsJMy6kied0tna9YMms+gZOwfQUVML58t38k+1e7sWkZdwQLwcc k+xO5AzwbnBjoAuXGO1yQgoTW7AT8FzR3WL8pK771YZ5MgAaD8a+gb5r6dbx3v7taPOLGpoQjLx5 ocAdYycUtLgB55Sp1GqOZvp4uvV4t7PgjuImcoLjZconvTqUZkddbRpQ05iDkghemzmW3dBpAVR2 eO3R+fnavfAbo7zmONKjFVuGjEpUfqRZN8Yvh3ChOjOaroEdeukhkMdu3P4z7nPbWM8e3w8Cfi4C SbdnfXuilg13tb2RlqiR2Dn/AmYmgY4e5MOOHK3aZ7vrLEdALFbY10i5HLugo0+eP0c+ASluWCQE 7tHroDaKM8YLIlr3bTXdPH/n6+Ad0P9ABqp2k6lUsqSSi4DBi+AnV1R5b5JBhjPR6kbZWFSY+doA +0Yo8eMe0IG1rOIZw9Gq8fIeQRysmYmNupqqMdSXhTh3mVVLD/VSmWIwPdVHmQnc31rcgebiajzh 2IjYRl0U2o1peuW4ykhDEvw9IaAeWWguwzZj6VQrIUtmzR2vfL3FjzK7UV2jWIDK0WZZkQjuWmrY G4tY4rS52uLDOe2jiKO34DSOYU9auHgXyua2X9VTf8iaqho9MIxWrCzVVoguzk2YTuD4lmSuCzkt KKkZFuBaKC69DiTCbeayd4jAg1sIOvd9DkrU4Gwv0+TcqtbIGthsEi/KSnzM/sP5g7EhM6s9yrrv 8ofSStoVGdWV4v/4MtssrMsrwpbDk5nEnD0dTKq14gWBxB8YDu/9GwFcLyzH8Q84RXpNmI7FOMer uaP9Ey379Unk0rx00pWo4cq9mzc8K0EhFcyiTx8IyxSdHYbTKzAztoa5f9QSLVSQZz+J1En0i+lZ 7H6cdYBWYiESmZ+qvw2RXZ45h+wlxwjRDvHZgHXPLmr9QW75xn8I3UDokQfM4WPbldsfCkpOWrJF 9I5LobS05UBuu6zy8pVfYPyu1PeXbxWIFGjbZXiycmgVvo5Lq5g7nBn/Oz+57ygjSiSLaRFKMUzz wx0BlZUlhWyVGTCqRz2GZv9o23NgzzGHuKtfhvCM7nABjQh8Eaj35Np5zyeNVJ5P25zAvYuqJMFX +SEszy3p7gG/9s+neQeBwZxDylUfpN5V9qv4XPJqIaBWAsPeghFVWqyZ1u646RdxnDUp6iHcAdiy SZrhoQUQoolf3tGJEged2g+EdzOA1s81u8MMUOFBG06tHjg7BaOFeZ3FytPHmoofTp6PrbM2YHRW FHMiyxlGxPSHdfMh1lYbJN4gnE6YsGIT1NEwd6YS3gBu6PKgsqqpnpz7G+MvzSRmtMMo7MpciOKD zEoL2UEhCc1nN8IjKrleQnwDwvmIdAiFyHwda4oEn4eojlJXGGUGj/qgZLj2IDw476KvPdXCcszd s1FBjEas77HP61WkMnESFx5TZkPifvPxElQpJqTJfcoqQCFVHupTbe/Ya5ULYGtcEoAwn9gtcd0R Pvli4XrGAUoLAWLqHtBmaF/NF2Yfwpsk56WjenX/pcm0PGrTsOlAUpepGxQ7bsnNDpfrkfZmhpkn LKzgliuBEsCff0+1IdEZTdsoyDIDTzwlPPjEbNhZrZtAQusa1TIYRjP3dS9tWfxRjhx7g4/6ZLrN Yp31ufBXpCN9ujKsUAo6BQ/bgBDeZGdpiHNIWfLo2lCg5JCWE8j6COSDzLQbNMDfRFQi7/jO1gVO BroTCsxAA30OdXE3x+xxw7NiVUfTbrlSCfqDKlwsnUoV3p1Fp+UenNzxg+aCwN1SPDpgLc5oTvL9 ZuBdQYslAatLqLgHUzElQvazQDox0/feVGyJDrTJMtsYnujomB3uPtUms/sZzvYUHkDx1k7XtZyr 0SK44KQOi2tU0EjaCMmyelAF5tSImMf+FGNMdyN0jjQKLH7LffPYyqoWbH39cSIr420c3RT1u8+j qPsgPE4g71hipRy2otzieLJhO5nF1ZGzoGfZ629YC5t2QGIMsCNnOsFxeauc2hYFD4/AOvUxCt13 JIDrtuPdBiZJFfS6ttD0dS2o05Ku1JmyOIXxbGUef41qJT+G8hJ+5OInX5CBqtQxiLoRY4wtsXur lKDZfw9V3lW5/kxoYy8RwZux1pyCguOLmCQaAokuMX+97O+sR8+yaCje4gRs1o9OYfND/LRYBy0p tzW96o7s252+PbMwvqASsYMtIF1es+YrDdeD4ZsQa9HnFrpagdRIxbufC0YSlkLLpjjThWYVBbUs CeWOeSDnnX8iNLNZbGVPMqwVGx9kltYYjm8BhWFW6rAnoBYcwwZdHxtst/+J1mjQm46rs8xidgDf yqVNGTSS8Y0+I1Zmrqzbg4r8I9fjunxdGxQw0mF8PhT/nKvNnTChhPnXkLfRsaLj3hYQsHW3DIXe Rm4qO+fh3dUYLmruE/3MXXbxXaa+cZTuPaKpTp15SH7GEgHSmwIJhCzKF2M4SfB5sXeDvZhgLE2k SauUgNPo4IcuvkMpyGuu9f6yC3+hBhOPJug/6ZuQnirueYu7xoaSPEyDUVwBjbL6E7j93yU/dM7S xO5r3fiQJWcMJMK3lbiJjSQDd8gSn3zWh3mqR3OrH3qg7/xICLoOL0/VbSjRd8Iay/LQfuTTV8Wv +Tdq0um889bQQdliz/V+lL1Intnj+cQzbHM/q9g7nflUtPmytgcP/dH+pCq+aeBZ2d1FHwKgoexh LfIo03Soey0xdly9FwcCRV1ZOgts/sG7/doCCmwai5KXsnDYap0t9XFSdKcAYOaXdZQa39f+3l3r RrGf3720jG2gszRw4f/gFhNuuZJRQAbCJxJqAg4v0G6Zm7gIMF66naiLCmQ1+HwXD72HUW/RgEis f0J7/arBTFChiRaTumQPOn0z8+Q0jCi23m7CzOBNUn3b/4ZhSNfDjGOdyVKxwAAWIAz8+VVgmb1B Fp88IdtEf1Ud9cPkUURBEmnOzkIyOlOsOYWGDeBHoB0t+COhEOdw3EQBJ2Kb6vw8dPG8A+YowTqs 3TTgcYXoUnT10j6wIQziwcoLPJsz495tWa+ZGp7MJXOBrh8Q2WS3/BJRqf0znY21j0915eQnSx9Y /v3B8K1jb9uR/XhXYwlCSefkBAi2PgGUctxFF6CXnr6iVmlfT3+uyvdJ8vvXLOpe+5v/TCMD8Uup e/uwEYoyrEnJ1S8trx4HT3g2DZ6E9TOVyQpVpFUm+saLS9B5Tf0W+wxo7e3GJQINuDW2+tRQOAX/ 8D2fwlyv2rJ06/Yji9LngYmGyCee/0Z9Pg3gPoZRroO6eLCg3xhbP+2LmeFQXzt9PpZEXT1ia7E0 fIJQ///nLNc+tPTjboJgLLy/pe/4cyBsskMI76jUqwqQWyUEkyAvlUQVnkUeO7EO3UBib8JJ+/eR cE1sQG+kvNmTquk4+8rRyr9PPuHAHuRvD0NcxErLxgIi1UfwqPN1uPA2cK9J+xBDQ0zFBGK1ZLjv k4ezqpMbEAg127i6ZJGgT+OyEdq3hcj+LpN5O4n+JbcqISG2Zo3TPYB/KWrpHwBbITf+476db/Rb bgopMf+VwWogTqFrvU1eNFxIYey+bu7JF2NZthWWSLZLWaEpLGuJdpHP7t1lvdqR76JZqMVA/1nM bgoFuEXY/dbo+Cb8DDdXAsgooM0cXUsqtuglMT3onPGYOabGz3dna7QJyizJlchjVDKwKCZoFH89 GURsijLG8HHq5xLA1yEjc5BiGFYC0K3jq5bewrb3Q0WDLeSSjWNueelOP/NJgfafc6jVw4rayymR chDJWoV95g8Gx5d4THdZB6i9UcRL3LDGqc3rzD/wsnPGlyZnsONbYUqpQpt8mkrYS5hHKPLmkFG/ v1cgpYYCDHFen0NZgDMaH72DuiLxTgNaQT6HQM59GjvYsfbi5kK0EmnAH26178uVdGHh2RRkHylh W/KFLj68z6HxDTA5Pq5E5RN7Gn0H7BxrgtQKsFSCukb2nnzO6DZlApVqizGZr3Y0MrMMwJeZRYtr /0XYVy14pwhHiH01DYiQpn0OSm06MOYMI8UqNnEQDTeTW0s6GDRU0LhJlI74mxcOakz9XCgiy8XQ Ib6oP87k6sWrk3aXjmxX/DDLb16m5IIRVdDE1kPVbOcacmGRKCfBq2sxVStzW/sa53hyYiKrsupS rlJJgniZGCIx0Q6N2i79H6s6wqBcp6KLppbNbh10NL9+a5042gTaRlqY5CKLKicXHEm8DiFI3XZU x6bEaBBSFu3IXtmn87edJ3tnj+mQvgGqMP1/VDP0kspOgonhzrJrqI8yzFe/CiorMVD8VuuzE6cv 7UCAdbxK2PtdhnFuXbbqYScQeo4dGtRi8A9NyAfYjdS7/lNdv8lPwHGXDhs58Ea0pGNWORjOep48 8AnSba1dmeL/UtpOvhOFU1yYm1um76XiZyKOVmL/8TCMQz0xx6g48xtbgWJVJhdSjWGCRoOHIYaC yTfmxTEW42TGxxjfuJbL2EvHfNiMiwOx6r1ZQ2qU0X2adUcV7tg2QHYWE+xQ+PgHG5iEhQDAsdw2 rJZ+UfNwdZRDs2NcQTqemb3YVkeI+doiJtjMDTJScwOdvjuP6U/wDKZ0ElGRomSgQK2HWSTK3K+/ V7raL0Emlq4/zyBWrWUWPunF93jS+82VyIbpHscctPTDb9SP2tXxjBG40PEqkjnuvcitoJWuB9O6 +0mnWFDi9GpMvIDp+LC3vF4GbTyR1Cgzb0itNQGtZ8SP7ioHpPXsR+Yeecza3ZCphlnDJTb4lS3E P6Aa2En7YjbkvruiOsGNFPuHCDGUdDuTdWSUOlDeWnC269H8JiUZoWDR3J6nEMjtsaxJ7VoJcsvm fGYw6CP3ZGLLBkwER4aarMnZ2S+1vUhbfSQCv+NR6KG0N6YafifCTcjrIIB8yAAd7uDgWETIu73T rqBJHDg6+TXc3mrcYSjlEaw2pglUgHZAh8ns0jr3WADvRa4md4T+TusEUa2cLzwng+z9CtdcuCHW gR5a4SqTZbWgUycNGo9It1CkWu4CzKbAnIajQXmptzm2dNqjyw45RZ2mnD4q6KbQZ8KXewdBz42l GVrIq4pOh81WcxOTVaxgeJkxs9DMzLNU4jH7HdoY57PQgOlxq3I0le06LmzI5Xn8+jLEjPAFPgtJ T14ine8nzMDmUHqIIoNiDajlbbetvvDIND/SvAAKx6B3MsF/S50r4hsw7OmUS4/uTWMdOxvDbI+t xzICBO0b97cPEFKlVII5cGFp6x/XTE+AHvPfW3TCr7+By/WsmQHvhZjwny4gB/AdxXCGwm8A/qxF W1W0XCu61gao853I4jCLJiL3bTsUQETJbjPxI3a1I/lBTnEh+OZJZ9kYDrvt+IFDhaxlCSeMXSc0 CB/wgYfhwbhBTHv3cnV51T1S6X6plja3jm47HJr24RmtvvHvhHBxLNjuCULr9KbZlQm+jtAE5zS6 1dYNcClprvmAo1+W7Oj+MuqRlWAuyzEogmhzXsmOV1A2hZbmmz4BSLzn4aC9Cq+jUK0MQ/uBqnoN z7SRAMlapLDx7JgmnStg97KsV/toLqkWdYpy+iAncD7iBkoozM3BB6wl6bR/YtZ3Ik/RlPhsJ8at fT8LKyp2+5gb/0Iw8QCJHB9PnZKie/5JstA06CHwfOIgBfLCXr0EnCtcwyMNwahvoGCSJOIIw8y8 ME1h4mw1V7ywBMN87cCYD8+cRo1IikFG4tXS5k1U71yeJEHUMZwHMtiKHY1Fbg4bXRRWgFoS692q A1HNCTDPdyLLZPqJezMBneAAzd745KolTUuqNdX2aofxwsAjaihORiBrnrnrFmopHXcjGALtXhBS jqerDxAmhLXtk/R1oQogmuZG/hYTCP39TL1VizmWRnmIm2SwiSmMkyLfPu4bRdPALfILiRPoLrrr k9ghLruT9X7DX2BDHVDZr8BMGN2jq0rVBUSzTLUzMVuRz5SNYnO/BelU3nXXyHAJZ4VkvmbniqN+ +ASTyoSAZ33jjfc5C7l4oxmt6a2BL+o1TVy/y7kwYMm9LOgv9+7iU5c5I1a/VNTq7qIjRA8bpKKE 0+5RIq/YfnUtEaoivujEC/sLqY6y6cVDUU+Czr1+qfNZICKVhzniqOMdtDbwkczlkE8KTpikUNnr /FoY0iusGXFt933B8rydiG3rWv2YPQmIcybd3q7SMVMLM3dHGif0LfgFk3f15kt74IT2F7B7i0tz EtY1jLaDRbbS6n4bApLRYHpmkcgnX/RBQ9WE/JlIsNve1sBv4LdWndnP6P41j6K/8o+IGKzAEGwf HiLPQKvKAs9FT4HUwWvv2/MC7dZzEHCJ4LeRTxbPuY+HIDHw5xMuMLnujHnlBIL5LZjH+KzIiRFQ QK44oTnK0NSLArRcOekIKISbjHN9lpAov8Xz/dv/HR3kBTKKlpiBeaWRTPSpvQRtG+Nmvyfc/Fds 7pOtcwh23GDFzcigj6QPpoCOFlNcf5wdTDrzE1P8L+zu3cqDdlH9gTXCje8LnWTcwylqQxCqvlJS pznBHjQ3gsqQjn45ii+bSm8ZkBr+zQCsgglZOvvaARar4sTYYsrXG4gxCgOr3pv3c5OxN3L4dhg1 qrQGTI1b2EmLIy4pnRxIrB4E9Unt7/DYnJm3733NrureL8UoyWDaQl9GL5iRWIyPYwKWd5II0SdH IJn3a9FjIcJhI+3jDLW0Kr5wJ2wiPfNIuuEh3TPzI3a3qvRyxXfaOflwSQVDkwYBk0oUSF/SSpEN kLpqm0o5DfpYYiyhNLlxHwbCE+yRSsw0cb4wbcE3853SN/RQ/FAy9hLBGintl30lHiqyms1n9F5x BdYKj6NzkGIOT7aSfs/lyuY+d3tuCXv6BIs34VUkqo7oVRDX2JE2WCZDYWNw8Vv6xpKKJwlHZdOy GKP/3ViU3eRinufFujeW23zTTBSTRt3lbiGu3ntN80q236Dpesnry31B6VyIyBeu3ATsaF+rLr8C DnCDqHSHXQnyQWQcGDmmaq0rTt9vCs9weRKQJqv1lNdoS0ocPCCshU01kMELrP8m9AhGVBee7RyK QP8SVoQuBzYeZcpcW4Hbz6JlQHie/h6MUgBMMx32anWPAnOKdFyxKd2jxi3pIJtZ5yWpycEeDgzu dTbfKpN1UILKOyor1j2cdkJvbQ+ChhmPtXqzl71epBNN7xmz+FjWPJqrRw9nvz2an1uHuLAGyL5y baV6Ed3zKlBQnttmnGUjrpYc+7ZzflordmmAdG9W/KTJj4sdjfmqyAnTh8weafvJ5GU58KgsZTmt HMkOiepINTTvxIyWQSvyjP865W4DWY1szslRJSYDw0tcVCDvgmhl4DUfciS/+ojuD/IzQw7r4Ret plH5FadcNpLziAuNND8kKYI16p+Pe8KPb23ZY8wfS9qVeB9Ha24PBKQ9FmJUFCv0VowU9WeH1QL6 YlVO3tAglPzdNq8vMjoWgomizqpqRaCXvL3MKT2JdeBpGorQ941JcvCwocsQDRQ5RTmNuh2dReqo JXmW2Eyzy+Q1OI5YuBQIN1dd56yJJvAJXt8e2FljaOJ1lpln9yM08qJLrBPUdmgHnGs1UVWMyvqQ K0+BEauUY0HafOZPWJxF4rmpLKFWszLId4Sd2du/A1XmH05iMN/XoMoPvDdFF67HL/KoUgDwdGTQ sP2y0l4Mc5rycLPUkxzeDpaCoiSTJeCIVFtQcYW0JOpWj//jq5i+6Z6pM36jjRRdIU/zQMhRYTOe Nepwt5jTIaLr4c5E/XYvbrWDjqkRXLmhZgtQCpy2UJUS+dDleQ+O5AF6Taw8qIEKHAMrI2drDxsm JKcjDMnshB0G6SLLUGyiTdlhZf+rRmxhAg9lKmL4tKu/QfvXjLNffDYUt4RT94E1lDoqXobZx/wf YEXazCUrIgkiFQcme2vf2FMNfcW+4d1oGZ89uoY3utRYFbOM9CO/L7nO0oNVi5ttD9N4LWA/Cfw0 QLXaiHPV+0Ilj2d4K/b0UmE7z3qQXGMsznYC6t0lhk59gBTicjio/Gbls3CGYWS0Df/XIWArJD2V QeB6S8XYFGAF3UgqnZRgBR64qtlpTuWYhbn7HQw3mPQEo/G071hhtsvSGiQyNtpSndXbUtNzMUAd QHE+s9dAKg6wCotWhoI+0LpP521Xq0v0SDDckK+JQbZBAIzrmD++lTLTloUv9/mwa2NnpgL+lVpu M9P8RfkAqn2c6mRqSk5Jn/hyEDfaiMi7VVIG6cUbxdcBfmOzy/sH4qa+rfNh3iCuEfBop3r0Mz9I DIDtnOTd36rQHyOYlQhU8p2woLu7od7HQsOMgSNibIVutMkA/qxYmUStRte/ARhADxZEAYacFjWj PAF/h7aFWSuwkFSa+kDE60J4Zt155L0M3HMPzUNg3fKRSMEDn5cHi6NQkvdq3zLVBAfwinXWJmw6 d1mVowHscgY27Pp1d/iUaAtVxk1CtHXxh80wk4YqbRUwRsHl1rqKxWs+Y9YRW5mwPYRRVNaQBp2n bFj4Ah3SHYlvofE+tUpB+f5fhY5/i0PpsY1K+EzuEc/Yz8yu30VsBne5kDAnzwVzBbPPmNUdSiIK NM5ttuUTZZpVwimXL2P/uBkXrbcTlixHi9Al/FKLNn/4OhEA+L/UHfS/iDkLXZP1orx7UzEBO+2a xVYBFUKsAiFMDXFIIzS2meHulpYoZQbQNpZ3IQvZG9Os+Jct45OCDUMjDIfuHeSvg59XzZhmNqh2 QmgSfBtrU6uVOnjp3oOmFnZhKqIkWcXO5FoFlDqtZ8lfxfT71Pw8xlR1ydjgLsZsZqTNgpuEKyuj aij2khPH/FIyE1qOEF0jl4lBIuf+AQe/UzyQ12Dk9eEYXwaMh5Rm6qip7RVOCkcRRdydPqAo10wR a5XCR+WvGF3h3gLbWpclCzArr9ojYxVaBZgxv0PlkiKaCH4f+AaQLznJqByTI9koObTwnTOe/8Om 9+kvUEoDhLi11jCzh8jvFhdnXNvCpE/gNoB2pLTEWmFDvzHs+s66Hd6qfMteReJModIeqCdGjiuZ KRo3T1f93FEFJLsR+MLZmX4p8ijhtMpY4p0timYoRJ7mdInzpeNmnRIeNHduNjmd0Q1Kt0ZElgAK 3gU2yJY9SgoHjggroBeZt6gxvTYVMNEECFOJauttG6W3Wki9Po7bEYOOU50LiiIm7bKpmymEnBQ8 e7ob3+Tqy/w7HqW7eBL0GAKOkCNhxu8cpiLVMPHV/hV1JWSI36Ic59Wdo+35AKOYb7FXiLytJKdb eZz4LrUoyhaHz1pOdFLitLfmOxR7XQwl46i4kAixFID96Y5Ay5h/fZnvf43BukXdUKQss3HsCG6U WorHoKBLDbU317fFDF4sTv2G+hPH18NSUPdWoQhjV3L9PpehAstIyPaGCgFf+g9XdLWDkwE3CR76 tWZenqN0lR9txY8r9uS2H9ziERneuR6AfrFtEaewsIxKQRKgsYWinH6cBuHznC7nsIDkoorTgucH uvzjCoiN2npOqAGZXliIBNERWXQbAxekuUssZxql4OQHXT0Xyn86QvdGlmaKkwxOasuHd6wn+yob 8+9d19yj0OjyqbEGbNhm+zLbXKTBVsLcpNXRvb30AQ42DsXD6N1DPXINK1pKTkmaieR2Fd3RAz70 qw8Oee0PHYxjobNg2srkC9a8UFmn9FZg/pAHjiZEPn0Q6RbALAUFzO3ymWaZLD/YHwshh1aW/qS/ ZtC1Bl64VRGgWqcnAATo9MUvOlo0LUZK93B8f1MPJNyksOJYaze8UCgFgsO81Rz/3atV/dRP/1ZW xHwiATn4Bh96H/tIMeO4625m4OIG9GpDjOg+wQKIPjXApMMj+2wxu8gGBaYdx9u/movW+9OEuhz6 oE79ZZny/U25gBCvyGYbpoTx/grbsAzfgS1cmQNyMLCxrJIGTJ5qhJJanhnquRe3s7dexAVGXXb5 QYkrdgmsuiMSUbyau8pPJd/wxJRwTZNKbyJXhWIr0mL5Gv1zxnIbta9G8qXGai9ehKFQHsAd/ckN ewLaojKBASw844pJrYR7iC/elT4sNWQjW/nZD9wzezBiwVAJw9aEyIgJ5HHqiL9UoNXHW8IUbFwa sxM+QqzsxIwhqhYrveCKALWtv9eqZM80rvb2I2woQvcQwYMn1IFqbfth5b0OX6RFnx3tIEcgn3j3 1w8tq/NRFVR0TWCyXJABgW9WrQZUkBoYO7Pzr2pfzewNZ5KrVzdewaQ3DqID36kjNtVD2KwiM7lr watMx3tRloHr7QKdge47N3zFxxPC1yncNAT58jvQxS7GQQBr8MxQGBhkJs0hSgEceh5g0jn5epa0 eLhSEEqHoWOCX5LuZzmZHatnrlo/zuZ3sTO+80IQv19Px6X85vIegBZFUozRWRQ0NddhXzCvY0Dg Af6YBt26zt0JJPs33jQVzD5YPxAfURiO0ATTHURR6U+KVedTkWC+9Ag8dlH56vAFM6dRPNif04PE GX1amoSfL9oBdVVvpASqU16CTTCVSU8RZgyKmtlNsR7SPk+DnBp+oKBP1ZmjTS+e7WLZ8P5XX87F 1f+btmYn2K7kuhhVZPUS9Biz7E/G2fmrKdAAO8KUm1IRErty6Lv9ez0ImdLj/68781NbmSSU2pwe HGijWQ+6EqBkltuzIzxIK0irZQJCyEbx5qpPMdOftJacTQea0by4LLXEE4fwYkJTy3wRGgW1ARY/ ouqd0AaIUatGZNYEWUCsBlBGJ0xTBO7SdCIXJGzUaausHCqXT9rd1D8YoI53vSn2uCwd5lXQB3zc QIGo6+0czQD5ZHxEudAeajElFcgBdHgk6s0jjUWVBHg8zkvprerGkzfrTw7r3gVG6wCp1pFhY5u/ vwEuA+P9lVpiTlf9X2HZMeeKAIvCTZsg28SHDfhsqYTndfRa+dCTTmG/PRTQzv4mZtcLipqOXAIQ dIAeEc25QHBTwk2Fg6qJyCg2EWCoj70vuR7pJeTIYAL7rX56iVYbwEw7T/+TTZTafOh3faY4UXH3 TsrVTaqLQ9z50JPE6LlbnnsHj/uPyn8ewNea9sO+Nmw2e17OYUll2MHdqwFYouqyq1hqVXaNOZC4 V5I2lfBB1vA5aerovdXLbcy2D5+UOlaoLCgNiet5KQ1b4sYwL/Zly7O/kf74Og5rhzReIHOIyTa2 ff6Rx/kb0Cnd78Y7mEXKvjDn2VzRy933dl4MgazduI/Z4C12DYLMbLwMTGgKRXhUbPN4dTer6x2j M3rHjBfk0CD8FaTenbOSWfpKc5jiMVeAwZLPFPuQn2UtXzWlZIx+zIUrkkBIvBtQyARyauW/kf/o mgJiz7JJf7Zv1YOw+RQF3au45e3u8orccefWeiZMqqAqNpNSwSliI5m2wvBzuGHlw+bay2gUvLyn J7FOxbaK80mDRlPeIgrLJwuyMWh+B8I8Z/ujU6gWfRGWYMEuNDywo82U7oIFbKCS+Ko3FzQ7RvXo bGlysuySQwuV1Tj1VBLpTVQua6+h8810tc3KzwPkzqK2YXvGgoMaE6bG6hQlaCVOGCJyWuZIwnQ7 KCXnXYSfj+FbJCbhxtMBsF8hArQ1rSkWKadIM4+CfdXPY0EfD4w6vAQQvcjufCsHuATLJtN4zIPc 8FSNRBJVg3W18JbKsIoMSOxHYivJAetrXEVz3EfYdLpqL9v3mkS6Iu6J8AXpqlarM2QqeWnj1ex0 alJptWyMbuWrdMVV9W5ZofK4EGM5p5OVuixSG+fUsbp/hVCIFdWNiVdbKkAugKFLtKgJweKMQrez 3W5rWNg47Bv9HKI9oUi6/4VKqJVWslZzy/9183HNaBNL5Y2NTuGj/oaQ+dCNM6OMraQJIPvyJ7RM F3AmCTdLTx4vFp7FD8o6p2qMX6OJCCZbbwYu/GBIRamTe4Be6nTTEAQ4rZC1fcnVV0g7Ze2SFLUI isFu77oRztEwfsnbbiCLb25kK+Ue/PjSxFYbHZ9r8kKLKhYmhNQ4jSmeiJqtAqf9sKO79mvnr2lv urBhe2xXH/V8wzFCTEHXW0eotg1J3NahWcrAUimdaHTd9e8hlSrMQixfpPoAG0gBlgpKMUqZATax zfqKxOEo7D6pzi8QKjT8+4OVIPoSqz2x8NqynFF4V14JdIczcijkLGlqauH+JUKkuudZZS61G+wy wiYilbTPTY6YE5aEwY7GszQoZO4CAOTqc/GtSDBQ6hl2Ewm8d8+qG7d2gkhOzn/9A9PKQQYPUAlP +140kdicr48vwDcc/2UysGa7ojUyXNUvYfEcWAkUTJQtCBJ9QgwjdVNKKWc0zHmSXGvXN2qsY0Hy DsL4yhF9eCF3xdUWQdiPZd/UA36L+fFVzcA4jrkseTRctovxTQMvXa4wuM03NgZERr+JFyOmJAaa KBv8qkuCsntFwAkCxea3oeknWuYjiBbCoGJoGy4Vocb/Bzzpm//wLzG71x6WfZvKIIeHpvkiHScK R/qWG1/NTjwdu2kCeUDJ18SNDw2XDtIxX0hiTmwshRipxaLmjDKTuQ82h6muQ/GFg+Tma/anqWZU LsA5HLPOSxy/aLn5tV06CuapMUD8UNTcQsYjsS/rPHzZ8Bxqfxqg1p44GMs1D6D3/W64mhDprFwm OKOLv5IXW5wW5Bpv7KIU88AiNWVfx5zhU+9x50kWYrt3gVJBYjfT3hsEyktJDR2H5d62h4EjLguP dWAwCxqeuXcf5FGS1YADNcoDhD9bo+MTY9Q/Hjxw1qIV5156qjWUqHCjvOwMh0jaHpOt6EWni7pb WrnLIqpMYLw2MRPxms1uCKhI32fGNpiCDk79Xjcu/dWi6jIa7QHvDVvrBKsju8hrLKSYvuuoYiNU ouynCkEzu8RnaQ1gw0YHIGuXBx6umReHyDs+mh0FzrVACvnx7YBvsdVAOyck7vR1178QzRCecZpp 9FDoT0ZT0NNfCD70O8sqm4cAc1q5gjyFvxpx1PYboDsbFoza3gYW1w70qisgbPDvHoGFHLoIRAOd /3+z3pPn86CeCJBojwg7Sma5h4HUWY5TfFZcpxgz/aTCUKF21wXQSXoiZPRDhaPmtna0U0mucls8 LiPhxNElinNend9HRD9FAioQLfdJwOidE0REAvCqjZZaidedY3Y7Zz67ahvUSIAd9wSJnwJMf7+J yrtChnrFDk73QE/9lKiJ60dgoKd9T4sBf3pAlLVLYSoszCB02bs31l08os4r9dkZyABW+x7R8572 ZFV7BVCaNzHYbMigid6Jr9dWuCBQpT2+BZc4wlF84E3IIA/QiFQ75J7/p/ddrV5lCf6W75OOi2CC XgfBWrJnl4SbKNx64cbzjSx9b0eu/oaLe4r3Wx5t7Nfpo0g5rmGHtuTYlioRt4DnEYMLixLbL0ka hzVKE1b0ObxjF+D08oXyK1vgnZ5VzWvcZJIEkRo+AJvJ4uqEhAyo34kbrXzOVPuykoXeBcDV9w6z 6e4N6jbtSxyRSN2ra2GPcMJJrXxJ2iOTBVr+NGIYZ3TzpyRIwnQ7/d2qwWNmKlO2KgmlaLmfEig6 O9YwfeE26VR0EkihWReiVE3RjDJ37qRmsGArxMHDvg8LPQYZvNA2JjCtaSLNG4UgYIg/aJ5Wb33K P/S+MYjDXtsEPcPldcHAwUzHvXNEcAq5C8p4nrfhYdofOH4w/SeLVXobDS3Wb6WMZ8E2+bRQCS0i l/FRY0ZersR5ca9qtbDXxLfCYh4voEvz5ef7SmXiKOlOYxZgoCzQmmElr82T0EhCDLSpLTjnJQmS xN0Y7uiCgiuCcCts1svIdJt81//gQ/4E55wnQMTxNGH+5ajLE+GyyEXzEsFAiM/r1tdlqR4N9Ddp 9Y/QcQ2Otbj3Hy3DjkH8hWVMG6TPaX52Ii/EUawer5Q6LiPgWfKaP8sVKpWlT70AzVWMkH+8uLSC MO1iaL5ox+kFQEjpjahDdJQYQm2Pgx71jD66njPPkGcHMAnM8AwnTVtt5E5l1xAaC64JgRiPmmng yJVLwVAPa136eq/s8kpTwHljdmF1XalOFURK38fVo5Nu4iA200bVnhl1oQmPso+HngmKMiyaUzEV sV7gAfJb0otZMUDr93SGuPM8p/MrJoGJXtyYLAnVvRjEUks20YlkO16xS4A/bbhP7nNcP9YPCOJY El7YSv54GCPVKLXqiYXll8eH/vW6JGZ36qoVt8bCWIMWcZ9bQ+6aqir/kdyOtKFgSqT5+oEjU49h eogJBJYX//AlpzZT3E05DheBRuELlXOtrDVer4WBfrbOrsdKChsx0litrrwB1OfqpehLXQRN1kuR ZlffEyBhD2d4UD9t/d1hU6IUUdFXXRbo2cl0YNxWsCJbIO12D5Ed9T7iErhN5d280YqYvomAsTce 2seTtQyAdgXzuf+Iv/PhYtdB/7KXJ/w+/pPs6IGwA6I8UYcrgfLkBxJvQ/lc/FXqnrvHT/fBuetI zC/KYrPS5cZoPVyetwb5dYaEweZOq+QSevFCn1rAoIxZsfMS3ioXCW0J5zG7UFvf6KASjOmgxiVA RQyntdHbSi8YDKdTYZATD7nqa8W0rBp6fjq7WuOnj8dUN9dJVAgokM37SkO2KIo9mfDBoyOTcEUV F1tXVnkyCWNeh1bYbO3j2UJYmcZiTnp+UIE5tJNvP2Z5fTEC1ZrhAQWhrO51BkeZ4ETG3UYUCxe0 1S+5LyjVCplnxSA+DR6QxHVPunnxKiCRM2340S0QhaFfY9iMTIILW19F4+sSM9Ceh7ZJKow/GFuv GTybUpw3lHMjKp5fvmmlRZaSo0VIG+SOVcZ7MlkO3IlMS8k8tk2liDz7A5ueaD7xdfnKSnV20dmk 5Um+jKF913bwkkRpKzqGFyC0xQdLZuoM3d/vm3b4BXwsnrF60kYd6Nh5dcwTxjHhi402UmTz7N62 4/HMLrKGKE+Pfm4k852wroNKTGfcKjEQEdD3TFTFsyGAGW90Q/bGdNkks8XR1Av322lHO4VQKAdd PvbXwE+1QOvS3fKfC2uTakh77yIEBOJPUxP0ssq/yFJmOMj6mzCjZ3PRGcFIPsL0CQASoOPwz24o KPHihyyhgka7sGJE8h6Danat8kqJ4MYjSncEvrU/LTeGRP385huyYRd9Fhrx6LHYrC/H5Fee+Ugv hd1pQ20m5XvzZmpPgngJ94NuP1u8s5YuNb2t5xmtk+uzsygiXkrxazckNDFtXkAp9+DO75XnFdWm /Xvfc9wdmuvhzAyqfDl/QPYvJOiVjl65xP79MHDY3ZGko7qMXIbn/m9YRB8KKcB3ZCehFrFUQ88J 99PnVUG8U7t05JkujsUxcqJet5if9/TaLPF8RXRc8ZY95Ua+Pqz1jTF4Lm5AAHhRaDUFa2RYMF/k 5mBFTfTPYphlKmQlD/ftn18tHwvd843Yk1T9Gf3b7hgyYG5MEzvYRGr1vQeAevLwT5unom8fSyqL EqBYn8gob7uVTngHi9dtGhISu2tidbrjkgSqQ+VaS0h2MiMk4rkrUA57qwl08fBSmSowac+UGTWB gk52IB3ghUr2bpolQV93WV7z2u/Pf0/eAO+pzHn0rVb+TXGZLXkAy75BT7PosAYXhe8ca/1p3572 NaoDQl570+nqwIiqhQCyo5G2tB3A317fXnQixp0W7c7CeD5yb0LqSp5bAW8xH9pO8mbvCtN4uwgY XmQKhK4vLj+I+ZrJgmdYIDLBkAnbV2nF5BDXba+3jZuvSJuHwImzaZ5/QoM5BddSRTgdwRpJrYv5 xxB7/uL3DyLHli4KtkVyaLYxioc1LtV7ss/6aTCw4bVuc4wevETMtpqK3I8IPtg107kgU4J670J7 4DDnnLdcGG1LlYztArnD8ZG1bX13081LIMuh82oevnxYbyzkI+1gSn7ApVlODFyt5LrXe5UYRawx saSOKpuawNU1TSzNOGJpGu1KMyb5ea1H2lHpJsy0sG/bJ1YELxS3lFCNRWIU2++4ASo17rM20M0d LnKpVZjG0YAdi9Pg2oC2NffzjHHkA2Xdn6VT1yD1Xze98DR+MU3F8QliJ3kM3YKfrWLQWykvqfXK 2lDW5BG6CYSMW++zfqmBh/Abx6G/OmTMPB23NrIKxCTuE6Evmb0CSQf/kZMjH+X3imjamfZ/2Vdr 6L3iQhvw9qBUK/QMWIOqQAy4NSFmW5i5kG9nROrKMRLyVwG/zWPHtljHAkE3aQvBIEBdQsq66GaV HiJOSjh4vbVAUZYl3DtqbrCYfMtsIpgU6xAAwKdhJmk6YWLIltzRwTOjJDPJ6S4pGLiOm7+OT7nr dkHgPUF7x7pJ/kkoTHjzeplMoP5LwyC/Z2mlujtvub2xHq8BNoN6HDcamIYpVbsqKAW6b6KBB4xa +I7KkvF1X19vAGLUo/uBUUcjGRQ6Hx5W67QTQijNmcmCCujqv+WM4ZZL01Dve8x9g9AYjxajbZcI amp/1vgwXSE3Pb1blYs+g0f57DIWeN4KV4wiIssrf4n/oeWfeJhEAIfGjm9mLMu2qEYFVK+DZQ73 LZ/VO6aPTNUTDSzDHSzo9xqaLjAHr4ywXbSchC3d0QxkZUlPl06k/zKNj5mg1LHzdTwLAvRwjxfg urR6x+yz4rYJRA/v/IAn0JdnD3kqAv6lldz2/p6NwIni0bwB3t2ZC+hNbJfhvcrSFddl4MxrL/1j bd3P1dBy61aAJY1htWQxjmiK1VWm0S5MTXCp72hLemZmQohM7/m/8L0XynU2s3bV6ABmcGWbtNZb zdNDO3h0cFi1VbwZnRsQMxN9TIdgyqf7/v37Nx5FMGh5nlO8NYdTiwGu5YjW3iaFoZVsAVHP0EGD R8X7RCwrdO9lpYrX71GIi8cAxFjsnYsHmMeSqslAtnzbnPOZ8e9Us4RoYCiXn5MC1cCbKG0Z4ywe 23SJsBPQCUQnrfPj7WO3fFm1MsOHazQd+AJfIAe+xeGyoWrhgJMgjfPYl7ApxRWDGEm0Yy9bw4Xj bdVASPlRXGYyQJOT8yk5dXXzFtQ2SaBjiSd5MOjD6OHaFS36Go5Zc1rzujK//Xp5EjY5lvvBKeRv xPZogRo30N2r7pcmqR7g3lSJ5YCe1BrSdeYiknyJ+CyN7kvVZtVzV1hGtk9cBVpVgsmUYKwF6bKH pNesGHoaJjQCZs6GA4cNvPiO+uhZZVOs2RWLlGq3Odor7JG9Qrt27ND/VJydNmZjyBF833afi8OA bGAIuP6TvzZ9/IvAkaWNJgoSFRek6pqMNzB8IhmtG/bp99C+fyTHXkD1GR67LeNp4huKGPUIACtZ RCDjjRITc7qu5y5m6tHqp7WjsKq7RE/M5IDTC3y7KQelF7lvaOeoW/QGfYIldx+g8XWjxcuEH/sQ QysxMfct6B0FDcOttuzUPgWd0WY7vtGFJ0N7lwB/UiQLU/OTYMt2PgK30FtIgTNB+2FYNDYdKIxR uTNYZTO9KVcIgPskfqfDSxUi4s+pUI9hoewygBNIoDS/DFyai7RAyevlt8NCInUuJmBrs6uRPEqG QuR1j2YB3Z2Tb/BcCm3Bf9OiLd9VLAPgr4ER73GnvQ2uNAONo9zIR0/KLt8sGcDAQrrhlkyx1JDT pcqKUWfAtbinZiC2gBKbPrMID79AIWPKfcVvTu1J1dybn3qWRvHsyyc3ZN3J+9IiDc3GrMtZ1YTJ Vsu/RK+I5+ET+n0CXxwZfkmsfPPfmdefzS8qkQUld0q7kfkdG9CuyW4alX1dUGJQ3hd50zi97MSF CCkhJWl7do5Z68DPK3GPlV403N5Kp5Zo7dL0MtuijseIzqIoMMLk9TALY+soyLsGct0PbGAa/4bP iH4rsX23LqKnIn3JNnbu70AKHFxghjyHLQmNItDY16ChCsm1xWHTlicyH+tLPKSaZVWZJEKV43rn iOMMTDiKy8thEGh1eWoYK+8LetzabKPyFT7RSwu9fZGwCC308g+8guGjvOlKadCdtIqMUFS21w41 vempbMox2Wn0R0r2VhhUqulCWGvdZSJg+mGckF3kuFjnSDlVpfXI60GsALXCqepbhcuCNnwKOqi2 XSFu5ALc0+OQ2clT2r9nIRYYCjH8/3DiB7dnc8xeB18t0LmllOR47Uo3yc98IXlGS4Fnj5C8GtYx uCk9Zh52SCb77hakbIYm4BrSHdnwNVqCGIkOlR4cvl1fQJ2rSm0h4ESznwCJFby8AiUJomchK1MM x0h//qXaWoQzBCNpvaRgWUmvu6gCEk2F/PfrrfIoIdJ29532Fha1/HqaEXSq+TvPf3JGE81GqDY6 nvnCf/ufpMCUt+yxxMdlPXwEJEyD7sJoKmHVqQfsEG6zckxp9rQDuNVQdhplqwBTFprHtyoOtIuz sAwKsZ0232eLtYus6eIqk5M1IBIVqygW3MDXwQ6cXl42RnKRkAYwJ4l3g9sIk8I1LCN5hbRhvcyL g5ppforsoBHn2UV/TdrWfTVKrgy8uQQtgKAqLPJ7EjCaBxpyI+ix1QYbFGee63D9NZzfh+D0T4Az Y5/NWbThb79WSBfKKh+wr7QBBLRu80cNJlCAyeNvHO6vIj8cJTYSJMuFIMB1A1CulQBAOe4CkY6V aIEvSJBQrW90AZws2imqAayu7PuXiqZml5y10zJmIwd8h5JMcAfeGSQW4C5rJbSqouMhBFF/hylo ecVbrwtnd2p6T8wwH6YwjR/CZqCDWbDM/6HH77m49wi3FvFiZ+nEe8Wfhh2xLp6BAV0XJRRMkuGA jwKFi8+UnJL1wJmltSXFlCYE1Sh9CcyxS1DOf0rGj1TQaFMOtHuudyjz0DMdPcC8nj8krHBi/k23 e6u/vURycDfnF2SAjwy632KGC7pCoykzIKnzbWPNlfrppzXAJQVfNH/fE4nK+GuSTmlOsEH0cgY4 5s8YV6auO3e8m/3Syn9Ei8Qzt7nCMd6XGGjGlc5bvE4fu3OeJYZmTr0SEn8bUunUTAAdkR4/d85F fI6CjZsk+QvTKuyi9aSGw7qOCXVJTnfIoCr+M1uBUwJvfrYYvat8p5hsTzOv9SVqhv8vme1ltIHq 8+A6zuhCKLqn7t8+VrIbD2K3X0lqmQzd9u3+ts7/KYCg1V6KemD0rkvfjD+Ks9MGaOCPGHycBdyo hzTnU/YxPg66mlf1V+7XVk2We+GgtDZSsVabhd+0jtQde04HW4gK6vKKJ4dOuz3dm3OdF77n+weS BpKdxsRKOvoTG+Emvw4JG6IaWGG8DSBR8KAmBGRPT3lKNp/c+a+/tlnwCOerYYaECy15Oc46Z7wA CQa3A87PTwENA5gePY6aRuWaScp1I0ABsKyA2KMj9v0mIGXByao/cErbMEpAJ5XNk5OXZPBYy5Iy m60nnSG2Pft8liNC8wxHVEbpvCBDIutd7D5ia8PIjujZaCT88J431bj8tiYLA1/0GtzUpguFUFjr x9EJRErMPmX7cP8P27wP93F0gTsDUTDWyR6frbmpyUxfQxZ/9L3fY+vy3ftydSopZOTpLkBHGKdj 5gitAEAu4yHt+rtMzpsAwOpNZkaKo6h7EOj0LRVcDnEM2iTUaaJ5nx8RL9wHh+ylKVT1xwVUbV3J u4ii16VNdULsR02YarGJuNa72B458AZQmp9OgmRLjp5shtDmcUTTimNqn9lE83HiN3siHiQwy4WC wzQfn6AZOrlGYVBbenKBHVpV+s02jLl+idwrKmOV4XUp1Q/OcXLS+T4Plu1LycOI/M4Mogb/Ef1J KYCTIwVkfFbPtfkiUj6X5rRuXBNIb5lq/5DV2MaEUDxa5+3N8tuSLXstucCeq7nfcYPtAcniU/WC wldvH6ciIrw5Fn5MfbbTzwO/fIqK/BF0kCUzYx8tqOPaRQIafNbJz1OLgWksy7HFgLr4HrWapvkU GbE+I4e3zeq5WcGrcYo3hcgWqV1ZBgjNWNCYsry4iVZ4VNVPyUAXqa/2urMhAwxMZ3EJVmZZQ1y/ u7Lj/aBk2v1kXkqx+OmlnoNUhDecMtNBoeck30IMQBRWGoUqezF2zf6xG84mVV/rmZX0CT8QWtkW QS49k6JCmqdWYuiigQQvvAiXOZEiJtpVmP+UcE2Uqx210owELu/WdnJ4PTvslL70cHOIxUf8p5LZ wGKcpien74i8njJTtRMAhlD0NtYu1PxchTTGYo8pL6+KVO9uUtLgU8LZRK98G+ZhFJLyp5MPqqFY OTaQLImXZquFwDcuAHW+qGfDf7xEKfa1mB1Zv1SJzZwflUGCrsqaD7ZkxgeLr2hLd3KnaYTQ0NX1 ufiukoe71Vtt/b7KfRD85a+f7ZGVFysDPGojHmd1EFcfFsMxQ3YHBvXB9SXTHbJISfVTh7fiZwYr vxLyYmCr/yeJmpgdl/HywS+ofyVoEU5qAztxX+YC+HdhBlfOxfrZWPbFM5tI7tTIQinkE9+oCnhc u47qxtvwn20Z1llhClIaAXar3U50t5RqRbwkbItT9JowYyVYOCuDnZzQWhMitS3lsO6qVuDEW178 20qBDPfYgoVHnjMZZs+hhu7N6RZV1/2mUyYdFH7DxnX5b3pNmv01TQ6opdYmoeCIr5AzHLcdIWU0 wPyw9S/up+13OdXcBFBjc+rPHdNWvdFZf2IP7Dau7f+OBvsS1JcRdfaHJs7RoovY5FFITf7e/CNt n8zl2ImU/f0uptoAkZMsGwibW9invedulhFiiXCKhBbPaVoGj38QvCUGSXub9yi65VgX6s4O0d4B WiVqosnbna+oZW9FWxBncnAcR0YU5bwIOBTSaPgu60pbk15r24IGgS17VuY9dSB80ztabFCD7Hqq sjPvPMoO5mQXhFCzQ5X2aL2niyWufXtvAxPXansa/5d+o1EMfVuIvJ8D4sJSPpW7Lq6fzNrz/Dj0 GIqlNbmfmvQAGWgR0DwRjvuQEJ8Cdlnnvybq41fWTQO9UyZkRaXcndFcCBoEKpvFc2Pp3YU/K44f xk/TynwqoFN38HbNi+ahPyajRVXZeuNNPw0XbUrT6NjqxZpeUv8J6FCwCzf+7ax6fZLZaxXT+Enc JyWT56d2hy2GnCvj4fGvh/U3dlCiMwwCTXwfEx6mG5HTlJfGb0nBtVLHb+oUPgTNSdzgp4tXdL38 BNkdRVTRpr3nwkyUAPI7MkAq+1URc34zGUpTFS+nZBnfVVlr7uiJ0E56yY+CzG+Mo5AhuNMV2Rx5 QbwUAFO73oRkhj0YJr+lkg68Zw+tFRzheapSDn+1U2CLOoKD7Q4N54kAntJJvcQiV0y74KMRF31M vP5w2KLxDwolD510NjaLleRt/x1mbw/+QjT+xVXWcPdv0hI2swot4XSXl501on5Zhj7JtG27eREM dP9SJv2W7PVdkyH/iE76Y180PQ2OVqfdktP/A2GJ5iC20jSZ/KuUpkXoci/HvAR4AYoCPqIMZZtH KJHIhkokulfUtFU/ENDvTFy9+xtkL+ZMR1D0Id9bb3/z5DjGTYP/3AoQat+T5PeFpSxjvN1ahbjg WLYpAOeBYAKrXFjdS+pvaKcEiJLnp/d8NOetqdE2uIiG1gtmbKPdmD85d0aQNhlzMDp61eozDGEc eWBDp+7QtRGV1mYcpZiM/vkA8oeflxRgkwmUhO6R+WjJubANXQEPik0N3KG31yRyc4rpjxNpYaGQ hTwSuloptz0M26MyXerJhBvNNU2dFUXz5aXVlCe1FLvT9wgYGcR0dzCYQpnQqpp3tklk1IH7Ilin OXOj9DoI3SAAhiDKMp2walg9NhY3wz9YdBo+fSv17JAbSY5xkSOoTCynCtYgaz6yUocv10xM5zol cTu0WKUm0seVgtgt+0wJIN+fD5DOzwEyHxa2+Ke+2zKDLXqiJgR14nLW2BKKYGJbzJlwzQycyFKO Z4L9SAkOtQFQ7GiP3TNpaEpWRhYPAMd7kgOsibpJtJ1h6H3YVrTenjTmGzYQamylhmKXLDEMu7fN 61xz9Ss+ZLTyjvnXKs9KB59f2fWQrBCUX1neJnvdqDwsy0ColstwxOsileyUwS3IdWWtstjwuhXu yI2yClVs9KVObVTnfLdnuwgi2kjMzte8z7v2GmMQo7F35YxybS7sAw54DWpkheYcavcVbaJw55HM vxpFTjpF6lfbKmnVEeq2aedN35USFBTT8QyIIOn8An8CgZoIw/SEas+BXPfAA3FZDboHjGRsC9iQ /DS5xYp3VOu8/qMP3ERHPGHZjinXTOZjEifDNT1KbVJXcv4o77sIClZoaJiN32rOEfYlni5D/9L5 f7di7Kusg1rp+XAup09VfHQExcsJadyFqMMO3e15I1oslZSy7eFZr7ZzX+QQrYos2CtAiAqQcCqC XcKNra+wubRE/tbzQQv0koGflcWohCDDkmROR0F/gcYIziURbezwaZa0bViVjUJxX6qJcLIdVpA4 /jJYPr6fBEST09zBBkXSNLkGBiX6jhPuPJiOGQgeUFn4bk4x85IvxNjMxemTcooVPcyHL447f0rL PtUCLrUGaafCD3B0y3nlj2LUkSQxe+ROK0A6VZjRiI3B5lxZ/khC1tZdzbtjwRSXWHOU1gAbkDuO n5TdGxdaVd8C6PJbAOTrg2GEBX9LGYaPojAsnsTO50bSv9b8WPLRM1CLSvnrAUqqfO6VD3zKqUH5 yhbx6t9JnYVULqrvcsJG+7OfTf2fLxPAMTrlbmV1Sf6PP6WxS9Ddsd3OrMXow1CGNMzCQPEXfdYZ etAEK623e8S4Py98Wevq5yE9Jildm80FYw4DiokvyiKf119zu1bE+qz020rVaFB5/THWV7Ytjx0K YLd3b4JuOV3VjxJ4t3AaJa+CKZ3YIEL1zSVjmY26I5qRCjtEpDMVO63BZyCiHoLdw5SuLDQSm+2Y KXGXk29uY9Q8+SPX7/Xw7oiqO/ZqYJSzBPPozQEyqk0lSN2yQufvaXCTfvl47VqfjSNEnxQwQIPg AY+YqGQKZvuUmf4eMU6HPitXp3bwMeFbkMGSJClIrDm6SzF4QMuOnf1w7PpZEDMpS16FxD4aCrGm p4lGD4ZHWFhZf12jbdhv7BT4QJWl5QBxojQd12c/eajqusIuqfIh5xNesgkcr43mqniv7mRlkaFZ abWJtpO+CKuLW3lfAVNjZw16Slma2DHOVIcWnMeZKx+bqCuaoXMIHVcAvQbXevBmYd2/+Pv7G42q BaaPRmb4tK4TEBQ1JfEWYc9Y/22k5IWDYEQwyxQPxsvhZXyokm/fLDndUL61ZwmXdNA5CLos2t/0 IN1jsRu7Xmz2F2gQTgX5Nr2H7fTHEOwuDfhdP+x3Gf4O3hv72VAOe75Hdk8p3c1aG/nkdwU1GHiY Dmm9n5pMu/2FgitWIab+J2UGaBrSQBqG68kiQVXGDM27ksR/fMmBGzjOTzwa2AP1ckL0ebp5sy2w bwixZ/ekuhsU32mZYvEXufg+UmOAiFnukuBxAjZB1zWI6qbuwGiavtQuxRdOmSikAImUTAGgQEMp FuA2IdRMTlrqOlK55Sq7bd5RruC8RJrmt0UcF3RnIvfbscIn7WtGX5V9z8PbZzvJtwhUCwixhaR6 f/N3FtKcUSm4nZ37UtMYCxcdnbJEBgIE4VLzTOxIET/34T/J9TIa7ng3hMs814ziuDPEC5UZ4TLb Mkh3w7FpFC0Ur8NEx0hbmnOHGyF8dfCO0dqD+fsSVKpSWtuJ7bpFwfHxHm1WGzCBqqffTc7Fy2by Pct8V4fx4hhpZbDLGyeOiDg4TLiMuKGFWb3YvTsBhejZ/XXg66z+fQNi1BPJ4/Tax4Sl708ZNcRb Ixbc4xn4RPIHaRmLihWH3q6D5V2s/VlrWk01Fb+I47Ac3EtdpQTVt0xSdFAvzxavtzjT0uVPOQMi cabGTl3TfqDUalOr7hFS4AR2LelFOFnRpctPILNn7T8Boz1oOFm27GZktzWlldqszPNnsmIuM2Xm Cr/ETTfNtqOxJcI7vby5xrcx2ZRFEW8mqQnBlpPX6DJUJV65+chTPhbJ11/LD9bD8frIisQBQcBy gTjpUhL2n2pINQv0dYiTQLAe1/iuXjqBzJDB/5gnVR49RV/NNsfvI0PP7Kh+1aQ7lAoaDcsSt0aR u+9sHvd5ZVTpB3Puf+a6kDwp3K7T2Qwuxs1Dl+4ZqheFMzDm/BT0/rQsWZS0D0zA6CEalaDYdWKt Vr9nUmcOBft7ClfXZ/oUQFIJqg96NrY1lwagglpq5xTpAtJSsSaMDGLQTg9xHxsqYp5VacQczYwW lzNp3L4/wCqu8SgdzVBZHOpjtPi+pxnBZctsiT1V7FJGWMwikDo0Ao4ppEwdVnVOCRaLc6IpqQ1b IFEg6h76s2cFAlzfhVzdPHpmFBG56BUrUjVq4bjMZVVoqagvmlb+Na4glHW8FbPNqdQkQ6gpMCMT 05widSL58QnboLwl+DwQAnacp64dvLVZ/Mhv/2DETd05kLxAxVuKehRdnB/OuXstafjd0fNg7+3B zcefQ1+2taNPtIif7td1jLhyFP4FiG/bXPEpisU68DHiozmDtidVSpSZ9G0EymcbUTIqf2xLil08 QBtJ4i89HEnYRN6V671UTEdcGOz/DqKZxnqVbAM0znD2MxxJ10TTC/tB4UFEOM0u6N8lGmQqwFVu Ruiwj8JhSs5P9lOBNE/6xXayKoG8gKlRHlaYQCqB3gHpH2BnJA4utUZbKQOWnS6ENQN6VFUGoZmi KFUHwncS45JNFGoKNqQhj2qVH2z77EW887yNr9cwK0jZ6o8HryEa594Vz2t/QX9OC/AnNbfyJo9A lNGn9v4tSIftSvkieNsc2KEz+fi+lIxkfEqYVZNtVaSsdJz6HE37E28IxeilyCy0OPcZZ2j+b/pF ZzKNWBBJo6Uf+ecMc2XSUMmGFf2rTW8LtI7MsjK+qdCpk+Mm4gcBSj5AHaHBzav9dI1C0w1huBW4 peAArdnY38x2KNZQtAYTWU7h+d/JkIzBVcr+5Fo0vIhPmtjEGJEmAJllCi9h0CaV//eWVcUyv1gD gNgCKCC3KEjm67L0vDrlH9loA8cM4/pDr2pxDGZ2VCaO1bb6y8XK3faY6F2ulem6plR8XBqbz9Mr F1krHj01LpVLo/Sua142tnSZdESRQZvyHmYfHBsC8aR9pVlQD/cA0wpbkuDqMhcdhk02+weFWgq/ /zhj8+DvEMHHx4H2GeiE+uWT6H5fUqjrRFpbyA8oOcPba2PDLyKY/khu8YJePHOKfPySpjL818g1 vt0c0cWEkDKsvXlC3vA+XcyHNsZhnu1dQBKVrZQrBgBPCq1fSjMzQnNLnvMRijwN4W94D/ML8dlO uCs+9Pmtt+c7+/InSjJ8R9jY9LVxYjzciIKR/ktrS0hjiiVQd9GeqihsnSibe0C5DodS4G/fypU8 +Sh2Hjj0SPqTDLdfWrjuDqAvECQxKWZfDr19tRX5S2nsPFrnLRA4bknkXu0feyZFhoUNUaIlNxFb l4wJe3Ej7nJ5LlZ0RM98dlv4F8jvdd+JC/46H0PxZt/XwOSHecO1pvlAzWb865QMtPtbnUFjAlba 1qp111lGlk9WVCkX7UUuShVub+/U2Ph4LD4K6wN15s9LxL7+7d7kIKALRokXm9OKtzVTqZhAgn3I jCAQPCmV3tOPzNbD1JucT2g4qJCsa0t4KJGpyTZagBFX+94u5VZ/TYuUcDyoQsz4c4qSVDNUmHkK aPr1FOUFs+DBmG1gVP9vLzHcxJ+t78+x7IxY5vEC6Z86SR3lvAUIFvLRAIACqmQVWf6fUxZ/NcZb 14geK6vvfUERYnIeJl5h7Ba7Fh9202U5BepF1Y5AhhZ/xYz3hCqfye7i0NIgPI6MlCTmBZINl0Rv mNMGPqMzddG7DXksoaOIeFIEM0561Ui+uM8wiQ1/uiu7Waz6deS2YL7YgPjfT78kYHKihRBEXQeE RccPgOXFJ7GezQ4sqLk4lf2y5pu/GWiJkDlQ9blnnZbEBAgZ5NUiC+4SgjrIc11BbFz+p0s3cSy0 pgKtwgV2LlZvadyxiWK2wdUhe7tsgOicTnXe/Q6WRAKat+YiqUSSfW/DKZOhfu+yHIav6y62XM2d rz0Jjkg9UB46H/vj2w1bd9wWVN2hu/HDoOhPm9fBR1kqmLs/nqZNv70iTUAJaqAMLY9CAfQRp/6p xZNBrrv51DzBAYgXIhFJOJmvNsvSV87avIvluXLSueaI1z3z9cMqPUZ/nTNGicgM1863QyJPieZ1 KFkgXdU8kX6XR3t2Il4KLqgfs5r4/9pDTGa/7GVBqU37hRmqSo9l4StqAVbYSdCNjhxKEu717N8z lE3s6xZpR5lZA8ejxVP0kC1Wvyx5BGTf64Fe6sedmyoJpLni1d+e8AZZbD+v/jwXdf1RVidF0w6m ustfJZMpKVd+ZZELDyUHxe9VabdUlhCkWIyyu9Eu500CenHCqnB0fOUsC2hYsz5PVYLAgnwul+AD G9S5exRkNu0PSsLj8FxJqfckL39anfT2gby++QuCfavrmJiUhKCo9r8iLo5nBYVLlRG+7E++6ZDr R4qw8+HWJQdQ4qYS9OGrUgYuEelI40u4CoqHkzFOI+u0L9bC9rdShOyKa5is/HO6l6o1PqmF0m1B Mt9r2pKsU76BCJHirZ0Ep0pm7r1ceTkSOEeENCb3C4DOFmEhzJBbI/I592kjzQ79IVZGb4E6rm9J xTLHfvudGr0nYZMeMcJWPgSGz1qggGWpl6zcNI6mlSAjHUz/pmQvg8pBDVxrs4F9UkwObT8/VFzc 1bzVhhLRWpzpcFAPgKbVaaz1DlXxwB37tTrT2kUlL0JLA5GQsdAKO8PRdKkCJYk4akGUcaOSDxpg lOpVvU61xG3RKykXdftN4z0qY0AZltrn52IkyApcb2wL3eiAEpQ/67/+534qWVuceCZOc25LLR3s mSYPJLJ8w3Vr5aZgZ3HfHpCHRLjDeVy/n9mVU91qwARypm3ng/SiM1cm8m3F2+2TqMkRPPKubP7B dK5j16uiX/WqKDqBJBdyBy5HD18yLRpZTouD4X1jqpQ0FW7UdEt5Mjx4XDdfk8Va0y89GeZU9Uru 0W8c4e/T/l3rDKcEGinpbt8l0/6Wy06vvkHUnclUCmhWyhQPnLtqWnikWZ18VCpcQvrzBlWG3K/e GchCh8V7nb/iaynj8l+p6mKSjVNRWf0iwsUeKLwofrPRYQ+O9F1sm18TdjuFQAKXLd0ktQ7HagGg Z6lLXEKyGkaKFk+q2JnhkhAxiMYSGZFY8oNhKveRvjSVQnzd/iHc3aM/jPufF8CgG/GzKjnkLmxs jqheD6tMnKaj1DjAa7NMifXE9QjccBZpw8AHbUx9x51sh654NjOxH9vi9R7H7CQOypBofyu2TLjg 7nfXYpqrIUX+6RSFRx13okj1SjgQ+IW40Ir+YWCb984P4EfVemeWuE2BhFkjVvUoRoW4Pg4cXg9j fKnhD981bIrp0PL8YlXul3Pi0SUfwsP/a0Vd8HZ1pTKs4nMFTXKybaT4OqB2bSojPCSjZSAdO1cl oJZ+97ObZdRspu3vwdQvwlYP6FdfmAJjPUdF80lDrXxDVToJOnf+vuh5WvFd41TSTkosMSNnpb4x DiLHfsZpbBFpBTvo8VGbUauvSXGmtiPnyElSVzP/CaJqvIMpcOGugfvOetISZI1ICebQyAA2atsm M+/n5+MNV1KrXQpD16GcNm6bA2z2Tt4Q1NKlqqZY6JTgAdWyT6i2XXMnVdD+MNVFnzwJwTC8i4fY lgigmxi+gVPwBtVeGRptVBoCyyGDqHNyMpyjqtr81JDLPyJd6ej0O29P2excGa3UUx/UVuOH56ys zw9ev4oY7wFiuqpX0qJ7uyE++sgmFKQOFkn90n70390UIKkl/lOrgfviBvzIUlUTXML2QhxT7DCw kgN6btDrfMauJnutmhTm7dJWT17kXqUTchqIGjgiIqd6pb0Q+jSe92MZ7Wh9ITbc38zEgjOMHOOR tp03Fxg+FzgLEe7ma7bqbi/ug/duspJ6OPDKYlut5Gg04pDvUZ85uowjm97e89V3TwNibwee+UFi lsX+WX/G1Qbm60QRGvwD14tk+vs5EcFH6/wxTyhxorY5sUAQqYpb2bSWBYdzc/Lmhvn4YGKFtVgp UZZsbcT2HWrMjK/wgqvNV3XOPFlwwbWewppAwwgHcXApudpndShwd71W9bi0PRKbMamkLqVOLsLb FJZLEWFwbmJIfbjZE2IqDvSSGORpkpaz4Fwr7izGup5ej0Tra1FI4Lg6pDkVzQMwlS+ms/aWALrH it5fjlCbSbHLrTsNj4AH8sBqVdpviGuebovoE+z5MPoEIfqojqDT2zfzLo7WLQck3FbsTeGljcLf CKZQ7pFC4OpB1+Js/EpNqKTRqM6H4qsGMmbVgRwgnlQAlgoA8eFJ+SGMubVbHoHnLmNuzqBuQJij k5ok+fxN29aqaHdPj/n+8laFoFH3ufCIWw/sAeUaPO+gMHlrhS52hq9orWTN5xphc5nmHADr2z/v i5qd14RtqBBqbLsIpR5PvURqZB1BC1JP4UQpoFrYK9y/3hcJC4mutX4VBPBwzIuG6PRvKBw6YEAW Ev6FJVEnHkD6sT3VzgQ2zh3d+I1mBHn56jZoui2Edcj37GFspY5jsUZyL2lk5/Yh1/6vtnTDPJVH JfazHq82KnY4UFsvn6NPuvKCPpHmBZO0cJvKmka9lETDGKIvKHh5npZ2CuZyZR68a3/X/JnNLMvA 6py9rYeVHyc04QrsRlqUn2V2aw4rrTsj2PGdbbBVMJnudgtjqr426bvdQCp0fQwTCoUId7MA12nh B2HgD4RHGK5iut+sZXiRZa2gGzCqD53sH4WKn4krl9MP/CLSbK4wi0I0Va+VTvltcOSDEd08PtR/ XizQxQTYdJkojWL0Qp16RYrHV6qotLiVFnGbvALzkRa0r4I0h58tjcUb3rtyYAgAPuz2oPkVftdF Eaqaso+Q1cvCsusPutxIE3LUxR1S8x7m35ysli0fMvcpK5NRwTnXjmq9kc0KB20BVr4UtA0j90uX 2AL0w3mEzXrwU5hB5vhwwN2xLXMUbEFZz7bAg+RxrKqL6l0o3aPF5084x11OpUwT1LzUVLh0UmUV EWOaqsj+I3gnpFPzJFC6Bhi4+HlE1XcqzIBpebEbxKv6h+hdhQXRSK3k+ZJazuAhsb5dP7SEcMad +lX26DhlOZMMKLhQWNK9iHI9vhJIuMKiEcjuwrY/q8sSNyMgNYxiWUB2IJ1qG4NXz4vbmwxWg4Iu poofFNXYI2vuICTmmlgHKFcvgKk6N821rJUgG5JxSOHZcpZuqTKbaejKsA4zitHQOtsPYaSwoki1 WmPW5nG6Jqj6AkUs9xWpPEp/Lz9Cv5sDhksxYH82bbUjOmGxLFsmcyJgCJ9euuEQvXWpZChg5WnG lOqShTBGtd+MZ5zYHYcrYS8pyWy71jxAvnOC2bDXhs8+vhvmdexjGtBraUKB7s5G/yYu5AC/ukbw aZ+EETVEse5XpuPJNUHIcFb+zahSzfMXQ/fMGmV5IwWHJWVY3aNWjfmrpf080a6md0HobsyXpWrE Wl/ZW97wzrImqVUH0ln/nzPDH+qsTF3WPM7MWZi/cxBm4blFnSpa0z5vn+97M8E1UKhK6H4kqXff 1v7ua0HRulTE2vgUnYbdZJLuWz+R0ZrYmjnvL/jFA7JVPkm6KL8PhZ9whqwJ3WCoTG8wYS984XfP UcS7WHN6oWnICKEqiJhltMzr4snOD/+pu9MIDaM4pwper1pze1/9lVw6EdpxJq9fPES3GKdCe+3T wgQD0NWYnGev3YXXitdfG65dOOsG1Y88RCSof9ahTnbOBR1gbfAUWWR3YiwhvuviNRiBjNs0pdbH u9MFRAg1fVTzmX01xGnAsx6BJnJzAjeDezH5MCWhkzDZUxYiYwmjaGmSHepsulRWw8VBP+ZOIcHJ 878tHxUf7HoeMa9mMij9fCkOEUzTJJsVYvd8qaZkbAo+LJ77bgS14UakGrnrc2zGuEHqF1iuhRJx SEJdgY48aVIsC0yoHdXlcePGxqBmQS9W+6riUP04I1b5U3MEqy+ek5tK7JsiuQSZcCAk1RBmvv7v EnVFQkb3sCp6Aew8WpYXxZ9upcSBg4EWI9S20bzUi+b7DxpAl8WibWbBL7mqLdLM7QTEhPhyVicR s5v0bJ5W9pSJoXWSwiJKo5cTiicuZqfojadX1MOVNdSGNQgZch4CZlDGz/x8C7i+1R/JPv50qVEq nUbDcI9BOVK/xjtH5svFoi56J8DLcGd/V/j8p37PvLNTtDXQuq6xZr2NHYzCByXtzie1GiT7+X6L n+eXoBJJvqkR/R1yz3roGbMLb0qwzjqfDHOJ5tYmaE99scN+Y4TrxIxb3u0TMPLOXRN1TD9pGKVN ZOjn3i6S/ETacN9Js5FcBrmLNc/F2ZgQuQuTAdo3Z9zVY6sKQ4YK2XWZkU6q24PDYXKOsoStexeh 3IQdgHa1RRg1Mqgf1q+70UzpCaW3n7Iu2yjwfKKZy5O1qXlXaVtU2n1qwr3VBX7Lf7bHZTx8hkbh 3aicHLwOeW4FumQfjP3n1/3G/mANFNmRyTFKZRUDrXndxh+vmZx7PNpQKrpRdQdY1OV/W32vaLPK 0ySkOgKh9Lu1YUQol2hZDl+gVFZqxG1P5/4dnwdJr24tWAGmfMF0ZVnDsAlGf3D1XlGK1W59ILxl IRek+lPgWwnmyN0BVhwoVcahj5cYvUhz+2woeD2FKArT9idLpY1lhufDu0KNoHiluvc7872SL9Cr VzCy2UbkmlfO74ozf4N+iWb8DgNhbA1VFFTdW1CdKNHhds7E3wCncK74m0ddwtd5Q6BEkFSbwDEL y3c/+OGdIYkJBGLobgiGF6zr+Tb9BDibKDdZsiIdcwBRdx+7N/NAWwhgmbwYwmGx9oDM/j1XGOkw EkSO6dNolv72RES3UxWM3Wle3YbKkIpPrIEnmtlNjIdy061BA9LX+Gzn0bv/n62xo9X9pzGfwH87 ZXkTpZWx07r7aSC62x0+6oJADQSUijbkJiJVy19J+J1rJQSMjpDXwBhtgSlIjAdMjMLlaTVLGHAA HgMgvDb7OqPi/uoCdPSGXP5Ix7/kKTa1jgYSPX/IwrbjnpbET1tzBZna2oEZmCXtygTGWR8K56+W ZgIAXt0oO4J8Eb5iUxGCykq8W7iDbU66uek3bvtV+5sxUpAE9pQgoky0u3wXVUTRTVlCQo4BCEqR ptDA2mHdHBzRGL8rkZE4WwrneuY/+xddQlcs0FsjqvZ7E4LNM9+JFR654HVVyeaT74h+XVvMhDCR zugcZ6eocJVeY5QTUAVhlE2FyPTJ84r0oivmU7bOPl4zOQVxcpcWsMEbaXkOS86YF1gOuFtX36lG ADY0nj+ycOvudwOgeCdBAF6HDsx6CvA5vLKY84C7yY7QHBXzips/jia5aacR2WjbDNr+wbNB5A16 5thPeglAmYTEzgtS7eNQeFH9p7gtiXVqZOwCz6U3S0m2Z5QNnpSy4i9UP0e+N5UN97LMeYizTyw6 M/yahz5cI5xWRJzzfq8RpCUobmdW2k/pFl++HFRNQuy94jsH5bXf6lsqNhs/vQcchlz2QG/LqCLk lXXjkW70lNl0Gbto24g9NLEZzCrRcPNK7RV2PvjRRjwh1UA23i8wnwnCm2sQZdjP/4JfvWnfo97Z ceoO6+FjM4jJsWKPJgXEQeZ8EGDvSqAo9v6Ta3ekLPLNFb9Yr4O7s6y5KZof4y+3DE1Mn4V/tY0h 5e1O4wOnNtE0BXN2HE0hP4SiRiWIBCKlo8V86Q6yJASrAbfFlNUp9xAXSTjJ/BZfdWaYbOkgQI84 KQwHLoKFlqvO6Nxukn8+UySlOA7UAepHkJRNa+Nk55ue/I3iBYE0Scg73r6wDuAVlPKPUwIXEXdI a/UAib7M+Uz/mXnA7tB5IQ8XsheZ3QscM5HVGpK919VudUgQjlI74A6j52qMn5/qz2Fzs0aTIyjA 7Sc2iIRGxUmQV9R558S0pkJZ5KPzH3CxySls9MWMOnKfPosQ+csB8koEANL4TE3vXV7Mb7rMB3AB K3Dm80OVKHgsULOzW9be1tSWlY4e9hNFshYWwlrdwUjTwb+GGGip9wsppsxevLL8oeYG+Nn3L4QC 6THi4qzRvrJVkdv+T+h0h0V/gkucBAt19NQpNLcWGs62XSLdyv0OSICAFI20q7fQSktQg/yS1OXP uwNAAsRfxzJEtZnB86cX8qUEPTCf3ZWwJQxs6sB81Dhh444C1BhzTdgxY2XZiz/vDTyWnE3bcX9v eCjg+RxWNMGHfKLDBgy8oEnuoapW4UJomg7COih9ZZI+S7q4TDg5nzDNKDqdUv/bjULDeb/iR2n1 9uJzgW+vHcZbOaVFhU5lpdf2buBazCan46toO2N/1Pbmq2hZsGAI9w2MP4Hq/9X0qZ3hb748ZiqF goIhopigx8P7kBJZkDPQmeV4ReQeNw98CDL3EsDxpDMkosgtm7Evx7a1NZojma4i5bI9vCIzu6xr SK5OoK8Dkkpy5OZJYgNAby+q9Gt2vFmDQidoYwCYEWedwxh6xUpZAt93UIgd6UBsGJW6gSOXoKU2 rArza+AFg2cxRf1TTOoglaOJ2L7hKWzwSIopoEnolhxmNLxjLI67EythL2f7rMr4GzEnY/52RcsI 6FkKEMuHyBBe2FQIcsUmdIQpfhhgbrTqxU0zJ216Hz6V6afOjRU8oTj5GTaXh6Nkia5LRIZIQW03 7/1wBx05vVHFwX9lH9vwbLg1N5cbZuofgV87fZn4hZxX4jiTRvdM0cY21bDD39lorl0WWpbDUl3I ozH5geSsRilz6KW/bGz166uU8wj0gJwPiN6js1lMZj567yZUqxl/co+gKbpjZm9bVY45vxmCsC0o XyDBS2bXF99PkeKe9fsLivwpJTKuuLKeoPFFF3Hmaw3Nki0Av0a0AzI+S9zI33VTLw3iNrs0BbFX zFlDMCk2F1A/izqAQvwJuipWD/lIZXFRv2ukMhP1R0ZP1vsQvbJCMPZxowqys9FIPEboSMwSG2VY beVWwxYiBTLe/iKcpE0tsJ/JfRb7gjWvJYtEQz0smMB7LVu420iNXdUpL5hCKRma4NtocniBmhqG 0gTgXPTtmqM9VJrRHqqOhZzUkL11c6Pp/4rIDWW+QwsWdXONQE0n6X+fuGf6IRGjh2dHpV1PAfE4 koLspGDMziYGcpT+z123SM9AMTPBvBHAxMPqcmijDYFwQCnIsh/Fkq5WqVaGzV4H7cgVyjS5GcoS pDsILo2SHGzCAUHJBdGODUhbZ1VyLPcHb7YIoYx53aX7aP0BV7/k3rQfj+6zvjvYq+6g0R0FQl1+ 3EJhHk7LmzgDrGlDV3HCtoa1jNz8f8mjVBEhQYVKH2A4j4nIbXi8f9D34hT7jOhLEqqCCHL0sIRv HBqwH6XdfpugUXB6q4VzxiSWxlxtxjtBJ5frcHbQkaQ1p3GxMvnXwHLrhtFb6bYtwWTCANDlU/F+ 14sXcu3MUAEeacUV8udHyPsGrFIyi0ncPjCn9NBI3jQrz/zdkXTzg0ePOLpjCQP2vRuIt8X+CBM6 D6VVTsnB+Pf71onBtYomEU0VsnzMLvRjln2yOA1Lyrrve8leTXU9Gl6kAb42EyqyyfIQqo9wKTuq /FGbRnSAIFXho6xwTc6d3HUTI4f3oFoWzyrMV2mNuWnSJT/6BjM3gnZK9dVGD/egFbCGfAF6N2l4 2RIhS/BIuFtiaL7JtjNYpQ/RsQFPvcvO5Ol1Y2BjnCGZfLZfn/DJc8z/Qkq7PPqE2nyTSjINsqiO x+3uE5MQGEmbDfEjGKIGuJCHVjIGfVrQpniYLthcCkdEQdQBng4CFNByVfjhGhEKM5bN7UDMZFKz vWu4dDRdBuMfyXZpq+VWHBjel4k03HoeBBjOAqPotPCt/c/4ee8Dbb4BA1AWwKvpN9GvBU+KhWGn vZ45JqrNh3004Nopt7DTwkLXR0TakPk0I0GwAx5Rx4csui4NJjcPjqNGVxQgoGD4aUEkAZzj/QZc PsByrRpdCPrnZ9uxa8gM2kdU5DFRORJaInfkKV2gcMtuwLCBDsqCiY72P3vU0lzj1tUt8zBO2oZQ DuWVpY90lS9sEeA3mbbsCX3Q7RUfCtfC6bTkfcHCUYtEuAa2e+EPPuKWZWICstfqt+KieD5svD+n 2rh7dw27D8TPORR07yJgXQX//hircznWuIgh/tAV/yR0QLM+9buPy742Wf5tyhBAgp2QiEJC6IvG vweXkoOMdDuN3/yeMcEOVtO5J5yQCYu/+jhG5pimejblwX4Uh5KL8UhdNYwQR++lGwYqqljQiFq2 Vx/aU4sroITbuxazOg1eurE3B8h+a2Sa0Wp94VwBql4GL6sNHffGmeIrbyFTTIh9oz7kDZ71qjFb 3pRlIq45tbgplBzGK8nvCmvSRdBozqExCf/EmnprrbV+mCdJm9HfZiVncmMO04d+dEqSzSJYMmur kqz4LxMqCe7VjnQs37pqzMdz+vQRa8xafBQKe3J6ZxrYkjHJuAeLxO/J3G9+bWXlU9fHDuW3zgVg lQQUaj9HM1FSuKQZzXeoouQxxn1ZbOC4DTbMND0jBo1XvgB5H1IzM3p8SJchUL2bkn3zHqMXR0VG 2vwnXFkO7/nR10M8ihnJW5MDMzK2ZnfWeHdLUVyzFgcAhryBj6yZmCm4X+pHJIKUPFPtf+64dQEG Oh6MJHF/yrb/N2+VHXDr9Hmzt3fMfJDQIb6SpLUjLzNp7jRCVLFdRE5er+X+YVOfBf68dtU9ckCb 3GfN0vyf8IcMbn7tgx969kf8hwW0g6NWUhZJzKY8FPpUdCXlg53TvnWgJ6vtRdTHKSM74d5U0gf9 8YeNsrTekboQsjNT2vuhXWkEqlB3BjBcWNTiWkGdabGO03jBkhaM0+By+v79YHRVghFU0LGobcqU 1Wt95TAPqfCR39KM1o8yjiZapIcL7Mpxb5EB11Lg3kgQBSlLPi/cxCYjVvHZRK7bIrhohEeuaVY5 tQNpb1Cuca+u964FImGLyaUNb85/UOgquJH/MpKG6A5SegHVqpoVKFa58SNBA+KJ2bsHAK98fWGu 3gPe8LhEwD+ctMgzp6tmhVAAYuR1QyYcUf18l2qGXW0y8Dc41j1CWmgjZhboG40yXRnOXSZWRCRQ 5vzA2UhMXYgJKP/qBpFzLGND0PDzhhkVJs+DwtWUafuAqS2xxgfluaoBU1FfXMJVm6nTTzo9da23 Z2h0lvJfkBscZjTzxhT1oIsucEWzRmgwVlSgP/MyP9DfzI0mPL0ZKgS/0AD42toT84XL6kaGtcf8 MTlVfQV0CiOPYwWfdRXH68AK4fU3JDk77ZiTLiuXjcsRzNYRA+os00y85IP5OyL7ht1/YTxhy/ol 3aGHNOO4fCicyF7+t9kjg6utKXorXxLRh9fxCiljvHqEM7Sb24a65kEhiDI+dLeO0mOE+Ic8v3Ee DhX+JXH8WOcDiGGOGl6Gl0E4AtbURcfFF0nbG/GLNQkKGW2jiJxRlMHPESXxnERm1MdO0aMbNDrb B60xFmjbsaXRn7U2iLvDGKRTiFo5JMDRRu+fcuXfxUeIwjoFLhz8xZ9w/6uAD4S4ugtc2yYUaSh6 uorBTcDpsBWNEQuW9cQw33+MOmqcAJSAc1ta6Zg9OnWPhYO4MD77CY5TcJ70FK9ait5v2QY9ciy9 SGy7QjwZzkcKWM7AB6VxaUQ3rdQTSqfDq/67Uv7pqkLblNoJkMIBrORPo0QPf7iTVi1ba29ttOkK 55WQRdUohW2qUHwnB8Gl2Oi1xq7Gx4rVo3LqW8EtbB+r+y1JNxLpdz3HuRklMexa/1OYWhTXZvKi ZQFyb8m4ES1gk40EFzxT0cdwJN/vW+W+r/gQBwwfTylJ7IdxZcP0cduW1q6+S5C3L7sqBm1wIPUf 32XoEGESaKQfTgbS4CqKHvBqxOjxZGSPxg7tSPIbVwWkvgpqB8qvP0IvP6WFkLtrtT0uWlgoe0W2 6jIMRPE6GdN9FTebKMMHBi6x6eHC0wyOGpRI1HCK7RlcF+aE807bFx3cs5OwuQhO7i2LA010lEBA eqH238I+bMn175huB4ceJbIvu4BvJ23IH3bscJYqdFHDOVz7hm/tppr8+F5/p8jUZTIGTtwSoi7l 0hDXi/e2aAGjgADoPJR8jc6DZzJlmIHlThh4OGjmFRdFpw10tj5TwVmtIxMAxZnos7FnJ3nIac9G ySNqqkiXll30L5cNJ9qzt3XBdsYixpcKnXpvu4Nu2K1+y0hpgTlWk4uQ4Rml5d7WDkFdwGCMCmcO qR6DR6x8FNNoMRf1Va2ssRXXHWBPNGi16D/lN/DvqKajTGfDSiMjFW2qfb6mNzMgOOa6a/BE9VDE Dz9rZ3m1eBx9lDjhtwiirvhOI1bLLlhuYf2kCbQLRTxAw4nN6pUdW1Fd3w5+SZbj1wu7K/CIA+VK C0JHi6hPOX4lUHOWNbP6hib+qBbhgcL6ub558vOT6XXAnXCtCMIZpN5VJnJu2S1zrcxq6PEVqot7 iZKJgU3eZ2NBsWUDRnBHdvZjeOh9GqeKVBoM5ZhKRGKH8bVlhPTeLpnu/NfVTc3is6Mjlfxt9195 bzLDawP24RcR0olIWD1Rv4BuJ8ZSzf4L7AHc8stzDVsyJn+gCFkeoeN2wrck+RiDtbwPmw8TiavA 7KOXCbJU/M2CCV5W2hD27cPiSkaXniMdTWmPGPVEx4MaOar4Ek5mt1RdOUlEnmHajakBXgCq4rmM YLLmRjWAGiEqYuGFJXWyoIX70XYoq1jErX6EMxeK8+soVWL1op9X5U1KutaBJgnq+04Rib45S8tG HFG5g0ZeFjlmOVk8gypouFOovN/dD0tvHN5gry+C4xHTNPfDWt+8wbxYvzHDajlJVcNM+5xb9Z30 T21HPcAz4aFVr8iWBEPuIgS8nO/ZHma0UCjNFgw5B7MAZrw9ITVN2lv7JRDsd6wR8OqB1FBTHgRb TrT3CvbwR1nEJ/N9hqrb/JL/um1hG5MK+NdunwMRndvIELGH9kes0D/O6I2CdN5VP6r6lw539wFK 5I/zi3KFRem7yxa8D05rej8VWaXf+ixPFaozTnw9vQHAyc8Qi6LhjaIzPil7D+D6hbexRWdzmXmO PeoLiTEfksIBS1EFkhqMiDyVJurRgPrz9LDrvihfqgo4JjyIjPdKLd2xKk3TnEgz1Z5EvGX0/HEZ LKm8mQRxzl2EfPJwCdLAIU2RKFvqJMOWkdW8VDkt9jMH07Fe+PoN1JHyp3AF2r5YGTQO1n4Cilo0 UyX22PpdNGdz88r99BDhSpa/jXBIIHm0gDubQR0NvC0hNDgB6aSV/mtvbqCJBhR+9PXoGnnuq0i3 662IdHugsc2bfLillJzfz7usmiV6C/Dr/mnLGsdmqCtHYT52J9U4M7UjwzmTArLhEdyHCoGLUPJG TGl/E9oGVbZpTNA49YGyJD6tkwSGat10vzeOOMHPEHdQ60eAJYag+jNtBso6RSS1uEw78GZsZbTc Hdn1a1KruMbnRfCFuOAJjjklTqcXP5PbgFT/OT82n8q2fSPN8nmyc9bF3ObM1JekzXtJueX6+NeI 7oA4eBZXik4WN7XUQomqfhTm04RU8f86jEo08uj2Y6x5pHur9niIzzxSDWQbbZrjtDO/TwVq6Exz ox6WGOKrcM3boHcYKmQUhJg5Txw8SDSYTrCD8XXYZubsKq3e2pBQpebHb0AhiNjDc1B36l1hdLCn KM5DxryDwqqoNMqJduhHPU4luJFp4vwo+NIXn5yoGdzUu+d8fq9MXLrBhH6fSuUnI3fAuxD0es2F NW1Qu/OLqhewqNI06DLSwpgPmjEeaAt2uAnjtfSR3s1Ka9PBcO9mH2K0G1HRgqi/rmXRGsT4Jiu3 Oe0+4NK53pySRwl9NVs2cwfKQaD7F7v0jLvRRKNi3xlnq1A2g+MqoWselp4WCtz8//Ity3PJPviJ N1lPaJC41m5YaW1ogYpBjuMd7jLGiYnmNokYc+ufbZyIuMso341ggpPH03TrMpkG1bgYl2EByUO2 Wi3puDNberxQw21U4n7SodPtlM+dUHUSOUhPsvT3b5WXf0V4uvmRLBnb+9ZjKs8tlJDAKH+5llNQ haXW8Ofucw2K08pKU3KU6A6P9fWNqSZndKAlsVhpNH6dNziUO5Qw8YHvYNWCwdk4XLMYOaSTu6G0 EzIywE/RNGcXiRhHfioxHbiYZfrPFsG8HJCo6E9Ozk1GPB1AVa4AN/u52vPg7nEiOG8riute6v2/ oN+IUfATH3scn9RSEps3vPclVmF7QE9eXUzTmHARtduqBKYunGgDE6yOvdvBA9iSzzdEMDBDAn95 yJgSxLyGRdFuPnORYZNy+IZIPOHbBvBiO4VnydLA6ukzKA+ze9pBhzIj/rGxvH/fjoQNRU0oW2bI VMSEIlaKpglPmIcyfm7jrSML1ly9mzUvd/6GbyfGoYHbdyQ62HQD1xTLR2sRoqhbqQvDltRblpyP oJCbqFBsakSFZG2f4lFZP1q4y2zfs5N5EjR4lTT8DUJkDLrQ6iN2rqVedTrndRAZMpgXZu7wcxgk 30xCW7meexX3Q97GFJ1ilVuL11+872aSgChqBfi0FjhSpVOrip8Vb8sDyDNnZNeISV9jDzoUsI6t VqEodjwcHVi3uDoi0JWTiX3goMlgTrNOg9Je7KIoKQUwb+fXKQs4JZoccSna+uPTyAI2th3zoNzP Qxy1h8gaUsdIN6fwbqoVGpWOYa/AVau2j00OfH6uozKL70fxyYkvZ0uGylDxQ48ze9YTX9/hMiPt LTudru9n7Lll2xFI0h+HR9ey3JURhV8lDbdI+QZAQ/3sw5YxofvWVAg7UmlXLHxTolpKN7clztFe qMG8ipblcwibE3QCTg/JPmuP9z0+w98xDDScnlZajtkWlOj8AlAwSJ+e60NAeouhT+VoSVP82p51 gc91kMzJXEQnnE2GdMAjx7vDUMe+VZCvXlUkzZOTpvj/fXJJGMrWjPDg/rTE5J+HZtobfnA2SCIZ zyu5g5MfxBaYuciuw3aZQmydG0R6/kK8B9VQqn4sGIIIThDMJHaMwYmuyweLnG1ViNeIl23IAQf+ aq4ahgp4r5iWC1SvXV/dUIZrOPbhlufDxQX3bOQ5jBhma9WtcfRnD7QVLEoCycBn5x+CiObPzMnc xlRvic+BsiElc/3u4mCTvfS5ngsvHMnDtRguTwLFCuLbUtmAnX1x3Bkcp2Cv4jZzKf5TCwMAwu/r 6GUHM4RQH6Nh7w35QvGjWwamDkj5Ukp0TjiRiV0GSC0xmD9R4dwAAvhFqDjqiGeZI7Sm+pJDMjCy exEqjKnxUBcAumcZwmBrIMpXBUhOUMUC4wMI3t6+H49hILsjQDcMq17VMos4RKtgItZ5H8KqCOaG ayFJSHyhKs/esTv4oVAwXYc0hYgUpggox0YthpOQXdpo6oGTn2/o8por4H+5njuZYX3ALizmiSMP HTap9LF0bmbVz5jHfeLuGUTyndnXsiIXiNXjjpE9WMrHe8TzNBM99P5n5Bq3ah/yZGbLk3VWmabQ Tah9AyQI+3onge1BBDqZnWqKggCQSmLJYVpSsP6QTskxSghRaYtT+304JktlNqqB5p2LwHjtGwaD FQwKNuRgbXCmpPzDzRUqot2F26jcVA2UKV4KkipTpXFry7roUCaGQQAlez+eGDPmgc3emikdHiix QrgPMoT2KU8Hjz9DglaFiioecPywrM6kJYBzBw2zZtt9rhNriRRt3sOIkfyFTiYTL7kf+8gH4yIh guBzS1eHVDpjlDsVO7jFmVIWaMYYZH+1lbz3digZJtgApDwV3YjUi0fgeUBZ6MboJciozGQkEKfS DgawReinf26wWHEBY9cK4/IyNlpGYSsc/Hgl5FsYYgJMTTnuaIbLCFLRI2FThxsCR9L04KkytN02 YQpUUINNg4x5RhHY7kSUw+ZNi1Q1Ckc92AnwwDjAS6Prm4Cvt8knOrhT8R7RiVNnkOfdelBzevuP l2IrAK4wiHQubL1P/P8P9Ip+H0H8gl962iCceUFidlBlHTX3eXpuSGp0PueEgdEx3UpumCaPRyH3 4pdM7BcBKWYlOkZg/K+MY+h8hlg7xKUykZEbF2AFsHwUkP2/i7f2UU9mNisGDDRdp9i3wsuZk8Ki 3gD2F85yRMYilxUt+z6AwqmAc4F36nWiKWUVRQxPxYTVbPH1z1OTTIovoZ+iVLJiEbjvbr6c8djE YJsVHZC4+1YcWuZjhM0MQZIW2XpoJn9CVufBQ/RCnn5L+F4NthLstFqCutDZyMyxHbnevdzqBkuw 1DsHJ8zOLidMJ1COOQdCKbTjaOuE7pa08WdysDZTxljXwysTzVjrAXkHuaUdiCP2b0RiCGyT/nTL FAH4yqN1No9oKhY7yism98+JNtWQlAUXlGf0TH+hd1dKmPZHZrslDXIovXC88C7W5AbDZcndqJ2c fKiZNshW+mBBDq7kJ5wogeG48AJT7R5ndYz+2bJ+XyfSPOmuuvbkqKhnfX6oiissKZkYZd4gam2O VvwBy35hhChIMlSwE4YZS6nxMD+WW9i8q63P1K7rvSfvr/IO/7AlYn02xTytmwKU/QKzCdH6C56Q hv31X6fgPD3fIaFNY9sBr9xzzp8sf16ZdtTW5nI5Ex3hGLd+lcje60x2yxYgJuUTpV8xIBqsMvTU I+ZfHDyb43OXJmdYxIWxQoRwBSlIMoxMzWF+YDMmtS7ggraTUsurTiwe8drzIfZT8Ta2buKnzYtl 08owAiSdmYOJzVcYNvudZE4E05XBC7ZgcGecp3BuvPtpON+Lw6PfBR5uhmoFt4jngE1qHd1QTFsS iU4A84dEZCkis73xyW4NnQVuJ60U4b6BeGKTG9+/bL9WCCjYjbuwtbKUy6Rv6P9LMPsFY0pCs1Y7 OOK1UXRnLk182619NATuEOtuzAwmpMduP3+T/kfmAbslMM/wRZLr1NZ6NoHkIxSf8DywSvbKoq5e 6YPo0JrBAfvOmf6j1TmzCS34y6D2N4u67Yf6PDHLyuaqyP2eoqRElq6m3xAaMgVU6nvQw7FnBdVw W8SB6PnIAudbFJdJuTpZYdXTgbwmiN+/gcrzTf6DVGaW6EAFR+zVrrbEoOuKCDQhWxOEhUeZY9hb G5LlxIKdCeAUN4P+zixRhw/Fe7KUcHcmLPxj5u6Oc1HvLohakLUPsDkmmMcwyybcRqH7pR25XDwC vUefY4nIofLi8ZXxjWQnS5Y7IitUVxs5YmeXgbBjc2i41chgBMf+qJrfKPsAJawMtwy7Y8xUOBbM 3oXNUnk1toofqjNKPmkDvNNc68648HDYsM9wLAjTjwVmR2Tu8Ach0mApQkZETIK5WbwqbG1Zg+Jq UruZFwsF5sMhTtTJDssJKGDwyf9MW7E5rAStAB2oH3t5iV0jSNEep2XlK453bjuibNQ6YSz6cWQt 11SV9GoKzuXmPLCSqgyDEDdcMZPs3HpJ3wRu4oQGBYawovLXlgH7hIMz60I428dJ1RzZUAItNPyx l/nM7rQEerNWB9SQR+hUwnhhN3uq2l2OJVllyxBlmS8H+8QY0nppj/ry8JuKKmbe0zopJkK9QmAe m80H68skIjNlHmSzueoesSMR2yH0aLDAeca1hyFlDySB4OgyaVt+Vs38fl+iJopvA+6nNcMMc+z8 DbXx8cGwIkYPsRehZJHyLNVmZ5SQj1Xl3STE8IbsyvzzEBql/KM7F+B2cYvilyRwTR99tSRLewad mNYLK0b6/d0mINpZ0nTKAC83ngDdHwHdN9hPDUQ5III5T4i8h7jwtKYw1Sb43vJfq52cxzgZkZmu VHAavPSyXsBCkJ+rleF+UgMonXZrxbS0YXva3+40wAhL7Pfo9iCTHEOXl1uI1hKnwa+qdDwb4tYo /qp2/xuLh2FZ4FW0xYuC0aL3KqPYiJ07J3YzEj9KDlMbJgzXVfUV5AgqJQq2qXUr2ULSUbJTDo4F K/u6niaZw6C2k8VhOdfSL1ehPBLS+9lqBcJCxylu+emauiIETIbOQbgILKxADHLtfgovSgT2PYCO 0QD/el4duBJE7fhI1DT5sjSRChgTjiquWnKqCEMswIjCZJXY8VHLWRiUvjFQkrnJkfuNLdcKjdev eH6xd1y2Uc4+eQqEp6h6J0GSIKecveOn9MD04bHLUy5Ct5NTmzelpBFQfcJ1szjsu+NUk6zZ5Y++ Kiy0Qoyqub0w+r8YbsUvnfZg5KYFrajIuyQSPaUKqWM/tTX51NzpCyeCqQ1dr2/adIGvYQG1Uz8k /rg8DQ4mrqW4c4noPyf/lLc0D0TCB26xAytJIKhENHqBKFcB3cw23MZJ2EAkksReT6F7E/rYXBlt bR5SrQ9dr52CdLpGwUhK8srknD9tHb2nTZLY0dI4GJAU5ENSD55CgASBzCUsf/3pPOn2NgVzUIsJ APHtt1aOpsM1TwrfyZd/FI1REeE5lfRH5yfp7w88KA8QePu51l29oWwGvTyqh28KSzIR0S5upD3Q xg8+LQlWYB3L9aytkQSwJn3z4z5zf3Hq1J1YsRdmOQDOAStVLRqa0i8pj9VE2dpQuXhIl3L8JM+9 72+D7Cl5BDNy+BnoFQUQxGYimDeSZx5OGr7i1IwQ05G1EKsLUtmymVbmoq9oRp2+pzX1YnJGkwF0 lHppb0kZOAZRkcf8ih+E7nPZ50pORSHjZGQHXn4Ulshi0nR3UdrFbftD9YyHqEuIr9LjhJg2oHLv hkbkYL6RgSzaD+EsMkEMbiVONAXA/Cf9OuEV0ipn0ZfssTmr6ErIB3c5aoOe5NrHsvLUpSYunLds nFgu0fu7lSEf3RG1jNQ1uoFOBbKy+XdpajI+VL5Rdwkuu3EoLci3SE1rIdmks3e/A5TM2NhYB3GO X0hPGD158RL4lEqfVOGYQC4OGR2EHo7/8tkk1QU7uYpIYOSm7ztMqoo/1OESkP+QOHn5DQA9RG5w +RlZYecVvdRC3cheeWvMdlV0fAa4rB3OAOqTlGMyF3FSvxiscvAocr9qdC/9fU2SXWI1784m8X4Z /kYlI3Ld4rpaOUzEnfoTxlasvb+543WHBxke2o83uAyr1lpfjLw8aEoVHYRZemlBLfQI7c9T2+yb cRM/rr3z8/DsUbgxwuvTjSs6K/VGv4aV6EgLBk6AVPjyv1YzViwHbMxfFCN2pFVy7+cKS3pzUEVS tCb7DJvZew+4PQXPMkHWWPObt4T1s1/0q8FHQxnKGLL+wB8Je/KnAKjbV1nQQmPvzHotVWeH3CSE rqVObw/sAzAuTCQ18ABRQJoz8Vo2dH5OwEGZHWm3TpGCvE4X3+gzXdX2GjTZSgSwdV3rI4ihniu0 s69fHT0QAfXpScqzRqPU3spDbP33e3ZO3XLgCVoaAMfhXOlcEWzm671ldehjSfE1u/hWT2tBQVJo yoLqlfzTkV+kEMIg6vkI+C4FAXuzyJttvIoY8BloOG/UpwMkvmZEbgEs3CXW14/cIsk5gYae9hAK rtwiPF83g/VxYGfR1ZoCqKVCK8bFdQc5XuB4/H/5rgmshQyozTNiWHTfIdtTZSnhXRfnXhFfKwW5 f9csyCi1FdxRKWor2AzHNRjNkYxFJdTXC681/RaQCWVTw6RHkpzrHAUEY0Jt/F3QAbfOIvf2/qOk DnOTU/Efl/UezCOfw2pSOTp+adovta2O2KtzyBQPuafZpst/IAUQGjWOY78UDQHQzQ5MfaTkWzdZ wb0ry7W8qSeEUa78YzoeyQWS41143JIhTH6SGRMYHW+eCUDu5o/6jxwlRnnDQI2NOILYCX0DRFjV 4u7X9o+v7BlR2uwJPFzr51o7UQu3X2Wbm0zUWaUu89Dgl3Vpwp6BUEttrMeLt4VNlfodp9U+7O10 7GNJYG4RaudkgdMDJcKtJZlpFu3pv9qjg11mImvqh4XB2qAUsQsnL8cL+D1/6SvcDTHrCaEiyn2X sNaCMmWNu2twGWUZhebMhxdnrC0y/33PHmEW8cATAM7J/Q30GBsZ+v6OJbPqzGE3vIJ84/xLhxlT 8InLUREQnob6qpq//0i6ZXyQ67VCkp5f/Cunk4Pe/EtY37U4Vso0l09QRgAHO0kgFGp5IR7Nu8E8 JOgtfCKJ4T6X0rLpzRh7zPo2tudRA8xeUpqyBJB6Wti7vsicnaDzAR+76g9mwD+uV2DH3Dri1VLM bisFwlzn27d1+YJq5xdF8z5eK0RZJchrHP/aQjlCk725AqrPS71hj2EgpuYekx6LrbJfsfBUTnRE Z67/+Ym452cEZOANLaFp3D7R13uaH1W+nORn5D2GTmPot0IdHYWXDZ6PZhtbH7S/GnroXwUW9dQJ Dhfwn3gY9dGpybST1EfKetienURdKSEj8tyLzwofMmUoh5DYpJRE0dxNRDCcceDSuFbDYTI5Lqf5 ibVuu9A3K6Nq/oh6I3C83PaaAIALHe57HGTErJhOcUTWJoBrM6VIUr2k0hq6+2uyHpSRD7KU9W43 vPCdne7hS/OLXzrX/SrHfr+h89EQXAdlrr6j86GzPejucNW4Y9S/WYS04Xt0UExJ0anEXby0H9Yc C/WNgaZ0Ci+ocB8tj3wtXzfMhJd+fMBozp+dZC1skV4xeViwyK0MfLL0zOuq/gxm3K7ScaZoWqz3 XdGGObVe7rBIw41KLK4gJvpokg01/6ySRzQpAfSQJ+nVp9pRXx0R+h9XjgmrYhmFuhks9oLzokKu m2sXxSLTRuUAgJae4NZUkG6he+X0DcSd1TgJkCXaP7ail6yXgpYNpjIFVAobQUjL1E1lHbU8hJvq tCdD1UrgGZ33lrK0MOH+tZ0tnJcRjYtL33c3YrkozDVgkwaDQge7bTM5thHFSF/XAVwk0SPRpBUH Eyq34HEiM3Dyu+C1J9OVWHTg+QGoAHHeabobBTe6unS1HX0Maq1r0AZ+cMFhigIfa5KTUsaDBUWr +tKSIgE0Qv0GUjXCJkaI4DwC+LkDAWAOWdbOCYhiDxPHgp+k0Wq9DoHX2dp+qg8d3VUhTuN9WRR8 YkeRp0IoKOUu3fMLPNElD+T2372wQ417q7Gp+FMle8/HpcdgKQv31Gwd3lXp7EXdZx/1rhmQKh0F D3Hea/k78wDkmLdAyEbfTerIpcop1zMJMkOb7hotCKt/hA0+kSY6jibWIDuzK+ViMTs6oe0TSPNn C1Np9DtZ/M3lfeGpAMwSvyc+q5RCZsOPLwY+7QRMMWvWRD8AiPjGDQwXVXxws/F8rjjhJlxWGGq8 WVR3tDuvS4S/pYCHMZ5CZLNIcR2rCFedfUOrxBqFJTESNyu9a9WngResiZILufd4qN++RgA8wl40 jGv28HR/6MxqC2dgwONqzvbntTAZu8XiOWkFL0wXTngn5/ivC9pyQjGanR4u/n39ZuFX28seAVAV hTV9FI7lR1/HkKbzp3vIGQAIQecOUDzQGKrkJuTbPqpVFS/NDIgJV/gF9R8u7wr3EoMjOUP/R5up DHnOE5mTrxqkSaHTYVEbH/REVB+pUVuZgHKL/6ANm1c1xEAsgjI2NOT8uDGhk+36Y00KzqxQ/5VD OJEIBGvKaWBHh62UIpjZVB5qBZwSusB+GBkNpZHrjzQfW5yfCTrBv/Xt5HPYvh5xuD7gTkHUd2a7 FQuDXok1FhtxolzHidVtv/b1WkHw+Ufp6eTZJzlrDzRVSjaFIlORwhwOFWsD9Ys7q/2tD21jYLl0 X2zDQxzDh0iEfP3vFzh6pCGPhnAyFJ3OjBOHK0G0etyn7ukumoZUoXunQbudIjsrfQvdOYL50Byf xNGov4heu+YctQc4O6J0j41RBVnbImIagJMTQMca6b3tWTZjxWVZeEvMEt8j8vO/rUyGtxUoOWPz TejrDtRQMummUo7vJFKSJgus3VoSk5w0fRn5tN2HyX3wOyFbNkNUsbryy1k8SviY4OmFO3wBAym5 fQ6poUGa0io/bc9reh027gvJodJ0vyttc48D0fspSdKb0EuukKQv0o/HgCZ4yBQNNfvk6uJJMj8U Ovafxatg8ydq8KVIhICBJMIsdpCX1BbslxhVU85AodAYJxNY6owaSS6Kr5vI1jByFU5fBiNOZplp ZhlXTsLPDaJiiMqQ0En4iT1cnSzmK3aNG7d3tCyWu0YJRSZHKUGuuuZEa8Cs/9gAiT9IFdx2Q6y3 SuS8Hp21WSRs7x8IRMNV9eiyNtxBwX7DF/ghz0FfF9HOu9eLsp3wR2Qo/8N4QlVNLRkYuLFJ274C xPQphDsRoPUvsJzgEeXdtmCPxWna09um/KM/NWqFQzgmPAMM+MzGsxwDK3YzDU/162tD3WPjpZmI fHNZgBFcDjqxM3JGJDYe1mOz6gbNCyI9oh/3Q9WvC21N5BXx3v8zLxpMy1sdBNpBnB/jV4zEmTvV QKbfqvR7xMCHtzKpxapD4wIEN9U/LYfMZcK2SI8vDQS6csDPTX8bpAryjw9RbIBVBEUE0x7xn7ZN IRa+KmuCGocfg1qP0AWDdCvf/BriwK+5pOfgWsOuEvA+ShIqUhBGMOThxk2JWAUMNZLj4KqAGDeZ NtwSa6HstsWlS8OxqIehj5USEKbl9xFMg6rSp8SI7FwYhAQXbq9xyrtukosU5M2Mtmjwfi9M8Rgt DhspH9/Q9ePp9HJfxDFt3VNn9hL7xBAdHWPpJm6WzRlaMD4uclw29jWkL7BSoIiYn/rOrhCB0jOg x5xIA5KKeb//h5rmpeU8OipD30Zl4R2+Gj3oA0aGXdpdQ50tEh+Xs4/u/LUCtQIIhsq/2J7TVx2z ovjsLkAnsaMYnQspaExrrQ9I+FKwKzkiPyov7zrECrBxEemxgyGRGcHv/vpoNVKPQPLCK8ZJzuD1 VXQ5JA4aNaTe+fWmSBXtMJgqXp4UlwaUODaNx4YwFyWUVgEBME7PNK5J+b3X5Wj5XnuXBjALR4me kzXMbwCAyFwgDi1lzhY4u1AJavkSsBdXqPU5Oa0PU5bUWikOkxotkQ5x5Y2tfhtwzAGY2j10f5O8 kF9CQpFqXTbQG2uR/PJp8i0Mh3XzQfobag+3Z6aDXFr+lP9lAEqHO3l8OvDFfHIootq0WARUCq8V PxJi3Qi5BYIgrpc1E1pedGw9dYb++0nooTmpT+VafeJFphYsxggPgKgBRtvuDEueD78sVncOoxBx DdrLx8zj9ZCtBZ4tvvrVPZnKeC6D2MdlkufKACGTvmWwD9Xt+BPYKvgTnadj+ShdIsXEAGhK1Msf HUvfYZL8yKztKOg+HeOsv8g6zsC59y16VMcxXDQ52OdktF9alNe/WeUQh1AZhktXYbEWt2eSaGHy GQz5hTroVES2UJ835J37uNgFgIZqSPPMlOqo8TWX0dwxZZrYWQTCzs25TNL211HJAnUTVMRFGuMx oWmY2gx/CDOHqayo9sHbwBEheDviMWjCYXwGzukNy8xzCsXf7uHvsQXepCldUh1TI8sBXwM8uH8+ FulfUuqp9dkyGdqxEf/68YyxyUBnr9UwpIVwItSqJLbiIs1PFEinN/taI4fC8WLdnrS4Xsk7GvE9 qg/fdt0biVLrdFSqpoOnHMWj32ONIOIwNRaOIMDe1n5US2cG+3TeGOQNyySt3tMSNrzRRsUQPRWc aYoGlRrKDCX1KO0P47P7WbiUcqkeDxXfQQn05MMxOdbcrLPjmUq4hqvNO8WLvSoiuc7vP3sYYWbR B+kJgdEUa0fiaRRE5RIavlMOfS8X0Xd+Uve9f4Y5109uhNa5bPhoAFWn+45oLJpBRaNT6dptlj9g Fol6mmCMjw17tYdg7I1ZUhMo5ijAlQI1DDDRs8FcJFOWouki0cY6G547HZELX9Kij2jYmBUn/3vm XHYZYFpN4qgLjtS1y/vBJsPe7MID8I8Ypg2MvyeurpkqBhQ3vFDNTEM//PhFWKkm8r3v0/C7VavU e/u9k9YHZztEg5+WCvRP6jXXbx5PY+k49QLB1qVUP3QHROhGRuGLffsT1FXyAW3yEbspC0jLmpHn U5O8RqzY1tR6dAfBB3h0Q9+fIBOZxSBusk4gR5vhLrZcMW+UA49Gzk3iJqeQ9um7IJR77mzNIgo7 0KpDf2BS6AGKCx2D6H7osCYoDoiRcPHJW4U18rvhSZ/lgqNBefJ4/dOB7gzzvrE47GrL/PLtAJcH QAjNTXAP8VhBDM1Bzehu1hW5C0fcoLA6teSrqsymBHz3oDMvXoigzUcGeSK/cQUuEpUtdxHk6cyv C4ltQBTjvii/Q6lk7OUsGYZByvdx8ZDvw09++zufj4JfCJCTwGjb+KnMkBdFy36ytXlPDHr8eixd U4V3aNyRMJS+BOPTMBaT+wo6NFeb15FLB7vOPRHjiSmWQAqqeMy9AmCf1S2aXFNLDY2LPdhluykl +iGTpR4FacMotmf3DtIyO5EVsRhBOK+EMz8TlX24OIHU2N3+zWdVs41QQn8dCBtUZLvdTKreDhL9 dxHUxHrXfimOWypTTd8rhut/Gmqp4pERV/Odayr15bvypqsvanQNmn2+4H3fHCP9K7jyiVo0OHDA tFHtkoWYBIkUugsmKDf/enUO1YUg8m/A4jPG4+/0R1DNw4UHYFg8uw4rpcNH/NVjyTQsoQUHZ6vl fls1x0Nqlg79QeozgZmcM2u7r1KcHMrlW4FcMRxVGLmzB2IHSJ+1nXX5+Lnffjo/naxMmD483S02 p71Dge24ghkTd/PZlIOqhmLZavSf3xawv6hVaXKL7dRTc6hAjx+MiSe1Xln9S1a3Mq3JraCNKpph 76wl5aczMnKQe18YVxy/LuvxyYMCsIL1cN7Q7+NFroB0SrWfnqYx8HVjx5tu69cQuI4o5/GSB3jT YbKMUUwKL11SCQnXsuyqWEdYyjNu7iLrJ3v8a34t0RxCRO90lECaxkJF2kQiD+iZ5ax3TGyXxGZ5 e0g5f628L96SCqPbB+BZncBn7ceNiKQBODlxEhGMyUFIz4mMY89lYldjCo28cb/+T0T6p5BlGy9F DIK9QulSEpZix5jNT2ms3o+yGO9RGo178neEd7xelFiGIVTQVyEUBayb3eQd+dJRc0sb/MgKxXVa PIEVaJVfOYjL4kzQ5LdICCFSWSJVQhzh0FL/H7fDSZ9SeagJkYBxDjtv4cix8D4odNeSe5ngHNHv MF9SDNgca0ALzzDp9meX7kALH+FMlpXa2sieCdx8A7u/vk6hKquyD++jlK9ISZy63ojKOK7A5qyw jTasVc9ZCW8RJZji4NTmevxMnqyHjgxXB/bSsF85TMc6ssleKcTbUK2Roa4I+SOzru1i4nzbi4e/ jvlT9+/FNZLiQPMvvxKelL8qKg0WSQKLqSEX7ZWrBMsijs62sOkPwY1AWIZFUgpciq7TqWp7Z0qG wqVDj5d4EMRZg7xUdAvQ7e+f8mnDMlVCcQgh1/JqI2k36iknoAfx6vKwpRlvv0MsLEO+4eldcxgf du6gCo39eoM8Sxlkwi1xF2Y4ARFIm2Fm8uAtW7oK6TJNbkyROt+ZosRhiU7gasZRKExUPpg75HyN LGcM+eW3YJ+fiCi73QM8o9GiJ88OQBE6v5DbvYMWgqDmUaC/VewVOFXhiSPpiuVk0OW8WWO1UI0K Y0/mi8YWXStveqvN6/Ijl0Myh0taFxrv4tEwy8A4vwaidKKxHK8L9kpSUjxJddUK5OPD9iIiGTqZ LcVDRRsC4hoCQ6ezcADpcfvTZb2kh0kZR1cdx7NlvgIrLYZef4GrlbuCGbRMAc+rtZFJ5KGQxFDd ka3ISclPHMbF+3fS62blmgTWFuQpO3KV+v2njZyvtISYljm/EwGp7Xzgy9zly3ztDa/8Bulae8WY EiiqhOGmv54aANL/mI9oKyZktlM2wt9udVSmQNY+NO5kSfCZZbppuKJgIuXHMJ5QkmvfHnH1OryE 4Fhg3GaufXqVk16WIqUyVBecUCHGmzw/eMmzFhjm2QHgHdHnjiYKM7Qy3AvWfxpqQB93iRPArB7C /Vdo6nEBaxFQkAePOrx423FHa57YD7MTGG7mmYJ14FWhcYbyRxFs56cSKgbpCcdeoUKQtgeJsM0+ nvfj3VdYKSlkr+O+1e/ZwqgbhVdguAzB2Gq6WDCFAkflyen+9jhBImfaL8D38f4ZUQy+q1otldll HEbX/8mR+nP2IeI28RvaXzToIUWN5iazkfIHMJBVZOSrPolt/paBroJgqZu48oWwwGKSH/ZwvD/9 SN6GuasxcK9QJrnOqrP6o+YXQiD5lABjqOeP6EqKgGeKz5K7QpceStLfIQI6o4MHs4xd5SulrKlo m2VCE+T18ER229gp3ZmzDafy6ezAis6vdWu8ugfsqOeS7RMRKfhqAxWszZw0Usuv+Kh9uWm9ER8s UwN53HSHtsIAhNtCi7vdWp0n6TRbjfsh34Bx0wSL1ZkpPRYFfc1P9pHQQ+DLyKcBdk+fLYR6VDkT 878qgy3GlNNgsLRGRVuBm7nlKGf89AlubE00bA1kiaf3Im2N+k/CL/9h52DD2p0MHplHm7vpfMEh T+HZjiZRu9NVmkclu4gbQF4Nzr2Zv3+uFmqCzMaFF07UMoYF1e8aBoxhUdw36vVsXNK1tTJi7up6 RDRNp8pRrChr1YawZQ26i5YIoKyHhYyv6wtK5OCc7pHoItI12yjKu4CgnmAJfqHoG6CUUmV70BXR H4Z4nGW8Bo/mKqgrKAv4cOA7rQ6I1zjU3xLer4jxBDARaJYfptcGMcFWgyUcPZDx7ZN7rwqCvdSM oCQ5AOXwrIkq7EqSPjod76ZsClxTdVMBvuUIo7AfAFoP58J5iVysEZkaD6oj2JI7Eo5WCWGQyqkv 7fXiwbuIwFRs47J9Kvlw2NccrTzR/Cq4rVP8ruol/VDiog/aRfmNS4HUE4YoSi/sy0/m6UnqBVjb G+9/nxqPGVqTolejanhHsf8K1YLyhecwfIh4R4j7ZOl+uGrczcckx92XwyI398TUmsqfWZm96Al/ r8piJNAT/SoGiJpLkSrC51/+Qya0odeO6WXV3nTVS3U8pZ3rP7eY/DoZRvrSf/LPt0EjJFMv8AP9 EukuYgDjSgRnr7mP1XjEV5qbcwUJI/Q7BGifCCWwyW5y66siWocoRudwtdcnOON80HZrOeoS7shh dvA0reSIGLVvTGLAWkeOVA2wCwyv3iyuNBSY8+Ui1lJVqNW0qL4VTqUDxWtrbt2MsrbwHUzQMlHJ k1Ha48rZlHiM6AHu4GBsco7T/sA4jaPOWQbn6GJpUfowvYZrOFpfX1i0WKUVpdo7AzQabqvXgazZ ZMp4PTMpWtgQbQWxUoLIUKMkm8q4/7JFfO0GGL9XHyhBUI6raTYHEnexr/IudtcKVrOSa5korxjE tYJefD1P7JjuPC+iFEebcl2SmcaRErOUaaO70HjQaP1vJNqaaTV6W4pOY/OefF2kDFPvsvvvzKTV HD3O0MEW5vkYaS2u7+ciJs0CHILycQioTKUCe/g5gmfSblqCHMgIDQG4l1PhI/Mq8GL9qOqxorm0 hCYVlLNxAnnQORXQv6qCH8pyDEo3VoOItjMZjjK9CIn/zZjC1IJ8eiF0Cj3Q2pDmzeY+6t9RESF1 tBC6phx1NyIPlENhZCoqUt6CB5zdkwhtA4Xut7SAfAK5xFfV41cHpi4VlHFmq1riqIafGKpNlEAG L0XIYOsoP8zuFXH3rsbPSJOxzncd5qOdY8qAltjQvDM7ah+x/2tuYi+8UkUQDng2awiE6P0o8Y7j CquoPvOHn6v3wAu9yhmjUTqON63dTTSed/JuZkGEZN+wm+nF79z2sRExYL63uqRVZqgH4Pg3K06d ttp9/mCeQDwGST8zMUxvNUPJ2lrdLOjNMUfklxoKel03ETs2DUHxnU4kjDJS9Kef/NcQ0EygMD+v bQe+7EF0pBx3a7WG8ixjfZ09PGrQlXL50Mtqvtpv/xOjSpkdmNc5Vx5rRT22U9tLM5vS8BqXqbbs kaWz2hKzpgFjQACpGHapD/0Ysxae3tdIDAKcXql8AEnCpbSx+sQMj4FEVaY2m2rlbfmDlGstuLAq C5O9uCe4JJfqQWk+aehwdYvOTQK/4xDv23jHpL+z07HCUPac9ReJ5rQMLe/Wf4OhuIjf2xeHIiOt l0HXCZOW1Zm9de8gwDr3UAWsrFYPGhtUS3reVEDATH0/tV4ugfPT1lKCe+hPsqfg+L1hK21qPl2n CelA5Z8eGs+leZmVUiDsy97qFqvlerQ7QodATlOqQf4emJdBGRQ6EG8h2KW/zvopn8kPfXrf8qZ/ YNnvr4NXx+J1G3ZMvaDIANDRu1C/5c4+GMrnShGPo3NwHb9QdvFXGdkNTm6on1zbPrzFpn9elkaB p7g3i48lxvPL6ENoQc0VNEG6N5HhHIJ9uVCQdZ3naVxuJhaRUIi6UrQa0z2/gHHkGzeYWtx4GePQ EysyXfithD9l1lYVgKDGRRwA6t2VMiPIaGkEt+col00b7bOZ1FuZ8PGsdxXynVevBM9u6Zscmznb n9XBvAecaFV2OLepy7vdS5dWeZlDM1dQIv+UUglMgzv4OBrlpR7/x3wnBUZK6HNtH2fwgQWKNLTH FXVANybQevRIBLQcCARhxR3N4nffT5S61fuqwET8TNwSG16gBchG8e3m/GbrBstjnJYJsSobh66e i0kB5aArsXShuF9rCUB6xZoUyMJ5uQUts8V/eeOT+9grE1NVdDyZOIFYNR+7jr1a2iVKIYzv2trd fykpdpLZA+JT7ZjpM7E0mBwcIw+881BJ/eY9FxEgtF0qooIWMV07xiUKQW9KnKRuoWib8lCoGxf2 lKVRyUkGPyOHoy7zLa0wzKwYtLDmfp6HltN1gc84kzFbjR94c0kZXeSSE4TGNplVprv4xhJa2tUV xNiEIlQ4wH2xWQ+NSMQIAjvif86XUugcVzXd9BsbCMmT4Ei4WJ4Z6Dvy6/jaLlNtw5ji9L/TCp6O GqmA000+erdjzOPYK4XIDXYF1JPpptsIlM+Xpc7E8R+JbuxB0edWxQQv+9OhSs5+FAus/BdGSs6E 777hMuSAFBS/i7w9HKi0qBqPbCVELywuIfYmERDn2X1H0lWHT657Y/AlC4O8kvw8B+SRx4XZBUmZ EEfu3tBLKs4kh04fzgcfpybwsQVrZrFpTmzLEJ5z5QyTGU4IVi6NRvX8wFGusjms3KG7AUZXGRzf jaYoSx8BXb1FkXpo9t85fco4B9mZ/mfaxgf9qktZ4RFDIMTidcK2pdpYGw9jPaGHm8fQ5pMyAHBu +xCiBBMlOhy9ma1OXijEEqdNgV7ZZVaKWatUZqnF0iwH1zvYwnWVX9owgxwwWDDPx5yO1k6+WJ2U 0DXyV0yBz+EsgEkZM64bZtajGXnsAG1tIXxA15qQjJE4RjTJia1Z83zesAuEBp0QUNdlp5G5/g5P Pjgr4cjpIzA34hgO2veZjJdbqV1rF8yCB9iSQnfoRU03uUeD/qFkOKopJjZ/C8y0GV3qPrHLAi29 Kar6mWte6OcAUkiri9Pu0dYjkjtQLPrmUbmXjTQKgibQzrass0/1Z7Ltc0jCItVt4ktFFzYSIpnZ qsR+5CeDe0QixXFcIs0/9TDe2FblhEztZoqi+xM4Cvrxp9ODBJyX1aYq78U/1to6jV4r3dw56jF2 tSw3O1Rw2zllMx7N51Ya20bRV6JWQjgRTLa6CzfMQMBR/Ogo2KIxzMADBOx2ihxpDjsuAHlrntJK 1NBy7GkzZqRcrZiX3CjXH7u0lnBqgrq7pbfTMA1QDbGNkEpkKT/yHerimmuPWjqY4QZmRyRUSqln nDgfq4PnRS+DeW4UuzI/Qn/SKz454tge/1yqwV8SNhOCd2BNA2xuIA/SUlLTTlznvu6rHbngCalh 0/Tw4lF5wnQ4Mm+lsTEsBduNWyc8BgemuogaMJqcwkJf/rR8wrXE+G7qDwkvNhZfDHPTbXNJ1aFv xxD0J96e/DC6vabKMMJuhl8H8LAoEDs62e5tnGjgZRGiKlgE96ikDmlKpY34MdlyHoUxWZjZa7KZ qR2TfFVr05fYjQPRfdOP3ZRsVne4kA3S1vGfEMRZztj0edEQGSyhTGCyjhW3DfwX6Phlv3gZHAnv G1rqO1rcwBajnRYi1qrbdhN8OvB6rAcueDqpw52LwdkkjZLJ3fI4O9jcrPWkBo8O37ONQZEW7N0o JNn4vRTSS8dgyv7GUcWYl8N4QXDwt3lutSKCFPp83Bl2d1y7bIPSZBxbfXrOB4lk9jfoLQKz6puz TrUlNMvAxzfoz4SHU9r+oVorL/kordTSOsrNv4IjhUn0csYeAcqJ2B7gjE/G70GllKl+Fm2yaPzh RcUmpR/94KZd66CAkPcjhVg72PIN4kcLcwhEjb5DZlScloBbl1CYyqgmRxD8GXZt5VWSbeX6kPSw gt3Xvx4I/s3Ez2dfTEmuydxLcry02/4TIoivDB9a1N5fPc9yQ7aZ8LSB/QNRsoktNrf3CD8xkxzH tMtAiC0/43C2rsoMI77nZ7Yu2yCuUiw2kgH8tPwxID/dOzNyg8z0eZa097OjLeRHB3DYn/BgJbrE cc01F1PhHNUobDP6w4sSq0ccWwznXxpQ8ah5QvmhXLgsudVIVPfvkFcQvLXTcdKOrOajsC85kOxk loCGWCJjUWpYFUOY/+jznAlJWDO4N/jsVqKByT7jXC1ODcqrH/RmsruW4FEPKN414QnEmfCWa6pP gLOZjo54wBs7WEMZLKvHc0cyDtzN+cdwK9aD+BdzLmpwxD3O4q8Ezoe4LhfKYAye8ldF6dz/ciVT JJfhAS3/x9AXL82PMVuuredTK8GIQXsN8J+9JrrR7/M/o00MQaBFo2BPcJtZA8xVNcAWyoupXX4b iOaSoF+ydpPx9UqPjsX439kIyeqRqoAP39x924+OyxeYsUXs2APNWYJZlxIn34zOBRN9lZeLF8Db vIrZ7Zn5KRXTbzqKDulD5dMxwquiKnk2uNptBmld0NTWrHiYoNPxZBC1z+48k7hy+hn2LLqCsTI3 hhixWowMwCsifSJVUGKjSBTjESKmUz7pXzwpL/Ljdj7nKiafKliCtpQ1ETaJy/guL7eq7Ef8h8Tz L2aqvnOtL9awH8rD+C1z4Su2ewPWn4vZpCrlaUQRfdn6TyRsanMQnT8tY2aHU6iZqMjmAdjmPxNY p7Q/jt2HCn1ELIsOr5X0R665h/5FYEUU93K64i62lv1bCCcSMTcRbIGNMdaD/UjM6Vxj1S/zGqFF HcT25vfPbT9HIJtSCL773/EB68aUHNXYhpFFYLq3AfpLG5G7CUCOrnnzkspf19Us/Brf4SRoDBOk ZTc0KBoFXdYIVaTFzquI6A1STqtDsRAhGTT718cBvaClrfi6BijsW5br07dhl81Nxb6u5nyHKSCX IV6zP+y606VCXu9sYk07+H3OTaHH4sKTon2k7elyBWyD/rAu3kwMPenWuYTJm2Zn7XmT9rnSUEtI jGRLvx3QbTN+LXS1jwIS6TwyI9mXT9rinu8vDrEHSjatnDlJYJFTpr2z5c6D+QJvbsNFXknLw31n lh2cQFbNuAdaKs90kuuZJ10MycDkeCjeJQExl46hNyUphS7JIcbLXgaS5ZJ8Qa2MqXY+Ctm2l+Of svx8SHEg4CE0axLON7JlVJpMeyZnY0lUt7RpJrr2Ws60wCoep34mIESwXvVr8W7WhvwY8KuKYhAe EWe5fu0tNiuDlhaW5Bx7d7Nx4E6VpYUlDjL0Sw47sWoLFLdPnYMSyZbqGTWJo4CewWN7z19fJX6q 58KXndXaj3rIKrdQXX6YhghWMPJFx9mjwRSEJVbd+7OoCxlGt9uxUnr72HLlswTAvTf3C93S8axX DlCigqM8AmGVUzD1g2A5Hz0L7ynPcs0ABmP6TZEeDbV4l63XNfKkV/QPqw2LZub41GiCwwmgJntP XC6XNiYD5ZBV+S4v6mRp1X/aAUuIftTtLEyyFq5weFYm9vGx5nlkE8Twp5rAnx/ufVPLNoLdjEKZ GKvZYrrI8arSF8Vd1b2EO3okfpg03zII2OO+5yAZPVOIeEO19zx0PoVNQjek1kiogP7Y986zJwV6 WH/8bgHEOV3wZID1smQj1E2USagNlH/SxM/7VlGi6Ym53ygKuwvmqTpr9fz35vMDtOzQy1atlYUw l+oz3N1S7Ly4A8q1qNfL8oMoerN5UErr4i7hIkjzkVyjQv3Y9VAfdMwDR13TCIaFYHu/8iTD8bJ+ oqze3v+lJjY2iXnfmFZsbtwKvsKXxy2jh0Nm3uH7yiYX4WWfnFQy4u60I8ZEjS4g6a7eUQ3vrDq1 M3R6juz9P65sPRkFCA0iEGQSYmTtqv6nDCLt6tP2MBjWDFeU4cUHXiEL/QzMq6uYbAglbvPqHPMs gBjjsWypIFso8uYvsX3KCHbCz8/XZzPBvhzEGcue+2va/G2kSlOXY1Q3mDnR5G3BRfzSianRnjGr hrMUC4q0xsZcPg+DGIszfvePowvwIxjJzrC7h4GvaJ0Mt4jrKGLGp5slRyh+KEMHs8cD7aeMLx3d cXaVsJ5X1vBZzyVVynW8RzISj5HgVZ/5j8zv0VsMBfW7Xfpi2k9Bzu2zag416Hg+ptOwuGPxF+sk CIaNp0sCeb0nn4lQwAbXQev2laGpsSUTXoxaellyzwIuVyYDy96WA8Gr2XgkmqiCDn5rD86y34Ly CLIhaY8qQ3sAwSXh+ScDauB2YDL1+1VnuN5rVG/xEEqw4xnbYd1Exs+6pPFInnfEm4wXVUCIfSYq 3CnjLNO72PTc5/YGR/xnEHNMNRIaWT9pma02Pt//OQuYBN9fwlLe9zRH1+Uby8SJfO3jsTVhz20b fahuvchZ3X/4fGqfH9RWVTj8pR/TgmDHmGp8bXKIACYv+I1CfA6DomYBuA22XGmLqkYOvECyEPha Pb3o8RwUT36vjpMP5zoB9Qv3wK4phwd6ubcLExe+bf8zNVgYmju6r5QogF9bGrN94n6d37fs5Wc+ YHlh+IOI33qRGDaKDxE4sexpjY0+ekeVAFgkkUxZljtOXivZ8qU+e/HULnhryDH+QZ0LsLHgRSHw a17eZ1nbB7TXR3uS5sN4Ol0IcYJNonuhijGb0bAk5ZQzHx0yzpRN+c+37GtH2k6WNKcW+MMT8oMB WjQOGWXCz5aX7XeYI6cV7yzsf6H2Uuw8jQWdvGp8vY0FIOW9nAg1zKpY7cL7OXQdQHRuk1+jnC4X bHmL7qnoywFXYyQnfFnRar3/LSLQ6HM8W0SOd1HmP1E1iuwaSbwfyXcrgV4FkwFp3V9BDAolz5CN 5GUum1aU2DchrFwxwOUQJTOCor2ugUELAPkMpcCAEk3lbj1/cGLnE+sCXpzaDmpctSJ7uO8TYgas 6Ixsz4OGUqn0Aee01q/CATCksBesres/tnEwu3ath/NJ4tItrRudKpoNnEOUq7zpo5Nlm/sLmLm+ cdjabgLWs98c/6kJEfRhB89Lsgwu1CpWN4WUF4jrMHBGoODe8kJ2OY3Ku2DjdU9r+gwQ1+bkeFBP WwKU6Z0qKJ/R7XzXebiBOENA72CMm7KI7mOt2gKJyCAN+ODYZXjaJ9vSr93Y7yt7/uMc0BNORFOY wKaM4lkvD1O00UesA/+PCQ65IiQOz2xQ9U4IMwGWPFPdDugSdeu1fsACTq5HUpzsA6qmI+DmgGgk jitWvxO+QTcNjLwiX5CX6nNQmwjaGMMIHNqi+7sDmXJFvQMbe0B6O1SeNjQM7eJPSVYpNlNrGrUY sO4E8S8lZm/jItTfbsec2WVNERQnU/7XB0snTT4vuEIcRFtOV3LepmkTX4vmLIx3GBWLlxTXaNyo k4kJryRts56d3Wga85+uZv36ZBj9HEJ5rfc2sPZulFH3Huv6vSCCsOYZ5UEUxhOM8fLlTvrbU4xJ 5fbyAsLXX+tf2TQCiXP85v3arPwl0UK0/JdABlIjVAdYaxRCTFMUxMYhmoFs4yoV+HYQtj3lcN/B B9bB5IXewm6tz6PSWDOafkxGQCfGGA4nJnhKrnqGu4FFrw4gQ4bYiB7buf6ADEho9P7y+qfDLaDa oROHeB//qp4WA1i3lgqpd2vxvJ2Ex013kNtRyIgWgHQcGpigfXClFc60R2CbRh9j+2S7gg41Bnau KQw4mL1I3yOHvPghudinx0VcKS2HxhPMLcNIkpf+tpDTl/5kmzHkCogVvn2Zj73Lxu4jOvJ9TcFV hvet9WtxOdOQ31JE2or8MwKqpycxorq8DkJdaLx5SNV7q+7+p+52kb/0/lcv9eDHiEOuLZFVut7E yXLS05FuHOftk6Imqd6AX5yVDnPPjmmafTCom24Ts6A62JSPMtfM+fkobXw17TQ3Qsb3RasFd6Up QTgR4jLclfyNvgjaTDYm3MpdY576zxOhnxl2tKToNW+0ZpcC5zJItsypdypOEKtxdujpfICjLTso iJ6Wk0I2kfnQV7HG1O/WMmegGr4x0dzyunp2ILy5y52bGcwjptN5eSOVpVwcakoq+JB6n9Fiefsv p0pTOohYpuESQDQnouGBVIFawqrp6vk9UMXmE/0a4dSf5jlzrwiTs0lFKTzGHXI9lGy66oQM4Ar7 YXjKBEDZGTIRdUGzYjD9nFTvNwO4evOPBisG2qu+IpZ/jMmUg3YaAmbWptlTddjNHEbGyp99/Dxm kCShYMvtsZnxQ4RXxgEfNu82lxuo5M2UF1EJf5Z2rYgNvug+Ygi+efu8dr3zhJUpZPp0Bk4QF/xL pIG4uJagj+dn3QVEj6J4URVeq2PkQlImqZhcFEYK7MGn7+WnN7Pm8V9WXu0xn3rdpzEU+52X8k+w jtVw/0vHmlgAm6N0FeTb1ERGzkMIIkmdm6NIB8y+VOGcN/tkuEPtic6lsINyTZt9nBAoAuHSKafn UgyHr+NHc+jfjA/YmN3lwhje/Sxp3g0wr2pGmhep1ub29q0ka5jLKrKgmQVDR38q82tPZNO/XCft Z5n3Y9YE4kzy1RR2XsaOQd9XSFH4xdXGIkNLPsEBAx1ff5U9/oOV+kLyxV2Cddzfi1d5nqMHmOVo lo8yAFiuOt1ZD27Qb44KYbGowfKoL3Gr09yGBLs5tv8sq2TfBps3i7RXORLR3ORu03Xj2nu/xtg6 IkO6jR5/xi2IepFhlFoWMAVlzRREgH7MFzKOgxjQS25ljFh+3VRRFQmCRdkaMJNXNDGUCFpWbyOb YCVXXxOpkhH/FaLpJZwY5L6LcY2xywUEyTfTVihE0Cc/zat2ieZsWrYFhZbu7ciSHgrNBheolMt7 hSqMHgq6UAfmp9aPr+N+H+xWPtOU+KMzMO3FixuxUz9eryeso7y+6mnEDDprZG6FwmupzebheAEu DTWtNKGn1TsE7AEB6GFa7Ve8Gi18N7P22ZYgILYyi/HLPXqipGnpFfpG7JI8VJMT9vz5vJynDNbW YuLw0VBNsXUuw3z8vXWzNsaMMVUv6pK+FksDfaUlHa+U3QjP6uQA90aCjZDisyLlJZTcGICCa+Gs XD3AW+AVm1I87EUBJagpOscyztc3jDv4LAhosjdpEKjLXc4xnipuaXVMTeteo/r52akM2wL+kWFq ULFLukbm77wXSvg49Qr84hZY57eDGz1cWCFLjownvH6jETz1cTPjKbsJrpEGd2Gwx1Z3MIX1z3tS gcx6pANJmYIQGnOVtUWHxOawUN35gjp+8bDSxx21kItXgZuTEuMQ63l1DnKVcSPvvNPdpP8kavji pKBJkWfvyorM9r6RwE224BEjyg+yGy0BaeoUd9WqB6B70srHktzbZVBsoFVlPHFGysdlZow6YHX8 9B0r6911z/Y55tcj6HrHB5VX2/Ca9tQPrh/nugXORWWysB47JiFu9ApvNDmu1YE3uv9zm1di5pL5 UdSV78BVIFDpiH9oaHjCatBXx4KqrO6PP5FRToDAbVxCNpuIESOsG0U768o/R8bmLrwffNSekMAw momUxI2oT4gv4FBvmbTx3tPl4D6mu7D3iOCZNp7Ji4kp9gPmN3TkUXG9Bj09w8RzZJy78XhHDTkv 4D5dSknMYGRMbX/bsI2PzKDrVSoh8xJRNXxRGLrBXPw9KFMzYPxcC30VWtSrrUiwsGEsRwydVHca HyQaTgOADOuJb+e+IL3+gBHhG6abKZXyfM+NlUtHnx6tCv8MZS3fjrU1wM7FezuP5czxiQkYhNIs xoHlAhjuorJgyS1nhG1mPm2phQjfYOjA+b9cbN6Mai3HENqKguFMyh/OJEhJGcmZuC5/hkJhqtIw yY2FErZeBLZgwosREhAetKRk6cQLCNeyxd9dZtkiRo/5knA6Uhc6BhtB4O7VBvB7U+g0SA9mzGkT 2cOmS68nJC3CbKtC7GmR2UqSnfS6CJGRQ1Sdyvk4wVrbzAXdQH1A98tSvTJ53SO6+6MGamXl18W0 Y9x1Hu9LAJRnfYw5XcmOHQGICPxy0X5HmWF7oUzeM9OktlwwwZaVQ3rJmCluIgPKkyfY7fwtnlkj v0b7OYzGv8SGlpyZ9BGfmLJFgjRgyS4Awpx0wQ57eUIEzX2wO6+eRx4op1THHrp3o6JodYtTmzdN 08gzawdFh+Z75nM4rUtI4jc/7vUrqSi1jSkpzqywurkdEjBlNI9Ih98FdJ3J5JldB4SlxX6cjRKC 7IathQMaA358Z2POxJn5GUSacduJzlFAuBplRFy/CRNwTUNCm0tiAHqo5G18z+uHZDhr7hdi9r+R H3a0FOf28C1IpmDTFOhA5634qq257jf8HosSh8yWF4zHz4Su26q91OY1kRBHvKXJMLV4/9DKIzSL 1Qyz/XBqfULuzGFz4i9+Ho/lzz8peoGaJvZzzDZfS6/ZX0EjMnqd62HoYI0P8a0feP+XQgnWFCIf KUmS6IujpIYcIb1Yb1ia7wluN21sWNpsBaoWxMXPsBVQ+OBeSk4XfyZqlCChpuSdf9GnXNT86203 55j/6wiIC6LFDHSpjHQo7G1P9q1PS9iAcuL6payruDS3bfah9HB+K3GBBsUaGX+SpH78CjTMhvw3 Nm+3LUWBJPe2VChFDHNKoO1v/2vn6L41c41yTFuKhRccagjUCodrEOnHNJoII89MnzGXPkohCKLc TjEMvRbetu6AFpm/6KEmyuXHWcHRNNoe+WGS5Nrlg97uahNemElI/5kh1MSUxqwkJxwvyhnScjqK ozwKhfXjQ3euasT5Itx39mUsPuHYs15qT0im6PWiwE+M+KBn1YXshG0R2E9fRdORI3U++S3DnlOQ kNE91zZ6G20/anVurgAfDL3lnpZuEMsxqop9yaV9BUYOsHwLNJ6GOmbwubc1Sas/p+mYwhfGjz4W JRBB4I6PMs0bew3APSmhK9DSO6AooIdyA1Y9lGGCWxOD7LmBD5wivZPiEA7VKaH4nr5f9nHAwWxk B08DmZmGKPlsAwgOzzmxobNq9f0y9lQnWrxSvSuRmRnXMHJWnOgouYNMxRPL1CQ4gtXSUXeJfGCi xf2zEc1f6n2lGMDlSZyuFQjpBcb04GY4dH6dNFGmKB+Brk5xTVtqrxD5h8Gl7/xvZ2iunDXmwRES LT82lMZEQMGwkOJhUw0xkU496N4+GphG10vas7gBvIpb8E5+TYOD9iJBtBZFWJpu48cUFxLCAAqk JuZp1IgEWFE8gBr9WES/F2b2t9mhpOvRdxd98v7RKiD9XHqVJVhRCPrbv+RF2kVi916YMc3idlyC o10MHBVMYSsCxOp5kTZQmi5RgO8nyJ8CO/VXYQPgItahcxQWgi7CZEQquLLREcUItgVClOpqTnCM FNc1v15Vova8gGKTsrT3/2mWyUJ8fOtOixyrnpoV4ZxA1jmnsQTtS6kEq7YWkLeRT+86dIOYfFvm eKfLCnHUDvd3oCCu7wWpTBPoqJ+7V+1ZLOFmEpn7QkWBwSjl0tA5ptAmJ27M/J2QZpnRkvuvpBi4 k5KJdBcsyS7XSVtNWINvdjU1574WSYXxnGGQMNHEROl212a/cl1Zn1Tvh2Mybc55RonrvfKJUji7 wfO0FtL/tgM67qRMp/BYMX13B3HbsBxWx4ZMiv1nzSPd/AtG8A3ccj45RBL7JLM2TZBIZR3U2LOd tyh7Y0fVl5zG7qyVlsGovWvrd3XKZsJj8JkvU2SbrYxWXilynJHEmUQMCVFkFDYoxT7J4yA8nnI5 8bYlqcysWkRgEMws9tFcryLn/KAYanDpyokD5Wl69hKFd5bnDAhiNjCs8Q2fCvpuLEt/YDt3wQCA BV/Q5ZFMzPaDLcJNe9eAVad2tKzJsFkaTI/Ws/quf/Dnh2E2RFyGSN27drVf6UYD4dW/Q7AeXQZv 7CWXRXqzRxUzaP3/PVMkW/LiaUg5TWT6qarxKSQMNiMk1aoVcfell9uBwAGp5FHIW9m6r4WAl723 BvdekYClQ5raOytUMlD4PV1nNOsb29q40eO+1iUhKhB0dCtZwa5PUjGUbidkkoOY/t4lgnJllvtn nelOloyTHIYeSwurmypZ+LhZQ3pCXELMgio7IAt7weQj2AWvJoD8QlLDNY8RRPrLZvt3und58j20 t1zVfe775vwB9HmtyF7TmYRne1k7nLevVcOXNJiv5riQEC3iZfMbJwXsOfKKz3gqSsxafFtqmqvK 8snmJTpw5XPr37SjJFF9jUMHXtJWY7AjxkzOsuSVNxIoPvK2/r5+8mhRWOdMOgJvZq9I4VM4dRHO FsPPj0hQ1zGF6NeWOIGp8G1Kz9XAyGE+S55L4vVoGVsRgxdv+B28YIwSPbSbQ79Tio0ugiWkpejk 8twP06/OUGjuD2Slb5sf3pYPPoPAQt9qDMXilJHUil/71SfX3Gb9NQDEG+6Vg30oD6MLy0TJDG0H uWn/vRptrk4Vs9r7T2b+dzyX8HeNuXPFIlVth6hsoASnFzYEdSk2UNl8mwl+ebgiA8m7M+ueWDsE 1Z9+QY3v6CfxgAtl2r+PMcKo/MdVpia3Q+4zKHOz6H2zF6BLFg96l2g722TCWOVUYsqY0f0M9KOe 9yAK+o5HUb8MAC3NHLRbS9ns9BNikRXkf3E1Yp+xH2YgT3cTthp+I0lTGTg/RDslDiyZKfvRWTQD zAHpkGbJcoKMnfd2D/2WX9FVwQ4Az4+tUfC5kCbq1UyZPBvgQDR8Hxnq6WzRL4e2cq69Vi4COWc0 GZrDotxgjkaoXBtAShSYQa3aoqaonkCe1yovhInNRou0wb8kqBSCW4+iMlaFzcR83grrn1BYFzjA 8gj2mvz+u74Mm6hmAX/G0CRwk5OBkyIPr0YQF1eS8wyXKTjj/UNM2kAJDzrftP9iDgAl3TdLv+VW Vse6WF7Ga7YXTPvYcJo8+5M/+U7qiuCTWDfJQ3ecTqLOQTmZBLJl6n00N7AHYxClepO3bTJaCn0A HntKLFGMAnoXcX4KDTjKp89Ix8O76aQeHVqYxtRpTnobDA9tk6Ixmyc3CjcdRPUKtqPVlwiegXC8 sQxxWIOUASoYgmoKvrb1RbaF8Vw2O/EXFS7YnMKq7IlnquS2qvXanxTKsJHQbaDCQ9IPyIR4SlbZ CvJhC6g/TpgRnRgcfmrAb9//CgxdKlHbBDMT60QkB6gZ0aejWOa0LfAYk9aSG3iqGK/KGl+TYof1 UK1aOvXfDtp4DFE1kRKJyti4TPBHEy/h4zDk/Tm7JngHliMITUk3aj2EXgBk2iiEt42Cskx3hWB9 TUEJnFdNPpFWCTgsro7M1f6PKCkYzHEIbzruyfJdjZrkeNjPEUBcX7rtj3zLUc4cZRAa2ABKN/bS GR5Pa8p3xJK7yeG6y3/Mo7IFIKBLG6avyJ1v03A5ecIfS5nXoyJQonzEtWnQxPnlbyF/hF52gn0m NkBeMVfDuL95b+FxHb7C1un2rt9xb70Bv+HTeALEq9YgxeX8AZOreEf4SgvdycKYi4WFeAEaEmDs w4J4CtKhEMLFu9D5xIn2neDobsUyiSe0EGntS+tT5rZnX/knvgEuZC+6bC1hrOqkmRS7Xh9msJBk Jh5fJh6z59uT+a5DUu+yuT0ekFHns6EF9ylDqO9DhVwqbPC0uE41z5n07Q+QzXvsrqUy+IAw98+/ 3r9N7zriz+fJ1IZsVD85/T/Kd2wzOvM69IeqYb5Asg788R2T5o/jt9yU22H6snfSswzWAODSMdW9 Vr9wN+Jxs0JUKZEFtP/weDdU9l+ZWny0mDEEFvphzxuZPqE0uG3n6mtablF8KUJXdomJZtmpCSTZ T3TLnH/R6stHiDQDIPVFNH0kTT3e5iSbhL2bA6kXWYrnwus+ztt+jr0V3zzYAyzfBPbNE2/3KexY i3Y4xNF5Jen0alun4Nn9C703RovHMGlgJkOIIs2eOK0PKZoy4vBxZwf6u1HdIYpDhsQYrIkHweuE d9PxsfaMB2jTT1aQr8rIGEI+mXd4aa1Q1Xdv5bjYUufqtMIaIumND8BSWe9OnzXqs6cxJ3bxoCpK xcswhB2m7s7B4bYLz9ZE5yy5VM9zZBmb6FwsmzopeimHolrLCS/kgIP1gBoUmh82kXvPhw5jholG I+IrPfMfH0YDjPoMsQL/tpQOQ1xqgWX6uviCVjI4xs/cvMgHRmUEyN38uOMn6DIQe6vW7LAfQOPD 7FEMYDv7Xni/ZHbG+1F/xGkEuzk/YFBEFhhh4GohjI/vYIXyaaw82E66FN0x4cM4K+r8VKo1hKFP TABE83IwfB1rGIWG6gBivvJXXUdadRtUqOIXCg8HYXKT+zbXfn+AmpgmOHMUv87iooj2HUOTezux bQAGsQ59Tu0CFVDZ3OjO5F0fNYkhpSIGIrWDG8LfjqBwoymYPq7SpLpbEIeA+Py135xi9yiQNqXa tr8lm39ccR/9ZRsxjW+9heK/ZB7qdo0Cs8MEl8Zay0Azf7MbKjCiiVjWSNvwOMdcvBM9uJ1GhsQz q8CZoJO0WSqVcaHbM2JdNH2V18lHbeEGU5Gr6iMUiaPial19m/BCSlZtpO8Il4GbRvMABHU3632V QWjHuGLiE1u4RO4/azXFUxr7xtfA157MQbPNiJBpDcSrrQhkw50WxGTrTBItXlnYgzeytoo2WB9s gndY4Jn0H+MM0u/wTsnWHXoIDNr5d5EpSH5pjzWXoofqB/j3hs1q3HO7LBpudY8jt9HmgcvDN/jw hIxEgEalvnY3Ey3Pp/tnqOijCUn8hxrF8R5sx0HoCOsw+vVLseqlFOOtqu6+wBc4w53sx7l1Em4y yg+bJXMXvzKsHvhVx0jqUuIrEbUBcBO+wD5orn3hqwlAuM2c1IrrViFj5ACpf7bddsR2qPYN71r7 bd6IzY4MkSGjeHVAa1y9AJhRI0G6RLl4RQrWLPiN1mozOzrxd6r/rBDr6mmY86OknSSEbZ8ZpN53 b9jJ9CjEX1JltU3E1gzEYLTAfl41HV6r1vmLggqakwpY+VHxK7/V+TYPiyGgM4p5OOokANVZ7Jv/ KzpBKiydna/IivhDsLs7ZeoZ4yKcshMTA/B4PXWG8QgBYJjcsgHBMXIVT0JIjopP0BQi8NNPidzt d/4wuqB6nk7r+TeQcQ9cz81jG09Dgvk1P8fKq13Nnpk9i5nRyPkaUZZg0nqlx9MFiTqKjKUBNZMl vl/iCZSmdijfntBEpwsgbTesQfMrUKcVKCbmV6MYJkR7dZpau6cpwRt6JwDcJOB7c6XCdXMU5SDD bxHwyi0lW5rv94kmAGAPmB3df7p2pa7EqvZXQsserHlB2GuWp+EnLMreWi2q0YDgisOzNdi6zH2N NEL8VYLvx8Oh91C6X/lSqbXDKRb/v8ixwmLsLnfBarPN4ajNMonQue9uYxmkMcR4XKfZnl4O6QHH 9CNt3g2+Qtpe+cpbrpaT71AlQQz9b8DfhbDD05NvyjpLvsI5cIYOJe5ZixPMdSyv6p7A6wk6/bsA NPHS99BM8v2+4Rtn3Y60dLnglihapH9vR7nHmAegdDV5rhVgh7jbPbd6O+uLXvqVZXQckHlJZjUG 3s7qL5+2yxqgnnseaNbNTyj2KBQ4MuLMQ5GDFxNpveQsrOUOnl/PKgITA4ELH7Bdy0oFJvysm5Sg T+lDYegXCMgYlKc5pzZfTk1RK9aW8KnXAv9vgUAD+RLHgje+WyodKnXAigcqY2HFfeeIqZ/UELub aO9Awji43P1g4qhiDrZCenwEj8KnZSMCeiBQLZMqxdlO18nh3JHR1mDLn9HP0DNBMdxxbcFUiLxL tLjjkSN+l8BcrwX4lQQUKThtvYlFN1S6PT7lbE/PJO1LJtwK1YTQo+eo7QH2H3zVjR0RaANnw+M2 NA7IRvPDVDIPiVa29wmPttOwBFRDcPQTOJ2FXs1aR7UN8KwUbJSSl9CL5qe9StzrbxvfF2/wB7ew dYeO4Gu+AQ2ne5AXzd49p7CTFtW42XSUIYIgA1sIIYv9TQKcWRodDwO99TVOyiWyShkQfySSp3Ph Zn7u4ewilKs+h406K6N+naWflPu/hMx8Ikk8DgB6vjwPe9WFLN6tQMLYNIiDlONZEQHmNy5SPv9A dpzJmTNRHIKFKPbyP/g0Jvvoe79UjCt4Eem8m3b/kmy6U+qEMv0fh01+1KkR+ll8vk3u1N/zeQNf i45jNRrKm8Id0Y5HOpr2yQiOiB0zJh4krEHRbSM2u9LNnLB7fDorKoAj2Lynsnxqnf2XbYf4A0cI XRnwwCIP4rnk0JIjE9AP6rWJD3qSRW+ZgLJyGOmdP2cIKPzJ7g5pHYH5AeBYSNVqk+2mSskVTyzN sbo3imf6hvT1iqeOsJquCHZlaFowxu0twIjVwBwLO9KY4xC5wcwlhgYj420G5E/jAqN8a+m6OgoU LHqbI6Mi56TCbtUu4GlMOmqFMQcCZR4cQS7RC7VZijmuu06wvzGJSOxK9S/uX7Dvqv4grmFi0ZCQ MBoPg3sml2L13K02TAJChpE0SbMQg0Vdefc51dX0ygRpR/nvr2LFQSQGB1NrSzZU/f7/eLU6i0+j B+kB6PAQiqlsoF9ScmRavvDk5TCpPMAYtvgFnTk5AIvLhjokKiVdQV0sRFxoKxroHA+E9+EsNU3X oJFppBXythGPo5wycKyyLfOKPOwDxdONgN/NM9z/7YBcJWSYMPCNDWQOCwWYHnDlogn/DbbgH8jc 50gJBWqetb/7xHow0nKpI0oznTXFxNJI1FQCf5SpumucsADZlNiOCxaSZv+vFhLUr2HjBb+uGnI1 /4cVcrN3Eb4fCeA4YjENN6R2/UzRu+A/AzvnGyUJLaGJb/QtRSS2vkhgRq6RhxO68mD3Mie55SR+ 7/Y6k4FDnq1ZuR3Zh6ga0nj/zq6jHsxF1BGXMA1R+EEcS1J44IhLZ7eROkceXAPR48qGXt+rbrQf InGhF4tqjhAqVUpAvWbsmQdGILsoCUgqvMM3Jn3mCo35Ki4INwQAgQmfw2rKAvCxHDu4i+PM/wa+ srM6mM/6kK9vYHhDnkGy9bj2qknuGjDxj6EYMYr17qd8qciVm9ITjMhJoiHaBQbUYqyN1dKo1g8j CLbWLtqUKa9YBSxPsjU174iP9fCB5tjRxBLSh1ai61MtbtrdSB/8MI4mM/kaVIPAQ7Jz4sv3TCrp 3kJ7HPAgMSr+905iZCsw3KKhD6MliZUPAL791AqTAUUuRf/4dPcoV36YW/cMxSrV0QljYhlLWMDX u+71HkHug4+iuSXwK+QSgY92fFqhz8JHcNr/bO3CX0I/rqUGu4tQuVttjqKAbfkDjPKJEdRjwi9e r8da8ZPjPjUocCglgmzak7IVQLr/WlGs4iAvyAOx1JZXXy+vYDUX+tmH2f8qPnqGtuKLOyxCNf3U SqnccB3SBkIM4wpZo7ZctRv4KRKQRymtWInjxS5znVao4Q5qDKBgq4DiZ3F1JuR5yuOw2J9hj2B8 C7x38qp5L+d7FKW0oq0J1x/DIqdpo25vDQznKIro30qwwsQAslUuVTbaDT6fVTULPyZCvYFS0fEV ijfI791FfQx+FcEuDOAF2k8SY6y9YY7560klJXXBtLNoo3l7xhWNt+m6wnob//h29tgo28oGmLPx 54f8sdDAisiJKWqPmts0ATvOuOjIIj89Zb1iktJL3fmrAfUTOnzbo1rGIcsb/NhYj+ptx6OCogI9 ziw5vNnEqqEph9QmP2i2gCOeze60LbJR/2Htgxmo53Xyz3NMWkiY/S21jNbKmrKocft/twpDkSmR gDIhOKxvKFuJ9/H53wxohhpLz7CVZkINndUDeShH4bU/kIPMNZaqvhJBaI6Ic4ZQ1y3QP0NG2rjo omTR+kn/ivIDTxQqXl72XyrhrQIZRoEeLyyE52GRKRLYzG4JlsC+TR3udPSR6TcIwjeNwKIiDh/Y E0fZbfT+TKbTkpEcaeihbAMCBPDGXQml+yeAidpJMMRa5jwXUUvYVT/+Fv63InYbIdWIN2afBz8n 7MqWhY8tab9LzzLu71C/DCb3l9E/KZcvJzg2hejgzlX/xQQgEDfcDyK9SPzDderV4HjYR/vxyuUE dgkRTcJchMryVPuySrJItiAT+yyvIXfP/xcafUtgBggdJYMNRdVhyp6a7W4CKTLOofUfXxoPcOz2 c5sv+VjMgpkIWXGo+1COyLFLig3kaPi6dW8DwzhytTQZDUgDZ3yhUFV76MFaLlaO3XTXcSvihUGf XQLjfuu4grYsFrjWnlhPpY7AnVzkA829Awx+sSL2EN0zLNkEMI0pVw4EzCszoT4D8MMzF2AeLke3 MoVBJUIHETqmcQyCcncy2BAtqEBiF4uQaIOzBvpDBqPf+olfJ3cWl61Lssarmut0to00GllHZx6e Nbkr+QpF/wRCQZ30qIf4TrpVv7OIUM/3S5bZwP0J8pHC2iIQOZzF5vSeF+7M9I2z1uVSj03HWUzJ xXNJdz2fa4L06EPPnonX+GKqic2CK3x32IxuRmkv9ICyY80YgZQA9MdeA1rHOehow8kTaCBHOiZa KW48NAkqylsfOByxn/Mi7VutijI6k/A6SvJYaVFMV94ssp7fJhewdIkIfnBE1ZJ9jy1XPy449Yo/ MtiZp25r06jwgDB5xvVoulUK7Dc9PmsKcWekWkz3TkokVKv1n/BVqf2cAysE2207XrwTb1wi1RAj 8WE5dWsT9Os5aTxibyq4tAOj9e5gZrrN/nNKVypU20hR+3nA8AVqEBkHMBfIQePolTKiOKQIXbsN qDvyDx0XOD+W06nv1FbOD/nEkftAtAnZIGdukkLkt4+xKEbucP+BPsjkVtQNuQhqicdn7O73hvQu KBjNnC1SmlKGBEA4BamhFENHd19q8QnJ641Br5m78Zl0ScVP7RIBjiHmpeqkfpDKCbz0KZ/2dxKR +6hXHUZWoyZftgbky+X2i0mdoIah/mSuudWyltRPsO7BF2BI79C+bMmz9FNEqcytQ/A14qis17zz 21dMVPAnyXY7ygj3IMpyoSk68o+Ok8qXqBwXPkDT1HprCgf0ct9W8e0VRzA45AmhDBnOKhPB7k75 li3+QxjCNAhx1d8xDnt0UerRUPkFnJn4BJTI5gL3Mx8hEXgPDtfD5XEnZOTQYqRFJHYzfoLAmjn0 YDh1Dz4wmxArZq2s4lZu7RDANOsEmB22JKGFp2gPjXZrWvQMZgKB/P/NTiAhjs2DVrSV0EzV2KJJ QGCa081iIuJ2cjPTMjvv6FmCAASB9Nr6DoAap057UaxVz4+wFvjGrbAVRar88CL3nDTQ6jvCRgaD Jsz+EtBGKpfGlE7nncf/6uE39Wyuafdf397+YGHmmCGDzQ3olzye9xeZT26kPBXQcpcYlRfLxU3I 0SxlA9CYm/cVi8usR7lz4cOPQy99uT5gQeHtqto/iOUpg4/MRujozaPMUJ3fH2uRHNS8oYP3CWqV aE8sMGL0mQAIeC25mub11r84GIcXLervAZAZbKRMuNAOlE55xx40QaQbQFR1DaX/4rcb/jC7yZld DnGUKOfYVRBy86M9hRU+CZ0PlQoyJ1aWE+Zbi+S5RO+jBx673+vEYe/VfMkddvZBwh7xd70ok637 Zh4A1IGK/t4Wn829SN1Vo8B5eUpCOJ2KvXdaQl4jsAzwulVq2B/5WeeouFdffdfG0kiySDku+bXZ 8fW7gxil6SBrzo3BDGYPJw9yoU/qr2x/CnVm8YzbV+5QSYKhIZ1lz93C0i23xx0K0GlaLFKx6jb8 siUpwU7Ewn8nIEu+/MBPuJBMLavn4kqIDkXdGGbw0YT+JuRtjKflQAmnWal2D5+4il4TmfGM6K/k HrQGWKV+uL2y9gpDpai2V4rSwFEBAhnrXgsiw3JGbx8Sd/ytJ/4G+j/0/Y5IENPd7Vh7QHJkklcT TwcB4Y5gdrUNaR/QU/FZsgdgJSr/IlheEuxdXLUQtVZqPVJm9ROhCXm382B3i4ERsBvWzR4lW4O/ jczNUkFsJCugzhjjxY/J1JIpUVoyP/h6N0vx85Ie3ZDmyf1eCzf9D59pQK7lINt2bNp+IjJSGGaM KhLIGJlvNbosta0mADalhk0Bgm5BICwzfQ9OT+nmZtzdCTa6Ua5ngjJ6O1EkBjfoPdGbDQHtQ4NT 8Sw+O7z0CTVU60iWAd/Y+HqFTHS+GdAMOm+ZPH2dO3RJlLrVdahH++p0lfyFfBYmAFYhePujT09L qRbtqxfpwqTXorcv6TY1rny9uyPOYkoiuZkgIbmrMmQGQTySoG9DfoelsFJkk4Bk947IW3Hcpaj3 l4F1myR9vFk0QPjaUTToeU/V85RdMCDjaSd8ohsHlDfnODBkDBx8tr21DYo5VnIEaUMIdS+8Fguh p2zU41h0I5+F55UpNsdLrJCRQJQkq2an9xQiBoxWADjloPUDg/ajStAzyWvNNLO4egspR29opVxw RmCS597a2gklVv384STLWMlq3qk0VikCjbRYy4zl3Sz56rE0Jd6dEcoOGGAtcZk0g5A1hEqEG3K8 6kSNfZOdETJTudZdrCoz7iJSnalyujGXOc+FGeU/yWZaPhanwTdg99SGuKssoeZlBgJO2JFUv8Q4 DsYjIwrWXYZ1sxa6MT7SdlJYr+x/yWB5KPk6fxkO+H1H3BQxGm7hMrh4FzsmTD2FQVhklAlUzFAr X6VxOGvq0hjI7h4eC8rPIQGo11urum/ijDuZo/xCtCSI7GFET5FQCYif7zxAIrVJ+GBgLOWoJ1Rj 42BQRR38yeZs0lRA47Kksu/fSENDncxb6zpZ8+96pp1jDSILx8P4HhZo8bLnnVtLuVRYcvI/sfph SMncDmfY7ZSKPM2qlzuQg/OolO0HQQbM69zU2yLQ4Hk2/Ki9NWkPxNC+uk41ym2JKVHtYVyldLMH UCFP6sr436Vl3dzNw6dkvsXjsw0sUdTRIADbKMRhk0W34HrbiJWx0nu+ei0pBOLUIULuwdiZiWqN PrvNfQ04ngZSqfV6jnDmyjxybp7WQN9JtbJsqdpa67rzJL/q4d2JdvHG61UyPrY5BvHuNtadxZZj 46CWy9karYelPwtPZITlULdFchlbx/L6Ep2x8g98yZM3jCE9APIi01SAUtxsveGGmEDHfYfo55yo ZsYFJ+UvU6C0btbPqNxMEffKVtHiNkMdTvfsf+uvgf+WK1b6RnHjRgCPDiC4JFVKgiP2qJvIvRnS hktHO+iEMvce8ItY/wxlzh+3fDDav7sx5zAIzIzBfnWMxruC8hFnC0XyduZ52XzISZeMV+8vBW0J +kGA0pi8KyQ0o++KcrTaxHYTAJILg0TYc3hyW8AxAIedT0G92Xf0qFh746rSQ5YMP6S7Ric5F4tr 0L1N3WH05TDhh8cBIYinnWeC5i1HjLXt/i+nbE7c/NxNDiC//5QH7VKwgCLbMjvExa41JJxncB/R 1gHbPRtxTCx+aPW84N4suPwIw84qWU+TlJ3WhiF9VKbmZzbArXvTdUUA+djkNxPbok3eu/mCGEf2 tmz0l08e1gr/QMTysxK6VPyMabGCkqlMKosqsKyL6KMCvlqHn6MyrqfMYnjEyOZiipPmg/RGAAde +Uk+daep7i8rpjVEZ7ZUmyG7bNrBnY5mx70E2Z9ZGF19qJAHbX5yqMP7m5sugS3xGHUSLOxtoPdc VxpWe60A4S/pqc+/h02mrdwu+OfSU4+8uMcZXXsYmgVcBDQiMOSJ+Z4TB7AigzLRMBMP3AkUPbtj IO6E2bTnE+9I1esMxcgyVSS9o6lC3zV5Avl1KWjMLibaM95XE5xh035SziIrwcfqb8bf3jYwYfeL vtlmcumLbP9t9PbqpFbqjtZ1tA/MJdhR08bIoeC0K8Iv1eQf/ao2S+TmJG9lBq+Ts687TpJL7Z/R Uz62H1E11P5z6ErcLVRAgcP4aiUsf9yhOsjopc8AAqZUlaP3bme/fRX/jDO1r1DXiqkiBWEU4uB+ xm98qQVbXa9r36/XZ81fHikU1/uNPBrSOzuprz7fAWf3xYf/4FQb+Yk04PG9EkBlmJft1lnYaTEU 3WEnpoFenJWjIggu06Qi6V/nuhegouyuUnuuRREPret74DdwtnxP5EX1PtHdIWRDiIjU056e9FyU RiM4/vxRyb4YG2NI2Z+SME/lj+mNXqcve5/pm3gVyeys443h1tE1ltCIBN5/EWzsIRS4bMKa/iVa IjXlgFl4UZ2/SI3PM0RVZbgEzhxOIB7jYkwOIcVqn6m3d9j7o7wkNre+ec0dapmyTKmp2YVjaMPT LQVEAHw16NMMrOV0qaHONy3oFJodTVMQZnl5TL+vgzGF00+fn2r2XC8VKXQ2rS+MtvHNqlcm2JGk yikOZlh2DByjEylTAkUSlr0FOGiDtjCThjZZ3Aeccug3OTSvGJ6cEMMrcjoSDJST2Ik2m1yQ5v76 OcATtGtlxFOA/rOY7qSMgPAh1L+4PT0FMYcbxGUfBrdT8pfWZmBZfVjjgXkdC11udx7f0fqqh02I CLo+XF/WdewYDqOLM5NlfGVE4G/87M13iYx43wUox8MyBsy/H6m9FOYFm2dxUcoWNd78zI/cmZNq zDCig2B7I74EOjsD9J2v2SoOIq8PrWO0CoPvVw30jqYc7blY4fR4lDZGhNNywL/+qWawRT1W4g/w Fz4hCZF5bST4RHdBrFJPDkHKYpLlCtocu7VT68gDc8gPiOYM5vFUlP4Fpcg35bsFpj7+tUyGwvlX dA7GvSp0s2LIlInaIHdv/bDYiXEug0LH09tVIYgSyXmrOyak5JhHqMxwV7ynvrrtKPnugi3zZB9z p3t+WzXkjv3qrT23Ts8guIz2QGHPke6TqgsHcTbXyPpCOnjIS85SDcbB65j15xpdMBroIfQA608n 4GPp5kt7Kn1hSDgMw878bEv3PsvblkP8dTO29W5B06VvVq9UoEkVTpKCSgiaH3fBwCP0CjFVGDbE LaEPw0d7U0OCWF6wS8NR36zJm5cieB0DFAeLF6kziKKgqBgjpsUv71wGY1+q76IFLmeWU8I++DZS xRWYpS58Qn6XzgQfuncvERId8lGC9IpkxEEpr0QBz9A7ouhTpVAuU9IbP15JOtdGBVnlguqpqS80 4RwtgWsSlolkREkxmnB00zwUQBSQ9fYNhIiZD2NkHrPkcaclX0a6lITmIt3p1DppNkkrTw1TJ/pq HJdiSGlJcSsXc7ojb15RbY0HjnsY0euWRn6PXWp6p1vlo/jrYzON2vVExVD392/Gm+nbzh9K1cem +Cv5QrxX9uFD3l4Q/gaxa52jsqPgmYAX0iuiSgvtuqdiH++VccT17JiXlHPHCPGTGuGFLxoEwmzj 7TW8ynsW1Iz7bXFMkv4WwbPoYV5DaHZIUZdh2Cs6DSRFhW1dKoYIPCpAAXvHDK+Ag0vWdbRofIN9 D/Qiof16apjifZQfPOZXBDO7wzBax9au7eNqfGtv8KAMfZMkeYKFQjG5tZjN7hNmRTqZ1FgJLwzo T4Tcj4U4+iHc1QsMPqOlfMDo+Gjz4iaX0XBQ21FgkDdE7kqwlGF1npV45qLJTnF+U794OEjSWsgv PxmYnoZEQuesRGpx+heO8xq3mWRLr7kqoZUgfRZJ+zX39qlTr559/MZ5sKzFoMkO4dTblCtngPvL oxgMECGXk6+M9QIv9iaxu9v7kElPJ2PavByudLbIIJz6jQRTNvgga8UguH35tD005fY7tjsiaQa9 RY3UYqvm+pN6GZAcQsMYNtj225AEie3n2ebeAHLf5JSvGH9P1Mx30ewAKVXi8+6xmnpHYfbLh1+w /JHRtnFoNb2abMalH1PSJMQeC/XeYZSnClhQykiANSnyI1lYvFQ6p9Kp8zbe0h3i+lPDNumj5oN4 BSiSDMnovzHtgqM3nm/akaflkVfi9xgHZDGIsOtAKDvT5XrlIjFe4BphITJxmm7NFbVIknnvdbzC Bwex5W/HAnuShhJbzTVDe3Ymiw5L5MFgJkSACn2xFi5lid5JEL6rhC7O+5g18vUnFNPl0ozJThUa WvE/Rrirk8srZwOn2jxVRrucK/ufUsR2p97F/Bv6PTrxZ94Kx3wJBOL2dmPZ0SW3PILVna3lHp54 Acgavgr1IcgktD3HewG0zBlUDaXbW7Qp9vuT2OpYqH3qK9GBbyEKByKmT2JLRy/bW47M9wA2IVRI u8gsjv6ZIRymGPQLbVXMENeJZCIQ2iA6EBBPrGYhh6PruUH2gK4jzvlBbGc6ifGqIuPTpvtFAPUx d0IOTr0DJTY/Rwm8Vg+hoWrqnCFaN20EngMUfkWIfI7W4sF/3PwWG5GkspZuvUw8E3o9qCUQS0Y8 h1Vk6+bbgUu6buxl484II0nfMxf2J/pxdswpjd7urfhPX0BLxlZ3sxB6D/41NJ46FozC55cSa2nu H+6cRndcmhIMbfQGsD5/3DJ07FD1CZGmTsc1FahN5wcFCU6mSpCW+72yAfVzazZiT5DJ3uSI6pHE jqChskV1X+X004DlgoCi0e4VqGAlCXRZ++oaG8XtHa5vthk/x9hhg8shFDb8IOAbw3ZFARN11AEv yZpSYUx0YIpPquIfMSCkO/J9ywQb0t7e9Jsn8FabtA+lZSfyzZnyrsajJQ722pHWvAw03ti5EIE4 5U6Siy4QiF2aww5JLXg0OwKLgzhSMj6RYeGWPr3dme0wmVFdeOnbH4yKqKPuaGazxItNZmaL6WsO EX4iTFTTxeTu4oP7dTMikMC5WqEDQLSVUO6skA/59wkjdKzeIKjvFj6hhULcB4MyRqmDFajh2VMO +L0Q2U8Nwb2K0TVBx6XmbAQPf+nxcDOwZ3WZyE4dN6QJ1Xjy7A1i0pA7hhvoo+ivLODTq9+Aa/zc AqZyZP02EKmC2dHIdF/JR6/dbI3D51jOTroiLGKgEuxDt1jX8LQ4fwDSbxoVjCeG/nuqQ5RP254u qUsZJ3jFIOTSCHHr+hdZ5d2fUu3OWHvGvMMRXwD113aazuEepZNlLCJrLhWrYYzCyaciQeR7Ou4E aFu/XN39qEZvYYLqWqNFY4GsYmA1VaIcPHP/oE8JsPPNbSgQOavrIWLjLxLoGYL0fG+0AllC/q5w TzqLg0akJQVftUcVlCri2iEktRYW1QT0+PTDSA9135eD72PZJs7ZWBdz/YUnAtp+mSHT05i0w90C kwSW0SBYgg9brEI4orUC9n7PRDQHcpGAQ9mz98wU9oYYMM45S7ccZXoOBjSfD8MOOsF0/n5rsiAF jy64cYpj/v48DOWC7zB+N7V17w8++9/aIvuEnnbx6WSa2QPKbZFR09P+F27qQif5VtGYJG7FNShI 2yau2il4sjpsUYUMOCP/gZVYtaaQI5G5YWLCq1QY0SZWVK+OoOH0NPIx0pwU8SIUACpLq3VUatsU Mk7T2Dn5FN4+lxR3OmjW1bHZ3ZvZKIOaE4jTiLfJgflV65lYG9B5/89kddIGTsUhgso8RLgxqh3R XRxkl7FsEJHHVfw5wwbbK+aVUezV4w6TehP2Npb6ATo9Yz/dNeu1YRTrxvzGuW9yov+5+EBiwJHO k9Z+BTMxfebFinfWOZ5nkcxQ67cEz+rqwx+GHcYeMvCHvPAepO0zmd6uqNTaXU4AoE/uNf4Em7TV Lr+ejdlltQMw+r6tN4oLo3COg3HJ6ZEmN1oSzRgDBXduaUH8VENe+85Zy/qN/liVliU8JKx88JTC J9hHRPrisLA+sID3vBAynLdVYGWFqYxPTBi9RxYoVp5SVHCk//pugsMZ6RgiEd3A/GpbNn99hO8H AnQhiCk+LenmMpDzZNeRYYgvEXvVl6pRdmObPV3T3ay6qOEITZEDhfFbQLt1+yi1jelI4kUQ9YwE mKYwpLLDJc4VkwX3/M7l/Vc+598IO27c0zpiZfkvDjqzYBxYwMMdvj11tSHTkWx7qDp3FFWhJNoB UxsMgod2uyldjkDUDg2EawkTZt0fwVVEIiZvLPCPI/niwriMT2q91y5NJ3DukArKZIU44AyrYcpk nID6e0hSva84WS9q6jTz+qLnVhXD74phQm0e8BUYPT7QW0kz/eRGKLjyKkmDm28BTmaZccNuAH7a 4HL2y6izJ5++SrpkCfLkkyE53WElrsRc+VeMFZziVAAdnW4jUslj+rJwoqlCyE1sOg2f7JzdIMHp mzgCVX5vLJ5dMMz/s8ZvqFqjryhId2t7/qQGTP9lmnMCt2Bgj7Y37/OVSlKf+HCt7+rS0jqwpKaE mBOB8Ag3vz5mt+TEim2HkIUw3F78XlVEHF6lpkuVy/GGn1J/nur+xBwTrNR1mKUR/OluHYf6SGdo yVAaN+OwWJX0sBTuBpQ/2OjVFJc5loWYEXYILBljqe120Kq21FccX5ktHjDaRZCvlpnLEL9r/XOZ le7bTmtABjQHOsi15BqXRdV7ihn6DBFD5jgaPa7/cMj2khAKS/aOKe5ndrmFNqCKk8bVwKhJpteJ epkRggKC3FhBPtumXhu7TANu2lGzaQ4bFm9QarpWsQbfUbSnYqDAy4jeMqPpk2288LdLfjtV3zzB oJM0Oh7drdFPXzrQBx9675WuVnyBT4PK0NaPgTki8B/sqJMNTrKVz8DSek4PbjzNue1DR3fL2xQc rjyyMvQymKvQY//cD2t9ksfTI/9Iuujwvbj9Rpylu+pfE6xfbFl5NQhAaLzmfU8L+kfH0BBsMahL ut/KjL820KtCxjRcMwzvR45r0HKAMMuU28mrjYyP01BQLZnsdiWjSUtihkCIM7fdOVWSPBasLIWC pQ43AXMTmE6g3xUOkWMLf7VnzmBJPAXr+2bzxUj5qCuaZuGXGC0o5kBYqz0UtWFd8gb6Uw2y65Ds fv5QUs5OgPV0tWRrJVy3hk2biXG5A/qE2zE7Hbm8bxoqJY81v46g6U6gDDmYXcT2wgIXX/9GIpnt qI6KprWnWzL1IaMbBQqsR8rNwLjaMLMPzxIajaCnCqc2NjPJSDevmQiuCxZFZ0FTvIQytau3r28x COIsr6g1eHH/B7bIrxiBl5zRlakI09xXSqA0EX+GLnkUsu0LTkvJuuOWVBP5xsqbFH7pVyo2DnUB +xCyBEsCOu1Q4xZ7m3YEYeSZL9hWGamO0Br0BXuvN/aGccdp5bRWVsdb/aVXBRUXjdG9I1POTlvS vdtpDLSbNHqKyN0874jNqFOXImc9ecUBqTQzxU0HJ/V8+MzAr9QWMI+kLdPLp/feYylVepzZNYgt RSH0w4zenJC9iYC8O32gyoqKICG1KPDqzxyM6po4ntlIDRz5wADw6ubJ7bfGxYiy3Xw7Fsr7Kdnv kTEc1u6opGMO+HPYyeb9xInPh19O56Te0buwCiTvXx7YTknFpa6V1Hq/wf3JD7slzQvjnLAJYH9j 8DsV9Q7XJZo+g7OpGevRcjIY+63s6tkyVGMpY3UZlXOI9foqKr1amuh8EHb7bRTwpa4K7cUAgOWr JFqiOHD3bkzNHRT/CTOiPH7nCV9pFpHyefcs4x7P/PRQSDjcKNDLFBuz9VnKeNKVxuZYepktL33y quSN0a0G2z04qXq/y+YZCN0R1cudMfN62itoCiIL//wxuXxwrpgnDgAcLy6JhDPgV+05mzF2dWJd GTLj1ZTcPafh4aBQY/7GON7fyJ8RU19VugC/Ip+o63TL3fngMr00FZFkyOZXSHKxrX6PKmjHG7XV ca5E9vBQXKlcoZy4Fl3fkPQ1fsGrjoifBQHCkgZooQA8lXGIC0hMxlymKykpQ8fP5YNgIyNh3Qti TYNWMIRxztVKxsE1hZMpTDiyyrbewlGUBbeL86Ygg+5jC1A0Qg/o7V0WVsaQO8sbClLcDFgNR1Me xt6UH6/C/t0EZW7vIEaGjTiT5F/MCFvL5klTEAx/ooZUjmns8BjuW2ZIQ/iSX2woO4W7Qlu2Lkff IPRvTJJDyIKiSu4tJOkiLvpqq2dbFxHcEGrsown2n3031ztOLjhb7shuZffOihOHSHL2P6aU4K3q /cgH1x/9p7Pw59M4+O6UfrchQsBvOB96/UssuH+9M3TGZftt5MYCDECGcFydhL18tA8trbws54K4 syMQ+qBAL9VftyXATth80JQfrXKw0YV13BwZNOKKe5EWI1kztofaKXlvUP1BLSR1AmIe0b2AMAKj K8CezbhOGSbnzcYhL1Bxl3IFEt3MFMIJlvjq8f6WyIxB8SvkoUenuwfZkd1JN3YtV/5jpy872AGk jB9YMfYrqQNY4KAxutxIuu8/tsb3FdcO1O/57ey8kOPOYDqF4TujJvpSKcLsyWu2HLoCVKUYwomA ZnPceOr797O6UHCcSo5d4A+R//NyC18BvYhrtNbSgubH5WK4ISByYQjJX6hkR+ZNFXhF1LLg3dN6 17JK/GQxNrPWoBFQzsxlsvdK0cIu5h8R3eAI6Wms6VjIl3TfL6xgSDWHkwmnVAZvB7Y2CWaKI2CZ onb3Qe19xuzSxYtZeWnzW2Smr9TNB4UsXD1oWd2gjH5dOd31uCczYWMDO8Dkjm6PV1bsrGaLWP+r b5ARYBw5jPcJzFakYMaLyJ1c4mA5WNBENDUf/ZlZN0Pc3kACwmMiGndpkLpD6fxETmteZpSyIcNk MKA7LtRxR53D3g5HmB/uIfFUB1XVOp9mrUaAW7IzBwDG1On7XNga2arMEQY0GVqiJ3xDZxRkly+g h1vPdDr0ZC2Nhb9v97UhBkM9RQf0lFZINWFYBVfIRkcYbchEdZtHCB5gHL749MAErak0pfT/JS97 15RD0aJIMD6NjqDpGanECkatvnVEVV4QJ/M8jMMyZKUDNKEY0tglKUjSO3xM0I3VSYdZ+V9QlZmj b/cEeqsW656nPwWyCKDyw0NtQSDsTAjGbD1xDZWt5zNtL24AlbYHALI+YlDIEOZf603JhJMxB0z7 yxEj5kfer5qniMwwErqSJDMq1fz8TMPU2RDO3ufY5r95ez5euhqNd/pZvzVO7aie18YBnktubG1V aBKiLbljG2MbU/ifKG1BYLTdaEHlgHm2QOIoEJDAKgTOjOPZgHuUtqTRaH+xeLGtm7Iuan7hvHBr n4SL6nesNdtP0G1Do2vRX3KilF742VX4M39owzPj5MesXDNngQSKd/1brFbWLrYb4V2s2bbBKczs +ZXz5N0RTFTluWcflAN6WY/knE5sa4rIh0/bnOXdZ5QDbfGhgm5iDeQZd8lwhrqM9muwy8MDpLUx 5a539DhFse7JZHYd8v54Ygv2GrIWAiqcSAtgp89MmdSo+sRTh5x2CNRNmun60cgjgbRBgTeyDRD/ ri54jlqNEBPuYpJS1mc5m8u5RZFqyx2eyfK4tg/H8+JsZRU0db0BzhB3DlerYqjBfMwuzek8N1e1 99d4VFUtyiL+l62RLpN1Z3qY4/7oGaIDRYZ/QHnj3aK2MjTj7DRrIQbCPa8MqilvY+w3FecslZ9S 4pA+dPxeUF4Yw6o5xUnU+09Th/m+zJqCbZN/EcZjzNzhQP5C3P2RZ62a4ClhGG4OXa10MuubvEUZ nDASviOPT60RTi6oGCraTeotNzazNS6UySVklIp1NTAfHjx3f1OkBGdM36nJSvLjPXOEkDbxHyq6 PdOCuhs3eDYVEa7Vz8UCU8EyPi8PipjrUf4f17nx32X8tEaxC35FAdSSwblwIHXLvU/rCQqxEej4 Qn8N/U/8gKicm0boTG+UbXuLu/C/y2oH/wiiKjEIa6h+6TJ+rpqZ6Qjn+QKf45D5YfsqDbevQW60 TP4wNedY+NOsc+z80PY9w0PI4LpYLj1YPhOP+cM4KkS2xQzHFjc4F9aNPngZ+MecUrI5Ifamg9Vd 9p6vhoRWL55DkXU/fiE+px4ceDuB7bER5qDJWoOw+02TFtTQ/8Ko3+H7lDiRuws0IGoBj7rvFsxs xg2qLUY6xWW2fD+rSQ2qeh3l67m++agV+XKfRnPKYWIAF4Sursr3ijlzeSyFkttrIeFYFvGQ6Xpx XGx25FlDiKt5gmaCMRsj4iJcixROr0SBIj5qlr3dhwp53R8evAqXzpOLrtbS5x8ennZKKIHjUlP1 WtL6RddnJg07FFkY/lRgU/KwWtfBwvacsThz9j+LpM2z+Q+gZPESBeHmuGukkJROcKE8HNyvprVm pdQrgp7I1lKvM9iFPW2V7hUKHxBzE4ldf4+76IQYxcTPuNkErSiFbMFAssNYukmcMu+PEFbUjkK9 DTYucaPTNyYQYfE1+uWG1lqXOJi2wfow6g00ygtTopQ1Ai3C7jc5i372wgc66e6jdfmx8RTMLaoQ L7OPpMcXFEbqGBNhqV8FubA6Q4KXMavfFOgJutKc2+uUIVwhF5ad4z3Dx4e5Z42WC7oV2u/btdvk kCj/ikOqKqPwThOrZtkWXsNyO7miEx9nXpjqna5iVioHkTF0MExQUUe/TKRWEWipnHOaOT6mrHe+ tCTcm+e2JzJuCkvncj65bWlcxstmhD7tNtqJNS/m6Jvsrb1wgJlHM01GDGCiWRf8HsQ+QQVYGRBq vrHBttWz6/gIIWn2fgHSZ/12Z5J9DLLyodNM8Nt+IqXIQZ6EfUUWpvnQIdXJqGk0nj57Q9pkWErP z030899dUJLsMNPNGEKztRD9mUC3R1rBfpGlnB8fSQeTaoLB3dUUPF5Nq94a/JJufls9ED4PlfCa zC7bZf4xqRYAgxVgA/9Ans4XPySfOlaZS16bY1mg9f9KW8+KMrKF4VxOpH+g9LoHMImuE/UMNVng 2VuZQiZJZGzgypXk4nEz1dme+nVPcORmqmcXO+6qJUN5n7XBT+Fe94PosiWnj3gbqTPmOhKRCf19 FVFA372sBf1x4N8ATOTseYuRmkpn98ZcGzlHeEPcF2nAqqLIzN9noKnJMj5wy/t5wzzehImkW+z0 l2obBdczKXq+3FF1s0JTajTLk71wV4HK3XR1J6MsuYSBQJh4k4BCqslA90Mz4XGmpnES7PSMuuLb /2icyWzCGPNpt3md70UbH23YCeF/m/nsCw1tueiOEHOwtxjIG1fedxs6T69JpIMHDQorn88/orli quVfRfJ4SMucUsn8S2XgfOKdWBrGyZJ05g3pEZJ88cmkPCbXOBY/j8Hr6af7RDz6tPfH7mKCVduX la8+zc57B5fsNk9TVXKt21c4Oml39pr5CLNmzl/oNIjTduJouaBBNoV1R4njaN2wnkDmwdraJdzn RkyEglOFVtX/ogb1R8GD33wwiaFfjWgSavchSiYJI4hvmjeQkez/vZW7wx8i8WJO81PDpkU75vio CjTeZg9npxDwGrLi1fIXO8+j8/tV/uQMirAVobnth4EqRDOS1TYY9VymqbcEEywk5OGHpddRb1rz 8yZQ1Z277kEoqxDo6UIVSlhF2YRinMaliV3uXEbmtBbYqWo81c24p//usEYFpHY7xjMjZ5beoKad e6WdPIlPOr5GGyxaMfF58Lz2t9T3g0r9AqCfq7WUhsMUxpk09L9kjYYqgJwzLtwaSURQt6Opbadc bYGLavIsi6YM03rUeeYAf+L2kfg2tjxWIRXllN7ZfjX4UcJgyLn/yxii1CjNUbeOR/31A96D3dKx BKGvyHlCPmteRitI61dARvq9c1WwmFFEWgtB6ZHDtRInwM+CznGjPD0jVU80gr0O01ws9eydxIuz zuVE6+pKAmDFNop20Rth4reXrmNpTKYH33G7afW8Z9ICMmIiM7GyREPoUHcvlp6hgh6VxXPvad2+ 4z2mzYtnmpLeJ5wOXlSMImIa/87m9/rfElJfSPHqQYfQIJlgfoHMTQTxBu9ABGfU2TVa75JL72jv /Nr9Rn2iL9XGK2XwjsEgEglFIHBs3bXPIUajv0j2As26K3t5FpGqHN4ul8Iuu/Let2NZ/DWvf+lt PA+zjoUu7cIf36XFnfSLUpOzGJgl+5inThrRb3tqGQLbjAComVYp/mnFBzNKTQGYH2YRdgPAhvCb H3rDDuHGWKORFMOosSKFbMAeRnr8sGAzel0iYhgcIOR/HdcFMnN+8HsFoICB18QG5m0CMtmf+2S8 cyeL21FLwpJXtkJy9vsbmwtWas4U+S+qyYr0K38U2XyOzkNC1QxZdlf9qlYdBcvq/liKI9MqXJIX 776vHLZqEdLLW04jUsb9IHfXaH7png1jAB5YPuiTbah0P5Ym9FPvclbeHXsUZ36xY+j9lqpCWn5W o2hsuGOqRnPbBxCuE/RqggnVbdnHLEE9RnBOpa/bT8z6ZOCq87cvBwQnYZiJY7YMFbKWKyLxX8S7 njOiNqBsD8E2eQi5NegRkr9ePAc6WvfdQFUJVqdfBril8cTLm6r01vX2SWf5Ss63Onh1JyFmVT2m erdhP73zJg0LRlZvd8oaVzEN0JWp1wl0Cd2jJyoom3olYkgqWa5PezL8ryo5MecBcTh6TLIs7OlN 9XiRfZHMJOSw3jeugfb2PwukV6wo2J3f9S38pK6PI/ttzosR0rcG/Pcy3wwNKpeqx9XKMRKvB1eD bQJ+6xtxXm6C6JrdoWoSFM6l/FIyT7bBEKzYi7Sn79/fODV1oiznTzbTlPu3WWwrS9a6W3eftiNJ cmtDKknYwxRyGpJouJXhN4zPNR42grDMqJ0ZHnR/aGkRkJcLuthMvjGiUOYGAN29zMmYfYSB3WhC wgo3ZLz5BYPJ3QuxI7rxsTGrAUUzu9nh/Phd80qyWs87hECLTHzQariLMo2SN6VvLDd0Gnu8xF4g fZzHjAMcjXSRkddzm52nMklUIwjp/gzW3qE7+mbO45KrzJiz2rrZBgtS/kU9ByYSKQha8YmCyEkL tXi3/ASdz9B2BDS06QNF37ujRwaqVF13PWEs6vyp2nAMfpumxenkf6IC0AA2koPvrJh47qXd4mXd 0NHce+emHGmc6+GEUGhbDdqY77xvS1XQ0QcYknHc28Q7mymcPQplz9S0e4OfiaSNLAWLzzCMNE5R tUTaX2FByOxt713djqUTiq8UVNzPtTecGFdT54vBLFeBjOQsp1Er8K0ZUw3aj0JFaz5tn2jCqznU ibQMMdEPwQtExM1/GFNd8myx81KmZmWvPOv4BUVgZ4v8kuyX8oXfvmk4vT6aK+3w+iJK2l1MhHAG 4pGZZDSHUYjsP4LDzQ5MM88lNlsWML9xHwp3ks37wze1yzAYqK6cc4P5AO7T8upeQsvLFKjNlCCy rvHeMiMIPoMTCiNmIxg6g0L1Xe8przN6w5l5FsbPqFREhhsTrootAmV3dISgbESqaf4nqs9iUm/z FicIYcQlM+HwH5JprnM9nbCLvzdvrlXHHiUkRQZyyj+vWIwalrtxzB/F9cMLl6Ilf0C6+eNfPMpk 986SaAgREKtXdT4ny0HGszBDAE6aP/yS6qp4/CBg7m86chi++mdFQoBlFq+I719fBm+MWiTLEr3T yDZOoKDWzXPM96nbsjVJCIi2MVq321gWuGw2bf+htXLMGYEprtaw4PfdlUr6MSJTxkEsybboVN1U GcXQewZv/4PAMAcWirO1EIdV6WSOx6DL1IUfwI9R4pEkV44aCcACMbfG+N2kTy9ZJ5OR3FzUiPi/ BLTJ+WQKHrvvO+O67DKQhpQwmq1WHzk1Ui0OOwhG0RCn8DzbnYXpE1/11pxWOJ2Pg3thhMKV3JA7 w6NGJogGU/QSjV7Nhzmir3IItyUtCarHj4zru15WAu4qyXoIPImLhg81qOJWOl/2Mgcklz3oPzKM HgCmVgmGqsjJpOnpIO6hCTGKy3WMDBgiy9T2b65MSa5YIdffQhQn/5P4P3/aXZ0NFH6z6ZBlqcBL 2qWc4P26km/r3qdTrOXafv81AuPVk7iv7+2Ib7LT+Ae6N4BU2wjV7/C+NtYcgo96ilITsnHP/8C7 CxrohcjdAcvWN2y1M+cqhzpA15mmTYaFLj9lYdlf+Fb5QqHqxzEgcBqQYpgeM/vGLiRslIIgUrPs NGQQmviW78yjycTSK+3IKb9J9hoj+/vXjpq/0btVbCZLVy60rlskbPfv4tB0fmBbz7Akru1iZuZO FBUxIHzc1iXVQDfeR/NZ6sN7g1PKZuC2PRX9WgY/tkP160U+ygX0vB2z/nPJisAwh4zkN5O6ZvhM dpaVyHybI/QJnDmaGC/UYgWf7WLeXgI8NBcs4OQvHKRO+QDvFaIOyVC2c3ZdhrYl5l5r2Yt2w+FZ /QJSoO8GAwRQxUG/iLnR8FkfgpI46fFNGDRyZhuedvUjkFsZgel045nmHIlPr72bU8FEDFkzBQBF QltwUzy1isD2Fvb/i4UVXFO+sy2M+UgVQ4dfrNa5ZiYES4JdZTlU23O128VFFR0Ccd1CQS5gwM4o hgsa04u26Gl6O3ErNg4oodx2Mz99AdxTvdN6Um0CJJg3waUkq/h4i1TSOslh53JWbLcKs4iQJsBw gMKwPrZAewthive6/YIOlFtdgRi97Qt+rYs4k7Z6GzFk0QdomGfC24J3fiUnFSn3ow3a1guBk0sQ q7IKOYDP/aE5PfKaR5lOKKxz2u9uRYiDpv8GistMrvq+e8pcB2U6j232L95njKRL3fMlPYZIv2Uv HGwRbrPfFSeUI7LkTXdUbDKj0dr58my1B9KWvBYwNodSkQ25lXCferv/apOnHsTpmh68hBM4379s Az8lbWXh7FLtZUk4wm06XVxAqojYq5VBgsFNnslV1Ak0vFpxEEE4NhhR4xalLesSCHouhE19ckYD BhZO5PsVKPNk5/3BxjS4tE57cUOOsqqon7l8HfvfRSrrAMfrMfiJIbREBdkxRq281OJ4uRubDh2H yzQpC/pSxfK3VcWHRCGgFnUW80vsfZ/MONG6S1sg58gwKXRTJWDV0EiogCbLGJzMTGJyCYYcnIi1 APDze5Cw1fwclZQmJcJZl0buRuYhYlbjjOE6foQKJzDuxtdF7Gwyg1R/I/vsV/mW0Ojtn2N+HZGI 5LOlWL6fJ4uslAIIlxb5CW7yrajssNpGmUMjpOUY9JQ7N4jMswS05tSU7xKh6tNMk0j1CJKtjaLf Tps7Iw43VuIiJBrw9ahV6dzE/BCq+3aGTd/l29xr76CqwZ8kjOdi+ZQRjkKy203PA01lMgk4vPhS UbXm7Usjbj1DNkq7FhS0Zmr2Jbd2nE25vHQOVG/Z9eS23EZivKHxYXJE+pMm/RuwL1Hoh+Usz5bo xXf4ZLASXjE4M1oMMeXdvd917B1VFkjeGe4zPzBbBtSl/h++EgcUjnc0nTHu1slp4qbyRirCHuJX Bz7KOIm5mM5O7aD/xtTqHLtF7wBKz8lWmP1/rlI5zaEaRkz1V4ZCHknEW8/t/UB/pIsvQxRtxgvS 4ri3jX55RhXQDRnyHCA4rS8g0qGMJVcv0HlVjU/KyJnLExlWXMbkjtlybcQ7rNJSU5PoYQ1UZlkk iKROEjF3xY9fUubZmjJ4jD0kpVT4EVYcZmJ1OOZ5FL1uWhuSJ0GvgdN6/YdkAX8LHQGf3z4BfPgY JEej/P8u0p25vmyB66X4QW/R6k3qfw5p+6jOII7qTC+/kIwkU04qYRsNsisXdYVTWyAyJJtraOZ/ AEKhd7/6x1aJXVCgNTeOXne9/rRRbn5SF2P0lSUU/59c5ynaIdZ7YCbw7I4UulfOPWBXhWH9Jgd7 PVm0Ga+c377ZrfOvshsGvAMJKre5QMIVP44tOgg39+gDnV1Ziba3WLF1oEX2mgJ7b2L404e+AP92 dq219+1pV4voIAIxX/wiJUBJLkDMRBv924IrwaXWgv1NgRy+/0DHFt7iCIRTxp2FbLjM+1BSTtgO WVqSlTdgpcNWKYUj3qAuoqHtl6VQ5NFSrP/WeqtoW9bcp40MZWPL5IAlSau0s3mG+tPt6QueQ0n4 4z529AgAKj+znyDzv59bZ5qndQjS48nai4BBPR/y74VckGvtEScfbf+JRmFgqo4L7NzYgV2vG88I nj3F6PZpurgTnz9xbnyAjeglXXFK/01e3EzR2En47ED6s37jAHkiTbwOGUYl1ITtw65kC6vmxBix AZ5ZowBRLoEclCYUuzT9xWp+noTcFgRn1wzBtigH6515x5xSVXUx4QMiW3NiBK/qSp+5LUThF18K WVXw1IOpk6oTd0W0hrGuFQ76IRzX9O07ScSIfEJmlNXQKJ8THQXejiYj8Xwkr0diSqQjIB6G5nQL udIegJ3GIKYgeoTn28/SQhdngq0GXg5osAKwXRZlhz/2zTTdcSrh3MXPmdJbesgu5R5jhfQ8P2An 2ha5bBix0wtzGwMiBM/XkeRf7GDG43vJ7rALU4bYCwztYyGZHxxX6brFiz7/zo0fY8IS8jMJ50Nk 6ZqtK26NyR+y1k8vKEtzSsyFiAgM4hvTm8/kYeam3a27J8Rf2SMkdS3WC3BFXA+L2PImJgV9MViA 5xTo8rHJMjDqalsFls1h+KZ+Itxc+2ndsVX31ks1ypv/9c4baIgrQfmi2HQU/uF3c8w3F6RFPOms Yr8FqhBRq2vupvHxOzo7IPB97LHsx6esC7awhti4YNvZ0rgxrmDjYKTkh4VYpHs31F1wNPgUV/xz Bor23BPs40VpFPXJ133JHZAIeRVti+LdUr5hpdpJBxwlWKOtPSUXK4FnsxLAGyoQacY/13ffvXtB lm7p9lJ+n+S+e29xprhCIO9CyoWaRi3HY/PFwq7rJRgGM5LWipU7azHshx+KQMCRcGA7OA47D4FX 8FfJeX4iTsn7ZyUjMD4hlLH9yfa70hpNbG9Fylm023nQlnrqNnY620UQz9uflj80BgjJeYtwEN/h m1NTgdAgj+pL6GeqJmESVvmxWKScew7qMtP7AhkxugcsKGPFPNKiAo3d9KKcsmwkteHr+3VO2sqo nSDlmLyaIAavKe4EwUE12Wl3QmGAcYXHacTZt4/c8bZi87ZtoBhTLn2v9/au4CQLD09R8TDvvhK8 4IWJEqWYk6R2ZiA6gEHJsXHjFuRdJV639RFFTd5jxq7LculHCCAwriCbAMVlg1aNmkY0TBxF6wIL Nbi+RD9betNr/vuMYKr6uPXpo0Pa8xSylt1poWAo59Yz1qdUnraVOsTxdcuBd8m6N8wD7rLPFmQ1 n+tst+ylfsR7rYHOVRO76xGkJ2GeLWaI725QyDYvT8T15BE4L+4gVN/20uJLzJZVLXhJS7DURAeX ZU9Yczs6tlVBiAdhRd56vQtNkIRYIkAWAI5okD0f3+u8QA2U5H27/ZK/hds85Ojr/h2MdCkBhiwV brQk6vZhTGdNrSWcUYw0KqdHurNfLVAKJnhO9dTcu6A0Uo6v3qAKUCPjkJk3xUk+rOwUBByF0r9e IxXN4Tx/XQmHcQVzHl9J9btu334U/HnJ+pud5aZnZ/s3XwPUQ+auNY4kREl14Oa6WBreEXcHC+hI s10h84aY6a0qUmLoIIO94XAE7Vo1OSMtK/tX+shHWCblBtgef/K/oJ5I/cYdFGEPPw1hxTs51esx h7hOqkndvbeZvhqTClvExO6nkESt7pV7yVcrA0aT1BwtFQ0L1+3nt0hP271WdVPw0wNIO1m+giH0 qPHgv1XPa7ccsYI8CTW4iRTGEe4P2IQZ+0VQJQDYeaZ+mOmTBJXFyh2AuavqTc56W+HJV0iexy2J koVMhf5iniwSBZudODPUU2U74rc4J/D77JGWhNMaH9szpSHigKP/imG7GZgvebuxvUavEoONqVSn bIwU5w4v11PYuLkjKQkv7kYkZplXIW7w6lqecqY5iarzJoGE4/ojsdXvy0SPY/43GNw2VUywf+95 rceg7E2wMmVyiyIuZdEznBSzb387Fel/UvmIxAnWvpQkHFQ+P/SluyZQ3/F2O2BegDLXKQn2/x0X O9TZhtXSQ8DRELJOYK4AElMjHI8Wn76QMsUMNlE9MFgMdrfo+NxDWToI3y7+oJH7YmtwMnQPFzrj 30i76iIdjkO8XC7jZho7GUw+bsedSQGNbh0ebfi+8kQINRuXMPr0PFlxGPCJZOlKimBWeZ7jqw7U GAI4ex3nhMQfHgaDuufSSue+7bSHwwiiJPgdPm06TvdXfr9OHRVpVN+egzCq76kd5uYvNb2ZKuqX E9lMcJ2Jm7XoY5FYEqQ1zzxCS0EkZld1XdLVuLAQD6PJmHf397p8KAPGCvA7Hj44kqAY7+5o1fSC fNw0iw4bw3V9CHJ035BlYFv3GHyvttJPxaI5+rOXT+AnoXPGhNtxaL2xf3BkO6/3IwF0SPNo1/Tq FhOnEBN2J7280JD+ws2xcBSJpZnWWWe9gJcyFeRB8SzQReLGINrx5BO2OZbGDS9br341VxWqpp09 R2/nJqn3btjxALgFW6K48bVkRMumCrAV5dTy2MngKnooDpc/u1xYTJF8SdJh6/tmlPetUa6yoPmd zlum9aXe2Wy1zFvsU2nHxTwSF8O/dqhEEpDqoTA/M2gSJnzQLsw9uGwQjBjOZ0f3hGJ8FKH+lbB2 s0D6ARVb+fD+/6BNyWCPoepqo9W8VJZ6EqRJoMWq7bZMXNE1ub8aZ9FlnypqRZk8bzG+jETu08Kl 01q6gyP4JkHQ+jS5Qe67HxAu8/nAukrleY9D3zG2W7cw6fXwxqAqFpNwMAHKxbnuoLHJkclyAAoF 2n0b42ABv/j9pLPAg/aW1mtBS+YK8oT71RU+9U6x0qsdDjLxIFhI7mpjq6IKQLfbA3seH2xMP+vW 025py7tnmdUfsq2jVoMdiGx/wRbL0lx1KkS0j110QpZH1T5gIrJBoAPwIB8ZHn/0xP0x0dPhWCrz hSAi2VnjDmN6sO1IhN709RtUzL4rVelggldC2lXvTqbmgBEN2K7Epf7BO22GpHOVLCA3HSPiPp28 6cEISJu3h9aKaS86H7GZgdpkk+TEqblM+QzAByFCkC5+2//lR3vsE5ghscVhvfwskcUVlCFFBavf PwHF5kP73kgPyhTf/7jlGFhOQc9Rpiuln0WzzpOHUi6gt8lHLZ35UeT6w/Z4D2XCj2eAWigCa1GA d/WQR7Q9wZBLi6Eoz6QN5ibMg3alzjs6XRRen/z9IStJsN3elCdr36gAJ9Z+beicLS2Ykpa9Vfv3 2QDmrdQKND4cjdD3QvQWlvW8R6hwHjXDyAfmtI2gyC/SvvvBt6AsUFEgKFzz31GwhK89Vz5lgE85 toloL7HmfmmRQcIgTyRVCPwgmljvkzJPCT5wT0191yWMZsk1hLyFZLto1n2Oep3toYxToISYBAxx GUgNQcocM0nsJfMW7kxceHQN5iO5U9BkJTjxUnMwGbGBfcfnNBISxkGJ86s4R8bTijAQB30ljVFB 88JPNjvBOofw5LCWqzPBg/MluxCVu9j6Sl92k44NkJA0/ai/OMzZXuvQRp4eXsTZu3V3vUTJY0N5 drFYRVG3FsGtDuTuRM/tR686ARiSz6KG4or0QTRqoggrkTbGd7Sxq3lhtQOUldZ7vN55XL9Ftzpm T3paU20YYy0hObCBALFuhrPRH0hz1wdJjk9GV/FEqsD6R/GiBlJ4+Q9xkcPhVsbRF4OKIAEgr1qT HIe3S75l0HziQTd1pmFvHE4uS3zZlQ9K8xT5pi0SnDRhNWtZ8d2u0pfQkkW2EwFXIzkC8+aSkd2G xeLtCp+6jgp6Hzn9Ims+6os59QM93AaDrb0mdOyae7uAOkA/toKO4l5vYwKe3fGlsyHjyjT1Dd0W s5kptaCwrLhs2gKQGk9qj/OwXl9D3y6NhqpDPPCINnAVfhzF0E5V+zYDD10lSFA8KIoslvCoWtP2 FYzoh8/8S6vjWKYv5csh8MbX/fCF9JraEmxE9oiX1Na7S+xnfBuPJxQwCJDJWBdtGH9J8GXdNCXD f+beISEqDG+aSKVsj2533HPxLdSURnsCdntMCcZTN0W0Q2HdceW4qjL29YBhS/801nNSO0l6qPMZ Cd6Y0E5ozsQIz2iYEniuveFhjAwy4OmqNS9Uf3RLhDM21y2Freg/alLhIikF0jYYUrAGtvErzqi2 c/IRGpfuWmCkOsP/Ho/x7RkIaFZd1DT5jU+sQhqRpucpvxBMRGbKlkYCx5EhvoZSVZpUXpkuyQZh Juy5B6MK5f8KsM+yQWQqzLME7ejuO0wujgUjbaiFRnVx4GRa31LEQ8nvsvNq7cBKpOUNjzJjhMMm RHHPT3paeIpiTWeBxiGI19WXVTqP+7xkSxCHPtc9np3xQEspYai3SzAg0YEkVw+8NUDdSWOisVq3 loDMYy5BS0nq9ZgykcwmF2gVwB64K2kiGJaYN6jY8rpExbzJdwQ1FmCsjhoFHqfDSwYkWHd0jpUk 7rOrwvp6NxbD0Qvl0LthJlAOnPBQtAtiRLZ+PJ1Gc5oEPP/3r7tHuQ5jjV5ZkNrBNebvH/009/Fd sqKjhgJ3ZCIMOq4U6IMpDBdxNbwWte9o7Dqcvfym4VEMJY2Qe7YhdTXnJ8DeFMgv+gFa+9wv/2zX hfQuW2jI5cY82tOQU6ImWIM3IXPv/TNQccqNs32tPBrm/p+71MiCmX7f/DiEIAn1XtFWvDluqVXb JeYsysMM5QqmAiC0zKUUS88SI4tfZcl42O2lOesWPlv7R6kahsGyEjIUNdbggswLv36lJLMLN12x jxl+Lbsslp6HZtBM8RJ0uvqoyMFtf+qahG1A8pBlL6hiTFKzeHaMmVC1PiDw5cX4E+qOKdYG6VoU WmPA3S1bfHidJ/nCuyqaJufdPste/fwTezmKmFdX7Sy1mDQTkdcQAS1s7vci6crADV6duUoIy5p6 LdXRsgUhDWNwtj9R96Z0wSsdU0TJQTioSCsVms9pmXtd+xoyvpgZchGcuvGg/fH/n6K7jH2PyygU vzd8PrL4Bu3gOVA72kkAcGLTfBnqzPBl71pIXXbgS4okD78N1rVeJ1Ux9TT35uKZuQ5Af0vikV0J /9JlTs36x3DlVttqcffIMrcUuuhU10tUbUPinfpC8NmuTttpRv4IkaPKZg/tjI2ygAIzJGjq68UR actUkP2ywWnl6Rf303cLMz9ks12B6njerPGqUCRFlnVzmGZMEiCYZ22FcxO+isJUzGQh8DQ+Hxur llvdphYtdXOKn4ScGk1T0IZMHh6hLlDH3sSZvt8sz07PYwlES56NFZ+aA4S0SITYZkwtTsBAIoP+ ptzS2fDHskB2eYlGjlGkM4zc8sacYP0VbpwZbEoHtmQe6bza4LXpBA3D8p533TqO/pSC82jdCG1p zzVzmrUv44QA/8zLya6phDrvjyQDVNYoc7vdMmD15EOvrgUGHDWNyRWuyY7oRFbc+pEX45iHCxbE WfivJc+w4q8O9LNsSd1+zRyjrWtPNBOQ9ylbPJ6PNVljWiTbAvzSzUK3MnN9wuKEPt5Kq8B5exR1 NDHcv9w0eXg3+S3te4lIaEaiXGpyBHeY+HjEJRBJ2WM72MBET347Ubb6+pdAA75ZOcPuyYipAkS6 1ODjgheNm04l8HwklC6SHX03VNXhoBpLiK4Q73kIyM87U6Psk3GX4VCAr9NGvmxupBvuBt+f9i2H 2XKec8wufI8eR06g//6B0/BvTgo093WGZc69YeRWrLSbtGKiFxyPihL+TQ0shISjWQjMpcZ60ijQ cU7C2MR6T5fNmLaoY7X0ZrjzxvqOcVqbcfUk1YUe91bTNP1HWOEhWwMbR1IAOxfVfdkIWrlHUX7b g7pzgk8E7Oao/peedbRxenS+obVSJxKTCysCZRf8CfNcaGMMrEDmq6Tb1DTEyUWwEVOo7/vP9Hwd bpkOk7EtFDHPIYIrzE7sbqc2/p6g7H06FGXKtOBhoNY+3wytGvVf6j9ntrBkZh0zUzepcFKgt6Sn CV7psdfOFP54cELwyzh0d65i2XKSMX3hkny46uza5rHY7QS2ESY+i9HU5+axqbCKURttw5j6g1kY KxKV68OvddV56iHHCD+ivYlVYvZHsivWUUXBSNkr38zOESJNWsg99CjxQtRkfNHfLa7hA6fZbje2 DAynVdIdj7GsK36de00HkouIu/wzlNbZFfIEflA+i4YH3iDnJcCttuBMiW2Lt7xhxkRmYDpguxbh qWjZusgjtC42lAgag6aVyIU8k0OhOipuW4DBGcgT8U0VRcy4MaCsi3Qla2ak3biy72DujYUIAyF+ DYKiNbrXfYrB4WVjw9RAx/vmeCzs5QlAjCPayumUg5RuTLXzx6k54vdfcqZwtHxN5+X28uomuq/S Bsh2S2hQDXQ/On6rh4Zf58l6rNxouYCbBo8DnYgp/FXK06kG0W4VJ033jcDZ3i4VDTx6OK+ncfgt qWL2GZp9NIUok4XjaDi03sA7WfUFzzMgxSuprz8z0z9GawDZst0vCqc9oZ816Ne2hW2IcgkyKoDS 8lly+fEBqAzM204UQwsCR+qtxjBFUPRWeeo+/vTAndmnHT5QYZSXbBA1BS3HxdfUWMNzAROLkyfR tvDMjL5g8e+68gbSr7W6No1SIjpynyVaYyvTUnJmrYAu6a2xrbdQDQDCc9aTPqfdWkMzwQJ327Lw Eq/BShIcoSL/BcEU77DIKqS9p+ePEVTzVc5Hv8nckr3bRYm/OsHkIWIOfi6UV767TRzb55Cjtb2Z 3n0mAPdSuJI2w3PVgs4DxpzfZJA1R8EKOmhFe+QuhNVOaCXyxbmC3iFEvSIZncIcah6GavXVy2Bv O9DzY6j/52IHlWt03aCR1/UeIMObDy9Z5wgAqAliS4bcrjBGaCQ+IvWjoSVPoEAPebrgZL+tSFOU L/tatkmzFsIGqu9/PAGor8XFVS34+/SKVPucS17v3wFQolW/RaM9s8PVcsTmfF9DbdA4CHH5l5h9 sOh7Qo0xA+f8znxpbRcbvHUlIvOw0dgNx2u0ML7ut4nuZCdi8Y7WOOIPcMKuU6zPVwq+UZw241Zp Ioa5MmKkjaN5z5afYvUEHdfc1dfUimyidAKZUwMbJCq3DbQhJMY/u0XV88uPOJdLdkQ8Yg3b5Abh YB0gSgmX/eZYorVcDhGcuoM6xWh3uyVjZe8Gr+DE2DwNFnDiqC6xOUgTdhyzRSQT7g6P7qrzxVtx mGOdxNX+hT831mbV4gblj4dfTaTIIOLYgsze1URWq+dQX7uSWiF+J6WhpPeTTMJw58OrNUJA4m+B mFRzL0pxRkywhq4S6DCT8PDqmh/LiDX4DBrS2UDDz3BA0mPTQeWqO019Yh9xFL2GJP1v3/zC8ZHO Fslu3Hm/FeJqgnNt56LjxT0Mopeqj4iQrPcY35JTyskE6REEAXVGGYVTtxFP4E+N7+Ykv1YRcXtp hxjqO1b2uDOxY/sDkJMJWiCZ2xpMOzaHPMAcf/7f4TYMpl4jol66vF4EMvaetYU1CfRHHqtnNZxr +RxNR/vyDW4QRwMnvulbazbbUkr4gJyDENu9mgFhNMf1kPg1RlWwsnidPqewZxLB3kY+Pz39v8WK X/HofxwPVsaQcb1nzdkqB7oupLx69NEibeVuxYtntUOkjv9GGfnp8uJfNpfSCckfiXRKItOXwyF3 IWwtw6wJcytK7lJsOnv6qtDcq+3V36b3r4+xQc5nvZKNFGOcfiYo6/uksKtLjMEQVWlOmP7f4taC FHMBnxZV8EFlwtu1cJce6GVdr+pAZJaPNykLI6tEzvV6r2ipJNjLOJdL+5PGbrHyaujqbIroO/jC mbzKe5OD2gOxRUjUqzDIPDOFy+i4Z6Zx5PxwzNxZAoTuxnaJ4dtUtgXxfnIKWI/Ui/dw6vvkmAIL C63hLbcfEj3bekF/tPkVAtwifZ0v/K4vRucBmjPgi6+/1w9Kbck8/TTS3KCWRK3duDYmz5tnMpLl vQyCEk74cCWumjmre8x5fJ70vCnI/xVMH+J/H6QgcLUmg9v10Y7XFUipbmec5OE9fuZRQiHCYuey S0++CpBwET6vmpS+m8vw9dMUwcB0MDqZi2B4VmkBBERAfuqQCObEN5qXi6h3Zzr0iAwEqRkbatjd whGkBZrJlLyckLjuSGkJXo5ilfUuMm74iivQKmoVmWrehiX6mpwzkl+yCiogjDaLATBfF9nw3Op+ xYs3hhPrfb4jO1NYxr5Ze5DVt/PlPj4VR8xjzL1D7+FeoihtWP6OfG98TgxOAcCyi2R/d/764L0P TfGuZDjw63UzBHFTi74L2ylMv6MGBREhNxdixT2WFxYQX0PGXO5fi2X/Qutu5maQl2HsCCzni7ia 0//c9ZRG0XDKFloxPzbETWTKR8UVlHx3BdSfpzbqFW0TIRCpk/6nFey56TfDg+bjIsUOGfzdC2ic Xtnn/gRlfod3uk+qc6uInvOrefsbslXhQVKnpfbhX90oxZr/sp80ExTMbRxxtnYBaIunQeWFBbli AULBt3kY8fnD+G/vrY1AIDE7UTzWHiHa6SdZqWj3LtRZhiuAU5v81yQxLWs3r9FxIQBFLmRu9NSg z/HOj+JyjN8gtHRK8PyTAgZVr2OJ26RCWzr+agusJcu4uWqPXSfrXGIq2zoOOHAKg52QD9hoItuF 6tL9gzAIJdnVVG9ny4AgsleQzczE74s06KzfOlPU36TKhr/U84C67AP+VTA/XT+wTkeV1zyvISMD Wz0fKdPX6lls2/mxsD5kGEcvsP9uY21VR8VZJL2y2xywVSfCm3MmxYSHiKRqnonWhADEzSAP7LBX 51GfDnYbtPMZrqCOauJiA0FTrnBCECWcZzOtQJ3taMWeRatNJgKWZMDUg7q7XhN5Ew1e7ZmWNpHf ChoZvhmHv7dlDAkLmiijj9pBZ2Q2FUXLvPBYleFUkC+ZjL4zfjLCV/6560/pKrLxG4LWQUpqHW7B s+jwa1riKjp7l+9Pq0zJDlcOUS7mMOrt49dEfWeuP1g/MRBbP470z4iTnYxyrF3Iu+zefn9j3Roa idh0E44iA7WKZFSlj2LtJ9yXSoY410sw7Zp2aao1EAZtzvH9mcuGyk+QvPl/XBQSOxNRlvFj0mex s0+tYpCSye6i46mSj7H6ySQc0yaNnrqE/ddnPinDIKoLUGEumkm0YSv0XAj0rxEnU5gj42e/7t3n 7/XcitXv+MBt1f2UaBive69jsXPE5ZqCbRyPLgYP8+5VF+o35Htm5buE9Sl9DMZk7KYuE/ob9lSR MgWTpG6qNAARMPNo+fq7n7VHUUAfzOqrBm/EiygHwItfM5KbY567Lxg+qo1JHztqkouF7Xfo/+lr qddi8y9setaGT8bKrZYlgRGCH1Bj81DDRaCDZgQkS8bZ5cCARPoiADorgbQAKDitFgcbluX5FTFR rqBDpFahleV+r/GwGT3aHB0ysXQO3g5V+FlCWl65VMbl0f7xuNQRPsqv014Q+e7JVaHo6qedjogk i5Hlj0BKThTarO8TIqDO72gsnNfZCQq7AJ4jrtBrmRtwhNtam790f6ZBcF0kDdLWwJftJFRqH6KP 4huYBRBeZ2zDNQODar/fNmtkA4bC4zNZjuR4tHsB1DY6kQ3g3/TSXKcA9lA4xmMkrkbhBDi/16wi DsYbDi55i5bqSA5x5rwtGE6bTk6JEN6m8e9tdCfz7ZKworE3Rra4RuJYavkLJBUVkB5lYbi1xxwB CkBa0y+Ne52iomitXE7C9DQs6/PSIxBfAUlantwU6a8k/39IIh3RaimSNbjoEoMcCQu1JSLGk/4g XILGN+3NJg+oupOq1I5dWKgXeKlMjnBO0zzGAnzUxMMJlavbhKMNIPi5QvW7n+3ctOaCpAIp1KYv Jrh2NE/vpfU6Ug4AjhKdREPN0E8gUdi5nBdCHpV+pyVtFj2/KUD4l7uWe74htjh03nCJ4XcQBccd XdodFcoS4P4sApAwm6lBlSHpnn3eiI4Mis3a5Y8MvEdHxSRdP617LSjbixdSkr7w8x3BQV59phfT xxS2Hsm+lPyvcnQC4yR8DuqcXqBRNGp7j2jj/SjM0M1ROGPoO+aMjAGHTmBA9alFij8znYxQUJgw OiURYtmXTk3fSuyPPZMq9PP1PVGoN46zEFELJZDkMJZ+2NF6dijaYGqIO2e7qO4akeybcIsT/+5o jmQ6G7faQ/I9WFYFgIilMhCkr8XeIGmGbvI6SbPJCDgS+/7P06hjstezuLW6kTPHO9gT2KWauX25 yrkGEMv5XbhXd18Dce+MQ43X1iYBuXudehKGPh+IKlcF07Xw59ps/Gi0lv3UfrGwnJmsUN1Zia4e yfhvy36M2Q70hvFTDSwABpTH0k3fdAb5VtmXlvaXD4d9yMruaoSWkbIEawVxSMAhNtNdGIKzp8tJ BiF0DW8Ka2sbELwXm2qq5jMuZHzeirqv3lnP1UpACt2z3LIKWcvDF1BhKhAdjxppLSwICX/eHWik KmsPJZWkoWYWcX60HZYhBxW6ArI2vddn5tXHrRgiqeYkRLd2zbPjrA40eknIMnUuSmoXWFwL8IGi 9xxPjyIkBLWoXCDVuDJmSwpJRXGlcO8U2vqp+UscR9PAFS01nmiG2AJhzK1/1VwFAlnJnl4ep7n9 NgOmHqvEtmI05+unKCn0fiGc6vZxjGtwlDk1V02zDjdGxCDwmWxd7JVRewOqvZGRgnL63Cu7Ikkl zTzrcQj7p2dlwPotg4N+xmhiZq59POVKiTucg6Xcqew8LQJXFcDUqVV3Kxn6NAFFLNK2QIQWVukA WRnXOrY7KKqz7h7ngGARps/aydSoX4NgrWjEwBOyQu0UsJ3xU1XdbxNk25wsLZV8LEYm5PaDXQG3 yZgJG/xrYyC/+LL7r4kWtFwyYpq/7ruzDYZY3FnG9dcCeT+lmA+IhsWzalwUQ8AjRp91i2R+9uGH TGiO4ox+dr6/DyQiJWCh+8HXvuAEbj4C9mI1KHW7PFmYA0/NfBn3/Du0jBICRS7q5JNfeR9gjZDP mu05JrjwoBZU/MAH6WdofKFMxJBPqwjUyRYZw3ySn5t/d325UmJ7DeXDEWNeyBYlS4TAu3UQKJwA j1ij7/3H8yvY/b/ZBn7kbt7soOFGvtYKFhEaZR1GItXibA5Wp7bs/OcQo0QBxZA4QP9EbsdxGNIh JaMRkEn9UUEtuz+ojNgU9ZLJqdRa2MRYNjrsj3acujQfkb9/H4dxRqHBITXnSJiYVIo/nZZ+vju0 cSedDwQN0rcRqvkJKAmKZ5oklkreJn9SSacYPEItJigxkU8uIdJ+MZiBVkhHHhWxrsJFN0I98nib ThxIQgt7d7a/NTlNmEWacZ3Ew8V1DLMfmYtsK69m6Ke2Nwe42kghdNsKnYDA/Aw02+BmMdHcWJvU bRCxhCFS9f9Fs2fUvNKw1v1ZqatJM4I9ajycLbvhCqg3OmyYPYrmT4tPA3yknFVT3JlUhc/M4BPi WnDnLcs2+tukEzETzapKo6yYJNfGe93t6o31M1VhnYY2myIDKFR5p3fk2EJXqauenX9kJw5ZuS9h yNDA0WB8XTKdjPR50EMdVQTzG+CKJOqHdU3MUHFvj/xaVdQhjUOBHRciF8I2OwkbruCRhfRA9axd cRBDEmy9IS1cp7b+28B91nLWS550SEOiQ47qbcX33/+IsLkYA8AxkQ70BdcXrJgACx8+XRKqJ0JV ovr1ctIX/NhM3OJXf3dCDgOCz4BRCI8/38X04p/WqH+BfHJDaIUu+5BKhnhiLf2ah32EtmQvDh9K DZ1da9EIpIPRPbYDhgCk/9C6tVAuRJbMAT3Qe7cviG5/2zTjG9eOtbb5S1byX/nvBCSf9B99Zwof g7WaZJXS0o/Y/iegGgwGPVuAvBAjqwcOYscqu8t0aX/QbnVKKSfv9iQYFsoPUMZYkGOx1zVzXASa ASR1ABhsoso7G9VvDtCa4gL9BGFYRBYV/po6PVPFJOzVQVrcVGj9a492gFsi3QmMOU6pKBg/V40V lJJome/YefOzNJKCB00ViXGeJNEBSlsyJHLOqanBLuip2GrKbnAoWfDTDecNy5mz30S49vr/Kq3K sAAHpDG7EB1hr1HyFR7IyXN6cM43Hgy9oR2eTt64bsAgRkT0GUIXrAnvb5GSzOcvUiyOT/vGLVo1 9gyV4XA8R+Ra8L4bArsul0TOiZ8yNOvM9SnFYRbDUifSic17FBIjvux13xfjll2Om3f+vPus0atY niS/sNG4zzeKyKNu5gNvdc3j+QX9uRy75A8pIYx2MQN6bwlA6WbTjkuqFVPYjEDegbb6Ym5y7K4f pVLN2p+kvAIMFh/O0BrNsVdArU/gYclgxy5lDhg57MF+lcuzei8953vH3m4Ytzccvt5V6pUaTOt8 6MxyJAjYflDGq6MNHtvyIj5AbXK25nAOaLXpK3MAkW8/YGASzriewx2yFIoRy32HmPg8RRXv5mgB wHR4v2ot3hgcmUPZo57EEuuC1bwxygxEbTtSFyLlssMFUbuJa15iRZC2WjBkZDO3FcgN62eCL8cQ 7/ovKU77I8EJCFQAGCZbAOokLWpQHmuGt7k4YyvVBuLTmA8VPHJbtM8GsZbK640ZGBIhe+KJJgDF AyRN6CcANk4vBsAIT3D908TsWVZ5zXBtY5aSHHfen3mWVkim4a0EthRYF8TB30QR4wLSm+q6sAQD ZYjxSnyTENzduzSd6+7C7FPiGV8ke9CXSmhzhmPrqt40elw2leQQlOH2Hjpi5sN4DxntaUbpzSZt oRupF2S7UCz5K8VU3CAFjoLlXRZYrh3p8810fCB7FZLbyDyMc0zJI8f/RainxaSONem2Niem6jEe gKks4plSH6sUrj0kXf+U3uaqSpQleBXNKr5UaVmH1g93yJJXTn97nzJkvVOkFPKUCs4tOMZTFNra 6+N7eYH345FaFqPsqJSQtWzsF0L1UNYx04oP0FmKTgw+Mw/WiyAWw+ayRAkNkvAOL5tlTCO4Go7O WZedmxyKWbn6g/rWt+gDNi1fn9agW4wszvnpRb+0YijFY2d4BJkvxrdX7XRKyejgmoDi3Cfu4uhN gIkEDS0NmfUxu2nCiA0b+/MIVFxMDmhW1tPzdPD99cSkeIw/ZKHw9ImWdOsMhxOeAqclpayEIRSc USJQAjWQhWOy5gjZ8LGZHWeAs92u+zKNC9L161yUpWDyb03+Zd8eGkc6gB0jlgwq2xzWrDW6LuBn OAi4RmqDet8AU/8t5Jq5YP3M0KCMGOoGR5C9vPrnk3nTZ7/eG/Uh+CE0d9Hv9s4ZYd4qP3Au7R8R 3KEsWcMp2MoVmueWDe6vxypMphYzg6IXZlLjIE6G4HG9oc0zpyE59ujVL5fqkwHKyQnmFdQUkBML HO62ktjrvpqEGlc06NMy0RAyMlUYzXb1wMNtMI7wa6bk/xJp8/nXJll4EPdQ4HZ5X17OPsKr0hW/ a5WS/J1ZPRUM9Bwc7T0LqgzpVO1rFtBjLoRBfu5U4fkYjUpczapsm3sTxKVDOv+84U97LASLv1hT szJRu7Oc0MLgjHUHk5O8HTH/sn7p4YWkBzaO4UsrTJVjKeEFdbf1vEam5XW8JEDEoRlyyPDrY9+C 9bfPs3cXcD/oh8QATQfJ2FTRzzgT5hvQj+DoaX8vEv51J4D3e0JdjHxokCP1aDXUfvsSVQwrlzW4 F98RjXyb9ZfHlSodWXbre6ZH4/mXC5OzcW6l83EEtwyZbPlxSkBtmea32nlx7P0irM5EtJjCU3kd I9If89F+Ro3oL78U2MmQX12GTG1wLGHC+3zoKVpsrDXkwULTn42xizXSMIRLGvqFT7o4LvLFuahz UvD2ZuPJGCD6ISI3yljOhbkQ2xShBBHyyYlEsDvRAxNe5I0OXBYiYe6q1lDWGvxcKNduzCb78vp3 3xIWmD4N7CGhV9QT6aIDEThwxLrGGvQiEPmkgJ7xuzMXmWElPlRyOY64l631dgfR8N1cHZ60cHk4 yMw6F8ANYUS7ZUeEiHLPoHlpyLrPZS4624aFRLgdZA/sYas+oAj7aXd8/4Mzf3k+54kXo1NakANI KlM3obQerutPem4XD36SdI3+0cGi3ZHGM4/WLUSmcbz6dqusl5O85OosCfzN2QwutT11i6Hac0p8 0G9XN402wbIrpeRqqhVuQAl/cKKprszyKLE7EleRhdyO3H8eJwtd8ICQPxUOR5JQc8dgwrc+aBuA sl4BvPyGrl/dHQqmCupNj6TfZDRaefA/7+zhamG34vDYau8zbGBOTUKmohq8zglmRg48rhmbn6kx vGcSHq/dc05gsyWrbPt2PE6jIYHXI+aOb0knDt60GdvB1bioIWwWHpngArfMQHIC3znMW1Ma+aeR tGgZ59ZCAw4xfh+R6ucJgTnTnpgE4a0eZ36/RxqWLmI3+F8BoT/ygTJ98JrysWGepGk1gaYqvO1D nh/WDwweKcCrWnyG/L4PJvWpPWI9eZYxa0QuTveM2S5VUpUD53iBFJNiMQPWsqEOLw3hSYT1eCPb 6lbULw9oZFV1mkn3DmeIb9nZCo+TxqHQSbmXXrvs9qCQmOW7u4ccdzWdbJljj7Z+EFTSNaZOxNjd 493U/bTdy3a+CcH4JMzfeud/AYQz+ff68ppU5oYstQ47tntHqZi44dD8fKSfmkddKy6vtPE1JNVZ t7W1yvs+6KRMjD20ZsiiGSE7PKU+IV6G39neI76PPXHKzPrh2a1JjXtMaHprOJ+2fhOLpXf0y/PJ iDL9QGyaG8aNuuEdtwXc6g/5vOQSTDWH8GuKD89PGYDpmwQ0w/3fEfzcvAZ85PwtDkQlwZhnqp4K ODYIP3Fs2mXmpuVn3GaN0qN/pDai/rMlCetbqBKWy1LP4NxUeBjVdQv/MAdOg+AHMK3Clqy0vgUq utztd9ylWTraxYuBHsjtw+g7Uf0cI+dfahA1aXkfxzBDDUMG8Z7G+KvaUVe9yb62aVQJ4To6hGok 2bTv/8x3oFeAFqOm0iyLOh0XoZaNNofkmFCf20SzMjkVJXDWmSRBqdP2K1ij4fWD03ZHqY4x4Mlu T6SOkLM49b9CWNa9fAdOv3tFOP+/CW5e+Ice+opRFqbB0oL/PK1asmujC80Y/0pkyCkKzpKP9yfT ea6TRArizD0prJ93R9Gj8RhH4O4Zsy53MEWhNdzKn2jOSEIgHfBh7HRfM/Ywur1qmcz1bvKzypKr Tw9Ird2qPy8Y4RoRqueZYNqStgRhdmNckGdH/ivrX8/junhKTeQ+STgcPn+1L8J90exNeDq2VhR/ Yab7fXJwOrAqrUS+GC5e+L9x3Ggz2Hq31LdM/M3VQvbunJ5bCsHQ0/qZAh9qmJO9YHN4+hHiDcDC uThs2j2k3wDb1D2JJczvhzPAzBqxdVSOkfQRRaxuXzDnoAo27iQpJoZKaIcs8vqBGO0oh1BwoxTq s0CoCPgtLvReSVlNxfVaMYIYTzrJHUk/83AfesYCxXdLGGTh9yW155svT4audOGyFxVdLh4mXUf4 AL2BoaUdXCuhnqGo71kLhIDda9nvEs6z5YHFZ4Zjfx9t111LK6tL0p7MYSPrnHvYh4lWdPbA8K8+ g8Z3Rtp9mjH4R382KlBkZIAW5r/qUFJzjrnl7wSq6nnTuacCODF/JgtmrCUXmCBWkLAbl7Ivu9BD CSMPk2BvoLx+vRZyK5u1MZT76cHVnmZ+vOTw9WSyJlTgelqu7clj7xc4t7e5rlNq5Vtj3J0cBk51 A5oXjweNud6Fodh3CAYaUHD4VsEzW7RZksplYl/DcWu/p1tAatVCY4UTiUuch3Kprb7V/jOfDdR9 4ArrdKkSc9l2xcpR1FgdEnXqMiHT86ai7zD9/vBhsuqg6vnomg/tHumfHW94X++zX7fo1GOu1tB8 GI+nQIPMj4eZHYyvSXTldCeZduq6UqQMyFNT7HyngzyIsDL/YvI16LpPWwEN8mClfokGJvawrePs uTgi+XVNYmv3H80UgmxHxgRzmKfCh7Z6m8vupRe+cHqBdLun9JJpsm1p/QMKpo1Y3qaHZZ1j10TM x6++i5jVsDtVsIj9dFEmXNaP2CwKd/ARPXMrbmD3mw1uHgj9kpPAfpI5ICMT5Rg2yDPt/oSJmW90 P64cIDjnBcf3q1Gtlpg1U4nlwp1WJRTNeORCm5Lyx/9TiNSS5zW5ZWkFxotuW8W0uMKgt0K8ZgVI B5Jxiq0n5DjDoen6cBS5SZaOg++UmO1vjp5BBTvIQ4PWhwUFAX3O0uqsciBc6jV86jDS4oejYwqy K8ovFcLpBwNMZ+MMTyI2IgYkxbhgSC1UhoOvnNYv780iNn1DyGX9jv0M9glC/hONW8c0hYK0/q3N 2cxzYw6XUKBFXWtL5mSzuvOD8Leiijvy+70pM0jjdldVR75m9a7H7BxtDe6Y6VL88w6yprQUOqd3 iBjJhdR5guH3gG9GY/XQ2jPl6uYQewumeNS985KleNHO0Z72pu4gFcfnnR8TgkMCvSBSaM8n9KFG 9Dr2uJp8QrVr6gnvGJMlUe+jKqIs/orEeMdeGg+DOfrk/tu+qQE9spjbplrvNmPCxXb9MiWLu7Iz Jmtd2Mz9K9GEXb8Fd+4w2qmroem+7v/RCDEMfEFxS8ny4VDXrejJ1oPHOP7zoOhy2BJetm1mHfad UW+mJ5bCv481yesNn0nQtcjvyWNTyYnVmpmhb3XIW5kRDB/d4lhHGk5RroCUbKXv4F8ud6ZpOv5b c3nEMZAMAZmGJqg8CMC8KoSQqAWFQOoOQvxuOn08lHuxgRTTGDh3kAYk6+iE2P76jiguz8NzQWpn uogyvUX6FUpgkiL37T7MctqrGK+WKXaqZGvY4NpEAcNXP1eDrNgY42q4c7VjOADeE1f+emAWE6n1 Im4fIX6PxApWBKpsMWcGciTzgHLsUy24qhBiZ7joSAmDIu6rsOLNFJoB3ck0MM0vNni36w6et7Nx EtOIzvzCZ/GUDHnEjNoGIuiGQFXwGPBmo/lZTueeh5ndZ3ZKAzXpbW1yXDhiGrDTEMO1vwHGcFyN IVLpSmfl7G8xJQ22oTDCvcxTjn4kv7IdeHUxvuRcQ9IcjuIQsGPUJ63RvEWUZJJ0vQJGMXSlun/j 2F7ZB1jwxnlRY/ZPBGYM3zX/3eRmll1AyU5hU0h3TonDh+RtHKSpxvAS7qKz+gtfx4B1v2gwKW7p jTLnlYMCW3bnSkFQ2BpiKYbvKAZ2RCS7zMUBbmximbctxqZGNHdfIkN+knSlJGJDlDaUj/mESfaf DB8Qm1RHC4+wiJKxEu232F+tSDQBVfrQ6Z+JiE+3Lvk10j3ZuiWMt/Bnm2yssTc/f1XgQkQG5tFt vWGZgoPxblsHAY2u+TzF6AmANa3fYICoItkeopGUta6HvcnGmwcBdyS01Cchad72SQqQgQ2O8yNp BVjUTIV2OF5AdbGl6Q8s5vHk3CdI/y1CzoLsuMP+8qWGlGd1e66Kf4iY50cgbPy521iypL1zbYSw Nnafh3rR/RdanOoU+9WDTn/CZv8hgowQtLD8WZPwjcVHzd3GAgh0dXs/nYXQCC0jIeWrHr2xYLhC FaIJ7eW32dXUjW4k7VvQUwD7hLloAdy7Y8C4sqiMW9zuVLZ/+4YuhYG3DJSvfDuwLlgNfOV4htEN XzvqOx00cjKMMJmzhGKGlOX3v+WlY69D6LCeHiIYqck+pqojPoBsBHDgKhTh4V8hAXPXms1aU9Ad ce3skgdcv7hPPWWv2/GQ3g44Vc+j9rw4xGrfO3eajr4oT6C+y1ca+YjbG+i//jeBd9lReirF8tLk QDnT02Dl1HdVi1ySsWSANcpaZi4eFC9O6AZ15pi6Fc7YO2k+Gq4FC8WzPCycLaZoYZZH0FkSN6I5 Vkq4LZiDkPOgKxwfY3WTdead8w0Qegw/8OvtCsB9TqMLqFSnfMKlk7oMhXaxQj9Hm29ZwvSg1RoI KA/rf8zFqCxmF4ffaeZdwNPwb4ihFCcsKeYd2M3/mIUFHPGZ9Y0tr712QBEZvz7OooKieDcNbRB4 v+d4PCpGeMugIDQbZENHHhi+m0zVoirJZm5VONq9jfUqWXwJCv39ImDkMEf8wou/ytJiRXPN9S4/ TdVayhqru/bSpzJ+1zPAiMT28WA1guSBaPjL8XwnyzF2Ktwd79ZbUbQrAPXyK8nJhCSE3u3vOP8/ cnUDBYMLfBCCninhpXUUKIcsW+l5QkhENdYgtQoBDSw/1QYLP7bBMCefihXoC/y/XnE8coVP+kCB NTPh8A9wtTwuEjg+MTbBYB20kg4r4O9htEe05E/hyqjzuBCq3rk0FD1SHkGf0OcpvWCqRspkCBRD QHWo/Z9icg/Mr0YsOoledlgeUqIeeacjhKpFcH+lS39oUccGOi9TiGQoR8Fc/xpy10fzcVkM99Fh BzT3nOLemzBGVozr+0U+taJ9YNX+8g5pJ4FeGrMfkGU1+fmr3L9XhZ9I6WQxzbVRR6FbArs6vUzv T3JAxRYMlrWefob5vDj0LpZfoRSjyW1dvxdK342SWVC8rb+k/2pZ/3Ulpv2K7TrrmsMTC41JhHOG NE9kU7bY9EV8XR/JXC9KuHWnBSyD874cialFth1nPQeVn+gyk+738Zj/SAOa2QGS5Sf/143LeJf8 YoenPkesldVSVIHCMIfXZRJCTzrD+YlaQeOtWUUpLMx1RFO57eQV5XAPp5u/kMG+0FPHMwuSYTss W5IyvKeHq+NQTozNWtuZ7kq5a7G+Z5zWnr3RzqCy1syHDa8y6nvysRXsBrRxDsY/71SjKis9xrPA pBJY1JWhuZgnk4gR/nwWSzCx4qBl3rGXAOdRLxR6QBp6EKi8DpRJG0yy1xKmJP+uBPt9jVzXlrkx ifv+VQ7aXeP+CN5bIjMd6yHbcFG7/iRYHDnddgO0kaO1dlap0ezkDk2q/kZV3RZzIHJeUa788U3w TYj5yAWruyMw5/1t37yJPyMd5A20Zh62j0TesQh2ruOGrk2cibu3sYDmLmu1mBAZO1b7cQQGlgC1 bBBX/0175fn6/asgPfH1XQsns4q8DnzQfPiHBzAIQATAQxgmyP/SGVSfpj7vHB1SH+j3cbmWfz1Y cc8Z2BLNkK1qPoi+PECEoZ0N1FKwOJQrk+h8p5Ku/Y02zyfHl6oR9jh+iuWXp43UQuXGCQB7E8rq oZct3VukYNIJUMH6Q/LNBXdUdf9aIOrjX+bLiudNvVl+jBfuszPZIiRc3DR+cUBoAijLvRgxZHfm ++hK/otsolu6HtW7BLzLWjNae/dmCxhuXoH1Gh/vMSIRUtqmIN9fEwTufKEka8Skn+Ixg43eGob0 h8kmZ1Rm8SIVdtzUQYTVHD99h8719l60YDkkk8HmUPeUb8kamjlNl5GPwRzhgQU1ZwtBidhtLrJU maM4ZmimX3jp5ykaYyDfbVy2WyARVot/SNISG/d03wukZJwhj3Ii+tKHOogis4tnVg68nCpSP5nT 4/uXPIo+RoyMbZR+/+gHSgrU5AuJB4bBzU5ppF6kHC8zzmJwzeAuK5kZKeP6O6a8+we3hR227+LN fTV1bc4pqzWaFVXoHpWSeDfN+XTE9aZkImDkCaBDY6DsRdR56eCkaCDRejRMHcNd1dUKsMy00l83 ogRjzORN3I8B9BiJj6p6zAObUfEiDfx24tEE+8vhELHQlSDpupGE7tmmPHibHM1qlwfP/wLZb6xC FBCf4SADt4ALcSr5K0AmcumMQ/kp2wRzG+rSyrOd8fz9tOT19AAtuNrIVLfUXNIEjFSRSiZLg7wi jdrKUZTnjtwjTT8ZAwucQv/CFOQGz9pheE6egi6wBk9ucCukf1PxlfyKz1D5DOweQCIjqxmcpgz5 O/+ij3WxLrJTMnokX+pdEjv5A9JspLfmD04xDFO7/fisrmp+oPsO9ZCdwvLN/fwp/gE9VVpZ3f3u mYtz/xaYWivP+VlMWKXaNFUGBou/sFixQZlF153hixGbLu9im9lAf424EU//0yfEVQboS8fBxy4X kZFl53hFSaIDxs4NMITjEbiBju9jJkoE5T3gZl7jcxzHug/AGnnhaLx85JznLbV0PFswZfvZbZvX lNIQtQommIqQZuFhQKppi2OSD0p1nm3iG9XwknvPLU6g5OfDzep6q80MvbR5/ftePLnJsdCKQfRY rZ4zJFWBmBAVOazYr8ozkwboSfYxoZBM5w3wTqhVIjLj/OQeEMbAVDAHeihK7sDcO05FAs0RisSD 68JA0HnRQI2KyS9PFJOf4G1sxYWr6hQRsfTkHbN6werrLrMp1tsCrUmhex+luKZsWuPMdiX+9dFO GHj2rYZX0haZzR344+lK2HuNZlAoAtjgEQ0QPIl6VbPWJiJ2dGoOw2y53cMiyo5aIwqzs6eE1C6o KGZVikYrAV8jT1sBVsy6ugqkv8EVEKpZDvHjvfmGDSGKbQ23ESj7nrDX9JO1UORodBMUgx8XIe/H MSIR86QZiJrpfX9Gqy4Lc30UCcJMCrM6bTACFJPJcnHb4WNU6cdctKVdPkhWnE98VB4SUwlU6GDK hL/wRcWkjKKE9JG8ACJi8t97bRY9nvWQSrQwBlTf2Xm2NW+p03ED6IXLzz0pCDqBX2zfA+dm3CiA 2CSxyxscUVA2oG/ZWWo4HnixKYfRJDZFZNoY41G6jolXr1J19VIkyzVU2zDLQeSObqnL31K80urB fuEjMJ3jHRObBzi9+SqFBKOsSOd7gThdAKxK9K+VjKbiTyquewiqnFQ4pDj2fVQlBK9ftta3ffs7 sZBX7i87Bz2IHgKg6lgpEn0DmwRLqKDLmsOYAyDIGPaa+jtmIvjb5pFrmIWVOhd1NJpxJMT0XawX NYzVDukdnfqAsWtK3J0HXAqmQ4o2NnIiirMQnsaRMlzWR4weOLLnBnqfViZt33EFBKklnEGGwEIp +WaeKwE4zoGwPswCGHmqqtRb2G/DCQD7zM/1jxnH5xv6HmapereS8R6sFaOty1J+8HLnVoG/4QSD q4ez+QFq9YpNS2JXzSjQkB0sxZh3VC9L3grdlkt5SfIsAHi8tMDZGQCcYUKuFjtHI31tTrrQ5Inm W1iiUEHHmi8CD/yCF/28QIeCQgBFwQ7li45ix3CiiYnElJEC1deeNEXKJMsLD0ZIbQ3sakDtWacR Q+hQbFFzTFyyl6CL93J5BWtocPD+UZHKCgFuAPgNXXLTqXIgvwautSCUTWlfzmZDar8lxLQO5XKD H3rUu+sGxDgfvJFxzI+VNqVPRjsr0a5cJlRsIYpOaEq23hwKAZ0QrP4Svs5eQos/zGMYj6TfR/5/ uUgN7IGVrhR1cFbZbZwTf8txfIWbFffKMxtrhy3CmgxS2HUQ+k4Up/4Qxr8knX3qnhxA9mQtZeIR N19m1GM2ybAOXStCjrSGrGFywZ2yye+KiIcVVo49EcIRdGeLpYYdPIlf/FWRP7FVFRMbtCPwr9Kr 2573xU2l9neeMCKG4fKl07yK0KXb5IgKkYbfX97X2v+22Br/d+xmD1i/beUR6XOYdpqtkDX28UBD 7qrkOPBEOTqKAGEyu0sT43bUN2V4UwV8B1diCckbvwZvLJo9so8Fbqc8QLYQPxD95M40VKREAl3w J/DhhJDzvHFBb7+tanKPjMSegJ2gu/PAwcDNmbkAaYh3Bi7D5uR7d1MYY88kRRzxSk7zq+9JVGxJ Xos8VXz8HerPmrEJ5XVMcfRSZoN1e5KWTwmsYeijPZgIVPhISPYTdy/IQ0DkNEALoy2VCl7tctyt ON90oYneA/venBdklNGH7RFJPehPa+bYCD7HwrjoPBJzTcZ9c4RwhXONBjW4tHD19k4KqReG2qlV cNJSwkPEz58vb5+vY28yHe3HRmQaQZWPAYnmSKU/aFuRpAlfdT4BUbsy5pHaGgYsFUuI8yxg9ZwO kDSgGIuZfn7aWRr9pGWPRdaqMMxqEyv9VYEWVEMBxQBq8nchU8uYxeJ3XlrBfB5KpKukBmxjzAqL 4Ysszrv6Jhudbi9mZVlSfy9HPbeuIee6sj0R55dLvvj9tH2JHnbQdow6GPe45VHMNu7EGL9cZq3n KrcUXrnzZLbGVGobvJSMRK/TA65XeNrMqAMy1Bnh236jRLduRotZ9nMat9UaaUfhyqGdQ7Kfu1sK xBpLWZZDH0isF3TBslj0UjzGIUNRVBaJzApOcbVxSAaq950IyNi8rTwSTsNTg8HekRgNnrpEh1RY Qe4o7b+Gkb2xd2AlHf0xxWW2h9kz3G0YQdJSX4fJvFnzirKMHGaKURcBl3ebiaGTV/6Wmb10tdBv ghPdYPK1OC0+pTKQjYXamCA/VM2ZfbgrffmitjzCZxmTsx/pz8/eO6U8DopFAsO6kaLv0/w7/1tl Bh83es4fX/bmlI9mJLHboiZaaIRNB3Sbax98dRDA+7fqNG3hKn+yHJbLpVFRN6Rb8nyvtOkSXlVQ kvDS8UQjgGypGx7pOFroB9cQ7NytnQ3E83H9cNoQ4w6VmF66flsjgt0rqdklOMPl/c9YEGY7xn76 SKvq6FAM37wFDauH46QIggcVRdGTYR4tsuD+8+2iV/8IE2CENNyNf+QMZW3mQPdaq7ja81Y137pL 62eVwZq3J1q5zWJUPjVxYZlKP4JhWg2WXlHXZj2J49DmWyFfUt8+gyiuRdK/dcHSmH1Y7Yk4kOUV GHkderJPajYUUSEdsG4TnApXn1fvZWYNNkt016klTizeihSN8fgwhA1JLZfmweHbzFIBcIht8uA4 IXWTfiL3WAxaBhRyFAazpS+OPAVd2vHT9AO1rYpc02N7o1/9WSBZ4amt21GLFAydZvAE7tmOnXk1 Kh1XIs+WXlZofAQlqbSlhKqNCvcyPQdoySMZtwju4vTZ/0wpszUDfpFBJ+q8oJAF45pZt8tKBohM Ui4KvLtY3pAnzXwx2lBpZyxUDS6v9pqX/AugAD7E+ZZTyXg1S3gR9rQV8OfX5FhJPCoGmePJ+Ef+ fyDDSCJxy2RJ/xV1fu2KIo62Q1He3Oo4gR2vEcxAXJCO9E5ZO2PVdJcBQuA12uqNylH9kOI/wyHW jQJDGL0RmhRY+1gaYP8xjhWI22bJ2+8RJd98cWALonW3SOn3IUYC2EzIIXW5KcxjYoMNHBm4j6K6 x9Rpsh3gLnmxvy/ASRrgyORWqR8lV7cw0b9EDLYN5QoE1aABRstIUu++IF3qRmjypTlBWDdG34zE AL2du0oBUlu38FHUxz5nzXnrVccglImANnb15VJupn3+hZJTagDGjotdMcshfIxVZ86fvOR44wn6 Mniy1GhutvVtk+LdqxBhfsHZs2EIvPgsqQoU1RqBF55ZPaLF0IIRStAFPBVqZ7QiDEHQF2w9ZF82 1M0VhNongdW8ByDSoEgJ4rSOkucUta5qqzdIxn9B/Gtl9nyLPm+XBDG2OVRyhphAqMlvxVZbQPsn H/jQzMwQbGcvBmSVYJ0yyDFFy7e81d80FA+x5HkrJgvu1GrbK+YYSWdXSMn0NE0HyFFVDT8r+ohJ YSfQvk82u9KqD2yxFUt0su1V37tJvC3brCYC8OURDhY9dURRfirRqnzLHhhUdmeYF+g7ey6YX3B+ A6K8zlHiLRlLg2ML34jhA8laxxY9Iy89p105AQDL7pabnmzJ/45e0Nr2xCNZEIlCPXej7AzfmVRg tsWtxMfPUjYttwjcSntstv570aLhHN1OzrcUe9fq2EMKlxohvTHyn8otcyqavee1ey5t+NXrW34l SQ69Ao+WZ5D96Qma9uPf2Dpfzah2ZWJlfAiM2sTkkba3tP4KxaoebPU18866Osh2wH0R6CVFS2E0 yzgJCYz3iUbsxkyrL9cC4saV3lmHueDfMhVUNSm8cTyxE+9fMhviwMSaSsAT5uQuWgtE5Oz7CmYF BVQysHWcpEL6oGGiMBZ3N5u1VQWcgQqBdc6BDPZuyWRExZY8rc8NoiVDvx+F/ZQ9y+Bxw9bY0+Vn y9uWr+T1iQSE/bjBzFaQSldMmvwZsUZZQFoNXjuPpQbrJyuqEtQs5vQ+f3kBihFW1eoIq7tl87IB VgAT7IqLkA0fCy+etb/ckRn6djLwPDGucVhVUTD/sGFolW5AbJHSro+WbRz8yuPBB1AEACMAy2e6 hcUekT5530TVimsi3TCPSGHlqJSyHb7LagW2SVUQBOocTTyjhqayQyEsYnJufts98SLDxFfxmf+X xZMjPvisjpMkcfrJbEbMyI1E8+LqLDPaLfAPExJlApWyEQo6rF1+ZxIlMLLdAxO+v26NDxKOPLLG GeFO6YROQ1zuZU+Qmc8wW6dhk5JDHeKoQLbdRfgUaY5Mi3OyjGzvbVFURyHEfw+IDyzCF88lFacT wJq5tYqqVq5mRN6AdFICfuh4V/kSmbrOYyK2+oWlNEcaiRxXzIc9eoi+htnCovx1GuhiB7MWunBE V8MfoUtBMdDi0uGg/uPqz7HOgNHgv0NZbdYLprSog3MaiBLW/dNGQ444OwhKlExGWOCYbPTljQaP SoFFvDRNY/0PkUZ8MmYKYm6hZ4K5lxRcXJrG4/8U5g/i0M+pRjBv95iEAKt21B0pGR7BWpq6HNpx Mzf4Onlh5CdaRl402juXYncQkdWg8lt2hGdG0Svq2RD9H0XkRltofA7vcX51e40jNqVHpHixncrC YSiWkj2QeNxx/tIxkQQu3LkTUt03Phtf4jEWzYgFwXZLkdxlAxPdVJDiidAV8GDnq+9wZgHT8pKD 8DpqVnoQ6MWMkclDDTuNXj7LJ8789u+LJFbbgfcRSIs7aS6g9QqOhQLt3+1j7wyLgG3QqChtxrXv ZuxVmhU50WSZ4qmmDdV1XRKgs71NvaOCaapTji4SIg5ixBc7yfaVfAa1iqrWzfGeWlusH8ayvzkg jxL9B78MDVwpgdHKt4c83gWzHCRkWM6Sog3US3ahC4TNg4BuZ8kJ2bOx+Ktayy1SZovssXgivy6N dTMGxyoErI/fWFAwfUbWZ+bLsz0BsEKHhrucXrozhsTTbl2vhgUEGZ30wM/llZ4PHD+D46CaQji+ oKcMhaP4sVu+5WuSwlxySd30mPIFLuGqJqPoi0RQu4mCaj4FkdBk5ehdFPI4kOWD307kW3FyCutT IrrymYkWZBjt0uvX5ZkGJYgvXK50eamQ1lZNpUCFYD7kGZWjpXxcUzX/YHYE6tLtDfzgzn8WCu6B +21V1CghcJeGMYn0T7jsdZOTztubksOG1JP2Ulme4xAdApbfVssAX2EPTjd+Zr1YdnMsZaidbwD6 Bz69cazC1is1qiGt43yFwGmj98KbSPNPk262EoiIOZvowp9MfavZZ7eB7P85esetYPSiUePNNRtC gGBvoUVUL/NJt+Gi7UNI8BHCCoTSz4JwTAcwr7FoVOxbfxMxuoeBmKyEnYFe819w2dP89tjTyxY9 YWn3jnE0MZXAPDSJfBc3WvF83iXsWx6l+i8p6HiU6Fh712Phmn3EhiuakncKDXcrxDkvexa92w0U SlvKPBcWlb3bTKlHCdcnt9JrDCr/7oPcNFKR5W7OLIzjVAH1B5N3XneGf8vMUscHt8SJIz+ZFKam RQ1BHsPlxSkCzmDk10NTVT19SXZBeEwQ6GSaKbHnX3ULy9PO23sS9RdvC8L7LNDrVWqjgs+qxYfS YlJmJgwcvWEGR3CGF2w93uYCcLx9rL4sWXvlrGpLUoegFiC3Dd9b9IJs6OoEB1qBQT/RbHROWkL8 EYBojy1DP0Fm+52d26wpPZzfzB940H872yaxuJJPmfOEkZV53y3YwEvKcmfTecaD4wUUq1ME5joG i+4tQkDVjbAiezJF7DHPNJzoN9lFgtk5Jneqbas5YuQLa64cntb+HaDBhisyxbquqj5iopHHhFPM BwdH8pkHOQvvLwPqaZb0lI9opaOKc5EN7bQ4a5t3l1ZAWMZqAYXWZTAgiUExNRz1AIoh6U/zJdEv WRDX9o9mKNSZEb1rLE35ihFz8HJ8Wu3m3B+ui6i+x1mfbrIzWd49wImulEadTd0mwB/5vq85sewV 20D/729JvWa544CbpuTnLBbmuWee1ptBAwHkRB9o9ivP78MhlSUs1dbWUfEYHQrdnFkAi4pgZE+i WtCHSIM9FkWjJnV+4BKXqp5Vh8KuGnwKt+0mSqZZxrdcYllxr3Rf4qaGDWZd9vgSUODFVDw3a/04 X/Ook4/OxtEk4cguGHagdUWtgPzvaLeXKhgoxTlMMot1RTJ2FlvorKmqxlEJFNkrDAf/wNuLUSkN 7mAlPN8bpXcT6Suw9HfxPDHLBqsmRDWTTzAgDanRMs2xTcD/HQQQq38GOAF8cVVQPUtO2yeTIZ/M ffPgkszbv9VcFF3/cPkaBUeKHVY8kRz1uIZehDGVAPnTCqIZRdv+QH+Cs9oxN3BgG6vEDPw7D7/n zFwPKTAlHoaeLMdylUuvOkEBYp5sRue9GOvXURF9JNmPIUKcQrpOAdDW+Gp1VKr3cLvZHtJwhU8o 58Cq+YEHcxdk3Rgm2GbdPi/eeNsYKFkagGdISmEeNttm7sAZYr5BH1sZ40hmuYS3sipAbjppMx9i U5a13IXnLJfKtJ59d8FwDcw78SA/tabCYsnRpz9MMQKz8XF6RDHJXGQpt++0+tA202faMTHupMXE IvxPYlSRm8dqTc0Aaoflcw4rXiQZoz8VypSzMUnaeqtqZPME1xz5Hj/R2fTvtObh07W2x5NMMKoV iYQ0FdD776850uqlZiHLYh5wy8laPgCXTq+Dl0s7quY6gN7EKts+la3iSNtAPyRuz/YyHjXhQ0/m BdwBT5JqxyWBkr9P/whbc36C19NUWR10y0DqK6TobHuSWmduri7IowuWn4T/JQQR+qAKpgASJrYh dpcRlbf98lcpU5UeOEAfgt2e3No1IqxfdeOR8egqMrR3G4rJ54xWDLq/T5TKwdr56aydFyy2E9Eu fGf10VP2kHza1hez7tJsbJIDrY0e7X2oLSxI0xDv1EKruHu/l9oPWEtm3xVlNDnZQBqduiwAZ/Uk SMkAEIZKo9AAF1QYVFbdoVDuXYJy8iOyrX8I+T5pdk/eZ2APZNbtZoUkThc6eY+y3FK9z4tMJ9V/ MEE2Aeno01P95NZuKN8cXWzdlZjolMkyqawWJgFQLNF+O8T1oPhj6ELFOhuXiOu5Hr9En8Rxm5JN 79gKUlQniT/AHVcBPaE5RR8iK3usEwAWP/q1t2owTr+8FgmNzmEv1Rn5mYLH1OwOvCPkrqgzQjHQ 1l373xHyu/xqcAX7TwYMpYzhN/YSywxP0JoRdP8j1dVf9yNg0bctHrQBgRCn2+CxsWR6WeGLDevr EJE8g4RSsAnBQRvAlX7Gy10kJxJgIjYAQv46+d6caoExel2zKp3b115MPGt7DoisIxZ0WZuSA0Hx lcq5VjE40Z7IPCQcLrYYVL6WL1xugbnpPOLH5QcmkSJIJLzBJQINSjjf7p9Cp/LeUDrdDzyWtUOa ZMOJtTvOphWGic/V+rlRfU+EswmYaRAYj+p13c+OYip+KMRf+Km6Q9qBExbb3MVeakXYAdVJ7TkH QowVd03oXjLIhsb7xrcleC/thU6pnqiAFIUJrPs1C2QhwcQJheh0Mvb0E6ZyIR4KivXu1ZwCri9S ct7psNYCM+3EDTTbm1FPqpsWZGdoY5Cr392edLqUcMjcQgJQkd1AvsPf/0F0uRlwZRKFpHmFnJDn fy2kIiG3JuZSlMX+qZq+FF43tfXuzt9RTW2y2Q4N0vr4r0dwJO8kZFQpCOOndtw4JRXczXYNwEB0 75kYx2pqJvjxO/bHf7gTArKSe5uNRp8YsHNrk6IdCQ/wUb2Dga3GfhIJRfCrD1AcR4VpFvLf2Mpm NRLEbEdi3wKY9a4rzBTjERzdaZW8oRBRRJWrPnrBLNLqGytZYPU2Z9GMhBz9IGITVzoLLCNOjSSy O5iZRyNOO1kfMV/Dz28q8PBz/f8Wlp71oGKgFjIoHDAYNMg+L//vzSgmz8xHAxkBpYG0aOq+evNQ V/vix5ijPRXAkhfH3s/+k5cgy4x566vQf9ANMLSiGhvk05qddLpIsaXPo2i1KEasubD3ny6JYSvP 9x1hcAJrSK3YaExvAxIpyvAfhKC0hdikgGY3UXHwnuJsG8oTfZulwprXkilc6r5orIZ65qN0bVIK +efSw7ncMzWDhVuiVCC60eLNQZ+m0uKcpAm8zyWRVH9lS4ND5qsOIZ2IcaJ4jdy1mZYwLwjNbErR pG1ShbQ0+dZTJJRECsbRHvYY5dmFyRPcHMvnEFjRA2DYeo8z1B9tSiOfWlBFDe5gZuyrC+WOrg8M hRTlJFbVU+h2fsoSVhK425O1MsriLJIRh+LFrBwSFhP4VInQ/2iMEA4DjtGuLJCiVE9fbXvgkoFI uiUI7TK+USu1aIABhj+nEYrtwfJZejWC0PEwQuxEM1nPSRQyGC2uLtQztnuUTSQ0KYriGfJtApMM iIMW4FOifsXiOCzd6L0ENhV39KDYqzJ8HAXRBofm5Mu2CXJvMBMGM1SkRCxuX3X9up5Nsr3rUzQQ x5NzEP70R1+JZApLW6Q6/XrKiyUEldnoO+wuW8v91c/hfvzE28EYFcySzwUBvy+qbt3ELR7rJSRz KQJgR8S6cxnSHEusTUlp1ieA1fwdu0uwPNaal4spLTZFfnrRm3zl3SPSOhwSt/YGzTbBl6DlQqYw 7W4EIp+YrZ+W4Esq2vhCTwXikSGm8YCToaET/SAUsr6QRu3RHSx2nVPqmxCmZCnHXSMfXFGqo1R/ fQKwvjz4Uzmx3BKLjM28KyyvWqWai2nfSmFd06f9cIZZWiW7YgBLM7EuemSk5V7gI2zJl7215pgx Ac560IkAXoTa7v0odgept4IoSl0XzXvFudv55g5g4ZaS8Ey8Sfocdx7jtFjmSkTPsS5qSyHVLqNf SuqkVYV+zaxuowgfQQx2X8KKLQLr8vhKPi9XhNXxm4P15s25OEEoz05UPn6L4xQHHVjuj2WZDFRC xaTFUs8b85Yq+MTj3OGWiDqO5sUs4Dj5I9XYOcvUHxQ5K/pFQT4vvW1CaoAu26QxaO7cSt34Gbnv dIn2o9x7rGsxa9HlZoyIhDAM1rvxy3xQHcGLwpnc4YyaAH/ixSm8zydm2Bg0QKFU/eGbHQykXkWD 4Ll2wj8/YMgKK8m7JeQ9YP8P2H0xpNEXHOY8l2osgkGzzotbK8C+eVczu3CKajQbWn6+df7REt0Z v5eQLlXjf1mLH6Z3xhgu1d+URSg0otGsEopOxmq1bcrwmccLhTfkIwaRnTFIgS8p93dZyphDngHY Xdcyqf9uF6Q5jHLX5DHsancx3trlIsLLL3z/D5P8TvvoMOtNIQxTmv/NmZNfxTc+zZ8+Yoo+Ar3C KpZ/LQquDHF7Nb53Uzq7L0cwZUAgI0yavLoV7unvZ6MxCw1jyaW7rgPK5VUvWbcGYngd/DA2E7RD 8dsZTqFC3lPFqsnHijRM8kRH509eCjLNZ6TOl1COwq8t2VJ/yg9Xy6C8y9riN2SDl1o0ZZTiWCcp 8mAuAtP5pkUh1X4uOmM9azOrnd7onWtwkCHhD/zj86Z84bKXpCP1iCCQoJ6QlxUuiYjCv5hozVxJ 6ZEkGpGfAmhncDhyDVympL8GYG761SCXo2iRfrKaXSETwv6YXHkSodubOsPeK9BXckZ6Mp+FlSsA UqPW4ais/1+QffKYc+h9jHy4rSj9RO4bn59vcth0wfkITpIB9UMpOUvqKwp3Vfw8qpt23hPPxNGx 5QzdAHmFwKysRzhWFEjHnw4LrAys6R/Y/aktfII5lUIeePAZYNkC647QrqS2LkNVWkF1E0Ahdyoy 3+mE8UmfoL4empH2VkGcLBU3TLbzUIT03U+3nS7ztjnvXHDahbdRgYD/ZsqYYrmyuMb4ZMQMKgXM 8ramSLMjjTinDoJh4v2lAdondJ1u/MF02a2ILq45nExLyisjITzFb13OuX4MJyqnMLjxEAuOF0CS db09nQAeiXRxfoEU+9NSuEMyaMEkA09FcD6v3D7up+2tAABYvXSFmZMzrO34aoZ45p2fusIczBLF un9zy2iMTuzXiOPTOs7/Fg1e9r9QNwDDz/xMYLgu/0qeO2TExFyxRyP0u8m8UYDh7UOfz0yVLobh C8RztS6NNchrs5daMZY7zZGJd/8XaKJiAfA27r2kW0O9n0ZwrJaso6BOp8L252p03Sp5P2jlxa/W QCaar8I/71JgyYtxdlOKwtzIBGy70hU3w+uni45X7//DuT3TOCsBL7rXkbZM5Iy1d1qfwr7GBKK+ B+WXK5MGSOd1TPbBQJ/IfY87byip4v1qrOcB8zmfzTA5lqHxvtcHkxyEHdPRp/vCAlmHw8O9u016 /KjGG1k8GmPSjERCKi9D3DSWnzwj61djW/1OG+X+W0SoVtPvWkU9PsOY/qGqqfWBJZnsWOVo8/U2 RwdetUNEq4N8hidxCK1XcWeNfunJdCxCaqHSaNaL+8ULXjj8OQxNm0T6brZLdtj5HVNbwMcPgKkd 8IuXnUxXnU2pvH062Lfzq8x35ybl+uDQLuqY6XwE4VVoNGSmYOLitnMvN0h+NH0OG6bWnmt6XEpQ 2MUmY61gDgAu3/2/2bJi6yEimu1/5WGSRpLBvuv2XJK9vBfzl1XAr/AIjzQsnyGIcYNjlsmLPQ/F 2+Ir8CcAdcGy+mOOlN8Mcw06y5raxHJxWLg6RHgD0VW2w7dXBUyHRGRWuIhByFcxPEQO/Z/7XYwc S2TzXoenntwKYt0lFCMiHUA86zkc5dzG9KIshC2Qo1Ld7+evz0Kx1tCyyFBhXNyYsb7FjdkmYBTZ u+KN4WDHnsiGAcSY92VogLM4A3H1w10KfEGpzeT+FjOQV0dziTajr7qFA+M9uWzOtkOsGeqHjk5n ZsZ3zlz2FWdNBPYoFbUnYXV5XT9zXjiU61R0f0aAHyHcb+h6m22bCqqVb6mehGRpcULKkDxyX/iv wayfIE504hTYUzHYsOp3KJ4eerErpXgSS6JO8Bc+cUps9uzwP8Bl7suddY33uqJ99/FJ/2y4/KHz 0qGpEYhnLndu1ZsDxEimug/zPVMf6H8RO7rYjVByd4k6UCikOJp7XcZTVSkYNKCUUC2joCDLDMm3 K7Kc9dEm7CvvNEEKXyddQxUzRe1xTGDrn8TeNIId+aaF/dJ31JUZ3VnNfvP2SP2pxGd30TpXqNMv sTL9/olxxh30A4dyZl0hUnKnc3hIEQw3f6AEixFzrOmeckXUr8ubkb74pcYaHDkxiELZ43/bMeq6 uO54Kj3xrJcTWZQUWlQU1kzEZ4r40osEIP1M7KLGlTiGtf4W/vXkb6ue5ZxEWOXjmLIh/diIqHCj 3doncFpA0pxj0tw4SdgzstGJayeO0MGoFydnr9s3/bXVRsifYtmHTXmlXT41rm8fHcr4sTNKgikw 0aRdRR1GtXaSnz9s6fCHGuxSh52RgwXMeg2xNcVa6UTI7wSToh2aw099OMgnNxwigW3pkfjwDmb+ tqrvy2XaW3AJCOJ4UBZU7cwwZ56UAYN23APFURzaKlyeST2GyDPs/Pmi3OfFTRHTDquetdARIHP+ 0Dtoy84zicNMAs5qEdE7EwpVaC5Jb4yB1ijhMn7Hz8/nstETW+N82Wed9AcSxvo7vfvIwwgnuz9Y hQgtbCGnPGY9VzTm1hbddBTEQUWYBIoxnJAAfr1ACLcyyQ99TGO69lqQDoYMjFs6o+SXdADJiIz/ P8X36F1a0K2YVwoDPQW4LphHsoUGQ8CAMDWdBjr8kkh7bsrvkVV2Qcn/KlmgH0+xz+pQLbAusoHd qdyhIHOwzvrRffsiNOZh41cqW6cYGOAC+mDtX6wLtXF3pQQ05M01MkoB6ByXIHhTVNmKDk0b0qUk b41IahpNvMGVqC7OUQwVEIM4YKR0ClesidgxIMR0tVNTyPHEXkHvp6NDlrYPz8YLH6b6S+XAJJ51 Q6zMQufBBEH19QdE9TdXzszG/raVpGV9COLOuu3PTq2vfN77gXSp6rcl5ZKp88IMlt4u1xyJZ2ca Rxw8uMxTOLfZruGZyxZFlBFvrfHpx3GAN1b0Nelq/xOLHTwbojaTMI78LWVyHSVkXUaw17S8uQ6Q 3tiYiCfPiLWm6XlWJzAc/xyR9rbSCVpjZ1fHeQ0oI4Pi4XI1Dx8Flq7/D+Wp2NKbFiB+dMMTu8uR Op5h1rUcmQk37XjFxMvvaolysTxRBMUpYjD1Kpu54LLKvo2k9VfQORx9JDfsbb1cKW5hSyy6iW2j inhQoQdj1n0Ypyw6azSE1qkJ2xMdyelJB5v86bGJqrWWSLgEhbRz74wFU56mbF9zzGH18q58wwda rLsC6CRP4gUAd/hKUmAbX/N8A3n3wKWaY9dgkYJ5OfcSwbS8iTL946B85eCupKK+4XwwrNIBz/q7 tfhy9t5c2Jft4LNg8Knm3KuLaik1knLUQoOix/5CV2P5fsSet7fN7CGzvUJkxZiNldt53u2J5Ie3 1QTO0WIOvr7BBMGGVyaGG6OB89dHiclBoipI7Pkn3LhkWUvfzxLMwm5BwcxCJLnKHOls5Yw1L7O0 iAyVAT8lcagvfwD8quYzZ99hayWi2++ebGrNeOKPd0um1LcZMoywOzQH3yyeXKafJ0ViAAJ4iAEk K4sjmkuC+7AArKAAVZxHdtYn9tvbNogg82LPkDrZXC72MU2m9Hw92bqwnGHPofkZPsLT88bNYTZy wjAGnPLlr1ueNxJXtiNtLFBGvX+74BX60hmnPPvjrhQqHIhBgtPvx4+X5yT2wq46AlPjw9eFEjY5 HOqdTM+YxMTJj9+ecHwzM3ntuNk+GTRrg+yeUQ9BRL8+ALHpuYsUaZzcYvn04IwIlXavAYdy4PPD xZV4dVYYT3R9DnIfW85sEnTM6SAK6xt0blSMu0nxHGI37eVepL4Lvt7W+Esl7rbUF0J5K/3NvXpt TzoYImxH4ugW9nHFt8akhdCgnWep7pwMdCTMoBaqL5X8mKlPRviHMCw9d+jwnm+UrKZu/74ie/St 5KvnmwKMsuAjBANJM/nvqC/mUl7c6BCOqcbCizwBb/jox9CXAaOEjsXFWkO9MhL53mwBMmKarReT BvGpgGcUGLVaIZMRCLPlmygcId3X8hyPcWav94ORhMngxng89U07BUbJZpAbq1DeTfpmhCpGKfjO P4FdUPU9zG7LXmJkSIdxUbVfrm5O9+Tygy3PyxIvd6DCYuN52tgSa2zPSzBhBGInqx0t+hgPpzwb iKypu+JzADYQPP/nLFiIKMfYZWIxKjitbfUv4MkSeI7EejDBluoZhKCLPG0dTGbkFPdY13DDMnR2 FV+zPTSFCIed8SAH+JWug+3tdsK2Nl/Oj8jBZs2MO/Bv7sjd8jmSvwkQpkF6jsYiSDfJuCaugirs g0aXzNTCYr72YyTsnCTRxBb8fqNOALIQXs58nUDhnFxNGAEvKTH49xHgT6LIV2Tx5AVyIzauhzDD UwVqWIoAhuI+UJ/M+yZtilzDMyM4CZja+SpxxzigcYeYJw6GfbalWmKcamr4gdWIxJjuUYpiU+nu nLEvQO63XzCkV4J3itIM9NWq/U00fL9q2X4XlV9JVuHpxpJF7eC/vO3uvnJI25SSRhFDRzLoWLb1 ozophLzERPz8GCEvi8Ac9yT7SqoGh1T5SWSr9/OThoVyx5Mf2aa6NZP/1KeDI89rKUNTaUiglKxg doP+TvHw/2IY12CHSixK+00a0uhmsi28/ClawXBjfi4WWKeb9NWj58pNPBTIOx7FyDR34pa8Ivk4 tmWRSnnGHxc4LWV4xTEmN1Tcnb7dZRrfCWBxAymkpNlPyde4ypzolCUo7YeSU8UosJEht/S9mJAX z8u09DqfuTxd3ZurFbb0chSy/JLx487aUnrDMmZ5Fc4lLYpmtHgWT1DGpD9C5omdRo9EZqd/2hPU 7p/Inp1d9eAlV3v2617hau2jq4Vf+Vf2jfr2NRF43c47jtFjcP9j+A2jExjj95a8WXVXGAM37FtD ZEQpGR2VQVybFvF2ZwMAWKdLo73C5w7n4kY9wM/fAI50IRoxNaPr7ekHJhQ7msbKFuu8Zt1RDqEZ EyMb+7FCLHCqTJ7IZEga8q5RRoHC8cy6ztioMPom+BN5U3H5e1w7hrjvEKbQrHOT9/c3RS3X4vl2 ZjkBHtN4Fx2tcuN9J83VFxle/EQyv3z7Sf7Tbh5NN3VuYPjBJVFlT6Q1kj5PCEsyjiD2vIkV1+am 8QS4zt4FHFt1whykUdgnoS0+nX3C23LxqFbmwlDMIz8PTQVCzydocQC0sUFJcDupS4csbzVKuH6s QNeAgCy2+nhnhyLsm7DR1G23m16crg4AksI+xbpeCcCNJU9MpOzeGXfiKGNVh5mIILiZK7a1xmUA gQdgo8GgUBLm9j6qdlZtiPeBH/1eHY5Lk6RxbaSnnDQuelDcbqDssMiO/Oot9EwzWGfei6S0njtC 7i6UoZKc0IZsyW8WM1R3lmWPrdabxs7eH9zc42mazwX5Nrvta+WFZiIlHJIS1wbeaFp8gbN+/JtO gEn7Q/tIZYYtATl9gK2WJu+Tc6bXc1DC00285cSksrzq4bAmmt1WtQ1ttcZNcJvZZTYcTytlnjaW WYW9xbe3fcQkrGBGJlnzyCw94RfrKO0QXHNJeeNLXYYH4ZFDjZ8GlWFwTCidnZkkng8pqu697Rju EIEsqst67XXjKn4FnhIS3DkBR+PcceF1ayfYL3gpawLF7iavsrfikmphvfFyGS1n4WElCFNY16hW ByDg/vbW7sSSFfgv3eSpB2hWLq7jZXcy/scb0+sSpWiEkWkHUAYdBQVdZqYNwwJ/4EbXhOFaVfCb /s7iXymY7a8Ksg4kiDTM6z/v348LzGnckYDJbcguPKQsTDWZWSOFZlLtF1qgNbLtpFW+tS3C0nAe ZIeZQTaFsXXJJbZpF24jjEOgHnvNkyjqZIkqe+Yr7+uIHnCDOGStIyGGKqwf7kgegHaaGlbtZw+u 6M4UG32NENbrnXS1PJQnXqMTRGzAUBHvAAw6aPtg8IZAtFJxncX4hmtH+0gBCf6yt5JEXuffrT+p UBoljH/JJJ/IaD2Ua6yEoytvLP6j72Z2mMNzOffXeF238Jo8zQdDUPbkIlLQyY0wcxoJlWh5pN21 wS8zbvXTkc+Sz3SaAwZb6k7I9WhvhxirtZDbwHWldx6pXfuqxYqbgn7l1/1WGND85Q032CfviZqd qnrGyhdg9pkwY8lNkbXcDSldRKmY4nSCAkicWfHzFeMRADqWsrmM/J7pEKiK0JG1QPazD7CA4uph MUxcLDapPCHRkhqdD61z/KTFV68thwIX3fUra0JAt0Ds7/0Q88VIGXJCiSxmZCokXzRPIeIqN1sN Y0hc7i63xgUTlf5NzOnzc3KY9kpO9BLK++HLqZzzNT+SdV8EG8CGhOWX3pigqwPWsl1Ov0GVPZz6 jUlD5N65KdrXQLuoHfmRpQuqP6txV0Z5BLY36TZ1pUgky3E3sFT2KdxUV8i3Vk5JOZ7LmZ7YZMuf qL+J8BP4Wh3/Deoagp1q4JhqKGpaUTkBpnAiKcrLMfugnYYjjzZ/H3RgIklUraNG++zgTxl8K9YE v5RbydAOOgB56OVuo7Z+sBPQQmZTs2HSEYUwk4JzfUdAbqAdx7OHqVJt0Hxm/5IeuPJBlb+6cvkc p7Yl1fOwgX9B8wo1QkNfjQPQYmGK0/oARqDUoSXRrGXQb6EBeW/jGDiJh1C2bejS23dVpmc4sX9x 8eTw3e5aVpiq400iIRNlSa5b9pLlnOkaZSB2efvWNFpyvrk+C6UcZOd75GOl/nGAR3W9QswfZhVJ S6S1OSMQ2lN0WdjtXqOvcRhUGtn/VMWyw5soPfO1pfuyC0QMRBDrSsu3vBhETkpN6FlJFxAJGQCX Yxdw65lc/HBcFdoqFavGk7doMCRFMDk5obw6qW+J7mOoTvz9fvJuNmcvN++R/KCtNdUk4BL8aDow ztomdFJXY8myDuHPEm88KPdYBNlkr3XRZAJFAPqpDi96wet+FR+n9RXqM8/8pzto984gRkbFRxZ5 bNGP5KtqWqO1sz37phFH7d/tPyPyITQ18MdmTYpSJQBJ4PDbIxdA7l9T4FY7F+BVWzjCtizhFyfH HsRPIWIolyXTTYhePjxAyV5g79DLRTb9MuEFh3fiSXOc1jU9NSXI6XFeFKgIdL5tBSiWelg3M1tO mGJUBrjLsbGgC1NsSGKOlGZbXVX6E2h1Irng3woU53JhJvflduApMiD8aBwfenfqxPIzOptUrWjY ZVFd+/z+fO1agw8y8xQk4AzwGG9NjM/cULFLJdaJHuxjAEs8XK6tp142CprbchXFCl6SzWwtOfB2 hcQTKBCSNNKu7tnrM57GR8zQef0hRxxDZYVXongD7eYKHj177gAQEdrTpPzkBdYLS367KzOWPDYA 0h2hyHUtP8kFCBQniYuHK4pItOu//L1wGG+8RQs8FSecysoXTFppn2Arr4T/YkD98+lw0ENnROpt YI3nLZw44UbfLIAIs//+IDAums2sYHnGSC31FK5a57KAQvajLB6ezX6x9RLN+kL94bRZL5ur993W paXgZSgcajQsmcbYhdjZoq0V9vcF+eGd6cTfDqxxTwvSNXpffZlOE65XgzepW6TmnYpmpIjWaLEO a2amc25TsnG1N4bBi4ZyV5fwN9gCw93Xn4h7sadEzoxSHTVW1a2PhEap7mVVveF19iPFV4ImrizW eUDWyGHeRLUYHy6bmYgNCMXtXHnnYG/Qk+lBXqHNmeMpShaYkVVXzssA0tjgOqi24vCvEk1o/jOI WNpm8Xn2G/TQuEauuAOfY2h5TP+2mE5iWz0zS5uWAW+YTOOnWO2bE02qG3mTeKIvwbd3jJnC7N+n FIM6Qj5L+7V0Pn2fpsZL6BIe5oSsBhBEhaRFfy2cl7Jf9E+pLEOYEhBljgS8QT+EBG5Sirot3+ev 9AwaVDPOJi67SJ1IXdTgm3oiOHxsA3hDDpKPXfLZuyQJ0jFD1shuhf+YO4LahsFguLZmaDgIluV9 fNeToRG7wE8SUkYrz8omlxrNJ44xIbgUHKXMaflSIKJszv0i/bH7qjokMIqF2L+5UeGZH0DZ+Cle skqufZh1gfZGsFrZjh5tBKIjK4cxqFwwiNSZG/IME3VVtQg6HAlEvkdkpVT8+nF9M65lCgJa2/os LDGXjypSgIS4ycdIkAGruPvpIEXR70vx4KJ6HILGr9vxM2RSoC5zgQnwzoU6O7aVXjP3Q/uAZeFi Xld2xQEevp7FCHMmzTb+YxXtRo3Bc59KC6/RBRLA9vtA3vc57h22uaLSEFRy6Dif7DLbsHGpqHT1 FcM9g0P6Pgm73CMlIF17Fio20mKcgpUqAb8WUDciOFRBJ4YteandLkZGJqExfcS5YBXgGILYnGGP koliGhKKy8u0VyLL5WBMWSa7GpyyFxaDshvSe7uidk69fjlroHEWResWTnbeilNAMiWi0zn9Zzfp 0YXOfCVPoCNd5F8hoRbag48aBL1jTHPCmtlLuYYLHgfVF+k8sWhpZhgNeQXPConhzOQt4NL1CKrl po/QthcOqoxxQ+LPN62Toh50kOjPNQDrrmm87c+DLH+52IJiwe5WkB28tzjH1j6DlfV0TJdp5dfr ajhq8A/xlASBnjvyK4PKOh2+FgD0rGsqa2Kg4SpJ6ZoV8+6OHsc4nWRmoz4I4Px/L6/mtLNc/k7V +H2H+pI0A64N7m8Ndn+lJ8Ho9wE8uC1N6kv0QzsCM0icgepcONg4qqEspTYFg95CFuYUacH2N9u1 Fo9Ac15OyrvgCdoxUzjkn0PL7bZVcBlkPhGJv7w0+1bMV6wlA4uc9/DqRJVh0FkerfokuLMILX4g N4GgCH3pcLw8YLTprWei+gwOB9X/W9OZK7R4u/RDHT0zleEiievnQjVdrEzJnNCfROOpG6MJA0ly 3Y7nQxu8jD8sAsDrMklndzEd7R90mLqPislWg35MLQ/mgpNhQpzOoGQftKnqt1OUPJwD7GhWXlv8 /aHX7NAGqEveRks8ep50kHA+o88B2yzFzjSjT3l4aXKu01LaC7gTFJZMuAdTVwZ3jswnfMznEI83 sT/GagpAPzn8N7d9BkCY5mU3u7zVkJ+oXNSk5ztdxOyUngmAy+sXlt6YeoOAvexMt+37tG7gv2ux BHdMJIgJtW8WbhgwDHnQlvCjIHl9bnMpr8nG5RrxkUq6TU4CmPvptYRr0Sf9XjOJaZOymeUFwUHQ G4mQdvXnPNKdCFq4AdwqRi2RNRra3Cv4EkVXpRWK7DvcUCcL0MwnKhml0vD/EllLS+jaECHRAIx3 bzpWV9KqU+AYiAzWYtSwntYog0TZEBw9KWFBSbT3wTEpoeqAQWMXE02mIK90mwKKykxncVaxP0UO dxLZeKy1U5DKA7PMpxYW8EXrmvL86MwTkye/UH1Tq29hbbC/wwoot4QKYU2onzB26mcg0HT7uby4 AbJEjeSHI9XAEYInIXy2yf0rctVT62Y0QNe5LZE6MMTeDa2Mg1pPgGtnrNp7x6FwYRTf6Vox1g4A 18yqE93yDG9lvOt8jrBs+C7fs/epGcEKb9g2O8aT20bpWGc6Mq4pZc50epX5HbgxOv4Sx3Kw9w3X hChdPCchyucwm2T+s198mxtFl+YFumIb/j+uvx7hYuzE7VLeU6zARygOfcC8XVXX8lJg5arvvLub 0ra1xh1jOaDPyzVjkBoS/RaE1Io6eH67UxH3PlNZyFDFRtD8lQlwMHZpVm6fqw5sLrPICtW9zETx UTFHH7OAX0+N6+X8Gl7OWAO0zfPOUFl9JzGyGdJ+vL+eS7YAenqFpr3aKbaTZBOPXj0u2e9MX+GY uNgZ7vd7ippk/lHSgZHLJtwtQFBYfQ1eEDMIJCm7ix9giCU/t7B3fQKJaBIgInTuNlpvfK59c+EJ 2Pu9WfElUJg4WSFc24/5mCbKxlZWAuPvB7K8wD926Uy947REmc9cxZ81qaeK5Is+rEt+OAw8vkIC jjhYIStoBRRYYl8mNyE8IrkteHYPdDA49PjpOR+VKG8GWCnLhozMYQCj8NRfLTrmNBFq9lAVdjHY LXr/t9injXwIfP0J8IAAwsKHEHDus5gyUZyX/5eOM8bTh8U15BO9mhZHJ9nnon7dQ1H5cmyi+M/m EWq+LI9lpJjveFkFJT/gRDE1mwJsFrEKz4gelNacuPmme6HNx1GZ2Foxg4i9ATgggmcIkomkWBgH lo8JJemusYh85sC0ejuuo/AUJFH2jO0vkS3/YxXCEhnKr4v8qJwd5cPWUVHo1DGUg8Ex+JOI9XQe DRFHAIOJ76MqmVcLM4jRu7d+M9uWyqwidibkz/c4Jmvf4LuGWZ78p3xYX17l4HW2G+OBibCmlqBU SU8LDeMRoyd7QMieriJSAqnRhmwEOEoc9v3wCJwH51mPlCfVKPCNrho7lPhKxy35PKRVG2ZOxSfr eeAECQv1d3ITv4UyV59v991fzkXp4niE1ck8HuBUIgRBelcVlRNMnxzAb2S3/Al3f3xyuAXdbzJd FE3fOx662PN79Gam/ZmV4NmXzLGpw+yaGo+bH59G6SkbchAqd+SUSIxN6at+e27uLHlaGFeeMVor 4WgL+1EJF/z7OMXRFlg0R3V6X8H0Ti64GlBTm7VANEkSI5In4x639pSxjERS7aPR4jKrRTraS6z0 gSI1IfPlzReLXKqkC2OfIIcqAMa6Oje2TeHnhHj3bhbP/iFub1LSgj81RVpjs7cDYJXprSd1qCPL gUw15fRYyfjPpFVFKxQtq6LwBwWYvlVyYPwLRM4Ih3aQNsBCC69KyaBbrqeVuObNLSpFGVDqlyC5 24CvXz9j9/mhWjzcOVC5dGYfAwkZNOjRYMZSiIUbAfP+DOAukWtUjo2Fa/O8W1kEXTTdi4d+ZKNV +wpnvFKWDQUWkf2ImnrzUxKKo8Rde7l5705X5THCGwfaN+MCe656b/Uv999pvMowxjrfvfP4ytNT gbZbBCGTZzhGb0WSRHcFVDwRuEDewcmqOc9oJRiT+nKaXmPEhUxwOE4jdHpALCuIMp5pXjJkSmob 1KhZPy/h8v8/PLTHihJot04QOlCVax5ZapFzSmC9F1Wr9VtPV66/gvyrfhdQ7K2+9HhgQiNVhsQw I7IdeTIMiVcxKo8qP+aKD9ak8J6aTKKPW2xJrYF/8OaPTFBPpji8z6KlYIF90/hLW3ojm4+WMZQn eDUmc0c7WIO0qQWnV0xlwPysB+eA5VRcxe72DtJNKBjrqpswlZxOfsk779ZMNrYyTFIPUHN8Y5Qc CdcQVzVwmNbj2xLPizrQAHGbDJxZpR51BMdz8S09VQMsWVin+/vqK2R8rMx5vt6gy1Lodmxy40Qv HFpuvdhD14GTSrDwuzq8sKTVRJov9P0fPVE7mWYm6q+ucGrFFCm+cPd1BgeGQ8HkWzeqMtC5Hzyn vRRzHKRVV50cWXg607EfrGngUc+1LndNsba+Ah/l7VGlxSqBvvp2fCsE2MLQn5fG4hOynhd/ROxv CZ8lTvWhYw9gZU0PD/7g1b35kRxUqQa57CaCKn16e20alw9jj2XXTCia6FqndTAfxT7p3VpVu1Kv 5LJRvetyHX5vhTfPQun5UhAjvlG+I6+gIyUFJMhG8wFwtEqgwCWyYHq68TkQvGCF2pLBc5welymD ZgB8zXawhePikXd5sK/KVGf7aH+aeWsraaXkKhfAGPjiqIn6dDEuySFaOC9eddPbxLagsGtZmKFE vntlVY6B5lf2YFyRkh952z5Lg9IK2uW5FLC2rz4zvm9YY9zTEwH+b9NqIVIkTmgeiV0uMes8NN7c PsrQN2fkKo/z9K+UTW5n1yGbTAihwCNTJn5/AycNAanzB5DmdS97LL1UNuLs/7gf+uZ6CX00Rxyh OPbKjt6MOGzIHxBeahWTXM42ssVaxOkRe5cmfFOYePcJ+FVFGUg0duqsdAQ6uGmc04+jh8Q8JCXK n0btxoWHSws/udF405e7+ESic05hRlQOxt0yUMFX3tTTgR0wPPKZk15pKcfKlYY+OLPUOFaHiP6J DWOCuf8y7noS9nxjGW6j20JnYmhM+XiRFG1Eotw5guj9bxsLfusajw/KodGVHJBPvxqIOQb0eEdE kbSXEN6zQ2jSXLTAJ/lUdRwnCnhRzv2ENVDeA6P3tX5v1w3qjs0BuDPjE9EDCiisLhnvH51cfE5O Yszz/5t8d6fE5fmVtNwrvF5pAbTlRK7YQ9wCamjwopZRWhannvlKewuVglH0TtVgNagGwc5GU7jk 4/hLFAwKx5o5voQFKhziPfttL30cHaZsfT/LwKHd7bcKi4TNJcr+59GVe+YCmwLyvww7iGr4OiP/ ndQGRh4MUMV4m4Zn9+ZMmS1s/gyrRT1RJWXmyD5xJHwZ24OC181eJkl/czUMlVpHCLabC5CdTnf3 vg4JtpzG0XTgS/OPikuvOeBVNvSAbAznLpD+dQ7QWviE0MosIWMdKIproM+bUmH4s4BdPOv6zyS7 mYOWDeuynQgM9DxlTG6kR+g/LFLQ/Z4wGZ4SdC2rYXgttY0LvtYtn2XoqfQ69M5tESrynuZMT0yI 4tPrhflOspUfZuJyhENjyRt8uIWyrDy0nJB64yTx9pYGwJuaaNfOLSh8jahwazij6mfq3gOdw4hV vU0OXEpMdTteQ2BPAB6sUp4y+tbEjRQE9E9kLTgfHRSF4QOnls8ZGGuTiQsFV8QUzR/Omg5jZLo9 tbQdlhUpHZB5plFd1Kbjjm7nyJu2R/1zSnzQDOhnfpEbcASfZxao4poGpjahBWUkrTSmOtv98sz6 MsSPffecDcpHzfi1/d8tKDsMUsy0ObRE2518XBqVLtVhROFo7B5uXIOICKFbSd9Kl11YsSUlYCjn yDCufvbrbz4fZTktG3dWmXfBBI2xYwIuRmTNMGC7IgjqvE9Ulc0ZM5aPH/63UHqqub0jrf18Dmjw q93/KISjFLTF+3nk2DXxRqR+0ASpydpQR++5QFtuAGLNfcQtSVPEA0zXv3bDgwRO3iqgBqM1SiO1 4iPzan5aD12EEzcn6ebDamvbs+vAdquqNZgCxILLWgihO3o9BmDLblkK/wSghfLWkgygU7/RiOrk 4Mw/YvDv0277KjHyf+EFk+GM3StTi0F591u+OzNvdi29ZZi/J0WpPm7z2riRlopSk5m5L9461wNE GPusw1uvmO9UOw8I+Hzt1I4GqKU/HYKSShOyuaOWZr4n8RQOyVCQ7UnutsByDDF5zEK5pUEMjbYN a97YSdMIQcw6ZcseKzbT4oJyJn1gPmNu10k7dGGmTf5WvdslgGtvwrGdBPOxAFSXdpHfKxa7Yg3z UxXUqoBl1dwS2nYPiz3ir+iNV4r4SuyhlXaTS+0S6qjy4qycROVrjFi45CR6/gkVNIV+ZWkhS3A0 6wvY1umJ+TfXN7XN9ugdawWcJG3Yv/wHyr2tI8dj2KbHCJVkHA2wpN+fjeEFKaUZ9q6CXH6w56u4 XnCo8n3QMjMzcZPQES34DkqRAj5gZr4E4PmRhQaqrG8PxeSFNZ3fUNQINlk//2wuN/KtyaJxiAZq eAN57oI3vcvUTYt8PGZvOWq1kvTi1+iWEAHDA8LdcKoTCtRavaGzucPLRLBhQxgr9J+1DcUa855T 3+g0g6y/cZdSnwsT4gEvzt9sKfW/B6qc0teiF1hMvufZtfl/GJ0U9A5zDk7Zyh3T0tt8zucEhqMT tIsh6AAoryC/yR3wzT48LuIGS7ZDUJln71zxgZxxdYHPfdsup8yalUc7o9Eh9dWKxielmsT3sqwh It4IiZqBzBWK2yEmd8FHyphvr2/DW9QHuTBdMYrTUwvpeulFOih867PhXWzflkmu7gZIo94PiYDM ANjM5bosZGTRbtTnq5rotPSjRiL4R35GvyAK55+c8lCyRpVxm4jXv6mAbDb58V9+9FArA91T3AMa eLSM4BXu+kkj2qhi876C7JKcMa9RAHqV0kaqYWxcueT8iPshHtdaYiwCtEeu4tXWMwuLwPf63CTN Ih35tdisrVhDH27G5QtUGFEnaLE3w6gDebo1XFxkPjxzfEX7vFyR00e/OXr7F100cnWOxCLhwjZb 1QTBE5w1mUW6kY0DmGWbVwXdhF8ZYyn/zuybh1mmFAXvr1RjNv1ZS8xLZT8kgxTYzB41nkwo82oU Y4x+ceXuHLdgSaKLEUCcEtPWwSMxITz58C2D4dUy/P3oxKXsmHysnQ2Fchiu9qcxpCXdM9CdA+mE pmJEV5zJU9I8bHGQ53ZDhSbabEw/CrCWi6wflNLCI4iM/Ol+14FfYbd2ufFMceTMfV+UIvG04qMn ZlI4J37pV0UzpnTEpE+VeRysSTNMivBGiRCjBzXoFlqizakToZBH5SEuGKOcGB7IzYWrQb3gsUJr qViX/gzFKyQ6xQTEbbnBxt+a4djjbLSZO54kR0eRCgaLTE+J/2Kkey3W1gwhQNom6yaZehr/+Ojx J7kyX9P/ieZNLzS3FiXzW+2tz343C5gPlNe5iWCJZK3qrvw2J1hVvibhLONX+DVmmOT8dQ5pBFYf vuBW1wNUzCref8tKobRIGuqaTM9+Wm96LMX2GWrjfILqMpLTLNA/CJDw1lUgKuiqLhPFXzXGV7v1 1Z7p8kH920UGraPXyWo+iwITnOWh7ZRs0vDWrUSrh3zqT2GOJL4IddRafl7/Z0Hh9P4JbQfA/zCK kxruxK7KMdEXVpi+QQoq0heZKxsWn3uHdj5AmWUht8JT68OxopFaFOh5BGMMv76K1vvJOELWG9cc avhc17u3hnqOpM/OX+Vvj2NV8Otykkab6xLn6mTRUVmr6jwxftgF0Tt/4VGtw9Pg63ppNACFAZLW aDCk3N4Sp30WA/gZ1HJSadazVTPZJHNgrkc1r3OyRzJB9MeqtLQwEiygEPx/sfOkA4+o2S8KjLC7 e9MtyU6u2GuetxYDZY5KcSN9RXKxB7i4lglTaYNry+mCptJcHS0a71JaU72hvZc9Q//im/n84d8S feGPCerfWyzBbeEc5calqBnkZ83LzuRFdOzurJWKpawvhIMgkpuQG+Fl+TmfHqlkvGsiZYBoNJLU q9Oaa1T0SkVsjQjLEYq0wTF01mEMEX62Vu1yLj7drTb2Y9JL5/TUuxxaKKVsMg9wPanNtxXhZN2K u7U0EtRq4hrftdJAviP0xWs+Ul3U8XeZxyu2/wkJtU2q9NRY6lynpDO5eYgB/G0wnoDf5UT5lFyN gOBJXB/CHXhDlB99+ZnNp9p1YSkQqXapfjfqmZGpfA97BZU93iIbvqf5C+e/UksFCI0hj99DTkXI 5cLuO1J6NNKSX5uLd+Y9BylpLBeUsENUZS8SujbLA6rSzqHqpmd4cs6OrRexVx43NirtdZ65yW/o 6EvUWYJBBoaSP3Ouuvsrzj7faJMk1jZSF6nkBEjJeDZGIlu28m8fImLwzvp00fKwqWyoxyMmUqI1 RD3LFZLMLzSWndsHnHrgrpdAZ/5iJ2Qvx5HNfyk+Y19IzjpF9W5ChVrf1khnfdxscc/6mxL4/X6T MTV0Pvg/eOXBZ04YGBrBWxm3nAGAEK8b76UIXr7+hc8I8CE+OYNYR9t4l37GqGle9vpdMQuAHrNQ SvflPTNqNozzcRyVrxykV+2y/9XJlHPhNP85C/dJmkk4g1MrPrR9d70gyUdvXPdx43RG+ib90YGg B7Hm24P8Lf9AMyKH3cDHn/DAGY4lsAIWEjTSx0H+gVjbsvIiP0TdQ4n4sWdf3OsmvJ8woD8REoJX T18wSiwu+GXYD4exAeGmCa5AA1Z5EHvCM7JTN+E1+xNutnkS0kASY+wQhn9w7RTG+RQ7f3epvQq8 xru3NQcFbaK1+8CYR5702ElbLyfLRIkNC+2oGUVX9Yc/AAn6x4DnPsWFvDnWUbWcd8AXLEk8S5Dt Jf/OrJfBWAFrHYoCG4NZngMuR5DPmnipOzfmhv9GsR/EIvtpPMdUMGUHfqPgEiweRI0CKn8Be8BG xOJSzG6J5xTe9vnZJ3ngPFc1PqG8Q6KLgDyghdAHsp+UsinaSxfL9jRFJOihzDo/BuSJbBYP4OUy Zbeo+jzDg9t4DFlcVcCZnqMn+2ZPml3Ay4DoA7wYyvEqDEDnaGEQGivyinh9E836vcgTw6jh8NZP SWSYePmgMBMXb71D65wWtzaMHv1OeXrXjSrx/YjvPEEekPcsUJwVKzRaT5Lhqw8bkRyipQqSqIpw RRBWRJrVj2Y15RWACkiS4aX3tfqGeXyzVUP88syjCd+xXKyBXrMTG0boLFXitgyigaEsrWUYyY2I 5BMX35g3SrfuIdq7tST/rlkm5CnP+RHJdrY7PvinT82N0DzvI39T6F5xEw6TAlkDlp8LFJ8dBh0E haWpYuRvNhERauWUlIlZxXmWuUrY/niMecTUJmTdLFKY2YGjhK6F1AbfjufXUsdbWytSmyIsowfz 1AGQJ3iiKxauDz9x+qgzcDyJWrkkknqQ3DfNC4IXnKR7MCOOitJ5ZfkFS+YfoO6OnNl9eHrbDXLG Dfg5tH6EHo29JJiMvUezpSEtRNuWMRlwtQ1dAwA+cAtSCRkGnq5t00J4aUagGe36JSRUMzJeny4C UMfluUj4xpU2ypTEbnn8EZJ4ifXhKW6dL4h/FNqlxOwZrjKsUW5qg9CDX3lR3RTlY7fnFucHOqSz 2N6cgzLutPbahTer0+WVZ98IbnMBtkInS3C+MqdIi8qvfXVk9SWutL4XrGvywzJyX/jzmXxJqOFl QZd02TWfrlfkjwx+7AeEMThFRFnlTPvUeqAffe7ifKAdXB4GF9mzihCFT/ga73qTAsvYOwbnFMWb bYT2SGN51e5G/nsKxso3hFCzhfdBe9L7lrE0eUr1/a3f9LEdULVRXYgOrBYVf/nexqnwaNGfxT/v on8lt7JeQ/vEKE7IYy6+Uy+XEOKIYICh+7+XBA1HjEmmhd7ZXloMffwbVCZtKfbfgf0PM6TmY4dw aute1w4OUaj42pHdPUIrWqs5HCa4a8525B7XyBDxt06PFQXLot7dPm8yWWPNECeHpDPZTXeSZ43P 5PoGBD/Juqp+r+NdK7LPpiO5/6slfb/2+lFtyzdvP1zN5TNn+hC8uiHSFRB+q0mbYULrbKFc/yn2 RE50yBkpCAIKM2K6gq2n89csfnlWcACa/TSbMupvXGRHCKFfbh6n5aRn9N9ZCze6U0W0QN4/y3ny ZJMp4yw2sAsHhKgvAY6EE9O9KCMFT2UYmvoPB+Yt1V33r535LSTLDnKzgxONsxAamAxOHcJVeIK+ 71Q/2MpzmUET8w9Yo0Q2huO2j0Tj25tPhHqG/RNrh8WnMQi5gyygp8Xtk+6XF6pg4xJ4hM0i9UJF LTcEXyFhkPo38iRp50Fz2MiuUPwyRKWp6QvkkI9fjX6VIIB8sbuc4Vov050QEAEOhnJq77bjMa0C 5ETMIY4wW1G+4lGPXT8UpH5Ed3iQsH+XUimT/Zr9gp/8658Q5lsWAE4/PgPQQ8IOhK9aTx/C+/S6 feKXFq9zmNIcYyyZaW5bbhGj4m06MI/sIIwWJXZC7h/rjoD6EzFbBxsBSWfagxHECPh8W7IUdVcp MjwgLRuoRK2dXTAnxM80sxM9oblZZdT2DkH/1Xh/wwfgUL8Zv9L4R5gZYhBsUGe24xcYaXNlVecu ddkjOfcv0dtl6JBg6PjZXNaxqjLGaLI5T666FtgN4l6wWinY8xF/m+8UJM5GyhGca3uZ1Q7zCyRr 1cOkA+K1xI53mLXyI24AAOh5HTWKObXsHcHd4Vw6fsOFcKP6CwwTJWl/Syj1pnswJgrfDEnmZ05M mWF8JyNBMSycE3s5Mpw//ZMgPw5leXB5Wa+GWK9TRlnryjmTxOENOGJ75UBDkxzg6xdExQdi1dVo B8pnxEBljFF7TarUJNuHnaZfRk7NZI/4sdDTmvLOKBp4lx6OaCy6rMR1YaTR9r0co/F7gF4pz6dF Ja4ZAFqE8GchnTweX1k3KhiJXaEag1G9tgGpuliyhjhyR6T8JoXwOmXDBVM9SchRwKcTf4wi8SV2 ydCtTGydd34WjNDb8GOfia/p5wmvopeKyOhDzGls4CT1G97oR/UmTznclN+HShA9iV9BAxYRFc8C bfFctoWNFx72J3so9s9IJxRkkNLSsKQwVp9WkMyNc/eauthoTXBX8VWcwhBs8vQx2GZ14YGBc2tJ AAG8OkjRdvpZScM+y+wO3rq3ySIf74ZH5Ichv1XlK+a33TgFwiLWe2G6PzpOILkTfVFjW024Bwal s4myjZLQBYbPvopZk5WRxKIOo6yV5ExfT6Oz1PMVjQGuIYEcKiQlyu/z+hdn1Cs+KVUe4IvjTJYe syRG8hq5eF9YGAr7ACKGo0t1kg/bFKY1OLZMh7HIfQcAgM2/fWY6hhjMJq2fLDfXBxfDf4z248FR vMYf3X8zlmD5aobIHrZ0KTge4VZv0JXkEh39Q63CVcVKtT+fhROvadGWoy7N88WYSk65jagPYMPP yIA30V34MnnOiOfNbb2aSvMrg1g03lxY8y76rnksReLY06sNk7oo8BoBL6tamUYx6voLiDOY6AOK f8upIu52zQ5q1T7yrETtSAzYUj9283cfbWx1eFF+++LxWvJ5YmgKnwtu+toyGzesmkIGJwVdybXN /EhBuVasWojycyi+A8+onPpsv+Tfr3ZDYaTFJS50//VQulQtmBaydDHKZCR/B1iWThUQ6OMXGkLC 5ivAy7eRDjrlz8MzKDd3vs+K3V74dDxoO4U7/b3QsGomazGMde89lKUqTID0xL4szfu8TArElcoN kp1ftS/+fT6gJ61Qr/THsYTvJANR/ldjx0O6CJiCqGm38AW5PO3QcUAK0+wGh7E+cQdZUpdnqiyv ReDHhoeKbiWRXVCygZ1AG3qmjl1hd9e3ZEfpKokGpur9BW/IS65/drId5axUmV9JQkxh7qfmNefD MdmX2ksWrIWXAC7O/UQpmwzepzcfo3aXg+PAWlaNcIoGjbg8sSiDV2HzWgoZgPtsff3L4KxSS9c2 bSzNkfB7wWK/wzlQHwl2JwZ6PV90odZVIeKRCqoV23pZuiGQ8RRBKRN81L5xF9W7P4ZzN9JvVdqh jzcGl72FUSPQukIyzy1aoom9XzNaasVdFnmdQod0qgiWWPjeUfT2Hlg+l2E/zDatpAXMFFmQ4frB tg8GG1/rmSKJrIY2e3KC/JGWcX9b+fZyseu4qPl3UDgzUbTt/Xw7Vqu5nQ8rOZc3/QYEPXY3o+/j 5U6D++QF/AY3mDQmUWR4wQSjPt1fAFVC1Pttn/d+qEx2hOMtd4u+kVUg0o4fr22YuBGLlQ3q8Cln 5D3RmtXQVRfYo9ZFZ2/thzmfydcUCuC9EwFmc63QvkmKI7HobNDcOFYESHNxPxGG7cLAa3Y7rVhT 0i/ZEA3ZYdsds7XsAXtLa1PvI1nhn6AAvUTwj174EqIcBaTq2kcm1vXgPSYvxj+0Kh5e2u8kglqk 7r+OyrYX828xCV7f1mjTr8muaxOpwJ/Ym8b/gq6MZiUUCcOjNDuDtIMxBS3tQ4XRs4kyLfmJU90o z13t/NSBNA78EfoCVbFVXFIQWUgORUQJChyASvh1QYYPOgukVkhQM+JGBPd8MSjqXbq/w0jb8B5f EUw+GsbL33j6Vf1QCbdIroaQnsBhC/Li4aGqmJjjGROMupV7Mx1Eyg1vS6mkYJC3tXsb3WokVf46 oUdJqGBt/MgfCsh6pvPcCThZT/DOzl1dCawHvumMzVXquXu7WKKf42Ri2w3E9TdnvMEHiKuxKjIh XAsKHW/3XSMjNZ8nvxB8MtMKD2iDgaMYg0dioCkzCPW64263PqL+p9kwhaHdQPizcW2pgUzlR773 i/TJy6kxNcnsxoR5VeBDU+Ble7owOsr4KdkE6uaSqBhk7BI/5D7V6IwGGC2Ryqty8gGYwELI3XiB dYnOlNOge/eQ9cXJpX5yfKDNyy4i98XJjkx0pEFDVf9YpTQoZCCsR5pSyR9Bdlp2nkbVpyNcG31e yxC1/tWqNEuyQ/cOTV0cBWXkT/s5wRQXuspwmm/xJPAbcV7QfETdFFDWF4o+aTayxvj8Y3Vlk0wm M+SlvquRxmaAZLHMSF+Alj+vFaL5Bs+G5igffu9vz2WpswZw/qkbn+2A8gwRN0l4/N9q/AJe9cL0 ORB/IdIW7h6bVpzQ1306LWugFl5kaS7fHkVDXPi8ReQBu96Xa9r50NG6oP3jdg40M7gWvSFQOUCB Sh6kM3hHtTaHPJ4yjw7WlrgAszkjVXT6SBizDBuMBzdnJ1dtSFMf4z//ozK3XJTbpjXDtUhqchE8 +mn4x6JlwrN5LSKnoE6/blawLVoO4i1Cc1VFiZTnp4zdv2YN2fqY/frhGpmyG9V/q0tW/vhtjx9g DnGP+At0slv3CHxyJqpnrfyDwEgOr37zUiVD3SDxpETRd/O2mvrxmpvos4jF9m4TPojialSiz4LD 3JKXZFGdmmOLxgTEN4EGOAz4e0eo924kGqosTmH/pp/FjY0+q+0Db24PtEE7NaMnD3/hCdkeOzB1 FJN9RZjaBgiDO1j5clfD2eqdJ2/Ixe7iJlumFJ5A3t9E/HVZk9iSW+1FzbaA+245c5mmBFIVveTY 7cbyKSO3IpqyeKbCrquX17MdN4CkHPE7TgBLnSrH4FDgtkkm8dM2ImrNmvj+9YvpZcC7XiDzlbtw 4QRiJSvNfXORwGx2zPo7OHlHARj8bRA5SbIa/I+H7U6xDe66t0L9VpSaMpnhsNAsz3prruQRGQCA f2sHxxkRBMHAz3ALPAO0pf6iD9FzXkyZVeYI5l+prXz80Wk1vFyEXbf5AyiZ1BxhQmPcFH5TCQfK 2XhzG3RvDtp1NdibOGT/rhivse2k1gJ4g0qZ3sj+ewXpPuURBLy7jh6GAkOJRGyJzWUSDJOeTnbF rbweqVaqw96XHuYUxDCqRnt8Ka2K0q1x+cWBgR3ZswbONjuOK6HjxxHqVfj3S8/c44nPjvnsjnEC KDCHJpkaQZT/h33+wg2zbb6HNbCZ+ikG7f3aHMiFJKXjGpEPKO3hqQnG3S4uHgxQp5t4kUI0TCSv DbEh2vyB90OnS+N72NpEieRo2Urh6zbh0MAO1rAgPjoAOlTzYW3ANx9DsT/f2qHvPfc0v3gMG5EX ulfP4pFVn1VsK0TXNvOPMmGHWMSW+lobLOC3HMtxUt2/HjmMZYSzgf3/bau0fO/XsqLy59KKGcuB b9HihhPTx2NWL2eqGUqrp5lQnS2m51DG4DDkTtt1Q8UWnOCC81g1O1nvSQ7j75J5QXwDaW/tBiSY vzx9W+dWVjZgcyAk2gYCQWOjC/yhIIragxRPnF0tI2nVx4Ti2LQys4MuMzKLY8V3I9BIXMUjd159 /wEY45pSLq0sElJ4qzm7Q6Twec89Jj4cQQdk/rSXvblmFFwHEgv/Ab2QeEuz2cMGLSY/+kWrRShz Utfw2EUacIp5PfUhskyO4HIu9OUnOfElgknMgWTZ9omVqm689z/ocyNQCJo6p04R1KZ4M02AKtLt FQQoGHOqfjhO5RUjPyq60gsh6Y6RQKhefzxi+0wtqevVeRVBb1g7VzP3tC7OjywNxQNZX6ZhRKZ1 qG8GS2qMjYLTYGdXMvdDmml3zF6EF7F5VcqPS2aK1KMySWpXwt3HpzCUmFs5yPr4Sn/nxs5IB1Wv VdU/OkygIhoGdAkoQ8PAzsGSKbkb5OmgP+zBTEWErFQLi/9NjvUe/rPf4gLvRjrdZGLkuUfuDGdU AQYM0kLryY4masVGXhBik58qf1xe3VyKne0gTYAogDZTqcAsg/keE2pxpLrcEBEgshQjfVpsiXVE 1Fagmr2/FHQhkR4yOh0VQUp8QLg8GJ4Teq6JhITTyV18q8Ton9QQQx6gcc+XiHChuvD/Qf6aIWh6 LWzsvew7lMlw18jhlpSon5VNGU5EqqsRF+tkzeCsW7LxL9rXbQbZ17wNbQ5EHuQO5B1T64QmETAI g+GXc/aIHx5mms68Pa39L2WGiC5mUNQJumDMES9t7AJ+UjY0zkDLZmV8tuZE4/wZ+7/2vOp3kRpp Cdn+X+L+6TS6BNpIQe7csqvm8ioYi4ZSm1W8fZSz6M710a67VJFaFCWxeRsjuBOnAGXGgW7fRkHD dRhiVWgYiAsebYpEvDWJxG/hJ2kbuhPe4Z1xg4szkoRIFMJaE3HqCsgYWlKHCPenMa4YPEssKqOB McOiAU26sNqFDJG8ybvFzRjwr5dygTNMXd7T62NN5ATaxRX9FtjR5TKOpWQ6QhqnBIos33HlNiOc HUas0UTmF8p2enxqeGAgC/ME6c9bhal89NU4dwDR2YCYGEr4nZGNfXxZV+zGhao+Kc5w+fwJkbF9 TwJlLy1TxfhV6fVSmvWOgX1xYFgZ8i/MCpZVb/N+8Pud0FlOWz4HdkE/ivNNMkeZe3wLV4lZaQyH pZZe8SMVkeTnSGfS8NMrIbcGVd+7OK5X8odW1IuAkpR3phNRce76vLd3+UyVmJ56xOjFJCHNNSHl P63WuF2S+VQ2ssodzfcWsXxi1xrxW+xvdX/Hh1xWdcjYLcQphaZXmOu5KX5p2kn0n7oJwWxO1ck9 CC3JD4rtNU3aPf6E2CzYbQXpjuAhlpPs7o1BGRicVSGT5BXYNYXf5Ecg23TIShGcW3sfVFiwX+4Q jEWS+X7SUP3Kr9SJkOP+2Ilw0RZg4jn3PIubTAMcTqsODTKT1TVTi3tRqczbfJH6Ypy5B/Va+EiM hclviY91KkMhK4tqIf4ZZ6+jvf3ZpBzg2Hu2t1fgY5OkIA+cCmuBLNzfv3y1ccc131jXSIT8GTL7 nd1MgqUIsax/2mLm2kaQnYZygjIa08+Xyyc88TE7sR48iX2V/UT7GtHu1JJOx7xQHD/bVtdkXFJ5 4cQM/qEjLGjp2CCZ+i6/9x+SqjE47GaJ2o+Ni7NwPG3ohwdY7jrFQJVCokFD+SR72M/sOMpfj11H lz6d3ny5U3tiWrCzds6inm0h9oOr9uiiLYJHXSuWDkvSWWB1qtAqdZDQVVqMhHlgsXDy2WsCXsYC DbMg7jVTsE5xoTPjELq3TqYeA5pp74VVmLM49QRGX0X4ODiwh2SBm5eIExTXNb1FsyTmwkRhQCDd rhnOfIV89KHLaoabiH5uhJwv//L1oOTxtGpmsaictBx3JIoByPVlsbUSIXKSCDUF1aVo46xRbTm5 9bxhOf9E/iPSaqHtNwslNRfbC+vd54wVomMIuQR8QvPHAZk3mz1x1hwJNUCiZdUzuGCheeRfhv6j QOv0URxa12/w/YlYpNjTjzKZ/bNBeJpxl2nRMa/g/GxWgjQRQoc+jNIdsxChKTHTACPvJDUhF/cx 20TRc1p44qhHsk9vOd4L+sMa5Jm8eW+7moZlYIyuMbdNjLRkWVK9JEFLjI6ecfwpEmi6JgBRHyp4 W+MGZFYg6y4UW5VxhYwFFgzlHA87byuwBRubrl4i4Uf2vmBO4g+K7SGCcL4ZrWpxLzOtATJhc//2 KNoBm1Hr0COFtAnjCqZpcxgcgSiMWVVGfoOzFZSrTbLpgXhWPiBA8eqfdYSdGeaw/ueR043i9C5t 6akpcavCxpN/vfmlf0D55VDX8sBVpuTVzqJdO7PpCK2RFnJb2TV/05IvZVLlKnrutgf2EPTnKw7u cjPmTRjQrVNZPxeSZCOQokGnuMVgYTEQ7qHIUhvOudanokm1J4J1v5TXxX2BPhxDziYTDociMxd5 PSamCWCQa94U7uXL0zk3LRp+uT2EmFy9CFixiY5Ig24KsQFpOGhrWOOX5Yg/qFWHrj/ll5xhqhz4 N1kQ+c3AwrtbIpoOTSO+iyexq+wcI/DNed/nYmvapto2vEN514zdG/xHtH7sicrqOnE1BT8NU3li MMRXgTAp0F9zx37Tth+QY08dLpZZMecYEDd9qUvM3Hdnqed5aY9a8UOxDnofm2xrJtE6D857fLwm mEy3p4GLo5RFvA/+RUoBUZh7VO3gr4jxrqU88Zrb7Xzoj2r4iHPBvlJx4JDD64Xx+iutyeBDojh/ uOIUFLCaVeneuT898Gg2GyUKaFRTteLP1lIMpfFZ8R/sqIzw9Q5PAIQ/CoHKn4iViYqG0ukIIdV0 wWD7Z10zx66Wfz6ZgEuv49Wivmd8ki5GFekbfoW9CqhW2logiwfj0LvOE79b7hzoBm6h7fMm4XJE nkMmYLxzUbu7KwXeQElWlMLrAKYq28hpGFqJLT80jB0h4BaVsFXn84wX+6EsPK/eneGhm1f8YSsl 645uskHphlmjY8Z3dFkJ1147vKk0B1bEi6Dsz7J3iGpPz6AJ1xLNl/iB2lQp4Qh9rmRr+ivsnXAM BXQcLqJcjnsxCG50/VnVAqhlDfZn7acVo55ezTIinICOuycMTvVliA6L3hmJwOP9wuZIP7UVfJOL 6mTNsemDZYk8RO8e8eXkYb7MSnwjfZHHy2CVkxtxOFXKmFWHcdrRN6VLlJfwI72xBcLJPbgG2IsT 0dlaZeF5KLwJG/bEVj+QD7KsRrI5A6QBjih5Bni4MeNBuDtB7ry/LmhgEqIAPLhJ8ScQxYHsQDmZ TdxHiQ+tSvU+uv0U8UTYdn9VvCa3zZIbbF/Cb92xBDjfU5BkvC1pQ1cxUnbrAxt8FikXNNh7Hpl8 2KNkjHNO3GKUEnAs4IHPRFeVzGFfgbsq/NCGkxWwK/RlwJOn3SX7Ov78km99BrrfPkpZU2DONr6K KdOSyL5d2ImwafqY6EH3gWOw9dgQVx+hsgxLf7Hkj07q+gdXOAvrv2A3un5QJxK34TF41soDt3U1 oxzAQJ5cioWNVB4/MFQ5TkRoWC2tqnwpYgMF5QT71dwK1s0NG2lSS6TEs30NnYFrjBDHzhi1ZiHP cR1AAax549LHfXciTLAvoNQ0v5w20XxCRDR8CRTvNYllkIVYIYHcYR6kJ1I1pFlUd/fczlI0RJQO lbsEJQC/UlKrY29SIDBHsv1mxyJ35XfnIIDyxVUrVYz+TMKchqnx5RmZPH5r5taoTv8CgSXbNp3p wRCMcqCYQ5EeAsuZW1PLGPOpLc3evNxNjObF1XLLfMCGRNr3aL+C+DiIh5ZEhGrhm12rrrjP9Np9 60FEOIrX9+vIR+MOzqFFCjG76CQvmaGJVg0gnQbdIryJspdtxt5+4/kiV3h9TiNcog3aTV1PJ9jD E1ZKdCvmNapE4Nw3c6GBpEuOWYsBTEn8wgqk0SJFaA1cQeirLyN8ftRmkhcAK4ux87CHDswMEaMU lvHE7bXhzmPr/nVUxMKGqMKBfjR7WAPrYKZT8cgDknmTmupVXN1Yeo/VouwtCUqPCDu9Ogqzw/d/ uINUvVfc6rNO+ApAf21adRlsWd5mcy1afaZDsx3McrfDUig9BnJ3t91HFCH8tx3v9WXSSlDEg1Lv THdkrELBsGUeC8L+DEC21MV1INDsBNFXxTbwzH7t+ciLBw0LTiPqA5YoT7uTOIa3SnkiVTRrfrm9 mhAb5BdurlJsA3aMrD4DWCmxhXcKslFyj0z7OAnGOApMlilo5Qc0KP3to6TukzWgzrGqxnp8p1A2 p8YX+6d0o5/W/RLb6S/j4Nl25xlCZk2oCuTqrUWNx5H2RaR8kNKrQEEn2KYQGVYV/liwypvsnDTO qCA1n7TlQ5D0zgTfJrt0gCGMuaa4RKnuR0VEeBmbIzcag01UK1jIPfqCOFwZXC8lnFHh/xSzzZeQ Mf5Q9c3u21A6iPVw2XvBxo6V5i9xtvYULOcNV2oEjySTqsdZPq9G48B/Fsp6vzEbEAdvl3IP4r5n IXPHN7UvYNKUiYUr7Z6x7kUhzUDh5+CBKmysBVl1wi4kUOWFCMWcxPA0yLm1cslSbSIlLPyOJFYH 6Iwrbv8lhWOsKN15BV46gWTkYFfr7EgUZ0GGFjm33i6MygcEXOaq5ALgT3d6w5sIJxDyvawRy9zL tUvvxbwc9yXUa7OhHqQvuHi+AM+2M9vXTU12804irHfT6tpZmxVG10kX+g7ic1nh83VX1+yv8TzJ ibnfrGHXnhdEAZXk0UPTQb/sn61eHd2AX10kq5zlEp1oHc3AiorM+O2/DzF8v3KMIPoMQpDKiKKl mdCnA6Za6J07mYf2K4517U5qPicKgSaYn0S+m5ThKV/JumwNna6XOfM3YNUWvwYdVCiMSpdt/16x EnVUbUozUWYrIhQzMgciyvAdWRe0eVI/oIbwsFcJ0rj4Nnd0DeCw5YjmUTle5FTbm0YAUn7Z4cA5 TItPz78q54j5GrVmzwQzUqbEFmbKwIRqXk8/qeErKRulDkD9u/R3WwRNCh4PRuros2BsTEKGHhXH nqvgELlxQGb+sg+02wehuQOGHf32iRtyJK52aEv0jVfEsbGOxnh34mRzAGgPkZNrVpPPkzLWQTuN hZzKvtDMc02jdlXT+4C6d3DonH9JoN8YrP3BYXPnPJib5aPdYTH0N0JiLPG1aDVSSCmB9qWAJxz3 7WbUBW6lPmj+hRpJ9DxGm77pV/3Qfl6K3dM5JI5FBAZFAM7uXKGjK7SVXorSfOYo7LBbrFYZZk8U w4adpPlloXikpOMJq+9LEKtwaxrNJGcQR+qAJX7L1mOmha0u8QZugS2aqpltBf6v0alk3gL8+vU5 8ABdS5Yp3iaqSytmXRzUlQvOcPtJapH2Axhk2TObRUbi73PtCk4Ws+fzlvkG8MKKFzvG2UH+0+GC DbxC6lTJGqBX6EFUGYWQeaJHOsHW3geI0t7Em4vK7Ub9rscVt31GknViF8PZHdqwKr8YHdDxsRqo q2BGUSZrewQyCyGml7AqdTQeIQQLEiA491M5TgMGjJyNxzDovh/4haM3KLaIIbjXtHgsHcuNL2N6 +2FoVVAZXv+eGsZE0nADo9hwQ3sg/0EEi6YIi/4gPTsiIfpikKXGx0U7N/kQY86iQm3fQx8aez5l QIIFcgtVMgig6iVp8D99Shk1+n/Jhhh6hVq89xnvJyOWUBwerCegV6O2ECl6IUrmK9jPu/Dqd53q agaZ16idI8nTfCQ63sO7nce29+qz7WJ/VsNW39zJG4XgiCGoW7DU0STlVN32Hg7k/QnRDQQ6oso8 L+x9zYFhK6aw4C6xAD6nGE1xLxPU2nanhgIjwGz1vz5P5e80EgpCFy+11wA1Lc+XsZsQS1LAd/ts cvQ5s4D93/AOy3meFgNk8YVvR3QPJXqwP+R+sWNFE69pJot41WW4WBfo4b/Uel9U3WzETPI5hqmw C+EnJ4Fwfb5UWSwrb0b0OpmUmNNjiHjQuTv9slFoNbBS6pbQfOw9Jtjh3qs8gNxXkMfhnt454SH1 DxJO0XU0C8D3Uyb5rnc+U7pvV+xc6F1qLSiK4XEFXdr+0BzikxB+rztcVGEH747HNC33ZsQafcIq ED0jDlxyz38I/5/GvcUvKF9za6a2QzO+AY0LRiVq0sPDLkzcN23c+OipTy5f+YyXXsBtuh0YocHK hHVjUkpkk3wBIZnSjhucsscMzDRrD+2+QjB4JOa5o2o0JVQlqoeM2rVvpnOxPuwsMKj8K/AG2wrC uq23wEGJctCfxUX/y8YdRyzYwjhJ1PPSs2Oa7TF0/cEmeflOb2A3kCgnUMUnJQKOS+oGGBS9zNwn b2yXwj5FJHDgMtlsmKTvaX1QzvaxwskT1dCU8vzTbqS+Pqoesw0uNuAJZ45qwwlPBQEwsRWhs4Ra BoqsjRKd++7dlSx47ViFmMuqpzvFJ4z1+AJrb/gjEbTk21dn8ymeDhkMaSni0+X+mf8baVpvBTgh WijRT9RKaLZvXX7zf2fXhOJdR1qqwIr9p6S4d31mA/7F831t02yQWJnO8xY1q8ycmJJD7KAFcDb3 mcyibu4Eo9DTRkLxaStF8PBb6OyMm0VxlxaSfsZoxziVsNEz/OszwobiZ0dyEWTkQAIvpQ6UCj0Y ag2/3BKjMIS5Ybe/UnEHvdk+GewizgJlKpnBGo6UxzyjE/NO8XoZtrWXdMpT/LTBCc7rg7PBx4fd nDr26v15WAbhwuESgDiCMp4diqC/X7k+r61tEgU+T6PUk+CMrzpVYhxDggXHtTDeHW4lF1qnrSfM VXL7r+5Dun+dUmE1uwJYEYOJI2TylkHeI+WDAfmquiGZZ6LunGSofE6X794lnezGMLg+finLtLgW XYq/GuiwR4iOu8B3iWnAp8k1ikOSPmjEv1vaWsdWzyc72+6sHmW2hoBrgu8UHsV4QxSinQ4aO2MR V37qEM6SE/kfuKbk4mzzlZfAiS1ss3gL4kzqOcUDQP9PBfpKmOLBrY9jpx4wJi5JG6dUKXmfiP8X 4c4Djoizml6zlPJy0j2x0fTfWZAvnEFPByFe9kIGMJlv4LIGnchOmOUEv5CeI5E+igvKorCPfPXT V2Q5D+nd+jzy3jiY3gK9Izy/iVV/hU+YVP3ks24hTFaclHHUb0lNgBbRqOzsNYEBTrOgMLMFFkQE cqfyj+7gr7w/73h52BmmJ3zi1+fSXwDrJPa7XaMIAYD9Zg15qudFqiYIBVMFF6XzNoNlhM+6LZS5 mj1WDazY5E7oefXdNSy9+VI8DyZ7LT5FIg3BaJVFo6YP4ipe3xh10WlJhgkeZPaWsgBWbD2QoE8h AjjvALfBBczuMUCxW1coEihctLzFmuHTvi9Ix8U548xIUdvOXYPr1yrWgacYb4XSV/LWR3DPkFRY AEPuxX5HDCgIBVE4R/eWJRqHejS/invUfp49g0OwDDyUNuwYE3FyjVMlpbxTZWBQ7zU5j3mkhc2f /qSJdd2DaKFvR32HMJz3vB8tmdb3qEbLtY+lb9yVEj0wELhPRGDvmStoNzPDo7041J0c5W8XGKA1 vgSrrJF45bMku+zgnjV2eKHZHSoSK4KVrxFz6qHo+EYt7ThphJe/0vzc56aDN/IvWnNUTFN5Xudm bhqgqabtrr918YwLWhCbYG0aQh5TAWuXAtMnqgYtUqeUxS9RuICsBS8ljOweRses7qJUk/Nt0Urq g4il8bR5QiqSHSG5n81/5Xd2PSCgR927EJD8BG+1IP+2PM0jfZi6Ig6QVb5zEiUAHD81njKXPpsz GfYzPkwQM7TRZlvlt9PVd2C6mkPi1GuFOGRZTGFyp4CNrVtLy4LFuzMVHMo6Je4fRVY+jw068ugs KawXhp71cHVtDZoqbzUE3RL8Glldl67Ot5thpi1egNCHHr8MNXmMexBEAQIkFmolKOivyDEkR6Xs 3S/0NuRA7Jg+7isdRzuA52ZprAu0YUV6Bzsz3T+X3xSp0OJaBsnwglPfkvBk3yBMU8IbM4tPnvro swA1khkbNLGEdHfU6czLsI7LoXfZ3fbozChR7+FP1J3MI42rebZziT+Q+pbSXP1L5FJRNd3AYxbF FqUofnZ1Or85X1oUqXCboUsVcK8i0J4b6SQM8XAYzlugr44Diii/pr3wCQl1f1GANT/NVeR3oy8T aXJJhPvkgOKD1TFIgm6am5AhovsfaORWsX+Nrpz0vTFazWnAJ8KVdH1FQQLTeClM6/SuD0eC6DZk l691Lm4PVhXW3iShK2GTBrVD7zT/p+IAEgFHwHYefQgpbaSnZp1zWEbQWDPZlMQqKxEwxFgcTj6y F0Ogrg3OHo/jOFITbVpK9RSKlMTZ2mIcYiEnwmyuYH5nwgsS4JnnSceG8H1blEJNYKWyPOdvsXFQ 2F5J6TMUt6f56b5XBLl8OAPTa9xx8hfA3Zi8CfDNd81T+KXgtG/dawzToFL9zJjpqH7di2eBM9Rp ubqdH5lvonN4JQdgQfa0DbtRLfaB8TAtLj/jHV4EE0Z1KWFiJawr1yUFGwDzXtZ6sdkBS1gT5H5n J8w8JEftgi6IlzVm+wMwY0upRGtbrB4gAv39RWlQkqsAB2/SfQVv2h62jCpiG4KXPCclL63lib+R iU2WtrrKzja3DivMv3flOiMuJX0BqP2aMH+Awd1KIlgn/b7lye+ByFcGN3NX7Hv9GrZF3XIVmwaV sK4OisERe+hhHZo55pZVYcy1BTLf9dq51TH/szgAtv3RZmTgn7ruHhSPm39+Js2eS7gRNseylq0c X/N6CvnY4gRDTE+ayoDcPjg4kmj4+okhpMgckipgz0Z+EeRbqPUNWnEKYlGw/4/hcY2hmO4+X5mv K4L6bvLluJ2HaI15+Kw24psctfoU93/YDNg/rukNBmFa12Wh85H6kAnBs/BfMgjFd8pRhiVmHwka gPs0AoYh0ov4wI5uztJaUgJmYztNWwcOyalxnZjkU5FTL5qE+ZK68SbRQ/4eFsLigMGkZX6NPmgN k6JiVRXOqRTjVN4exsPOFl/tdJ7dASQlNApaawob7ZMwblQFNLiUgm6b0iE+LrWYfmXHauLp3EVh VmpWaANluguACNZcfXa1zWnJ3Ia91jcf0rQzuFtBOpqW/GfrC6IEvmT+EH4U5Gnurg4g3+MAzoKy awiQUD6gmHg0Fe4PUbLfTrHI2+Zy5YS0Gi2JGWaXB/dHiKlwrnjZjsLKhWCMmvZsYnUXWg+kG7iT CZ279u+4ltYsLjf0os8XnTdPaVehOEZHvZQVtD4NnpXDR7qrGzozPnK2L9GEAf0C/WUWVKC+Mo1W qI/Zfj1FDKtw18bB9JM+BMBTMHxaQ4es6jSid1VNfPJTxc8aiWVYTbdqLaFWH5PGdYanH7yoFQqn lpNbldCbtl9Ttg+mCzYraPwYiMe39JP7syPh9+N7eP9LGsG/I0QsFU6qVe2cD4BBDEDAiuVmL3Wk ekKNF2eQZWcL11ARgobeRZnv3lcc9JbqTZnG2pAvqzvwAdDUd5B/uMERdX+GBProOhjoUXu8oe8y dD8yiRipR13Jts+CWZgh4CQgd1eRMMU847WicCwwqoE1iQTledTYq8MEu49zgnuyfiPmEmVGh/t+ 7zZqHaE8Pp5EhwxQuSDRGxtXkoDftRasRpg1mftjy4aLjoXSuAHq4AHNr/BhRBDikn4hDPcH2pAq Pd4HyRRaODaUt+t3FoNpk1aej2I0r16NihwRZNTJ4ZWI+5J0emV6Z1C/6FsdrLfyDVCKOz8c33TJ KbTzSQc7ttP8fcLSkboQIiUD8xO+WjIyL/I8zvLG6bZ93roNT00W7UHdcddpw6Kh03/J2yTihiWJ WUmLT1NC6x76GDh490QNLSFCLWfh1gitD4/26S6K2erz46Y4NSWGJ9VAauQxm+N1OUeCCnoZnlqK +FLGdBZtMu8wzf+p1TFiuigSleYn5VEv4dWsZSqDjA4cBj3Kjf76Pw9NLDNFT4Kv96GeLpjOJUut c4AOSmdm1UkChoM7SbA5FvvBMXw9S9yid7FgZifst9WXS7cMgKsu8v5u6SdJ/y3h04aSXKD7cVNH Y7zgL0IdRIt3L/npkp5HgRu1c6RllUsbw0TsP4tC0V+xEv12UUmkctwz/gcX8Lkczw2fGgM6NRxC xYSJ85+tGaJGc/pBSI10+F4Sq1cFcNdDfsR8T3bqATzwGHAsedUZmZqSFayZoRI9Qekj+8FbOIlE /aVegOYgTcHUsjhoVbySGVS8FGbQzx00mXosQyQd6N6qRGlPBaEVMsM37vtv2btVYuvIfR5hR20I yVrW27gvV4UGWm9+SkN3s4EJxLnYbBsJQpO6+MJmd5nlVP7nH6oAb9MPLfHOXDMQyhPFYfSYRxWB Om/Vanb7DY98h3rCAdgcvZcOkXiydfY9wezOOWGHZT/QXNWVt52DScKO9i0e2mUmrHC2Lm7TVkWm bnPgzZC51SJMUJ18owxoZI4GkPZfYN8Vu6Se0Y/4g9rn75QGgove3eLDN546dTHPBCkdj5rNcuTY S10uqPi93UN+FAUj3H0iMQwFwTPzoLZVjG60qlioTZDG1MEpecCJtO8VTGCGKFNx78Ao04diIlnm xzDxeXgLfq2Jd6DtqO7wrJWRIHC/ClosS77/g+olkbd6qhWmUdVmbmswzbtt9IAGb6fIbUVr3YQR DTaAMvtNHTh/dzxJw4lxx5BqilEn7ZNjtkUWRES9hZfF98pjal+7S/YDWn/vq16n450kHNDw6Uhn LzbQ//pw0/aH4ApQIMZGNz3WgTfIx/1ubBeWXq+L2XCccJ069t4iGmXCkWEDoG21Y+7/J9yq5Pyz 7NaZfnc7O5P6eoGly12fODiPWp91fqsfYTkD716ucNJ6t+J0UJ7zJbnvnCapQHKWnkb99EYVsX0s MWFwUXnb8h47HpRWWgTqUWHUmGu9GrbLULLjoL3UZKWkMOBZomnHL5HAINiBJSixqVmNoHzUU5iw HePh3lOjcbZ+/PEFOypBCnW54Q49ylIhkTFn0pt8YVJYwrdt9cXjoMTfpjxQ3/5DE0EG16w9KUwE tYLgMaWfTAhSu6zK6taWYxux/eTCaMgW/gYMTlvWgvYc1H6apcWtu+cD2ma3su8Knm+yDgDxpgjZ ei6DeMOFLV5+1+iCCK9fMUZHFGhV0iijeKB/YBq3lXBKKVd5t69tds73BlfqBUlv9Etj20mxJ04S a34RHyYZ6rqxOGLLyXeP28flCU6iybx4w8EnFMGfuOAT3SvNJ0oAYzJPq2Qeh4aOhgoM6hBcsUjo Hg3TIgF7uvz704bjzYwuS5LkqLTaEn4MpkufexP2bmnyPa1J6D5pfUAqptv5JgSerJ6Ba9Tfh58l QWHelp6jTXYOxUVYvUpLogaeBV0VhHuQtrPZBAS8rtJuxHc+/8mLIPff2WUR19jiGP9VEuAzF8nm JxQBaqtWEDkZ/jwKMs8W09Zd3QYuY3u1Omn7IxUgmonV2HCGLCxXjbGaT9KnG9snupfBCiBxNSiT f8LnjbWos7aLwNbVZ3ZXpZWZTPf9aSbfMxjNg/MXz1GJBkawOQ2R8JbwiWOyDx9JZrC+Wolqi8N9 w+91HAhwQc+V1kNpEqRS0RKdVqCMaiC8oV2gCoHnvMgmul6I56DZHs1CxlCckvL5Qlqk9l2bq7ow v31O9yAZfIw52jk0NWE1gsnU6wCaT3YEtfTU2uzh82vu1vg8Z6bNAAxsnTe1L/1VktChPFv7UPtE JSrVYTe56+npcxORgLG6fOaYY1JsIbvHahpvZyUPwz5ZWhow6DR+ejzTe+46tT1PEHKQ9Y+Pi43j QLA7jo7ZFbSFJ1B3pJ9PtnOyA2MqM5iZXBdKB8yFhrTCbEEx/HcDtAGezYFfLwInQaDj8ddrMyzR BwzXNs5P6qV38fR5OhBFZuY16e1JJBDyKMP9Z6PqdIRq2GhNw8s49W4ywgJ2CJxXbAKtkVckRMPu uhveLT9FnySVccRP/AzifCsa8N1BJJBR9Ial/RUy2xR6Yvjh5UhQjFLLugvUJBApeq5303MTeP0k 0L6vHRkspLl1vd1pWgzU1wiUTa8pSoU/6C9zHY4Mwm8ptbsaP5fmVV4SAH2vR7sBEuuUCSfEVzHb Wx5FT849nfqJYMLKRcc7nyyYnsBVNyROgCRa3kFGom+1Z5YnFm4zeQVnOSVCGwL/Ku1VHK+TDUB7 wFIYmgveWRI7MaeF/gbaGkXs0ZgA67feZ9zkWeY9d+psJWMSS4I3iHGzNa8VKih55OKRjF6WZdIv LkoIaHtRJCm8fKx5+HJZdC1JW2ZGE2mK9Wvb9voI1tY5sn5JwKoyJoPqaRCrcvZ/pKIQEtNmDWvH KlZsKMxCyBIZVZbwzTwNZLSiJzlnHM0/B0TMlP8TyreSjtWp14a7s8PcaLKU8b9qWKqT1F95vF9r uBc7W0KIn/5Z0uw/ufu9D1vW9qV1w+SkAzx+AMOEL3zJLM6k6BiXxqL/aiUprhdNlbCMNXPL86JS 9EfQgRQMAPk+32MwLwOYg86rXsnki6itCRR+9Wq8XvBu1DvSGSQk0SoPL9KOdfw/VcLqG5uq2z2v S4/DoA7Reg4YiRQXxPm4BuX7wOTaqGZG3F/ifZZ74/ipsdZnJnXD0+cGEWC4aEyCPv2tAZ/RrGCC aFQhzs7B7j25520TG7Ldxan/aS1yZFG/RHl+K85WWoJ/7kQT/A/taofqtP5qLhnvNn1o6H1eyGr6 bMNUzzfcKWLNn+jdyQ6e4Cb2SimC3Tls6pmdQWT8Y5qsCpq/8PXQf+WaQnQoEz9xQOxI7FHRjoIk 3mHF/2aT4PQD4MMKhpsJUYes37NSdLa9QPgnekUZNdkFyTUUqQNZT+OHdhwjNv9KhFdvlMpIOdk9 81B9hQ+Ss19zM2O7DTI7Xc7G81kOMHAuPGp72Nq0p1GFv+SLNzrJtgO2UaDF5ZxeKA26Td0SFpW2 d3QsH9ay8HPlLQdKqJMQRJObx1yTYG3I9cSIaemUkq5oGOmNPUV/48taatNZ/kjDvZh0z8stpGiR /Yv6w98EaZSP7toa2R7AUheb61V5EtWwA8I/ZyVVaw0u2h+F2mNU3AToUMhhzPj3QMB0u2xFrl+n P4yUqpMnsSBt872yzjby2rZoa1vFdzAOrhW2ERonChTOwHcngo7Yg2LZntQwJI8zDK/qZY3WQ1L6 DQIA2GWFwpTKXYg7e4RPaTiDsWPXq5BcaFil9P1FnGkb9i6y2RsRoojw5DZC9kMCiE42xPmg1tKb QIzXprmclXgIeA9VLB777xfXZ5OxMmGVKD2La9CQrqAS1uPjtthncT+kqRTt0NG6Z3/nXNZFbNZH Vn7ttXyrZsulLNZ9HKg6k6FXLJ84wzMCIrPkYZuVLAlQlGEkb1VBfHL/ehNczNiLaGhuLmDyvJNE Do7++OR1OIZ54B3Ga0ja2lvyVKK4Aqp/tRb9HoUYNy4c8x4mk0qMzgOrvO7Y29YXpSE3CJDeVZvy MGndjj68isI6IZh9s+HanYcMNIfK3Fxpj8U7QTiV9odpLYiZZ09GJVwMfoABG6Iq2KPg9YCVzRVg JsL9nuL/lxzb+OAiuytDTpdPmm5gJ2WF0oc6XwQjbAcQzD1ZS2Iw/PaXgFE0uduI5mex5uVnhime Lv0UNA/iDu4e2Ll4tWzBg5M5UFMADKFmJQDn2M9d2ynWNho7eeRiuwzsty/EUZ5s/fL3gv8WpT7Y G1B0NDOgvY65ovPRV8JRXydjAoFUyur90ZkCwyMvI/zlgE7RBrp5B+9j2p8fPoH1xA8aJPpwHr7m rzGMRcqs9YAjdBC6258DKOQ0XUH9ZlvDf7qb/wwllWU3DU4NKF/AE/ZP4Y/lBlsfeFMsd01Fg6WN GW3EAXJJ+GZx1M0m/+7CNXNb5q/f2ix0QreP4Ixh3utnjFlVPb3sTXHWEIvH/a9RuZrl+YlScnGh uTMTbrVv4+3Wkr98Hhg6zziR3k6PSRr9fLqxK9hfPd56UsdqHotWCAdEvYR4qoXIsd5+Po0Nki4Z sWn3CQczwlgZ2UHdPHnhWz9/YPeCkxx0VBzOJrcuiW9/HMynBtfR/5vsV+yzyJa1FZtFNIlWiBgs d7i6+0B1jqOk6wXuXdPZXT9PwDczllkJAAS5QUxfsrw5AVo4bp/ZvN1L235ARttcxDzOJypY7/rf G1Os/497vDMn+sxeeH4NQfkNc1rH+/TiB0E5vzeu9Xp5H39KYR5MKqtggygwZOmzvpSBqdOTx6w3 ODqHExjvsltdkcvMUCsHgXRQ2lDbFX9rK0eEcFjJnYmQV/YPR3kyqkW/nu3ycwoxHGJsL8wSyZv9 z8ZsGjVUgM6l2VXDxxEDd2L0g6FnZL0wxad9h6fPSEcXuq3t2rMweZk7q5IvoMq++Bt2z6hxFRjd bH7+AaN05dtoppmaJ0VdGSz8QAcKkzSvxOjk1BR9B1bv3Wka0cnOtVKe+5ethTU5/idw5euYqbz4 VL858gyMRuKEK6k4OJwK8Dp2xy7a7HTiDIb2jfYCg438c4i410wVFKTjf2ogJ042HtS8XFiIpfKa m1zK1efBKsWI8m52L8r4fMUQN+53FoJeSZFDdmMTk7UtTkgXVHTFiUdPCAPTwAlOUrc/GW55ZbyE UdbiupOcZxLP9Fr6oXC7kFP0vtMgxrsFNuaOSeC4/0r72fsFqIADfrRAjYS9zKXe9maI+kLflzk/ Xwwu5YQ3ZIMalGptZhQihJ7YFVu3E364ALX2HQ9wJWhwxDEysq4gCVblN0mSaS3eQyKcj/QQoazD AvhW3gOTMUyN1SziSvVRpnHSnPZ0cxV2Gw4kB3gRsccs0ddfV5zOxaGDPMNyUiGMM8gbl0AcB2Eb 7C3GV2fUMucMxO1BhF2+qOkquy7FUuBtH3hGlni8dXoMIks1MRA452kBHJ0wGKSg7tQr591EGxDB w/jBWcZD94fsmKx8S3NgXiRMMSyWG4BZ/I3nLduuLWx9BQit6llmUaxLdtNQmBP1lmdbcbfsHAin 1PRJ56gc8ivfMCfvGLcQXB0791xiMujJ9TGSE3s5zCFIBWZyQGJMO1voStz8s9QlnnSH1vB2dKrI qN8mG7kWBVzjTMAYltNblKbMHLAMJR0WgJtoVK257+tmUlBcYBJkLRXjMEqlBJy2spN1gVP60/Fc 0lHVIyLW1/cPO0/CRV+kLAj/xQdAZbhGQfwS3Ql23P/KHR9tZERzNC3IV7733Uqyl6Nmj04+gHKF Qioaz9rPRGLKF8fe0/ZGLTgAr2U/WqKmmWLlSjU4/AaMD1LwRWdbdThTAywzP9+Vk+oHiKZNi7LL /+4LthRAuWcTBUpEiE1uwaae9RiM1hokjSwdc/vuAHs28PEFoJGSItmr4hendHCDWYJeziw1SA5R +mTRXVWghPMA1/qnEdvfiJ3FDj8Gj7TATxSIR99yL3QnHjiDnwP905sDgjwxlRRnlD6WrOz8R35b JwX6K4AazTzkrMD2FOybnybj9544pOMmLn7l10k6Hzn9X9zm1PeV0XWSgrFbZjeTTsYmU+R0Zzmf 3DutTBb69QP6KxjkXrAr3Un7pYTTOvIH61YRMTnOmqvG+OnEvsQaZlwrKSmD6oK0KkBa5EIPlSC3 0X9J2DWwtjvpkKtErhJxK76s7VWb4U67TMTQXcUY7gWjgAp3oCvclpKo3nIbJbUSKas6qFwYwsIX 1bvpTJf9PjqPiC6OrbGEL6+mNGKOPLuFBrsgIsdZn5HDyJqjqo7JE+YC+TmTksBqxJF8KkfrJ/Se IV9yH476lxq/6BHKESqh7emOtgQOW8rkyes9IXl2JEQeoyArcQJmNU7tM16J4BXDik2H9XRnD2oe 1VqzS9ey/VL7AOR9pdwgZCtSp0H1MHz1iQ6PGDhHNIYKGmH4gdl5sVu2Pilt+Ma6JN4aKsUBZlnv 1wv7Kpxgg+4BWJo9kD6mHxvSE7LkGhvCkEiop2Q0vcgVs4roTVsQSBzRdPHrV1VDjq4V2TEIeYez KAj7LzLq+Yc50Zdo13g2jf82FwicNj6ibzBu7tVhYxPZ19BGOzbcZyO37NQRw9hyo0t7UWJYPI3b yMEE5pLJUPjA2ShmKEzTJI3Ai2JsApyS+4D+kqaAPWlnHUHR/z9NUSQusCCL77zIdDCSYxur8NEl dF+4NXZQN/z2lT9h1MVABknnWkhApSpIpNbOSQpCVoEZrBCRCfrF8dSJlHtKHy3YbqXNcOwaRq9c UxF3VMXRsHoeCuUxjW+xNZbrPR0gTfy2/wtKriHe59rMb+ZQtt+rCApIl1sUoh5b7kxLh4dWrIqn jVjVlhuLHJrXzc+7MmesVlTHiAsjuw7kkRFDG+p2V0PRQyFc4bWekYwuQZUv1qrLezmwMfczmoRC d7Rn3nC0eR8cEnGeZ+qihWUPuAaoig+zJ1RCM+TxyComMg9Mi1ysjZHmjw6aX1UkD9O+U5FgB+Mm B1/SkAekKGIVGFZ9pDMuIp7N91TwMxfkYWs2o8kwNijAEJbYMjKeaugqNV7jAwloVh56E9gZeHNu izos87nk7N9hwetgkmXwN9kG/eYf9yK3ZKXHA368bk7qBFGi3ogyvuCMRLnGWkyN+xij2VNZCm/9 h1VlT9uGv216Eamkdaw91Ex8p5/bl1vBU/34dGLu0FConSd17LWEC2/xbX3dUx4BDfmXbbhhocuy YO0xzQ6zbWBr3q89rJpxtQn7RO7B4kR7JUKCcp+319TXrHE9WOu2TSXpPrvHHXe7/pFoteTdTOyy 3fpbLwrwx+FntGvlsdTOZ7/zFz6juTYLSq0zIJcC7/N/jzv+RaMO6VezN8sngQq85icm96zzftP0 bfI7b7KotQBoPD9FlPnp3VaPEymB/Kjv2feCwheKc3MZA3e6UwzV2WRUfTOUgyq1Kqkzltlo0iF1 KQJNklEwuzfTmJjsuEF/ImDJWjFyYpADCL7l7g2DJW2koSxYmmaGXqMFdDxYzRIT+cKbF9JpTQBs y/wm5sz0PdwgOESTLIkAfUJ+vm3Qpqyc3APgWW9UmGfzk/lneXT89KpeUcqpKwzqWGpk3v8U69G2 sSEGGcb38eFIXCrMQyNK78s0GJ76ALTo2l5MW3g7wizBFJ/CRInFevKZ0mqOYEQn2GHb/A2giqyB d3pmmByPgGdnLu9Txop8NhS/5clFFskeA+TSuX7bnfZWAwC9R+yoQDqxFu2YpeVUz7Qw6PgJkQRu p7bfSY3YUcfEwHKpMpz2/Igfd2RV06mc7ZjRZGnJ8TLLCSUjvFV0EbS0kFbKn1i2z5YuYmaFHcBX 5MhICr2/EKwATV1h29XrlFmhtVeS09OAGfvfLbzPEnSkKgEAEHiB8mw6sv1VSC4rwqG2Rjm+vonq 4trpBqiZ/Mm4QAHmVKmrWlnhl8BMV4VjjjFcS59sJWrof06+tCymQISipFo1evv3MM9za8DGOV5n kYHZV0F4jPtzppPqqChHVm1Neah8P0V/lCLeuUnCh5p9d4Fa5+7FydkD/Q/sVYRkigDOu+fHSMTp wQIIb1mhlJff3vtgkGyK1x3lB3EvAZ6hGdxVoxjUk/LaHkAJWNwXFwZhU49PMx2SdZduJSsSQPmq wn1mQiyxPzzTfEouwepJzrDhcVYvJytKxf4yNpx2CA2iGKTrzYKF21ZtunEuudgKEpoYaWQ6xpC4 9/N9Dl3xG8ZE7qv+YLK0Ru2VeAAWeYlRfyQhZrv7GiSrVRyovN39v4aKTC7lqoCRvIGee+ivMOn/ i5KcqvnCpLKI7cyuk8q5605cZMrarKtIzKH0g60uKEtjD+pHmNN4xxBPkSzOExcAl2JFrnMCSlPx l4sIklOkmlNdyDPXhew0xkB4I6bEAhpJa6HBZaTyDXrJTgvi+PI8GYtH77EpGboDeFBdgVzGg1WO Fl01RR1VluPJqOOBlWG4QXjPtiQeftmF88CXgKY2VbBHMoQmcdJvZBN6tIs0MZbySc/RqLwEKCtp ES83Uxxpu9pBQNS89uuJQx4eh2qqAOb/E8x0YrxTfLfxMuZdqgTgbkIa1M6wggL0RqNrT/oX2Azf +Xbq2YEUYm19xn9ywKo6fj1G3XF48v5NMVL1E2Rv44cQgqWLuY/8S54hFSjQAukZ/+z8kfu8Txgh cYgS310a2pX+pzwR5KNH8o3CXCYCfjM/Zg+cgc1ONrb5OyL6mPBAzBr3qUCIyWEF4u7FAEv/GB/p h3JmLuDIiS6TGrBfZUUwYVa5BjSoVKxTNvO77JbfkhD4kzUsieNC9PYBmbfIfCnsNsZR/D+TuNmq Ao/NS+QxrwSRgJ7ZgjYHaC94DXcWLS1ATUqM8NO+fT/4DV7pUQfPc+3ja5GD9HQtMtIs04Akvwm/ RVW+LrUpoITGJA1cPXUx4ecmknZOQpicSaO5Wh1II0KGHURGwduYH4LlGMjeOZD3KNt/JcjBmbSq MdwYq4PhrdAodi6gmf/i36iHEgT4YQ7W5EI+a01ICUnARyAuOWgblnjOqFGiauDktOM0dItIaBDk MTKaZ5zJb9y8Or47iHqQkrX0gm4H4MRZUTo5giTpXoYxJSSMP/VHjI40zYBnsjDY1hFQX/QGfP4A 7oDQfM/vRcRXdJjXCUOcghFOFZLzdxa8dEHdLkSEWXfsy2VhAR2dCvInZiK30eTaA3Ebt2ZrJbni Vyi3HQRHVGd2DP96sfb5gPeuwRq2/4VYUepbwW8Z0q4kvqK9LtLvmQ9Xjb8KaA56MEfzdaq7Y7ZW zviLknWBjhK5iNfWgSKqt63vCMdVFPZ1GkQHMo5Nx+ByKQ8+IwEThAfFO3GN5la3BNCn8+eNRPXS icup8Nc/Tw9qPXkzrQlqj9xsHt7XXvFJhxVXU+dBahg6ou9CBeIdNqncaQb44Bl0QtUkAwnHGpC9 cfKfQG4z9Po7BqV40/zgKtBs+giJ7p+x8SnY+hXJzz3xavxa171i7yW3mGEyKSsrQ8sOjRjUqduc k9E8Ps0ygzJzHFWwFibS9ZKujB+7dopac4tW8cz5AvQZ3K/JUf/n8K8DZKbJKE2FSnavbLV8SoaM kHsJNgkkP6kEAWRT80zKeH4+OsJsmVBQhHKsvHvS87Zj0W0YMQl0BgUy2OOkTZA+AsR3H6D+dpQH sEcpbfMXmjE1LZmbI7L/PmSRaqPAzJ4fMaboaIh0CJs+6A61MHvRwy6Jx7Hg+1SVnWIUU4au/lLq IWhLY4NpYfDQFTl216ni016M3dgynUqpFOMdjrxkX2JJNInuVg/ZzBIS6g43ioiJF9gXYtyIz0/F xK/dIWkKzYjEUM1qkNTnJJymL2DUpyoRiOm4p1TVFxjUE1DuL6dOMg6Z076/MK/qiEGdpyPb9sAU eYqYA6b3F++4SKBNKBCK2iPanQh9QKG+sz0eo+kjpvrc1kRZvgCtdhXA7b5q96IwE7FprINEzmfy U/8WCE3Qi9GZMZH2LSowxOkIBmurVZRtLXXV1m8SQbI36jQQSRjvK4xsTRes7nVaI05sJGdaBJrm npkXCIPoENg6mt/f9wuP48I7lYR39irS77rsxLfV9rQk5DDej4lKP+NGLbNfS6g0Jdz+BoBpRQWY g4GpTyfm0cRzMRzgN2AxmP5kehulRQ9R98Qf0fHWNAI0pzx8AnNvwGU+JvQBHTNS5Ch+yHLXGCdz EAZjIOhnNIemY0BKnBQmZli5L+lsiLG7YDtE4cmD7vgkjFTjqkkDMuas9s4/wr/w50DAFdYIMoSV xnPzgfcF+1U9rCQkYmIz5hpDyF8mlScm5Q9PPuriSI1rymNOB8kSPHdWEy9cd1B7rQyv8aVQqjY9 a9DPbs6+xx7x3nCJvAeUDuyncLyui46O8uwpYUJRh/nzq9EpFKIHmUgeoTzlYuKX40G0+tCBrEHM KbwgMAdSWHTJPJUazF1XSm0vqoOzXuKBtPulUKxpettGZ8C0K0EP43UJaOyO1WL6DVdWQYwF4COa gckaQsGHCXAJIIA3PmFsKd42bbQhNSBCUSA8hnMhZYOmaXIJj8gsE66l6U1Zxff5rfklpvyCeM4T kZ3JIpL3Df7Yg+oqX88T+vzeuFXR8BjwaPxEXrrNYtjB7LS2TSRabyp9W6Ckx6HmTiz/F5+z9nEc 3/3a7w+b4C6Q+fG0xBc1LXqxVopEsxG2B9MUgFCOEdt4VkyKWOrY5u20/j5SDTozMXLTS68D4WD7 Bp8dAfznMOhlr+04/lVijM4JIJeAtD3GXMkLqi+n75K48EnVtS2/7NX67HhtEGGvYC4UySuu4Tnl HPgqcOFLl66CJblcFsC81wPChSSbyXSCEqsZUNVuT7jL+DV2lqM9+DiFB/0SV1ZULAF1+KwLBtY+ jAEKB75vhBlo2Z9xqnvr1c9b70JGtRCTilZ9iGFfMhkyO6iuzEzoyptmIARXvWFFD5lVxqbAg7y+ nXYL25xqP3CSYoJmjDxFR96eEwVH1UQWQ6wZij4e00BXQZG1dbOa3iFv0WWlSY5Ob3rHglLKRy+4 Bh6D+h3jDZ5cEMcOkgyZPC8V9tvp9CbNQD0AF81Fk8mZX4BAF+bgFjDxs2DivvH3xrUZjLLMWyVy IHztUa/nKr6kvRiLrJQ2++MXndwBcSAMmRYz9LbU3h7+52P2ykpyiFPhagmS+t+sVkUaNRU4NN5j uATLlvn9vZT0B5Ai2s/H/1lmr89gxcuNm87D+qvMeWciZJFDu7bsTbYwwA1DORBbnntS4VlzUv1k U2E6R96PZY/X3IDhQz+zBAg7o+uRpoDR6xUrhsZjzHOMHqyffl4gec0XaPRAXhCI6+x9p/tNOJwZ N9VWZpMVLmNywjFAyWXTRGgUfiximtu+Qs7ZpQ9YA60BCuUsC3zF7cKnRcyOlXHIz0gZoFMycXbE mxrIqiB3bhwPB0UJqapN0vuvd9FsmJY4dlkPyJe0woiXlS1eNPXAAbpVhj1YWtPjY9rzB6qZOmBq +N87nOC4HeT49fBZoCd4iDbGDc0GK7OUoSPSXH5MDjeVUWz8J3v/sEeYeHlrGhJwBAfbAPz3Zk1s BqaJm1sLtwm6GOVyKL5R6Zaw1NCiAA7YneloO0Rx1itJvBYQdqysainc0g/SF2VXr1Vt1DlLYc7g rCYUZm2JpkWM/vEBCqAX8GrLwEnJOI4U21wUzhmPC2mE/JtfFLxBRQxN0fJI1HW39jJ5SOeOeSV6 SXgnmfjpuT1PYdpX+rIhb7Nz+7AGl+PA8AaumDbKrcrVrjgz6M7B63RBIlCMWPBMcsyNWBl4RdwI AwSqstW/DAAgP3MACEpYpHWXOjHwSr2H3ELzXOF6nB9gHFwvhbngAsKZDVxF0Z7wJVnf3HVbB2y+ a4WeU/eC3n/iYsI3lEL6cskI3XlH4tbkKHgQ/2l1UdB/VjfCXs4dUpF3UJBHigVRa0kkK5Qm2JJR lQvklpyRfepXmXKX8LuTzK2r367uZeNKUX6t02BSnM6KlMh3HvXGmgmt7xM7L3FoN6t5pnx0pFQv kxsa5E5am0rTg4I3+bu+fF80eUuotLrlRpf3OSN9FdoM04/6oX/f+31ElTg9T922sPoFeRSBw/SI EotqVlG8I706/VSl1tq6V9lkFyVrCP3VhbpbkwyWmkhutUl7gXfYIIAILgeTlQCJmfXi9RvNzuR4 8MyCNMuhRHcBWxjTohtgFxBGS/nf/7bQhp0r4cOee/rK9y14cNi/78PTzhY9LjLHE+deSv2jsMix IpCO2iZBzh4IqcH1Ed/QoWSJTC48+7yFeVYK2QKSenTyxUVkgM/RmYcHtNCsW1AefaOwb/l/OFeO 9mri6cEG9vVrHLHzqMk/5I0Zx1cm7vVPDSSl3qqUMGBmBpwzW+mYDzPN8p4ShkV271Mw+fROD/7w hOfiN67EuK2EvC6t3bxHBHPS4JbvF2Lgi/pDBVwR4YCVXxC3Uk4G0ibDXCcOZ5DKFppOJhgujeUp J7A3eaAtwepGWSFA7VZgpmmjQzw6lBzSORn8pMs9p4oCmCXh9HY+97YIabLXs0dKQB6V+aol0UR0 7hgzkyK/bEe0MmHuaxAKmylHBfEbtqQm0g6wgLV8L7GtglRYSlMJWZjRJzlo0yI6DGjyS+yntE8g rhr96S2FJ2YLbB6/LZ8+K2L6admXfPJZQ8pPm81b7vQOfWQs8g9uTXhOxbSlyv37oz/DxxWoXbqA SOFYo1vg3BW4tq1QHH152QO2c+egpmTeGkyg0SyXYTwcBS+LdKbfwPN85pjL2uLpUDe3OSTCjOLH PNLHosBN0UQJo6vh+4LPvsl2La8UXqhnLTWg7pNU/3xXwwU5/1s0oqeDVkK7p5KlzK6AcVeLztTR 9JLHLBmxg5f3hfhOFljObw8AHNKWx61WlkyU4GAUYZ4/AzGq9Utx4vntBlvvYVDlndyJ9OWQU27O B7GxwmzrMWV3IfeaQZcd1D4bqMSJvQ/3XPNzpYnGJRp6bBT209aBZJI2HeXyx6ki/GyjnIuBHWpR dcF7vgOypKHse58VhOShUGgZ/1KMbdECTBOSsQIlT3mrNmMw9dTGhFg27dQ1grEml1SQ5WGnJcxS FUu4OLBbv23rtf2ymiIcI5stcpaSu++dhvrIxLr4KiBEwz5b45Tbng0hunGxkTqYTMpzp6oZ94Ow GWqbstlXmC1C0GKyOAGrPMIBxYgBG3Ve9YAFE0wDSZ7PJDIr/6Lg/oVQjqH4FGbQ2C84u1QZnY32 JtVWpnfsGQOUkhXuGzDWxHgLdh72lxpcPGXuC7hmHuM/Z2LWaZ/Szy6z3qp6hqIXOfO2DdpR66By m/DK3mzOoNFmGUH9sgF/ExRwCtuD63RLZiIcOoYy/DybIzrPwV4EHDQ83VFn0wJ3IJoSosbN1Dqy G15yWIdw3gpxsiCmNZy9C6fBJmiLDpwPhmHQZtWX29llmJ7gnL7SlZdlYlIefQ/nI0xFt2t1ZSmj OHEDsPQ2mLarRVYuq5Q84pB4QadNA6uANx3ll4JRS51eXXPZR6mY7EQktKRNjGQnXKESbdYOi5yd +1/FxLydSFGh1HTX3iaj5HW5Ofh3Z4P3A0PLoo2ij9p5um1AFjxKZ/rdEepoSLWo5JYqNsV2pLDs rJnSz+3c56NCA6tRkgxaRJ9o5v05l9e6Xlssgjn9we1y/PFgBzet26KCQcyuOYfY3yHheFopi5/F qytHbB2Dxa5MhrGt8j+KfeWjuqtCH5tjk/4OrDHUKXZ8xD2HKTIceu33hmNQr4n0FlEQkbSmyeGr kO9jHh1pHBScgfg7hjQsyPE4ppY63FNtmV3faghjd8ajEjL33LLznpcsIyvosAm5RgKeGXMJmpTJ Z9dt747Tnmv8AJsEwrLgRbhUUCpz088TwIbSG5NcU7hJ4yIjsjCFl7PY1aVsTzfuAO8QiKQaRItv 0LBwI5Y2DbQ2/VeDOxAFn9ltIaIPH3mxagG8JGVDvOO7bSTRienovTGQOqhCBOYXGuaX2K+Izy18 zrPpPK4zJQRe80WD/cMHnNr1vXvqSnrAkx9V+Q57DBoFO0xdZ8Y+n5t984djBnCdRJNYijOpH4cj RobLPswMjTomeSiJiCtdKRfO+5u3FQBUfaL9UudjIyKT2/B/YiLwpm/pPZMc+hSpjM6iQQ0qKJOh 9tE+N5InHHbhWQmlcstoK/047ReYyiNjAgDLQWw4j0CB8o06JUuU+Sp85P7aeBw0kiqlwnyCq/ya 8tqa4UKQ/s6tLlxQxM60cuE2Jl25sIsvRDL74D/I9E+Mim8Z30p/oYtua8PYYiNY/MtF+pAE2OyD j7NfhJ9BxTFo5ot4aVXSatli1xN0Y6mk//T1xtpJblmy6LQ7rb/EX3bvam/QKtBQ/BYXpqz463fe ixSU/EP9boAZG3Kywq1Qb7vnOl5/H0bQ1rmAUA95lGPBMhgK8Dzw1mvw9Sbvv8MHPEVZxovsiGrt 4tfZgvXtdLr4bYaVnE+BLe7DyRsmsyaQDsIohoN7s+Z49FJYa++Av4SJfN7oZqDxy05JJIDWIiL6 gdeZBNSIV2YAFjG3zQw2VFZ63mZrkY50PU2sByHK8QaesNRdj/O2ULeHRWQcMRvH2lyRHRBTkb6m O4W21f5e5N7qHayHR1H0VjV3/S+GISHmfCBnSiNia2ikHfbnJ7GiG0fsijuNBCgk5RP2XfYeXLKp nKCXcMuKThZe6OG5SUjZU1yCWVasHlS5lJs4tp4ERlf38p5ptrftGVpKSlmxTGpl74KO/3aUjgql Vg2sflI76/lIOUUDFcXyselUDv7uO61R8Jk2e2SuRHXNbgekDxouw+49pSU72fviWgzKOmezc5Jw HtHkB39Ek/zulrFX7pT/s6/AC13MDwRnSmCDPM3n05qW35taS665bpFcv5yUywMy+tpMaGj5+62x qjLkvOlzbqbxove5KDGAYidP9eRl9dyAd2L7Ly1VmZC8ml9PQMtFKPJHCdZ4rp2ghlhdQG8AbX4A tj5AjnRQ+pqiftL5DkK2FCrOrrpeONgvgR0PkVkmJeRNfy4jAb9SLTgzp/kUvnZCLq6/HGrBVVcT 5AFHaJZ3wzYHDDRBYrjDkPJKuQ2QdE43z/OxcrG+cbDfPuclNVCv+KR0+ae7Pq8d1H4Scorap2I0 RTQESGEVFsFP8ZqSYUOR8lPEYPRqxUTkPzqF9o8M+Ht2ilxulAfoX4fpzd6G/pDsmNc37xLB4ldB lOmgrbwtb0nfws5QY+uk9OrZVY7el+3LDcg3L/rhxhOLuzXgOH5Inru3kc5I/4/rBatzHW7RrZiu gnw+n/tVW5OoD83sQPLSVW4jYdS1n4UJcM7F2nZ25wKd6BZ5eP6sPvjodeCHDxxzef+/Ugz9cUnr m7J5F0bcTSPPqkMpXwqdHCxDa5N0FB/jlTHqXitOnh4TRE6yJ1MsmQjYJEr1obKSn4EnnWacc6y4 PtVJlUPfq8d9d9Jel0OLir/XRdyEfTehVjfNeQeOo1VEg++nTeyhbSzrFD81/aEe2gnoPCttadJu 80pVmSTKdsEYp8Z1nqmJKSEGtll+nL7LhRd/AGYwSdFi6z7rVBiiUFtdIZXiTp1aOXwr6xwS2FSW 7yJKfet/UbhKLE7yrLgtUYJOaJzipbURh1KUXB+Men+enwvcv8YTxqp96+KE+wW4dwVaDynBazu5 xhnsUxq/KgrWd2AnUIslMGIKo0GYiGu5bzGXM7s69LrjQg3VqRZg1QkNE69uqFGBd9RnN1gZzUQC Ml7l1nBu8EzWRrkiWZrnnamRgTWbzm6oNl4dbilx9YW0+aUXlL2F0OfJVi94Ss3ONEfSmPkSGnHK Bg8qxHQ1z3RZ3ETxTUgXx6Bi5YqLhB4QFMlwdhTVivCm37/hXmDelVn8P8C1x+8qctHW5EAxIN9x FqIYNwvU1Jn4ejs1kxsAVhOAOXpj0UCGPiLDvcdy8eDcjdc4/efC/4CTJlsezuyB596ibHQP92IG XPK7ZzHoqz17EhePBFRXtT9yTiAnfiw01OXqXesYjqw9k7yN1/1QiO46evzguLRiVSJgALt/VXGM sy/RE1CJmrJncAzk6J84DMKPKnFeUlGJDhSJCfHrZ9+ndXIwYv6p908wXbe+mLB4FlNc6uVXi6T7 wefjcpEqRHYcYsR+8g+DVtltPuzSaSw4sgGlTJ2t8XDaGmSqe3ARmF83XaeuY6YaTChwVCfOYFj2 uM1kyCPTMwQ/dV1fFzi4pUzUs93MS6JigUADUAV7u8hd21yMA9dutYc3KR0Hwj9eseL293/H4cPW J3uDxDgtZHc5I0+x8JkUd5rl4QaGKrECjyN7q7shcJb4Vb5IrpjQw4VC4bs64hHUw05+rLKEIojn +AhLLGamPdmmNkA2Iq2WJ39sm+p1SLqa+vmgtRSgjgfUoZ2LgXx1sCDNj/AJolJ6Pvn6wgmwu07X GUwhfH5bne8dZUKDokDdB3wFONfr5yY/7qRe+c2TcujKTkU9H7EiYXD2/rIN/6+SUg6M8jIgzFpa b29W1mWCFxVX45XskaTXiiaO4KVUZOTqVfyLXG9ijHUkbQ+jna3b9O3TRo8mmLeFNvLSm/Y6OlWE uCJCWxcQgaUQZyZD+8O2H1l35icFEmM7HO08Wefi9ZLf1MZGTx0YRnx/BYj5bn6L+AS1TE/B1c6q N6KB2AxGNj4NCMh0Nt4AXlfBBtD4daFLYESP3TBFM0o74qDHEwAiSpTCj39qzPz3myVJYJXbBhYO dgRbhkO1iKVtYxNWCORQsXUc0yGa+VeGZmynI1IdWCTkx/i4Bl4PNQ492QNOq5q7soO/xxTlF9BA CQs+a6w+tcBBvauMu1xa9l1aDUD0jBRliR5F+NwdeW/oNVQao8VVnMwuU4qkY1x3iob0JgbvSRhf 4jHMdwMS/9HAINSfAZx4NzFdiuly1X/UaJ8RfDPAF955OPBiJdgbAAc3mChXAMUG7aAEXf+hB1Fh 7PRFClUj3GWvSEQOWWm55ezqAdO8E6S/NUMMQG12hvqbRwq0vu6pQIn4lmZi8VdM+7KBygcUrW4Y 3fyjRmAnF5KwztJkM81XfD+lu2asf0fUB0f/IiL5dNb5OlULXx/PCsgEBpeyPrMF8BZF8KEm+K/E H6XiJOFS1KLSnqPgZJ7hHo+2WAfaCtvI1gSVNPds/Mzth55X2uFKHODN3iBJI3HyJe1ZRZXek0mc zb7Z8Htd8Q4Hkv23tOuxXi561hxinrZT5wStbT0LTBB6tKTX0M6qFSrmG7LzQHCe8wANs5vuZiRX Oboyk1Fk3yr84z9zQKNZM+9YcBDKxVZTqdSd6UB9kfJUE3xY8yLhwYpstjtOdntpamUSx6br3NSW uE93FAxAATKss4hl7CPLS2F95rl/zYZ3fnYz9REaJgx3F8EOUlo55r7C77r54+fnraT7+u1NUJO4 /6jZtHru3Y7aByUjl4LXfSTBjvnwyGAttS+zmMtaMzIsV5IqcXxL3XiP1Ak2+wQnqYi9hayxkHnv jso/avHOZZdv2+x74U3/LZR75+g1Yu6gSDhGdif2SwL85RTre3fH2ChH3IAUyZBDxM1PAm5Y8CcP U/lo6mZ1PWQ4eODNchFZwqTnnY/0V4hxzYDbQyGjXigFJbH9CK/0mkhWafeRIFW/OurSqB341rGf Yg1h82nzptaR6GjsqrM9SvxsdNMU6rwwE7JYWmvtr2lfSVvI8eMScPqpwboHQHdhg52ifzo58O+X TBaX8pR601gHCTL7PiIsMYT9F47kKb5tWzxRNzdnJrndZY9XjmM/r0K6LwEnGpZsBU27L4driQhO VH5f52mzK33flP/PDmrObA84OIQD3KjktT1QMUzEq4DGSStPwyapECjHo13XRf1mburnaUBOxaTX 3fzasJbQ1xQY8lqyvymDwxDzPhTCMyHvWP49a4ZqEeO+1JTB5cq4qKd9WCrpf1c5NmGOxh5/nktE JYyDxHTHZHoAf/KTy88QCnMUx4svAkrSdBgg6Gow3b2aUDyyYrIbKjHAfSW+B/1aiB5LVn5iCS0E InuOXoKptZd5yT0cebspr7wQ+darJ1+F93BmtxYK1c96g74vBf53QgumjknRrG2ArvSj9WGd/Dk3 ScRH7YUG0BgmFAX+w46xDaPwhBah762KtOpx5KdqZ9fK+J/g3bk1dNiRLvLIKdWzuETbkUMKq9M3 fSoD0QE9rSYLM8q0Zm3CX3X94GUeLE/SD4rR/Jfn5O8vtj4KoWt6+ePKB5GDPpMnVgTTtKdV+GtM YHvDxItFmYwlbgPPnv/aR2AYhkP+TUcdj1zHBaZ2ueeC0p4bQCwxr+oCI7KKwiCl4yG05xjPbso2 6VDHTBg4BAtJZJLrsWUfcpGV7rZTPexb1aH7JkDJIWsnl6pJnpGvnLKgK810yIfj2EV+IulWlndy Yym6aTLwjtVIwXqQ8N0EzMUy8yWNo0Ivg+U7Tk6yJwP9Tu892mdycZI3M/IeUwWH//hvG8PF6m+d a5RDK6RsnocDa9b8NFjhCQbDX7XDNQkQjFOfJj1e0lUqjIGSWa+O+toantUSVSEiWFa1EBqXScMp 9CseWrMyIiUZWS8kkpgk1CszNlVG23PEBGdf88WpVj4Wnb49SbPW1saQZs2jVUZp4o1Zu3WDjW90 TncE8feK5SdgJpx/28EQ2KpCvVICInXmA0qmItTE4ytIi3TIwDW0MjqSKASnMm81IFDfdq6tbjkq JUjuNY23G3y2JY2nB4T4xZZkkHQ/4/1Qi/CEjZuQ5Uwv1WyPBMCMCxYUuANUPNqYqVFyOOvkN6DY BO5bPEhjr3evZC0BwBdf9YKHdGva4QKYuvRFoiZ1RM5Uve0KB0C1TQ4RkNQ4MSPb4PsJdlENE0++ 3W1OKzMtUPLOM66NpwpGvSoy4roYi79QRs2iFyhLEHUwPCBAaMXir7L8jj+Uju2dMCQ/tjDvGb9n kCKslyHbKgguxvEBTZJxgUqh+ZheUTz5bllA8b6+vxUjkD3Zd82whKA4J8deJI+jGbks1EXX/p1h eHoBsQvhl2825wRqBq+u4FKZQo5Frqg7kjvaF+7u38zM2Avvw52ZzF79z8PIqEvdoVCUfx+xR3SE cLIzQUpMYE89sxD/0y/A74HmM25q4Qb6F5y2iW+wDQA/jOu1oiIWJW/UZZeo8zPf0fIoQSNNVfWD tNvaGcKailen/l+ORwrFg3DDiMNc5+Ook+CafMEmbnHTIQsI0WVRKMJrzdl/U4+Eg8I0XwrSaBRi t67hY9Wb+8UaQJEH4ltMKuYt1PVB9BNlbsJTXHGc5j/aue+ojC8lKtcAI89K8PXbLSRRTfb5Fp+j 3hjt+RMO+1tLJDx6yIftCmG5e0JDPnUXh/ROuktahRjBaSqmBmLYc9aNF6htOlbAm/kOBMiO60n9 EK/YVGsmuNC68b+EcpPciuThPAUqbXPEI/eREeICJK+z5eSHmv8hTESVaQdGpj6F5cHhB8x7Yl2/ gsZ2EXf8F2S8G/iVAjdkKGVNKLBWNs4okttlagdAlNJDpdXG0hEzXNvuD8MRSKL+iqwo/9Ttm/D5 ioD7r1offO5FWJU6JB2b28w/9nseaRNtoaGMczEM0xxkT7A9+mP1O7KvxNYP48F5uWtUtAYkWkBu wL6ck8WYP7oqfIkXIUPDQJkOsQdEuvLcLAI2otEPKeLJMmNmDNfdgL/lBw/L+7iaSVa8eow7tpQ6 iBy5woJ05ZKM0OzAos+WpI/ZB/F1yTHnmqeSdCcBxrqtuJqgeDhMPNeVwmJ4s4vIo36o+YOdVS30 Cb56xEZj2wmLIyOzftVkjaln9X41w4BK+scyBu9Uk/+61Z4tqdJhAnewjHinL8LDus8tyd8+d7aa ybV958qYRCl9wshzYz3bmFngQYKgJyNqZ/1yqgups/hFyfyaH8tzyPDqmhfP1CzN3lyHNL5Qc9Kd eqXhNandnsfTaVZU5zI2c6G6+l8LkV+nckdRp8AJYPaJaZEg31N0oXM9ScSV56NFun20DGrX8NoD by2LLA9F4AscywbElnwxBF4yDaoL6MSjA/iFRJ7FoxCK9hm9Ce+KUWwmdrND2H9EuYFQtME1fqes Ff9CRhntFpAvA/F+g8sqLgtWUGOrCUutaYmS/hgOk7TxMjTbu1Bv1myv8Y4csL6SRKOd0U6uHuJ3 od79Yay17/CxvHyVDUL4oJVbdvPEAU4h3ipOVtM2qaKd1sNn/hW84lispR2dxUATyjH1OmKTBjKh bKSv8qShd4ZvJjFHVDbKKd6Slxk51VLGY+qYypaXJVqa8Dbqgw16nLoeSPWtGbSQ+E4EwkRMI268 UQziXpfuzvqC1L198XIco+nFvjjh2tEdePnm8oPpae4VHnN8M3CRWFKB4Oh7N3vEms+jYPxEolqs OkQhUEPYAZVN4RdDi/NuwrrenLx8YSg44JIBpBVFrwOtJOfgSDnNrQFRUIXSItB/qVHY4jVNavV3 4A8xooD+9miYQv6ahlK6iRyw2DF1DgE8zd+cxTG46JjN5lJ2NgOKerkr03dy4d0kKpjNLDw5DUMx r+g9RiMrh3bbZpsw/apS9fruFrCRRKi7q0en2c/iV3cZXWfIrssGfhfPe3qD4IA7nTDrKEh/91pb 7PIRyuC+qnIvp3vvcBJ2qh3ltZWxp47HIqa1jH+jaYw406O7iEOC3Z8jvVdpYPx3fwtRTkyrgebQ rqf8bY5sGHrEgat08frKRZa4DbHv/SU/KRA9Tddhoj78ZGj8Prpnb9t+SuG1oEobkYwfdQ/gy8ET Qdyq/F5kRypQAwOKUZwgeBW7Xbr66LKbk/O0YNSn1Gs68UwAL5U84y3pkN3QKWtGnnYx6htYRQsl THgETQpTdPFZTnd5h7OSCl8rKsCWk4bATV1hEqOm+kGoUWz1OJaFAi8JsI5LD2wEo1y7ZfTgAj3c EPbnhGhyuFdDPlcL1Ccyg1/vQiX+yde8SSduov+WWOdGhAx9ehsU2H5l4HnfygW2WTlYDcM9Qbtx 1ytX3zoIRcUPSut/7aNJ17OHDpKiQ17SuanLaOglvk0jtny9v8kbFVVy+dlHNPbU7gDDbj1syQ9i rVo+wt0N4L+zmGpOEEd1QXcFmrdE52fgIDP0GZyt9HwisYEA9yvFDP/E1LY6k4tXntxcP0nfMcVs YlY7/mTJYi+hoHgvxczlh/c334PiCAxX1LvGXAWWDU3M4nJ0Hs6lhfzoAdr4c9tsDFvhHtVXoqAY weUN5ktzX9l17NWMadvWPrcjLvr95H3VT7005cSO6GTW4alaElLj2QaFqJR7pI6yGujmCUjko35B le+Iz0x8/G9aM9QAC7WQtJRqAaS/NDdKgJrSa0i4woZqbAKh10I8ywo7kZWvGa4JLrBnu5Qb971g ITRXz1E/eY/5120FygA/kNLlkDFlqmCy4YWvNqlkTV/JmQwjpy3KiGI3BEbyyiAzwdGSCf1uwGZQ nSvub5GMtu76HDyY1pynn6NMEK7cGJn5hc3app1gM/V7SCr3IRmB3MQnCbwy59+f5nR9Qp2CZ3jy 4prv4HmhH+cSJosApwG0BvsseXotPUIDgwpHbiU8SEPL9DvnHwkb3Xtenj2PsBeuDCQJw931+adi DBCdnvwPe0Wo1fNFnJTM2k47butXNLX2tGRtbnK55Fd4nqcvURPPxWaxDsiQ2AwLZeC/TIETA0gD NDWHi+za8A/1PTZsQx+t8CM3PJv/4tP0mQ7gxM0kMt68Z+0b99LHJXB3+30yp2aWU1bIQ2c1hSyu th5kr66ewi1+cxnoSG1Pb4YhhjlmkPoO2L+fIpt1J2r7jdZ+MAIP9OBNBS76cKV5z2Ng/uAdue7j q3F2k21taIEiK+ZFa68SoKNwwY6bRE1HSok90Occ/1qeLz7oZ0UlRH2ZoRKyLj/1KXgWWJ7kwahg IV2+v8b+NOWdrdKXR1F1TmqJA5jMYHq5jCl8IZ2ciM0SjaMpXWXtseIdMS/8neAYGnkNaJLh4PPF 0IpKkFRhe/Zu5ceI5JN4VIwSA4lP86vFy2crxd4Kckcaj3cY9ZTErf1HQoZKw3TgOth3TyZhjaON ARcF6qlOuhPtT8/XYtSTtyBMIvbtART3NJPUrCNHvCBiqxUaCAi7U2s0B8Ig/9K1ST+wU2Jn+alP 79I8/D8GNmCH32epoO4nWt09BcIruPorL194NTo4Vuu7DrCKluzNvyF7MgvkNPCLCBJ1iazTQHBl Fvox4esHEwE1dl/c7D4s2Q+82F3D0Z9dZVe87/aqcpzqIwOJYmo/u6EcPufEnONXSifqARFMjudw ZPtwUGR00H8sdqvFTHf0Y95lSJdYlipB2HugrowLpD81CFAJs+vQS3A4f3WKvbyGuPnDdLxahqMy UXED9TNO8gn333sz8Xkrm0Lk9AlQCMrQyCVM+IW4CIymsAkniOadFQx/nhYtrS+woTY91pH5G8Ii DB4+pAoT0PJMG7a6wpGDqVAL5BVAglW0nqB0ZzNv7fUU+qN0uAHy9i+rVOjxUmr6ty7zvwgHpDYG nrNCX3H1dIPhUrevJOZKZE8ymU/eMVl/7V2kqdyo4EtkSI8NRIck1L9ObPjWQf3Xe3ndvT9br/Wm ju3jjHQWpUWeZADSmEqKtSQ1VVo9mWlHck0Gbe3lZormqsCVh5kxF28kjweK4NME/+CP4n3pXOB6 sNs0VdokHjBjy0MkCHF14LZAnJZmNg5BZUCEqBTOnqBuXWTHI+2pEYzCH1Q5gdYbXWKyorAQV1R8 M6HI9z9yydUxzytQIn21Hom+X+h4KdlTXAUv+c7LyYPir9xlouvf6+6gaDSIxwmjiK2UdxHyx7Na VG+5tbROu4I/Zse4yGTM/AGjNyRRFXERPuORRY5sfahzFsuPQY6F7HQSrzyFlHq7agrIK0XqtgUO H796uP3Hva6Hc341jfsemW6nWTSn08NQ2aUVIdgSFywMSqd6ASZ7T9QhKidfz4n5X5U0ltj2skoO QSWJMhlZufnkSZiLFK6wbRTq10qafGh6HUc+Hf0AcgODg/Rtep9fHtTVOPKe9ut6GKmsMus9QXBK 9I0ot8CYeZsSfukgd9c1QDX12tRXDZx4mthUvR0jsh0BdWVZKdGt0ynkWVTr6/wwYg0qV1ublD3S j2ezjXdTm9JhOVkGdopsfQBIcUuf0VLQOLjtt35dr/f6bVZkdRjeoqQ5rkCUGzOkOk4kBwR/QE/2 yaNVIKoF/EHJEAfcNqWoJ3UcW5+UKooNuvOCgMRJsvjbEeBkg/cN7e45u/O2RI6BsYOHDwWcTeJA FhSQGvJjQ0rDPkZZomtq4278OhMcWd8F07WgVXYle3BPCDARfO5Qc8vBXV8J6dXjoBzBSBA+XaEx fZjRoAyG66J/E50CI7y9qSviUu9cGydTna5XmyPcKjjw+P88M6thQQEBmPElAsJffrOQMRpNI49m DOejyNno4IGgmtXEH7w1uYbmZjTwMaY4MlxfvnJe63NAsOapl7ocAATKHu3BbKKn7kw/2DKLzbAd X4jpSeQ8VIbpjdWg0imJSB2rL+EMuBZorBe4WC5mZbJ9fmMKuYUDy20cf92VKVCMilBh8YTPkb05 JucXezr7Qf1w3MKTRG5JzCba/bhLhCZm91rKplamC0r8HjPdUYqttEw5fnr8PImEdIfROR97a80b ur6NSt//uzNxW0Ya+IoZEVmaENZMSYzPJgIJWZCQTJtVcJYVCWnR+uipAnSy9C0Dsx0aziQWgpT5 bi2Q4/v46ng3rZ5gjZ41uRp0aDSEICPG1E6mAOXmkdGj2MnAVKBAY+ySvWoopVhQLZsiteqMYjAV q/YKsiJNcg1VoGqnaBR2+j4AjDxvQsD8J7c7sjWSJgzt7i8XUlUlVHh46l0JVb0VybiPidEVpiSV SX9zXvUaYkq6oJu7ApgOw2X2sC81OCuj1qNZJn3m2qKRnLNVnkEYcdFz2gsyKwBOU+Xd2VAHfWFz ORpIZTnWqEx6YYxYT0HcVtjDwndCdVltFZGN8WNaHKvtwzbEgYZCd8c7Z4O8YMTfFi5Lp4qU2cr5 oBMVHUIToTUaiPauHanBudVpcMotLnkK3Inkl2DqEmGmU8b3w/lCHiN2zf8y976+5U6dh5+uNRxr VFIvGptqRJN+eAjLMiztx1xV1rnB/41lImyff1qrZ5oh/v0X3MTGNDPc7mj+lYzpFeRVzMBoiuyS 4vJlYhAadk9XH/UPOASaYQXg0enAwDp+39k6NYH/xEQETOUJV0vdIhuCPDAh4jGvOE4SxnDzWBp4 pqnevq/7JljcEb5/Cn2XCN+oF7lPrugVJ5B0WdIrsPez5ZFxiNZOdwmk2/rk1nj5vN3USDdBJKIz NQvYRMUrnlPdVybRKyH21+WSp92whmBUnCMOPd2nfegypqozT/n67zUJv7lXmToTEah7XFPHWE4i rA8MAXU4BV9S//EwojRkNI/pk4ZRGrJMecLXXNnfR635IxOa+ktFl1FfkL/mC19D60Q8aXmL0qP2 y3jj/vefkYOpJwH1x+gxOMiitbgE0Ctmr8VX9FkpPIZmDeqkWJgTakH0TKIdXC8719UK+erf3PMQ 69ShQjoUQel3WYpSJUt2OctM2l2387F4SPBXfnIfACr6F87ssScXdpuQhyTew0bkBYsN/eAhezbe 181tgsPkmJRPwdZHt0TzlUY5QjqWN5bTyKcdA+aNPGNRoHhTyGqrAjZNzPjcP5NXaaqfuiXn0jID r0JAGg2SLZDIhMA3/SqLfFfjPniqnu31CULlagXDnXlyJORHIspG94/+9e7UKskT6++z5EP1UM7Y Fash7xEMbCxrZ25IAfABtbWQz46DgjwhE5/iSO/d6Kz3czETzlNMsNa6LdIXCM3rV6/mv0UjRaQz WqDM7WSSOA8/cKcN5LqqxzVhMxghWZfPXITlnAanVRNnXeWONepWQNysQ1pErk7DcV69NkxAlnbN kgCHkhpt3BMUTLL218JlwK4wGMonXlGmpg/H9hyxksdkEfRo6mdYvWktIEHPBakQkCI/zNh826O/ 4xbvhWs3bJJrAMbW/wDxC31Qf4a6x2MWtYdnQ7/vm+5wg4TrwTDJIo7umsuxB2FvdoA6UTtD5ml9 XMzBsm2LnHDYnAviytrDP9iJ4mlSJJIfK/ZaswuhqLFkAIHDQXwR38pI0WOEe1vwmL8htHX1SUOo 33gXlcqz56QXzt7h0xPmVEIwu8JpBFC8FEHovKM0YcrF7fBbAbKndaE9TmEqwBuF2zP7zQLDiDw5 +NkV4I1VC3dk9Pj+b4o59GS5/Z9JXdDGT4hGeK2mE0gHQT+xCU1dlMdfJqooItowXaK2cpa+1jyr SblGwULsPQNbohW4CH/cwHWMafCTG3hTHHQXSGkaPui8XcMmuOb3cjv0RISYWH/Boronzak0ktKr gUPs+pxcfIOcQLu331OB0igB9HQZZiWDozn1XEdsKwxvwRxdUzsiJ4wl+qOLy5cTYHRDLU7OY6iw PE7mSBL5VDV53P4XUddBInAUXe4Zvyij0+dWPDSbZeuS8BtHUfZ4pLC7gda72LFV3lA93JtU+ZHW +59ay8kzuBKif+IdeSmZS6S8ktf1sBeb7ShZzrrZZbfrxguV5yfItU0lnTrRZ6plMsxQtzdCgsWS OHYVbfXr4m1+etH3jFUxhIJbUqc1MIX7y+ZzA5msIYdiZMkKisHwHAJLuYDeUBAU4cbieauG89Mw yG0vGBnoQvJBtKF3otL3EKMljUFZWskZhYyv7CUt/Q1fhIBhyqwfJJMEY1Af8a48sm9mC/8MBH5M mN06+4QtU2VYqUN+hlKzAMCBh+DjB/2LDLWxVtIbFEYZom4ljctu+1uz65OC8GQWfjeIo7ZXOLZR n0UbIKlv/vufm5SHUiaIkEC/qqChHlFKp3D0WM/VR1H5C3z4QAbhr9c+JE41vg4uTY+JXHiDAAZf Jq0Qt9Ywh+7hQ/AMhh/ZBsx1dfzJ/v5MjAEwnDmY82T7CSAwyHNuhI28HeMAHTD0hE08Vmw6L8cd 3miEyIVD4UTEsUA8iOEHR9iwjOhclCa6cgg6oOfPFpBGoiCpkdZgwe2tDuLBpuiuaw/J+cH+k4Io BHTO4FozOHTN4isPDsF+1AM8aY/ef5vbpcfIeb3HVYKpwg3DPItvKsY78ehsNAdANYYLzS7cqbjA TErxc0zVXSS+Br082MUoMMChvUjHlixh7dRFoIo1M97q1BkAE0HfA+qmjDwO23jgGBmBOrqmWQLX lm3gqOXhGzJv5vlL63uUHWdqvw6Omru6iWfMfcSC/YpYwp9uZRzF+mJBL564AJA3kUSNZkJupYcQ TRvl7sYfsy56Ph4axO3LWyJglKDLWshC40rXC6jcKgA2qJU96Gdh98W4jpxX6wbgFaM7OcZA1SCu IMU1+V/7TmC8YdLcEK3RhyySo9ih+0j9BAwOpZf5AgnCQ7yCc/Ljn17s2dkb0nodWD3mGqtKNUN8 f2B0b9Gg/8sZTtIg5rml10hV6unh1g4s7nFOljiJ836Wq4W9c2KSqk0W3j5eLYTmP2RcOykOkvLs rsG5QvsIaUYtIHUjLp6daNTecbf9+WAeCV9ZYQ5x23kaTn/nnyL+DqP2vQHC90Wg0vlGRPqRZGk0 TPRIPMI95L0JynCeo7ar2VcHisfKW8k/HhJ05wRoJeNJrW32rqONGsoBVB1NjTjdrxoQgg0sp0tg kJtyijk8U/GpQdBOGgcXow6RrvudO5p+bgwyBWB/lf6u0FUe8I6VDsqxKuK75m6B+HEFATDFVhOY u1syQnkN0DeHNDI/b01kHrBriuvcbPE1WkM2vMG7Nxy/RXfZ2L1ywq+rYJZrWa7qOJAyqEbtFmwl 7oLrLdzt6bTy2QnrFYvKvXqN8tbeWusbK5L2jW104lG4iDNhoqc20FMtkR/TEQREerxofH3Q2mTD Eq097WdrDz2qdZ8z+xSMP396Xqgrv8orQ54T9WzStV9A2k9AY6tF+K4a7urTM/71a0W5lOH/0980 0w+eqtaWoLktlYHtKzBBb+mq0BBOI7uM+oOGjkYFXGIuxQBzHPxEJqTZBh5u+hdvRKY+5uZaJlOJ OQhJj+9NkJXmw4C/eVUyMAoTa8tIfbv7mcB8lodW7ud1Nevdu3UIouQkc6r2Pis3M+mnQHcSPimn kSrgf1Y8CQ/bkpIZJNxB9GtNeBFb0pMeyS4MUbJqXcuU4NGrnKShlcTbqqFC6j+fC2hOjKYldyVE BgE2HFDxZ4/XeK57K/oHm0ThnFYyKH5usnDJOee0/YfoMTt6ILB26Meu4xpA9Dg+NiI+BHeJ+xQH mIx01/3RNBUr0b1dFVoExuyJq51sZbumAvG0Olg6+p1CFJz4aqzQPAtKgj/mpgBZA/moJZN1L/AS Zu3dcQl6TOVMcaPTXyYp+idE7HJYwYClcfLzKGr4bcv2kj523YnF2Tg91P6kFLeY5b+7Kpfjccqx YTVFSlXgdv4bxh7190ch35KXIaPN33FTLfUWMZJmsn8YbSVFliuqf24QJJpUbpD1efMkclD3xVM6 rCBCV/HX0QczaN1iP3K1U5wMacGy/QnQCE9uM/GyRjOASKqJbuOIcuekCjWK8e8ArGOJFwh1SUw7 XUCcWAcx9Q4exKky/nv3EVt91LxulO3wB1h38iDeOUZVS8bem7VG6RPN1nwxcHhgRpfBa/Fn8XUc iCLDtubYf3tYIH094S6nj0FSiFxRQZdcqhqkELUClycPLfa0yX5BmJbAw/lQjQ206dQngPMVpSXD /NVzn63wIMDXK2/LMJoXR4lr4YtBafETxEN3DoV9y976W5PRzoIbIkfrSmLttFhljm2xxIw5yrzC TvTgwsE2ZyR2jC1W9cEIhBRpaaOJrZbXqgkPdKoTV7xZkylKm99V8t1hi7iE782lm1PIoF2/u0Cy aSep7ahoGXIxPgTAL7Il+/2kerkVx363z06dcVeGlfsiQ89lDjhwbaxEgyra7QnIUL5tpwSegeFc gPwTsOsv7m5LdLw6NU+DcdTtxsIxCLDkv37B2kq8RmgtIolP9ohIjwmqSbwE0jeJVBKYcJNIL0MH bvVFrgHhr4p6ExDmEloRAW+oiqD+zjqw+wrWpbTg4UiVdHIIwZjgzs4VkRa3kVeK2cmsW6wrXhcn XNbQHWpP6nhy25AG3SgWkNJkhZKd+iXGdqdGyb31NBfsckAZMnWbBBwa3rwNzYPBtuN/pPkbkncq MzpVFsiedftZbZ3KDy7nD0YD8kJ0XxJWqyU0qU10Bqhq/5tB3RR7juB/z/jKr6xrgvMxrrNOBdEn F2PJaFbDD7WLGaECUPnPHJ0NuAq+DCN4xH66rCUJQimEW1s10U5zlP8gE5zNhFLkvI6M0gLI/p9L KUQy7ZS60XErj65SHwcy9xwr/OOhZLiS0lwuLWqsPTAlXp8Uy/um+bgjHohDjdkjSMfl1U/ZWeFo qE9M21DDij1xOXevUyfWWQF3mhHK6jNXSVIpqhh+GmlNpLt4DIxWDTlkxIRFrJA8oLZQQqgUcdJf NSj4V3vnktmllasSdKedzdGgxlrlD4FsmD/j/z8jwXom09e3QoN6R6D8ZBXWs7/NmK5bU/MjYeJl 0Eg9vhKPyj9Ny8ZiGj+WbIbSl+3U5j9OgJzUCenn3noZRgy7P/ovSkCm5dF5S3oLcEjXIXH+ZCQ2 jkBNh5FV5+U90rWgqdnI8HtkvSdUlXJWU/qGXhRwSB4S5TnSy7Ce530nTvsY83G75Ih/YSRUIPCw +c52rEHXs0PCqjAboWkpeDVVsq0+T+nGw2gbA7ZevJ9EBezE9k0/zOmo4ymTOPBkNz5T3krrmCpb mc4ZNvVmIiwYwjFrdbeZUnYGFsbKYhHJFTcB+IHPTkDQdvsa4T4OVz/jQuk6pd2b5HwTxHCMtuR0 cVg02AL4K5HXGVJBlyAghGy015QnX2bWfJC5J2rMm7qDU6Xkqbb1XGibWXXYXU6tibrFPb3d/Jiw RXn/MQBx0x66HiCyvJ3nJhC9NIfdOciAvJVZNy2s+ORRVbnkVKS+AWexB21h+54kSUsP41HWfir4 +lIEAAwYZCOKDWHiIwtscj4EX1Do5l58b2OGodpkWdJYV/ZKUN81YAbehlZUQQQCCTCDRNgsQs9n tk4QkZmRqwieGn+Ntr/VFV7Lujwc/aR7fRe5yycN9azxiCbIRIkapryfU7woz+zsRjYa3sVKJ0yJ 37/if2mwTmEj+MW/myyxUUm2nTuwLTFmBpPmU96gNEVOwh7H37kbygVXhRWfjsX1PpkYHg0sJmcf +AiPFzHmIKAzKMwpU48WcjGXZMfZ0AnUH7mGuNnzKLTeKNLgljYvjU8z8bHx3h1IGuXT5XcG5Q/h TQguT4a5bRd4FFwItYScBY3LdOwmcc2Qg1laCoo1fOLUHLtA2Cmh416W0jm4rxMbYvX58x0hc/mE nzvjmEJnJO8pKU84irVVn0tvWvIs5tM7/x3383Il2tSS8cw3KtegYJiNSdbxPaLmG+5kFvgyjCGY PIB38DdwLdYRXB3UuFk4lpf18Km3rzWENKV+VRQZYC1fVQqVoGUfGkI0W9s0nvziTZ78n/Gc2aBg DE41ebpyWVA4S9fcg+v7eikb/49WAboqb5qckBQvj+P0xLJB6h+q1luLo8bHobtlRzCum0tOi8uC mNTWtEVKPnxexrTMbZfhU2veVHIzml6ica6POIp24fBdiGAgs2VxtU+fENMwQbJpHmbylQ/MwOxf 97ZCKgJxKjj2hxyKhacp4EQl13j07/6v76xrl1hjVYncIohAca02jehXTrM06zzYTF/UXzNGj9vr HnOh2joZOG93CLTbmCgkYJvT3bXst30jAdlilKHN5QgCJQDHoJgQqywzH0LJYp2d+CvZkK9eqXmx O5DBUPf7hww0DnfwvBNY9zgryCkwXhqiK60ShQvvq6c+aR05KkUqbk9Wcc+9PGPUFVWFWlQMYoBK 4L8FEgj2sUEnGmJhIXPuN+J7iUv4mOaXbLFj4BrQ4stpPh2yWkKFrrZRUUtgf1jDjIyIjqjYavxp 7MP9tFFuxuDJ/LmFMwM8nfhTdzjZ1CRpzJ14rPw4ojJXmtXqFD3s+8lBXj6LW9ae8BGCMMTr+vnZ LED9VUf6nKVUOOzObSHgBTz7F6JEmt9vh+R/TeslrOcbIvWRGit5TFc7qEp07c1AC6/v3OaCYSMb Fry4AOKXncx650bz3Veor2wwgarIe1X0EKG+7KlMRWYfqh/8c8SaH03eOlI3+JDUCzavkYF4Wvpz xKzaIIcB+MqsnrIWWbGm6SI62IM+dhnmTHpPtHQ7XAtt2z4pHTo0z6xabC4bx7T8uL4Xsk1XbCDs zLNJK4t4vcjElmHCThrG91XtV9Movgr8B66vMJ4cxM4mC2B4uudT9bADVxU2k44U7+hgcrFEa7F5 bE7Yg4T58RKOzUfWSV6v+K6qSB1+9U/OVnUTE/rrHC8JzWPbzS6EEocEfzKkdwpBxqzpMbj7Coq5 GC5+R9/jW+3Gk3wkR0VjDr51M9qhiJfCJ5QaEWtiUjBAOXtfinGpQqYdSIa0XLZsYnrYzEqqBgOa 6bxc//kNm5mXKY770nd2r+H5G+hIc94slovAf5sODc8dGckeD7HDov3WcwA6Bm0ev0dw6R7hdXpE 6wGfb3mK0gw+Otn8K/TVL3qmyWCcF8zJMaupatmvXBY7miDEZ6Sjqg/SgkF+Pq8rnNl/vM2lKh+W JcnxcIl6E0MNaWZ2qCsDXKAEnWpT96UuAXxBR8Si1gsvOiHQnuAufnCHggIa0tBOCH5IMF5jG4o1 +sNH1PjYRMHBOTLNYrKm503jypnGkyYt2+jKdDF2l4HYq3xoMsY3WJ1g0u7LOmVazoyu9qBGhhrT eFdIsxSI+gwkQK+sEJum+rG1P/3IeLaNK37SO2E0RFvy/WWXmJH0PEMFi8znk4fuODjS/ENquRq4 cYfGkHkh6gfxtyi6EBJyKIH0Q32my2LRI8bvhcN/h/RHrAEIzgH5AY7lkK62W06Tii61+zALZlpt hYvwadmkM2PW17UanCsxA4QiatHImK2MCuGri9fcqNLEuXvVH5LHUFRl5VQarE705iMcnhwqySDm iDoyVFB9xlpqc/GicifgfXtuJ6inLMXrnIFQgBPBEoXFpzOfukECZQn5ijAi/EywxrmvAB59xWFH HD/ofhqHTCHNEnlWupofT8p9n74LVRx2rrf9qX5jZcxSJK2qM7JczvY8uh6l4/TwIs8hKS5bdP+R UvTQIV/2Xe4qy3ZTKE5D92RmdoPsBJMblHpoD9WSDfViqp656xj7X6VK+UGSezTaTXkllAeMHbrH j1Q9tk6A7o3jWEsGtqZsi8mPnAHb5oQYIsIue2YD9gfrKobs2dvbN+NQexcfbOMGgUR4tvta4DVZ XMfD4wvt1Ier57lL8+x45slfUAuUeG8jcOe3GsHZkl6IcGEkbYyMg5u30nnb03aarQObf8TGKUG2 M+DLlEzfN0+Mfho15wRS+4rHYfXfs+M8GVEwhlw48NgNq2/8EGVfKNf2Y5d/GFPM0SByYTDHewea 3xCYtORLgIk1FJIMFXqnMkJcTtdjxvKcku4SubUWEU9tisRfimDwF78UqMVPAdpzxqGt0KMv+nJZ pfyFaraLYMtjPTLsJnKl7bFu19/mcKmL1oXcA7qOnFuDDusWy1Ryxcm1Qfdo69p5TE8hTFy6qcDd LSt6R4OABMxBiAE24OqphEr9sOYi8miEQSMQl9Y4V6+KMUOUxcGEbq+AC4AbQ8EmLyRP/npc4NHI o6auha3/xhltwNlj11dJFjdgXr14LzgDtLEFtP6TgrFeS7dox/0UTIlm8bWwT9lj/RwptJSuQoWK M9VIfx8fHZHmxxwp8UYKGVSH3qh02npaSpsgEbad84fppetJkRf1ABm0pErfx4XjIo58ZBijRXSM yOLPIp8wP0w/BUHpRgeSHlJIC6ZP4515fx1sbIGt9XcWzF2M13WueQGX4UKBs56Ee6nxuiyM+8Yw LxQr05cAp2G+FbpGlGLsPd4hwtaCFbaHdL/L6qPK7JpSVqN/0J9COY20EtpE4o0IYind4azwKaaz 8cozyaj0Ud24zRGGHDJt3xNs5ZmSc1r7PxId0Be1AWi4K1qKNW4vv3+69Hhd6uNxwO7yKE721iBF okXv8ufpNV6YAjFQ7oq/4BbepV7gUAq2kbMUOhApp1fIwBIYKi9mRi8ZuX2QhCFn0emOWP/BZ9kn naALEF0cdXuj7JLBvPFmUp0Qpu4I1jhD+ZrULwrlyKKyinb5hWh91KR/pNw/WPSPJEwmg+gyhd7W JsgFHHcOm534ecU/NON0+LUzNhbkiy8fdubylE6ghsNjOAfBqKfBmqLmSte3oXCHAgjdaG7LTRyM lvuZPWu7nGl81KC/5uGGTjf0KKdv/um9w9yzNDOkrdSuNouvBTwK+/89W/hEOuqFA6HiJ/D37jFu +Z7qbByxKghHSbjLbx/Wl6ESQm586a8od1m+fTNOWdpKVYx3oLYOWDd3mGsCVCdpCcrW+e5ww2K1 fHAUf2pn75x1nzha9TkvG8lobA8u8mkMQlGO6iHb5Jr+82pIRqGeu5K1vewGDVDGFIDsnkpqLibq /cBd1o8XOYP0KO30E9Su9LTqiDHOddTpDPlietv6D3DdbrpdkqJZZwlIkDahzYxADQ62E2xd4Lze mkv9Xu3vkvV07Mvz2RdUZQ/shzPi8prjMdkJRG8vu+mHeBIIVQt6RGvAeV7bUbfXqnP78lRXrAL5 zyeFFsbYH1ci2aoVlOcox70sSLIO1zb2wnQAEn0LUvJcrOA2hyiaiF1byExagkU+7z1N0fxhasko uMSLS5ajhmYyOBAfC+QdJ55/kucWwU5mUPIUpk3vlJ9PrBTgJehC3VGsBCsBDwhxK5coUXhFnlEC jmyYRtuED17x+UXbCYL5Fiomu762Dusnr7pvla99pqRRj+h+xeYetLR2dg4MrXwJmEni3jxjQJfO SL8V9QP19ZQIUhPmR97dBsBK/AqsVxng2m7WLENGAtBGIbh2I/b59ryAuVoaVOevEptDo77C41jV q030KmNiPkEm7kH3cpzluWwNJXDHhFIupu4gHj/Uj99oZous1MO6LpSiMtIkOKzJW7lwAPWxRH6p HVLGefLLzXEJV+Ev9HUX3/PW1cxFuGm0BlOcewymLYtJ9Vz4KG2RxHl+GYqZXmjX8vB9OeF2aP6g hoNc65BBHPi/Zirj+H/2Zx/eH2JUFDge/kcpeCnjJzSOIyCNGgjKkXBeJvRXd3ID/jiKI9xLKqo7 98cpA2lNt99x9tOrs6Uan6O5rbJdkqO9lwHe21uVPbnhbnhyO2ywl3V54WGVEuBVnpvvhlA1IYma G5SELPHwBiG/DCrW1kBS0OYE4e8aYWJawGpF4NvH3TFELp5vfBgTdCv5y22z3lYFB5ohVZiY65bc D0CB1oFodF89zFE9OwlkEe3frgS7sh0J9ZxElQ9qKTU74G/DHx1oFScE8cIJR+ucaWHEnvyVMVWb yKLeO9rLns2we3L8b3fawa/2J6V3WYb/HUoKbD7Kh/Un5kiS17V/9+k79fxt1+qdIZB+vUFlR88h pJwjolQprkQKLa6FoRhgnstjoGJpYQtjPAtFn1nMeJDMjdwFaeRkBY68jLR1mtyBBeN2bEjumH7g yvZbnVsOVzlCIa9Ou4TqkEm6BhRMb0TFdyJV29vnRp78nb9SozWPNbZSdLlyJLe72SVM9IbYXadO QKIPepOTFr8LAOVAu/wmPTGDLjyiUCsqPkiKPYnpzT++x2PZcTJ4t9Tr1X+qcw6NR7mVeMPFHlyf qq6lBIyJMgHkuAFWzbK/IiJgsbt3foiEgdkTged+6jytaGQZZfzvUljFOZYhMjpIVZLIE+HGBRDr ZLTqUMFeEBhcX29s2Ixkm6+hMPOdRCI6oCfNRX3bqf/YJMPkM+qHu8Cqw8vXWBdivjM8ASdLpJDr 00qMqBsqFPjFAyElhwyArKk7tMSNssMW+6WM7owLefwyTKf8TLCxNMpdK5DQjahfZtZRfwPDLbX6 tLWUmXZeDiBT4FhX+hsfLUOqYOB4QU6g+oJgmEZsDYq00rE+lj77uwCseLeIR8dR4gHksk7toNMw mm0xA9sB+bQ0e9wpNHVnxlcn6TaTOYljwq9SFWf28g1SG1xsXhhWhYNp962NUj2FXBLsTlUSktbn 1pIri/QWzjU6WJWpf6U8noFPTHfoKYsBnV5OquwR5VcLoqSwHO2kg1IY6/6yw0JbbDM0FE5G1rSF IMhEu9Z43YJ76F7pBeS6oFaWlyiqG32VXN2s5haAhtrVGeWP4ZEI96pgCMB+2wE/qvLoYjouFX6X yL0TnxFNn+KU7OI3T5hXZK6KHk4QMxX0k9qG3XWt8IFXQXWGuN5dgMzUSkzXFdVA4LZZykAGF2ha d9Cuue/3y9kecYYquBrXc1qSAMPkSRs365gS81l+2SAKY/3MpHgLhvl8Rb6qKUPUZ2kqu19+fu7F WHvlk+pC445hP8TzJN5Ukla+sKF5upt3paXY/e017a5MFvasSp2hKjwRUjwjao2goQceK60Vxmk+ K7Uvb/sPPR9GpTqawloWZgQy1QVV9Z0nMfuA1m5J0NxDYFFK6iXe6ZdtE4cJ9WffgeHUePkhwngH bE5mnqU4u2apKMkKFtDyXOl7jYOWdHMU3FeDFT+yd8rxap1XqIfrwM21mSnIE7X3jITLIYqJwUfG vewN8tmzAVFi296wHnMjJyIA3/IERJYcRyfSStSbk5wUJpsdU+0j0IHzmn94j0cXVWvRqHFVHGYV DlQ9h/c5jxycYbufVWkwea98aA/x0EE0geDeybFW7mSMAjtpOseutgdCac/prRhojWDjMsWq9gfM mUAH5CGxJhWkgtbFt5A4UFlZovAscs4+boSRAKJdl42NLk6pGDsDrtr5HGBC/93dVlBc7i8QKZ1d SU7vIDW0nLrDQqC2Iq5R6qK7rB4E6Q7H0oHWpUKOG0UWruIBboZn0LARYxteJ+gAn8eMWGmJ8fVz o0eA7nf4RaVXmCYwIIszUzHBI8CaJXtnv1Qb7v6nmJrln6P06AD52wi7rJ/U+Cwomb41JoPh5mag OSK+9OWmFrVL1SLOyGBpSzPaaXnqYjKOA/vURbdpJi1PWc2hd98rAmoIBhIxBvOfTxptRmst7hYW JJ+vFQB7pkftgBOSYNrwoBdz7H4FtGTTNdUyrc96QS3/zFIKEeKicjqfBVIWsB8xaTYoetvduN8n d/Po1HJbh2WjcegVZ9v96/FaEXlZys/3yV3Y6A6YIouE4ySL+TTe7zWYwKp2usWN3gipINW2n7c8 SeTmbAkqyph//Oshw35aJfkhxOeCjb7K+uW1VX1STd8st5V8yvC1jAuD27Z269zXkttxrPcdNZLn DtToTv9ucfsatS3ov7ZEjNvqtcgpLSTrmXyWp7aHSF2KtVRc2ToanblY4/qhnfrTIwIzT8aVT6QF geA+urssPkw0ZQgdS01n96soQrsbvM9UyV4G4FlLtRG2rFJLZ5FCLykVh1vbsGvf9tWQ3UMmhpsZ lBUQU8ssptcypLxQBnzSYz20iPRP705xKAgxrycw9Z0S0uEa82dY5pvjgakubTvZ7043Qzv+TSP3 Tlk5WJmK8jaw3Au/b5uffwiwcS4ZGq+0sCvrLgqAHKEnh/WfQZmmUs8/6ehs6VOY8urU7HI3TpXf Z1OTItxGai64tTeiB2OxtbBmSdSa21WcbiH407x8zdD616pARczwsCrCKjHW9QV9vE9OwFqSwYFF JtsLcxOSkspWbQb8X7v/aBtGg0bGeRsi+GjV+Df3iNdCn8DEPEePOdErsVU0o1kPwLjQhbsY+Pew 0Kgb8sKklFEcR7FNKhljijHizcY4HgU1q8MmkInupm+3Nd7Hgyp5SZcCBnliyZ07BgT+4hlJGiDW 2ASDrEGjr7PsgeQ87mLYDYZVVyX4zozRSR9SxV3fieSOCeQ+II8XplxdpCM8MHRm86V5lZ5r/8bc CLGO+FgeYpFCP8tLjzpeOE7x1b6l8CwQbrjp/m2vZV+wI4IOEgOAYkMnCP6mPRtNzxBGQ7JNY6d8 g2eG/EPO4oMInoj5rviyqNwgkfl65oDbdk5ABYRJ5TeGaVdXtFAsXCDk/aTJx6B8XxJEtIfsBj4l fBXr4+5Ho2gr+7+Jxn1iiZUlSSYXeKneGdKc5EzIN7CBQEDoCfVUQkuZaEieWTAteK22ySnCCoF7 Oaxn0I0OD3Kz1V+T1x3GtmXbPWjzMy3ZPduhfj7S67e+07Q6ijT5hIQrt66y3Z8ksCAibUlOmdr+ x08YP1IkidNyBqX8YBI+LGncMuzM+b88HSq2/nCSSal9bkNIPMn+LQ2QALvpn11QM5Z0plexQ+hJ iQ0Aj0R+BPJTfsZI1fvibgQPYYYdV+FGiANx9yXnqqqJjvSSX/j/QA7cCGRHjkSMe9QRA4EjFeqU +6QWLRjgIqYfK8RAq+/B3m3P0Vr3xLgeDgdNbQJ4USMG3TmYOMDhWcfqMRkhtmzhN4x8MwRd9tyE AGYB+xxa+ni1hm5sKYZLq3q1HIFfQ8LkNBFa4B6x4IwJMO7nDKKJYeqvXRZewTLSCa+NzqmvHsOJ 67SrNmsnqTXLfeZtXGCNrzyuQzMtJ5Hy+ZATxX9aj9UHGIXaFhFTErAHhOdtNT+MLnc5d+clAEAF XJFGOHBtn+WQk1hWHQLCEoaW75n09C6qZc/MpaQbbzyINAP/L6gJdHbsePfReQbVwDMQNLXruMcK lZgvEN/6y60hLVKAI6d9DpObQhIz+hFwqz4gT9PavRUhUsu4O9XonnqOl9cfLwQbCdIV++D9AtYc TjwDWZR5DwNnCAXztxfRkDobGKbOwC/TFvdv/cih1xrgcFWumA5JJN6YsTp1unCTSGI1gYtuMgtn M7oc5Q45SVKMHgywyD77iKevriy3AVTrKuClu5dnYSGTRp+KLiQJ0jhCJGyGOtVcTdG2ZsRDgNtZ bXP65ydBu2n4Q6TGbUIpqoXEoNitG4lTYSnFMSQ7drp6+W6eemncW5YLeE3VX3Cse9AH1u7feGpC ABBVMJSLxYxFFRBbgbMn2b0ozmuh79R6ggELDIjvRa2EjHF/it47Ts3DnjekJVtQWqZA8ffgOyba UlL7xiBfdSvZjGk+iA9JlbuakBzjf5hgZo1m/bU3jDFEmcf9iPVERvN0hBO43ltv9kzJ7fArrbdt LBvRTi6vBfxX/3eUfShMxQY73Uajaytz0UmCgMUGhX+RmeXmra6AkINNAcaN41ivOHmNmG7/E4t0 JgjnfyzuMP4M2eN5ABuWrpnCIdfAfA0qaM1SE7MHBmDZFOb2Nau1tarbr1ytnFbKP5rkrDcdFWh7 lS1eKlcugcyEU2H1e6dTZBJBx9GCHuwXiDC9EFSyh0APgnCsGTYtQFc0dBvoovh+hFb6Z1VjhDba 1hKS4A95CrC8lZ3IKB8y/joETmrgqUcKzYXpds+GwCoPLjzVA/VS2NhxsoOlmOeUml8DtRxQToYr PbJ55qahjBA6FVgS2Q4B1k2np5tCIKNCQjdZ8LxQoMiqYXSQTt2/AQfyUZaZ5yfX4gQLdyn8g4Ph Xl/rQADGQAgSDzvHt+zRIa8I5o+j3S+i7dPveKbN/SHrUtRLDjEsIoChdRgZ7Irkd79v9KvGZ8El EMmlpd1meoF6DtRtt+cpcLRcJWKCZe9IxyDSE9nih8a+7+XfuLHOaURkWz/FJN0i6BiR+6gbF+LY imSejiaac/WszNEECYSUVAXPXdRx3ngAHNwp5ehED2oW2UlHWdB7CzE+0vss8CBLDFcgPSDpzbtK /d0ZFG3THnoh4Y1vgTyyxVgzZZ4XGg1I4Dj1GvyEj/eHQW1XahMnuj9Im4mCKHMqr1CLWgdL1rcY 4KBGjfY55c370IgIF6scrkz7UM8yDcUwLRV4npXMLFFTDjVKWYKZU2eLQ9HnnCUAjr6yyGlBN4+Q VDVMHhRAlSFLb8BHU2l3p3h3TB/kItsIJAZdpiuct0mFuVTVnyOQ4IdfP7mHJnttdV2HB820HnG5 IqGq26cGJdJo1tbCPbBVh+z7H8/VnT3mxJjptU5jiP0+BWQVuj/ewC2nQ2fS8NyrGmEN19OupUIH OVqN4GqKqIAzCDZg/5RlIMCOcE4uNRgmW0IETFiZzk6gxRMA8mFtkUmnGVjdH6V4t4euGk0/SL8/ SSidWF2bG6AmsJuciMmphL1cLmUIYLYUujMUjZQexnt2bPuvmn9SRt6tHKWy67p7kaxjyd1u+hg4 h3TrLjM+IST4V6i73UrevD/UrR4yu2BjJJSILNPpbqZS0rnvshpK82r0QB3VZ4KyjCXJKtfncySf vcLQCryRpsdx2zV3PGoDLw8pf0F0G8f6+TaXDMg4n+qHB9vY6IxklaGfKN5iTXvgmFW43OFjuBRZ o+GathBSzfyvO7/YqJUXQvNdNdkwMmc/XYNAGMJwadV5oYFi8ppEoxdNwdP5i9oAeesWdEsvTcsw nAKBg/giI558RXYog5SKWe62HRgIVMUjgb8xNRyfM2+jaShDT/p4VIDzzEhuCnCi5LxuNhbzDtxs 2X0DDnLmd6IPosKUWspyyFsH6JdItR/fpoQBDsFzKbTk/N9gGcPUYhaY8OgnNmVerpuFwJM/6qwJ 8vsVo36YTfFdWMOnL8WpNsDV/eJU8TlEKHtPws0YAyC1rNtEcEiGzvZfKt0wPyXlb/tjYP3SAm2S soG8mjDm2vsbS+F1+4gRrkEZgi/24Fq2exfMAUkJPk36A4jO2DxxFvXvyEhk56DkBvAugJOzIQpf ajgSFcxNmqv7f86OufAn125YOQQMFlAFllJfvOLGcNOd+s80BgD5no5OvEyeV/mQhLG9IkPuMjST HnNXxmnbrVAkos91tVynIOL5eWevkBwAMNwmehdDf4dBVrgvUFQARfhdjj87FaT+qo4V7yPDzPdA SYlG1VGI5IgioHynTpWvlrR5KWAMi7OofAcxGh04B4vkMFbL/PVT+9LMZkIiUtpDmmv0MAUyC7Io mnPHyHYmNu2mT6MDv6vaoGtv+bv3Uv5OkTaXowC0YAajy4/RoGKN7EzV9JkkgqjQYR5MmENkKBNj wEyM9zGR3XW8bRQ8ueTepENn34TZxqcM8F0tLI8xmmyaX27se+Zg0JC44N/+AcMJyQ0XBQDLAp/Y 6N2gkjtn5E8TUV8x68qobGoXGuHsRqNxe2i0PkqDVPDdv6bCD4eOaLZqw2hibBg2oTGf1vOccuGG aoa/hcrRf+tNVrpG6UC5i7MzoiZ6EHoyuknzDU4/bEK4dg6z+vTbLJHBsLb4Vk8wfnqHxlGKdUHW EXODcrKp+y1i/x22PlafSWxt3RVps75aVGhQ+rRq71PoGvnXxD9d5CbX/QGUWVsWncNC6k+pAu0C ObmhKaobiisCuwWG3gGVRutmtb2cUFMLrEKTTPichyqh2VTnK6RVSkm8idiwtIgfIToIAs4GU2p3 MOc3u3V9lkqLSKE4uC1v4B8huFjiQLwe+UjtPC+8TZUtyN6HYE6i/Fa8QCeloX46P4LDPNYHZV36 dctDCbuFMFvqnktqmjGae3YGfMchqAovmOxGPqGizX+fpsHc4pzaxQ/WKKG/DIKyhcXZhIVSpSWD 4+bI4C9/oJyqb9Ls2QGPODpCHEFXQl2o53+kWw+0+w/mQept6SPoJ4UsXQrbgbYBJxAT4VEu105d IpJRCOftBH9ATYJKQIihI/tdfmOJ/TCLPct8chxetDO9tC/Ex4E29g6Qy52Q0D+4wE6mbAyI2NZB 4quEw2pTwlsjepQb+Icy6XfqZW0xJwfkZsL+vMd7T7jUQGu+u61+n+YuwMFlMO1Pbnjb3nsSRIWE 7+IpraGiZGJ4Q5+yM0dpKopj1RDXhZ++n1H+qJxQyagQXjzPJbeeaLfoQaHBoYnjqB/Wiaya/+II ZVOnv7NI1IbBEcKteBLej1qhXHUhQYTb27HqWuSxaA6HV507hHm693CS4xN2iSE7yqiyxoLTWERS 7mnOx0gK9L6+BQOsBKvUVHsBp/1UUJfMUkjmkEDESqa8yRFL/wkCNvqlIFUyD5n471uKkQfZ6btN pU4icddyZipbgDTDtewAkjZLTxuXfadVsvjdZrFOZi0h74sPiwh0KcILkhk3hwgMQeothexqLXST DpUJ26Yj6wmP0puZrUvW4QZJASJIEkgmQHj3YQw0WlFvQ+8mnF/tr/j/sLkc+FAcySioY6PtQ5nL cCRqZud+JK2kQskY+RdlxoxWopyS6923KqEApfeicwp2fvL6PLBSa/FnoGR9v5hztUAOhdEk6/f8 5Pa6QpdeDhHQ4Suige+yQqX5G/V7aVzITXh/1sK7LznARwWDi2BLPRQZb93YKcG6CP7KeJAkjJ1u jyv+OUYqa5ehA6FMnxA3ycIPhAyHDFwCnyjvjG9G215djPzCkhwPhbPJcZhxMnHEKDZZaPm0LZII g3prRvEGFR+A3rWBpG21HmOZ7wZkuLvD3Ys+IObiQ0GLSGFMzxfRXtyN0I6y86XfChVUckzGYIBf mzAKE17L7Hr1JXt+0mq7AXSdPamCWd/AoW1efUu88CFUMNwiqWt8X5kQ6o/ivaeiMpF1uEJS9b2/ 1JgpfqiXPF+pSpIogX4goQbkVBmmFQ5m723ANv6QXGlBwiiunziUzjSs8tgmEq4Lci4RdDNJW45W fz/NwuW89RHCa6U4LwJ0V1k/JjilWn8Qh22rQv/I3bL4E8BJi4sXWJkqVNUMSLxsuNDqK92GD7DL X5P+SgJNV2suzrjiy2HPvIt9xZvRGg63L0oTizOY2RvAeMeeRcv1B3r/GbFA2j4nWkWQvX3tcSNG zC5HzwI+qZnIxzAGfdkAOjFYcqBbXQbhyFYbrzWbTwqjQziK4fcF2pevBJqpqHJC4zBKscabKdei OR6XZKMJoLxSqyQj7VYLsy8/zxdwJQ5gibubAvZadZmuuSssHLcRIaALAC779P8kdQT6ed/MnYLi L/EO8BLShlKVLG7jGTGyuNRFR2A/H6QzyXoxFMb4f+dHvCXKNr2yesB57C0FusyQ6mTUp2zDbW/e LRVdCKqxGztQ5rBAYiEohbOXMhUol0o5i1WNvbkDHNuemKwauckjbIPrLes95D7kxjhjdjwManYX 3W1cN7nNLdtNJBfRjSWt4Ajea/r4PaOneS9kCKVJ+2APinseOLst8Mc+YvRFwah/o/gisDpY7sIh bzWz0mONN28TB60nBxqLgbN22iB+Ly4OFdUHSetmQ7CtG5anq+T06ZzwR7a8TDP6fhMWXElX3Zow MQEs/7EesE5CAtg6TV/VL9lELK1pjrDD6iytiEpN0R30Ay/HHb/LgXDgzsMfSj4LRq/j2OFSO989 FjfkUmVjW5fGp7GjmH6DWw93Lzm1/+0qE8yPF7vLXiBoYafGDmSgkNHQp7zGpSVor96iW+iLrZKS du3eETItuyHNuuSJ/sIxFAIHl9PdX1GKGN1qtyoFJpZxaEja/xuUS407AleNuzEjQ2G3YMQ0iwmN VPT83mItoVWm43V4r0l5uOnHfoXkBBnJcGW3/PIkk9XA2daHAbRRfwxyP3prlFdngiAHT3RHyzS4 XZeHfGI/xVeMwrdpECLHr4WCRlxADEZ0ZBcUKtxCtmbNcYtjPw3A78UT/A8oTbwLg6hiq+NHl6t/ fzenJzvhNJFe1c9NNAzN3d15pHoyMg9Fu2rpyhRW5K6rWW3VGmaYgRDknIdGUwdEzKYASvxV9jNz KK3gT1Lgm2jGsE93M6QZgXjdycJHyP8mtVH3Erq+DVvKRZfpbKn0MxGmkpfN6OsG3kywn0Ha0FnO OS/IFeslkh+ncEMzu2PuI2sLbNd+cRut27b4762KAuRypgN6m0j4tdSkU59J5fWwoojWEyR3UDqx Xw19XCx4zXMVyNvH6BqRhOGdmvLsl09HcDBgIPi8gw/lu0DZz5fFia15lCMefy1dKxOQw5/WdhMr 2NresbgkB8aHZUi3/kFcX22btBn+jz1JMmtDRq0Ibq9j3G/lVCV7KctTA+3Hpsldw2OToW1HVBAu KIaJn3OQ/o74v7Nuzs5UsUhcrPtMQ7SeES8iFLhuuVrlIyDorlxCB9L9qgm9+T/Z+8oy2tMVHWHF gG8MsSDMFWaTX4DxJnU4BeUEuMoBZgGl4VczAcAJC9rmJbcttxyv7sXIpLv6Kn/zIwmJYI2mBD6V BKC1uQn/l6hed2CyGJhCbhCCfkXwzpu5kCbtnQopZZkV/gYm24OPdzUOW/yGaMJJBmQ+LbL5DXyA 0vbyFSCYuBXGkjoz0NPbVFOLwP8nzZ0Hf1RUSuMSvq1WiB+DNXspodEot/N9B6k8WA3v00WlMTiB 0omJBzGOL0zn40xMEo7ZyNsMxOHVj0sHRqNEfAbLy0iQWtGxRBBGnCdltG2bgIKObx07/HtrNzb/ 0is/iBdPx8T1oC0bvDE8Bq64YsiACm/UCftBehVM4a/uvpChwOIqbldif4gVeTEBvhYIjegSwuRH mRJyklC0uBd3SaH6s2e9P9vg8dk6vXoBs1CQG46FgaCcq/4aJFOJrvvBUoC0q2iJEBgk9ELjWZJj p5hYGGPn/oY4dfHh5CmuEfC5hNQji4vaTqzKl04xJe4x6QP+G1gDSsxqi05C2KT5YMSverq7LXLC cfRU+07g2u1DPct5zBY7PtYYJjMhUbtrOFH2TgpOjMo3o2asN8QVpWtohdbpbMM+9Vn5MUBlG3kk uHfWks2spOHdLzjIhd621SMLFhg9jSuc4Mu+nOQgDcxwdOe1nt9icU4NDh0YA+VYeMhz7wcoPTAg mvN5iQ0Ft0rjed1BTB1qcLxGJlPtteb5wvr+bJ550kiOfpWpVUNPD++qu3ZAPUX0iu5HHzKtj6Nb 4FK7ZjY58lBpHd+JiPUwy/28iXt4c3cx/2VMzPh9Z2RMvaBPnw02B2a7Jafk8J7TIlMBP+GK3Zj6 rqbisfJqgB/fgw5QP5okOLLXC2pUYJQ+gsY505nQbkWdlXF5/F72bdQbQAisKZ7AqgNmxLlFtGCR 8nN/fFM8s/uBxephkzG+ukY8X5c468eM1nyaErZ5LT2y04CSHs7r4jeFnsoIZzo6xZc+4JjTupZ1 8eVYKyJ6Q4FYS+An/nhCcAny86/pIlXocJmmV7POicsxElBEUZW1JX3J+XcTp5jMxOWDF1cp99X6 d8+BZij9+e51UQdR/LKp05N7Z7jrwePR8LYGwY6VMx6RR537fmjrqTOhmisYTtOg3GUsmsf+mMDf YPAA4c2oB8WC1nMy0xA6DcWKlTn/va9HCIfNPxM5TH03jWU6glyMP9Rym/vbR63Fg4t2e4BHxMxd Z0msOLLvRHXAAz+Ak5rb1u4FIsPtHDVwi9FFY8OVKju+w9lrY1a26/8q9mkoc61wTrktxkBgVuNB iDKT9P9Sle6tIXIT6M13rxQJGudL0KOCqR2s9vgk3etMYtcDK8WZUM5QOYaDJqDVbW4TqZF8I3gt HCXtdMykuy+smmrNbTu0A1okJqz09+Q4j0u6j+YsqJKUOAovT8bXobpoxybA+jPsKZySE8nwrCaa xaSWoxFMAZqVzcUTY3prG8iJggdSnGkpQzK8i+GqayL2HqANOuLiYv9VSvYqJNBsOi3tjTJ14Wuo /Je6b8gSimmhFBjGgGwdg/tHhbc4RzHb3XZ0cG9dq8aOlk/Wcm8CxQtdd7P8/7n2lCt9XdMFgK1d Gsz0ManMf2rcb4npasfELUCvqR8YR55nz3PJiGcBPpoPVQ8VhwAwsTfIrw+isFx1hTn4ls/VCXSC NhHkFLf26LwO8DHbR59VaLWDFh93zTYDa31u9I8+8ubwATEEwUFVQowuxmQ2UEl69WJK9MrVQC0D c2nBskSLHBpezsCD49IhI17HDD/+aFNokOoc0ruDDZ3HFzOTUEIQaop8hsiHe9wkvsDOucclu4sl +NL8Y9pmtFCoBK7oesotPGnV+eiKnRQwrfbd2DGx9bd51hJonmWjPy4khtQwrhWV3x0MmzLSU4f6 APeuQ0DMbq3TrvvuQvuk7T1DfUu+YcVUvR1SUbRrgiiAHFNeVzUgel2RXMVIJZWGDINQPrwKFqkl 44dUIF766UDkCPtVGPSJumdMHf7lcjYF7EBkoHn5oWs1p9hyuI/CCmtgJW9cs0z45ZrZiP46vLHD 3ObGICfvRABzeWpEAIl+wAr0AoI0Ax6zmgCZ1E/yx77XkL5RPEbihEeVyMZ5ofOVpi5YL5kh/fht v8l59pYk+rkFhhQ+Fus+z+f8TrA1k8KFp7SC3YPceGu+EWAHEVjY+R14T87U+wz45PAHaWy+Pza1 6qzvUrymttUXGFySoXhIkKFoECMWwVn1MRuqlL8hTjzP3TTijCBGsygXeVpked/zxB3wfAe2mWEP yOOE0oQwOA2sAKxSgRbIAmPmV/oX0dTCvMVSOFYzNHeeSfCzFk7K5FVNZ+Yc6SPHC/uyexWnSP/J YWkXpK7mbgvTkbHWgD0WEvetul+XVc6SCoVVPqW+sfFKwShSfYybDrp0e/aaUCa0msez082gC1qi 4wac5NdeSbBWSR80EZiU4fICATm4t8kpHAKgaFrqp2sefyV7grFuKJ37y+woafP9TXG/uAIvIjNi KiV5QxgYgSRVOHLsOCjfB4Mov/9scclg0ZayPe8ya+Y7WPoLmGOY5OGzpv5zy0SK3edqRhwCEsCf cau67CIpV+ZskEuKwXJBI/3nuZOQLgsqRTGB/898t5UKc3VOzgwxczJFDk9Pnq3VHpOhe7l2lytx ojAU9aHEm2QHoCqqFg8nuV8cxyVv0fftGYMT0eCnvYzavAlHHvyJrAxnSJ0/QxAQBOodbKx/dE3N S1mK8N/Ew9CuwWxcGKv1qodZJbbJqMhgXxsooMacQQfu5UpWvvV2MH9mZ39MaO3A+F0mQOuwMb3p oC3KImHJK55wfYtVe68e562+2Pyjum2mk7Oe6SMlzNQK7q0e0TqCrlkpLveExE16DUzxYB0t4RbS XoPL9fxXqSIitomgJlkV5gvDJX65eqBgG0azMZkig7WxIOPaZxFpTKd9qD8ozvBGhi3T3WlGdSjF LgmsBm6IZm7/WMc63CdvTvkTrkfKyVllWZydkWI4oTXAqatmufU4mhXgt8815tb3fETjpnFflphA y5kEe9BLt/qeW7XiCYHP04XPWWZJ4vmyzmegxa6dqKmBejUnRYkcQHXM0FWGv6MSrk47EWaO/VAL UDcHCgQ3hace6aHZLkAzS8aKbcGvsvFTdjiJhHUCK6tH/1Exhm/xWZtKL13VKnXwmLX7DwMJtC0W KbZXtriLuhNnM5E1nescjzSkv1PXF5KSD4pwZExxatZeEAkWRn5ZWrkdzpqcCa0w8lJ759uTQNdf 7GO/iLKs1L+jvrTHR6VbNzu+2O8ygc8BOEGmGwljFihBMPp9IVJ3wWXl44sI/CQ13Gt1CnzYml00 ORsUcs1xW1xK1mrlRASM4D4lptxAVRHgt7W8DJmiHIujIFseiq1p/TSr3oR1rmF0ubUswuhwYo2V 5I5gzI2nCufkzSU+pgVKCFip+Eab6Z4MM8V1s64bGuQ0j34g9BQPLjci/WLN840vH6JTATtcuW/O mCY+vmUTeJCDRhCbkqwx5d+e6IOGKh7JsLMFZeCP0u4ED1A6mrZJtPEz6cK5x3zmccbJ+frVUUON sd17Ew725hIZIqNfhB+nZsq7hOfsy9yMOjx7bJ/eLhjWUOKQ7Bj2wntUYenGKg9iML1CCgcx3nKx K67Aoe+RoRnAnO9P/w9DR0kLx4txpWcc9mfZu4TDDklWUx2tjnmAEYDFXLpWhxBZU49Zo9IFMUeK RhcnLGJFOPbOdewOyRZb92myq8dz0K+46z50eLG0hMFiVbJ5jOuAhxujDn0aF6LdbuAcp4gEje3Y 91Wf1aQtG4laOWFELKNV+NpU2zuE2cbg0jOvzLW5l+MKcSSoYm7RDsJ4wIYmYbBE4FyrQo+pZvEA S5jcO3qV7AF8d6zXnF4QLkutiKExThmIu7N4dwXBfhHVMdbMnNjQ0F9sAyukqxaEU3QYkusjoSsa 1LY1z2FxkYAq0mzb+MU2bY1yxCmOvP0675VIID9feY4JGnOUxQWLPUsk5WGdJ65n0vX80YmAXbBZ kLboHkEY3YYota8GpZTBp9uOGmSdOiTyftOj7cGESbVQgr/SV0kXdYqTbuvX0gexxoiPYHPiS+Ii 3U5uiXvdIrviNSMTm5Wd86s4Nah5WCsWQKsHqF5eWWaOmvkWwH74Iptqxj9W3Nvm4D/54tuC7csa 6T6DABPp2777Fa7PsDp10lgl9KcfSsu0Osb4IWNdXYox3nIV6CoBEaFCx49RFQapKuUqRZTM42yj Ah2OISzrAAlyEnXFEBEnFMLPmZFb76gzAx/69VojAEqrSug9avmPz+/t5Qz9Dxy10sN07CD1pHtB dZNp/2+tRBNYq/ynDP4AWFxpFYJEtgY78Z5N17/VwKcFdl9Uzzfxdgt9wBcIu+AIZAihGbdkHDfI pUCouHPXe1p4yI5DK4tuePRX0XTcU860BeGoVlpjJQ/wFflTitxNW0EoSOfiiTToa9LT7RX5iUyx 4EqrTc5fXb6fkLKT9JJV0ofT4jBiAssI7jJO1z7PXVkgoKieuB835xUbjQZTQgtQlrc2fKMNdk9a 0CT5MOuIFPeaHtrqsFrnmmM6xgAShgenrJ5u73ft1+0zu77zG8tJAMP20uQB48GCWhuzYJLynA/b ejx7wEerygPUD3vlbWbAyILZ4b7FNKbzfuAYzkdBhMjfHIiHf+6H2ITvIDfDBOEPUoBmtuBaC4KN RzFn468noxwBF1eAwVQO0l3azvj2FF0mOgTv/NPBu05qirX0Z0RAMHUK7JCBFUuLuCq0aMNlOVGz cki9XjLoi3PxXHEve77wFSzTx7qHhcEcBS1PdQhFPXj5Rj8oawRJ+xynrc9e8oOuOMTiy3OBKaqJ 2O5nVj/z3THZUKk6afuen8nSo1s05EoroAqxXUQ+Wympk3s0ATZ92LRe6V29rh/Prk5KzSeyjZBT deIuhxzPOAJB7cpcpYwKjr1TrfYoaFtTqyBP0ABBXMQFWssqheGYHhdScHA+Gm8M9OdTisys3kyP MZLn0sBY91clfT4ZLItvYQfaHT3PBiAUltmMRBONIB6Sm1Ju2MCh/4BVNVZJ2mKARvcHvW8qrakT /7CCVXzsnAIppub333UImVnOJeUIKiZfaFJTQtjEv1Mi9T2Q3cMUgkqadiiXdhOhiDalYyvvBVhQ qSd74M7vkRBKCRDNV1cKcXj7Oo+sG9dh6Y1HwNjSP9Uw0BXySAaDLwUG4h9gLDqbeQ8iPHAcrJBg dILWu6fUzto/GuCAlsjissTgn2D5A+ZcZoOKEY29yArELO+T4OmVIIlvV7AP2AP1crEbC61FCH2h kOgk0aoOBxBtMJ4bbyRGTjSVnNiUET9pYOOm63wHEB6Tz3h9PCtScCU6fSC20+aI9J9mnm0qRQeJ ZigJhR+a+zu5pRkVNRALKGO5mwU5knpCWWtu6v0ypF+qrOQVzRIGWXBCv3qTQinmPCJExFOsIRak JkKIYY64+xkkJj13q+s4i22vO61hTrwluQ6F/B+e4Puq2hl0+6XC9ccS9Q0PSlZA7Mdo7QGZ49X5 nuy7wT8JzH/6R3LO7+RWUdEAL2L/SW4a36Atn88wLytpbfLEZQIVXZ2mkjU8RRlqDr/2n0pP/jcL 7v09Du1oWxb1iaK5CzpNLy3g5fy0j/DBz0T2zJ20PcUod9SoYUbmL0Nst+N14D5t8UuspSR+j6Ub ffqRmK5kv6G95e/f3bSfv6XqHaMe0h9MdUmFV1R/vJY8fu6mXHDlu758+Vbzzj52zadCCeV96nJm /oGB5Cfg9lce4vdbLq3lFPc1P1JUR1M5FOdr6Pzvu6OA8H9WomrVtg7Zv8bTSWw5OrqS0L55N6Y8 7v9RDUYt4Tz3+HpSSoO+cJ8KLYEMuIBGWYPwC+djjm9I5H49YX5BTomGfr7Hs1ui3P6qqwjg/Ds+ BZ+M+zY6KPOBbYbzIZDec+I/Xpr5TzoO/UjFE5jgg06bNOpIPh+Tx21of5CS6BqCMey07CCAEflZ yM1eyFJVeq97wkhMez9DNMuj/A/jlbm1ZAG5QfvnBv0055SuDUidPjm5JMjFFqoTXYovzDJoR7UT zo0UoMvsAqwJa/j2J2CwaXeLtE2wu5zK30NOR9Y8L8JOVExKqyW4ru5N6oNbtK9rovU8oLg8G7Va 4cdm3zbiskhaG3ziC9cU/swVFAGcG5cmC3nFBZ6Q/PHSIkckCnfz9O8YidT/gsXQ5326KfT1YEAy p9HvI+VAA/217PiFgJGhWOurLUSfC96Qap8kfvVmNc1Od7RGEV30pO1A6yvgQtpMVsOWUcBDDtej S8qsFuWpuFsqJa7iBUyFJ2unzmfONtITHmRNJ/FAqAbBxUYj3vgVkOGyZJiomNEAQcswt8mdvpYx AIM0DuId+wfx/h3l3IOHIuiB/EtZHz2HCn1kWj8jfXafbpGAqeqPZw3S+jTdfB8VL+gufFe+A42M MuskjE2W59Nx1Y68fZgSCseFTNBemItnIIcxTj+L1croypp6fCjxzeiw5ksMZmCsO/kGPphcAv0Q rHPJXKeKkTxhluPsCIX7TSPm/BcbL6KGr42+Sw3g0LSOu03MvUGa6ZjFL9MvulDFDDQx6jzIaMoZ 7WOB32oGMu3QTyYGWuLjC/ZxWIwR0S24qiMMEwFMiC/Rb6ywYtg8zp/fb8xghnkqXr7ze4ccUpcy 8JRUdNDpDA6l/W9ZmG+GmWQBYTp3bXIM71937xhYX8Ti5C6XSNgN4tSdhZ11sh2jk1sW/PYITvCl HDmUuPm02gwMVz2baaK33ey2i55mr4bH5nhQCvXVdufJg8uV6UYHdYzwHRUfGMofQmqnJtbD19fi //I4cQNZCd+LYyQfi46dB7O3+awuaPGB+unp51N2zQqJjC0z45z+UGV6BAo+wxZ5eDn4DugB71vy ynUVFZ1RBgZvYP054LkIeHu/CgAcF5FRmS56IOSc+AU8fV8bAFeKI36eE2h2YskVdM7etMQ79i0S kld2onR0wfyfGrKhfzLbG69ijs9lXrNK4oC2Fs9dygyKr2Od+JzTV+AZrpD5YhLWccg6H2wXdRCq 4XtAf2IPEG5fIvZYxP25ma8aZmmqVajnfQJjkDoskd62pv4hW15VYeEH1ppnKiitswp7UiTUj0fh K/R2/435iuF4GesrKFIYGIKvjNoAVEUQtZD55sGAsNaltsges10WyBrk+en/jP3fSvAYQ2lmug79 2FlOpyaTKuPrXxGtGwvsiRRLDZ3e8RAudqyAPlhtdmJ+kybQUOtxXbHWkwAY0Yr3Yfp//xor1+Tp V3FWJeoCJTu6mQtRG9kKBIchKnIU2fLEPUmNEQKAQhdMrNcE7KJiOr75GiYlYmO72P8xTtuo76LJ 2OYaM0kBuo35stgPPfiaZGhVubVZwJEYXroRW2u5LeSLSJCXqt9zqBv2J+YReF95cL0VcfbWd88P 24vzFiu2fdzBvWM/NeS+5rWhBcNhy4zKWv/IUUn8XJp4pmAin9XlxXoEZJ+OuSxa0WaZRHTeJFVG Y5K9O6tPTOWfC+0QO/raxxuVryxurV7Z/tO5ICh4QdbFFkiVVLz/Mv5GIFIP/655ktVPaswst9gj M8KEef8Yy0wpD8y4fjoVUxaciKaNYfT8Qi5TMwB1qFfkJJOpGJT9S5vO/r56cJ97Q3e3be//MVLL lAH3k3JPcEirkrxDHNiYSh9oIKCS3GaF8r+AQVq2f9Ch8gK6xsTLTw3Vpnb37Ol24LqQqA9HphNT WLzkfjXOTmHUwSooq8Gfi8KGhz8onC7ZNFF6MnOSbL+yQca6pX9GJ+WcNbIm569xlqCdfLMba+Qz 3go1anFbcA4f87g7q3hBF1vrdBGLefHYZ9ix4Whxpl4GZccRKm1TwOJlpxPiCWQzAa1IZD66h8n/ Nof3k/q/A2UxZOGU+Rk1WsnAZ3bWLAqAql/aHHgEWSwlefz0riZrkZv3yd4Z5NxrKftt8k4y0/CW 6owWcaL6QLREko7e6H+kC5QwEBKHD8xz51nN6MWsP2fUIBtO9QGMI1jQf8HFjfDPwgUAGJvjP6Ee TMRMV7rviWNR0uk6BP+kNz86qpJb3YtVeNDi/g7pxYh/NX9qqzB0apgFNO5y5dNMUbYF4vGoF6JM GCDh9G0zk1chmP7QoNyhB9sE5sR2vf+Nj3joM5U/a3GNalnvBM8WjX37397uRUOhv2ySOMka86ua 3XttwS9tMp9LxheQPWrvJ8Mx2+4yO1RzHF0jrs0PQ17OGbsILsuH290rm87cNNdVBIEirepdrVSf +IN05xq8EpoMk8mKyU6tRxUHgvL7OPZrhmyWHKCEY+FZTQr0FgZT8Vrav83tDXQ+LxRev2gysKDu AHlXx0c33y3XMiC4UI4B0mUU/jRFKAykgnGwgVVHun9gLUMe/BJxucGYjS/tUrO/B3alLJWit5WR /CfvUmkcRaei7iBriBpzqozoEY/jejd9GxMSDd7Aa9p/b/FyOEUoJ506wQVGFaJPJV7atNwPZLdC l10EcyboGBAja8ZdydVLJNz5nJb3pAOUJzuEsel/9n2AaK+whyoecwpl+6c2r5pKZ0i3mP9z6eey clzURtZjs05BjvwEB82v9UItTDW5cb6Xfg/eBoAD/i4OdngE7gyF++oykup14q5Zz+Y88lSU9JQD yKJHoLX8/uW25RHP5DLY/O8x1lTFO1j0UCN6olVWCGSDPZUFuytqstfw36wbfcyj3U251fPMdwEr M06mov69cR57miFtKskVf341Yctz4tcHJPQG/u07PWZouG3t2lZ/1AcEsP1W3xLG5JPF6T3YB2UA FcQbBshKUOQAbBJEi/Ux45x9Uhqlh1pnqV8hdkFE4gYHDPSUFkrNziEv6xdf/KVJZgiBpDqOPTlF cTqOp3JlFLw3XUZp6Mp4snybwmMe19z+LZ5tdJUgqKoVmbZyS4PGRigcf74AJYd7Amg2qiepCmON LaSlEQMFNP9mdFhHTbJGC8hmSr6I1R9buzEmUcASkiH+TbDqpGP+Y6miWjabQko9DP/v6+P+PaUT COmbiU03uns1GCKWdEt967YvVk3Ynw+wPqIuGUK1Lt+94kE9rExIatp3t9DLMjNMoz4HqdgWscwt x4bG172VQzyes5wvlf9cyG62B8IwrkgympqJvp1kToYETQZWEMjfCwjOapr3fBm3gvN/ylMsnzOF VVhHMEfBP1axhHS9YnUpf6TpiItLxe822VDs8b5xNxBr3Y3iflF7PnRQRPhwewl1yWzbf4HftdC2 +8O0CVjBeAH2uV8xYBr8NpwOGiHwJupt2XQ6cLPmiIlmYjjrXs6o5vGPf9yem+dXLzHrXYsSydNe Kl8Pf9TCtkoIgDvjU+LGuHEXMXXYeEo1s7fPG2XI7Co3eJHSmQo6983xFHfVZtLh/jI+0QdyFSE6 uwk9yjwa3cus94AInV+gJwlU3KnZUbR/AWrgW70ySL6b9aSu/GMZ7D3PKj1q8McNBW24TT2Drs72 oI8rZd1PeLlkUNhFi2KuCZnMrKi3kNjPqPwo2w0GMUNiew+XxDBrRl5nzpgKjUZ/DXoQDY1l8UpM zc+FHoSyJ1xdHLqUcBa9Lb8YzkMn3bTIEhjcBTjAGZrDq3a4cxaTjfdbY7O3Wh7EgQzzzYhfh9pz bZ2620m4YlsZ2LH/UsYvOs4qMd201p5IsZyGqTyYJzR0aEuDk7tR+E89WtOz+1tjR3vikddWDYJB W9KOzOXCskbtUfF845Bhy8jpDUbTpNQ/p6I9ZC5XnF5zgrDM+Ycc8Sv69RgOUPqkd/C9+TfAGZXU Ouecp6V6JniFLpyj2D2YsonZLApurq0HUqsO1H/e8u44Crg3yk+ejO3bOLwXMl2aTgVXd+FTfykP qeMEdgNEri7w19/4rLOEHHf68VJDhjrBFh9AqgnTCAOZtMvOV5LKcegoz7hl3GJAulEtHWlNyr97 d2xsv/mNkgh60PY0xAUMWpvKzmW1WxuweXoeT66ttAP0TWs3bGORaGgWsAecjnVZ4ZnZdi2epP+b AL26AXJX16EiAOI72/nVg7JI4XVtYcC+uguGhg6APWqLX5BTrJHJSK/EPHOmMtViTIRGO4oKnVpP NzUUyEPWaUpKdHsJW33PDdjcb5ercnl2CXBjcODejX4r62s2Lfa2a9h1esUPEDJ7jA02t5eL+sKn w2VoyUOLB8UIP0g/blTg24hyeS7/RqV6Av1qHh974IvzXu7n3b2CCvQLc7H4IEgwzoHBs40sESX8 cXIcDiylkd3M7TW9Y+l1C9xXOGQvDSeysf7I418DrjyE6cEvJTx+sRfEKzY+gb6bUf16Xh9zfFlD hv3U2JdWpTmptzG197PbCCtbqh5uyD4fWGyELydWyTLRYJHgmZzeik7ysWeEyRLlr8TK5sKqsc/T 5AX5pLOF7g3AlvqM8QPC93byN9RW3yeTL5H4j1VzgFrNL7d6sga+KgEF/W8TgneKocp7+CkLfgf3 +EkwG+VOdZ6gbsDtHlfv7DH/ZmhaMBi/Nh6nRy8xosZ/nRNTpzp9KreEu7oNalJoC4H+EcDxQ8S0 1Tkgxces/sdcOLvygY23qyagPCYBhEP4ZoboE+JZwQYb++RChNSr9y3QFlFEGPf0UGV2jAcqmj3T bMKBmWGkAWI8FMhxjNCPx+x0/L6DFHAJFHQENGe2lzOQ74m9TrpgDvzKMbpFIorxAmwpqZsf9lUN ydeutVO7tsRcoy+szkuYlNQIoP4YSgVr1zRFOXDQgNtw4g8BylT+ZWIZvdPngO9jts/JTl1Af0VW KqkUWKZ+Uy0aw7fZ/Ha09oiqgP6Gw2vzN37GS7xIi5dsKIbSFhPPXfDbt0h3jubnHMDp+ouqBlZX cFqdz2ZF711Ho2zXjvkJcyFJCui610u6+JYtpMfnL3ECoGYOTnhDmN7150oKldQX0qd5k7lGB3sM 06p8lLb+QMxPpvuM7qvgSHTWOzbPUd7QANHuMPAv2QyljF3L7bU3eU5m/tEylJb/mxgB1gLLlO/e GQlW96dTiAH7eybXIWVShpM6nz500eKcjGI03LZNC8gXSXxroyYtPHbrSLhRluqVzVzyjUeH5piK Dtfn4j+c/T7IV4kIr1sCTe1L7Uctar5vPoXsKW+NCBb1f79TbVrkiWtkN7SqDTDXg1b3Q0ztSgrL LTu93q5/fDl5tlVn/hyJv0XXxzn3/5RGLvMp3EPlidhfA9dnNSRK+slXp44x+4yEty9z8DsmZcdL nKW7yUMxGpGHIQ062qZaOFXovtkjC0QnmVMGznfcBeyw+H32ZaduqYQ6xOjpy8+1mgRj0EqPAowK XwYfu/adTZwimbDFdJws2SNSq1DwpzlgHhKFOPcQiWrTHJ31Idl9SQRd9qa0Bv19fWxsiqn4SpQc x3ZPrLPT6UPRkvmeeHXv1QagbKJf17HBm4wD7+8aj7UluURlK74iYKVm8WYtqHAO7b+gGPkOwUyi Fcn0Jj/88Qjm7g6w4N3+whK9LGCY2YJKvcU+84XvFImkz29q0b7r70ytGHkeVqF4U6js45Acluu+ jscxKgchSBDUxeX/qiBeria0FGaHZXk3PAx9oVLWEFYa7oaxc2F78UOWkfTOCzcMtjgtuYMVLiPn cFT8TJuS7NkeDhzMKDJi5kB6OEDadLjI8Ebzcy9TLWM/dOoeWD/dv1PE7LfCVvRk2zvLVt3B6HlI HpiINhdCNWOdTE7Bw1ePPjEQHX5VCfpBF6SLbBr5bZddPIsAjfXPcaCnkdZHnph5XBf0H6gd1mrb QlMYhiI1XS4EYX0Gs9czs/m7aF0DnjoYNLZMesHvQGKpVFTc8I1fU/0xZl64ZB1s8rmEvwXRSpRh VRDq+wqdUmWKm7yg5gWcKOhsCY6WPJGv5mG3Z94ERyaIZNgGAqgOKjDr/2i8XCzsva2OSGUDjo1+ lGqHy0LA7T3mppJNx+m1GcYLW1vG+v+UVxpheSbPW3s1LD5ogabJehkTh49+jCf/Y77sGjwDVcV3 TPNyk7NfEpmPrvcgvyxr3cGZ9WO8out1DOlegO1Z+9tTgfv/e9zP3ZCKT4v10Yy7iYncs8ipvoZp +mWVYzopTMEABzBylpk6V1y9WFqAY5AN9DdYcBCLr/OXNeOGVDFKSFyw5qONcxsTLTAWLwKXwQWm w+hO/TXhSk86l5sqVcXgyczOi6UcDhmcGni1Z4yBHqlfBkIPNYwPGWduQVjX36hPGySg1g2Z6EHA KB1Xu7+iOL/i41i1BAwWE4mzPIcZLg5tNVXng7k3Nt+LoTcAqDIS5qXMWQfIlvOCfrAozHHmjovU khT6X4jRQp5+TDhasf0ouGIsNCuZ7Jsk3KB3kI7H/AMJ4JzVKV2mk+W5oYs6iOrXgY2TaCNsp9kd 3fQQ5KrEVhwvq6CW2wi8ytf9Xjp0OnghJvFwS/ZVBn+OxfF6acM1pMjqcbMCRyOvOcoBiyhQ+uPD 6kok1icYZsYwYquZAGXoLZ8L2/3JXIAd3ASRI2yabD4Cda9I7l7KfE9pDnlIr7X4uag69vhuDTIH YruJhCXZkRRQVAhj1rDBMvhxexRiEDcgHc8Dj4wvYBpyUmBkW6DVauh3uVEyq/AmxU59lDXoCHHI iWZ1WnJH3dk7xfhL3Y/iyjbvwBHPRwSIZOnM5rvFrju1fH9z4j6/ANS6bbA5hXGE1sIN8YUU9i2g jcPA20lC1Ie8dMWt7TnpxFjxYSOZ/o2ZnzJVm6vS+EQsoz9QfU/tGSQK+CKkqZJCR7J2L1HVsdhF 19xkqkiICZ1MHB9SQVy7Vodr4FXCqE4/+YfVNzcuauQMamQxStWFZbdxHaVmLZneUdud61mB1CwM oR78J2yjV5o/Yp9GLnn0VMg++TWVjN9a+Wy4q0PP6W7Oy6DQgQ0QBSbrhObBV0hi4TNXZEclKKcC UkLq0GYyuUlZbDkiIc3xemF0quR28fpvltCLGTlb43VWruDEnFWYGO+wePuEl4jdjsQ27NzQh7Xj zmfvQAN8tlOTvELy2vdlyOCI7pMgI9L/uL9TCQgnds1YHF/VoH+uI/B9HEuGN6adVurZzCnDD7VX 1Oe7YaCD58SL6X3Ecb0/D0M6oU4ub8BiecDkcazExnIFGiD3BUSFnq/+8bZqCg4unPRvDpmtzRFA ChZq0S+/ykaQKOVCOHIS24hlCh35v1iBN6xMgiWTrZ2/yV1PcOYE6dKJjwIHlq/CeulDWKG3wHzA 6f+PHvLqt2sdjFOPSPCFogIjjH7NEpK7D9ZyS7fEMQkIlz63uRRPZQIj9QzQqJ/YvvjJiyvmNLDt BnMOmUwoOZMr6PLcRCZyS7C5y2Sht2LRKrJgYkCWYIntkpiOYTRHShFITLJkGKQG5NtvsC3daheW 2CUIIdw5nNHTA8gZap5UOiXISXXoIIJQSE7BfvipGXXxPvSP92cHy8MMfI/aYKUAyQflf56XLfNC 07aSFc0XHZfvQ1Nds96w5GEWK6kvG+sB6JKsupBcrtyDWVy5xQROZbtDAVcoJI40OzbeqVYq+COX MVON3MuJxv7Bljhl2oQEyHX2p46ZL/XuX0DQbKqBw0SbMId9r8zlE/3z3CFrhqLV0S6vqPnRaSH4 3Y80dYIA3DqmgW2hnWsHgPahaSarnBIgzgnbrf8QII9qGz/3mQJ7EGxdM9eVbiBMrVHrL89HN34f 7NQATmaU4iSQodpYZbWtlRD6ubSAsJQcHVNgKZQTpz+RwHR3pmsPIQPKqjIn5aAtU7HCcEvuL6lG Qavigkpq9vpqYoL0LSRIPT1ntV6f7qpQj08uUpgR8krm1sDdZh0Wc5F6WHJJljUMUICf3c03levg sxiNSfiY8hKUhIDP0Akw4I1FhoC/5sIULR75JdzlXrEt3PP7WHSxfK+AHHkSooj+Fomm2u6ebKGK Tp64ULlX184ZbocNyXwjsjq/O3GEKIk/lkB49Aypiv1vsiaG0pUkMFRIJ30pVMSKf1Avf3itEKke 02DhS/VOg8B99QwxTZnj+kjTUOVKZRPqW+Qz2FdtWpp9bgWvUmjFDk/hvoU0cGv7gqC7wDloACUF F4NreFocRvLnoHueFLZumq4FvHd9k0rjo3lH2FG4GZDUTsVfsU/zGtr9XGddXDmxn5ezqBz8Un9a dRvQK4AzlEBIVNs1NGA0b0/NBtAzPvMLowsj2ci+ylocxLSnhUOX6w92S+HthIz91L76j5k+qfvt Pf+MX9z0tXEGMvl/wSWaWQbFgQo1sH1RVdF1StFM4tg1M1/nDgrj6hq9GEoxfT4gtZNn1MFwQewx OKBc9qhzIkJ8srLupGf6GZxgidBP2fa0zt7nm7lQ9cEDCWcZ/cLgfaTd1LsgLoeOUxqEmnA605Pu UI48aQqCg58dgalDGgwNT9jvOMA59Npg7iyv9kHDf2E1Hb4URIE4IbpN2+W0F8jWusf0KrEdt+tu kItWmMAhp/3Ftv3RYCzK16vBmQgL2lt3MqKhjrh/ftacIwnt07n/JHr2Db7iQrtE3T5i5hw0oMPd mj3z3vHuawEbgyi4gSuJx1K1iYpB0WDsJ9ZopiT5RsM4048h1X2J4D3B5D8A73ZHe/b5WvHnypqM Vx5BphCriApGl4uQHhxig5Q0In8JqvM3O4SrjlT2JP7vCfzn431xiRkJ42bGCu3Jip9Es6cbDVvt ORY4wSTo+Gq3nx2DvceYBo+Z/JhNbcutx9JsmooxIOH4t4YBgKhoyCYOSf+2rFi/3CUWh8tDsMAP PNcKvGVkavCws82240d4buyJSbE1UrYEvdv4SnwR7eHxSctR7jq1CKPHSBsStHuKLhNPoe4pcJ8Q IeIA9A7gOYch45Ydax3wcouoA/ICuRHPCuMfx64QW31JpNdnS62nQKgHfTHy0D2IxknZQQqAl/E4 JYVjda2jvQt1R1T91TKTTiRv/ciXPCNVnSWlWX82H7mzTkuJ2q8rzRgJZc2u2KqS7yZhnd5tjKEn o4AcpKvmk3KKRpAb21trT09s1MJ9uPspDs2/VwdpKLzJ6cbR9qOvzn6HRrAih1fHSIQQNO6BsuSV IUw06k42+d5CMRwU/9QanqhlOwUGGQEp83rNIHGX7W8jpTwiYywM9gJaEnugiUGbi7nm0hYPY0MW S2SJE8X0nOeDAREmLvrL27wjiA/F+uLcBjp16x18hIP32zMsC7JrZ1GBNhSPh+3orFisVZPX8C9P G9MiXcTpHKwIrRCr2xPMGzYnL05R5a8txKDRLUBAtfLy7BW9ageiD3LuELZT0MzP3fbFFIuGrvtt KpYmWAgWamHaUgMRrL9S5l0+0ur9AS/E2A6TwmSXZaEmmQ2Ok/4MEmJt/G+M/2X/GtVIO/JeALlZ U5uzW8zWi2hflL9F1EPG+c72FovUcD0YDBktdlor6ZT4Q1rSiT3PeOc/fE1LMM7H6/ZG70PIZKnV 4T0o5agoPJhdP4vywEMc03T8LqyFs4OaTne5biXZ/M6R+znF6L1OCOkgAER4NGz54a7gsmSn4u2a ze0fHC1lh5/TXZtwLpQ/YNbtOMVbR4L4puxQaSU9UxzGmam/CbpD64JFgQf0pgfORqt5so/VtWox W9+jiKffW46Ao6zEd6Wsi6EAxPrzo7drb5OBhJtxthVuW+uSpkPE28e+I9W+jl9g72XF01y/7tJI E+/w4P0kVauDZxjCThxbaF/bWhcLu2DLE8ZJuhyX4CWDLhlUOUbMTYqb8oz9xa6nKH3nDqoHTXEC NkkcWE3j3R2+w0BhjMxaNgZy5dQG2Xy93jEWSrbYgvGevOHMdVUwhD17I93905WryBebZ0QcyfU6 qbUnK1s8YPqnbDZ8lIeNkTGNq9IIe8S670arqR2z3WaFaUDjsnAQfjLiNZgJIs5ld+BM++Grc9uw 4E3wxFW+Lx22J9sdAPl6MUGh7qOCEyvuIR599TKGOmWMB4LH9VieNTzsNFu/MHmfaikWyQ9mSEvD BV7dj0Q0yEwhde+mv0JQ74rN6++87pgC7YLJX5oMTUOXLRbKAI4uKk7UKWkPxuP4GbMhtGIPS8Yv /20j2E04T3moipxN86kBrkFu4+368Lsdcn6oa/QiPKZSuqvJvOhXUwps3C+8LvOi1mOh2V0cVqJQ eYvNaDAJqIZTcOlhpBlr88Z+VvcDH2uKfoVn3dYLERFlLJZeCaC8GHa0TNkgRArCMID720L3AY0L qfqHXu9ZyZ/oLUJmi8Qnn3xCH+dI6knke/XZ6+8DUFtV/FM5I7aMwCbHcf4Qa4vZ9S7LBbwfQ9DC QcDwq2pld3h+JsFlmLhdaOkNofnj1mrdu5oq4EsvlQxQl5QRQIB2Aah9Sw1YBO0N0cXul8MKKIzg 5HEv1N89gXhI8AhFqWaBeKH5ZYGCgXnjWLbv4sG9jABkAZooMcveEupG2gPA8pkNh1A1Y/Q25rtq YwPJTi45fnG6hX0Z6o5tylz8fNvBwz/wHFjrKpISd//Sw+PNTDe9An/udOMCBODx6rbg/j9WY/Sy xS4Ppaym7i8z9Ls5VbFxcufQfFYZ5OWXqaiADonsEhb44G0QBEcmUdDCdX3d84K9vLPgcLpdITHC 7Cw0zOmKF7O1IFD5hS0RvfYmnmQ4VAR2sPHHVYBBT80WeZIznAvyxi1jDcvCeIoWz/JXtBhaaPl9 ffArDLJujP4e3R7lP0TR4YzEHGa7Pjcu35YETleJawvqNpMyvkIvj0yNvbDHoYgyMm87j+OSCEDz wy7tjH7p8eEuCVZ1o/ww81vmCo5SUy77+h34sIN1jgJB8Se4npKT4uYSRfF876XerpT+iS+tu2V6 bqjgGqFH+MCoTiUo1Mu/8nQ54E5NySz/JMc1aQnnhkONMFg3hRnDIPW5q50scs8wyy0Nq6HDHOdh Qw1F1O/r4Sqtnd8+5ROW6Px7M4awmeO02/AHTTD3n/YCqhMWda+4Ko5e5gpDwL37z17TBB5Su6BJ A6HxO6ZKzlCWV49LmYnbH5LXyEMxhCiwbQ2bFi9EJcfNUjHjQ6ycJpmUpOmJssOhZwlHkjQdhykA Q4HXBYGHZ8dKzVuhVV0cvM67MvaWhDuoU81mZWeJgud9xaxc1sU19fOIz4JCqWq61sTK9qvaFt42 FryZwwalu32y6Ybfx92YWbp20yKSd6LhxMLV5SqALLpJqdo+StEdSiYre2P5ReytQ/20aM2EjCWL lmrionlPK0ZRVPNy7cECQm8xsNUXZGzn5fC33JD3SLh2fbSzIji4vwHn8FMwhRcL1d/8bd2h0xbS 4A8T1rPF1jy46JTdHyyAQ3pOU1oJGb2y4O/oZDL4/f55aZYCLOkRReW12PjBooEUR5JJuLZg8Mph yVmwo9LrEE2uAhW8n3QoYVGJiRDxozMQHOABAlaSlhWjhHe2gkOhYfbh8PGV+cGVZ3oRi4lGKJHI LmQ6TRUDU15MbgP7nGKIvbKbM0Hlut4EY4iDMjrplEOrdni+GPvjTIutV2N4nECI32GLf8e/E79k H4oG85KTcX/wE9AMlA/++U6FBf+X8o2Se1cP0a9KbY5k14VxgxxMtol5oCwjq5qNH1SiL6kU5bSC fi2zyQcHLufTTTCcIDAl5UTTWgXb2aDhLBf9TL6gec2SBiEmOXwDm4WxZTQ53xX1eyCZxEZAiDRS /ZHLuxAEBiyruW16tKHEv//Y0rPKU6EZRc9R+xmsxH2OTIHizdCeER8hnrJexnQT2jAC5pltzUag 2ijHuLfdYQvEZvISFHDqgtEzQKhYMMRzI1PDVdoo9H0gl2GY/tzwyE2wAD4Mb/Kh2Qy4Etwqnyiw RbOtmNNevmiGldkXu371bdZRcJuxREt4nmBndYFGp/wifIloheafhh7zg9bKyw8ipkPQIdPIl3mA yZrgvoeGCPnRgjNkr5oZKWhjwC5cp7ID8wHcs0+r/pwD0j1D5//yir0kZbwE7R6ZKJ2z27Oo8igC lM7vG6/R1mZJ+brTn/5goVWfgwvGhVzlUgJ4R+tHeq0d/qJGy7HckHmNXNWK68rXGiJcLd0NSYD+ fV6JeHNwuMbTvMaePllGwyIFvKvbwzTSTXzlUxOE6/Obr/Ym2VsuwZqD2zRoE1GqUoWpy28dJHi6 hb5q1UiwOHSLaU73CVzV+ODYrJCrAuki0/hcT5TNzFFyofXR1Jx+AYnb1crnzkWMIxS/LlPv5vB5 L+ja4+M+1PLwB/WgnZMNKvm+GDx/azrCoEFrgPznjdrr0Xp1+R4jFl5MU7ERSSXxS9pXos/p2jrb YJbmS2Rxe1V+6os3h5lP0smp62gu6f8nrSobRBZ+rkKWq2VKI/mYVlfQuuagBuapotWyYplQAQJs HDjQWMvylpB+j5L+mqhRvfH2rGcNt0ND//GRjJPapzwSURgZcUCGSzvxTpInUQGSdwNM31AvLv3q hTRCjQ3zVDvd8yKtZagDgnMmtWQdnzJcT+TnaTGZmnp6vhV63m8m0yt8kuSvfQd/PrYjdayyMjmo I8R5N9GeAgXpZd+cBgkH7UXkmMJ5DXRiDNeLa5tSadbanRmUNTYyEWR793Rhcxlo/cPnzR/tkCD+ 8GDUExpqsXP0K1eaoyE2cmXldGFsznlcSDxf3tQ30JLNIccO6hT7d4DwcS8yONhzkmnIr2BmKzEm FFmoAuZY9ccd3n19akEh2MK2WRgzDXfybk1nSCl9JdmwiCFmJLCxWVQm1xboDUwwlObVyPMZbY5M 1MxAfQiRi2ilSOWFFYt682tn8UMlO172SCNNU7z3QjbCkr0wBVBNcLgC7m3PsCvUi9eVmTBQUA+u ixNRgnQgF2SLtH3mw4HP8OQ4rm0bRQ9o8ihK4kObVtE+6zUgqNFd9ZEtkBZrEaC3aE4fthjyO+2O MvC9Og5oAZ5XWluPckWpF/I3zdyW64gBgVmwAjbtIwEQiOGm4kviquZq6fL4uy04bIf3Mp/FzOaW Uyv18UnIYAbuUlWQGYKdRbtY+7mGMK7I5GNLQbY1VidQ+6oftRvGSVU6jvR2tVW49BSu2/cDbGL4 y1lqW3RtQLrAKtkWosjBmjWuRbmh8BfF2MQrvxMUIqSEBDqC2qOIsUW0/+VsgWhzymQ3LP1fBwH0 x5YH+0ZlwbF2VUS9JFagX1uMUstIYmgIOm2dSi84RLy2aNE92qsM1EpL21DYo/Yfz7jxxI+8EkPJ eIl1ulPY2Cpai1KltKe+GNC1U/BTLdB87BmrYZbIuGGm3B6AKMzWAkie8An16fV9XhhN4vbBp0Y8 416SmglqJchmOtf4+E1KUbA4Kj85lKTQuEEzf3N8JVidn1KDDH/PwdcWxwcKXMzeCvCDvd6SoQEj cPf38BqdJe+8c8hlfL422nobdg5lnhB0HddUDDcCjY5oQVZCkvjnOq4+GoZ/cipRmkrfTQGxJSbp CqaFqgSjmf4OgPaUFa5NPrpYJCRMkuloCVkI+etQZRcNKIUvj7H6yj3gp2vbCxRdIEYAdCXM/9dJ p/Iaief0UmT+86bvkV3RdVQ77YLm2JQlXKSST66kZCltqgWaS7xxk5iCH5hj1SMxHNHSn/Pn3xpa d/dRzKdybN1nue70BCUIgOtsG1UvZH405BlyzEinPbNX6Czo9ubT3ctod51iGwUwRhlanAPosh/h 3rslVDMGBfmDjVuBbDx/5aqMUjM5Me2Yurnk+Y5a4R4IT4QOj6LAi+XaUhsTx1sxlxOoABAO7EAi tZKDMiSSAgN1z8JWHN+QWtY82nnwowipCWoKFBtXDtacB0fXHngsQxWfCXfdoF+kIPgbcPLtUGUp 4inuy36FVBE0k8PCzoXeV9qZ2l1GereyA6cY59acVanm8gNc1HUoTcIPlGHYHZxkUlVJ8f2ghGQm BuPsoQ+r+rK8WSl4Qb2mOcFUm7UKSMXbtTOfn6pyanWeeWm11tYFzgrGjN22TYzmqBwc3pAlv/pp j4AAC4ts56t5WTrfoVLbrrbM5lpw1MPY4ImTjoJLvqsKb0hv8xcxx9XDoWbGP82a3jJhOxFoPQWr snualRcjxAR8n8Eli6IiI57v3RGB4le3EGQ53NJJqKeQ5WZ9FnKh1PRI7t26iX4GvH7cJ4EctCHO weYWgiUOIrT9b0E0OUbTnATDRmwb/Bctf5PCKBLlz7vC50L4m51MXGzmxMZ5C2IVWWVw1I5CgFaG TliFnn5fLm2BZOLYhLIr7CwI109nzXiVEKND+x7JOsHRcW9gLGuEympT6hCoxSn3Mi2UhfL8TEtM 8Ovvrb15z2SyW+KgwkuuDILxkF6Apx5CJ7rwvwZhhGbbsDkkApbE4aB7pAZbj7/F0aRNLwO3z6Rk 4VJYruzyZfqzAM0rngbef6cRQU6x9I2VZxI5nnivMHv1RpsY2drXvS2X4lOzAL6o7KVSLdo6V6LI 1NAiuTwbmf1lPOrytHTde2ZxFARXM3p0DvTAK11MUi6bMEgMugls5yV/PBW88CNd30BLXBfr+VMK R+08jneQr7TUjvxTX0M0EACTBNCyP9N2a/agRo6p3/pEsDdhNMjTvh+esm3R2MMKr29LSctacZuY jJ7kFCbIFW8XgDkusU7FY4DIQxqiKV7P04jdIPdkATEwwzIyoUnRwibq5W5wPX60pYU5wCQD3atW iIp570FBazEtvJDXiqJNXeIfmXa6g9FvAgHI9jMPTLzGhBV8uWFVsAwecoIBbvbt2Uesn5mJP2qj HKMqmZYC1kV/kH4DDrrQaTXTv+WHE8CBW0BcxMR27VXAzW6fOxaa/Ae3M+BLmdFQ4y0whoKW6B8z L3wLfFCw1PaLyrHGeUpABphzk6RKeHxD1+LgNlKn8KOBf0NqxCqs1Bubi2kbUw4ZuncC722jvhWX osrA0hAGou5aKzp8sufcgVQxfBHO7IcXeS2VKaBCvThz8sQidPlzKsD0m8dloWWNNTl5uVqzAEaW QkchErR23Qdk6ULFWpJzhzsvOqU6rDBVb5ABNcHUIkL6Noekkw05ygvn1Vji5MPr9GcBnhIvjQSG SBDHfdHP0vEIG6kPhXUeTtL3y/Jy9GTkIUJTCE1g0hMa4iobBEJQQVS34XEPNdDjHzrcZidv8o2K VCJOOBQMYp4crr3MDPooq9xwyOfaYl/iH+KsrsIylsqdP6A+Hk0Qjv/128vOcj1r2/eRx8xvYu1+ TicSyLWPIFT+MdphRx0fBpZs7itlEPJYCqO9TunkJkEi+zvwZ4WehSw+koaLpiwvumKyJEYaQACr 1iESpC5JKSwxGpnK5eW/hRjqsqY8NMPFgZGyQBTRTYOL/BmLit06J66XfoUiJtxN5IJyaFPW4jCG Q5vVgDrN+IpgcjHSfq++D9PVeZXQ16IVzlmnPwS1R1sC+HRlko3iJ+DS0EyU+hPxZ5eveFVHfoLr Cf2hweHnKhe4bVzlDdSGvCQgkJMAVBSljk6xAjs0N6isCSL2rEpT0791BrTASJt9lCnetfT9dNtC PX5Jpil6rjx5tXfYNqkW/tROsLrW54bXZm6jVk9QWvVAUapu24P3pv5x7PICgzxvZ/A/NzE/T0OC QOHzjNDmfI7Po6WkEDkMd4cH8b32kjpkDpKPiWBNaWZGadGd8JXb+AMxFeJj7MW6q2UOFWFFYpcZ voMiQUv1/WDotEXPKI1CMkFNqrQh1L9EhxeBaHG0N80rW4m2hy++JYZ5aKapKBcaak9io3IZpYIb QOKJzRXRThk7qtd0yPt3H1ITCiMcgnalc3rDQK/WX0ScwLFgEDbdyRoTxdPllrjfmKnKCSwAwYPr mUSm6kSgcTRfyem7OsrDvimsrSBjbo7WVZnR9gwqkE0aVLcTz8JUAEXNopLzMLqMoHZgesRGmTj/ jjxoZdGdi7nUo0Bup9TyKYojpAx3CSdrFX4pvr5hPAcLskPo79vBPjwJIZ1PH1duWbCGhAoDVVCF vD1rWt4OKP/mfv2Juy/czG2K3d+tt/p0RyslWwaCNqLE/nkDrPyGBjStLbd+XKOY/m3r48ziSDYo jztq/kYXyNuANepnlxfZ2xKWoBggP4EKentvcTM3m0Cq+XDIMjj3UWEMATKLLFUN7gj+Ym6kB4Vf sgvbZM4i9hNwlPQ/4AYNkQhRaFWWfO7VQg39Ze8SWyEVaVNOnXS54sXmkg+u3UF3V9soNEDrSCpi i5HuGHqaxyLr3GeH9B3wWs4i4DA7pS2Uu+JDTeJvBa+q8H4tk/TtiTtz/7AiCkQ1pL2RNuS0Vc1J /xBDaiywvS+MJciF4fZWK/hdR/v43ddWsYgDL/qdz+HpbY4xWhdk3eZzq4MDjEULq5ZBQAcQZUvl G23KBrcVXcvca4wOA+tN4yuE+bp4qWbGT25p1R21hI1VNcxS65I+WB8pioz1wDMlVEHAe1P1ggVe UgALcWoHLYCyrWGpIoetCAcEL8T3A2V73m46JJKsKMQN6iknOoWFVFLPVtd73KhMYsLc42F3XvY1 bLZmN2QPIhXHUfGdAeuPCBEYtnXsztEeeeaavI8E07/zMGa0EdpqwzKQymEEGlBbLG2Yl/HBoh04 botdFUSIQ+5pkdy1HWdAJwxy8LsNFHoTfegxInUTsu8R9dRZq15GRUKpo5D8TOKckFAdaD9E6duZ wTcGhjoAdCjDjc96b/Cjk9lM5i8mQnFwnXAWgwnv8cZf+JmsSdmWwYWQH3xrrIym1VXZsTmP8x4J WPm5koBehlLbtThntER6k9qlzXetrroo5PRiWqu5IBTCWL0EFuPELaZm9P6916um4aAZOBeI4zNe Ffc2acYeQmoJ9DuLm/H1P/8EiQQfp+Gk+NHI5AmwPISnj7heMU0JHRH/eJaxH63Ji64DK5nojs7Q 7tK0UB02jE1go86RXKb1CmwwLEAc6uD/ZN5osNVBQgq49EhYYdcTDCmScWqG+GEDve+nmAq3Ehzp 0dVJyfybEWsn54Osf8myAtInUwmGSirZOelAKAZRtz0k/L6ex8m8jczdB+/O20P9RtyKxjHqKn29 ct7OhDAwnC8rtQWQ+MsNWWGZJorUak2E/0mZJQdjkA+b99tcFSE5wQQXEnJVKSTT8oqW4ncg7GES v9F7Ta72/e0N/zjCptT6GCb6wlP8AfFcEAUA70tnfbNn2cZ9aoNTg4PeLQZGqcH8+6veg0lXzjtC VORatxzLRk/OnZFOKLJwdYh4cZK2WpL2bJtp+1digjF3zxu+I2WfSr/JoZdIQDvLih2J8QteOYfA bgjSUbRES3sfjrdMsmi50LZBIPJIDTIFSu0S32pvHgQXyQ6oggS1GxlK6bKBXNm3eN69Y1UEYf/F ZRHiX3Yekqs6NfFzDxsifMgB92rKeTjxmsIglhtvOddsePv1BSEKWAh5lu6DlPUJFl+oIxpolhrR 962K8OUP5mMC+BwCdTZmUTYecRkM7Kv7v1O27KjfPQKdKBv/tLkKZWFVCBCmgXqiPbU4FZfevGzg QPnljpoZIpPbzsO6RvRMNLzPENhN6OiILIGO5vOuqpaWOi/y+p9lgQCmOfjIWtdLDUdpDX90pjeF 7hm0v0hnw3lB8W+n+IKA5x0i1MoLXh3W/l7VqA33aQQCl8l+r3Cy8UkQPQFOOOdA5YhxeIXnA/Ix ANaHHl92neBUf9ZQF+9huVV4TfLiSzjhPGlXFuD07rxg3HNqVBpF2m7aZAmQRV9BgtGuBtfUpi95 JEnKZdKcqQYjlD6FknJnoPO8K8ZrYWPTGthbQmOEqqMF0yGmYRoMbAgNdBc0n1kdWkrqHzXkjvqg +VkJzJihwfw2XynFBaYK/RRPIrC/bck2SdNZbG4Rc8DFKJntZu59o3JYjWh7X7dNCzaWTEWgrvmY xtJgIE5E+BC0V/qRxQYgTdvkPCB59fjndGPT0+xjjU8A3JxZ1Md/niL94hISNUuGFSdg+MYM91uf vxloM2H0iK0Pw5Gx9nCJufQjWteJLsmgLBcMfxqFcussFd4OPY8sWqznZd80+hwIIy6QUSAZRzC4 xYNmiyvtX8cAnpjXOjb+ZsO/+2pJavuLjL1OFKYVtzDQIWZ+Q6ndSWxTnCK2zy6k3vBSOB5dmDv7 GyncJDzfTYFdMV4L35e8KlMAc8k7HbYG9Sm9z74qOIJlMvgY/aHAudns7mHojmAOBefzZ11aqXzh 448121+AQPkbPwSx5Vs87ep4LYcwva/kZg8LkOthampR0bPGIavYhFz0KFg3bEln+YkvmflLPTAe mkjK7ji9bx4QfGvJORlGIlzA/GsaEzW5alb3JO3vR51g3PyaR+sMvBbatjDSoTy9J2FPUHox80uv JuzlcPZAG0ZVxsPfljlB+eYy2sK5apagbhypCA07jYypNaEv6WvU9aJ3x072gGVIyL0ifrMRbg8P 2HPtzK+8sVym6ejX2Stp+qDFK1pqPgpds3dHF6o89bQUC1/0tn7Dv7obUJsaTaps9KLy9wMHKMtL ptZB2B/IgAgP9IPqTFmi0zVdmTCtUDg/h+/ioqYbYSwiHpStB7rCGJf4mKhBGdg2U/WADTkTItdX JdoQEYp3SMBzODLBQzJkXLos5S9vh1MLZM/+3dy2VjuYk5EA1hTuhIcHSrZtNoniBphQ0ayt0239 xlxOCNhPEUGRjoOEPMBM2l1Agjtf362T+S6mVmS6UyxpdtGOenwUFao2VUU3MDf1Ei5USlHclBLx RxJ/5SI9t4ZCTaJrj3rbZ3ebncRwIDFrzRht8Z9jvUWJRpUbXkt6oLyKMu9LU45jzLDSAnnEDOfa E0BSYzl6ttul7XRNXSkbDSb2diuFE33Pxw08F+xurLi4OAYRrFkxP1rIiz4+4xVenj5CDVQheDSP t5SZ2mH85gqeYLuweOFljFIIeO9dGoOwznR+zdJCKYM6h/Qf9l9eHbA5ysChu/G9fMfoytUI8NHf FaRlYPkfbeSw2eVzPGEL1Ja5P7qQBF6xa0GZ3FmKSqlx+PbkG7g9Qze85eMsAhg+YZiti5Wg+dja X3PdBb8hMZ2IyIHxL2mDciE1nDv2ZGU6YcAvGhXuKEE3N9pp+2uPjsct/tJKvUkpm2ZCs5/jQWQq 1s4C229CkA58+au2qsjhiFWhQseZeS7tYfwXuXWDCnhLhcuSNTtsEZPetnVG5LC7kzcr4chLU+tI 2Mz5NxhB2wkR/F0X9QxhXLlKb+nrT6E3Ster700G0NRYN3ZOuNZyLxVgnHdvESyrKluWCG1A6bth tOHNpV+kZWjixqhd3kH6CWM870Cxk9Ay0j8uK2COWhJ1wPHeX7ITLn0fs6L9lmbG8PmR8Ev4aycT sgYCqMogvahfuiWBuCIWSAWXaLZcc97GemekQOt4QRS4A/B7drRhQshjJGFt3LEDvfoCEPWro+mE wTH3uKKCZqJiOVv1zMn2k0SxqjGePVNAkLbaDYQb4mldy8FmKZIviB99IhfYQZLV+rHQOUCHYLoZ eVJEeLwn6Fjpqo56Gx3fuXDYP2MtACoQga1eHyXp6AfS7/yDmVJBKghXXMHs3w7TxJNrE0GV5o1c nukYdnnUvm5l3HmPZRPkxOqM2lG0zQd/yNTgqEiXfPQqHJo0q/3LHwxx0XtmFSOp1rC9Z5G8Mq9a JVKLPudk2tzRgruuuGdHSBuOOA/5O85JMMXNK4CjjWG2ghnOtjj/PW5gp7IMQy/btiDL9NXac36R 24lLJZCA/TPvjzZ1hQclH1qYPV88YYhcWCCvAwlhpuAWsqPUjEmI5L/zECsHFyQm+ns2KkoqRAW6 rHq+KFTfKvQANc5C9hMThvOgf/4dLGSpPtnCWlKtkD5KMUvHlkV95Z34P9XiW3czdQ7BNho+t82y kuyXGqF1nLtqro5wg/X3zGPntLl9VgLQ9Hng7Iql/wdtC3yx+j3EYxAgw+FobqFBhF7fpPe4tt/D ppeBbAEZ8lWzUWsSvYvIUhQU/yig5o7Zp7/gS3CmUuQFuEzuz1E5U6j5H6TWZZYxUgmKBYr2ptOu DxaUE00ryThFJ0KV+i6DAr9wHLANmriRoHHuvcH85xLpjpZLXG/3SvhADJXDfPaSX7AzaFNgvgQY 8vR2y0s+WBi+ITKkkk6smTFmWjmhXvUhdPg1hNKkPCH3MPU65oyGUYlcxmsX8/47Mm22itvlp9R2 zsMMsLIHcN8GtQHz8X+zoKPQDhqwbmbiqEa1Ysk9d8ZgyZ8mACvfDPp+U1hz2blqZiGEak2E19Rz mO8UU7gmJ+UORpjLUws/BBf1BzmRo8aZ7n3iRybWrzzpTt89aEVNl+3Onj4V9Upz/5N65MZ9ElmN vgE1s7fSVczAHiWc1vDlVTngVuLCUhJcRotX0CZLQP3WQ1gFb4EhOOFvncLXmZ6fPf6J+XCs9CLY hdmv9owCctnhFqPm7j66HcfXm9S/MuLQEHrxOuOBuyz9Jml1n1w4CXKHExLjgwyjBZMpi1W0obAj JVHFfOhbSOLAQheM++orZljWn63qrzl2bm2uS9KgP3QbcemJ76C/dGJHp0zhUxDQq/x/LGINbtaH 3Fof/ioOTw4DbQhtxpnjfwbTtQY6Qg8kUbtQkgVDg6rxSiv51Cp+Li1Lj62oQQg3aXhb68BViwZK 5q1lr5lch11Tn0ccfd/3sKFh9oYC34ms51J+PPyLDIIJd/9I8aK0G5NCSmsDVaNTs4QaqEQ/KCmi 1hGSZAxJYsfh5mrxiJAhI8RdJMEXdyC37AYRYIWXp8WoV2XiW/0O/jEc2WlZzd2R/e8XwgL02SJC S3TRlvD6bY2vyCdxpnCuYaSDxPxJQb0mwrvEQXLUQ5/uuXOAbpbIM8xXRUYLyMKvwMsyM0DOZpa6 LG4fl+gvgAawP+lSY6M4HfsqUGp+lbr5NypVtMX799hZa4uFR1lAzKMJN/0LqWZ8Yyf15VYz7SA6 TFXzc0h7CgX9NzNQ9Hfo450sZJr/bH6LplTBd3rZRLxD1m4BzYHW2Mf1/YknrwPw7NGR3Oe7e4Gz VfyDBgSdibyCaPsYOatuvTtsSD+qgPM19Ffgyku+DhtBQuOQZ7zen1LXa8HYZSMM7RgjQaf8sk04 O78NcSqbXyHhhodR3pRW7mzmgy9jZ1yWiX5odCNO0QQXWUxkdZ1BTqBg4km/54Jjl8tPrxUi3iqy 9V9PW9UhQIUfEc4FZucQNENQeu2mjzzC2qAOaED2P5xPkivGgwdF5V6ltsey0F3zu1YlW7luQXRz JQw/zPQvE4w5s1x6yAeqg+FtChZXi6Drs06Y2+eDI2IIQBaO+1/WH+S0jEwY/lTtfKjHFuLNV4Un dp+r/VTq/YzLSHqNF7wPuwLGUHy7/gJ002s0O+4hRHf+WHlFqC0Xm1o/gcXRaKTe0/awFMHbmoET m9FjzjiS4PKJuqON9NcbdA03DFyx8U7VB9dQx5Ug109pooRp+GCQBsV9nKIB2MhBGZf+TayuC6X2 zRehXtiIdbzSCNKkJs4kG8lyr/Y1O7Hprm4047gsxzCNV2t6ZI/hZBrsSVdwHhxb3oArKSNP9hwy 8NL2nAIQPC69VZxL+cm8SYMfXL4U/mjjzGSmrQEQFevFJ4xSXSQZW010/H30BOQlQHSAWCi+gbDG nUYgIdl9RsGcLeg7PDspywZgtCLufql89YL6vnPANBlkM6zEw0m2tvq5t18ajeO1scSAMMl4Z7DA o7B3b0Ykv3i5LSQmQRPXe8pIvyGNcBCfoWn6MogIkH+U1N0xZMsOf7QKBVJwfCVrz/vpprzHrTLP pugLx28BMhyCQS35biWDzBwzK808UgFTDQsM80Lq4Zt4VlVuZc+Uc/wfXil+7ECB6v7+3BSGw+75 gs1phJW20jwuSIktp629RFI3ZCJ990fcScDfgT4pZWT/pKI5FSpBNoeJ+/a3gKxHZceVcT9RryiX roxq9r79GdLfVLXuZPCFzIxNpc0JwPz9sfjUyNHrfl+++tSDgYDtFJs3Vu3TCH5tu69m3UXaPQh7 SjJ3SJZ97UI2mphzvTdZdhtgRppLXEfQyiOIRthaJ/2IXyAWISN06w9bYllk/nJnzcpB7udfahXH 2aJP6474wGqg8I6v/PjixOCDN4uGYbWgUCmiILfq/6zhUjGpNXdW3bP9zMgR0ZV8OAzfzkeTET85 bWO0hkX0cVSqXa+afrz2/SBOpPma5NDY6/s4GUQVibk0LVaqi1XHlMkzqIeHnmMDLP4cpsmO+gbq CGZjjEpFf/nTePhi0R9udGPMtVHRxJAQlotX+Mbu6pzPBcpuBR50jJ//OiazaDiCZ+xTo9SCQ4fr PwYMij2YZCBG5XVdqNmOgBlxMxwz5WBhf+Ba35X/FuxO39ZewTcgTnrXaWQN1iq+a0+sN/kZ3Aqz KMhOugyWukvZCj5kO4wZNcli/to56eCwrs5NdPHGJtZW7Pys8xfuJ3CJZ6Gd9N17+1Zr1g+j4pcG cLDXGNZNRgEzcy6mjIbZMWbkMTVaGnWBQHISxNp2zh+lrXRLYJXw4/8lW2dwriBGS2ZpvAm7wsgn XlwDsVyXZClm228BU+cuz1BH6HZmd9xGMuIv5qiXRSFvSgkSpLzAZD1g5iwtDbJUOwgDvfSRHeqr 1lxRWekT+k/8b/XM9cb0b0dh/3vO52xtQOIIGpNVnmIP+zQEsJTJItLfvzs5xSnMaUuld8vqmM2B GtC/vROPQ3mHoU+c6lb0nZC7VO35/oMR+uMxpBUiJUAFWLldMiOj1Sn9Anu7aJgLsbJ0fQNMD3Hm zYxLY3cQ1WVyI5R1gyyYilEC7H1n3OEhQhKSL05FuhGJFhHbqbQth3G6N/r7xbiUGRduOP/wIJmJ dwYRVHokWAK6vq2+cWQ/YCL0vX1PWPgDnQ+wPBFlASdrEz4UHZcvWB5kFgJQhLfKKKb7b8wZBO5b U2yZit7CSt7KZmTMbZ1JeZfgGs1zitlEQfWATc3rWTxrOzwApclzJxMPLsgyCIVARh7vFhvRtfdN cYYkk8Qj/KPikYfdwLg2r4H2hfuzwDmfV+Qgbp1prRgy9HSlCEerzOZr1zeXK0JBLcNChCfevILO c2+QDdAgvGWQUdDjU+qSNkGNGboNUtzdNUW4z1v8UBlHXza0WYGiAH0YD7cKB0+QEcDbM2WFcwok mI1nhgw+hgyLxYJaMUH3tAytvfKTNvNT0GZCdu2Am5oyNCyqCLBnWxB3DRn+eMM4e5ljws+67GXt cGzUNBdPC0rXQMGKab/R/K7q0oh2rQj48HLk8jgc+BPjz2YLF+S9bC4PqDHFI0fSh2vktXw89uIm Hf9FEXyWA3D0B+nNeb6m3QTRKyT+4Xk63Ds4YgQYVPFIdFnoWtCOS3zGdRjpON1Wmeryu4LstH1h mV3sqiBkUJafJ4jpIiswwk2z2jsd5fmVP4aIlLY/sQ92Ovp78RwLlBuRZFRIVqxx4MoHEiM7q2ch tJZqOnPyPf7ZI21W0zk9H/U4y63T/32hCZYSr1AJkbu0DFogjpLmv09ymnN+S6F2DW8gPRfqJqay TnvXmeQGUP4i0dlSu7rBFaVQMdtTSoiX7wfLEauDVrjPfmn2cUx9H6l/vm2rov5D94KbKWTl1fiy O2mBnqan424f2upfZGCnyyFHzAZhJzqbfOE5bDzqbuh1czDMtitlh3ZDyva08487AxVVD1nwUEJP vogbgCBCBTIOvYgIIVQQsECRm8iHw3eaONFv3CGGvJzj+x1ILtWbcTZoVSdAGy+bHUuN0qbMblSW KQR6OT0zEJrqwayFNjc8pB0PKEMwPuQqLhHtxOp3Tckg/lbhlzASshr4mzpnb7ajw6BqGyT7DPaw 3bm6P9Kmjk4Cz4Y8jaNy83Pk0zsPhnTH/Wfh4MbxaKX16rp5UKV7cnXS4hhoFASbe7yRgbb3x2Ex xTA1YAv6/3WJcYqL5d9EL348+sGyBwktHFXh2lqlVgjDDl4ctgjwhwgXH8GQ0B+JHiRQlHixTit0 cHFIrhmbbOaXDT7cEb0seB27jaj8txv/T6zqyfz6WNug118CWTdjug76KG/MM/n1o31ksM6AhdIh nQg8fCsrMPThzmQ/fET8/AlbY5FTdWbKJO+LpE636dljwbNPQxiifsy6Jdzn33fUk/MQiLPqyIpR nMEJwT0PLrLndI+E1W747DkIr7+59m/taFnepweNYZtaGBT5Nweab3A+jgofYm728RZDt4Bmm5Pe 8Om/2tplE+VIEpLOuYVQL18dqgKT/qtr0A7tckXSZIQmagzJV7ti1eiawBtPaMeKv7dJbIgiV3eV JREeKjyBqa9xbJYZ4kf5wBri+ZQESuHhIT1xYTHs0iPhWyx+iMMk0Ni5ezkMI5juWn4OycQZePgp yWNAR+SLzGOvde5+kIj0/Fuq0ouQw2kMyzdWvy+ZbliIeFqgDg9W/BlSsNqXt/1VNNIcamezeI68 JB255oi2bq/x3ry9QapmVrp1dj7K2pax1/b0cA9WwwZRJX6kow2OKYi9kzaj7vdDUH7tJH+RM14M 7X076ZlAJqzb2DWizy0yWToWM0ZkfsSLl27TAUCdubr8+lbvrLbI5QV+68sMx7LiCF9WYuIxsz4m 6HPb6kafiWataciQqof1LXG5T6ttw/OhXMBCUCsQmqA8oefC8upgPet66R+DWGjgtRirueOnTFR7 qIvr2rXJ69MQ2e+to6BpqQhP3dEBWEYEnsBefUnP/FJEjBkZtEKXMUTR2OxiYTx5EOzEeeauWrfZ MNCJxodh6gb5ujdW5vQrLukz/M7X7a2JmUasZkgdk67o9DdhS7PK5jbeND1I++goAc9bMXa6n4Ln zqAqrq9c4sZrWuMwtC5Lh8ChjEf6xl8z5UGVGr92IrhXFnMzm6kKwp7HsZYQ2z0jIOZfr9UqzDFK 4yVIowCCNsV/OdFk+qAllDSbEzFIhJYmKRKrTAwmzKszgqiNN2D4lywDOVwIDH06xbzlDMdYIBJB NbRN8ZZXKEgSkA7eFr4vfULMHI6mj5rRJ88KQogKseh49k6Ga3xP/O9nw+gDiDNvtlBfk5Vd2T6N OC9EbzerV1wSvsmxUelQsvVb/+SFLbfgO4BKwF/htS7hmy7iexgT9o6TImzHmm6kJANAZ06crqsF peYaZeeauItXvt9MVZmCK4xPf9Vwn8wiLuvSIe3eTs2wyFUuYs5+RFoGDtYYxiZgqOalX8NlM03/ I91NGc3nQD4b0wl227vt7Mf5rapdoJUIxBWuW1gSdWfcPkSh5cEVVuuyBK8ScLCSTKg/Jwx86UGX I4gzjXRZDMYUWRcL/fVngppEgw+UkPhuf1GuO8jlU0dkl2otjNkT21kI4u0O3uUjJfc2SVTClevc K+E8x6Q92EbqrgUKuGW2d6YlSNRDWcp+W7ROwO4pdB0e6iNr2JBQbPLyiAbHFn8AAO4tUafqUw18 00pFodyzkvz0En4U3/qCZyf6e85sL/bfh/vtSrhHqriVe9nUp/37k8m7M7bISBVlaLxGqG8pQTU3 TfjB4jWBf4drrPlBugsgtSRZOgxD2B3em8fi1TJaiQNnhhT3hpYwIiy/0+OjTtQqC+ix90r+iekO mQYzSw6FXcvwozWG1imLC3QE24xBk9Ylfv8bowMpcfLliZsUyqV84vzs6q3DwyEwhwOWyMHgIRbJ c464wVd4jHFNy5XgONytqAgADwstwffQjVP2j0ytXEccNmgv85vIOHEcXCvPnBfptLhK1lGor3et GYGk0/kNm3EKVGca4paOlvvegSgweZppcIE9ipRyCkJblyMFyNvkzwIoOqb+UV1I3tYWJSa10eAr z5MbfFV1+LsrDDLNAGWQuqmNeefoUzwWpC00CVAUHuSmoKCyOm7r0wUWgcIDjF/RxUNP50oI9RWV 6Q0NFzYo6Daba13KkK57I1YaiVZv6PPcu3Vm/4cGMHmI+4y9cWOdq5hW3eDnj4EovN1qXjoc7ohZ AsT7L4B8GvlHtLKviTx8W/OzbElvfY1aeOzjLns1yUM9aZAoZh5bMrLo6fjjI1yMpttS+5Ka2AWT Rgw86cRe1SKfjQO43BxqlDknjX6KGERuvFb3Vwpb0Z2uAqxRj7Xn6KNmRm0o43553IKXw7jYdbWZ pPH6L2RYXo8yc9BksWL8+Q1Ul32NIlvx0n8mOVhuBmoZ/4lQHm4IKem2isbZk6xIyeFk7vKVdTo8 qCZuWegX6wOD31pu2YpgpsBGiRXFxytS+RFWrfdUX174KItbNb/QLlIwSt/Jcj+tIcpDLalk6ZrC 3/tvFSUSNoGKXf6IKnYXom9b5s0kU1wVIKRU5fF9Fr0uuxRy4NzifjccCJOd3HISAr0LvYsPG5lj u0/zdy9U8vIuvWCUYSPep73DksrvZ5GsKnUVeQ+zll7OxLvGNhH7pPaMnCUy9Z2kIzaRzhTzULHD qxWoXIlSloiig/78StdNA3XEIkdGjr1ytmRfdyhB3pF98Mcrs52GXR4XHjcmffPEbxq4wEEctgUL WgZKMkO0fn/B+CInRXA1oNTuj1XXzRHcE/pEp+83oT9VIrzlFSkM+s181USUI3RJAN/dOSeyyX0X 4hOvX2UU2a5DH/9G9IwAjQcZTvquh4pvyozhovamtgurbzcdZnsv+H8VgvsklxaX0trepgp5Dcuf FV59Xt529pAufwhLQBN0/zFNs5feyBbBwJ01RUOV3O4c7InM1HoAwbW8+H9U2mwP75u4kEyPAnHb wTMgPfXG8c6Pus0jKJc3wDu1aGzHHc4tQTEgAbd7ty6fFGflINL2JdW05cMU2hYXU93i1HUY6c3/ v4KOMVUzr+TFgSQSHxbdbGQOJjS+EE5s1cFe/5EThPD7VVaMXRfaAP4FRGpkQ7BqMvIHdAPTjBoS H2tVkML8zdUEd5IXLHeIsXsdZMvhSutNft3FQ0eW1+TQ+wtY45+7+7Mu1B+RplqB5I0u1cJ5MCpf 51DYOEK0wkapS5Hav+He/lyINbYRFcYCpoph511TsEQIHJdT0AsOMGKG+JDJaJQYcm8ala/8tumc WBANILm7D0xspcm7M6NlsWePtXHj1H4eEZ4DPJMxUu9W9PTfKDTXCc9danEI8hSLsTFb+pNvjdRO r9eTAv1+AYhzrqzBJ87TClWD+/qMfrueLLHFNBJ5yEYMguj+aDRsbQ46XyVSdqofGNfuqSf8JFxT 9O8w6nFTkK9j3u1qmjbQgi7g6ILFDmsxCsAhnvaufyBrujCQeU28Cf93yWFy7COWyxf/eSrSeJYi V5MA9WJUjM/x2W7QIU2g5jp8a5nzXqASRRreEedjSW/UfBqUeE566jM3/DpF59p7vkHmKHYjkLa7 IJu3xAJzb2BsHCjqaWar0CwiT9bB5cTB6PZ+aUZclFo26jYciySPWCWoiX4qNg24aeadeCSqXpX1 /CVu/lmqiJC+0amVeVnpEGnikuO2RgjP+gw6pksN7WLiuZL0rNPtLmClYhoTSzbikwV1iz95nLCG QbMjgVGlADNsICpgg0xnlR+gFQRywAmTNm2BCQ6DoJDjGvSsSkFvZD0ydHAWYetv6rIXtG+BKHlD 23HtvUkuLN8V5fHaN13EJNvmPVeRS715uGaiAd4mf0MOMCMHG0wiNgRLBipQO3/JIwtcfFLbKvQO VeGIqAhnf9llNMYYhayBpIHfOaQ10j6Xnz3I375fGOVkyjdDGmOoRb6x2irfjZyJhAwp0WBRWkJe ZTwtIwDBn4Hz13xOQT3xEEJcsPWGWW4TlyD9KPjrtdG90CxrKoQW6uoa27oJmYf0u/GnZkMAV6oc Tih70ExwWmgoyaHFZKG0zxoR+9OnobG58Xowdm8xX/OpPRRJrpPmJGvzXEsrMboGNk837PjdDPA4 gMz38FsjYGrzcQoa5djLrAFghFp8xrADkKaDKCKvjTifuC/cL0v/xBesr5rmWu8Ul/ld8kSPFO9Q +LTZ8wKvBlMfKhANAcDDP1hoD8GlnzX/Y4FeqJL2qswdWa34fTXSt1OmR7ygy4AjERwK7HBFaSSP 6iZ+zeF2gbHCYLDZ0mM+yfjzoZYEGp6cDfjCsPta/aTVIa6Nmym40/TMTikLlirEzebebxvzsWuR xx+JXXM0rq0MAl9Y2T4l38CsqTFu5pudNcV1QS3a0zDlFEx7siRygidBevXUF+JTHDR2SpH0jA3n ao8zoHHxC1fJ6Hjxkcy0gBhjEhkclmqkJbuQ6ePPp0Qfw9aDYlqQK6/JrWaYba5rnakFWDPIXffp yNWPx8srwwwCQRZi/qg6DscOCbqlkFQWAA2wmViYGohTnl/aoyOQ/18qYLOsPArgO50MYuzEhRsT d7XsVypZT3iilpcaNFXhL+/noOhXnTmGcyBBjWCm+jQLvUoLxyvi8OvDnzE7jY+cWFMdJFtfVbMB lpqdffyygX/eSsEFT0g78zU8sqwZKfGpk7E2zA8retJwHhTRVJpi4k+DnpdsLZJkmMbm+vJxJAhI cReeDX63Wa4/jDNb+EZeumoCnURC3rKKqbGJmjOIYPCF2A0WNETHw3mo1Dk+efiZZtQaTOaLXH24 7MRbzr4vEfCDXvbyeauUeRXsxlW5J9E11C7fzryYCm6Zjzapny/ob+aiQCe8DZ3Qs/hXEVWo840d 6a4zGVt7o+JfxESdqKnfF6JC+rakv9EsR1m1ir52iZyrvVv2RWU7UQRAl3wjPT0ddzckaWxNemoE bhz99xVHErlm+ggA6YPEdT8JCzrFA+AbIDr67hEnXYs1wau0kpfSddjoMZx9fePqEGjh+PqDM57q azGkHi6kDjk4bYUpM7t/fDKHQ8edlLBKD+iqxGSqG+/dObmvbYV3qyrGAXTlYHIluURmius+wWPc b4utHChikxDzzeFnDspCTQrYj4cpuyrN4Gee7KD+pqlzcaXMukGQcNS6I/7kn6XhM1bLDKKhdLM2 2OGM+eJfxhoqmOEVONCiiEbub0KvSu+O1AlghHjNKg2K2Yq7lVsupVY/3qbWfFMhqZY+d5WSfmy4 pEi9u8zDWDJBhB/ZKNKiE316EQbJoSPWBS2LWsKf56legTOf4xXPm1/BqYVOm5uyIQ23SZ4lLFkG Jv429HKdKzNrmLVIAmOJchq6Vp5xNrmWAuH6FTutIIEUebljzPkaXvAM1nHETbm4GWhkVTHhMOno JToZxQU418PicnJUUygSwkKj3Og/XMQY65+l5F5kvBSkQlK7uGJo9b73udcWFNERaAujAolMs1bQ fyRyR8yMK6HkjdTIE4m86vR5TAEzdusCbcx4NNkglAZbloSl7tWt1/HW1c9G8xVx08eaJMqZaKOD 6kq1MRgkWf/prFf72zFLzD4G8dgq2qVeQ9RpcC4s0Zreix4SMxUzyAz583Z0v37oCsClbhA4EDdS xoiaUqg4o+hRHcgCqrz9ygO9phkLFPDw8bJXIGt04LKPS6LGWdJKTlcruS/ZeGl6EYLeHr+obrbX PlL4/e2DuDSMqSYHWUrzXupxNdsb02FoZmsPmnSbB69p1lfoVhqdmuh8/G7QQ0ZaCbpMz5T5Xh1I Hu74vxu0La+k8lL/qrF5bBN+Jnewxj2Mu7w+oZ24lU1lKazl6U9ixGugxQD5r8VKVOSPJ5Vq9Gg5 5++RSTgbqU+puFJGB7zKjKUXx18LsVWZGD7AZYGPdo3zR0DzQCP2p90WBAN+e3in31z+rViofa4X h7B9YgdyUVIvfeKj9Nb8cJ2TIVvRHGlBC8D8RhlN3MegrGteCQd+fXPegx/jpI4DgTaQ0Br3Axma kBU3TqeXB0VvQvODtgPVjjkLPHbVnvZ8n7EWArW7heIQYFORTAGyrU6lKesKUVWjV82wxoK6tdgX PdpEra+XRop0ETgTrCaEHTQOohy1t3t7XWbNo84ipmWJG4lcHlAgh+rDsWy7G/A3QndgPG36SMLx 8sUXMKT18wACOQeKNqIKXnYUQevaMxm2fmct02MBbKn99xgsUJmJpaC4TTRicxu86syI7tdsTSGV 4VNgbfV5tcs6rRMf7Cr3VXevxoMGkDNhLS03bINtMhajDG12hdMlz7PAvDl1O5373o+oi8TDoZh2 y0wX/FqBR0gAFZ4P4rQoy0vB3a81p+T1V1Y5IIkwd0DbAGOWRyknZtc8bH70fyZwzISi6IPiAmL2 ZQODs3ADHY1jHywa/pkLRwkqehnYmGolFULnLw6So70fj00VWdTwCNDIEHxsRKepgNIYUmZFWAQm b6pFYQ7ppxS2XdaJ3Pm0GNOWEqnQ/n6RN/5UCq5iPcTPT3VopsTtqLNA2lIITyB50r1BkAEqoA1+ t5R5CwNU9U5dFgALdO/FqB6xZyEyOPDCLwir+NAAJouHIVroPku8m4J8vEARuA9oBJ4UzTXYLsKm NuMa90U9XCqOjMF7UPhnjkWnprKEzKV6N931vvZa+Rs44wQHLPaK/r+jKmMXJizABvrKEn3E+omf /2dUtiCSPckPz/udNfWeSiw6r8WNyXNs29wDvePyLGpzvkh+/ImS9Y2nNYa4/2UqDE8fbASq0Br0 +g04CLgjZ1FkNIe5ue1x3EEz10/WN3hhToZSwy2nCTOh1WcvOA5QuC0kE+ANk6rvvKxmPz7XxZ3k ORl13EUJy+NdCjsEWdA4JZsB4Q68NjQx/G6RrHUP5DxXdacF55IpPchgslHuqie7OEiKlaPrIm7m rBPC7yeOnXfu+1AFAYR3v/PdWALWj7P8wGvfLLGdfZ2laY8GGy0tMwE100rRwLSQDV46M7BCzsrM vFqjaNcw3fdTHvzysC/dlvqdOtl0n1emZl0WKIpBuKQFY4hxuW5kMwXDkmsMuMSApDpN7O1WoS/m ueqVp899GKpljPHVv7lb/X5UzBcy/esRocqzAMAynLkcfZUeFXi7nCl87uoG2/J4HA/IkaWRN9j9 SNsJscfH2MKZB+slJVu7H++pdkpntjQS8TH/mQpCWPsrQcVbQCgLOy8gX4xg0Cw44iuq9lgjP3S5 8d5o+tFGx8SnagWgrufCEYOgz4KhEr/guwNBHPUburLkPDO/N0xUXjCGbmfik+Sm7uA/cBnlPgSd 3wVK40FODQWLNBSjTRPrdSejSdPPo1ZLHLUQjA1Ix2qdhAFUznOaUtV6PjRLZYZl7kb5kJvAOAvw Xhx76pcMaQc/yTnOdLzsBLUgFWY3HsHgB7VA3hVRbzGALbcT410O05h2gTQ+vBhClkkyaUcavs4b +sHxmThDl/zX3h3mwqQzURFNEGWKznZqTbCTj7Aor3RFWZX3LyQ12gKMrk6xjdgDmv7IYUiYYesw GpMVr4KDhfkhGMOhyEv9JbOM0nY4CMMYzfMHAhge/nSNvEERougxM/l5/zYmvvjGnPcmMMKLro22 QhTp2Yke28UusGdGItdlOnuhKBQZS5xhWs3z1rZYPyEJF1gjXPT6i1RFgzcY/22/XLYcqnyJreHF GcBQ6FnwE1taJEUEzawzdDdlZfPeswt9aVhBvR4wG3s9kYfnF8w3+tUIwwM+WwNK3g13d9vIZFTp kcxp3LMusl0V4tOm0HKt4s2S1e+HMQ+47q2Gj5TgZYdPJQDVhg0K9K8Hjw8DhAmIlTGBTf/CeA/T wJoRoZqLzW2Wxvhme10BlgmsR2jSo2W0eFQFRJnKLOs/ZcBVmsiAhfbpwYDQT8Pn9tDW5gPw0J2P 9Vc+JLr2NQor45iOQzy1efQD/k4iIdX1HuEO0vA/NaowLhqjAQrz+UvX1VVhTAVi9WEL4jjDIhmD zYsIJMKJ79XJo1aVyi4gj6nGJU8io2YHfX/BKavhTBSuzN7CbLDtHsb1LcAiB8LauQIirScrmvSn fSRHt9SDlAPRZcCroQibuv/9/vI4PJFRXTcGx576WHNzbqfBJ1yPTy4MJkuA6gHhV4x4qYT/OmDc soRKnrzKVRtx3kUw6rGM6M9oDg8DLi/WguFV/gwOMXmnaOEiVFAr0qUIxtA1u3ATFWu/MKa4+Yil 3xYgnguAM63A6Z8zr2yhyH/r540eYos12jqB6VpN7NRNoXxcvEoOCKddlFRzh2H7zc+q8hiXl+Dv 5EOax/iHgBs2ljSEHVLUmuzm6LyY+qk0V+K/dAVwq4A+5DtSZ3blQqfOFsyF0zuI+Y5X0gY3WDNK jAjOJHMtx4gw7LHKM4fHBakkXKmJNd4fZcaqTj4PURGi6S8Xh70aL7VnveNQWRm7BRMfSFyMnAww pIP6AierKsi6wIeRdxj4UuA6e6VlUpYckX68B63XH6gumc1ljA9k+AD4qId8aK5bIYp7cNMhdvzE Gyy3GVw7b0Yfyi3YFPTARrtIv4efySanpS/gnfLdTOe8d5/ym34vGbTuwv0h/0Uvga7DNOq1OF6R FFjHbktwP1cPIQ551bk/7OqYfOAcP81J7o/jC6kMcQgkJGoIzEkoa4yDWjJHgmHBq039ORSdVwfq rR1mpMPapVbFZyn6jJ2VcRqj1UTFtP7GF8Nszk6sgHjjvPRwjql+0rs3iGdNfdsVwWeuL0jLOnL4 ASncBjvjNUqROBSHmnexF76VaicGEoIdGc521uITMPh5rLL1R7TSHG2P50gkvjxP9K0IPFA9lKck 5jHyCDBit3gz/4XylOqSmagRB6UZWpClwsIoAbNCOACPHdXM0B6kVyl3lehcGh0WT09UAGug44Kt aPp0/6dFvx7xUyzhKcThzmScoLio6UB26rB/ru9uTtj0OuG12drNcpoizTCQBNXtyZzRpcbub6z8 K4bWWLwl8XTfQCHi59Ldtda/hpVtBSvRQGzUWdggf+j3Xw/dQ9p/ZSBui/KliRBl8/JZ7S4Ui/Ff bIR+VVgSo30eONJRJycqAFoDCajh6sWg+F/eWkrO4MwuYQ/b2gvAw6Y9JlWpekCV2K0a6JKtGI0A y/jmuJGYgrGp1iWbnaZDTPScRC7my6t4if5Mq/IGt67TUaacynjw6su78cG5O1pcOLjuaiOK5/H/ IE58Rh+uMCfZHmUs1zwhdLiQ/+AxPX4s+P809NhLwWn3jaE9QJtyEa8K2LvKEMmGztqhLn6SC7ZV 3J+/Z3eI62s5ueyXfv6hOfz9aaPo/d00AjRXRjRCEA8vtYcJBSO/amoPC9ZvRwhFmfSmmYjCaUgb qYAPfdXhw0arjXksuLcV5CM3t99F80IAk1sDfHMYSLQcTo8vBQrqo7gXcqKc/OUquKAGhs5Mrd6e DipK6S8BsGJTbOPxujbB5TuR4uetdSIqxHS6sIi+6SVcKAiTj7UWg43nJBepDRtlpY4+Ve5HzalI 0mPXPDKgiDtHy452la989IrAR5liTL/BNYXIVbEIyG6tSAEAOjy/KoUep0e2K8sOlpTwG1kk5rid 3cq6Ychlgu8+FQ7+O2QeI8wntJnOTsZk+cEqxCMgdLSiPBhBlhjYtf6SLH6cslBV4xwhb7WvB0e7 rdXYnaLL0jeVPqknW1c2pBu1lsmpj5sBv+Wre47q2tEyVN8mCyPKszxmNK05idxWsnqoAwKD+9ps iXyoBZC728a+1ji9CL94jvy+U0P5M/+3GEpd2CadWa/C/QLuF8GelSpYsDVjwkIZGgHYca2K6jnH d7FwI9ZSMkeAB6g4GdDAbijUpNhwRxi54W66i03I6xRClAXzK3Ku+ebudqhYoTIpPLV8/WwuadVc e8hAQ7oSuMuGo9CH+uQOkns093070qIp1aVjVM4l8SovlpWklI++sXj8xNMhLK9WNdD2eeXLF2Sk xumN3eaMzkj9n0nrKtreDLD8kDM4MkxaiM2RY6D+PyBmVMg0VWvm4CeKlriagsryCdylfrgrFlf9 YliuJ1VglYsqoDhS5b+gTPpinDW1J4izvj8bJQk/vPadUFKykBKhVz/VrD/iDqTwITkdZP7QFAH7 ViahxnVXFzE4kONYZ4BUOu3f4PAuxA4kBa/4mAGT4EOX5B/4xpM/T8+ial4GTSRpDTHHrLM2fyob da3VAQtB5nWFDiUHr+HTer4DS6CMbpw6EWeH4qfE35KWDqt3wI8ayIbW0pD0cYuHaqMArc9RXGfF wNtg3NipGxORChMIstHT++tXgMb7pVQmawNGhIh1gsVdj1i7R9WsOiUJrcqgKi7aH3gJMmYy1kdb 9MHu3ekAJnyxjmT1ilKpcL5mDwJuDd3KAFKDNtZbndPAMOTHOA6goiUtDPMxdq/CXs06UrQLSGw7 oIcgtGfyfpQ29c01/H2RbCn2LPfQW/II9AvHqOv3flB5LbhYodJBjryaqVxjuHr/W8wvJyGwUR2t eRth4Humydbh1LOiO8FbqQHH2c8BrDtHMD3reyHyX9UzGRyh5Ks21FlIWrqrkXz13h9e1dK0W0PL ht8mYZlhVrPZW5eAlz4yU2BWRiO06a8NMlWYCyH+KhhWao+bN37wCFX/8slTYx0R5pgKhEDQC3gc xwYe7Spj9WTC0NAfesVcSd6NzCLNXRLjagM+DW/HWkcSGuAZKW5J2I1dgSWhoOPBhKGk5HnwPmAh 0CP1A90rcJ0MzhoSUGFQcmETqYtXioe3T6tJIIJWiHJjbhDT2ZXTaY751O8JRUT/xrmcfx7nuH/M 96xJdXjj/vU77pcOp45tdPRfC16hMt7dXA9bc+FRdGsr2Nf4bpGvQbw7GcSaFlSWFxe6TX58YDlZ FlHKZ97WbNOvrFYPODnDp8ewFzZWrwPdgxuFxSfW516wDyhb+gGbdXAQ9+9W7S8sckHTizS/7r0E oWQ75GJNfGYSBMOOv9fFQjFTZH6NWlSSH6GYjc5AiFqJtrTmdWgkluIj2ecIU4IxQHqYUvHFVgf6 YPzANUB5GD4k250D71PTPHwKMF1orrkprLVWuXa3qIciKlPrXb3GMWbJzukHxvUYmRug/MXPfrm4 kBuG1eAK2PXAsPCochS+og+QHMklDft920CF4Hyb3I2izSl+SZi60pwxLZjVqTOXgspFoCjbM6W6 vGDi50m6QxT6mW7W+dELMCYbUDcBaGuOHYav5s3YkoC+quDYmjceuAtIHSjzPQmF3tN6GyZ7bfVW fwrlZrkZ+9oMCq9YSPYRz1KGciwCCbKNeOlx9Ag7X6klt8Zh94Sd3fc5jNNdY+We1SSDgz1fsdkB v0EnamQhC3GHBqqi+AEdNICefykwyalhMbIwCThlMeZivYdcUpxnO3v3aHrlejX1snic4aJyCQ6u xruijxF0hPM6XC88yg1Lr1jJzy2OM2tfDE2TAtIIO1WNoGMmuuy/Qt+W5Kll/ON/3OmzjXk9zVYQ VpkyRGAfsh7BqXjvDO56YloKM8Nd/KwZkvYnY06buADJ1o6+Y03xySkAoWokYlAa+aM1kDzmtEkb vUx0SwP7ZSmXNtqPE1u9Axx29yOLyXrSBnK9vQLFoiMI1S7m3zy93RXpdcTAC6rqHG4Df5qoEaKu D8i6kWizrBVuHZGdWyJrtSQNx6f7+HmUKNQfoLK4/VHUWam9jrLzYiXzTlWedtw7Xn3sp5Q3+kWT ot+4g6VrO2TCA2f/IQXW9x88V+qpemj2PAE+uPj37BgFpts3a59qYhMHdKk9/197KW8p2eTdLILX blpOIIxYRPUIMKzbUZbZ8SaamtVLVXJ+X7qtObj9zdiXYlJUSuwz10PPxYJpsptfVN9zES3DnJDG K/okLj6WYuwq+8Ruez7ueWYkc0N8MUUPO5kiiMhcG8GSVTe7F1n2bZZK9p2P93sc9oVTuHNVUrAX TVvNwAJy2ll96tOo8a/f7/J0EcPyutd2Nx3zDx0d81AaPRdd7UCnVd2vn3orc/IPFq8lyYLK9nJ2 3HoYmYgMrH3RXyS/d1EjGZVxesmXSZFfaDeBYzvkw6msQDYZZ0vd6oPnvJWU0oQ/QldOtsa8PXjD Q/T6yS+vZ7yOwkTbeWmg0UJebr0+SlI9/e5bTb12J/OGF6GaG4Dz8bgzGoKwTyElQ2JtdhdvpFzn vfx25B7IbXoh2hVrLqMF4Zb7G7xKHoudPy+XIOuW0PQXT5Pp4xkPyTzrKMdlvMyL4/wxW5DwQg/Y hwTT3ve/KbwzqvpFA341hIpc1tPg177+oZ4bdNBjOseu/zaDnVo8dEtrKKVDT3bsckz+5ju8QUfk rnw2W2EAEQhU1Nt0TFzur5pRMujhZd+msqEQ0JqAwE9tMAfheK816/Pag90e4Rk7RHGSc2Z+31B2 jKsoXcB/GAzQ8FGFjgE+L9izB9NskN3MZsmrP/nqic5mEacgrkucp9hTqSqfrolTVWzolq2I7XoS UhQGh7rIu7Em8/9yOPbPAOugxiOK4hyY/UJ/klDck4pbhbFOi5Ka6yaNgVpVCTOMitkY9JKpM1rd M1K1pN1bL7xrA21fxm5FQLtM2T+CvwDvW5GQbfdeu0F+Mfeq9yxWuMy/PVoqtXuk6OegCrEW5THG iRzWQQHn9JtRvxnP9qjQNDm0cexLRYVcrDZBpF8EfB63QC9UFACjX+TbqKaSFWc/kKz25pqFPJGj KxJ9ITZkrxrg9QF35x+h1cX46z/RHlWurQBAXpEZBZd7M0qsi327lH+s1ik/2c4Y8KxKn1KlrCmc L1PLQ4BXZHm63MtpovUp3AqTXl2Lh1nuCyx4LOuo/xrcGeVoAJRWT5U3XT0P9fgMucQUcdiCuxB/ Wcb8viy88RxHXKvh+G8KPPR5jvXajy/wAGu+BVaGkZ9Ct71dJYqCC3Ygv9LAs0KzkvoyiYiUMLH/ Vozy0EWtaaHsqcjM8ER/VowAG76HtHp9loYckRgXh0b9xGO8uiBLO/UVPQ9sKVAQ2HZ5mft7LRpe GK/eTUiiSJoe2+bAiJ20t2lHSCY5h4hP+5tPq5nzC/EtLadJNGm56DD8b5+61mR8pwlYLTuPdcb+ S1hnHrFrPbH9be8dVYv6rPEgDu3e4QdhJqrC3w3MwbhnUm98OiOUUkbb+5IS5EPx3pnXgKCCwngf ZiYriXgZjd+NySXXJMQwO46bmUXr6U5yIlGaXe9oz914cbf5fppCtNmeiJAZXsULKALOvKCbi/7G N7DxCgc2+YZVhRx44VgguzO3ywjGFTPdUdS/9CBlOky6Dfnigg5Fq04mrb5nuajPlcNUmnwWVWK+ SwvOgSToa7cQRaCyekmZCvbFBu5eOdNVhQt2Yit+4KaQ/6hRS/wePN8Fw4OlQPYYzPjyf6WS7Am/ GqOPw7gSKix9KUQEmOlffrjCdG5hnFNrKngdCE+p4U0Uko1dqxxeTXY9MGDN5Z7Mc4qw9MLOTJ1+ NGASNBg216TXl2Mlj7lcfssdd8Rmx6Qw5DTuRU5OrhL/wF6RhAMgoaYTY9hC8/r/NHkvucFCMpkR rdHDdv31zLpZyTOvy8pPcPCihwr2ZGDVVxh7fiU73DnEgLOx+w6qz7djPf0rtujLn4MF5SYNVVWg jQmvhzEHEz7fiTkmrJq+lP6b7jLa6jz0J2Wf6YOWKi8apjUNXSS5xECDiuycYrSRx8sUBsvxg8uW mJT5FAwco1oVTRuq5g7Gz/zWibp0moP3S2SvLPb4OzmMoeCROPSGmKt9PXrO5n1wrWTCGMoe0KrU a2SJgTSqbK1eJajoHKGPJBtVE4TURduSX9H5IEZHJQB50uShYSCKX7k++hAhw+XQoTD4kXtaxIBJ r57yNo+a8OI3DjdtkXJFEa/bMmY9lOgQBcBEexztFCL+el707BGNzMtJdefuFVdvfPNWi6nN0Yq3 bsgaguMVdIgNu6T33znMDihPnMpRGKSS7P8Oi9GIFzTrHil9kSdc74eVtQKT/mjxe4D4EY8CTbCM FP4DMl8xVjEghINLtrUZVshQNx7zZKGcNKphQr21j/PH0NErW4b1pg5dXDUHAgaF+EnebtOULLU+ bvmIHI87/M+j7FJCltnaOvaKD+B4UqKJFVZQKrfve+cdPOEOHXQLA/c8mjkxS2AbkbcWUWQl88eo 0RYeiQQp48P7hBwRj+SlXqX3eJ5C+X1xmDRmB+yzUtQoVgvblCRPU+KMmbtl44qS9aiCqCHkD/WI XicGiIy1K/KkbmgbTWih7m0o1W80Q9lopUkQr8gHd+kYSpNz1VQVNRwKLKYAifUw1me9Pu6lqp0N UjK8+zzkkRrJ5vn1VKbxR7AtizLNENBRDqXVfIGBQIMN6mNBm0EXf+8lWw1aUORxSL+YXNpljQ4Z 42bgJRn7butLbFpZ0Bv/t1mAEhLvBTIXlIgwuB8zEnTfCpgrGJRTz2iHFdL0xd6WARFzg0AOTItJ AnpnC8k82gIt3srJ+1lKND0NzGajkrRaR2gPTGCbOlYSl9k1ddDfyxNIOx0HXuvX1Rq52EAklIYJ HaCF156hlsFtrd//FEfbw0pqWhl+Jiqhnba6dmVf3dZ/S2yYh3lmBw+tNvs7vLlheGaasoN7Ac2L 0ZsPm64L9sHi65e9I/dHaiad034tJIxPNTG9J19rUkVp8tB7Ce4Fjp1ZkaA4ZmyRQ1nME9ztv1mQ vQOfFuML+tPm7jgx4xYuDII3QOmDRG2Pi8jPMN1mekU2xcZw0U+NVUXwbVSZfY/IDS4IjFZfoex9 CMi/hMIGawG3mHXD8o12jM+g6Z9LiAVTI0IybPvVEprj2k6cEHVYS5B2rAkL5Ug2mxmkECHjl2wb 3bPyi/mRCL+KT1aEVZpC8Nkf2POKvPUMhu/3U0HoJAVwDIFAt94y7pvzgFhLqhsTJahYRtNS/8Tu B2lYLjfSErohydJo8NQoqE5svhyNCZlYqqutcoln2/+BiM7K2wHlPIVvQuDzJ+2legdF1doPj+9A kGJYFlnEzI+28MJ+rH/xwnCguNAUNOJ7NGnStj1sKw927qLC+8hOokhhnpXNCrIvHoCVl4uYvN+g CG+8MwCulgWtybvPqqugbqq5zqbc0JUf7O8elRFiNig0fY/dM+sjMc047zAgylv/3ZiS4/q21yKu R6+OR7TcAg+DS9bqWG4t4nNnYSxH/lgyKCcnnpZqZKEV1jILZede7DdLj1UkH99P4XQNwSNuR1No fk9aH7+oWFKu9D0Wz3K+6gKtugyLDnXTxYVncEDiXOXSvtxjrW19NMZEvTKZfcFXTOlCfvxLoFOS TOt0t9ijwjHR11UHHAL5gIVIdsIzO1t3IkqMh4wiDx9iMX2QXXWymsuZ1Ka1a0UWFjlOPYlw7wGW fn/6l4CQCy7TkF4FJ/xsSv/gJN5H9EYRN8TL7Es+bXr6t1fKPdQBoABZddjRk24/4ZrV6I28+HCs U9pMFk/IvVQ+ip5vqM/JKHTdGShC683LJFoGm+HHdd6QYVg+xoVea7PkUAvljtpyfWpCVEraKe8X VgN6uhTBGuerJe6tBnjJQh9yCm29e8vjizMW6tzJ6Qg1daMvvN6vgbfLkx52m1U49PBjMklCUlEi TcXEyFGHnOoXHlIrRU515EhJD0VA/cEpuMg2TTVqP4bgioT6uMKPjXoOYnauSUuaVP+nIwD6iVIY JlyfbpBqRLkFhzsdYjeQxSzDi/q7aff3RHxxqqHEPedSdcPwXll2+et0hXDA5AXwTttQ6ZCU+CjX AuC1slloAechyf28H1xRtKJIXW4bLRw14aXZUMyxA3r8nOPaG1//tsWWgyXc/UPdSvLGJHPxxKog HBXsGmDZH7ipa0SSsZgxlODTuN4HhngiCDJa1I1V9DCVqIbJU44fyJ6jI2dVbLTButyNf5aAXOc7 ERugMsLm9gTuKvWCpGQTDkbbMhwhwS8R1gKsdDJZPq0O7NscWbziTBZebqnqpQy+wr9grfRyYptg IDYhy+KwPqAIoJQkjHf5LS9hP511Ze05FWcHsknQ5I53Vv/e4i2EmeVioHnIJqXMRiMHz7Di45Rx jki/d+2dml2umSdkAFsjmVTf+hxW3Aa6Ra1WBh/PFoGsHoxM1El9JKWpoCGeUb/fM+rTQu+7rJv7 O4qo8xsGn5D0/wSG72ldTYPAeX2ip/mt3+fou7yAXt0Tp3t4/0ERZtUevt3dLxGhKE4BREKRX1td Rj0CXz7ku3uskj2KDWg/ZCnJBh+8tt9Ty1EHAeNnkKoud8gvra9/+84VkBS9uzb2lJhkxejCDlkZ BYrqtO7zoWjNCnn0N5BtG3pqGGMFGOx63WhH9Gdeb8tKzDg+Y/EGoNLxV8/dWlqsgoQFv0N+Vei5 yrRR0RZ3mSNU7fdmCQNcEvBKA6shOBhDE6a5nUmrUSnBB8YekS8EeQ7CX/phgpRut2JrPr6nXjbT noXzODVkU7ggYk4l5JC6fDTb82gBkcib2vrind5dY54zVqjtFrzJPunGqhu10jG8BRPy1DSJtkVO /aLR0FW7fkcANHx5hDt174ml2o9bfoMzj3hElG5sS3oeAgx9j9UaExniYbhYZv/jLOeqSsHfKcfz BPI3oNEmZjfuKLt2cdKwXaqV62nOsE+rA1Nrd4WneRq7OMP9isCKeW2SFH6b+MU0Ws+IYxludD6V sk2hnwGCuwCVs4X3S2XfsM3/gRp+rcmIZWrEMhfin9WuM3Eje2TLEy9j7sF8Xdmex2aakgZeidWx EXI2ozO3Rk00Ee1aUTQV0HdrsSP52exAERdGRCrHQOLgNaCms9NGAtxcgOJPDxhU3NR4pUinlWEj nFK/LBsLrs+Z8cwQ772lBRLDj6RTBbyLiidlx+otPNcCuFTmB3MsVZiNv18RnUvkcW+wdDlrZbFT cT5atQIN+1aXmzoOlHvbXSXV7Gf4nMGiZgAxQlVO+x0GkfbrAXOIo4A+0BPMoh+bUqcjB/7AAvDE ovbP3M5BgQaBrTusPmK2cu6di0Bsz43lxh+G99afz2GtVnsJUC9O4fkf6HGK0waHyq/BGFUI5I/N baZ+wdIDewTxY4KtoVLVpnUcKxqGc88O5Lm1umBBk2HHpUP9YXvK4PEs+WYzrZettkPZwSjpCW00 AwjngwnPKaYjjsDSV2reWhlcPgW6ZVpiA6pN09nL3pTraP37qdAKDWhCrRyLsgQET+mpZuZqcvNK IEBhpt4T0BqA0D2jki1tAFIITvlVDrKgccg8QoA8+wvrHfLAxX1ofjH4/wMNEyxZPcXdMD5LIdtL 6l3uByQs9WFqalbL97k29NhKvtti4ZayEKYmnM/Segt5DKriL7nOaqilkuD+F4/9Aula8fBr9GCz xixx4d5Y7qy+K9iHeckxo53/JmGA6WO29/xlEbHQ4SVH5h/3bANiqshlovgeaAC+ZdLfNdSUy4gk zUD+OUijv88qjXADQbzK3kic9KKzc/mmrmgzJAOSYoxqqn2CyHWHCGnvKvPKWrTIcT35xOCnABHo 7dY8WA+qMDN3pE2YkU0HSDxbfLwBDV/i8a1/PKblC9ig8WRZFBw8WMb8MnFZnzweLg0BJg8fqUB7 BbWNI/Fsx2nw54j4WrVk7VazDhx515l7jsCrJbQItpbZexesI7zcCvh5LxHCl0LMFZmVv8i3+8oM Ad0WA5YqyBrx2WVAu62c8PfBI2iZ+lPvvSJiyoeeEhQOK+EnNnmtgHAvOfV+4P3VgIgpb+rElRaQ +MPfZ+J0/3F/zB9A7ZhPBpWlC+tYJk5C8Ecfy7S6WTiOgHAEjWnn8EIUuXdRR4Jt8qyi0sVFGRV+ opdFkr1MmY0bjuCyZ0imoehD5WAd5e1rsfl4AkRZftVWhAdrZzhsADd73tvilZ/y3uqNwLRzTziH ydFn7OOIA0AYRSlPOWky70qjQN0/eF0bwIPFh2W1gtly+0omxLfRiT6mQNxMOlrqzi6U+TNc5wEz mB0HLnIYoH8RamdtT6gDApaLXSCNKU6kpe0TXSf2S03pg2PNKRz0tCQ6gya3sxyEPG9tGAtDqQLd ZA/n02aghosaF6MhB166c9aZb6YZeG7JcPe16zeW3U8ODT5Fb7rUMO6b2JaBEssfk5Js28N+F9O2 zqeLafPTD/72otSK2il4/goF462LSKfDmcu7Q0R5uHoqgvQVrY9bQGCJF8yMEYCzdwlxsMh6tb7F XhdJD2FdMDnUNClCQh2X8iRaZ8hZbPgxm80nXMognGErBHqrtf4VdnGqccGOLGBlNAyGZt5edTJG HtRZkhSt+83vXwrHPyOhektVlPH62tZvlZ62mu2KTcuOnf1080XTFqHUKgRADzuzT+qrOQ/RSKko 5nrOJAt3tQJTQ/4Ibj81QEAT0+hHqt+s7Cy+FqOxoEYIrjhMsl47dTs0WKO310er1+rG54K+NPq5 i/L3z+3VjFkbcFexYQ3W18mFgzKLEAkPre6sorOxGJFg6HxfaUnhgZazCsTQIwCcxojD4a1TgMmC ScfQz8s0xtUTZqq+J3GQuOUtl6TzTklLJOsnei9An572awfyPP5fkYp/hTeqgAOrpwjGApvPpE2S ltt1Nq1ysLLXkKeqGkiko8dWHL3gP3wAGjtqDoXIl89XfLMH03xSCYg5CLZf01irvE6Ux8Cg+UA0 ESGL5E24qlW4NzsBJaI+V6vXzy2DXyCMWqaywIVRcZWBHbtdzhZLkv7ekwO8WMooo0nnp9hHYxAJ ORSr+0lJgbmwKISrwxFETgyGxT914J5oQ3XAsEoZaRI2YUF1IHntV/Uz+UrWF+KitwTDaRvgSbzf 6uFZ7eExkxqjdQ8GYvSDjVxo3+YArcf1Lej87yOGDfQQXNdJ1D5aCmtXVhkIPOVbH4b5aAIKRwun M7t1uy2eZgkBcfK/bbIw8GBPx59TtcrJtkCM8E80ts38auTZFUh5V1vKPNJP+Cqm7+1+XCzidXl/ ztBYhuGdmKMmm6JJwsj6cMijv+6q4DtcChjtYcsOt2zgAbIQP7u88SPvk1/0TLq8loGT805QVZVl j395J8JOFsI/QPGiDcEKG0wGztt1fiY+h+1RWCWpFZjDpcUvWK/av0+g5CF/lsHZcUQkG+/84+Rr 5sC9KAg0PfRtUSrJDSKq8y1+DdxdpRfSFy7yOgh2jnnCPmQE70REbrsCOZAQNJl/lZx/SYE7dggw 1uPQ0e8VMx9TfZXupW4bm440Qd6CLmKLagjwpiDZGDnYnNF0KrOPsKGymM1i+9fLW8ZjH9YZBiBc wJZkSaSVz2KyuKOYmNjFyI/ITO8VFj92qnNEdMuN0MTc+GwXqPQHPpqpSiM5ljZjsCU4m03zLmcv 4hUYVpGTvfmRGwnYvgkDlHOGKR/H33vTgaa+ByFrLhNfY4qfWfZ0wJMDb+cvJv6/ei96q/ak7q3F WbzSilU9g/7WOMHqsfpgeejgberLPruajlbvUMv3QUJHlZfziDB/3h3YdTKiapggV/G/WKRTyHwI 7Eqn3ea+yCZFJJP4tYK288JTZyFgKb7Hj4sQ7qR6ndxxwIhKH7+khPqGXEVbXfz9g95PPxjsu2S6 C0An+lBSFALY2B8TFrZEIUBe0X2qxTE5jvaxHxUwXn4XgUH+oIu1AUd5M20Zv77tC2mGNAzoGfl/ Ynj+pPybPjdBPPh4EL0qZIrJZVtBCjcrs3wgTQkq6m5/BQyumaSZESrigbylnkFair7Q/FCSSNBK C0PoodxnoLXfcXqfex5Xu8392I/YyieJVjzARjMusDQ904IuQ+xxD7xMRinoCBQrA1S1E5qfEqOd susBorrkkI3bVUIjM6+8GKPXlhq0M2UTrYlGFiSUQniDklyz5/d7/jgpMhytMX2Qvn+mfat02zdW JmSFFXlQmwuUt3nzGP1K6jLYKFLBLLvUs5TkH33HfuLkn2ITvZTEJNDbexKnp2jOA0nIBsOoOdf1 hVSYaJO+KhEpLpFZ4FMeqrZSznztYVNRjAMG6/Mzi3RUiHa+dZqOCwLrLJeWPp1HZDzB15WXjOS2 /qnCwwrB+30TFmMP05JUldbZ3kkY+geaGHX5IXh+ASHk7JGZXic8HPNvEiH1NgoMAVQimmludO3j KsXyRC/2XoM+EvF5x4Z6n/T8M6tqZBakTkEbuuJ0hApQUDecEx5tqNc85onDdkNWZxgSRRwl7VXt lN3KO2vbNYSdU5844tpgUtoaJjelhl498yZRioUcx6FhtRVdXJqk32TaWuikeHJXg6+b2alqP1Ns 001Z2k4cGEyPmcYfgnjMXu8PE3umBsZHyZXhx+cohomIg4XjVW8gZhprnAoF3Sj5iuMvIC536tWy dUD54n7iSwL5/h+Deemv6m8kkVT6kgSTm2KS0k1TVnzUVRiHcOVDKeaJtGdAKkIjwNe9R6Jzi4up n1EqXzR46JrI69f4+dH9Ug3y+3XMsgeXRDwHcly5FXch4IX/tmn5PtyFzXYdlJXrwhKyRje8OGVk N1XSLNUdB9zeH3/fVko0IBKi8YmFRvF8ks5zY855nuX95q3glvMe00QwqITJ3+j/ewNCv1QYM4TG 25aNQrtbDU9w1gtAc8fz4AHgLK76vN1dOcBTEyiZVXDROOoh6w8rPxDV0k5YZaafKI7PCRn/qY0s aB6SKDOuvabsdk5atmindCw91KsaqoSVBNuSUro8YIXtpIkrvxNfNbdHjLUQpXBPuIbdXgblxJWV 5tZpMGQV9o3BiswfBTi2IysmzL+jxw+PWcFggkOzxkUEdG5jUxdnn2bFtmGpVe+xP6Cn20sSbFiS /yKCo0Bcho4Bu6YmPt6h7FKEg53bSdEAoVHj34WVwlp+Gf1dxfSzSYvY+hGOLdeLZvfzj53Iwsuh XsaokKr7QGGoZtDdxKlkZmyToUGNzV5N9AeDKGAiTnxM342vmgP9Z+7dfj93nIVWFTq367WVU11H Bc85+NQ1b6nTwW/W29VlSW51gIhGuPAvIuS+85XzehksDdJQ+H5ZaQ0+XN4pqraXzUJVJxzZ2NLX 4Ppe3ACi4Ypmy9czpOgdyJ+FYzYRKbpupux6TNV8/EmPqAUvjrrgB022zMkX8kMeXJ/ZmqxYT0gK VA2kAVRrKd3yPMcgMT+aATO2e3Q0TXqJVMY3y3I3IdASCvwDt3lckYw+QIbzs7skJD1DnPqS8dCU +ud4+E/00UObnrzm3hfkRruQ/FnMxTlf2ClO3yS9mAqXt462VZxFJXMkg0SY6JBrmjNZO/2AHd4z BMo3xPXpAXWsYaJAAhim8o0JhL+bdZxxutzJyY/XNjP+8tM67n1BWocn/XOy7YJxDW66RgkFP7+j TokGnxz0ubi+kQYpMpYnHH52jQKbuDHqcZmNz5hWoVyJfwmiW6VeIAUEI/lnIZyVMttaq7NJyHEY ICZkW2SoRAizqliwS+9KibCyg7HEVBwPy98K6d87L7MOsh7+TMCt5Q2HYmNNQkhu+8SD4F8HOW3y cIEudMd4R8fb6qf87nql5OaT2Ggnan8VeQz182sJ7pxOG6AbD1gqLqI2TkAzzWI/XZs3hrmDHsLT ATahGTbVsJslNgN8NIYcCD5Z4oE2LfpG5kYWbIdzY7F82j/PJUFpz1hCLZDWCD5MP2yhlcHi+9cL +kErrBV3TLECZjnaIqdvkZ5iETrn02x6I1NAcY37EOZCCo/vmhc3UNcZeb99U6xxxwN8wFeEIN8J Dnn7I3zzCAUsMJpRkHCpGgjSL45ODaUY6ntHkEJXj890H2S1Dfm89tsQjwKqLWB+xgM/Seczk8TI 9dso1oom0HnAMPCm5I5rHWQYZVuAcYg5Iw/CTF3O2jq6sWpkMCIYVrKoe1gQbw5sJV2EoQhI1YY2 JjM8PYDsbT/qEslfYw7xLDtEf8GHwm8JZvH+4mmSxGdD1DTTnFZ+x4xLT/sheaVPK/k+pxlhEsaU U5DHyaWJvFgDEkjLWEUItl17LLlGFV/NkZSbSME/uhVhKyvEWN6upawtWcy9wHkEoy/BHWyUebhy lR5F97pqS+AN1nZJE39cwvO//NbnKyO7kXbe+j0M81QWlaLyD/GuFBU0/OIyhEaSSQEpsWLiUZD5 4KLXsTGK3gKAIY6xxWtG/YabhcFA6bMX4rFmrl/ED1+rmcwVnhPmaNBnZFsLJ4Y2dL4RXlZpxEZg oRX/mTs4rMZge54n2p3aUyYI7blZAUhEcarz8M9Gmg8l2bAsWtnfqQll9nRYwseBDt4+pNuwTd5P Vaji8+slkGNfVPvq2MQXvf2F/yGSVCG6MO32WyEi1LDa78VKNu+1vm6yFCIK3Wj/AquGkufdyznU QrC619GVsaLkoJeLpfG4zSi2A0hDy74PdXHaqt00i4WO56HOdRiJx7kRUUwvD5nXo9iclZOm3ylh v5nNHuN3jxsBeXaDvIVWTIKobw0+gRSs9YGSiD6f+A4Fk1YtRK9E/YpCV7rGQyWY+fn2tWMLOQzg JjalfV51cdrhg1r1Yy6gTv78X9+r6QYaOrV86WlukEeLyxPM9DtI6PNejwZL1E0MDBvZXn6s6S6L mBkfOweQGPC3/oFVHgtnVAr4Sj6HCLTGHhXSOrtY0k/E9sVYdQQDVTdvpPihj4keIkUT2EpgB+6B YAlLPgOieLWqIe7c58ubAkQ4urhAHER+zIJLXIT9MxPPCc05K80vc66fVFWZrg8rtbT85YxrOm1M n252pRTE48kIQexzYG6DqdXBJm3G38uOgmOfNYHZ0JCLsdGg8Xfevbezr4ivkn18vDJEPqEOAzID FMt/TmnGB8T94Y/smymuS/rmQO1cSXmnYcpU+1ofvuGZQPjGxpxWy6FEo6bcDTolvBrOz+xSsmYD JFnTy1DB7YT6cneKZ9SHbs8BqU31lLS6w6DHLDfldWqomNcwX3pPRY1BizUuJrfOOGf8j2/a38xD PxtlH5lZ5W+7zfO6XFQJl34540K9lAR4FamXImxGgMqDFt87E8/XBAr83KNShBY5hFFRzP5HKiLI vqdRF5CGGVxBAyIc+1qCNkxdHKnNgoYcHsSwFi//4ThjIwdi+3yCa8zeWBrsxXWnklQOyLKDeT84 GAdvTMNRsS2N0GvsNEyBqkX9vGhJWEKz6/5/vFMaMY+Yc4XvJ7d0VVJ7CJQBudeOwVkQK2n+NTZA pI/frJ5lZv/kbtnGoN5qSmWzOEx9m31Jzju+HEpZjd+kIHmNmtPH8WOx/8nLa45fA1fm2+kNjQLh q+TDMuM7OK2bkXoO2bE54Z7YEG3Do3QvFJzRwuiuc7qGFebQsoV0cTmAKalWMYGNImB4zhCU/o83 tJT0fNvGHq2nOdCVuIPwBtCVtxSwVapRY0fmK5xkC2MD+JuGw5CiL4kLt7pDFXv89xvRRFwcCA9S Cw6hiCrBh2h7GbOilvSwzMRF+hS9TT9Y5xRgnGc23a4wX15s93WIPeMhCOY22masPotTFaUw2Wib 2tKoQlA91pdlUlq6tcnvCm46nl1PIA9nJOk2aPYa21kFqSSFbC6X0q/Wu4AtRTdZw9+BDllnYw8i fEWSRMA1XmBlm50xnNazVaQWGn9B4W+wkRkKfU8mouq/PU2F24f/Z36EoR8rWea+xR6WGqqZomA0 e64JKmJKcsX76okWEieYmcBNeClJ+4Zkt8WQogdXoqSJ/DOL3sB/KLwECf70qzNalkLiqRTP5TfA MZS42ZoAI60D39wtosaSDZ/CEGuye/sA0vw4Y7irHM9QQeVHvEm8tvlujQOeCKXQx/Ly+RiQrIY5 aho1Eck7PvYPk0LsZi/LEDUpyWHzx5A4bqDYvKVR8XVN4/j6LFDvwLQhOHJ2pobpodPMLbOWV7Vc PSGPyGMzzRVRAb2jOnS7CGCfVdUcS1qh/lUHFpOhoGVhd9Cg+/ShZJia860AuqtSyxypEYZdWdHJ 5rdzhihh9ks2V+VstxAlH/lVNcZ1lLhIHY9B+wWs1viEHOEgDPz2YVeghr1wahnNdK7dLRBcFyxB YewxSigOg3XxidQtxOF1a52Wx+Le1juAA3ZfFs3dwN6PqZ9ZynAJTcF7bBu5pXayUy1O5Z72Z6PV zC2NHlErujm/azvsJCObhe+B/HBTY0ErlY+7ctvMudESY6GAOaeDvl2R+yVoEQoMzqIExZ9r+z5j KiauddK94qf9Be1pIVc2HfKq5weZk/ziwqHyTF7CUOnFs8ZEezu9I3Jg/S0Sfq3npRC8Cov2BiEc 3QVvVHVFViF9Gl72gzQQHrW/debQsED8wG5x6E5OyTqdD+sqtMEwB5r2l70DG4KO3y3KBwFUxecp t8Vp8Da9pL9la1lYydSNiXNZ5LMc9h860A0ujOYZP8ftM2ywJlSGTFaioQqUOvaGkhkLSqnVwCNb u/jQFf6h2LFTb90RXGWSPFfM20zHiDdyV+OvUoExt0tEuyTzhRpsePRiRPcaUVPz0YR/EZLyjE7Q Zdr9k5KM6pAAL54JzmuFoONly6zVGYNlawclBpMUbrR4lfRcstxkwG77Vd441uUDjjFX3qSItbL7 LjbW2Gw58aPrhbf6zDxtFBrVlSXk96OpGUI8G72JhYigXW8PzGpz+higUX5C4EMHvvQBmRiAPxTs FeylhYU1Xcur4yTknx92QKLbSEMxoDqUta4BegI2EVAABTOfp1CMKLXOdvrTViUtQ9Qj3V42nL/N +3G5X9KZ/fVK2izoV0+G6BCSmZ8VFrSA6und1t3HV+njfbje+WiPKS7cG8XEL6hKAFun2i+GXQep Tg9IfliKeQazt/sKDXOE7CW6fWCQWHixe0Aix8HLXSGf5UJHF8rpEV0wAq2UO0LvSUf+Z+EIqSUm j6l4lZENOgCINEbMHvPJHTT5DZ/4+8LiaT3Eo6t0v3Pu9UiOWJP0/u8H5OY5p3EsJ1gYQ39MExJa MdcWNJ6RCm3eK9ml1r8DKmsqJBYW64KilrXXbB6OcIL4gJduT9VvYT8StkjxtwufSE3/33dqLVyW Z7cYEofN4sXEVBdV5RvKPWqlyVTJ5dnvRd1lVFlqGQ0pxS7fbGiJTgE3tduk9/DWQqAj6VQv+Ehs WyKOBUn8AFJGAWqiDNlINEaqd3ruFbV5PBFMNoXjmU3v7ZCYgpPLQRtEoPYbXMHa92ndNJW3bapF zd4CgvMCVL8UfyYuGkntfHO9b8ZxP2KzqCOd1fAPD4H+CqLOR1B7djmdTMhA3sE1sVudyQ8cnYWj RyUQYK4xaCzPDriZBD+wgJv/mXIfUx3Zja2TblGxAIkiqvHPeHHCIdtypguvTqdL8675oMxO1Htc maEPYNsoBHJJJ1j/FLy0/rNHXkgncB/zfgyOn0kTsysqhhhZTgkJSSv45beTwdZlyIoJcD6i3bT6 7ukFLpPqc2SRN5zieIDtJCh3X7uBMptqYRFAkS48nDtzNzx/m2s/JjFqS13zKGn6+dxVy83rz2JO iV1INcn1wiH025Cce1uwVfLx25Znp3zm8zjfFxeo4+ug0guGMWLvwmPpd0cgbVpWbTeIuTvU/BD9 Y1Dy0vXm1nPotrpHIBYx/ww4/LYvf3dWc2omub4obP5PBNbO3uFyMgYRJZryjJ7Y78HEyaj35VRR 0wQkBPggA38NxY/8MpakQlw4waHfX0L26Epv149tffJ40QtJ2wbmPvfBsUMsT1MpiUecvXZyv9eb 6K5mUGE8GoqjxQrInDsoU6revaipGhriheIqWL9Dvb0Ae/xwgYXUgxZYIbX/Qx3elCz2aWGrQ7Rx hk4sc/0eCgy0xL0eI9ppoQB2s14P8b/uisAyT42VIGp8MEsCWEll9VWL+qnkEL8h4BKIbeOSSCOy YUeUEA5KPcTUwsgY4cEBPr1KJExAMoEZw6lKx9BGLUiFAKibnbYkbxRjyJPi+hyPV8SnQ+1tH/sa gIRH2O0QVf9JhLWy90FZHmvwx3eHsOiaBJrSIOwHxT3MrYSk14nmFqFkCfGg/uhokJpCWvsa3r8L +TqDP1Y5Tsjy26GZB2GDz3SM1PfR5skMb61LxtRvOnSiYmatQAmscXWyoubzS39poNLj/MaesHbL 8xBI24ocouJ7e4+uGcl9sxGTGLGczPFz/UpV6S03FiF2f4NLxG4c487K1PXqM8iN9iOHCeHzu0eH 0Ot/2dHBIE2XJX9v5kPqbAhs3GzOg+I2c6vPBA+77BRsobkDzHgH7BpJIPbIp6aKrLSOBmvo/S7w g1Y6eoqMjT40aUhB+PyJOBC/bc2awmhW9WEpLPNNcYDOlj8JGc79WfwFaAS49fmV95DVk59des7o hbR2cuM8XSxNBxFYNmzE7ompusO8cqsO+7JfgVTFiAI3N2EwFLcWmZ4znw+T9sPnrAdp36WKn8P7 O8/52Q4JMYr6iPZ/CPAbYIg6wcVtoVbxZTheuSpoRFmffjujiT/BtDWTB0csUgjm9qm7f468tEQ3 811ZmiCfzPdpF7Ca6RvRAc0EGkAGAuT1GP+mUOAWGv/tAMX9vt4CTWKM40jUhApi0KsLY6zDFz11 oG9PjRkBoNhPia+KY1vGxZdp3OCUqn3404KaL9gIwr3cvbAWFhsbqkJGvsgNdQPMhReMbrHtcOMO 70ThWyPmIzos7mSCQ2w8s/Cszu7PV2W9bKzXzPzDoRz99MTi5htjeTGvieX4zEP+6flpVTsu6JYR rgWcOhxQYOvBOnPokx5AHRDk6qxv/bLi4CCHit58aTopgbzW7CdBgp7fIxw3YKvxo878gfSFg6qT Kw7XdkEk8T1ahcgDPKSwuqLkW/21SetV/D9BWojnr3anPbzTpFw9tCnxcxpBgf2jdrJro9hIsG+y I35l+3rXlCjTVh7Bprsz6wiJZcLS0Zhg64h0XRNN0yPCuFPo3zN3PJZGeT5cCZEApmOKLZABUEQP a8lQ403nKJBWKGD3qswEKZsEv+9wozUraYXvgPkjtUv4syMn1tOc/y3GasJUX7AnPKoT7D2VTudD ebDr3rYkMGVFWTJp/nwint7BhH5bTgJWm1KxKgQnbCLZYgDRZfC+5k60BAl1OVwxNgevChrhtPGr DzMz2wP3kg8FZIovIpafj/VuQFfHWnDSl8BTdl6SIkL5YttCDTTfavVzom8Rn+Ok9IoejaXAFdoa xK+ASdgeNk/QkQ111KdFMM3Yte15zWQRgqqsaakUdIKgySUg3RJS4Xa14sMNaOGpBm1+NoVSNOVo zQE5HVTlz0L8BrKOGgDaemXeVgyiCaZyMxBgH1bplQUnyAmNY4gvC3I3eEGQawCXO/RNH8HrtU2Q MXskfA5BoY1g3c8ZAjSSZjroFsj51iAdQtkO8xL/N/HP7rVc3Mpq5MtZViEaUETEKz3BgbKHLLQF DcbR7dcgTSqvsT0vwT0Q1BtPMwreu3Djhs61CEcK4gOf0M/XcY9WDHuHJt0+ALbSBYWD1ClzCUjR BDp+qB7bgu/DZC39XEa8GjWoHN0djnOq5Xo+cUTHvqPo9sEymIv8ZOnVkJQWUwSB1Ez41W9XU3J+ yw1xbA6mzKUPaEipIwfJ5HAIhxQYFuAqZix/iG6hZNF1D3Y/yoQ6NURG2aS+KInX9J//htBIMeW/ 0vkfOlksaryMmw17adXj6G99OgAWrgsuE6L2tctO8a7GWOmzSZ50St1cMomiGyUsB31iXaS23+86 FLenmtBQwwvV+vMRBqrZfqf5auBrXy4Cm3ZDk+lGJNkfubiQcdK8am5cwrv6pQfBpF8SpCG5Ao+n ypxKniCtzKAWERZh8ByxvtagilDZF0w+Hm40aW4bmRXz/yUJyeo8VSHx5OZrChKgpPNTf5tWotz5 vkA+wThFYFHhI1Hz1+S0cUY7rQgI8S7haYUs8ANS+EY0UdBTX6M0DUPDCBXFbVo7Ca9ksEoCvRBb sqgZxGes7kZ2iVpWz1ZhFCVigEUwUSMCXUN95wkYMONiulUI74Hx121LZEIaucEa/zqlRibB0kbH D9bxjopkOMvZDFjWA918K91AjqaqjSx1vmjyoHzTs+njtCcmXOtD8Vp32P/knpB4GHzBv6xXBi8L IeyAeELtNpZUfmY3QSlPjNaYaMWpWsmcH4VzCpgEH0Aeyxrs0nqQlAh8XTyxz4uEG5fNog8NWISm NnQyulfA5yLUXKHlkr0+dkjANkmS1G8oTQyqlvDsHkp9VcvMrMYJzjx91+2W/omO7UtxrUDBhIP3 BUTZlABkWzcoyy9cYtE3J5xBpS8cMbhB6pzebxbrGTQ7E6Uu6E/+EPYYwz2hmFU5EeUqyYqxqADN 9k6r/9BtWj8qiyj5BZ7vMNrkjPqRdzBAiyYfUpRTIciOro7jW19W4NXBsYVARokRo5Yn00J4Ocol MvH9lhGLoivVf8l7ECPWjCC3+IOQr7TQja5voEQtC8wLwCPdHZg6MuKkMtkJDNxYBx02Do2mzQlh 08R8+eToI8NVKlNq8XkB3Nqdb+2fYI+S8bwfrAt98vl34u0jEPUBk4khQddqp9bRPOra8AMNdZ/t yDpDZp9IxxUjX1aRHSQaXn0uuNK6esTCJiQFk5upgbvrgW49rw3LxfHs7hufgqVdYs4/sE7aZ+3M ufwHHfR+3BqRRmqbZX4pEN1cjVVMFos+ZRKdWHwUJL47CMalRo9/Y8W3rc/jp5chPFio6NZK6XbX XTw+0XNKxPycRI89SbE4h0c0gwendWfd0lhptGzXsvsWZCwCYilRRYWkSEeZdfyOSIVyJCoz/2iD Kq3EyyD3w4uuoujxQRnEkL4rRraIRlOXe0EQiFw84FAmH+tLlLI+BN5Z/lV6oKn2WlXeSZUM+aI+ AOzFOPrirNIOQjesc0nWYpFquu4YCPQDgw15Wq+kWt0FBLIzbaIOpZnTqIwYg8UA3GteU3o/cKMC Rf5TJQQA0Zy+/VN8l05Mm00QR5snzEO930ERGyepEP64EwHraj083z48ndX0L52rc9CcW6lh0PoO IZdw+pnxbcjoeG0uaV+Uj+mU/dNs0F0e4aBSvh5/62oTzfr0+7ZVYKrIt9Z243I/bKed7NxDbOaR QEzbIk5TSClxaF2iPmBiYP+IZsFyeQ+5FPGrCjCiP5j8YY1tUYNOGyLsNZH7ACFuaXFsLsTLi0rZ OZiOVPWn4k8K1hvIAwnoXw8MOzjq+0HJ14of8+aUcjLYF+396U1l/EnrIf6s6wbT/J8orxHxlSQV QBjTPjpB7MDWNdZj/ZSIubh7vI1/KHGL7phO8RhQTtezgGHoaaDoq5mRRHcGWC7BhGN0LuuYOG+f zTa6dZ3821U8GZHcSZbePWaHdxWE3ALJUng43TuSq4tOR6SCNI1vVMHV93wekzy6nS/LR2CXn8js RPopwEdPxKZNpB4DlYxnCKBxZS3fQ/UMGWMjYrXKTHvzX80W7aUVdAIQsqz0qwNX3tIYVaCmSZFX h5nSwb8HSMAMK3rgyVK+vOpjvcUEPcEpSW4Ixe1Gqp9AeZEpe/gpvqczvVAzk3zGSCH+QDvPczmZ 7OM775/LVDV1Vr3pNeOohOkJle2qiXM6KIPzwH72z6O0CsHkxFw2d9p3avoZTXOloUqaFalUZmVH 8m0XXb8QKgXsoj7rEMoVhZiufNljWBDZH6so1MRP9fJ/kLPjG/9G/XAP+rYsdoKTFZXt4QkxTdQn Z8VF874DVvpbJZpb32feBzctwNikW/hN+d1wyb6YmEWP1cqzbjbyOvSIzlKWx2p8Ir/+atGlNgRt ZgyLUY09j86oLpkk5GrfgOChpmgDU78vogUA7x30d7C2wCcN6adsxpx3XS993NtRiInpwDiG4KA8 slQFCMRyNxFCIjejPlMdxCran7Usak+RJOWCkFL/q8DdyKU8Sh6Z/5PmJE0som9QxBMbVC6jHcWY Zx7BKsIfK0nJCn2b1D419zTb76IRul7W/BtfOa6mMe0bedPDrwyEj0WhhOpxuvtMYyjfsTy2fnBY lOkI/RQmla4qFhYquE+TBa/ipkmPT14jQET+Ds78e8w3CrqieVA0KEWCl+0/NEuJJdkxq13xYjGT RMZ7AB6BqM7uEw9O9rX5YsFJovyvjty+r2V5o3umjPBYQKgtElbi3KK3hbQqQujHJB7lSm/LHLCt wTiTMs6sjMviyQD9p4h9fN2LuFH4A6A7rFh6x15KYXiO8nMGGuTeY5vXPZcDIFc+WMndSO8b3muC ueZJE+pQ8cYAvZqLadNx8BVTk8PuDeOrfDcAqfNg6fOMcg8WrsAhp/Wtg97xHQm9/8Rrpsr4x03H P0jzESpEOG9PUerG4m1Si5SW7Le7GKaWREBRMHyLCHwacVFbs74lfI38vPxAJeq4vvYP9WFeAkdY SLlYXKl+iW6dlKytMfUZ0mP9Gg9ywfkqd/YeLwS/b+k+b0TWFLzbZK0RbksHcINKfxWt63LRvZxH j/xhPycwegPsjya50uoCLQbNW682Uj50ejrwloXmfxqxNgrnODyImPZnE3O2Tzakf78G+TBTH5i7 +vP5MRnWW0B/BhwPk88LaXobWDyd0WJWyiJ4eFSTlb7EQYXS2LGgq6xMR1t2i9TYfS/eYSfOIPod 3ueDePBJTu9C6QZKdDnj8mzUVBW9P5RFPCheJhUoeN6pQHR3e9JAUwejPK2jl3rNs6/h5eCnOufT SKDAR6bAzhtMvT4JcJecSXnWPtoLRb6ecEkv9BNHG4UzheZIq+DaIoFiysw+58DdDd4WeDvCQoPe IjcIHi8VHCyRsJsUp/FGffsp/t1bFBLq0Fm4ekrcGWwlvB4VGTaplu+MdCikKAHo31rR88zsZ147 kvW1ZaYLqekiZPxcoZKK07SzryCopr897ATODq+HTCkNmeaUWFFjl/wB59h1Xsshn7tEHqJ1WPK/ 1uam5SaLRFrebh9xLGrk8av+h3/WEdVtEUdtwx9aq+y0q5LQ2t9EzuOPj18KVXbXWG8OPOWydHtO 28Wobt9Jr17yd+ttbF985qMp6t9vVaWYNqBYGpTYxKXpIo+orIMlF6LIAV2BG8zOej5bt41gykCE OvBCWYocupUROPErR9JIBZGEh8nM7g83YnOwrBJzGRctHtpArRapghOsWOGX+nx7JNl7pnY3ph6C TJXLCR8keFCvVF5VDxC4/WwKtGIonMA/FbU7yXJOUdwkJZuY9So6Ji8EK5llfnNsohhyS1xoB93g SJ2EitZ7gwfDbTXTue6aNfLn8SxdYJd/D+4mKcLGgAFMGONjj31fQw4X3TNaZBSUgAsXBtg6UUCS ZkSf7SsyrZccRFKNXtz6A+1fFHUSGPITBWXmC7AH9GiaK7TeVcuIMtKTBtjdJKswMpjAJd48T3Lq yZr/oRQUp6lD5TCC4XLWsjR/yOvN2khJbRA6905RYoAVzMZ8Egr8YpzI5jqWBz56gAF+dXSTcX8M JNmmD4wFKGkbhW4TWJD+EpjvbadnaoFd6x21chT8+D9fk9j9U2NUUaAKhGS5NsITIvVaQ8LhKYtr EHAhK1WNNySznXsm1Hzf4R23ux8yvealIbJS8r7EEDLqrj5cLrwf0pvQt0FQENeJUoP4R1KIfrjb mtLEEEl+gmEPqFPxeY2TO06iUE3cnd+4QVUBWo8mLWIfds0MbNJHYZcnpTwFMfCt5ITVVx245V+Y AwsV0Jqj0+smwhAakeEWM2YHUpgbpyoOaiYOCQFzFlvCb0+0eXFwQ3xMwsgiwiZoMukQczvFEuI+ 7XmghznUBKbgYLlUynKK+/Y0G2IKje2vyrE/ApryI+R9ZSDEMOnY3E+wQKWpOcW+0aZZNbTKY863 QUVdhNdOnT2Q7PNWhLUs/W2YXb6Z9TzFAEfn10Tz79E8KVvK6bcf5HBq/0hBWbuNffj2Yb0Ix1P4 5O915Un39BNM9XTAM2ajfkhAUnG8ZCiHMwqm6BdA+gXH1KNOYzYSvFTSRldrrg8tG0aNtuVFOqdB EJljNG/57eXzs2u0F3Tg0BxARqw6iZdpE6AkE3gvL2p2Hu0sr8Lq/TDk1ykZiBiuy12lR75ixhQi TKNlsY7qLfTRflHrv4BsChsyc4s7dQnrcXZWV421gp0bPYvQuiCrFfhKRh3DleZ157UDVs0hfOAm zZfGzgJ3Q4EAc9Mcpi3OnlsYI2z8eXnnGCtp1yIf/fMeeM0vQZnreOTALPYWapI22RrnI5RpCZnl 0fOtvr7tLxCxaeVyNz3EBNGoAvPmyOLKOoF5RzWjDosupQCrxQvqfzfUaAFspeSMfwMXDTjXJEPR 5qAL6g1wy+Nbi2wvCovMbst26kJABoNnA7e17oj6xL+hQ8NuIAX0+xbIH2QtCibkxd+R6A8I8ZiS AjUkjbmDLWL3wybrwGTQjNZ9HMJmvb4TIJOaNdfOG7mWq2GdmIYySXUcHSmXpdUiPv68bhUhdyS9 7pq6LCXLkl2xwfJhd0Nv3jz5tDpy7Gcw6fq8KJwD5qD4wr9X1N4iuIECFzhcH3tUGlDHMgPzyY1z 48c6JIx32wzbfuanky5rJ0L63qKKjrH/+IG38OTnD/dzmzDrFDF2Gotc+Qs6WHUR2sKDoAiutZi5 ZTsdLcfZEM5LYezYxSNuZnfpi94+9Plcqg2+sLo4lPgOlcARzvv4YGjw2d3W4Kc2EWgXhC/FkIV3 uSxznfsluncHAcj8XkfOob+BHbDCggoLG8mMK8PNlZLqtGlR24ekn7vK/yp/F98t4dNnYkjTl+VZ 8y2U8VsBzHDvxUkYlR8POkUlKJd5BHIYjUH8+twfjvoYIkZm0v9mUe4wesT7uz3fr9rhvnc/JMBO KDULPJRFfMUj0yiSkibjEt7GCVENC8nLcRPUsPpIn2sqrOlsDdFzObkAg/cNJD/sjAGLgVhkNgyF aQb2Ucx2Z+8pZ1hVnRe7XZ4GunqoWD4jzY7cvkd7dtZDHV+ZF49/5wUiIavYxB1YWgi2n9EPyxKK L/gg9STvJikF22QV//n5BaZUlSbg8tM1FzHDIt+YI5Kqi5wh3rUcLlw7CTUUuvXXxXTXX1ELrHi1 2csSHwq/ZYVPsMGXffvNEh/YJ4Z/KbnzQSsLG9hqnh6vHoVnRCWccML362xNygMnCswWpOuqJOt9 5Jnad85ea9+1AzSVqJHW7xNfogofeYNuIRfarwr9aey5rCSFwdGOEEAY6l76EpQiuFUnVLIzLiHP dvBra7FA8ms5ncJei+Tbb4JEBhcIO2sE9qtLVUyO+uZ6zpnCMsQPHWBBciVKh005FBJGrIXo5+Sl QGEwY3Nwo7JmbtOvSNLjDxEzvSBvkfs0Olz0uYCZO4q1SGbU3WoueXz1CDcyXIF71B3Y3b6UTHHI 3w2L4wkIosZYbYOdvyA3B3jeeSa7NIaeu8nfcsoz0KkTvl6ay9k2yUSlLkvqIHzV1zmpXW4aqkTM uyShXu24neQTiLwhTD8DNU+qpMocU6r3eMFaCVqTP7y46SPH0vhntVqKNWAWCL/oMRhaYQ1sj2kH Qjp5El6iupqyRIV+y9Eu4AgFifWdeiGVXEoBOR3DJjQ9w1FEllvN05gp98qFVSY+++l+7dqUYWvA /OdDV/oEPJj+3zLwO8LrkpfF5ekxmqhHOB9iGSxWDdYOOt6pYjL+echOujh3BkHsZkpB0PNMNDXT FbjOME5Lal/bFYBNjTkYffYajpdl0hEPdLM+6qkMe/gW9FEhQEOSwQdoipmOkW6Bt+r3yamRJqmH qA930vKrgDxr6P170lvolXQS5Ww5RVWU0MgX+muR6/xbnMCDksoAUgGtAcXwWlyjxkiYqblCSYyU Sj+iFjIz0qzeBKANuJBriXNyjTdkcjWgURRUgyWSwu2tj9BIZsqeg2/HWY11p0Frv7mabjSXT3vK pkIitPe0OY6dE1QJIwblgWVbCcHnN9c/jMkxmNib7xUL2vVJrzquiYg5ylDfB7jLPvQ9wS2gdN9P Y31vMvZ6MEP4dKf8qKfdCveLHAqOuwdXa+cELKoHrlUYcKvgXa25PaQZ4lzMt8DYBqerBlqiARUZ LF3EoNnJBtixwWSwYYN2xEr+fNGik3LpOGnWJWDRDMP2W8+1yjJnogSAktt3dVI9kWstZQjJL0e8 tRvh3xL+xyz7bTrenPCvWXI/WxXDwe8Y7sgbS5+4CMk9Mf2hMXF6WUz2Qa96X5aR4QBzByJ4tZ7u JLLSoAmoXXaXuTZju6riNzoblTWf8IPsYbI82bR6/484Vd32tLiij2zCe24IhGkpJXLYt7uYDwdh vWsgOfR6KjJYtM0VHN0KMlbidZ5iEDKtfuy5XtEJ+0Ngi9O3YwXyCN3jb8+xTraOeUNt+i1aauYe 8u1qWDKQVK3u+mk2plsQs825z0vvttphf6PrEp2Lo8R5ZVwrSoJQy+lr8hUjq21GAtgbkuqsNjyW j87dqVUhkrRPSw7zQVnop3dR8k6Td+y0cbOIGY8i8vE3EyVycLeSq9eRgMP+UnMOoP+9ZakqHpVw K6HYyH0xkp3IAEYmXLIDh8Tv9vo8Mmh32SNeGjwmOGS2P8bnZN6AjFgReWsH18y/rri9mxPH7YCy T2us5/nluJ/R/X5kHbm5erWaU0sEJu8DFqECirvXj37NuJiWDSIkK1/fNZtJoCY0qEvGS3kFmVJ7 ZXgdf55YMJV5PUY6RcwOUvjLtNL7MyMorf30OC+r2KQ85yiUs2bF/FB2LgY8JA2mNm1OyOGAIXXP B7fqcdbLW3TtYD9ylp/FCSTL4jLGN05GR+eFqOFJ/ZO2lqImUtmUbSZF1Vyp5+8cAeLm0K5tMnph ZcSSr0sk9cWG+rciKh2Lzi90nQ5hDFzWy50+4nBhDSDUK1PvSZqDk0ayGOV6heODuNO25O6Ryt1T i8qgJRlvy6RHqDUADxPaZZJ0BDdNAuk7uJXeloWi60kmG6j1PjZp4SJ5jwXhva39edVzcniIEOzC ZrtGYUt6hfoyXTEIA2PStz3pDDk8Ky4Yg1Kvu1bnfWVZo074TPuWuutBGkVtWiAPqaaGDcxpDr90 W7pyETNEKeFQ4F/F96DoQrBkbwfzIucVeYkjZqAEIunm6xYkl1oRDtBjgeTQjROWSM/dY44y9RiP m7DyooSBRCTGqS369Go57s4pCW8OMH8BJuVK4lbwXswlPmbuHjf1aGm49gCZmk3Fp3dRWAqrEHZO xCc8KV3JhgtyTzelNgblGOYyqVDjiUDVk0nQa8gvCNiMVzefUwTPvLdFadJP6+nRXXqoykURB+yS aOH7s79YNlNd+hPX0ycSI9DL+Lc7xS3l+wTso+kk1giLXi2jqbo42RFj2njA8UijozZ1ilA7O+bn AFH9cr+rxMW8dMbyqZje8FxfwA/yqQJ0X4fYoh6U5GRqrXGw26i/qfn12n+XOZmoUHct4syp59PX TGzucT8eHVE7eAVQhbU2uD+fR3/ZEkzGfLaYNRPRkjfPrnixpNMHUhXdnztSIZcCEl9R8XbY3T+G 0ycAsCqQfYhmhbSVsntq7pwSoQ0W2/Hk7475evivEc7fo1vcu2N1p6fZMVxttUMwpvbcZOpPQ1N8 gbE43Lxw63UQ0wu4zMpRuw5soTs2EW0ZtbHrPd/ETn19559OCFqe9FRejl5cXpiAHh0jVords+7G yZHOxiDY15ShOPBS71GFe2SJw+GaeqgxRw/FB4p87W3TfPp6axbR5j0XKKItsWh41+qafAkBnZ4O 9+zXklAhqy0Zvs2EEZqY3I55ypogofol8BULvKoGblZ3jORhK2IKcP9DzTmPpUs8N4g4LHrY40eL mfYQF5QTApXviLm7HQYbcsrqoJ9kzo6CxrfgYzlbExDLnDGXlkbVTeb5jfWlE96rXrFUNoF4luOe nb4HxiHLT8fq8s2EWOLgeb685adBbJKv+6Xa/mYu2iyTMJASyhHj71rScEMaurRAQ5bRL9FSkiqq pdtbM+HZObtCoytJwrjHdLta0KPABS4rBR1D0lj6g1K/r0aCQ1iGlwz3EIez2cpHKGi4yEKUV/+T yyIvJRNsxZsaKmXHyrlAXqGDDSOPHa1iniZ2wcC25xRS4C/DhLAVGQ5BIYFCr2HhYrw4gCIyiOt5 HTcv9+zCB1DTev49S5Ac2coB9Tl+ylKMRiNV1Psi9ZfJ9Y5Cho1rrIHbum+sB7ydEN/BR8rZdt1z V2rNitTOv06WUQ4RuXW+6gBvZ4CU4wKi7Zi5zh6td/h5lVCPujADIL3mny8n47nPRmG1Ey0h1m+y drfOTweHOQwY9xtekTRTnrSGc40PJbd3Qk+4/kZMTU2hQ+LLrHN3fmrbungafYvPrjZg2eWH1nQd rqGNJakGYeES/P42il81I0+awG+EHhJXUvz6VexUuexfEAsOvi7SfWGIRPPP3tM4SSwSLQBV7Klh Y4Y8y3BQd2vjQ9YjA3NyHjYjSznoRmX4kON+DbtwTZbUpfj3WyS0taUxekGX2S2iWDAp9Ju60UKQ I1DXXcAFQKlLy499aY+wC8dXqRIe41tRtFULLygwahJUOhekwFRzqYN5Mg+BNAM3YKRj655q+jqf il1IWz1jbvonwtFf9lTqSBo8o3VJdjHsvbEz7bJ7UbeMG5amMhBfu8RECMfLCbr0WqnIy4Xf8CsB rC9YUQCdAsaiPa/nNqIG+WM1dZfpazmZhVqZdySqpL/6bdCPAuWTPTb2L2A9bkI3bUkbnelQ/x2V cEnuxl0IhiAjJ+t5L7mGTvITIJy/FIIdGR3Q8rZKLP+1phmW5IC9y04W2KgRmVL6XwA9Wk5YJG6t d7PmrWNw5f0DGzdbC/6bfYwPmJNuQGPW4wAE4WWWEIeGCbKCNv/kECleJBlf1Sczkdu7vVrfd0aM cyaCwh3vvJirA8w8U5eD7uKOQdTvvKFBSGiVdOqqVROdWBgu+GZqhrzC+QNbmMKMH2JTBUeOHB1f 80pvfJUYDs8JsntbsPjyHL75kEs9M+vBkf+6NZH5HEECvEJdY7CBzv0Mbi4AMmhM5QE8kMtd2qni YqevfuAxZiso0eQlG9g8R4dNDe8XAxL0uf7M/nK74rFB4lLbBDkC5ZqJI7EAgeM97ihqQIbzALP+ FmZp2dqPphcLacdPn32REQgxUZD3MblLsUk3lCiB1Pr5D/bJ8M7et5FpuegLBrqDEQsCXDtPtL8I bJnFEIxlVoKfmciCWuaQqJ07+jfxZlo9/3PKTBB1MpliFZC3Bb+MKOVw/pC0fHQbjVEj7i+E6Bsr i+xcR3t0F/kATKqJjFTpR0PkiUvQKujxJQ752zODYdRLTpIG3cZOupUCITy4rRKjrq15xE2klExw j7XztWpt/3CMp9cIHYVOlFi6tQFR6xhBQ0NAggmeXl2B/Iy5riEPDk5FeQOxCRE88HCFM/4nyplt 3RPzdY58LletDNCoSPbsJegh4S8dZ+1cMLmsf0jgipuJAyjwt1nvvw2TeHQB9zm5fYFCzDdlKaRB IciCa/lb8ZZhmPGVxMtMPmKLx4Uz+T8IHcj9Z+04I4xw29CbNc/dLUiWi2PNp9Sl0X399m7fCcTI U/JMCQIs8b5VwRfnw+iWVHvcNvsYkO3to6XWGLHT5CRNd7QhtK3LdlIZYUHjbopn/Ph48iFzj96O vFC0cgsrFMXTflkAsmYRjt/YFaVhqQrP/2fHrWaHaLo5/Fr7DDtFhj2EWdFMqjc4Bzdy7JKyUK/5 ZbQkRE61257Sn3xgOzN9NoOM97S1H61cn8mrhEL2B3f942J0mBJJZA7hGpHN7eItDOmoYJ6At0Ia zQdPXOwNSCcBhb/5ojM8Ha0ccG5WtfvWgxkuv0yth+d6BItMQL4SGxE3A+3Dtbjg1G2iShqtL29q jTo+bynp2NitEVTKegOPy0TErGXLtZ+C9PQMB0N7ctndjVo9k6xbCUtEZburydVgIJsGsQL2RKkg tnGBSKaN2lK2gRWcxDEonGc6HHCbAbk+fW3zKlI5wbR0ga4IqyAwLm+7eQl3i8nsbJBNfMmSe5vO leceAkKKKnz8taZLGhuicv0MvGHUqDwyYRwEcOL161LRF+gxBor61YOnJrx/gA42KkZCxLBerfNL 48/7Q+qfxyvTdyzI4a1aeS1ra/MBy2U315ZUwP7YnHx17p8pXrE5zH/MChkGj8GyKbOOC3EWpi6t QLJYVq03ufzLR6QUojXlPodrWgPfBVKLf01qaIJcFldbr1yRBS6amY5v9wfYF714c20VTT+SDO0t rjgvqaM1X8LP5klSypNjBLQyZfT4A0HW+2mkLaPy9joWJsMOrGjwqlr87s2Qkas130W0noYX0S3h PtBMWxVgJFzb3F1a9aVPVeFPrs+iYE+t/9VJS3Qw89/1EQFWZZm4r6jSdALUyI6zWH6r2YpWL7oU 8iyN6OBJVQj4DuFH6Nlz+N5Yb78AjigUWbwfnA2w6IXyVtmj9jvKLTXLraqp4poUZ5nHbL5W3i70 nj90oJ2BLB05KOPCaKGS+fZT7IZzBuNI1TmDjAB0RQZ2y5EFRY+vRf6oveR/zSr6Ht/RLA7kjPXe JZYBip8GBEyWb/nOBCRG1fAEoKNF2D+jzR1oGANKu7lR1sfTVWk5AubGyQpQQUFosyxg2e8/Hk4m cQOaSsN1Hu7ZUpxYqjUsAF0AseFkOMcGgCYDgi3bmTQsbWu9Il9Ss4bWciODQO/SV3AwvMnwNjtp CWCthJqvNiD6PGzWoPZ+JxR2V1srmOV37tXJGagNZk7mlL+er9GYhR6A6l5F5iBUzkV6G/HT5Agq 7hlHnWLwHwT5VYPPZmm41u3Nq+chm+MhmnO4hhBmejEtLPvQ//jCYReNdADaWoX1EQMD6kl9e55G Fb1KaeZ7SpVXdpZLFIu0xccL8Sl8s/msJHXzqqxaw1fvikJI1YDRBJE9lRHAmrOOzXNaePhOTbgQ shLSVml9n7ofOLx1XhGQo69i41PQJWjq+rgS5C56BhwSNLAfAF6ThsGOAIVtuwZfG2P/oHDtWz6f 3F0W8dBY8E7mUQW+kz/Jdoka4EFOOWougbbIK1arDNJgQmBgAqbOXmBsD1YTtDdpxlhee0vAds/L EHVlxyLtRy6MEUl3/+jPl8FrwGvRM7waPBXmpsRgv6puC07LCJrC6+DnzPt4f96GoP57HgkejIoG WbJYcu+ep0cwAKIhvZTH+HYp3QQ4JjuQMv20TCdVyntrNYWrb4j0nhPl2e9gNdU7T53GMT1zPwGN JvSq4A5sTPBSzde48HzyyNazG0+vMyKrAZFEwdIl0ZPltOehk4nFHz75CXSO4ZPnnrSXdz3qNQSq zUvD8WixAAkNk5ePlJNPla6XnMNBPZBg+MmYuTz5vqbH5IOHIc/34wBaFjiTQpL1jrRUkun43120 PXCbBY3MSO2n5vmUjA01K/TOpJaFXFRQdRWQSDgVxcInUswv3frW/qgO4T2mAT7SnRDe5dkcxq4w QaV/2fZQ1v5AIHs3Ndsjrk/SVzbFnwEEtbacojYvv87aeWlSi/eiY2XKnW6VdcavICptUsS65yP6 xF6YkrBs6gxfkGj7FqUNRPZACowqmHCjVMHTMBGwnGdII8BsPf+w1kuHducl8FAm10nmbxtj4aAs bh1XPRrwCvtCNXHc8tC+DIPvPb4rNSW5HSjuOaLt7kuOyiIZdqFEtHydYG/bWPPQAAtXP6peEHC6 l5SG5/8iG+UdDjvI6RvbcV9LK+hRdu9qGOu5x3q10fMsSCSkxw8i0VFHCLvNk2pzrb5kjdAbLIhH moS0iQV+XYom9NXv7bLt+JDQDdB5dKzQmCR5UjezMTF8ie3E2WwdiDH4KVoUpdS9wTkWCTbLDgU4 WngxFVrtXAQI9XBbeBNxD2PjC3jhqsN9bl2Qp5XlKP/8PKXbFyLMP2+5n5dllvycrl9rwb0ruYJd qvL8lFtJLDTPR/zhO9OY32lP2Z/z/dzupRHVnuaBTGAv8Gil8AtJF/7vYV5Gtzr2hMqTc6Sk1NVW Zy6y6HTrC3JhiQDvybQUVAgqYaoOh6Pj/KmE/QVThAcng8aE+x/Z2qhTwi+9DV9AnQfCcoQAnYwk xmlci2oHpeACN5yArk4zgjlYva2lKu1a8ZdHK/C5PFw9Qw71dNok3qTfL1+28j1eSNQij7uU8+2L 0USXPD0c5rigvXvnQhMvpTcUJe3M8GFScKWJvMEYMT2okGNXGjTSDKYXy4yjw4iMl0oXgBMXyQDI 2aEK2Ksp3dQTBmJsLNobudX45CjSx00HXUgDVpw0X3jy3CZAuJwsFKNSYWohvOsON1dWsjW/Pr8c hMGYWd4q+Fov+oEmlMiVLF25SzTKDjr9WZEce/2o/vqSTQFPvFLyGxM4TsS/kEsWFYm1zT1jwSYO QUIUKYfudnGoPLfKemXmFsB6rEA6KTCYHq9WgMKqM5saPrNcEHnY9POXamQCN5q+ZBYUG/nZFgEi YYM4KpT2jec22hovybXe/hZ1innAzXCkGib9AZIOW/tjLcjlBByyxg5VeLj/C49G1VtFVnBLK+Pb SvprNiw51BJpDwfOWNqEfxjoNU33iYviHANJ/Vb5axzUuaUEYNTcSxkBmB6+4vGX9oKF52J62Q0n 3qPPRoIvP2X7RvnvkHy19wVI2XFpGu46oixESnbFqIlgZ/GHn3GdKJ/xRt0MxpisMiP/oCqyzKwY cev6pb9KeVV4r7i1dkkQ73peLAWg+7oPKmcKEOmI7B2p5YyhUhVe/NWwv97/EwiYxGOax3jH7S3G 6FiihNdoQKW/OviJ1Gk2EDMXu4I2kUSHDa6/p0FsDl8QjF5fipqCITYbhezec/Zr3RTeZ3x+IQdr XgKEl79vqXgHLFYIuFJ6CLjpytAvKf3gvZKhxIdMzquw9ttjwzCGXmR3CzNvWecKfFp1t4tNarMW 2H4tCeO5LsHT0TX5iN06u2w07hd7qMyZ9djrZbi49qv+n8J0VdSKfhks2J51q9i11vv7caOZrH// 2/oJlggOYxUEO9h2i7RMA5H40HlaGNiRTiL0EoUmdVwyBh5ZT3Tnr0MO5R1jMpfjToDcUcz9caOJ ONmsAqEG5Df39xiapBufy3zfThhWoDalmBVik6Mp/0kPKZcAqZYTHGybklbdnRO9uFRLqCizHN2h F9WnJ4gw0e4z5/hKoxWipzWvDzO2Ix8RRgNP124Ehed9MIcjXkJxA1R7TEWOXe4Sb/uAuxRjN0fM 8lc9ol0+S0RTRP4wyWuRUybmjASvkZCD+d8aAqyOWZNeUvQW8HRyQhPAauQKi+trpb8q+SGKoMZ6 +Jz3NN2DQg76/csoM9WTXzhvh84qRNW1qpXSuxiEqkpiANkOyMhtJDYVTzrNytmmsE3HIXgH4KMu NV4yOaJ2tE13InhKaYvg/biBCXNhiPApuf/NhWPCWFJB2NSGCZAR2r5Lg7jJVCmzlO7AJ0HGWM9s Qo3yEtYNXHXQ+/3GaqRWfAHsOrg+vPMZKrLi6KOrHQ1FOyGBoAjgrsOD5llhrVTq52ZXq/csBpRV 0ZDNcLWekbZfS/4ENOs8A3oHlh4sWbId8FwIV4WagGCczyFRL4Zvf0Au/dcF7/Tgb6KF3JrYJivl KvDSgA/P3/kAIFgCQ43NsJJDxjzYIUlrNE3VNOeouLsxgPFEZP6onJ2+vLbFzMH36KC5+bCFHm6a jQlpah9N/eOTacjasFC9l+gaoRdwSNc2RtcxjQUuKrVaYOjQk34ooLs8sLSf3P9zfE96DBk6+XDl QPNVGM25xJAPx0O6w2dxeNTCFwLglO/aEniLfTHQDODBtXY6jTOaRx9KLjXdheQ1oxqjnw2netr4 ruqC6tD0UGRvbBGaV219h0cBI0xfmDbrULT7Q6Lox5U6UD8L/75EBItwrkawnPfD08PmCyNmMvLO UymvVDbkV1LCyohE6L6I5REoTVCcGoyrsS6R6jHxrhpgJDjxRA7FdROD+WAI82v1P+uM59dwaOwH m7bdHKI+QAwD96To7vk3PTgHZZOcwnYSGr5+Idq657dMgZy6rbUm5a0RGttadLX0Pv7/caVAiaCH 53u3kp96acNzq+TWJrSlUbf4EWIGsF8H2J9KDjPk7iJmP5eDlHzb04q/hgQUMYgx0fJOsaPkz9JF /ScTOc2s3v33inwqz1gf7uVSo+n4y1NiWTUTmmRw+gpvoa11Vb7lG7rzpFXHu7asO+MFN9veln1Z zcRWCgeJtqxKx//tKMrUOKC20dJ9DtCNzJO+aUIjUbCIUbjfPfyI6rm82hLFLlQSt5t3DMD3vVnD T4o9AbPcGrYd/Wbxlv9ajvMxTPCIFzcd2JdcwksqPCUwW/8XqSJb7rldFw6PlLnGuqCI3IFL1Jps Ejga5RQQ3x3TbGH4/6QGGBG3WLkTMaojSL7DvKFT36mDZjzSufhLe63B59iBMGfF9nzI/x8f4kyl /1AsexKKGH2+MHaYyL7RV9/nexzP3OZZlmxEMs8OMxueAguVgfBnkl/5pV3OzdGZs51sIcBSxQXk +h3QhEJbmnzjAU/21Z06dmMi6YtrH0mUUYsP3kQqtotKqNun6R6xq1tUrBynQ3xhqX/nUfXCYkF5 GlvwUC8XTW8EJoi4peYZDHngcYlmgCKRWnzelv3FpUDTLcjBmGnzb/gEqiUATVbxbG5ezsEMMRHs FFIhYssqXwe/KvNKBHkUF1aNZHIsBb+qBjL/n9Go8km2yW7e4WlkW+5E4mawqNAIUJAHnXrHdFR8 LCgh4dwI0v75iwJRPCulkjkaMdWJQGjHP/7uk4ZyNGROviaA+m9IymOSHnSYiNPwFrMyRh++gCg1 4f1r4CkMLx/6PIZSsULboDG19XrcMg0/p5qv4cMRLWvPpbF3A/q3KVg/kWCUa9mrrTvca3k9fvIK Qu/P0znhTdB8hh2ZUIw/tKoSMztBWFJR7q/C6lNabXPgFx6mbtHudpMS895zz+WdBpQ8WQA3a1EN MIScxhXdtXWyxqmttwbMVztFxyAOv1z507wZJD4K6JfEqT1PCVSE9QrflrHs9zDYI+uuHi5DZA2M g+LZvHLj5Vt1gHzI5cB0vxN7hNx3zau1UwQFa32xg8HhagsZLHv7ENsQDDYtRwI0CyPK45kSeNBt CFxLBtZuELcpXSRLPjkm5e58OdAD59nIvd1qoBZsVW8zfx/A3sE/vzMafhO90uK7zc42ob+mus8B UvNFmAW0weieeRTm5Y2cmUFVe3WfPYDdtEzFFtEXOXdcZjgeE1CM0hPNkmKWQ2gzyTGRYs1Wmckr TjgqoMB33yZTDkof/Nipy3rd8QwrEOibuzopLiJYDXCWXcixzURJxyFYmv+5pVXKbz0BR7ywZbt4 aWpvOeP2nP++lLHw1mghtzXx/RMnVnO6CYBEOo7BvN8GtrC0GipkCmWmgiNgyA1r7Qd3kwJavFpl PGMZKGIOwsctl2X1X6lOkpzeUwfUADYr1e8y/jZVJJizCkgYFz/bqYinugz6PokHsvZ/lYuww/Cw gFiVFT8F4nhyfnhZtOGEiPbAjihyKpSdMAspWB+Eg84p7Rsi2xKap3vgsja8eo4W7WeIHF6D1w45 TpgXeOy+k0XAbOMpuSywu+PBz+jSgu34uPdksv5tXCk11g6ovOSvhFRfH3GVSWedxy2Y0GoMgcDl vSr0Mpg12vC1Gw6xt1lwZ4nkiNUbYVxPLSL6bHbACdqlP2YG/xwM/FzxOOkTM7qtI6MAvsDQCsnu ups+rGab5JLVK9eM8d7N3pi3s+GMzjQctWcXpWx2dnkT8IOaNKWxdkyFKWVIpUqkN2fpSXHP7Owq Z55QTZ3ALni74RYnlLPwzySI7C48YU7m8ULXtmc6BFu7kj9wpF7jaid+EiOZc/OIpXutXRxFXhkW KWZkHL248qJov6nEwKdEHVInVqvWkO7iOS2jDA/m0lvoxXDhAZJyFqmHMY5s5mKmp0LT7Vhm984g zOa+0UHADevJJOLAvbWtLcOIPIQoDtsWW8C2OUp7Grp2jdFGW4xjTt1phHybjH+eelEgMPEqGJQZ IvzyDS4cPCI3ewniw2WaAatfWy6JvF/eRSWIR9bI82yVX0ABAgevZm9GjsGs3BzbZVaXQi6hdtXL yNDSvBVKAPJVPnWJZ7GCOrNqMX1Yb1UIQS6uM04lkUpCJNQeldJgBbI33pLwqOxcS3PXLVY1t7Sq tyShzkgMvN79VDTYd0Bq71G1jZfQHli9BNPbQpmpz8/iK+H/l8SyKS3ha3Up6WQzSkSY2vfz38VJ dT08hxyrFokcNF54wye6plTloufXmBjqzh7Zh6DJDbe+6QvmN7Uc6VHA9LxfO16iNj24PgU6KZrO WqbUzvOCFj22hn8Tv68nEtE/EvyY94F7JctVV+3SDRSIEyZH8nRYcO4mo73vPZbBfxMQf74tthZj wBHMmSQfl15VsnQNpw3YtXjFxPNU6x0ZG++XxAK69KalDGL63XbUay9L6/wlz5DUi5zaheH6ixkZ Mqmvz2S81fRpilBGS+uk/xH4dJZqLRDmgQ7lScuxRyJojDj+G0zEUtyJe1quJrDmwL5skqFyAfy8 XGVQg33rBR0zlnlCQ8Nf5b9beSSCL2y/988eAkymnVR9hBxyc72vYrWGmX+3S8Rdp3tZo/RfREbp STw8ZkbZzbPUVZozYWEgY686A1rLxA5TKFqYQ9m63he+3luD9X0Y18LrCfSOwz/kzxam9/g+NwqT P8b9nb4GXpX4Wu2J6uj8psigQt5ubzInpXGGsanYE8UGuFSIPrrge83EV6mOaRS7mRc1dLj18KEP eVIejoawW/pO3WGP6ZQj84gX9+v2L59CxkxTa6oF26hLQkMAnBtW5JImrQYN1GMKYk72whYnQ047 Qx5cbhLwpaMzDo8Mewu3x6tUzuJfCDcZgZg2uhZaHmlN1dc7MoeNGVnSvVMpGkwGAVibQ2iIf5Th Me4LEUDSd9E8K8LFj440mgP/qfgVerBQKZB+aQnWDFr7qEUbR0i3qBOYImFiFllnA6HZsF7oFWpy hqyuEN5ra5tUtEY0fZJPb2VLxIbESBkPWkOtper1PnKNmVO6bS/pkhKmnq1RJUlaSilDehILYYhv LtexqIm/kmPqzN0hSuHLey0FKR0X2rIG4JLDEooLV4UdI/KdkiRcfTd8yLtCt7NKaW04ITohmM+7 GZOk/nWtqtpeNtzw50m8b2WJREdWoqZd8mD9NLrbUdOcuE15R3KqHqTfET9c+38ro1hzTkL+kdgU sjj08+IeQ2Efq75QItymActMj704mPyDHzwp/5pAIjCdC6b40FhQPOSLWLfpHX5dchR72VbzPyyC 2AQkayuo9aLIsGe+xTEBf7GkRrf+OxTg91xK3GLxej022iXL+6BGixOfdCfYZgTmu30n5LU8XMwk qogXqVBAH5dBrSOGmRN0MYRaxl0oeEg7mTHVD3b4/fph9/s2v8vvGRewllwfK+INWorc5IyC5Kbu oRYPc+DlUXKCYWAHkUSDXXEouqw4PgfN1/ada8/dqZZEfvqpG7F6ae6DOHJcdLlGsFnUuHVMeZIz IDnfMiqiZGgShpAn+u0AR1gM1RjS3wKj2qls9yDv/+2tiBA9WbcPbcAPnMbrSKGL6EzMB47jid0R quDVKVLiOt6cSaDTdDnEHeTeCRHJNCoyP6qzVHMqc2t5GnbejuYy1X8KR/jrOZNOXFEuRjGhLrYF qZiYbj80qrzwyEyE/Y3yX9BPkPUzr3xYiUSc6tY+OT7qUzbm3bq3DNVkK5S9C0LBXvCovsv5uetI XBIrJmXJGKWfHjmpZuR7xWBqhh44dROJbp0YrG0hzhZTKYBlJO92TrBOZnALKX9ZtxEmoo7iydKr d50qvS5/ZeXpP0FDQEhCzAggJ/9zyFgb1q64JG0VcZM5JdVukDxv6RDzbGvGohFvgDugLylMFZtY h+0vHO8xvYYsdSAUgEUkIAbKttE0pi3ipnaVqNxdjTcI+FXJ/NBUNm689JRlO8FB6kHp72g2FZ1v fRv0N0VmCnCE3Kl9k2IareU5mcHhg/yqxTHYBK4+MZwqNrR21c8P5D/tqUb7tSenj7reNmUeBj8S KUfUr/EE0eiQl/HbtVuvnfGeUGSUBFZsHcF/Me9/y7vDe4S0FPXFG9VM/e9IhW8RdwkEwm7HvHxJ E89v4PwvXSLgNUzA5wOPzBpRUSg1CTqzgxLQYvj3dZ83Qz8TqyUVulxzXnoR2cuWaZRQUwz2rs+c BkgAqwZkzxGXRw1l5OjT/Q/oWwrYkoC6ixySPKV+IBFIMye2Dsthwb+vtBOMBGOaRlgHB2uA9lt8 b6k5gcxjmRWJuAxSWZDUjXC9i10Y4fqngGYkVd7B98jynGnUAJ3hqGY2uPhYWqP5caxSyLJZUNSZ Q3xEpaNZhfVCF9GVtx8D3iN6GGYsjIH3niTSGU8Jy3i9Nb0JVeznLUpX/PNrxwtBc9djKvPJxLvR jDF1daAOEjAErHhtLNkJrmehMRTEK3MSCt+yp1BD6Po3MT2jLEcuO/AcZsB408zQcmSwVHi2q6sV J4sNUz0JVhMi4nLRCTGTWvMldPYdb5l44CmxbffILfTacvUGKm7fwDlI42at7h8Y5ph9lQfASve4 7aD/rcrAa7SvKOoGAlvfBrIM02TSLcDw0j9T7k8zJZFj4V/vT6nNYaU0yAYrngeIPN/p1OwuS2LO on+UAC62ByPlhdsGMs7upXy/IZTMVnSYP0XoywlB1jrdyPzV2VDaarSeI6NTuaVDmAZQBFQWbsWG ky87Q+88alU8G55acQqgQRKQJWw06cGptNTLmeQCVpbKZPDjJWriZaDZuJfMXZehGSZ6p7KTdrhE iO2U9ezDcJSYfKcOb0Ba2n8NHn05p03adUCKafB7AHGJoU+p/Mp1rS9LdgaMvev+oc7WcZe6UjGz U1PWeBwSzOmRhkmaoEV/vaTsdJFHFU0onfzx33shWyaRuPd77SrQSe/mzVwtAgticQXl75Cfeb6n hV2bPQFIOjSdlxHcQ4q0jL7lnrwp/Qzbza1Wz7j04wXIggExX0qfBCLvP/kLjOYgbAq/2WaRoAtH 7hlDwaY5yvsc1ZpmsWjhe2CdCRsmmllw6KhWsChLUEtySDj4uL37Xdy33nB0UJ4gLH+426BoeegC 5lzxzjwApOMPIEGsXz6hLbfhZkM1pVHTiHyRN99I1MpRrJqCuScD8fGlrAiXxm1J6H3Vk9CKLIkS FMcox6YJuLK6XR5jIEhalFok2GCFVn0whHTUt595eTb4xZduLKL5mHO0J90c8GZIh+MoPdWNuFcb emryzT3K29QXvtLILeOCXyCvBEdYusXHbendNSlwUA6m/b5q+Yf8D/df4N+6EHHfF/K2jjmU0SXR JAfcb4Lwxy5eLADOnexaHEU5F2WtPBF6ZESpQnLL/FfOM6R1tbu5WUlovDHam3Ds8g3kGa4S4A6P 1cI/lNBlmtw8TDC+zOAKGbb1yaDsxLQmSbAfEl6lOog1srXGyhlVxlybudY823eHnknNd4od2n5A l58VSZfXxIzUFbrefVaDjJ0TED79h5YW9KLP+lyrRLnZLiQRjquAD7Hlo/mVjdWLJqBwBuwjGNiu 5ASnogifYzLtU4i+Gsv3CXbgTVqC4ahZMZF4zvdaoDn56u0NysYzIDxxpWs2InpAysSvVhSFF4nA YIRbtKS+XWLyhvX6xGgDodtler5ASe0oizMKp3Y/ZDdEe0ABaffIc5mpJ/Kvn78ywdzbGqsR2uEc Y1p4Gq7ZJ6xZK6VQFgYeTT9W3g/VM+yznJqtMFga2QaTa64a6Y27J4UrvZ4+1etovPpwsGtyVVOU tvdV6suBY9Akxv+7sBXsm4CZB18E+JNuIDYGDBK6kUWE9+tb3PuFqGXdn0KK7Uj/P4MnWiUQMFei gZfNLp9Wa4XfcjnSM2loDe/fRXEyFqo45ipXwDi0cOgTUXdgCRR0QNmoRn58+aoOh4m0Okg0PpeJ 8x/Nv8sLxxc90PHhI8/5Gr+evZZG8Sxan1Kr6XwGtUBwDWdlaPW3TWrwvo0U3hYhLvGqrpSm8qbK VUbsRlKwdmWvD7qsQSzedzA5YmWLgbgm3PApQsog8ME9EsaIU6A2GoGRFxZM0Me94qUwUVY+OaQc RAhNaSJF6HV6q22zunW6NiepmWKe4qSvppQVRE8aCX8i+r8P/QwqAh7s/0CBOMvb2fYlidDsKB9T uPfRupkdEqvgXZBnZv6hwJp4g37/Y3lhMUwwht7bP5m6J9TwFTk2SOnPYQuT0PmzlOUyA+yHt+k5 z6XoyVSmVTbrFpMr5QwVroJFsYQEvXQdcJMVcrpER6hbtTdK/crM1olvF1KzFi8sshUGwz/LvoTT 1Bue9ahIbnVfGxgLWMWIXnrrWUI7QVe3GkFndztMiNWzYnflLWUseccUxe/0ft8oH6pOHgYk2rIO XAAlMO9sG60YPR8u33AfMa3nkqwG/XS8HPp0MsE/6B6b7mbHgnzUgLX8WuCPqTCSoAz0lBu3AF/8 D+mDYmHbkTTH2FF1pc2P4BwuRN9gElqO0xd6lxmfDgWvjKeDI4YcTxJsP9lWkvrycSH7Q3fC7Afd j7FuCvM87c+721w4uMMjPHJSZtdsUFe11Je/C0oSeB5K+VhjYpsne1WTrcnuej0vd+pmvgwg3+8Q q3wa57zLy1/s38Y9gW03Xf+Whefgd06/oeZZMVetMBr5aX7hf1f3rvdq78A6dsm0reU0YIy84bq9 pQJfyaOwhGEUg4R2P7huze6vgPivU6jizd5CEyMW+8D78Hzg+YG377X5KQ4Bg5EoL7tMrUG2LAUO 2ePK/72cOQ2ugIzLzisdh4ALWQ6cBM/kAnkwlNOHmXM7HdRQ26T9TFObQO9wVQB3mIaz4dlqMVq9 GWaTglcGS8koUAicQKvJvS2d6UzKkifPp3IRn3g2fKD4roKWDBD9r49JYE32YcjIXRly9wzpvqx8 Z2ym0+Urwih5xbGJbBzb8C3cXZIE9EGgsdPWq+Rka2VVLZfymCEcZBd0XxJHM3Hl28PsCxWinqW6 frKgqgQNfYHc6HJGqnkSSGy409g+Vx21p57FWV8JH5kOvNg8v6CiNz1NwkllyowvDk8nEkoY6B6H 2VipMV2SBgHjBXakbtg1wYujOpEyTlufzheCrLjGIAs94fCsLM3jAoa6W7x6tjJ/UOplho063i4x oOfxTUadTToVlsNRDSzbEwYso0xoI0aXsIKt3mjyl1hTa2BGEAZK5kkTFNFKPNEct7PS0YjxfpbI nL2oWj/PfCnAjqvghpR4x2vlg8tnKdqIbwp0AToZHEIqz2RwtygGP82aSjWGbZgExdo2jCS/zDWv FX7QVDSj3ohCyyUMar9VWykhZA1kJf/SsPIn+TUsljNvGCyLg10Zipp2EWJiWLB7SvnGVCb5H9P2 j9eb3NIa7tFzf3Uitf2pnXOPaQdamPkRa0ViD97s+X1kbWTma/l8ciV5CErXizO1Kn4sPKzEB6Ty ATtjOtX6c3y4kPJsb4zg4e4xCpn+jFciqpze85TXCaLimGz7Yb+W1EihMf2Qnst2vHMjmSOzKWs+ OOMBgkVzns2jsnBOb1jqq8fJNmzhNQSSsRl8Es38v5AdzQ6M5ZY0yNgwd2nw1RpM3Zxl64iu5Wem mgPun7GzTOMq7fN8zTRiqvUDPinlh+sKYm3VqOtbMdJiBU1tKbLrbQ9MapjNixgaDbMyT/TnMX5p YfCj0U4B93QhHnyxE4yHnpdE7dckpm+9ux2qimN0PWP4U1Ab1BGRM7l5JA+vkI2YXQeeja/q3U2w l7d4kWF4kvxXO0vBOehVwDGKnIJHdheUy/Gu4kmyzqGL0LCQghSSQvY3YCQRzRshE8wETjbdBInE n7uU/4e/588nQLWrWcZKzquslcKw8nKmz/i49OOICidC7Da9s8r94LeYRFpbXbOKzRpPhR5EaRo2 zGMvuCg3HJyNIKbvtUhagJ/giglPUWKtmmbDIlIBegx8qzK3Dar7UvhUe213Pbsp0feo6IgPYRu+ Pi97ZEKio0H353TFQ2rwny9RgBA0cLqbOI/iT1ODf87/5d9CaLx9GiMubJEIRX2lBgWZpgczs6ty KNhn1UaAy77tSqCAjXX3+p3DOlb7OzEjKkZLakiSQkNNTUP1tyGnr7xv56Ur/P0PE4S+ryQo7IJ7 SVjfGLZezj2D5ASaQcLsdNAPkvdDBJrxBsM5CLpdD81jGHiKp5J5zj6XO+zuqO3IiXaAlxoip5Wp NHMlrEn2fUEYDPYswD4LEpCQwPJjTzOvsOabbX9JSYqgHgwRaDrSjCUkEpyEhqlhza4F421grGcD /B4iFJlvlWThSTFC7oPAQhbrs2PfADpGsJQsxYsKzHSfsg1BYL90tyQvKoAvp+tVHca9NCnf9em0 qwDn+K+HfNfJxtk/4P2QQhv35zT9xfmEkh3ZKY8SX4ph7UZ2Khhy/YxemdnEeoTXgRgJx0VMJGF8 QCMPIM/Bi537jGxsaSsUH6A9RDTiqGdMFLtaokwKXIeLKF3B2hWidakGjXBkiFIDU/SXcBS1qV+X Yi7LWeVouvHUCCpTXUOe/CIbUj51WFnEgd7LCa7hBobKH1JjSdLH3veiHf6lHYe2hpQXHgxomC+F LeTNOV4ekmdClXXiGyFU5ogf+VBiEdWRBPfTOJA1ujZixA4hpG6GQHEfhRKyFm0G0GYBCSI4gNoM 4GA9o6MatC4vD/XvD9iSnDzEgQEF4ovKc6FKKmAUNF49NSnWSVHJiytoRbtV1/K8RBl+uji/K4Uf 0qlf16wqb+iqJmQwi0Bfyym0zPWkzLYg5jBQAgHZWIAOdtYRjvnjwXyRe/O3zxHcQhyxYMDkINEL moaW1FS4gK+l2OeICd3AFk0+YBj5GpJq2ykLq8KaFMrVulm3j2vCNz6RX5B1O6J8UA0vkz+yEFIP LNQx12glGHiJTmG121H6gqk8H0nM0XQdROAJUWq1pt39Hb9Gym9PmLZ4sFT2R84KDuht1yuKGb91 nWrzn8khrc8EUfxiA4tMjvKcIXQ4v///PWJ9/IhjVLUz8Mmet94knco1IysNiglkG1UKC55S7WpN ePxv5xqSlzts6vNfHKgaDxUYSQsbM9maSQr/8rHUevGg+8qCHdV664suobjr3hVIOc0n+iXN1qRS Y77k5VNC8nT0k42l2KgjC+NO1hZRp1EcWKzjlHKxK6dGxP1dn3gxj207Iu0GYZjA6KM1D51s8qyp CaAfvIng9hV5umjEcdrFfAefEu+WdGRrEHk4CZ3eTzTUmMHpEShTPaIPAAdbJCClr56yMLMCsIUY VYlZFk/X8zfkeJXlF/qZ2dzb/DAYnzCXcnuP7c/1x5Zu2GmAqNAqDtesfkt5Ct3eFfm2W5C4gLYC jM2ZrKax4gRQXElBV/eDwcu1Pzp/6EnExEkBvtm4aTdARA072O+sJq1wJNT06EuLom4R6dVtK4eU TfnnJXK67cHvRXEqRywTFekrTEkUo/iywUUGY8Lkaw1aeX34J5hLKin0k9eJbWAzL4qK7DnL8Fy+ lkxffMDJh2WPzB3rXTYeKR+yP2LC59aFMsCx3a1Gri/6PLRGn0VIE1wpMVA9E2hRkb8WX+eIMPq+ EjKHoUcf/A4GOjLSFaXOKToMqb/+vu9Nd6s/DwZasw4Z5zxOz2QBOL1OuLSLdp6+piXIkRN1k7yV ZtT57wn6fLDV3qYNT9L1ZWpy1BWSvWrq49n8X4yAQWkOfs2EIgXpdLvGwz+z0RRvjCUfgKIvXIh8 I6DwZBLIGRul5i4x8I+jf+qt29kH0iocCGUEXsIsZzGrCo+N3OJgykSICjW+3ANNjbTn/UP4G3YZ UutLimVlS2ceUU/4+jjcYhO7PRdzaFfMJRmKStIqo4/HgN8/zUqouKtoOcnkWE+L99emVgwYCmAB JCc0c5x9O9wq56g8fYn7KVtgoYVf+vWHlkCPcFTGJRtZmzqYHIQaQY1ooEJN/UxIb1CZ0ii2MPyV bg9MoICQpIn8jZSi/o0u8JuQrSR5Oej44/aCm166F5y5JbtqCKQEz981Uh/ICiNrDx+0SljjjC37 WVI0aJDGUPTrA8hCmeC28+HguZfJKz/P81zNS5TrgPiX9RbUO5U+jDjVae+Ys3xuUiNSb9Qm5/aK ywghzFKLHMl3A+XPfhXdyB9LAHlZ22IUsPA3DnZfjkxJif4XvfQLJT8fMILd6gjxYZ70MuxD4oGP z1CPR8hYJjAlYm9nms0u+YZPWyPbwyk2JYFSAlD57yEZlh5F4wYsgorNJTezNnEK0dJhlA5BjpEq +yuJk8I2ag5seQ9WzyVCcb4ZQWdwr1WPJNaQQZL3uB1OqOwtz1t/bIRVlDcqRsgugCCs5dwStkPa 6/XivfEm/1yYnjF7WPx3Tm6QPNa/INFPdgmOT3cmORAi727nwlBCOgzkrZSH3JmOq4m8l0dQTk7H Yhe3NZWGBcE8B1986GzvPCmfzl4MI86xitexpjzRcVkx8zY/1nCSJDJZB8yyZtW/Kfgpn0a9Hwny LppBOjeiE0Xlb2x/3KXo7FA9sw6TaSmLsSkNnYg2qHiSAyTjfDtNP1NiDJjv2HYmKAtrzKZjryUA 0cG2QnZ3gMApuyeBCCym0YgQemKz/n24AeDJVIlUpROIEE/HC2Vd3oKjkfwHnKnm1uIDZnuhRZhQ bTjNjm1QmFhEVeSZSGKY0DcEIPlXhmyPICpNwxkahYNBQ0z0tiQ85crGrHPu4E2Wje1oi3t5mU6h zyjSNiSMFmurE6/FZ/RPaMfgzupcnEf6pTp02panmRnslKwtILk9PdDpEB6E0s3MwuduZ0BGtXHJ XliwC0+dVoCqkGg6Jm+p+VCkKYYcCMbFXYlBqYkZEjbD4oTm5gVVd8u31QY8ZeGbqK4ad/Ok2nE5 WWGeT64nUOanTgx3pZ1+GGmgBNfy/yNSMHs6qT+pMyvZF4J644RymrHqgb8ZbskAwgIjQocLAdD5 fv64fiP9L1wosL9QqZgMi8FPGUwCSPfM1rCdFyEMkv9O3I5+w/QffiNZVKbTeqeG8o2qpblGg3r9 Olg5FxzcXgI1WJVy0Y8Dsx1r9iy1lotOCd2BknoqqM6E2IjKMMREwKWhVbIn1RExAnbk3Lr1Y+36 I9n6/q7WN8XNd+DMdiglvQvw6sBneOKi1oZYSrdU/mvHiVqqtV9Pp2FNDD5aMSKVhZl8H7DFwSuX vwDDis8d9CxVIA0sLna5nq0NcWnNxWDHLlmIb6kAzrPP9uBB+lW0ObAewZCYKTOpnC4ySRoMc7ij +HuBUZC0HzA7xDhXPXvjpTZVmnyo8u+461pym8V+5a/tioeFA2e3jGkPMDv+RaK190JG0ilhBDbn u4gQieHey9MfAt4ZniR00JlnTQFalq/OQ6FRAz43mKUO5r7BsMRGBtiLZwKMTM8TkJz2EkgbaJBh L3hsI7TjW56NktNwXz3QccHT/NZ8zPg0G8BAxrZv2vPYP8dl6/wBNE0IASHU+yMByxJstEetkUNY eYaP+vXdmn/3/ZJYda0tY1HVrHJI5Oj20xRJXmdv5BTQzPYg+r1j+68wi9bwrD4vDo6dtKfc4Qe+ 8hACdr+U5t9xzJ/ecRQKVbvTWSZuS40WCdkfcnjl0bJFzZaFsaUPIn+7FUjDWZG1aM7voaoJVC3x Bq6PFA3xUt/zlMcpMjjy/RF98mm+pNFSP61JqWiEroO2QnY7kGJoQuAwsguKCmsDFaTGRyX+aq2c oeed8YFWl7fG1ncylWM34xKa/cCyHvRFGeFE2aBiIrI0GW9Q/eta95NOEt5wHsEbsvYNdu5vKk0H hBD5bLqr/yFUkXLfDrwJE+eisPgOWysQzgPyNfob1xILU9623tszdxn3ashH08xSv4L/ysANXOJj ZRptbdFfIkwPP/1bl5CKyfOOeleijFW8px67JNfVUh7PA02Z9lHNbsD9GF1ORnS2rc3Kc6EK+K1F WNB1qGoKhny0BXOr+ZbvbY3useKVbzVHxmzxZ8c7yNX73cqPIuDtqdvzw/NFQgL1S6NxJ35yzRgi 3NdQxdtOo13WO2aUJvxzgTyg8scLQDmlQsU5te0oB83NSCFljDOgl0Y7+2U8mIIBGbqJo/tZkiOf uTm315hP1S/5VluJvszQn/c0djclW3aWT3DLVTG1DzOdA6dxvVyDuY5qAD7EMdFgW3d0w47EPgA2 iiL2S8i5ZUD/fQOg0oq5yD+AxoFEmVJ/ADoF4CKlRH236WgCQT703ipWTw/yoHww5rmHOyjDYw6r dHnvlm81Dz+EoSn2QJPu6+xPcaW2aJL/3Z49HHktmeWJ22/u0ZFPc1NiooUr9B46f6nrCY6wePkQ 3J/mlsBWxJVtUOy2Tm5PLeaE/tXCp82uYacxew8EDJUDHSfXCKxwutdXNo+J+vcWQ2wbD17bTqM2 HlqkUJWaeAL7lVlO4M3BztkSK5GxGEz8gQqOaCvo9Qe3KDz9VmwOVUNJGTXL37uwtPDp/bL2FXHu q3l/H71iNUViLw4R6RGn3Liwi+9hpgJDXzZ6TkPjW88DO1xoN6BncJqEkIa5860mnh1i6M2van15 YEkzS+rnK/lDdS3Upbbvof88TaGlX2AjtmkpFmnKXoXOz+xj75S8IkzzTFmYZ5RUG396HO9CSfp8 WwGnRUAjqFlif0A0XMVgfJL1zG2mMtpxee0nSHSiuIck+GAtXWnHvFqi1QBNeHy4zIdONPtqWn7I 0F7dTWI6jBXgkHvv2CjFA43+HF2u8OBo88X8CDneb5btJmHueLeidxP5oP8Xq8POI2KLZBxosi3a Z7u6kvU0jaUDAgR/fUILKQVbqX6mqbGdM+r+djMWy9/uolrc6KvLxAaeJpQzYOn54cpzl7/EtI4z ZCrRITm/sx/Bg4JaguE6QM5bx+/++o+ML9vlr1UTZW/v0ViIU/ychGEoxpr8QLBCo8LYw90GDnhy v2ZXK5zPk1CnI6+3b2GXWMVTRefolHJVAxhEQQZwmEdBvvyF9QBri7Q3y1sOue/7AySsfvkww/4R z4phf6r4R1MZLtkfwkzfgfKElehWJtNbs+R9TnNeAdWD216TgVxCcWs4y1BHPXALC133iTPDGi3/ ByjzJ+OoU71rIxe6Etf7lTf4+JaN8nMYAQgVJe1KvTu1YcfFc9nL7icRBN/7Ciq2u2ixoyymTNUk Mpa73CjNw4r6kXaDyfUhRCO5E9RqMgmTnh9BA4L4PcURWn9dc/9b882gWgTpcxw7BOeVCYhG5Ok+ 0cK1tl2inAHwfk3ygYJFX0xV1DXotRU5h08KQTMuCchr3FZwlacM5e53fPXBCTVuZQN41BrTgz2u kpWNriegzmCTOej4I6Lzjqu8rqJU8M1UL7ihFTGaU5l3FZFcpxwm1UJ3touICRFdFwo1MwdPIZ1F MGAenlWlA91K/jZ582o6Kfu3BDjYCb2FdgxKy7Hs88ZX4CfhJWjVwy8d416etBk1YrN5bKG4Ol2P GDJKyosNxRxVmcL/hMtIIq+D47ypW9VIqngWFJZiIdsfit/KB5AqY8Mf8QAxqyUvONGK2q7oZFwT YdozFbBSMY5jKl/Azl7+fBAmCpbkmMVazJzNFs47k/XBBgHBNLiyWqhWJWKEkcRaT/pwxjpGRebY qazsZdcjjsgEyq8jMy5p6fcZmVkDApHDrf37UXVv1m23B7FUW3ySQ5S17RtyHrwm76156wFm17VN YIudQdvzKsm/bHULTSbDLbpr0BCm/Ph3JRw3axtU++IZPEziuZv5qvtgM/zW5ZDCbdFgk8r9I3T+ /1fORIzK2zF0KF30nLs95+Xy8SScSYRsvnw6z03SiYzt+nFnTl2ZpMl/VGpuzG+Y5g/TukTVliL/ vnWDd1NQzu/hIBPF1l6iLkJv2+trqJo3+bLtmECCY5V9j4+l7e3qpTtxvD186i6NYx71Z+MDLfb/ JT8aEcNFJfmhzh3fDOHDFl1s4+ZHyH3SRkahA/lr5i+gVCBi5nYX9mYfysPo18jntQffebHEFHeb qAlDe93Rn8I4opTDWMGNb8u9FGhW6/o3zndJ6nnWPUFTZsWXIJ8FlPfbIiAAdVmtiAYU1U6ie0ce 1G2tZvAn3yUQRWVh8F+5B2CzF29ZcZRGcyDCcJ1+BVLCwqJfVM/pheOa8uwv40/WMx/+iP5u6ca0 TJm6KxuySmQV27cgxkxP1y7fnqOdm/u3NLF94cTzPfUOqazeQZemC5wEBqv+uKBPTgvX31jr3a0W BG4rgdMabSKCFs/xZtWQL0ra3NKunR8zE+0+AMcIcDHT6wiAqqiOJZVsxnNlm0vQ5oSgSQ3B7Xkx RJ1vEajF7AjyZ1WQSMG7OFKSBHsLHDKxq27XH5SW49esiI6ZsAh5Hp9tCM07PrzrR2F/HSZvcQ2V nwf8MT6M45EVtfOEb4iGYOBTQ0GYUICfFkoy9RuAOUz24OP9ZQW93j2bLI5s0QcGBF9EwqJ+zPOW Mg/G8WQvdbIz7gldNV7+s+ZieWCduhz6xsjSOnYw3X/wfWPXCa4qPtZasWdb3p6F85shQvlZ7aHU k5cU8R5NpyE2aP52Eg80gQ/OXOg1ksUF1Vvku+LcA+SeeXfqDWklBLvtW/nKaPXtfmLSjuLoosaR j9ZYvT2xBwhhwi8S5yo8deDmv269NGijNBeUG+JFI4X3zrYJB0GL2ukgQLVROb2KxV82ALCJ7ntK 5tV8O+lHriZNm93zi5olfGdwQGRkdQ18fnn6JhVbcj0x/djaH98x1RpoL7wnesA71IkdydPsfP+d cdcuGD9GvjE3xcbJBJCkXB6q7z/izXskdVRWDnCkbVw6kjpnAbQlY/xeOJjJE9cOsZB0j/0nnOdp Z5/WQeABmgrfX5o96T1qs4UAnNu/pPocrcahAmJd93cfyGi9AIl54SWXtkK86O6eS78nCtLFGlQJ MegzpOU4XQxba0hzg10Z1plOdGq2mZCSiEegNDQ7EREKH3tHFlGN8YPZaV/89QEXjxE8ZeTr9H6/ 9S8nYPg40oWwlrRgEaNJjVWIsUcwGTHF53eFrcth7aXCzuA5kg6CFKJe09yukCze7ydEuRaEUE6z 9XCd65hJAUxXBbZGSPoxbZQS5mWmQ5UU7EhvdND/RjfuWQCIOyffGFhV+qRL9fARJtBcmv4n98nQ NTHM9SwhbUtTe5Yq22qpJnCu/m50yrLDcH7F4bHjNC9RKsFXIDD7TixMlG7/VS718WI4TRc/suj1 cvQCbsh5a+/mrO/yp9edcd3qR94nCqQ1dZzO8fTZiRzu2H5hFT+pIuGy8c8GIePJB1EIrrnajK/X frHFoPPPzg/Ivdr+5PIwrmVDLmPgBu2PnmezXeLtdeEk9rSjoXhaqF5kE5C/1jwT2mb/hGQz4WWA n3qNGmXLpwL4YWUuuolHYKmRkduTnSWCrPTvjHjADsY7gt/JZwe3bSHuKjp2rcfq0cLSOCz+uIGx zzQiYtYG/fO4OgwBZFd17EYfIjxvWEWNzMOhUHDKbExUVJinTTqxEPEtC+MS7nW0MAPsN/RILulK 7mg5JkpbnVhR4db29/tqL7xnZtL/+2A3dEe9zy0GGLJsdznfid4DoPAl4TqS6UYWMx+D1EK8ZE1q NeQTObwdD/sfzbJop3YyTKaD9sit833fTr6Zd7+H3FLB5/9qoZDklKv8xGntkO2WNrRkbjPwISj9 42OZ13E7f8re5iKpGpW0pwr5xy84MizPmakB9DQZnRTjfG/uwD+Q82+YC+1n0xnkKMmn8DM+lZnv G6A64ErRQa9Zh7KVJkn6mhIiNLV+ORCjA/m6N4l+P+EZ1/2Bz8aeswxwx0zC1ca6IMHYDqBz3wEn FDmuKULDovoL2ImHQNh9bT4EvyCcjp8jclDL5amSab3AAwrLqCm93NGYhcNcLK3GQ3xqHgPfV8Wx BP2G88nWSivPCBLgbfuUPDZROx8kTx/OiNW9hSIMQTdWOLK2n1AhsvLbrRdhmjm2TGrXd+yA8Hxs 2TtkZ+ggVNjnzKgTcrOPa3nSl2ef3Rzny80T0vmI5pLDYNrfLZ9VCxVfxKs85uftQVtR3r30La64 p+pn36cH2+TFaGYGyOCFwtXZMxPo+79oW3+zp3OE90ul0IE4fHvv4oh5xl6YEmZ/DjRXvnNVS3T9 JKNMKGrAoHq+AJHIdHCMaIWL930hDihYlNW68s5gqI+DfmAV8vJQZdI02zN4DBBgpcKTfoaSWsOY dm4Jz1yUJAA6CF+cEohZcH4LGclJAjHkjoDV4yc5TUFYqoR0Jo9WbGLbUMPKpkp6uinnZue57GcO /pZ6awxrX2aDwVvHBKtAhjU8pJF3kw8Ykq3Fb04rrTyg+/Rc4P1DwCVpmlA8msemG6Gv7BgoI0iO /K7EYd5A5X+6O5Qr4HuJIH90D17zOMOT92JHlDe6cKT2WykwSmJoRO27r32fd0GyIvaXLxnrZC77 bOO/capj594WIpJdwquEdlud3+9cgIPnCF8cDcUYtp3Xia/HSOJorLyqsLCqksu0TsTx6m3FtbEJ Jn1l+DvQ+cUUUJ/wdpPTmSEGCayz+FEHwY1x0mG5ZisvGlTerI5qZcVNTfsJRPJ/jULzRFGK4yIY bPu3AY5FSW18bit6hmZ1Tuq/vPp+GhlM8QTSjivka1sMU3fsAn1ZYRQ07S6MDb2XnpQ8xH32f4sx 1NFoMAxLzMlXKVVDhfDNZr2h+aEdyzQat2UIDs9zcMmeBujTf3moEK7otunCLwwLr7J8OPi0lbe+ uk/elqzDu+u6U4fdpKfYKQudlzJS8kx8V1oXBkfjB9/zBhCUmXiYgwtdtabM5mWShhVNhlsO6Efz g/Ulw63vVSe0AEtEjj/ONaka/SFJ1Z/TS7ofyhrGYcfafz47Tu0REgc5Xdzj4uZxvVJWn1jszwuF 0uqKeRmtKSOTd+aZ/k4+QGcsz2s5fcV3je4voswKamy0/mLjSiFTAUPpqi/C/cPYJqUi5kZLHbXN AnsWhInk6meR5uXhRsxkR1L8dwmci9iKs5CH7sMjmp/XDM5d+zwz6srN+RB7S6J+VofyNjq4MggS W0R0o7FgKvjFBHce9MHSaKu1t7zRz8Qt2AS4D6SRgfs99rgf3mb032DU1k+MES1MFrtmBjit48xR L0sm3GxyHnm+kFN5VkIIGK8Kaot1UnBswYGySZhGETpPVvwZ57sCC5IC5BEvmMjjfSO8CKJtpzvy IsTS+PjCnoNXRNyDyK30oXjVwbYxVK0Tx9WsjhggtX6PQaAPdTuWl2x2qs2jN0qJl9mh4gGXjDZ1 SQUlxCGAOHr8LyOPRvuZIMMpn7yvJimJM3voGitbGR8xqG+U2DN7HSRG+SPqkzuwHY8/b4c1Exki s9wtM2Jrc2SRU4u7i6v233SJ2ZjqZ+8Ow99F34lM7rbBe4Vs6id68prKeNhQm19UwCBfejiUYBSY M0KQBdzcBiyfJxh9Wpp7g4CjaDcmHogKRG01TND6cV04pvwUGnQ3IrUBJ7ZA227gDUtGbmH4kEIP 55hnrqBQZeZAV9JIMxrT4ttyIDmzaAnZzLRWzxFhjhZLSD0omAfPh2eTSwuePFt5JDdz+reTm7ow O+i1UoE2gjNA1RVhZM49Sx4kjy1Z0VjEFO2PK2xxYJXDysdhhWlB76/rlCz3Cjb6vHdnNj659yfT bVMY18NeFIVNKYhdWdmfC9FBNSR4M7g3JYXsWKqnMOclghHu7CfMqsVWmaw4gF5DEUk1TeI+sGIp YcQY/3A9Z7m8Zdwjf1rN3S4dcAgxdhai/v/XcC6To9F3pEFT2yQPDiwqaxkKFRBvpQ8nQmMkZBb4 kEwkuKT2hkvVZNcMrvqeq7shbAaUg31QE4A0GSKa0fljWCKS62gOrlQbUVqn33ttss8BimONkFLE cdAPYq2aOnZsFcnr3SbpuUzJVhgNNdv2IT0PgExT7Uj5B1FvJG0R9yazpv8kq+y+qJmDUpZ5gNXd 5EICq5saPy7R/+t+LtlJmshPaBwa2d/5AvEOJph5iAW94dWaEigSOGS+XObdPkOMeg36T1EWxWZ8 Q1RClDETT+G1C0knQusw+KxWR4ND8A/bucckR6oYi0l5oMunXbjWIb7PpHz+nXClIwO6VHK4Moak +NsU842A7HskDYS3Ae2qQnFqfWfTVqHLHgDTGKVFhhwIJRK08xjSTqxY5TmpHHzzur/qJN6bQNl+ 7JmsINCibvmXD93Z6k8ZKC4Fr8HpwqWjbeBF6uBtQf8drolZsBGkSqcIbv3HzKUZUPwSTJexezDN NK9K0GFLAY41/km71G0YPAT1SjrByBuJs6X9/zIw8giXZCBQGhz/J4/RvzcBE3D34vWnke/94f8a sWF0VdLikJo92q4e1JN5GQGDW2usNmN3N8C8/AaYEoiSq9ZUf2RWNXWn+tyoI5A6qFV7BCAHx249 AsE8jUIJkKSeGl51adGpCGfXADiP49h0DPU6hzOSUYAi6q8u7p2ubwKVZwpULF1Q1ysHYGcN8n72 gq6UgkbTsyeUTgimUDI1oolqWV2T3DwTCcZN0REM1Wd1Yr8/J3Hyi40D+ZEt5/VPLLIZM9LzKz8i dF5KyjHj17EBQClGCA/jFlq7abXa+McXdCPUitK20pSkDJ4jSAh3TScJ7AOYyAgJPdV9xiMP+oc2 FOuxCMH2zTF3VUJ3FCoVHe7a9gxcp6M3pD1zpyfLGDzNW+C61h+4qPomMI3tmNn6MdrYE7craMTx QqytAoLRqmI4/EXIJXwIMqhzyFem2/UMX0v4uR6rzkDRSS6A2WOduDALIekQzmuD5+YRBEWLRa22 Kh5XiAgxp+NevmmEIW9IdYuoqWD9ruS6uqCfO2Cjj4+qSl3ZrUL5f1XIK7XBYq/XL1AZ76c/o2oq 5c76qxR6tecL5rEKU3W4C0esAp9PyQ44Gyf8sutI/59gbKe6RHZg5baQleeMGyYH86R2qD5m3Ry5 SbSGyZjWU0TPzqPtKHZ9Zq8gu+A4/xfW70+SjlWcapuJlFLoQUAJwxSVrgf/aaPxZDybXOm9uMxK e7kv4q5r6IrM8nACpjlgis9W6Q5w3HtzzG7/ZtQrjXPBMkxe7SAJgtBsGXbG1Wwjgi/tOCsigaYn 4wgXMuJHaHgq58M6Hb5Ok6MbFOU0Y8G1b4eJwwsJx4VO2BJl3NP/rFLcPx0be9vE0sn43IpGtckj IE8DFF5DOLA6u7GgX0kKq7KrYrmiv4vs1eEZYCZvCkJOfe0PQTUI7T7hsp0zDCThyIewDJxm5YJT WCS2T0WSZMORqhfXWxJzKa1mZfjmvlWo/LvIgO1qqmK/uLVd/ChZUDBXJEtEOWLoUmGU4syzJ8wE WhVLrl6i8yIpR6Kmc/BvFLZZRn4ooXyMFQac+mQUHkrU+h3iy1DOUGh4jSEZYvBo3hAdYFj8MHpn 0zTvYOTTgOpttgzfqXFDpw1VH6zWl9qn9z09doAgh3Li5KBKL91mzcA+f+ehvsDmxU1VIQi6WCDx giI1rO8/3hF8m7D4qfdT7jwL0CJDCO6axI+bCgfjMFrEjbYP4gXtohRaGkQW0+z9aj9uH+zKyeJF C5VOvi6lfPCmfQdumfMJXR60eqdyx9kie58/8IGNrfVgbZnOEOgrjq4A/k8lD97SMHCW73o8X1cD Wl3n036wxr4P+XQyaXq/awBirMDZFlRXyQ+yogEmqlGqxudVjoE2Z0RXrNcxf+chwA0iH5Z+KlQc wV65FwhU3k0S6IFDLSgdjdAP8JCYiCMIeSVgRqEnCSEDG+0Jq06+NIbfhq5asuaQBmAr0c6S9ul3 5aEmX0HAAuFEWQSGAw42PFTDxqMP4PfEwvIUVigBpxPs1GHpW+R2LLOhWZStUL/wXppIh+gXFR6M NCNGask7dD0BEPZT87lEekv9OobeJkWvf6aKjpWVo9xOcmaVn0jYCTzV4mYrlUCvMWeKK8CO3MyN OletPkaX1dygRBl8t+4hK3k5aprfSGmEpVdukOWpf2kKW4N4zPaLx28s1Jwl38eHdffJEopMUOVR cixUgRZIr7bh9wR63Qehu3//gjRs5sfVrswGocl+s1vedSAHWM3pPWzLZprEKi8ZoELhaG+CxxC5 1dTarPEvuFWfcy8oT5vpnyHVQ34kpzmgEEvDNrt7omtiOe4KN45yMnwt/OXUDacy8++1K7f0QQmd sw/if4r7B2h+qEEPDWJBindFH0a+0DtLDxboyhJ6UQhHkrkxAbQ5JBGnRYG5Arp7ArFaFlNGWjka 4gEPL6k0AptbTlQNbABCLHHmQbJznpQ44SxUWvMOMt32qgT986HmVodm0PXV8JfriGINbLafTo+W QJ+r4WiDNzE/rFQckWnOmLg9qhhhV2SgbX/RGvgAPUfijTeWo5ISxGCmrVPjqVNasUOWCZ2gvnoX s3YzbUH3AALMfEaI60t1oGJV5S/URqcOwGavzm6dzKoYWtj5foB/2BYd1RDAJC5Azq27s2Zn6gyT jzkCj3dT+MSSP3IWZuj286iiUCFkRXjTfqE3nXiFhhQMsxTDAkLfXIZpRMrN/UOVwT/BDRB5kgMb eoGRvzXI/wN2hpUcBJgXHJph/iIdY/9izlTCeFH+zwaY622QjI3tQo8HYEe9iv1o40Z6FLKcAW0m 7w2NvjVQ8dVfK7jJrkMgtp/f/snLQeQByJV9IpmaMl/MQTlrs0cm0cP8n3nz5nMrOB93PvQd6TY7 U6dopg5PWIq72kyCcyjrhRzJ6MFjX5ZDi3u5BmtO4UwnW6w2ScLb7od24FKS7gO9AgM/0hJaXux9 ZBfNsQMLlD1qfyqRbyvuM8eeH1MdV/Gsj7LLSLWniIcU0W0MKlnm6N3NbNkPsbNvBTGNEyaq3rkp u1+ABDN/FMDdMlylNaLBahXAix9Zdl/Azf5CYbhPLbrbwwAPyhf1E4uErUupDWTbhlq8tamgCEL5 dS3zjNVGiKk0iBx0pLNsXWzhqAD9r/ExKBARkbZtub+864lG1a6tA1Id0OZYNQrwszbzyE46CjYX H1UkEeuqCv4Th7zGVMg2yAxM3uA3BaY0HgSmEyeUTB9Wffwl3YCY4rEs3Md4DRNuAGeOUarG0qJo 3Mmr9n0OZxs62R5nWxwrtdLYjsh8iWuI+A7umN0o8HzP0k+g53xIr2qLhdDTsMR/CrdPc+NqV50B b0LNft8U/GUzGV3quiwefj/oMp5drxzIxjj864268WCljDZLfF9LrjynfkU28CD90bTNFvN36n2e laE8mN8H3y3Zw8ytd+xrNJrCN4W+Dn09/Xm3mJPMWU19l+sbGA+QIeUMqGnk0AcNT7bgbJnnya0Y z3shUn4k+ke9ZoyuGmV2XKgtkC6mqAx1Hlu32BwdTTSeAkNh6ASzOLsygFGvAKsoBBiNDZHfA2GC PDHCiORw2Bu7jE27rEeYSGQhMA4DZ6IY6Rq8r8p6Dr4+KFx9rJPjJMxgxC2xsjL3o+QSEMK/oRmx Qr8Y3GXgkZWFRFhTlSCeLZUVztbpmJin7vzoVYXi7KAgoq6TALSwycBQdWgrLOEeraJDXcp0YUQw Flk+s/nvXLEY6azS7GjUOXhIABA6tlXkVdLLnT5FQdXbYJRgHUvY39U7iH+BPPSpD/hbasMUiBQN hBTeCxY9eX9Zmp5GusY19XnVfhPz7ca1w3VE/7Jv/WxvW8nMP7oU+BSu9ELau2Pr2ep6sZ28l0S3 C0cpvDzTYpRHDLZjcArbskNpeSLLWFZ9XSJh2wPlG7M1/m+SdglDtjplX+imFts5OWfIXF1nCsiM 9/iAFeK+RGSGNZlG5M73dC3bZBCII1d6XTZltBNncjl3I5A6VYZXgy4zwSSFLakW56pmALQ/5PbI X3Wf6N1cbE34JxeKWHWfDzyr83p1cBlEeQn1x0CQWa1T+iYuuGaNv/tn0nP857B0rBXQzu6Q0SLD 5zR6qnIs+QhzcBRiyrwaGpvXlIUoXd6rneFwggn848dQJlL2aNd3wYQ9eW/KDIbKdAbuGDnxQt30 LkP7Rt6AtdykcBzeMlmd4/Z3BGUaTJNrNJ1E6hKHsWAiHXjXYxaHMdESKKk0uv6k4fDZYMOFjczX O7Scavq8k59upLM/GRgmw//sRbJVJ8sdMCHNjff/wZ2lwbRZpUb3t+md5fr05UR6Gaz0YU0Uts3t +Nf/RoyH9ZbasWwJRXX14p8+faFaB/4HOplQVrPZhSO/54KkYL0NrzXi/Vv07veZQAaqUriQTyyw 6umP6nZxbY2r9oNOkNu8xM9ycOspMU9ZfyX/M9x3rl4iAK6ypmztimYIS7t3Dlev4mHoRJohUXj8 1l9c/rVm30IfKUB+T83wDupDaPBDGFzc/YXarJu3zB2AWpwNADY1/RKa9W/6BfLtwXnZqjtvf9IQ Xj8RozXFssSpqmhxsU8vKSEZ1z6LoXxyMXJOhjxyfcGoa8EiwViv3HDlNEFRZf/ZBRqQi9SB+hRA BbZkY38FhgJl8toUE9MHdWUaKqg4RA4a+G7S87JThGK3FCRihAXSjJnmOLgXUNSWgvMceUUeqqk+ gyxOo4rtx1FirhtO+QhQz0UYNP9Z8Dc8CjotTpvvqQeyZU6aK7hhHNPHe7Il2J8qk/5W/g5LezFs zx7wQJdWGsNixIFsmi2kn5qkXvg+BwyU8AIfkp/O2GlX5oidPJq6WdZieS38O+xKgyW0wSHVW2nM 4IQIpzs56c94/Nzhk//waGX5RrBWrimWbCgNhKfttfyaM19jw7uSvc5vL9EXEDRrf7eFp4I2J+QE 9JqzyB0O0UfFmME0I2gxZtr5pcgQQA2ggdIrbd36OzxBXW4WPzRCrorXcHD3OWTy7OiQD4MVFnSv SD0ifjiqnVDzThPLexWFYAce9vhV9Do17AXIuJvE43Ysj3jTCY/m9J2muFF45SvZ4ndWdNb3cjqY HgigSlsviFGkQhocQZtzOqiOhXk2addudV3/UIsFWlzW3ByKqV5sXuWnlkkI91hjBYsalIyT70kT XTTKlICXBPNzkmbgtKVQFWOugCy+Ut5AsQ4rqiYmUfoGlSfHbuMKFPXtdf5Xp1ZzGMXYTALAGAm8 HI7L+sBxoQNT/m7fZektYYD3K2FqpW1u4evwOD1/rOMvedHWVInrgsZfh+IN4JVU6YEoiZ4y+oeO gK4KNX+s08qqMiyvgcrLmKiWh1nwJVOfK+OSW41NfgvSFyw/rK3hfwjdbIMvtQBt6DiRjt33rpO9 AKAQUCXrUyuE9x9fk25tudduQckprlu8JUSM/c0lPYQOwm5+C9CqJae49b+PlCxurQhyB/Umf9tY OPXAn82xDGzWDlHw3/aPGmLXeCQjq0Y9Ld3S0oGWQAC4Cji8rkGdDlcJUO9k1XW2qHqag5vDnv1W zRuEFQYecEr5XJdSX5SLHLWSMhFHP+r31ltXHwekvVogYVUyZFNHWQet/VECYldADqMEc/Q2vtqY +7pOiW9eeg1+orddgSGsyleIDOW1qsCvvvyvn4jYmPtuhqXmA7Wv1a8uDhvWhlJHwS+wvsLCHg6Q hemzoqqY8jZBiFsKgALd8OJX9uXIXIodDTPeBxWw+h+aNAxGlOMV5OtWQBxpGyXypjTR/Smo73Pf dyzdtBVkh4/W9p190VGYWirsEnb8rMlrrlIwwIwC7TADv0CrTn7OVCgjJBC5ypr9stg1ofUgSXci cCIH/bFI8JVOJRbiXtq012QzgMnf5uwBHznVCQy/K5pCWNz1r9aIgM76ODzyTqAvtDxfBfgaKzUh Mvah6Ilq2tdBm2YCRcpe3dEM0JnIu/m5w4NS43Yutc6kUPbYCKEJ8uohTekpxlNFhZlfXz84gckj FNV2j+5JtRXt81t8PdnSfF2rbzzlG/IQZrk1K39Hc2yjVjDgHsVCO3l3WKPe8P+DJtz41/SPIiTQ 2i3bhvoCo8Q5Tw1PO3O1ynnsjauk7UKXKQ8xZReMJIy8a1Rj5mZ1gjpOn6/ruTia2o9jrhsVAC+W wKjQP0N1o3whqyN0l0n71FSN6BgIQMVOt9RRtp08hMnfWiFeeMT0rKa59iGMY226Um+q16wP4mER p/Vg5MCAesDIkyNEyvBQXf2Q+a2+fau8XT+lGt0JdAnS2YXxKJKephGn6Gih8IYfw2CIbNh54/rC yxqeLYjIYq6OIHLkjwiX7zqTAnADOOGi/o7EyxL5IKa1e2I1Kogw4EFthClUQ0iGQU/V7k5PCkpF Y65yL4NUPjnbDYm4P4R6fFsZ87zgER97rocxsShHQljP0yHjMUr3qSIsLYQD9P2n+/j/sq+TTGUI K+NWI2maOaLBnyqHarHyJqcjHYHLafslN/gim0uTNeLhH5aa3JCE3i+7WezQRhF0/acvNuxgMHQ2 QqxI5vhdWrRPBOt3ywL0eGdwoAbT2FQJtxMjnUG4elekiZIEdNE7nLvKJXpWC1MrQSVvXZYBQWIf u3pU3dkfGebR9NG1OQdSNEj6ylpT3wfDi6eWRKrvD9D8jDmd+MUHuTG8iS8ERRvu4jWradQBKBrZ cyzjpf3MzY9I8tiM0fPIbkkSs7lX7ggLGSubwPxH/9gb0kSCw2K1Nzc93Z5fJsOZ88WlzSaEVf9b jnJFsEbMVNBkbbxxhm6ydcOraQCMsxu5xlvHFlD3DVRchfJkFq40RoKU9M9zJe3oGoSBtnJYzxRQ vHozEHmHb6rxJVQbuJdmIIF5bXAcbefQ5BryGA1Z5GnNOPCYwPndJ/N+qkKCPKh8Uq4AbmsyhPlo TYRYAqI9fR+hcFdgIUDAC/DZsQZLtu0G4vQ5L4ORlKnS7tmtovd9hqcjLbfeyBkR2ZXrIxlLw/LF rbC6PLwL9HX0vjiLK2aHj+Qj8XV+dLtCRPKxk6iXcNObIJ6J2HUlaUwEOlo2m6iWie8zwRU+gTON Fj3a+muQleC09yOhwKDBwDGkCNhq+qDLT7I2RjlKABYzPL/adAqu1uWqnioYwBISSiBWhLvjV8VV 26iXQV4RK6BD8s8xzaBtiSbfLHn48ZcgGIcy5DEHfBGfVkO8Ln6ojnpnJDud6oBCUC1HN/G3rsjU Njq/nyS9Z6QRivXJP8X6KPmLOYUp6p416dP9hQ+xsemlHkU93DuEuBGDpYm/5IX28sOL1CnHyA10 e1eE11cYXNywVzilD3Jo59Hb8OV3qLsixo/AuDiC0o31XxFQ7fYHcLhIF/UKsbfPhDbDOxRQ99JK d7dWJ4fFV+PZIzXiPda8hv1Yersm9GUTa43ylsbBf+93Z3Zydk3qWCY+L/+0hS6VmeLhJDOsj7gU mzakOWW4MxTnSDzP9LyVF2NJCi8g98IrjU3FmZRK121cFW1xp8C2VL1jFX3uQeszDRi9yHwvXkXM we/EXrGrLpNUQro/nstFF6y56y1cRwr4omCAXSb6NDxa945Nxe+EbT57f/IlaHxtFmfSD+dt+gC8 oCt521119x80eB6/NanBkDjK68+BX9bG1R89sc18z8A/IGAepg8TqHeBRILN81SWiQofSI72hREV +4GqD8CJiMM6tDep1wyjMooB1QnD4iwSQcWP46WU4UOi5G/AKwhDoMmGT3LBUuOqsKxYAkgXJM9V NElt/krAcgcg1Tj8bFiRUCgTueMh4GEcy0IWfhGv8G4aQmyl5yxRUO/SVsm3l14SxeoZ1upzpfFa V1Voeu/X2dwvx7PM1NYUUXOZJNHVTv5bstP3KY1rBh0sn/hLnL8EAlN48pjclo1K1hPOBZwAVNHb nIPg83RqOPE3bXM6/1X2WowNoJVP99BkjVZ+jp9AFbaTS1dfmNGJUGHol2W9f3jB9zY3GO1LGfzG zW/+CdaZKU1XuL+wO+YQxGnGw4hedoCU0DaIeMd61weMDUawRZOCQnxpammLjo3rDVdLNMGRzj8W dzOztde1TaB9o5P5nmrHax6KkWfCRAniYH+w0Ysd3wS/G7U3dhEi7I/XNoFMXmAQqspbxZuEKxb0 NVkmN8+zVXqrWb5+8+QiXYnMkesg7IeWWsGktfHna71BSi4KAyRBBR0AoGX2tz/ERYgAAqNxmjIM GKuCInlgankg6aUxFPNnYTX76KCK9eIHMM6XiyQLNhzUeJrFn4u4ydr8kce5QLUTVliZnt1W5P1K S/Hb0jFP13PVWwDqQMZISrdVc6isSvw1mYnjLlaHJsfJsr8xubu+P5Q+f1AA68PWh5XIIFr4lhF1 pAlH4kkKTQIi2gl2ymxnYYmz5O4c08u2vGQ5cgafBpUwcLujUIN0t0CZ5JKvD9BwSi4W5LeqFVUg F/KWD2GwkwVVsPl+/FgHhHkv/Cy2ExHQQrCKJ92LRo6nwPXxcdNmdih+M4kyR/ifeqcekL3EenMh Tut4MGCp65ou884h7eWPK5+Y+a/t++g3Tzd+Kb1yDoEV5h66gNEntFRwvFW50eino5zKr7kwfA5z DRUIlSSZ0mtYr7xiI7b/MhPbLEPYmuF6wVpSFSqZME1y1+ylJp0Ycy/4/zVC0vCJJf576BP2D5Gj VKPitsgiHE+Gn+kCEfct+8gTi8xc2HcdN38bZFByU1yZZuqBj61qHvCn6OsL7/1lMOrGMr+YbSvN 5SeRMn5dvimvHsm+vceGznepQJHEVhEGAB/tPIZZSqSuTw2Ch8TOMa9M8FGQ+ak6ujfWRGUu3j/o TVnZNXmxygHBrBQSTMDZGzFT79w/0/CUtST0N2zMPuUuUGRYo8kyDihEDaZrriFzC3u3/3olZhyq miA682t0c4oei60D5GTLe9GjZRWMbrwcPSlFXkkGsHM6TXz6xdnEeu+ieRn5RijCalPBODwr3hVZ LKMMsD8uVBYN+LptG2gdo9xkjjNXiPg14C9tWA/GXJTZ5v+hNTWMfKGPeqDfqBUSZz4a9+UVa3El rf+oe3erIazyq5qrUpC7HjKgCGQ5JEH16bWR2NrDNOQMetDu5QXNjaOuuK8xLzIhf2Kz3kniIGz6 UExp+ePi1f8/C2RjGuY7vE3phEq0bmTrUJraE/s2OwAjjYe9O5L1YhP2hWTZDAMXiAs3tYHju3tv DPOuCRVzoSXP9ZbFyC49f6kSqsGl/lAMeUcgBi/4e8WbzhqGKuZdtAl+/q5pFw1KN9wDRzRgLxzg ckXgrbPiUAB9w+/ufp/+rgDJVZDOyqxFlsSkR7r1Pe9QJ4n4J+oRXunr/GUuf2emDa/FmaC3VqTR +o8QHeMF8WnEQ2yPXHAwyVygp8uHNCwpERurud1Bxe/pd4PuuvwaGHE8qeSCx2isxcM0u5kcZP4e CchNC9/wimPKzkcmIlvqWqsMZdeaG9IpGKsjk8FQTdqZ5FH+syBlM0tk3eWCGlJHMNQz1k96Lk9K irYd/cy6Mg56pYF7IPtsWvw8eDyT58W2wqMzF0jJLDoCYHxbkPcmvmymC2R7qsNZ2/76UbNx7Epa fsO0qRCsDSF0ppy5YqBS1Ln3TMI/MHTV/LDZxFstbNKoXyaoncnUJ+qoMOD1acWRKWfJU43Yt1DB zs9RufHYfCBTDgW4vEuhaOpa3ce/2Q247/f9kBYsMgZwF5k1CAUgRzJ+wOWpUC8PSRe/aJLfj1fN knDZxsSCmfiwdGhegqjy2VeykauzB71o3zfYpOKiz/+3tb6OgOnvqdv/aSzdTORNBRu1Ki5FDva/ 8it+A/0NN5xkoA3oNCJK+5TamUck/WgaJLrQht6QiqLgeHzVn0LA66e595dTS0ZPv0ZhRfSiqgdV TLWK6SKQsDCXqO5vn01q56Q8DBNp+rn0hKOtKak2KbaADUMXFNr78V1Pyk9KFRsrcJThfP2i4HWY c/shVjf3qilTLAnYkEzIbMOk738BJtzQt3Y6AVbt2y+eryRxCBqnJxXyu88zKvgZTOCcds2TJ+WT Gsx/oEaQCHwjr21At2VpN92AdHecFNGHd7IuxthXlfYASBy7vFLpwE1mFAEOHcLYSroaZePxR2No yrZ3yZwElgw+nly+g4IMC6Wtt5kK7sh6JjQGIT1A/xFvndn2NSRgEbUYLrE8djPtK6AIxaXvQSYW Z+2mDt5CDApeir+dE1YDUlBqmTHaTXIYGblsNzSC4i4H8iazK1D66yrZbhp/fsC+C/jYdFpvyN1C m1Z92u8Noh53Cako2o23AsTLLruQ0Vqf3vsS23Cz3UQJdIW7R+hNTEDmOieq6RDMq6PAoLZTyzfX GOkFCWJHv6LpB0uUM0C1tLIeMMR/TeBCrjgLAoD/zUtUdxJ0yoUGr+CWTD8rSnK3MyLB8HKIwx9B hUlNP6fe54eT+hMl5mYfiOCqS7jY4Tg1gt+RuWCDVv29dOs7cfFsWJRORN7gW3V2zNelUL44UQNk LkGeDg4j2JpGPK4dLFPq6k0ojQEuOXDgQicyy9mK34JaiNPSuoWSj2S8Ms0jdDXwxhV2WrW7yS/6 MnyCY2gH8qPd4FlHYOtwlrUfZukO4hmeXrhuLLiup48QnW3lmxpdV2Se5qeC2cKveBaUNbN+0Axc nUKD7i+3B9f5ma8EfHlyhUBGkPfYINmuAB/I4xvve4wVr2sVEZvXTokvI7/vhA64BV5qRa+fMUrO dNUeolDi3UKOkNGJg12VVRkdp6fv0csSURkedJUVQJGuYoQDWPsNSYnc1wJelR1ScGZS7VjkxOsQ 65vI5MPKiNrYTM/230MySzsRfUI/42eW3uTeIo4RUnKUSZ4M3BhLVnezI0XwRHwDO0KeEZk3nxx5 4jtlJ1oHFwdRvFw8XO3nimcU4hHx6lxNQFVCjSc36s3g9UUMMispcH2S5GqEwOsxcgWLk+IGyl9x 3It1BTt4bOqonSKhDzGlR7uNY7buOBA59nF+TKmIiGiM/PCw0pruqQhFb2I3L+BPh+4yluYKo4Fg N7lYtvp8DemtYTbHAeXffLTXQ/Z3hSDjyj68PM/vWIV7xDsoHNe6+EHG3LcHsQ2GCMJg7z4ETWqc TEWRjZk38A2B9di+HWRFE4yyATgJQQ9fyAcDSFJVjTfpzB4m/li2SduMTiFzPFaImXFV4ms3MLm3 tpAwBv+7vjxsfdT/e+3Y7yhm2xXA17/KEw1Y3sPYLoWi1nG+WbITQn7r0HqKUhig+/2mIAUx5X4V YZK0ezYr26x7/d33AsM5xXj4B+tXVyUhBpg4zJEuJonwQrlLWwU4Qiha7+b0XHdhRxJ0NW7edfyU MJLAelctF5QIpuM33gtsnWDJjalAUyEz/rUU4TrZPxzWyz9A/mt4OcRIYIbMRZl4D8kbOZPGmEH5 0oFnlUtvO0sCOYZp2kgXK/Zoue2PtVLeAhmkLbB1Sr+/nAJ1te0mxydfsPOCjq8e5Q9X2NZc19ML KXdpnM+ybg67uJsxWcaNquReMLIjG1UgOTMmWbp2ChWQ3jo1IR2G79Ui5HwFoisGnsTKd6CkYQ8W VAcn1D8NpsEF3A8gv+vI8Kf41dD/z4v9DWibtVhVpJnyH3sxaEe23GobkUDMVBuN5GgpoClB4B3f /xBclIIL6ikNXwHGGsY1uyqOWYmh1DHWW6+Mt4gfr6sWKGJyN9kbko+UVFj+5W67C3OEJ9Ax1a8e de4DCdf1l8nsQ88ua6iSFpqaWwokW40yXAKi+Cxo2atqBan7s+4SWehbtkPgSou/+AHkqXSMjAw9 fz5qdi/24rR2IQsCjf9475NR4uDLhJGGDibz/b3af8MoC/A655Syc+/k8UbxmZo8DNh2M3s8zDFd 0wlw7egp6+oZByxYARid6Yunochef8j0v6EN0pBybCBh3wD6qlAgJPcORY+2LWE12TPPmLJ5NMay 2hHYVVlLNhFQgmnIKdPe9fPdI+lF3l0w9qy4MQwI55IOjOQKGkZAOQ0ztY2ZrzCdLV686dm7Pqct 00YUw/39rPk4dyxHkygRa8Xj6EyDYNEsn5MYBAOJJzOqwdpqK5MudhcJtKorT/dvMwtiWIzm60vZ ggd8XSY26jcyLDTSTsCXvsrtqmryuc992sMfwkQkh+UHKjvjT0cDHyT+lgH4vlN/1TtPOXfXCaBk AXblg2H9ge3jUbzIFBWXsXDGlzXUO/OjPtXYphVtxjfwu8wgW7ME4WX40s/LeJz4J9CO2B7tuFAk QOQNMKCrMv5qEunROrdMxjN7px+dMurc0RmBrqVyx7yDDHPNJBSpWofa3YxvwnItIbAw3retVeoQ toN6gK91uQOKJGuphRpJnL9yGh5T4uh4Nb7HdaGvY1PNKlV4jFfNIurKB1fDNabrfqxpwn0ikGAw RvHO845GVVv5z/A/+P3LeZFQ1n9dr4MTDtzem546t2EOm2RfBJPXEbV8KOrEcx+bUc/PDLXTQ1GM 9OSbTeYh4HlamgYjjO9sxWy0F/270wtVaAH1VHaSjK4FD9PN28rAJjMTx/5adtW1PyPWVyyHHa+O xSVe4rZDGealvwFDWX46xyonWjCFnzSZUArDReGMMOL5eZXz4zb7LSm6+1jmWkEHgNdjfiVu2Zqa y5asSL53QACBHW6ZYWmUx/MVgXoixZtHbRt1hILGt3JJzBitOlxj3wvr5Uk6db32oeQXLLyU43eo Sqz4Bf8F/+FC/mMnYBafZ3oLunPxeWyRmLRh8xS+6B9zghk3s++GnWxzZBsHpDMSAL29Ls7T9n7P lcItBR0DCA7A65h7ubaoTwjr2rlhg8SdvNOl36Ww38sSPKClWrpUOW4cP9MJROkkkEPKjjAH94+X rd1DCQDegROYp9kZgAd9tIiBQJ7lNEW+5y9O2D6OVN/923aOym6mJVisYhASb7CaPCqW7AeHgzjq HfJ6cHB4JcQv+QPF1zncnawN8fRSHDTTthWnJ6+X/Eh/vevnEEul+nve4ylOONRo3mF7bLmyqIn0 NS314S5EBEWoL5ifArhsg7VOwrCZUZuhARDAVRPBov+rSGKGaE6jjcYzT/xR6ZybJ86S/+DCwVUW zAoMgSJP0XxLKP6ffFBecpAE1B7VyICucV1DJz2uwNE1og5wPdjYyHZhWEpUJ7Ux47Yqi74oKJjq H2lQ6kHNE5+HaP0HLJHlkwC0UyAyJDOMJppPQVy2eQjQG3Jt9TFXcxrH8WIo/3btcEkUUTJhKrhG rsOWhP9SCF1yCUqWTirqKEkpY22R5i6kEIVfiiSYxgG2BQ9+19cl7mnZq3cKMpSBnLcEfzxW9Aby BcscTMO0JpxuTUkMnHyz1xkT9vnKoyfE+dGGy8Lvbi+QZYKA1taK14NgGztz7s7Hn23YMUTxdZ9d NkvSCwHU4k5ac/kK8YHIAfmj2dwKZCETXV+GXQdLEJayg6NzZdL4xWcywqFV4DPtc67LfZO1ggPp eWFLSAd0Rd2v1FGX5/Uacsbyl1zCprAH2qSgV2PTPxHVa4eTCTUe8F7vJcDalSn0CewfHFbdKTbf ZcMcldjHSEThfYGbWGXoSWub3Ur3Mf8pQwxnV/in5YiYV3+ETrd7ncKyD+FjIIzMXV5VL3NeTnnZ lF7wHCGM8iwyU53SYJsMzyCuQKjpS3jcT3SYuoY+LstbZ/lmQzMtrWm4QCLinaPZCkSx9cHiNDYF szrobhiERJPPK0n5vNI9d6QqH5kcrFDnNy8mHsQUBDzsfLQY6PlE+sI56vLl+v9hXbsWN4/SG2Ww GXUGWaPdzycxxXUa+2jR101lAWJuaSs3L+O4Kj8VS7EELRY95xFvvVf799cYeAaGVaCbF4sGJtSX u+YL9y0S60UTggFYHDDK4aVTqajAWhpLVxcbBuJvjwC0NjlbWQqVUnhjWw7NIMUYLDnFA2EVui3V AM0Kt4tgAgB6PhJcZ+mxH2WCh+1Tr6unMtqzlaHCVHH4WqGWnOF2ef7I+TMreGKt4Sfm3lmt4u+U 0tSX7ye3JX5jWQNUspIMyx0TEeUEcoY6F/54WquV96WAZV8x7mkVdoj21j5DHouflYSJUcMWN36s UYruiFIrh5sCDgSvx/J1vGG2Lb+l7HnIzZobKkEuhatBQfnv93mhZfUYGLuKXRz5oQJfQf/gqxtt 6Zd9FvForshy1D1sWunvwacAo7RmE1B83cenFlvnUOp79Rtwz7HF8ibUEyqRNgLKypgen3ca+Rfz 8rz/d+1419D9xnXSVAQ5DB7Hxnatvmt7+sEmdJ+z0TSwBzpTTGLfIZlD5Mj4EUIX1be2400Tn4gR +j0DmQMjo8+oCM8LJZlj+20MocJOaq1Nm1he8pnQLDKGl5jMpdlbjstIufWxCdRH06f5/dNTc4SQ vtbyVeLaTTikDdZkfUsLiDZkqapVPgTmQ6saHCD54cs1cv8+kf+XZj1pieQ+SeV/cuFInFTCpi63 Ulvx9q7w0Kd90Ys7C8AQEUVO+1S+gC66KHCgW5t8w+4TJYJWFt3+NZ0VEbQ+VQIhVQp+oat53bog bm4RSKHlGIS8pZV4/3eEXQF0h0mSbg8P9o2y7ZxmmxYFyDHz/MVWgYHtfPoQZ05BdnalFyVQMGAE A2fzRxdYAjYejMKJAQJB8qZd4DK6Dctdm1y16VKwLCT9rdq8+55qom2kVhb8tV2tl//m7mbQXXZs uv8xjkzjCCwyP2nE2wfSIU4TYFcsdJs1LyLNeATsy3hZvoMXxHoLAC88MDcgOoGViydBqFuQwXg1 cCkKI5RKHsklgRO0XSufHtKMzEkDQPRijJHQw4N6ZCOui2G+7OvgzEPbhFle9EYvMQOqh3oK2mfU gGkqTCB2eePLFGTNXyZFpPaz4VR54BIB6/Hyk4m7gDI5H7eCzJJ2c6BS0lqvKEeunzPxnjpuGTAe +YC2PtGlSy4jlOEVjlhK/qhos6IV//Lx9cBxwwX2BFtOaHx94CnBImNCsvJj/9ZDo6YRkJ9cJfjO 8asj8Y+snyoNaQuZZVMls2bUrNF+vSBynhV72FnWX0rpGHRTBEfAIelqWR4I37JGdLLoZ7Wi/L3S 5/JVBYehdOTjkygOp2B4dxhngfyeta4JGcVCSpHxDZLeLseKhbbL+WLONKUywKEeR4JMH2SuLrxY W83IudbUUVdRfJ4w1PzTSM4xjF6/J28u41Vp5GHBEwSERNbHrO0uye4+Fe2pgNOjPK+2/UcTD0fa SMyqV5YJTp9NxRgKaOB4EakYv+QoBMvmRcyG++8//4e3UOMqx1z1oaiImGtLmFQbL24ztk8VSQWg QkSGhZ8zOlCt5bX0DHe0XGci2+BPiq9gETFU9xN8m4Yru/3E/F842MJrpiSGkTvzzZz1nS+XNKUE jNlbJ73ZBz28PQYFUuHKTuJNrwjHy93fTWC9pqDeVHqMTmzDDGy4AgKkj0a0PWZdzAytghc4cA6q cKWZHhpa4BktFUc1OUDnhCint9Sl2xCQ/I0QwkOtEPGzoQAKEsIBWa6fc+JZAKMVo56excQ5IP5y G86hEnmQzomhQ5DXTTLlDoyj6R/WzvE24vRb63o2owc3UW6PdjZaehQACf/T72ouymHuZrACBIRK YKmIeodCoVldof3oWZcfAbuccq59g6s2gJbSjLSwWG1Z9AcHNGwN+hwJYJeTTgeOhtrQXuzdaKlh yxdganI5UUjDzpwQALDZxQFyjCTkj3LViz0zu1wqs1afn+O9olhCS/9dRNLZMpCUfbBGbCDaYWDU IIcQOJljKur6DqQdNNGKbfztNgZUiJdiUMfdWjZ6R2xnwPNny3plkxMAkcY/CXC/4JyaRPGRSgzs 6ivcwZWhHc8DOMstGqGDq9HxUcrh+4SBfw4/3FpvmZGoqnXA2vSw7Snj/iF8VRLP1n4Na1b58LuP ut40xSmBVwB46XbppzOt8k4bpuc3thvaNO6TCkR1uagV6lVZGgtzYxx1wwfFBLlmFl6rwYhUA/dG DlYF8fsK3nrSws2xDVzdL0muqd1TQlziOC5kpnDuMRdYtjGKJUK9ycj9vHKpo74a0N3dYEMo08Ei ppd9tWKwVIYMOZNuneIZ7Xst2edU0sIwD3IY9jRVMPSDtnw6riroh2adz9KSFSMZS67zTxlsTcZY nKko+rDV5RjpC5k1vOrzkNOKdtcuzON0pOIxNEoYXiMIpaJl7qs8HgxJRxlr8Zz4ZNfNKUtwIUbC fSqrj5RuElanu6suN8z0uDzK7LunBpUjS/KqEOM/Qhb2R/l7N8nlbA3/wAcOrIySLJ+UDcJnt9EO QpxLUwwkdJOcFqvBTgJYL1kwBC6P+pIrRcJroBionbyQQ4xRiNN0P2VztRNeuor6QzyqrzT8o/b3 sbIiXdJpdd86XobdxtiqVB0MdZK0NvpfjQKsFivh5wODIzaLjZH7ffvW1P1MTI9+VOG7q91pVRZf rWEI0KSyTr0LuFr81AlTDnO3UWt30aS/HUAPrsfGo8TsDG3U9HdSLs1HJKsZgVFi03N0aC1Qe8nD cTKSo9alam5GV5SxnvF9VPXitECjmE9p88AdgNFm9su73KMxZO07mGrUc9cEl2EsJ/eitBXysF/b BnL9Q5iRSKFwhkbFZoaPMnmVYxWwjmyPK9pfFzQ5v+qeAoUouokiDkvD0aWA4B+CjZzu+2coROrT E8rWEpEfyugFv2AN+CknT4aN7f+VUMPOoJy/OgFBScwbkENHUW3CxtdIRKxhdzMSOaiXJAen85l5 K/6CL6OvTJI9u34IeJgXCIrHbRxobWk2E50vHu7KHGBiQumdLyL3Jk0FKXUnr8RjCff2NFh5cRWf b2nXmnYmC8qXlHzrffn6MqCSZPAEXbawoX3yWVBl6IfaPVQ6+FTkmdfEnR8zl9RnS64UiWDXZxuy KQ2V6Rx3Xln/ZqDgGfmwotfm0Tn4lICChXZvJB9yyHYQ1HhUJze6jytwapY5qpxCSkyA+QxF40Lx ifKdI6wDtVwM4ifSclg6siSYTG+W+W3OElng8AOt9AbNsxFmcoXCwIkFDemwnzx8/zlYA4ItseDr 9DnOGFhhk03aPiiaQTTnhg45lMKgq8j9+oP4cvAxo1EIGht2+FaJX9cs7Ag5Nt9zrSpQZO52eQ5a H82cDuxnREpsASc3G1ATd+fN+sIQBhDPOvhT0+IennGff2K7LiJWkGoBkZ7BrKav7KfFF2AMVPfx MP9dGzqP/HBnR2HiZCYLPGAXGdAsumh+nFv4KkccAPHvZzEIV2Cnn6sM8rPz4bn7GAoXTTLKFzFh +oZAK8ljrRDHqMdU2w0iTMXwG0xXdUU6k98zasZkPp4xBgN8vAfLFNUw38js41S62Ywgbxoq/U1l AE5QFsN1vCsvObeWpgNvIpF/eGpYpp9QYujn59eVe/gsGJ8zta1T8wyq2PMn69bgxAvfqcdQyn8i yyJEwE9qweCQGYwIOfCwNAsNn64QUfN8jjWf5mSVhzzCqj1y7qfjpjRL9pLnL7+rv4w/A8uXxYjm n6KGAocWjHAUKVo9NDwGACAjWf9EtVPgJt+MFGLmabw4cJZuh/ZdcMRofyB/ESn5E6jNWDjBv1ND kcJLKrDzwa0IVEFv2muR7npHUGz5F4LQc4AgGgceedEeYBX77ORw63l0cVc6BM+g2LLb7FdguHZ0 U4Uj9kqJrGQZtxOhLgjCGBzIdf/AW8tvsudqjkTOxoeLvMDoklKpzxqi5f0HjHe/IKi408BFv0CS Wp5d6KBU19RE90QciT8K6mydGeR8sb/mcBD9RduIdeg1LZUGBJ+zD6dA+u+DFwB9vLSmHC+A3SNM 6Z+WZxuUdBU478vBxarf/Hn+pFsTmvwg3FyRZ+R7dWPMg7SZ/qYTzzrP+1FmxgCg10SqLKldDsvy bLvN5lNlHdupCVWLlDHDPICrLxjL/dfvR+7gZAs/YViX9hO7W04DmqAcAq75ewGRdce9P6zBP1yi g3H+VUJDgbSp7Ao9XpLYELjfPoEYIhVXr34ZtllL67LKzqY56SGsEg6ONh0rMEvBHj6vMIckPWLc ejLFTe6UpGhqizlf2bMR/Uk3nbuKz5BqMOfbrmm957DZhLhHWw8o0TatfjvyFEaY/F/0M3ELP2Ct hLOkqQ1q1ZrkuBkwtov232XI4b8MdUacnX0yxoghJqyxpHzNOAoa8kxFTss7r1WnfSbMGoqBj1LJ 4cB8y2dgSxciHtIkIzij5db0cSpjr8XN9fPj0Ph0GsJaIqa2EntmFRFAyUHH6DkzDM+IgtX/hXXI 11230VGW51ErsT6Vx/JbWhTo9mQjIgnJGtWwyzWuuQk1Y/4oa/AAibMzzU4i3JoTYCzRLtJYvdhA xOCDiH2c6DX99+W43UkQu0nTulNiFtPYtL7siHmOMGyukStUimc9O6lAYc0nhGF4vwuT35yvHGBg 25T9tLjYY1gyvrfPqxT67ROFIhgMJyViAiln0YxLTCJe0gV1r7IipfyKg+hvtkb9BodSgMdYeG3w EysAyzvDyycOho1VPIxzwQ5I9ienVz9Yl1n3jahQGVOCZiyVn6BzOB8ls3/12cBFkxmpkdShBsrG b54Qv9Gt446fuUBrv5sYMFPdG/1ekTTTvbWcRqxXXEsVFzqFqYf/nU9qz3pNJhJRFhXPSuS0YhoP Mm7Wslca8qdeeQFGFbHNmE1dj7bDSd1aluwulh9flhljN+LWGFHuwmIsTudlv1Ex3PV5c8h/ncrI 1ciFL6WeS0fNAAPg1Bu04zju7ZKyUeDoJKlIAHVHJeSUHbzjS740eKt+To5NRSjlBDyucu9DLRMI e457sDRfdTDgqQIIYPHLd6SqZ+cR9bBSvWhrxn9JQqy2+T7VK5IazKaoX3HC2Mq4yjcN8xcQdUNQ n1IJq5lqARyCK8uSFnLe9fPwZCYBI4UK82nZJ1HaDSmiwMGwLlEaVAfYCsdCYE5/eEyAkrRrSImF w4XOZalGHIX6uTrgGJwdhc/ki0W+OE9x9MpcX29w43QBxKgHqW43OqaZaofOIQa82uWDJOe7rEEV C+FUE6cgDd+5mE5RC5hvizf5cFzNRB+D3kCdccDdjyGdYI7+ux6kV3zyzJTclSE0Lpv2WME1FYkE Q8g1ms9oMKJ7oKb0uM16fK3Hrv/tzz4skWza8F941rGIYEkUz1n0oB4O82WeVy7D8hKHF45o6nNu y4sxPsCCGJwd5tbJXf5Y7E6CSfwpAT6x4Cif+7ew6SJ9cqWhUpNXKSEpHmBRQ/eWjsQhdl7BiAi9 oES9RoGKiN+TF5AgMORNX2YkHZuB+dcT6qm4hpNnsX4xhcnB/YhPlDiEo+i9HSmeu7bc0dp6DBPE ID6OJojIs9xc6HQjJZluP/7Lvd1ZUJWaqSpH5wbdAsHgMjivyLxB4v/5SgaUITSrzcrR9Zq6I7El 89evhMD63RIPfxp1VbXVyUkbkJKimfBSdTD3VOQyYZnOCDsc2qsRp1/1Vk+BvZeYo6SrG/1sGM2/ kBapivpGiMY5HmpESUPr6LRCv7NHqrc7dGyUyZi2VzzvP7OP+z5a7AtMX5G2NefvgAgltNXEimRa WiLBAslL6PU6ApA/dUhFwMXioQbPv249paKrosMYk1CSwLyc7PIAR/PopbMIJkN2SRSsem/RpVVE TGvKvHoSB2h2qSiSHHOF8dAyLsPgqerWFrrGIHdAwOdQO4p2f/bkQRfn6439utYZJbJFHvq1ecoB oINyMUswWAwFFQmUc8YxKZiwZS0mAQeU2wM8dPe205BBLREGr1nf2WlBVxWLJ3OhEFgavSoJfM2X 5cu9WnCvuSZ3ShjEELP5u3Nappu3Ryc929fCd6SeSDK08rto47QWj4hG5UEUezBiYHJmmmqQKEHn iJUAI5AkDrYzXreNIHkJnoljTJNIFwIcVkjC6vp9KdvOTko3BDubAFicmol88zU4qHM1ew7WyTPs DlS6lO09deS4zFCN5bZVr+oIknEWA7B11pklgbxbcdkyUNP4wIiAVF8vJCpvD59jjNfCnBbnAbF1 I6rXdzIu6HHKhL1ES/LYVRTRTkTcwjCxvbV7ia8ZrrijHZYx09NE84qTZ0piQulN7MvaFL/gIbkH 9ADPS0JsKueZ6yVgaoPEOLjNH9xY5X2AgLTd22SERxEB0G9bwT1+E6N+UxHCKeX/bY/Qd9jD8HaB k8q/15i+vY659/oXwlMs8v2NRmm5DB8ocp7z0470Z6uHYuzMmHC8Tn/Tq4gnvWvlLV8GfBT/i5+2 zTocRkjDdTBqVMXGLW2Y/tKfDWQCpfh9uMmr3TQFLO0DLWRABmGIvDo2qpFntXQf9g1YOrWgGrM7 4JqKNLptQkJQnJgbzCBlWW4wMBKwsElmCbsv7AGJdJJt45D25KC6/Fq6fzvUe586nbOBw4dIqmdZ SDnMi41cekfhQLiYIIR8cOKyFkjxyYHS9+qbQ8zlT4f45J8ehPfmlu55t63iHc8gFObmfgRl9qli mZiDSeuS5aWrm089vCTEmIGJ5mzY9cZ4jfW0TxuBuRbzkM9rcv6l4JHPSea5W3H+nSW7tmL4bRmP 5zBdo1NYqR3qI3LSTCxX3oNAqp9SeMegnqTczRCsnFpD5KK2Z7pOE+rSkRrftXa6NgLtRwEuw3zH CmiO/086LN4rsLCfwXSI4hbkaNJOI3VSA2c9TKtoHfdKYF0qnUDq/dCQanaUjL1ZCPWZdsDn2FDP xxQMV9WUzpUVQ+q6RuUv5fJJityKwmTbe9zshCbrO4s302t5zgvp5iNc1z2TO2UWvMJjvmfS9g26 95/h/2Gzgwx8vDFNTTDrhTRF5zNGr88mc10bOjtERUKDD+Tm8KrlzyM9ePo+ffipk3h+kkHTIwh9 tFcqYVO0In5l2eY2w9QdoLODhrMAeqsvQD1pDSYk26l36LrrPWc1DDSM+SXVBJj9ZNESmtDypDoc 6fGo1AD3iRNTiy9PTufWxgnMXLUYfqfpwzJcq+rz1PNalT4Tzly188xTYwgCY3PTztMc6itScMMx fov0RfcieiPve0lSuqGEygfFdVjjAPqDcfnkFa80Ym56VSa1n2E9F2yqNtev4Cb8/9ohvZtdIpsL Li9XOXh2q8bJgDGHDADBt0V6p/+XdLEle/DvkCDxeTldBWLcjI0A8tyNjNXI9t7lTHJmG+EQYAAF bJ0h0pFyZlCRzCQI1RNxpxIKM6LyaW25T4mTLVFQsPmPipAp1+ajpyKEMxoFtuqRZbDwd814v+R3 Nnet6rAQYi7j6hzaXIYdJKL8QOOPCw5fymWB2OiAt2vOa8sfq6Xx3eLWRvTyg2vDtDmCGYcfZDqW Xa35TQE/F4dCJrTRLNVeoe3b/9hOu6lMLCGRBdRpS/Drw7iUCKQjg/I5q/+0fU/La6G8ztbzWsGI pRgKgXaX/Eujqcz6xaFNfOFZ4mQa1rr810WKEgk/bygehwlQmZ8qOVjg9R2dmTNZMG0c/Oj1m7Ap WrtIHYC/3+sGA84WrQ3OqWjC9zN9jT5hoTXeFtB/Q44u6TNiLnls/J09tGIfalDinPVjmoS1XdFM 51fZFuQ2NcxHXIhRGWxc9HTWvIG0pU5XzEKuuaWliipeQeIsTO9mKxYPQe2a8sV5PSMCj9qU0GWv EnORvigKnYOmKfDzuE5ZZG1LtcqVKjnjiOWWSoPvnHPJaoHF+3KSPBhpsAANOIZwHVeK0EfUV8tn IdJ2rxwUzY7heLhNn+xSg/Av2DVEUjPn8vxoVFM9Rbgxmvfn6/LQHg8+NjTV3F8inw74GV9lG8Oz 4swrP3c9PGQeCkOGEDmQzrXp1GNBX1Y+nYxFAltKeXvWmsiFjNeYaLFJSnodyBedRpd+Y5gLZeMF ziDmHf/mI7QbN+1/zyuCOxT02ydYN13VvMmZ5D1vR31fkA1Y7Mq500IsDyC9LyoF0nsWv6LsquzQ +K3qMONSS8GoPOVUSJtZV85wUGO6SeAfvJiCdsAuYYbOe7xGAE5ARnSmnFO7cHLDOb7psaEhzonC 5rarwYyyY7lGtAuUB6fbMfUS1UjjjWk9WIRHTgvZWqCYtBX1oMyPef9Mdx6Cdk+2t9pRqK8yNi/v OxlGDq+L6w37Q2JZ2Eehio+kM4MXv1GA7d845DX1RZ3+6xxWrUEJur5n2mpu9rewjNn26TAYQ6sE OJocmyVnETU7mb8SIZt1pt4VTQ5SAOGkjV9wOHTG3LfOqc7WBTQCF27l0Qj1/yuV0Fymq6DH9yC3 NoOrjV+mDLwFZ+g9p5moUEm7K4eggH+jAAsIN43PLgkqlbieggfs50HmZnS7atmL1SkEVEzfnPdm BSxUt3aFvtKRVbPaBvIJKmiVleTCQIqLjSkigvt3qg4gJ2blT2/N+ecvlrWzc5e8QdagtzOB7Nmg 2hs5wV26BcaFZ9zebcUfy37RtVjgp1CIrkSp7AT1eQL5hTwYOPDj9bnrQUDj5rxV7Htiq6EATCJ4 yYGXVQoZQ3iWrWD41CbjO0wM3nyptsKKFxiVgeGsBMZnhRbqx1g2Xy1edeL9/vnEmC/pgzwd4W9e TT4Omt4+Fr/Z2lMNzBUsjDtFOkn4QPJStr3FVZ18WZsYVohzVgE/lcALT/w+vnozEXqZrSY+Mdhl k96hPDNhhl5PIW8y/6bdRGNNwELTH3XNhuKQEtr2fiU1rIUhPfpORWmIQwrYojly5mgNO67c1XcK Xjx8EIcS5ym7f44oEHXYIqM2yfzg3MyLuWayBD8xgOrfraEuccliJg3L/dJI1A3oxbxHXDfmQ7dG sSBjXPe7XNnr8V4UZps1rVdQJIX0ArJW1fETS/DSV6r4uC233EfYd3O1Vbyd8TDRseLin472AdZg tJJMeUdjM2ICDvg4g6hqcsofHoIHsk9VyS8MTNhv9QNd0azGv7Vungy1/Y7VB15Yn8I5nAf8QtIb WAy0JvaN7SEsDLal42ykniGQL5cr7CXLxDGbdZiYKeLl8tGVqFi1R8Qzwe1+1Q6ctTLKROaeWOv4 0wZlHmnTFB0mOZcCoYgLdbOXbrzQZ5IxPFbXUPl+E4LP6lYIqQ74u9w3G/LULU7haosDqZ6Wjkgv hDlLaHwHcoyuXsTDk26zgmrScRy5FhsUtlnELE3iFnGEZU7QnlfaBAGaJU7DvcWAdecMArQTtDtB FE6fGmvJlxFgJOvr3U37pMTdLd+AWoN3xK0W0b6HWc8LI9jTabxNJV98kdV/viROn9S6OUVKm4v6 9bA4e4mlnKRPcmzkLOlOpg79XUMuUmnTOEw1yyqtjJ3aO2OG3L8IEAzAThPOgje5WOIH3Ls5WWDX EL6Yu+PFwUPb8/QzWL2W+k0rCEgCkJq14kGuzhCrnlRmS5890HPSIToilFni4B725ivnoA5oOSJP v2BDmvDVhxgiGwx8Kf6yl3FiiKEZVhYZOCj1yGjdVxjps3kDHjSF3yb+YdJdiiNUhiONNnMceTJ8 OGnYNRrdZMxzN4roTFfiJANgLnZyTNe6WJ02g4P7Lep+7JNd3Kjm+Nvfhh3suycdju7dtBOwPf7m nfm/qq47B9GpOl+OGMjUomrhVRrpdGUsd+9NMi8cbMHCLUtRSIP3xZutGbOftekHavOsQisJ4tUE HUUvZBt61kQhtrKcDiwqCO7AYQzHNBPW9DRA7xiOqGafoZ3BCj14X366KVAgMIx7zirRDANuGlUV doTPXz5Nk7YT6kt2IIwbqyPsIkOq8h0yDaGucel5JVlK13OEYAbQqsTFdPfnmVqszoShjC0gWtqA TYPDifTGsbG3m6zZuv7IjotjSdjCjnwQ7rYBNdJQvMBKr2C8thca67nGKiPqZsT8EYFgzQ91oqwr KIHHrUBcYVpqVOMuyO9dT+8qVo9sUN8Q0N7IutQO4Nz6DRuPZu90Ly9Mz6YT3B3HqgDv4hC6s+Ka ZHX1HdYVDs0bLkuqaYLWCK1/mg74nxBWu/KR2pTT2OdZLRuS+oiqt7thnWifKkmea+L36knx3tsA OkYYK5c1nWrTmsxAKK9e+ZwFJoEkOO+qcbdfw4PBTEZ6doQ3sXLaI95/CzkpVz/fsEfdpcxkD4NX dsqO35u8XR6vjkbtTC0QiFWP4DLa8fG1qWjoGUUm2AiBNicOCky+Mmgp2uNoaJeAEUfQy9ag953Q cw2Puw/71kXXWS9YqNuZ4g5TvoZKiv11RBLTDZYQbDBqNQRpPflLNWzGJx6tRUc51g6n41bRfifA h5ffNoKBm5i9zMq1vDtb25eR+I1US6p+29w/jeBbnI6yhD9ke+npMhPUlz0FieMDmRY28B1H9fnn Vj+HZvCKwGyhZx+NmsCB5guFItE2l0MIakghlLl4oQeQVzB3MjJx6kBvG/WIoWd88u/vypHXM1ms R4y9vSBWmCD/ftxHckptVGr5dG6tXrO2pWFY+LgQln5Op0hsUPZpwrDPZ6OYJsbR3tRbOvta+nvI E6mYcW00Ow/89jhboZpvqNNU5Km/YPsHiYz7WrvP6urBpbFMH3ZiZYtp6sLyZZhareOSZNBefxy3 q6bFV4zvEyxwmgwdhymdiSdsGDS04lwxRR8O6OjPs2qRcRcxqI4ZNY+fbxB98wdPohOuKlNrDu7P 5J9v3FLPBTt5fdJ/Rg12fE4svb4QQlfdWTidbbgPuQO+A+y9PdTlKwVuo4MsrzqlKcyEZO1tz0bA r+E8HKaSK7/QRgey/l/CaH24EVtyGpSMRKHEsT1JgwhE2w/IXxm6LAwn0KbwjEHjt0yrrs8n/0l9 kABsu8E2oC4BMQUiFrDpl72ka+y8SlY1KSMNOzrUtoWwUh4D1uTP6E4Du2RYLK1WelNhyrmCdI3X 0c5TDPl7B08eJmsdxPD5fYnHD+yvD9e8kaXeDVYbIp/v58Tjk4zzlhU5yzaWJodS8tpQqUG6qSZK YFRgX06Gd6IQcvid3+MshdwG4Gek7cVkObMP0IhTWoE5UPhoJEImB1JrzUCxwn36HJcEUKC+sWzD buq982LOOGG8EXlEI8fSid4cRWpsvWFpWQqUHE5r7F00q/eFdWFw7izIklEG5wA+M9fHkYhEylvJ CqJggeWZFr1Ucles7b5ZNzqZHQyBQrv5QLdijsmNyNOX6aV0VsoNbg/zbTV3FcUNvXHGisvC9Wuz TXEwxVk8B2engpUjzj2WACJBwbpTJTTFjYTZRb9JAW/kzoZxFeLYrzMEAilVYOZpWMNiQjW8o5sJ /lOANsaeMhKQFA/NZPcPB2+PC49z1RkT/NvMSNYzGXTk/lxzmwaOVSZxHA2+hxAtl6UC5NCCu/WP PBbF1MNtOTanuUnK8Dgnt8os/qDIX1vvkLN6pPx+riH5FIzQhvXRMHquM0tL45O7rqT6Qe8ksYG1 iPP/A8FAIdAu11vCkzPobX5SW8SHbhN1ny5qyGYyUH/jmjsY64NdnGepnUGA3wld1ZIZWyNgWl9t e5JlAN2ApgHrnTF6hZGP9GUTMOsh5jvYeuJcWrTrgbdEKjSI6roBcKleu4+YtFi6nU1gHOf5Pi4b TcXCtsaCKW2lLf3/tNAY+fR6hAOSRCyGaCc6DtX9+baSRROLr1w6pXVWCVOSp3cQ9STXWRzI9m29 cnmJBN83x1KHmixueC5Wfn9oYl3glYbeo9X2B8BJMwuMlOVSlHaWx1vay5JUerVPexQ5NoBlctqi WtgLoEb4ZG5qnzwAou3Bkz3qFlzvEC5vHBlzt+8HsSJ4Pdeim1A6pWwTIVxaJGxqrEut6TmL0q8t wSa2nBe/K55vlQVerWOnHOSf05h3eHZRA+G4cpsO3m3RKLo73JsM4wprKKM2XaVKdZXiJDLYQGIQ n3Aw33TRE3M+eVQs7LHQG3hg9/MNBVmPo3Jpnv/64jBORtnSWhHQt5wgzAcSro9i8PMMaxN/Hd0g OeLDOwUe2sV1jtgY9OEv3u7R4eyonhyAdNRFOYWGkbUIgvwDMj4cucZzhK9EF5JUJrVrBEvbqhlb do/ebYKZY9ZEpsNmnNRufD8CBOc4+SfYfAfMwa5pBNq17LDri+XuLpAeVbPznEFrATrMJkrc5F+7 j4OKtIA2fMPfzCtyV58FsX1MOeK3G2cjR6D2LHZ4Ndfvosu01Pe8Vrd4WngyETZ3YUBDeP/JtCEz +6waHlHyOPjJprxz1hzcWpnyBbUD7OoDIT3fjqvS2sbR+wipJds7HHXFfpKd8LoeL0JYxzARFk1o nKiWJNSD64KDTl+kqSA4QEB3OHyZOWaBSg92c0+e74ASVE3TSUiIcWyKkRRGoGSuApVv7iXKQ+56 cs+pa8qBf4qAF7281eN/IqS50zJ1qUIgl4seKDH/dWFIN3sponI9HXXuQvMOtPT+nrhBwjD1BMaz E7GUNjOvaFZL70ZL5ckjudBWPptX/icuJ7g0s156O9L8LVz2xm2cb8FLXoXinwGnvnxDFk0VYghW pXPRejycgYcFTJDztw+V2Wo5BDJDNxM4TX2XkIyrphqSnCoGiODRv4pUUHOCdQJxOtP3cPJazRFM Yt5paSVF7iZZoQREAekVinldkqIqvLO7bb7CLoblrZYmwYQjDTmDb5JeJ3LsbOgTOPPMiRJ/vYIF nxG2Hum8eHlezZu1EE/wH5bxWb5fuAAq2QEe9bJS3bhMLTWDnxe+WaZIfGKX1aRDDwgZ8/B1u7ti 4tBTfVVkO9JGMcL1FVEVwEeZ0n1feo3FOJjdyGVgpNLgTmEwRYTLfku4Nd2++wJsHETkX7ZVDpmQ Jvokx96y4Dy1JKCqJYjWQmhw01kRUAs/YCQiGBkP+BVqLW1GsIHsiuflR3o2BvTQxxilKSoVBHJf mHYT/KVKjBqgY/dVjlQZgaYEnlIrhQhsMbvNIFmdgczlZnwV5BPrc50dx5lDIE9PKDc/bFWj1EHK MaczjOt3C/MdvtG9x9VmDcMlJD/zqKlGzeSkt25W/2ldCPkwli6Cn33GDPEd4Ff0YLsJL+R2cYcS h9XOWz+/A+g5xsGy0ixqiSbVlHmqm1R3QXYsO/IhetFaw4A3WFlEwsTpOz7PNiyibM4iz7zfNn0u gwoSrpBvrWRbp7r1UxOEm/prLV4pSqVZzYCv6JPmbS3hX0ANe92k70WmF45ThHUoskF06JPkzM3i nHpmTyHyKqPIulJU+sKUvjYdVSidf8Vlup9ZjB6d/2UEi6K07WSJkvh0WSe/X07ACoiDOeJyySNg nLJhr0lQR3xixc4Z4DNWJem3bSY5LKXuCBelNKjTsN/gdeax4OAWoDSvO6LQesyT6Sa04HbKSHCV 3KIoll+KgRiY5tFb3P57ASR4Gl+zUTx1ZsFy5TVyzI6YoaodVQkVT7tDBtqSLWKKNjk0DFhRwLnd SVtpUptGEMa6w82KZI004I98FN9mvXI9JqDgqJjRxYl7Fpuzl5pGyFyz/jPhVOKKJLpEHvOHjkvi kTKhhEQ/kiMdXlXgQhqr4xsAROnCC6iKEVUBKf33W/16i2t7Xg12DrZ8Ft7YwPWFhGk8mcyDO+WR gRd3M1oIXt/SaOJpiJOl3bYZJop1qPmYgQg0UT9qnDeTckFD5GNm7HGYS2zMm78BbFaUZ+W9wr+L iz4ZzGOhdgmvWz+pxw4BQxv7q+KFoS1ZR1OLElf9i33m4GBEPnWfUT5Rc8bpvMOaMIhiq0k7YfOB LFTPOQc7g1ALMLrio7Zld2gAlz0RMymTLU5UcJqcTpvqqKDh8i3ehsbvVa0DQFbjGwPjAPUPOYz+ wHBBmY0HiQE99FsTcodYqYmEz0D3fVlCKjnW02zcD687S67ZvbZgORbwXASjInWJS53RAWTwKYA5 UljVfKpEReZ/DppRSw3cC0SAhp+mE0BU1Rpx9h8rPxVFd57sPQq85FXa0s1CCkEWB+NoQKIjLCQF xHVvUJxFqGXe50N2LcyuHbeQd8WOZChL2qj11sMP0J6RTKKSx0e5coIiGTi1PEnvJiX9Y+ng5oyZ F05Fkq7ky1oVr+cDujE441lACyhmgOdnelzXf7l36hn2JWqNromBw9evVu9fUTUwIS/pkmFdKdNQ 7PuGdiPqcaesn9u1NQS8HEfi75XpFLGgrBBrVCa2b/tn9E7yGGkPoyDsOXJaT6m2/nMuUj05N289 c7RyRUFX/umk2sOzkiHopMD8IzSzQXjiyVQlplHYoyFTqEg+ItnVvT+F6w2UDutGbW4i5OBDZhA6 FySBBikicyJFcuilGEUhqkoxrRpLG0S8mrWTtYb09ZhxIgiUiFpy1Cffg5gCjDB+nm8qP7qFpM7Y SWPzmrDgn+NDb4Mf7P12JkxoborZBDk+QsGN/74l3F+SbMY1ASgMr4PAqcicgny2Hn6GrEcP6Pzg g5yOWWMs2S2Cc4JXJ2Z7X2GwjuU8c+b7rp7fRDoZS5olNPwGX6q9j1i3NWpAMewHe24U/1u6evCg GA6cr3I82pxWH5I3X+bD+a0XuJWNVFAjClBedR3fVIHHrvj8P51bNC+rkhYjT9t/asntOL/cinaR h1jFdBD5hxPAyMdHK1zLpSgR5HgoasGuyXXmOAwciqZ8HlDOxPsuTQAQm+kNlVnhq71DCwfY2DJx EN+tK6r2VO+E4Z4q3E53UYfL2iPB0cUeqjV0qtPOXnM7qMsR0fNxFqQwA2e+H4Mc843Le+W8FFgF OBne/uvpa1vdO1r9vH8F5coDOOfHkOF88c7WlaYseO828li71TGPwx6LWhuudbSNUgXaUBmHXgWy +i9yK0gtrKNHLnD9jpqBJ5R3KXPy52iTaJurUDZrl0Q+XNX/W3GL3ebcIrWsW+2h0hL26nEYZMrj vhDU9XyQZbV30nNWB+qbeenAu4sHRxqz1i/yoAue0bhdFRTz9xJlCiQWJ0/ERpWnAsJvMAuoc/aj MHwus3BsCCJmqjY6wahd16dTKn/+eJpMmsBHdwPEueeEVDSsla1/6XW8LqTtGtokr155MEW9pLHt 0WYxF4TX1GSWoCPzWtFhOWpWJoJ5saNP/c74+us91scogjuf4CJTc9R/M3euPnIHECHXmJ9WBBOd hXnU2h8P0I4pp2XxTL/0+z/KYy/hYAw74p0gR6v7BqQ21NECa2Z41V+NP3/oc7Nm2epTWu+FuJ9q iVyY47t6AF3lDDQErwvBHYXgzM8LCknyYkZoC3eG1DsoY+PqTdUsxoAsy4XMG2E++LBcE6biL6B3 fPOdDNq0IfS0YN961v4lxDASnS30ss4FXXKD94zpDvhnuVCA+z6EsCwEgLTPJhDvCmXPB03Jc222 wtWe1fq4dalyLE68zTDx5G0x0jVw+93LDkecpHLmzyjeLSQqgGTpc4Bu7DiUK3XUPJCmAuj32YfS qD82yyvz2aximMQlEkUeeV/d8lwDl6rY7YG1VPwDsG9gZo9MdOLeocv8r5BnLqFUqJVcotL6Q2SY TXpQOUW0snarqXbPTMeF5wLBrIGcG+J/3GV0u21qdEHVaY8KDF9tiG4V3kZAqcBMHHD3Tu5l/V9I nN/Hirtbed8ix/lCZpgfPzUUP0k59NhkUbwRtBy2K40eWugZvB75Ywt8+KDiVIG2iDIo/KqYCEE3 c7uzIWlgGLWpCSJX9B21KbAUQ60hh9KV1Vuo1BSkITsjbUvQzVieb8dp0KyyFFHk7pPm3dxjNjNF 7ig4tEkEDflbrgen8OZ5TkQ2uNFLpHYSDFPMp1JaPKvi7BltRjn+QXsxAjQuKjvsSp9lpX8/9MU1 xupQ9wI02av6dMcUlmAGFr2Z1MaQpNTRkZ0gwnK1Mi4kDlhcnzCefS+dvhcrZyx9IyRiubKD8SCy 2YTEHkznmSc5FuBEre6aR/POEhL1CT4ogChFTTkVlxJDJUA0vydMpfBALQzOrNzWGehJo0skEuN7 LXUkaPlfeKPg3IndA9f22e8XRXfL98wfJp60UolH7UfyDak4Kqy0Z2lEEWf52GrFGPo1KyruIABv B5aT3rwcWH62Ei90wVd8xpLhhnJ1IEgFq79Tpa0xXcRjGpWFUPs+K3Vd9ykPdp4Dk5hFFnPTT0dU AZ3mn10uYXxyLpl2eA25RtwNF97QNm4oVmg90ayrQTMGHE0Mx70RIjS6eLhHRd6zAWKcJNhneIY6 1UqQuvkLR4c6wY9x79RGoBiKEaKDwxQVolkytRWneuV2DNCksWW+zyvmA92L3sIRSLQM9umrWCtU zLWdthZoGgbObjBhtqyob+9m1fJ292dGjLv/1mITh311zX9jSJcoB0ggiFcLH21n/ZeYcuVUzWh6 Il28ncB0Qo1dJFbluO0iv4roCQ3OTTcz2/0wLcqo2yPa0N4pX7fJXoDygNpDeFwPh7YAcIHtk+WX MAC8nRraAnwtpweXew5oUp0sv8YeXM6xDN2jSz7gms8h6ymkqmdlxVoyBBL107LgM3zF/8Sn4xCP YD2xAUzIOhHvdp4LVlX3wm2x9Ggb9VQXFwZAHZxpMIIVHSwLeOUzTtV9Nv7krFyflMcITetg8Rr7 QoJhCOZTG1lUjJxBvf3baoF+woIJKpXK6Q7LMLe1xvtqP02cX3/io9mD79iiPFl5xCQ53s5xH0c/ y1Qqbuhvdjw3GsTQ2cSIklQCpS/65MAKEIomUaJP3ESEWVKp+e/0uHvYfQau5YNFZ2sc1a2Inyzn VLMoDEQw/elq3jZE9AqlJbr+WycILGynlRaWmE856un65lnRHawnojCXgDLjwdxPk8GwDJFseqGq Uwq8Rs7FA0sNiKRaC/V/q0JbC9pRt0DhEq7mwoBCT0vOWnx0DIPDl2aodGbW3POfVCyjBclLlyql PlU3w6Ka7cGGNTpGuWc7SRWeEsqnyGJswPoqZLZQw0QaiLMPnir08NJSgvjWRLV8xvdfsAdWcjnn o3Y0bON3aR4nR0cMA4VfSS+8DcBmPpOX63FGaIjnmxTQQjErUjxlcYRusIEI0eqVvZzndDJ/vkPk vqOZpPphU+466C6LJ25xkL2PS+EftmEL6vX1qsmGnLX9rNVSC3873zpwxxCgmfs9Sa/Ok2vyvMx+ dy7jLfNUTQWLDNYxaZvSjjhMsNQxGG1cOVWCCIuSRivAkfWnKtbMkEorOtO+6P9is7Z1bp0a18C3 gkqs3O6l555vnoY8ZK+wjfiLQI5QLqUdz0L1eeD6uCIbsPIHbtt6JRA9+Tr1T3R6X+GItaF+/H0j ojD2jZ1R2SGRDk0f4ZG/H0wjLf+8X57pRFmUxHu0cvQSRhsjbjg3+kt/6hB+QgDunokynwsPCnA3 +0BighcMfdlv/wBCumM6+D7RmJZjxPn90SnILsp06HAAwwpPO+C5x/QISSEeMm4+uMFVIllRPe7h mJ24Hzp6s2w8H1TCK0F8phRswVLqLO0SCIsX3MzpQIwSk2vQKccq6dmPQ96tFE8L/KvgON1FADyl a0bBwWUOjJ0uZQePM7LA1CDw2IiZ5mstkPtZrC85OS0U/0Ut9vWZRULjGSPmifWx2jJjS5MgauSI CT72UJLiY4OhvvJo08qL4+FypY4FUGobVlor+FBw4aV5a3tqPiKVE5UhOJ/yCl76IuGZNm2ww7gf /wRC2025pSKiEaexILkzBvG2qJCE/H74Ky297Vtm/23WCRkmGZY4YmgpV3pK3ntu53OklOeRcXpC v1231g2wr6Y8fE8QWtVhSqqVVylCl6ahQfAevEmrKSlwLWRsVujdMv/XMzpOoUG7QEDtfOb1uVOf IgFxVsRkHdVQHgFoEaQYOxwSLM1lkFtz37TsHascwrvCXPF2rNSG2NYpbmHfaVrbSHJc7pnSF9gp +ygaqQjF9fpJaf5ox7NNkjFu1gOGdIZML0B/ILTBmIkhXk8bi7yIhRO6BjB4bhh/oKo+ZnQRAHIY 4OqJOp5+ev5newttvAqTYbWLfj7g3BoKKK0ZNdcdXAuwcRi0QiMGvgiaJgRnWD20LFvzK4LI0BUb m02EWjlEN3Pqa5kuVPvj4m4gTH48aeLDkgYoj7isJFkj4olbBHanEf85oTfhCFUhofopy8ShXo98 gXs9S5HNomh+IhAm3qxGCwlPjOk37OJL03ZoqQ1jdgbaioyyQ+LIW2WS2oKBJ9fe+s593hCXl7IB 4qcuydFiqoz5eflhO+hv+9MiSnsw7u4FVd7EAHjLgSNcCri8mCAbVcPJTmY5Uera//3ccbHMgZ1u 7W1TasLgSVqXDw7YYTWdYc9gxl76skrvfaqEVsHbEC9xDmp1qSVzKYN2A3J+kND+vGNeEUZWJb8R zMBXJS5VklDJH/3bLvgk915zOhlRT2y+XLvZJW6Fj9+fQvvdhnUCIhFPJre+yRQPa/om+N2hqqBs HmMFbQebVag9iGqR8Lpdy4/FgX2dhBpJ6RjjHVCIdOGwfTj+cOlBxNEfzoDI6iQfgVMsbnAZtC0E /FCtejvQtsVDqsS31jcdPVKVY+2i5U5txTnHYMyRbnJ/01LnAMmLiq6EwVkVsSrhaT5gtOCjFyCw 6oxHdn26PWE8YTcwS08kNlXbWRuZoSUovDhRmtS1pT7jlAfj0Kw2UaT+W08dRDQrDel5BH6ybmHS xTmsuQzDBxXzmLxN8s+aqbuv15hMaxQdePhbCAka1T9/wWXXDlrvbKiZ7+3zSWWZY7UQ4p8FvMYD o24szpKwC7SBgPfNB3o3p9i+hBI/e6LSUjMBvfOZFiPBXhIG3tsld9sCQHEBYXSqChX4GMFHAOq6 VvYisDpDWd/bXFS2eKSQLO3S62UKnDXaR1naPB9PC4SIG8F8WtAZj6vn35dy5oumP6eCNI9YAe9g 3/cHkKeE2Ddu7RtMe6lSsPu6JHsjdNMHv5aqKKhf5QQxjPIHNzTpGK4ZWOAmagXRf4RykILAxf7O sESFhq6++8gEsQGHTZqPbMCw717ZvUxS1jqrLrxmS1zUXIQHzofvlTsI/PA6uQ1YYSkbQu1PH5+j /4pXfcRsjuFavTanzgZP03Yo7PXJgVozS9rYBY52TnvOlprjRtQ+cdFo5EHCugHIuqMAgekq3wmi PC7goZ6UwRkzKy9G2xOAPCYxslP9ssfr/8DBYGp1c+zEIOgXmXA5nnHtOU21WdsxR8iN0bSly+Eo dlW2cAxUKvmPulcYUn1HtcUXBiqG6hI1no+QkNWh4HeVBaoKhToYK0HuG67Tb8TM5zVmtlehGHPP EB53r3uQAEV/2pzkoz1mNkscz9TT0m2ynixd3EdtqXAzkAYNARKP3DQfLk/zJyMcOn/099Nm5Khi BXnKS4AhG5/xC3hxEI5YsSD/q1veLpcVA5q1lUZGF+3otMJ5xNQ3paVNf3N975B9YCLROboWrVhj MQNpFr/zQf6ArkGjnmtHL/3qCl4HpJJAcGApHfQZUo1LpiKtobtPt2Y9y2uYLg4Z8eD/va09Mze0 3bUHjFdpF9COBS+uY814JjWATHdTrj0/0bWYr51cPLuu5y3Jb9PhJPp5Uej59wCCB/2Z0J+fR2Lo Ps2lWrl1noc2MLgDCL7RUlWPcvsJ/ZAeR64FXsQQAcv4mKIybsZI/puk5P/hNGD6jvlkJTAJJBtL +EOousyrQG5Ricdr5QG1QIy/YArDGUpSdFN1K6VDf7IPzmKlxZ9OTiu/PqBc9lCWEQs6wv/9c4Zv HNSWEX+jOEwa7xftyQRQrxBBCZTrhU9PZEw+AxWkwlvrd85JH7f7cpovbDtNzr9ZuZONcBie4KFG +7xoTvlACpQm00sTOtZjlorh5Rkc9jDOafCeXhCTpKVUchiSBm9QhSpOE4+yKlDQAHLhZ5i52U5I nOOuaxXzhZSM6aoZ//yUGckfXKLudz2V3mtg/fQwljr9oTHBz3w/NxgJ50yb6s3FZi0+VV4euesn cogslkC68I1zxBlcjiJCXhlHXXpwRjr+FUTRMFLNxl/+Sk+C8qExOxTrINU5Z7PmZ3QObPf7rYI5 PHfWnV5cieZjXPUxsPbGWKiYmmacM6G1+hzZp/rYZ4KY0cI5mnE+PfgEL+5h1rfD0jt4tfJYVigi h/BqKGAiLZpNjNQ7o1yy+GJB2O4caJ6lGOQ851QzHR5WO7qXpOWJ8N3NjKaTfOAcCwVjx+QXvVdz TrqJDOd4VfiFfDIXZyq/vwMl4IRQJkk21LcME8NxfmI8TWGKGxd0n5vPDsWWko+/tZfRAP+LzUgX u4rQBD8LCtxzJDiwD4qM51ohrXg56eGGQ9V9+zEjeHz8O0od79Gx7N27hInQThHmljPT4/dOlsyr chzMRZLgGz5BGpV9q9dKn/QRKvq1WFYIoxvFCrUKZAI328xV7KO1lZjv6As/upwaVaiK8UOYXDXg CosmZzs+VYHWsJAqPTGyn/HvcHCa5fHWThIm5cVus2VxSVB/qYaYVLqnMmaw/3SCz3L4geMJAcj+ eRUV8nMwKeTrv5vFFwA2E1trZA5eAdYOS64TM0bvvGHYJouDwrwzzgtZ6SVEJg+3n0ml859Yngm1 +TG8XSxQ+LYlsNaA4VvN/mwx5F3JbKo90Q0a9hncbDdpNSQZCZUtcaOyydEPbfDWb/qteyRnFvFl Ig9Jms4eN9tnHDT2w9iffg0x7KWLREfWVOjIedn8s0RxvGoYNivOOnMPpUT9+hseekFWYEgViU3Y E11164ceY6rA0g+/7ZZPdHMhKdbqnLoFN/9kVb8j2lc/miMBOQa7KOouTlNLIY/Iwz6adrTaPdsG ewPw/xp05FxFAemU0ktJFhmT0D7r0V6IpQFUfvcJR+QakOPNaXSyera2AbVuQL+x8EJ7LtA4gRFK YdBIJ+jH2gk/YegUhYML5OrblpnpMjlPy0GRFdHR1sRbtdCSzKf8a/357vcgqElwgcCZ1Tm8hL+L bspnJ282aQqxBs/cmwwDpEhE/M97XH7zZVYcNgWfQ67wsUVZkncso/6FA6asr071M3D77SxVpbX5 Tnp7Fp7ou3sh7wWymoJsj/iPBo4I7l+MNz4ugTNgb2k1JBtHJC/1CebeDzkJE3Xf/eDebdIQ1Ut2 dyNhwywkgHU3i7z3o6ScI9LZ7rS33i/ASs/Hcf0iNMHrnlQQk3xHHCxnY3GG4RdMDjlIfiizJwWv g9GbBcnM2Qtxc79vLF6JfXUeb2xNU/jXKLrDJpe/ZZNQNKaUB5hCWfsLkO337bmjs5aRR7GA52nz aaj6mV4lkNpUhXTfQXPFUXDMgcGp33SO+Mn+HC4F91+JWCxZAlAjPyNPogKp79rs+CtDconhZFab UT2y0ARLH5BZEg60HwJUydj7vjPXtw3QCimZPgwLSHsSRWDTyXIcVXN9b9ZKY9VGGpbWTrVojBP7 hZsexmI4zM4C/zbtH/08zC4MkkD/zY3szS2bOCd2wZzNNjekfBdhG6/VhFZBUJY6iDySM2f19zyf 3+PH01TM+J88gltjF4LyRV8HuP6gEP36KqzHlWASdkJy84FNt/LHVrYcJ44Rm488DHTYSS94KLWA n1EH8R2W5pFLoxDD6bCYCqv94XlpiGfQfq6aRQeZ1U7eDf5RW41VxuQJ+43GLBeculcYyzGapWqZ T/KVZWZTJ05qy4T4lE15b6htEGAhHI+GD9BzrtjzJqZ+g3OWkWo9rpniDRr/r7tGIfn4dMKYdLsM BinPYfm33YgtfxKaf3CFjk8e0AQwtz6AkOkkSUw/NHmAwGLEdFtPyuNlSIMPEH2S7TRrqtnq0qjq zeVsi+WcnfsO9cjf0f+G0/+XTsFWXNAM7Jdhoz/dxLx6h/pmWhgV1H9VhMjKNKb/iiv4UCK7SOix y0dmFV5LfLHw4vNNbonqDWpuouJdtm/x+tQwQkZDmxUZuQ5X72SnjBs5Z+VtbZ5bMDLIUXZBbryQ 5JgpeNVTuU+qJrHYrutmE9wQo8pGpBEvLEy7hO67xxdep2zuk7ZY8C1JHXgW4LkpJTVOIGP0LXnq 3uu5TyHGZpT4mL99mSxaBanhwvlWrN9zWasM806KNppVTDfTeMXru/4oTRDPG5/4eMShw09tGtIC +PtVx9lTRlVi4uGOWGg1hnNmjvEAVOGwBLpQ+zRE96x0LbRH/jzkYIimVDAVfwq93Tx/VBd/bzq4 Q3KDaOH1zF+SIMEWIaSsi9hNA3m/JfYEFueM11PszKH5MCiv/XW1wo3Ax8Dyqt2P/JthKEfFpreT 7xIKUX5u2xIIdb0WrVjz/VitAEp2tphDe68er5NzT1rpQv82dS5oGG09Bp82bAsTPwpS3gNqlW26 JzNn5qxxtJzQ9iH+p8Oe1iKNvHjyvM6YMvww+LPhovf7DkGFOa+hcNlzuy+AG96WkNc5blovWk+l bwCE5KY6Rq+Jq25FP+JafNCJvgx9Y+mwc0XV1q3zwM3HMndVvyH6v+88g1mqxWOSwggBnnlRRnV6 VAhVDW66O9gBXoGqD/qy/71tdG5OybMzWDRav5W65DLBw7wJ63xa7vsJeLxvT7sb/zzoVoQ4WTE4 ksd61sOVWCm8RofD4WakX2qwUe1OYQmlCxSSFOh/gQB0ZGLAdTvsXbFkLjjJeqCDfynrruvFiNpi /7xYY6GUhA5Zx6qNyLw2mXKM4UC32DxbblD1jDEagOOWo3qYksqKX28gkiFMezlzIaFN51k4JrO5 Hg3/7mf7Yd5Owq2tdBYBsGZs4iUYQFtnT/f92ljG+i6D3wUpFxadAmzpRNZy0vKnBDHeV2eAh+B7 ZW8ZXA99DWSFPVOMABNbruGoU0P2rRu18EaVKSm4OAZeTnmyMx6EzxiHpnN2b8Sh5qc2PWK09ZyR bnZ8fpco4UVnIGekPhsI6KK+JtsMCY15UzUkSl/KllA5Vz2opQKkYhCMs6K5W0u5Ny9ifHtMUZ1t 0+V88B+jCu5LPEA4Hm5eH3k9/B3WhcoBC0+kBCddLqHHTK1AWVNAo4LbhcHnIkhA0pQKhOU0sGVs hHnFF47C8ebrAYNvR3VPJhqPIuomyrmTqK2C6BAQu3lcdzRagPl7U27Q/rIigA1XanXchV3X44z+ zcf7U8qn0bMwnWm3H6lbvJDYMARhVq1TGHXYVwVHsK+DjXkbslFYhxfqgRow/r3BDs1JzBOaxiX8 +AIfwSxCTHUHAxZtjMZb6EzeRvv4YOsu78grVm0mx+YwXihSYfNpjDXuAvgpjZ5ys4JFio2mlp8V PMFPM3uO/igBMFUb3grHThVWKgf7EiMyadRAPlAMgWFBqi+E86qNi2LKHwZ3YGgm5DaUUkiAMvr9 n5kxx/Kq1VOqp46cVxHGse4RoLHocWBoRiM9CEVCTLCrN8+x5FGJPRZe4iqK2HpWab/0MHEbk75a Kyfv0e/as4KHuqYUoU6Y7P5qSPi/vYgjPsrqNWSwRDO8clydI+ZeIQI59nLgcOlSbRfSwexZ735t S7Jv5h6bjeZc91/IDgAwfW2R4th9BcREt9intcUQXs0uaVjUH0JuapaTxTIwNy4Mu0SqrxdholvK 1nvzM1cY2PPB/rE2l4znbZHTKnaw7VPs147OyLb8zWvfRueg0nr0U5NDhevHvoZXxkNtXPw5F+PM PObTxaSx9uhnY5mFNHTQLlJEVrdHr7I81n/S42Ir51Z6aJOXvvBDcA5fA5jpVLzI+YTO5As3ssbV E7BDgg5pEuQ88GTRIlEV1ymHrbMn6lUJW/605vtFzS0RjMsmGmHTBZdCSZEPVUQpymN5ey1HOImb v0GCFlxGFEiko0f7+YZYIP4PynW9Y/KGZSrhDbWIn+q+/nqYNEN3tAbhJ8MjZP3P6nZ1GJyCbN/z uetJqOALj+k4Q5Me6spGLq94A4nsqhIhSHx1856P370qmyjZVR5PXloRMH3l7Q9t2yDBPp18iLWK L2cfYzLeyKyEMeDEQjMl7CrEhs9PdueqlPKxBTLYinOmszS0yaSNotHImHyKx30pOGl2LfLhbTuK WEeYw9kBAiKe+JGk6lmAiD1ziB2zlT/rEY2JHnQKYqczDSFIvrZE9ShCBJj1hjeXjvz4IlCuVOha /7oSkNDQfufZ7WxCie9szx8VtlP5REIQ1E2m/v2zKyvhg1jKDXMRB6poqdc0h+H2Fydr0a4qhok+ gNSJYH1/SiRl25UG6OD6HkOYWsDK6vJd0TzXDYa34aAdX6VL9RheqfQf/cPlC3G9CnjdTpKs36LQ EMNk4c7KfbxY/19Rdpms0XRNHYqSIli90fTK8CQrswvhUPJ+rk2+lFnbcoXZEBueSomHrLRRaE/q 4ygaPV2sbT+8S9UFlWJRbkihhzvr6K3Px5G3DofnzI+e5pyWotJLXUkIEpe8Mmmf19Am5l067Sc3 AU30hb78Bn9eiNe7nE4I3IYfhNPrjUUVcsNO7yHn+fX6V/+jp8rY4xK+zXE9iUzeakPHw6qq+df0 M0gfsu5dhdDfkZAw2moPgUDs+lMQnWMwlm3oz68766OHw0P7t7rGh5yemmCHsHnP2yS3Pfz0wThz sYDRMWbxU2JD+FlZwjEoUqq2PvciSzLlZaT9LS6AeGLCY7re5zgCbwwa9Jzqe7TgNL/TLW1YsbGL nY+8ymbM7R4K9FJPRZbR9QF1a+Voh3flD/Wd1HOhcloA2gRQhXHBz7xKC/AcqoIgXy379Ubwu+Uj WdRP8uVbt5rDCShVTRlGcavr294SMvpANlkLOjrt8IAqtjE5gIQc/fK4ZR6pHKpcFk8VYZnxp/eB Rdpxjw909uuIGWut6J2N8KFkpLSvSEJ2YbPLc5EWSeZQQ5shGDjRQwkSIN2b5txhHiAQvRcwTUzY OgLEXKVX1cuK/EDK7xF2VHw79MPa4MKLxrrR6Jq4p0m5EX4+W5FEHHeKouSdygHmapaz1NpGn5GR q8ICA0Eh8JSaynk7dpNrX3CpiPpzMqUAajZXHQNxN60G74ldHFjnHCfgrdGYU/ONqxHexYhHuLAu /FM/JDqstPbj28qhhnnnuTzyx1w+84/Pvl7cxvjlnAzuwOXKHmjVRb6GjbYk9i256X+VR7+kD8qi 1Hc8+9hGxkQKf4HI08UmrQIIbJCQ4SiO1iEc8wZdmRlXSXzr1SIbVlJaOc3zaTFUygIKgnXeVezN BdVIPRdQ/IKvt8egPEchAj5RTjg+/AsrTtclj3uHF5UguxbA1xpFJmVL+7h7ysNg4QiFyn9jmHci iHIKT8Eb9wW6nxtey8CeRfEPxTMVBuRLiy8gXNV1gd8jhqJyhccNrRDRyU8vfTjaCDti9lZGBEVv 70h5x41suMRm9z99o3iJaFtcdOGJYSPryf31wJl9vzbHScUoiIAaHEBDbLeShI4UgNd4sZklX9qP kTJJCjkjHlxkVPEGgVFQab1ZA/0QCyf7dQgD3+Imhqw7CU63xiZ3c/Fsmg/q0NL5kbT653/MvW8h PTmIlsxA9s2jGs0LjQfompS6s+M26eksTcGA7kj516JvDGRJu6TcYDuEdUPF3p4MOWtO48fvDXNC IyJ9rnGphymRRqaE+s8YImL8o+iexO53DGJbHRlAeOtXVZPWHszRBskWoNAu38XjwylH3ntHhSt7 BiWi8dgSpIB30+CZSQ7gI/a9PtHP+p9Kzx1p9NpR+WSglQlb6XP6vcSofzicXpCkCFi+o7VGdV8k rX2fa+6yCeEnpMzWcDPiLOeQUDGzu3aHgBbtfhVMRG7Fwt744UCk2NYYvgm7gYEuAPs4oKneRC9T 3vXZohAEmZR4HAOk/bsBc1ADIohMS4zsi1AWClDSqp+tPxwOtoU4RrRgoqMKiDbTjRIJyXwZCeac 7lavr5BwLVIupFOVm2D6kUP4QXwu1cNy69kAF8qn4P31hdqWAddAKiDxVHeJi8NCp9iBLKQLbFRW YFSGPIXUWICGq7EvBM0KKo8oPT5JLeziFz51Itu3dm/nGB4U8rBD/X1OhLqqCjag+ijOr62Pqi6t q5d3y9BD+OuCXcJWTNhmHi6NHazuGX/QMoj75+tAwA1/wA+XjHs4gN7KstXHTOBRzk3/nzVgnHXj exwg3DGB7kcwGyw79JVIpFFtP0yCu6LuM4Id/1DUhtHYzotkJLmwHQSKAFt9e/l3ask0lI+HjUQL bX+iOG16Wk8Mgbl/CuTd2WAnW/aEWjzIYrLhx75pvtjiWUdWkEE8xnmPu7S2vk/I1FVesB0MClNp sTe9jb2/hbzQNEbvHp5+kHhkIabW3pdszZPWvsEEy9BOG5LHeOnaRCPoQVdOFPaPN4ApUYYDb/bb kAL27oKHM2Sf2HyizRmb4Et0IgU4LTf+aRgue1Ps2m75K3m+dGjVKvn73eqQ2tKBkGzKVKIbleHk VpHKxBC4EbJbbvYqAaMay1S3aKGn3Z0ySNRe9+tujG25IxHvF8OzOJ00hjjT9TszpdRk9HV9VXHh 1UCTJSHNJx07HMrMmnf/xuEEHtOmSQfqZt6/9ARI5jn5oSNQTQIRaUCmVYFNqgOq9hAxlGQao7Y0 0rkj2l17Dt9FWvxJQLhm+WdGGxQVrRJSBDyg3MNq5M+fj4s4VDmhV284T08K5QBQkDhtMP8MZvn9 6z7p+LDPb/VY83CE9PPHOsiOnCJb1HxF5M7qv2fBwbK3h8lTO2W2t/5aLvmFv3qVgttQej3JLXhD Bz5/GDJ5D5q5NBDgMbNXIjr5oZ0H6+hnSgEu1VhKXRJjSt0AsytPmfc8R5E150xVoYj8zDuZi5fl pVBI55oY34wLd28U7wmp/WuvPfyEtuqp4DKds6DIVAZ8kpqSF3ZZZ/PLPLBYigVAR3WzBTikZEID NR6caTf9PTuOdwQggY4jtEaEXDvYMlQbjSOuBmJ594UNwpESfz3uL2MWLO3FEbNO1FdOsgB95jk6 DE+G1NxZfsdTsiW3m8+/9C8S0OUQU4HAaIT8j6EQ8kX75RdxSfkFl3eQrl2u4EEyXe1VjIfE1IF4 M6Nt99K2sgycDjqjMh8N89mApWJfhgUEVfCrtMprAWr//G9xetBrf3o0khbJS+V0xYNhBK/ob8k4 NU5Hl554kPw700JMUNLr9EthMLCW2gvRrTYyazTUBDxCZ9lHR7W8D+a2Rk2OICubqVvfOE+Z6THS sFTzhdnIFVkhg5L7muSzpjOixFcfplRhejj96tKS1oSi9RhgqSfe9TiRolryK/isXHFP2FEOug2S E+f21Mzfo/LKbxZl775YCHo6b65kXWq2Z22H8bDrzWzr7FbtqDNZ3Qv+s7qdAfYaw7Xfj3aphizD f9aVkL58dJaOfQ9cUyQ1mmskNXs0CCXkeKsy/fHZtC3caKDD4XWt0ihKjSGIQ7h82hdGQG0krUMj fDwu+MWtiChmz2QOE26UGWYSpD96tmF+aaqQ0h+x0C//spSqeF6fapF+ZdAitMFKIh97QELBn7UV zaTXHf14Y8df2uZDelIoi+S5Hxoz5nhD5FxkZAUpiKdh2h4h31ITf6c6Hys0PxpvXKxSiE8dMXbw eJhrE4KtlDJF4qBeVd8acqubkdgx+9phqVqaetRpMTALDB2GlAGuoaMjmg9Wq01Uz/XoeP/n798G J+Pq27xmRfwy9E7qtFi6b7HWfvtkdQ4pHlWi7gyI/v8O2Pg6Ik6ZNF9yXr6tSsPfSgp7xiuljH6a 4kdhIX9cfhO3uRn5MSetPdn6BRoue+mfFlFMeZSCmcQ9Zi0iPs7kpjKDVtAu+8jSZ1QmK/K0ijlZ 5X63mErhgaF+pLeePy90SLBWvz0hep6AtlfdXqQ1YqV8FtDcDJTGBRAgLBB1fICV4cHbh5Xhv7Em Yw8Hr4cz834TwW6JIX2TMHj4y8h4IsKjz6yKNX8AnR113o1kaEI0/UYhT7TSxhfJykqCDabohsMI 2K0egW0lcNjyfoGq/jZezsanWQAdrSBS1MXTRvTUuTqetAtvAjsEAFABS+MezLHPjo3yoDkIfYBM oCC9mPTelQzkV7sfc5zZVx3jo2GOS2M8Ro/SQIiCzLQ7KrLK6md4NYP+wzaTzIK/bVacnzxedhX9 LQL1UAm7xcEagzgMyddnw+RiJtw4aNiloO3OjziNdxgEQZho+YWZ0RxscTLZvae54YJA2bi3uFba hO2CmsZP1cdYGHzZE7M6NDN+qg0z7UQre5UT+yS03kqDRvbvown37wEqdjZr564d+bhTTMARJLUi qtB4o9NMz485NvKz2M3uVQaJ2LQpMp5niA9sQius7EB6iez1S3Yezr3vMOv04k3GuGfXIPQrldUI /UnDU+3Yav+YdEH8xFfpEgsfN5u4MxCwhfZItVi9/1qsGaiXQxiZQdDuNwKS31MoJMTPo5bYcuRO FwQk8JeNP654KY4mYPWBsp/S4l5FMqj//MY2/a+ecvZUm4EswZTZMiqTAO/8FY4MycAljP0l3keG VxADW/sp6UfuKGKD8axFYRPbwLBZxxmU/NM0HBro4pwEgjHpXKjaxaGyJBLvx/5cbTQHns2DX3fI 9ST0NDFBg/j72fr2j4zzqvD7i1NToIHM7bDrO3HG+TLIOXRMG0EWtyxvAK/sQFW7T4/YvH/0SNYg x2zE4uQCgeIxz/iKX9qz2v6FX+H3r0y7wV9IafX7crBdvBDc8/TxHC04pCDQVB2oBiLJgYrXMsl8 rxnibTwNSa7Jfl3sIStFMDVmcIwYUAy6o8KGmnERLC5XMbuT2tFJfWHWMEug/B8+as9A9Ab6gTPD EcRH0yTooFpokPj7EI0AOoaeVZh0Ea/OE20aOmgFqT/D/iKbAwbH1/cNlXNrTND0Jx8uE+c2MXlf NQhla24cEXiXznPXbLf72scYq9JhZxtX1ydn/VbXgZSNUazI09XEHXqf0O/F8Dpg03lSXp9M+Cdk 21f3UkFkhDQienE3F/FwnsBJMFfPG/fK3LMk2BDTPYh5xo9cWvaiF8NCj1iSzAmo549o1klQrtjd GtzW2ZhNvRLM1TtDMKy4gEFg6w+0iwhQ9vWF4OZy8dKd8tmRmHfiXToPWAVFe8qsBAxnT1BQR5o8 zBYxPByyC/tJq1jYOrbKyNfh5/914JWB7DlfjwoalwqaTkeHubTZV58FGSUkB7y9NxXUf2OdPE72 ofchxnL2OT+y3AcW5GUpBGFGOq02aqeS+njG8YLsin1/W1KCqBn3dqbYajqXYgxJtr4wdvJDViro ZFsFKszwMbMun2ciEZIDNTzoA7bT6o9Qtoo+PjE4W15nXqBnW2cHxkmYW5vsJJ57PEd2nwooWF3c yjPc1+YouiKL10q9wsm2RgWb89eMtPHn8MGLHuF/XUtisiUxvy8uaBuYZdeNiLgbhjBAaeGSWoeb ntG4OFV5h7vR67Q4qnllAoLvvt9daCdRQiMOyVJl82/kAuyzloulZ/S6ioGPeZ/trbMFf1uLRClT q+ZHUp41LCBJbjChY6mhNgHzc0Xr639ezlBrQsZxTajoQZIvML0bhOfvI3pRGRbGuRrJb9pYWJEq 5ujarUq0mMJMBnVg4rhLS+QV7iLaGIv9sjpmQm7wi08fxMFgqmW9BhsDiArdxNw4fxVa/Bcy3tlr qh/LbHwKIjXKwQJ39YVfQetYe8q4MmbGlqngBkxBMATaZg/JgHg20dl+dONa5sam4/joGQ6RRIIm /8KQoZlJggYSukbwnmGgNsAW/KY/UD6imoiOWwNzOWTDMb4L+GZwYhUG3faSYzN2GCOo6o4fS5E+ 63JIbQd+4btMypuScHmZSlkEUOBTNOS2D8Vr9GMteGUGGDvktmaHOo7umjy9EhM/fY/gN87KoXTb AS5eH+nZhu7V33MOr/QfhMdwsd06OBJ0gKEH4KKsajDpM6y72czSTpfCOQsCzwfrAYZZvqq1+UHm hH0TqxXkpvbYQyiRn8w9iaBEYt9i6gkXr+X76FNxfMBukk0cZrwupBkt4LmZO+mGtBaDvAWLgS50 S4/DFbTp8AQw7alxmlt8RNe4CclW8SD78GplYOQ1VyztP/GCUcG3cMZn2Pfw2SWwTkwbGkom4Quk lNr9jl3sulUetEf7ukE1gvYwqLb1MwnTyfn1R5CXpmeVfegXDPBwl0fo47zTnO+OZzoh3kb4++AE jVCE8koKpfv2cDGKv1EU3G2cxIWhfOSFKrYreGcXd40ka31xwBfxrUcNquHwrRY/7SqyymfTTQ7e eUktRn/KCAT+miXE+9AeqH1zZaRpg/0rqX33kpawNJkIb0DUfTPCXo46F0qw13sZ25HCyHhfG3dk i0clMyUBhsTKsimr8IEeWgt3bdtfPq3P63X1voltT2XncZTyeFgMwKGH7/8vWPWI/3vBwCM9EI8n mid+t6PFYIw6wHHVOvzksRei+b76z6y0Sse1k8SqXU3WSMZ6qyXCRhjw3RtbZNofcYssuxFy/B7A cLSVC9M8Itc75tzyhS0Ob0rkyni/VTRuN8fPJDqAMiL6dlqOeSvX75glPFyjfA8hQuddKsL3YqVg lo9cKwB2C5yhFLExQEXQL5Zo4Hb6gItsD2RaNv5ZS557p8xoIRt1v/hdL/jKy5uEMzgJeDmETbdA /+TOB/JHVx6B9JwLnRP1Q6e2CgGPM5Pb6yRJj4uAxqAoDaBXgk3ezqpWwLclx3ZAUiMeHfS/AxUb mZtFP5S3t56nmlei2ydP7FpAQHYUP0crooMHpT2jD1uJ3mhOmN387rw8JZVvzRgwqc/nip3E/YAL CVmMxOxWM4NUtt1wwzFubI7f+HA9TODScFdeW4CghPUnySBa6tnAmYf9FwT7vYCjTGO7ZzJW8Y8k C4fBV5Ln/kJLPAGHTGpHF/gNa8JPvMoGqIBlH8feWk5k25RVtALPxWqSzPcn7sZN3wwNodA4WC3z 5Snm/DystdlehXUa0bVmxhHbUySXdUNSIjZvY3YPltd6UgJmsdco+Ph8DR+5fK7BovdbaJKLJLji Bzy00hUaCB+Asqnkz/PMq5fEEVgsgs7oUEJYoP7sLwreVZFvzLaKgmEEeFv0oZGF0dfiq0a3KSSc DvSRKF9vHgNc1/II+OTZ1NE2ZFn+SyfkmqXbU/m6Zsmvmldugq2epH4j6otvqCUovR3RIGGrQ1BE QAXSKVEqhh/Jr0N1woZFFSrOi7xTkwbVL0sceKLuVL5HojKPBrANs1+oqFPJ5bDxlvQcfkPDDp6q cI2763IPBDTNrsajSwLmZeCLgh6MrmsJUB6pLvHdzTwsrZ07gvgLNFIM3td46IrWkjFWOc+eQw8F 2R+WOGKjZoS15sjtFQ9MdSdFnE1G9xBfrtUS14k31t7ypW4xtyyNlfPKggZXUUA8r/dDSnHA9fjZ od62ggVqu5/zA89ix2aXoIkCxmiKqlGHP9JcGm507DC5o5Ps48bgCPqbuMd5pRSXeyNTuH+rgy8y 9OZM5My5j7BcfH0ykkbAl6OCcsDSEl3XyRs4pxLEKH6X2laPNnfcwfOT50QmGnQ0omqQYlCYdIcn sb8vBcqpBMrGqZOtJ3bpj9uRO6yejesxjFRbj1jRJRXmxoH72iLZToCUXB7e3Wor6C3yhXdc4ajn BhXk6x8B/pZ/FXsSG4o9codCu8hxfyvPdUdOv2Du6JQin9kSXBACYtQfGf2M/T4XK9wQMMzZNia7 qITst+8ZFwhOl2kDnuXaPHgY4EzAfPskYsRMNizbcDm3dppB7oV6K0RqmvPMmwlhr+DUq2ZiNdf6 OrwFDnmcRzHCaKZnpgtqgv5iM/FmEUGrxfBXmxKH7FZz9x5U5PufeHQQaY3Y+xYHNPY9DU1XOUz9 h2r7FDppuqwmnXyGpRpKDdb3dULh7BCUwUOwPGw91aggq3wSZ8dDei0fl/UmlGI2L5jOzPk/2znB h0jsUHtbPY1eMiGclD+imyKYPSCy9A6ntpB9u09W87WPNsNZbP9MKKMNwA6lmFaC6AN4Qf4Sj1tY +uGXlVx/tAKKr/0NGVEetXOA6MfvUJaj5dJrJM0DBpQyOS53plTkBapJV2FUAOFC8ZHCA+Thqp1D H8i6F+fi35MsiPL8RbDQNyMzb11vrdOLy75wCkFErzr7pM8gD/UBXr+eFcQVfarLlKpR0kTM2+uz IjRK8tP7sZCa4Vab+0mRSvx5ALQNvrnt3XfmeoRgABni4ppevgfsnUM5zrr/c3X/+Ufm9WbjcgOl bXKDTADK/MWH5SWK003octe+DaXT/5dLiZYDpiSkY5ytwugd4Sw+0CLJSzupPLbA/ffSjohnyKaJ kT0KlVF3XkF4U+ZUVzknyqZc0su9YpxiGRq+sMossxDpc6gM+Zq/BGwHvo11rwEfknJUUqilQSpS fZXUQ5HNXwdB46vc+2GaAakC0oz6b3Yxq9/S1EUfsKz3wSUW/1GzSPQoQe0YdYkOplOeiGmz7utR tUAZqqW30/XVQE5qvV5JHioCQBKfnD+0s9YIk7LwPm817/bRjXSFsemUNdD6nOOZa437YX0awEp1 A4sEpOAEE/WRRKirWHWmBl/MEQMFdd4b8mzlbSIMfILbr63IUZRDCCTjB5TAFTF7KOibHPzu1jCn oyQiOCnzE5D/VMdnZi1cKBleZR1x/4cCG9UM5UKrroBE/RgVJqtVzmoMeF/eJm1XD6+UBNOA/NMD 1mb96cq+9m3wqzer9VVSJmO916pGbUWFgLvcwHMXBGfiD5GLWyIaQOasVm/cKgTqZV/h4VvgFqnw Ui7Z1+Du04tod6f498vwP3em9XRXva7/+08xat7Ee5vBt9pJM6+XHsbL9Eslx0QB37GZ4+M56Wi2 +fnMVvZKDfIqmBJHUdoCgwWdiO3nxf8chhW/SYiL05j9pDFY9q5eZwfCGXZdP4SmMIu1XGJ1Yr7R zo4ZHXCpVpIWMayVfWsCkpb+xv61sgWGCRwnFWYjQgDi1Pu6IXfKCl+OX/Ysk418Nr3C693ygNpv f2oCmEqiGsUshIK4kVywnYr+/i61Y7rghPByBN63nQypHqPKwaNrMijqL68QG7Kt36VXhqMba1b1 cTUfmvQsVr7JPMzW9Iy2hxYYeV3gCvWiaQujwP018Xp7kGWjQGQkeUWcE7aU+rLipFqMYFD7N446 9CBhOK8HsFWJqKGL1pdkS7LspvoUUUi6A3Q/yZv7Ve7H1A5hlzv5Lkm1j16mX+4h46Q4c9u8goAM xhpaPWpRaYyAnYcSlSX1uw1qtPCEtQqO/I5jNgRApMmQtCTIgf/nEdIHwtO8ZtJLVUzh9XmGouBN zhSAXvH5Zqsf/qafbRd/HhDF2URanb8BM+o1VrgPeA2HN8GxQ+Yt1GFffgdw9NG7sTQ0M9tiVdTH KfR8ijYSVO0juku2uxjRLb+RzlQSis5PWL6SfwB4k6EQPkspvi6yYEjJaH416e1O56NPKtCYllG7 XJS4LSr9Xmk88gDX5vndO+/a20Alo72RbJgwdGnD6g1LVVhUo0ii5/JY9VU4GVpjXZXez+2rw2za 72wATnNl9dVUfMqpN2SJ1gQ+50Z9BkPoAnZ06p/KzfJTINkWcXdaXyfKq81GBUXuMB+BSrNNFRHM Ik5Ht8Vm7pcP6a7utLtm175i+ixgJuDxp/Uxv16HnmEzhbudK567MZj2d/FOMVbEQyYKfj1t+XRr vFnKoLvvUuJg5lrG1UY4aTaSSzpLenrIAHW5OdoPF+fm67VHpsish7SHw8XEX4HZNaah0OmTv3X7 wtj0buJCxm2xSgVTePRMv5QexlHtaJfpuur3MDVWGw3Wf+a+MH5ojo9MWyX7V2L7kDYJrobhkr0M Oqfm9XOYPkDBX2bUTCmFxj0EG67ytIjyMYMFjeoDeUAekgJCHFHn095Z5RkvVjogU51XYcftZMR/ 5+zTBZ+IEMcdj9yXdjDNCDuqNUPYfU3NbrORnoz0FjHEBTvHRth06TFBD3F5iNkrc7C46eYDIyyq tM3lwot0tJ69kglz/SQ3UWZOr+aETzNfrJxCIx+zuZkCHRa21z1QnM9I9/D+vGDqBP5AbR2RrPWz QYyrgBgWomgDwe7k8i6sImDsNr85zCk7Sax87lNMJWoaua3+G7mgcrTtYdvrTx6GboFelM095fTH 5otH5+frPEos3cbYzLBu/swDJU77VTdP2+QXlB8wX8EI2LiN0eLl2dfbbYcLLIo5xS/ViqaRH+b6 a8qzv4dBQz4R92tZTHiEKXPpJKgHVDFS4q1s/LevFqYb60382efZijnvWCg5mlYtK5J2m3gEkcBU Vw3OXyJ/XAmVb9Wz/KqwDSeLkb5TAIBjixlhHA00m1yY+zFhlP/VaoMPQb2o4+4U1Urg/y9BPO3w YTXNxJ2+npo8iquP5i8Squh1CS6ZEFhpGA9K8l0kF1tJHJc35dGCracTEmWOs5AMhXJ+ohH2lnVe ZHEYQtEB/ismDLRRGh1isaiAvxlkMfU0EjvxGt7SemVjPScUGeIW3sluLvPiOCAMY1GFnykGaXU8 m8Aejr+udPIcygyDG7vlWQZ292Kha4Kor0+kt5HETbG57MgpvJiVzFBBhvK2y4453c+rq7bBuWqL Mo6bE9NWh+M9+yJ+GkliQTfeqOEbjQYPoEtHb4XF0GB9GhLI01FRGMJ2+WJqAsX6Fq80KxjaifTs 5ESxkkMzUu1eoEi2JZaFlcc9SpDI7ikYnuDfujE/8KC0JmDzM3EizwqrBGSCrIn1Sl5oOZLqc8vn MZKqsNM4BNjh6Cf5txA6VpxdtCWxhUIX5dU74n9YlnsFJH4QLkVBA1Tly2lRCDM0v+Pr6MhoYQ8l QsvdhwPGECefqiq/X9mME+I06+9hB/Kz1caU//7Fz3bCoE36swEf7ka4vlC7CLGkYlbERcXA30Fo UzaACJCVl4W0M9zNBWhiC+dCR8Di14pDLIJAJbtmLr2GVzOedFzJ6DndSM5b8FF/WfnT5JkRExcs /8+srdoGykugVe2RzNBGaV/7bFrR7DPh6y2Glsc6O4usdJQ3JL+Ae8RdnvdPDv79/ABa/kW8OiSa GNl7gMz/5MmBRJaicv4TzshUxwiB7VdX0k72YCFy0Gnz3fIj2LOjrwXvFZt4BHPu+qyYyLGGW2fv qTaBLQSeqVczYzd+865O3OMbCRfdOhuMqRm9sCc8jkbjZnj6W5TIc3/qpM1GzQ/4TgQktI4/qb1C agu4HmwJQjr4uj5LNotmoYyfPVLW1n6aDz9zrmPdKXQeoaXBs0/rnCEvsNNnO4TPSSc64Rq0+dbJ 5gw+7QYACjxkT+ifi4PL+3mK5qrRMGzwmSWvyqTtneeXaHGyGFt+aWzFvHl6xkx+jgfqI4yNIOpB XGITER7mz4MVndAx0kK82gIiN2oSETzxn7erFLOhlAG8ajX4oImd+7kQSlH1fgunep801nLaBcH4 yMmT6+KU6wxMUB1CS46jrpDQ3C7oujAr1vh4BtXmkXZqlf7L0WSA4iAjmwXsmgyQGH4p5loLQSKH 6FDVLarWDvB6Y7LsLBkdHHY1oLvK4aCYgY9WaPG2UZbdLPurnK4By0mIz3EwY5Egz+jtF3RVm5sZ JZ57ssFVPzOQTVI5oRRUx/PrAwMAmxtvNzH9SAMuVnA5mK7YgWSiEz6NRfdOzhtyvybuzFYw4icv KLocDrZI9VVcCvZ1/lLJgodu3t7LEr9NPoyB6uco8uGMJsGkdI1S+teFP/s9JHl90JCWWug5/Gd0 z5aV8Unsm307L51i/JdNRd3TOPh6pMSYOGJrT3G0V/GNjiohjZepvi2KBb8BK9rIufyKhtpsBA9s KIBKIphALcU8f1vsqLxCsAdxGOwsTVzrN7hDaDRWWVQA5W17rfC2qHjXy9+tFv52VAV8s0ADCKkB XRVmdVvaPk1ed5EHopW6Z4v7Ot0Sgx1Cld0l0BdP383LHNNfU4BU/71/yWlJXp2BZJkQ4apHzVch b9ntFmEeXhdxKkJz6/CpqNtnYp3C4c5wkPosYsQjskTE0eyZX7V7ZUmomGmHeAWpwqcRCv+rAjTd 4EOwm50BoulVcT253VGAYQTLP8DC9sEUAVsmqntf2zpuF94FLn855akCXjebtFse60Gs6Y3x8eNE 99YOGl9h8Dum7fcwMimv/9MdLtaos6TOep+FscvVd9pinAVjfQa7DnQADK4MJI+ZmbCw45p8GHeo 7BlRdl5BPynHOMbFa0E5X77FawBaaTSVPsLz80QxUqBiXA9oXtAF/YkbpysP3cweMMXCSv5PMrZ1 p+AZyzA1cReFP5VvPoDMRBpG/qp8IeqH4Jpo39Og/N/hK8lTcOKAm7PjjVmykVR4ahiJ1rx5mBzn YTbfr+NDaPjW1wsTFLomIhMtI0maaV2/m6DaJNlRCmVEWE3q2HKRl8IzNvkdrD9hCcno7+hOa5e7 fpYEbe7x3Uj+HSfKRy04pTH1FL+4dptdqSFIyPs8JYayaXDy/o+jvuGhtfywCkBi+9Ky6EOLK1mH GeNgiL1xknDOcDH7kQmX79nJ8LDln9zuLlyw0hsL2jken3LfelGSQUIw3Sx7t8MnhZhBXgPaN2IZ KB4ymwFVVfakH1/wBPUOD/hIYjEd5R2dzkwqPdD8nMRuq7rFo4A+evQ3WQfwtI6IfKQowGgZmE3H UTGFfGn7Z3FMSIbumUtR1cuePpYgjpxD4Hehm+1xbRyTg3cQGElnyPvPCNwCQc0iy61bPzkbadhH 6fj225EH9frbEfNnlm2koCtJztiXJUVn50OkWMlnbqRG2zM8dC5aDHTC+Z+SYmJEyDy743VnrAWd XUSRj2WxyKTV6m/aF/tnl27VT+6gU3wfve2MppZEDUsr9D96C+anorcfrr/ihRx8YT+iaVL8lohv 8EiSASwEWxgBz5JfZO8dqfdsprscm2esh7BoAuzM9eyS30qJafN+bdgZb1OietfTjEely6Msipi+ pjmEM/WlHkF65+23OXY6oDfHSX+ZDM/kdWpccfVWukImdfx+NTl/7Z6YObvMiVyOGzDFWlt2cEPg 1XTDm4ZwogkbaMOVbhXxq3el00XUkLnX5sqrnP+2lTXgD2NKs7stOn917Htp01TOw0F8pojk9eXI UE3zBqnchjXUshnYN/ZPTITOS+mda5064v5vx2+AhOGPJXeWFKmnZf13AhZ1+UCWGn6ChW4KQRS4 jzilw8r1rtibC2avlTiXGfamVb9IPPqpzpqtTnUMs0lairjqm1z5OsdJB34YrbHkINgSxQd++G3y RyIhb1X/wrsXVZRBQHrlyx9KK/HFUHow/3iSTKn/UIJ3GMaz8xQXKaboj24I05fgcjTcmxJL0ksa 08tmF9ZnYS7tVNudGnB0XJ+5xieapZkgHqpz0F53iqnDIq2MsrEeQsB97416CRJyeNHnUHczRaT1 U9kEM7QTP0TVpohgq4ZeyWeLOhIArHq6Pa073BTtVgMWfl/kIa3E+dW8TwO0Dr0FtIWMRbIsXXLS d5CLqTz6EwsDnwqlMgEmW5m8vmILMze3WMKR2JqCFTaO283seJEDNZP0UrYpf7z+Egy6fKxQFEuC 903gFT8H3YvftUxA5tULA/LfVjTi9pQUh170pOObAwXkRv26VCowSYMshkl46NcVi3AMd+WnkioH xDCUlPo6LruvZWUWYLbo7EhTORlXemBdJGgXCPVuqbbssfxKDve9JHgTiLrRn/3Wor2dJjKYoiSY irsC48GKjifISrHK4rZ5fyPoMdBMUJruZZm0QV5fc4IyVoaDtxl0EzUOnyvNXv1Tx1zHv3hiGEJb 18F+YAqauqTQEpfiD6vT08qjGu+ReFmmeD1boOL8WM7PWQRbfVu6h9bc4H2yd2JfHZriFP08EPz4 P1hl8AWZp4lsvovRkKnVu/cqHIIEY86aL6USOvL033GQkqfvThjc14VmvcruRn5IVAh7NTFsoqL5 5WTOFn3bUpsO6Uq1f1AIGmBcQlTYIdb/UJfz8pSXASVNyvSr0U1xX0N9P+jMnwP6ywMYVRL9JZn5 5AuCrOYTNu8myK8JmCi5nhTIfVUcpvT1oTFZ3GrjW74yLvh6g2/TWpK7L1lH4cerLoyUXVs1c7++ 6kc9mirf4VCV/AvaGw2I1uoC6BHXKe9EpNP5nUB0mJBlrqRRlPYB+SlSw0ttLEVqXC2z68jy5tWY 6qcICp+54KOEnkFGO2rdTih77u/E6kDJNbv/BjmYfc/cPvrjmH3XkR7qAFKOP2kMhlYmqE99LJ6A NDig98jKm6HfYrUhDgd7Kjh9kunATeeBGPbkOXzEiGniSxP2eVEmPFR//Z0dX0r7K3smnGJMYVjS 0XxgDu3K2RQ0U2sf7V9e59HP4IKzOYmF1e0aDedjETeeV7XrpigWWBvqmwD+W+oOjbreiL7h8afZ ByJmZrDOc3bLjC+CwmineljT3En4sRH2eFqy1Eaz/X8EkRbEMQD601kn2+8xx8LzSpPzJk4/r3MR G9nRsyc0zegbgF3sKbPf3h1QqM7fU+I/ENFvuEWmWubAxquBXEPPm5T94j/bhU9MFl2XpTCgBbB2 qlEM/wBj9iNzloxqc45pTtTjhdKqx/kEQjEW7aOeDKpjZtHIwX0b2qY85j1DoT9/GfPwP5PXtdgC Iy1Sfx3Db6LiwiW9co5e7tKv7vHzlGz2726zWwAbfw/3iNJFOVca/mokh2F982oKEttHKkUcahRh 5Vh7ooqeLM6LJtG/JV7ksxPD4WZQgq36TtkIuzs1Ols54laLoa2ktQwR1tJdT1/XOOaasMMMUULb XuWD67QpTCJVDxb468vm4jIe2lkv3yRI3EhR3LxmHj8/uYbG6JJjgcElK/TGFUnRvxYDFE7rEfpi uskfo1eO5JkdDPSmo0dyDMM/ae7rBMo7STezVjSo5POcUxWbNJmYMh31n41ryO9BLj30TFmTSNDk DLShd0Rxhlio86f0QzxxiDpspmfvBunCa4MZbG7UpnrwrEItozOwZAO9xdP3skTeCIaxwmAGvGjA Plb9Q5LPsBqiZrVM/aRLVMi370/syUUd0LJplCbDzaeyMg2B2dLtVjOB5jlgTNBMM3E0s6i1scmY u3cmviWWHV4f+L9KtVlNbBEVXdJX3f6VhStpUIMykdpi9oCxSt9BlUloOgqlRXcahY06XGZopvcR ohrsQkRv1FyTQ3mm1KBjGPGu2u7cLNu1hQJvnfzTZOcE41AIei5jkYsX3ywFthfZrO8KYz684ID/ YdygWZmXJaRQFVKDMwvlu8lAqwdyJUIFQ23veP1lYB3UE184ABfOZab6WQ9sIIqVMIMNUnPI9eG4 xD+mtCz2tWU48ewIt8UcQy/ET0GrGnFwTfyW2b3aFpRiOA5/dUkoDodoEypH2EItYgfGz5HQg8HE Z6dHqIIx00uBb9xsAYNCuuKowxTXXtJG5sTSjrVzkOPeJmui5Phg7PF4anJmN76+4esij0QyG4oH G17MOCiP01ENKwvffgwWhJ1SmZOu1V5P3RVdvwjje9AfgfF5ui3wvlGgcdt+k81v00Efjm1DQ3Vb oxx7PR6qH3tdNTSNJEXfrmme24cacn1M7ZKdqF3ae1Au+hw5P/NkV0wrf/ZE6Ol/KerZ1Hj7ndlk kjZhZiloWNKHJj04ZlE8pYkCXg3AMMvoDROxO6/Y2Tdieb79hMKqw7sWChFUjkGzMcvhsKwFjg3m YM5LyKVAYr7I3vJLIEAVgU7/iWy/PuS/NQQfBuw44EDFozmHUwA5gG2rAO6yXedoDYHb6MpP0mJ0 ZzIcZQ7HKcWfJj1s+9B8eou4cvIwEt8OTdSQU1hTb2p7IWeed/4lfkH5UDdyVihADtj8475EbOK4 GANDUV/Q2OrHGhsNqQweCwP+rh+VewVBCJSl1xsvCf5gvfn4Ye0pR6C+Xe6pgKLJEgJ2nPQxAoEP NrPmdYDPP8cwR76qTaHdmt2DU2pua6hGqbyCQDp9gh07Zdrbdlum5Za5do0gvTQS9CSLCu/lm9/a iWGZIx5c59cZvHfuJnXNcTOFVP3gLQO2VDzx0JT3JDvjpUW1YXjDy/OjjX2IBk1jtHXP3TRzR4S4 JAp5CegOI7xK3bwnzHgopUdZ5WxNkZovjWFxgWVfSZQz1nKMTvhnCVOq+iOVKcstoBuZiZlacbVs wM3OwY9JOi/GD3bVNnu9s5zg3rhpMZoq6wx6JIdVjIFOKb8pDsYYljt7i4dD+9asMItll8RRc477 cGNLjCPNY/Gv7562m+oxG7CN4VyctHdqok95h8d2j0vPl7R6rMnQ6iNDcg12uwnWCbTF3aowYb1u 7IG9HH210h77W5hgHe0+PQRP7WujTTYA/6jhPbB58PCrVycRcKUvp1+1Kxh4QBUdl3GKkJGeMHEO 0P5V3pipc+bhjkFU7D31/N66YU+QXyRci7+ro1iIuFsxr6kvJurzj55tONsQkP3I7Z1sySqYp6zl Y2Dp291apLxJ1z2q0EYMePPimUS0rrzR7bwq37p+4P5TnNt/K85IiyagIU/QQDBK/CeIDRncZBHm /I6ZKgtM5XdowtchXN/h01VSUWx4Dj/S3WI7yQFVFHIAL7vKMWhHErsFDkhEz8LwUhSbdUj9bOij rOvI9CuMC4szTODn5dmah8ahc1QDVRLkHPDytwCTqryRTE96z3zmy9xuKkA5M0SOAXY5kR4tKhc+ Vzsv+FI1+26eA5Qzj1ExfzFzRvH+4JXQrP1pULsu3dF4cOex5n2ih8NOyIYCM391Su96XWwxE0X2 jP8T///NrB9VSQo5n3Gw+Gp+7yu5ArURVXzhvUqsVYWA0GQ9LjrQn0btUn/XdJ5nkGA/0lyRpI0h 2hD3rZVg+j4QpeX6ZrdCjxvbj/hW/ooxBPfYAgx03FsamrAYaxa6n/Rh1Cx3w8RJug/XgcsFq3N7 /5j9bGPSZsStl8yOQ/G1wv3T9nfj9P1+00/OXh1E77URrcap15C/sDKTeQV6hO1+6Qm9wbf8JQ9y OmVUoOXtrDv5kx+h5VzAx2KplVgT9V//W3wO7PCBz9YglvXWfm7Fu0akLzXOsPsqUG74MXTY109p dVFrfk2kANBZZdD1RJnJZ8D683oBsohNGaTNIjtfhhjo2LxPGQaIjn4dlhj7oI4l60NJ7yjIPm0C fWqSOs3SyTjXQ2hMDx7XMegFEFQJH1VdwYmdFUCWHN/Rp/gjOUI+vWCM9A+vKwnN00jP3M3NmqP6 5ojyiAsIIcy0zrkkxAtHWIsFQ3U72tQDd7U3sNOeVY3crR9hmVhcASgTias1TBtc7a9XUXcVSEgg okQSmhNbvx9T2IWl0RLH5BgHa/9/X9VpRVzUoly1UXZcOgb9l8JDhL5MI7Yj/xiHz04V9WgnuuW6 b6TxrqjSLcdVsFbthE7zkkS0APY39lmjWlDxXpkG9r3HBTgJKY7OURreJFM8VV2hqHpJrNoXqG79 FAC0LEAi5yxZkVy0AzfFf50w0TlFGu7Y7p+1GQEPIZ4txt2BrWlXY9Jz85jwP8TN0RWzJpA7prGr NZT7WlaNviIWFtcKZ3umLfey6L/SuqNNZijn4yhJrlGKlyNz/8OchIB2iskzkoaiHgrksPFSGA1/ xNux7G2Gb2dbVQ90miDaA+Ueu9pPgsaOWK8pNjPX+i9dw/PK+jSy4/mBbu2FcpEMehOlMthSGuj0 AE67ODaUmkO5ExEjKTFqgqG92RgArJiP2oecuVHIRyzgNixWRGl6nvkPuDolmeLXC9O0FvI/nr2z tFvti5CDbqDXqq0tsez1H6cx/zQp2ZrZqhW2/UWSJVCK3ytZqm2LzBrIg1JJOLTNupKsFJdW8hJO 4TCZx0g+v/ge1VUa6qYQ/brYPlWehdSp25+XK3ImHhejVkxNBcpY/vW1AgZKG6zwS8fY/Gy28vHd 2He/yLAgkLVIsvHBfFefskN7H/ROBfkwMdS4cB4wiQOsFIbBCnQPIKPuecA5fGAK0zbHHx6Ay1WM BWoE04SJbOz6i+05mjSik2UXM6j6OBQTsaEJb9YKhsxWk/w8dzW0xlCbxPOu3ospLGBHmtLqyMPE PdLLTm7ZJQDW2upds2Rhz5MHgn2Ww+FQseGCEBtkbfgDQeJiImMXjiJeZRr2Rcrd2K3HBnOQvfNo +MruuVOlFXSnBCuNMwGig5jzS7OvmOiQys8ZBIAvizrKtsskRxpbpQS40w6MQ8yrh1iTDlrLqPRD VE4IDe3mZmmhz1e3sHNZEJNY5XaMtLs+IB+jVv86AuV8qTCiOSp75OPQbHMLgPNpPIznjCF2h3jB hopxjInSJXwXFgOQ/kqBAnct0pKZfy48K/6vBwRGEooWnhHabNqsaoZQYRE7SaWi+LIfFahSHSr+ oX9G/USW86rAXTYe7h/DUDNJrh4NJtCeDqqBbU7okQUz5JdcL/RhIuOVZnf7g/53fWW2zZNOW+nr 0LRd4ZluT/ae0cJocoTyc+7lMCAlomFYMwxfo6vPOus0IbrSgGIJD4Es/K84qYF+RGGAzTkipPDk 0+Pp/WnIIUzLVBeEj2ZVFkbtJCEbwbZwAEL1H8Tn35WhwX2uyNzWFxCsRqmknr2xHc4MvxFehi2K 8uUoYvTO5YH5WzOUJxM+xNs7G23QnrS9cJAP0K6KZ+1/PwXJfcib4jLNgasy+ooXw1WJmtvvfEMH hOYQlvsFpSv473iHAW0R0+DI70EdHWXt+uNhj1ewj2OBwXRa6pbEN1bnyZpgJfhNAzf4qliQ1m9y hv2kiqCiwtaG1dkDEFgD74xuIzTN3YizGX/67mojyxHpiYAKHpstMUv8Ni0TOJGKffEYCrgorgLE DSCaUOGa3q0CAsoK8yzwxKxk4QiOTonwDnterJJ/sBb9FkKFG80zbu1Wr50wFsJfNG9EeDv6s/wg KcYtdehIiTId8qhS+vDVdJ28rfzPvuywEeHwwWoj2WE9aRqydC8QzWee3mzv3SaBaKSUtyAvs4Nr Kom2C5o8tJO3EMxJbYM8ATPVjoO5uY1b7sJVmTodbcFZLhv+53nBjfzGejCHY71+gV0F21YTUJ6Y eGnhkrCkiuvkMQq8AcnK21NDm5tY5mGdLkvbnuaq8VUxZZMYq5Tpf5qStKOGFbHNeLsWwlfGPrPg C0E56NfyozcFeXcEo+G8zLH4e40nAEfLorbGFNUXw1BUDok/5L7RjYThRHdH1fi+MkR3BzFoGS5J 75CgmH9Y2BaPqvwCp8zd8DdsiVEemen9EzKJYMcT+tObs0XX+2dhYkQEWI8FyUg+4XAKT2tIvEMj cLkqPyIJC5q/Ddv3p/dzHY9ExnO7BhwQTcZrDU4+k2R88NdJZmuDB7KvoNdmmgTHTlmkRhmWazw4 D9kUZvBdh/N6Vwftyzm6EsK5ruJVipZGB1OmvtBSzj9uLABMQjyhEH0fDGhZi9OahDI/PwliUz91 541mlsz6OJVe3cFpbrAF33lef3JY6wxaXZNFdqB9jlBbk1Oo8cRZRvldzevII9EJDNvl6KMw8/n4 9J1XG1+yUXY8dVctSRsq14kfsfcNuYXLu3Bx7xpTke9PvKHI5R7DeD79vwpZMs1HG9CNhvr/QP61 gSotmHn6c6xArJ97zjLsGT+PnZUn4wJfccpGJJTUQE+I9F8ZSSB/8qBqsq70VCm8S6qV1Hm2mAo2 sSQ2LMsgcTu3gk1w2wSYtFUvgHWVcxN25H1zwOA7v9QvnrBMv5TcDmlTVfsp0s98hIirJtJ7XCjz kAAkNM+Xg7RpQ1rYQ6XVV+TIfd10xFJYDexcAmSGlPL1YGALQkknHwGD3L1TjguMw82+g2HD/yiK z1bykGWue00DpCf1rXAWczu1nEaG9SzXheXCrNxCbYGXAl755wQxkXKDXd3FA7ulVoyJlfjK9RNT YLsyE61EvUNxVgBerfqVfV49YBl4E6areZpeKr9j9DL62EFlTFtR1j1Txc8oqSPcH+6mmVOjGed1 sN3BP2SapMNwJQWMCSqhWuKP9atlu718ecjIwz61/gXN5Tb3reeSMvQEFby8HhUdCMVXFCuzN2dD qyZSENgu3PtgpO/4Q7NHTWQUlfPS9K4E9av1WDyefkthFNnJ8T8iNOqhon+sW9xG4KgzzXjB/nqE Vke9bw6KbLulH5TBmfnppS3nt/Wo3QX7z1UPmbN0C6gdYOaIO/c9LI2i7o9Flvf9RNgfzFvoGFwl LClkavOQVbAZQHAcrPteF7k6Fza4ofQwFmoTY9diO4jJ/Nf1Idd26WWVvSsrfk0om23FIvdFI2Hm 9+U0MIVHtyW83qaTj+kUopk1Ufi6eC9mWanD28mHhmO94nG79001wEqGIZoq+ohkuRpf9vuS4Uv2 IG29IBVX4fnBCgM+TcwAn36ueyBNiDdeBFrk25wdo6FcC0b8eiR0kynm69NaYY6pRMFMqL6Ot/9C MoDWwjytUSOkauaRdcJLkJ/vS068o2zx+W3vpo7GZxL0vmWoEeZxE7tAkvJoHuTfWfG2IGYSSFus m4LOaEoNVCaHXHV6OqlfJZbtqYT8ZLY4rp1Io0yyVl57FHCJZ4vFxUVvhni6XjanRxutfI1SsUS5 iHEcjvIJSnI18sM8apFIyeCGWEaNZcwuuvF+wFPRqPR8aM/FsjJStrGF7OlWSTv2R0Vb0zp5nvVg 30JwqXmo7/WDZsgf9BSwlx+p/IuZg0zemhNMej77Z/+RQv2FkYvDHUAgrGdmEhx0PbJw7RZjv2xq yTEXVo15H+Ut1Pl2/rnRGz0c9/S3KnSZ63I5Nko4UEK1+rd/pNkU8Wfn7cwFDWMsYuPJX7pN8P3x rckVFCVn0Z439kGjwKYMmnYZVizVFnRzx0pBXJGfgb28rEdh46o5coFpWMwBrZb9LjQ6F+jpoejt oJ/eOtoLsvGMAeejsGDqMR/nIh89T4QZofPQqHmKYJJbFnJKwnWTvYnSni0Y7S7Ffr1Yc8HDWECv RJIorGSsHj8xHOgAVvfuSSjHk6AA6aOUCiTJ1gqL4BdxDC42lG9h4i/Qh1wQbjfCf+hqnWeTpkU+ b/QJF2h3TMU9IH5bnphuG9iDUUWKTCAD4orp8TLUM5RBr8GxWx90qmqvpY7NmBobBr3kfxWQnsvQ tEc9zGIZyE2CdkDPVJM+GZ6LUiSGEmTil+7cK/dZJcSEo0DM3jl0cCV4M7EvWeux2pGWUXEtCcuv ucMrCcgvOD1rvHE8wA4Xec9WxcxLEdeYT5XSzhaCJj8ZWFWRVKBLP1ug2JFFUziVc4a8CFk1qqlh 0hOXcZCdItdHTDnQqLwl6FUI+78C2GGExo+hGdhySHz40JfovGJE/3JLH5QPGmvI2h9kK/yVpnuc D/pw+I0R52TDpzVh6EqOqX773nPDVlNIYckQCfqus3U7yV/wMqdUHCyV7ntqFmaLK5pb1GrNDdS0 k2CFWxK9bnCvX7kzkgFUKT6Oylawlyc1ELd1p2yLBbLRSaFa1Sykobw04yi+mCe8BIEGnyzTOdNk chz4oW5aUS0328fgTlRMyjItrndv9XGsTEnRx7SdJxZJSv3ra4LfMWwuJocLZdgo7/1Z+A2plY2Q 0M8+Gyl1DZ4Xgppv+uwREGk6SODu9GGhbek250OYwrpenY6s9ZXvfOId/e8BHrHTpah6C6hz532M fqhnJ4f1Z80jDLMrwJFxbViU3od+D9uIU3UJQ+r26+JGNs9h7/arx0iYwsnxpxGgSXmr8c4Xnetr FvNMR5QL0L69Gkk/YeVl0cplHvTa57FwLYCxrWwFwQl318BHpF93ZPT6jfW4vSJrP1oah7/GzJKh EQdHGRXMmBScGQOAIl5fdotoiSksgShmZ1Y9yBWgG/8bVbXCFvZZ5eey6fFxQC42Ut5ebNgzWV11 cb9b25oLzTOZRv06heg9RtViLIyNbQ720wEbHckFJbIuwvlb9bh3rTpP2SndZi30g87sIsl+4EIE D4p6iaPX1zMzfosupxWgxPpZxoo48bJAy0/F8PGS3lt4pesH8sCLN40kzMFTWwMCDTNVqwilwGt+ ZABWPhsIccia4mfN08VPXgrhbXRSf/7Qm0VPZxkGQX1Zr4uOKHOd5wWkv0/orwMlk1h+bSKgQgoK eS4FJl7P6NlfuAsZMXYliNDQg8+ZNGiugHERHhNAOLIkDsBCSsmdXoy8E1ishl3h8/dkBgd17wC4 Lm5PPZO8yujdivEm1a02FWFwcaEY/eFJWJrK1pYRwEfQ/SUyQ4SRP9IJEbt5S3S8dTqK1WUs44oK lC3vUFlpBwuugMrX3W8dG0C8ubvbOZf4+YDSmV5xX1skLEEtYKCU9NzVJoDIkj6NvYfYni5tRX8e Nd4514hGNsWYO5eIsPY93xsWjDwpqiD/GTe2/u30xSOxD4uZztrshc8VIM1npbAaHa0XiMT3LcKj 87OJDEgShWYmAicilGL3mvFohmO9Mb5FnPMqYOZwAaM92+GmuRJdnYzv2/3iWsr6QmyW55d0jUKC 3HXGppVaDT5Be/du2Ap9F4uPUHVvIV5aE4e1Ms2eA0jFcbactAMiDuS+RWGYsQOYzNUhfWuabtqV BDfPt7mifDkf7WZEUSqZiCszvbrwBtjLZJw8VwGHA7pFPD8q64kVKuclFdplgj1Jn5rmeFhAPAEh Mk4AL7iNnG+9PZ+80HBkYM05zvmXkfia/DxFOSM2/H27ZkIP92PfWaAr6kjdF3zPgisCgPZIKBkW /02I5fvTUv8P+1cmQooa0aMLnI0HaFpr0t3rYOhCr17iiffhdaSVO8tq1W85qe19u90Ct0YIiWVb 3jcKglCpZe91RUZmX06n2JXSkMrYIHCqXVKOL3FHdRnm4nHrgqrOiJvcT6nnPGDMIC+pG8ssg/rs 2n86DAFiMYBRSLKItNMkA2dYfSax5/DfqG1a64w+1O77e9QMLow5daz4rFjvRWf7BQ/l6w16dDFM 4YWtlKAzRZkBu9yKLVUyL6KeWzx+4y7zR+Sd2bqP0jkyuX6jLn/BaGPSxeqaadakeFRTOfyaMleH y+i6S3tcugjd77Leh+WtuYprU2ACOnkCH+DjxH12PGBSQSRmMGrcyFM83F41c5YZhTNEKgohKYGe aw09RKzmzLYo0KZ7FvV0zXgy90SAmRyTEcitb8zArEAxN7rRnzN4FQnK3cD39Bpui/dQhHK4Id/t Q+NaAEm8vqfWUw/8aRpe38QBUKeXZXaoSuIBnz5SHj2/fJLyCofh4c9k8rRuJlpR3AYqzxEYu6DY Ka3aerS/YcJLQKJHFmXgcNdWT+0EuI/SdFJTq/MseMpFg67+LQC4hX5bRhKW6N9a9RdahJYKZGW9 7gZhU36vyDxPgYKDjTiTzU7hmy9qerWlQtfayU9SPMeOaH7WGxgdTb8qwGXAvKxajUN0s0RzlHfS BolQHxDQa+mSIs2OrKXWhe4yjqI4DeRFsnZuCHL/u6G6Puu8bIkm8z4/JIMtZcWE5KpflnuMv4Vd 8E4oISHJXr3gHFjlHSdUa33Puc4TBsMba4FHbjM96gwKn+hq4SQ+n3xAZj35f4yCu1IJuI+hTZNM ERhMuBTCjWkOiJml2JAKpbnUpD2pjeT7jpg4aV8eZ8zo4cVP7kErWOvXkaHIs6oZR3vHu8Y3wW7u DpUb2bQEYj+6ECcAA9tb54Pn5RFEE+VeMMwcO4yLS0+LXb2gPmpQYeJ8XheFKLAHYPbi2wkAmhTE s0ewAz9UJscjL7ZI7XoXrsz+nD9ZWGKR/BPoDJdaanF8trDT8gGTQpkt2PkR9lt5MdBQqXoZ7zjb 5ZwGwuRPFqyeel1r6Xc4qSUG250WHmviV1W3JJF6eZ/0baiXyYi57AnwFkR0pYktHSCouy7JTf4Z 4Nz35gF32KGd2uRvKaSBkDUYlSXvYfEgZguYZphXF8mpZGHAsPMJjRVYxLolj6fm8l3nB6p7Ifxt gJhJx8OuADgvXvm5AODe/aminQmnLmQkTdFyE2J6iPDZHbPR450nmiQf0bnYKEhH76tz3VqmlRAz cGq+ScxCS9+Z+kXDl6m0M1THP8JRuNz7qdBKOWBWtW/lEz5EhT7mNt8K2oo719WETDxatvNTQZm7 crcbN7Q3ZPSujYv37MujuX89kjrq5cj9nQ56LlusnjtFB7Ft7T63m/CnVEKkwOo11I7NX0A++iRx KR6OU11iAr/K3Ke26fO89bcDw3JQu7AMQx6mUnQnGuPmw4murd+6usIKXVBdRdzzLznTIz5jFNbQ NQOcPj1mZ2niQAnaxlVZz9Gz0G6KiqjrjK0X15EvcTMEuhJHgtlZU2/sd5Y4Iy7qydustN+ULRaQ GM3Sqg+FuoZpjmm5xkB4CXSsCDoqDTKJJhEXpCTnoGKPib9ZeOObd/xXYKtzCJ+k0Aw5rHDmRnK8 Pyjjb8uvUhm2nTEZdt/jmid7UXCkioUuTt5MhOYM6GIaWhhH9XJ4wN4zQWw9qfEnEcNIRZ7IEVUD r6VjWj81evvnTsR1Y/4OvOdGbB3ycQnH+0MCs0KC1JGbkr9Pl9mWxhV/L6objGeHn12uwBuJKfJU QP3lRQT7Ph4/Pz+ncMCo+sZUvNF1E3rParidW+Qpztz8BsAiIbH6DNI6+Bjsuc15/JSA+icWjk/Q rDZHTNj79WChCFozN6+cJR0v/5HF7Tf7RcC65YOCcodMVzV5VYp+Et8imMcys1p4tJjpL1k+N0xr dskW/IzJ0JYIixZkB4j92fjcY6ljSSUk+q0CS7DuRV5EqB4heDlLDx9iZ+Ud8y0xxwevpAkOO9dM T4dz06GFSm8bAn8i2vBjxbpCy3LpCutwotsS+TntO0uBkT8LAGw8goOZngmgRTCwGOuWUX6NvVVJ EsQ53XXVKeChbHtsHeQjq2VAyAr5e1ibL2TUvLLavZzYagyLVvylYjLjpZlU8H/wuFwsTFcezSrF maCn0wwfSzF3b4quaiOHAYVBlVvd/CEp7zziNLg+p5O7VZ8YBFVtUIbSh1uctoy3DhGbbdm+dvrg TrJ2l2IrUrplbl41m5hf0KwNv9GGgWhHQtoFoQ8fLsVTRr8JOWwdHYEN/rdtUocYwwxUM41ZE4Ju 5cXsUeTqZqWr15aysDx6I7ORZxm+c4kRi4hulBar9KS3mMz/zQClj+6UyWxR9kKo0oe1zVSopCFn jRSUYkBqglCaWPPVUP16Hagf/3hlnmfCF81HXCFWyoCvyT6+Yd21q4geVXTLRG9ga2tzX0T1KMG/ wJWn/mZLxznsfCd5/UCHMMaS2FcaDNcpPRJrxIyLLq5RKneCJZe9UG4SbT1cUPW+KotUpYvjRW3q TQ21Z0zrIeEvtFzJOxvmC1xQb4638DQdCseJEzCQyD56kkJJ/rhegysWJLvfkJwNaFMS68j0L39Z Ed4cUseP+zoIroPz1IIT98XXIeQyO4DhybFe+E3h0r3psyvAWHgwfZJYzWGuAGkbmjLCpsJrs0Iv X37jswo2njdvsM6uQrY4y6Zve2WwQq8Qg40zhyTZAXleO2sOHONMKU6jS/46Cfh4ozS8bIM2XdVF NUhPVvwkMRJ6jQ8KEF/J1lAJv1H7OKQShEHfyLYHgOmnPCxRRUjY03lxS5uZRPPZHDIjebWgoJhv qcCrhsYcuRij7jpOXXvdLSeyNDtITUEUjdw6gIuuap63ys3cWQVXzCZNnmHqCQi0G8lExasRCoHn Jd0NoulViTVKkW4xSVrAiwRSb+U4z9Hs7kRZ33ChQ1iB2LhwLLnFLNQOa54+dgBHVZS0KRsP5hNJ Zbo+g2oqT0pz+nts/x4b3K7aUvcZ19+FPgNrR9CTV4qyBiGqpzPtmpXRHIh8PJiMHBmDTBCHL04J UpAWko6ypU4Xtr0hUJ4z3JmYNWN2fm6AtHo/M7Vx3mb0Vo1Hs8oQkN2BnfCPAW7EpMmOhbtXhP3d eOKQntaBDByMhtSq1fTM1jjfDMEg8YIAZyXRvZwuUdkjw/7p38hM249SnOxvcPP/cjj9AtF+/wNV s10NEZOBdj+QYgser05h9RlNdo8/hv5myuIrS1XtTjxFB0fWbv97n9dxGO5jGo+A3xCHOEqePh/t wjDvyrGNLwqrGKC7W85b3MIRxSYFklDmih9rYCyA0/YdiEpjtcNmETczBK2Z06ye+jXDSJrZp8pk UM6uSvJeEUAjL81gpL/uVGVMUtDuizdfbpj8hrRAbo3jeKYjWhV1EpxuyICEuxENfaN0Dyz0fl64 ccBjZGfpBhmeXgzXbPTyg8P+ldZgJ/pOUHeepVxrgRBVyCGFJiyUSlC9MQOVcToIeVUP93yDrsAU aCkMFaKOjZAkSthQbv1BYXB9iQaD9QMiPPSxZxQu0e+WK6bEzwgPSqpH4TsT+AErhaTdPEI3DAey /1ReszPur3axgcnM3HPLH2VVFCekhtIN7eXp3wp2DVGCGzj/6/xA93XNOqQKDjoEJAMblYSZCiM8 jYR7poaH/xE07QNyZvIZ3SKq/l7YaUAzou0MibHHZY1Bptd9Cud/1Xc5+QZsdr/xU6EYyPt3vNje cb4logXaQm19M3BupzCfmQWJp2QYTfHb1zRIT0Y/SqwWAFndLoM93K4/1Q4bnT3rSAxViBlxEenL wFEN1fEDSaW8PeVZFs1RpcOTQrlaWe4bFvnfgmaNAtNIHs18Fxl5H0CM9/eo3FjCMPW2P1nMg4fI uepUHXlEZD29pKtx4DsxPMJNrcDQJk1N4Z5z3QGjYzDZe98nO4ZTxfXKIf2gB6VpIEXanT/b6slo Yv65xeFSE+73b1eJVKLyOnN9b/WmMs4suzz9xGeufE4l+0O/td4A0aaZbNH3pgMr8Exuf19941rX XEdh0Uc5pDHXFtaI5phb6lR5JGuX12uysapzga3pdpe7YXmOranYubnHa/RICT2oU5ctFQKkEljV ppYsPZolLJklqfxSxTLF5dV5ctlK4zp7iBIPFSTpIvWJIIxBv0QockHEmfEzpAGMRXYv1LR47hXJ RlFHi+8NfQOZRzXhRGoFapP4dF28OYtuHahhceQgeYYsdY69s62XnmiAH8/Z/JLZmH1jhyh/G6Lr yLnKkNSqOCFy1mfbR6yEZ4uGUJY+DqzZUCCOfQXjuxgQhDvd5j8nHRlk5aeL7YwjOHbkX5nXvOZQ F3eW6PW+NVGaTx9bjzak692MLFW79Bv4e5MTEVH/9hSDFE3MV4WtXvb+8S0U5IFZ6kpVAO4wCeLw pvTwKaSh3m92sJ+AJkQZfaJ8lQHSQ7SZCD8YbTVyzWkbfoXpKlMMY0xE1dmaWlaR7GZpWzbcQ19P wWahwCAgyyw+5nxIg6RJYVKz09oYko/vyjk5rLvw0ZALhXeuTz/caoZ1p/LxyDKx/toRwCnPvvnJ l1fhUk6AwpQidM+24goRSfZa3PLeSOAKV41I1xeg0S+Cqma1wmFBDIcwFoTiLft8MiUs8KTv0F04 JNDCG0WZgwe3n2N1AfCrLmKGzo5waNl8Xd/jAS8e9BMbAQBPp1GAXDiuBL7Aj707qY7HH4ZAFqK3 pCee78zKSjCLe1Zw+7Rmx+v1qs1IlRTRkS4C5GfrdQW6vsMFvUwvDxAAO7UmgDElPuwj4WzvAI2j qrXxrtZM0B6a77uFBz/rOfNvj2AnXoHHuxJxz4LSPI8Z7/ucnS8vYvbogMWutMJ65eMW0DObYfso L2Lseds7gglRWpfVH2iVTToIlivJHQWSm7iA4cDoWc83VegwwrbojKUs/5B9s9ID4J9hdM+tzjVa AE8LAHg7FOtNYBNVQK0vd5AP35i1w7rax96FkEFxZLU0GbZYie5AfRNigC5hpdnnq/Zs3j1S/fVP OQealNBoY8QUiijMifevN3rO62OFWdin4F4pzKaNxvhCbayVvJi0HaXkRfaUa8iyMu1P+o5aVd5o allLp0cumPsa8uA8lB+Gsq51v1rBG8HryfkaEUktYA6id7SCe7iV3sks6PS4sks2qLqsHugT/ENb 9tAvGyuxa6MXdMzegmnFV3rgdTUYKFC3SfCghmYM80HfzJkd7NTTA/GAJ2wYMyNBMVF8dxHvAYrA UIBT7ABxqJmL+D22DeFmI4I0V9534Zu+xdEO8uXhFImiL2lcwuv0a4NNAM2awykM+ZCmo2agt32Q 1RmC6fV2MJeeYJEbOs8NQPrptQZ82wf+3FzsakfRMUUITFINl2pJrR1GNF39bcepG+XfIRT8YE5b 18VrY6fUxNAek4gYIYj2G9OmJkNlv/8A5C9cFDh9Q8uIhHlTjsOgQ9ERWSPhkH0nZQ0cFmSLk/oD T23U0w69nSxV6Q+GrzDryeh2D5Co5/YuAxgT6sxZGxvLZ9E7lan7TPp6u0IVlaYYIJzmtnS997om LYh0bRKxWYEZVGEAx8Smn0vzKWbG9SlzUiSMt14JwMh/CQwSteF1P131whqZgdowA9SY6/y+heYb VVyAp8iBI6VmM4Hmt7Hk9BuGEUxGZn6KIQyl6EIw0c8uEX1kY+AexAiQ6FCxCDganEoQBhPoGF/I CK6LUfqVOrJrz1X+Tr6P+iqtnDtf/5/9vaEkMFQ3AQtC1S25mYTjDK4xUKHfinbdc2M8+zTXkYFI COB4Id9u13Uo0XCq+4NSuVomvZFh/VoPZMbOBZr2QdX4VvKX1O3Jy/144DWnxt9ro/RIEV71QkX4 Q3CbaBnrvJDDOijNRmjNPfFhhnRzFX36AbtJl9VjlaZJcMUCOrZeKIM/+KxjEsZjS7QVuctHdv0F gpasc2oOiNuUPThFEkFo9cqvXPnlxxm3pk3rWOlTTd2ErTD46scpEBt+boSaj9gE26vrJNXer1yi E4oB8qUApg9rJh6CsUAWYdr/piSROLI1BXnyrv+vwEKbJr4y2axW0MXibTyIjVe76ZKHucg6eetH qJmaaapS7wxPocCMdNMZj36O4DicPHPDIs4aqB6EYnSh9F4k06eFyzJlzMDBcPmG7TUSYTmHBMmY KWl1Jw/loqJo/RdCIHlh7T1uDqLoQzhL05Nfh9C+bppCOKGcRcMhK3ByjRH9iKKGEuMo7Nlexzxe MmA+Eavm6SnT1OiLLJik0MA480XKLkFTNlSEPVZm4LK2EQ6ac5cDxlc3s7d2+1DQpuGlV0QDwsqx XHw3iptTrkT0W95Weu+Dmk7QsWPIeyqc44cNoWLpfekRFgBu7dKJQHgjgucvAUWg73g6Ju0G02D+ BzfJjEDr0+L6+QKzgYbSFBKpww7WjdRQW75Pi+1q8ePZKgnRg5sAbphMPLYGvkqkmqFwdKdJ0Asy 4dwSntIkapY4++9cLjIK6h35mu/J6QJ3A/EjX0NgX43Ly7ZZxOY6q4ZwL06aNZxBDLs7YnT282lM /JrARSdLfPjcai3Ltl/tQuk0GqIHn2GZZnWTHTVSh/AMiXSSplU4APb6n3SdggjYedE/Irm5BAA/ +aV6fGYx0rZYdBiytICihEemlCjzMHjseAZex+az3Wfi8pOFR3F4AIvIROA5PWNk/TauZGpefJIO 2j1PQlDxi5UqL3s4Y/zeI3zi6n0J7j0T24abJZ7DMMxOSemY1bRCYKMetyHyFJ6PjGNyWiGIYBV1 ZKg+HubCnsiuUe7Ve9ZQGRTYA+bAcCpeDcg2cXDU9mfTyycq/Wlp4IEphvR0+kFVNWdxazBEDmr8 mk8DQ7RsJ7Acx8MZJ4MaiY5HlRvtVAxIEpelLnB2sfrHfOU5WWiBsq+SBL4KxVautsJKkpOsziBN +/jcFgpwxWgDvjDUgeAXfG+3OLSGvHlQF5O80tm5aj+Mzc6pONjW5iKHarn88a59EoHEwmwEiWwB +ONMv2HwlRxTnN17/YwbBydp3DqCvE8dINwL4LsyQZ+ZK588tryBnsz+mVtA/mjLGU8+wzJbWSyR cevLGrNlHuQZZAdRH0J2y2xCMm81rzkkeHLh7ex07lFiJJPybJkPiu+GbmygVKcqrsF4UOegwmOQ LXFLN8KyCpA34znn5SEmi54XEOQIqX8y7F9dFizJx5A1bOEBC0CgC7YMzWL8RhlCmdO3G73ThoU3 uU/AoboTmnRCuosVEhNGCh/3HDMC24/rsY2gpi4W8gNqg6YFIPfGcuY8jWOdeiqikdMzTxZUjLT/ OZsewoZ8oN7FIuZDXgrcGgODmwVp4RTOx5MXOaziVl1WSxGzKqKOE4qKkD5JwJWtPo4bclWfJi1e lEjnfQ1VZu41zZuC7SZuXaoKtREUGtfKGV4Th8PnTCw84Mq77CUFPu8+4w0oT+YL9PS6UNC2Qwvb eaV1vqy8rN+za5wgp60zFK0/nlzUjXV+4u7mnVplPCxNTD/W94/o3D0Guj0kIywBVvtuptTYHiyN zu1Y9CMTA+W5W4tFOVrbTBvD8xWFPHwx6FcdUNNAtjUQHax4MIUeaLVG3YYs23rU9u0Ymnuk+mnB bup8uB4RYjpB9VUryoT34qCXK4+6hDqF6Eb05JSeCBJE6KWuxjhVhBx1L+cgikOwgoDN0B9CWlhb mjJ5deytXAs1vywKH6sFiUyH99REGL1rbTur2n3k5DMgC4jDRSPD1m/08xfNn274p64XrALKyuYu RomvhM+qa2phLdkhkJCTKPWTha6nQpwjyNWNl4eBn/YnuckAqsNpyN779Mryp/HUgid+xTfdnVAS 2wYLom+izNYscdnymIVUPqxFh4ikda9YzjUmo+MDR5zkxeIa9iAAC7RWRHfQV9/rdQyCVsVP/f93 vGBfVaAEck1GdFQtqV11DM3ZEuAojxwixuZFlYp0LKP1T8lUoIh9W10Tp95EMBeMkpw+xTORggvD pzMOPsgTu0/rHkQC4X+pla6Ey4GEFDgbSdNco31HC+WzLekDBNUQ+i32UyQJaFVHDxjUcJZbQjCJ mTXUZgMT/zpmsjIo47f8Rz3Sfr+EkYsIXrDVTmw8ZzMnfD+qPp4AubZY6RMT/kv9pCWCX5Ry+qwm EojEBhxA6nAr1hB6ROwUVhJIPi0Dc538mCsNEsy81vnU/M0fMvIGdog1WD3KgT5fA2MXGCUPttAJ 1j2qnLg7SgHqwiIg6dMf0GRgvnyxOHBAugJIBvjelvwh763ksNM1kFc8pTHdcArnsxYr0EHia7P1 GwxBK3BLc28/+r07Zgb0tFF7s0XGs5jJu3yP4Lphv/EFBItTqyKIBRmEY8r1TwS3hRzZ62/gK30j ObAOkm2VTli62ULZ5fte/eXmFinwOxxJK59t+xZFrxZGSev54wNb+pwVhuT8KxlTzNzNSzn5HdB5 nHFZmBis64yyGVDXuG+dFsYWDP8SwTPKWb+RD57PC/YeWlIY28ZLwClLBXdrctIvNnJIJWph2gfl zVgSRv1clJojC+NaTPaTZruYp8yr1UjqN9Kay6MhHx175Co2Z1itzDzpH+hB/dVgAVTVehW0PJHu MwQajCY16fWLKUkVLPxprsXmA7HwtM1aOQBotKHPc91+psTxf9KBv+fHG63iVFCyPLORj56IJbUt Q0mD/Rung6nQBH373cRsw0dEchXVt3mq1I4IRkhPPuQtaX6Ni+VQbA+fe8UD0qYp3tpa4cgEpQtj iBRUYTIlHydBAV/J5i+Cp2Db6uPOiRhDb4wI4DZ0o3hhgEjUaiKvEwo/V48rgEs71FTCnq+2Otnd i9AEqGHMvqJ8wszYw83VhedKSHBS3Zx7HFGnP1AmcabIxaLxMvRYnpKtM6LMhCigun+pTR1lp56Z m5Sr7elqEkKaPyxqwXWl65LxNg4/3A1upE+fkHIQpooNqJnu54nqb3Fa68nOtjrkkNESKnqQQ6ED mRUiFMN1P5tkl6vQrfp/ufbYBPdvl0OF5FKpRl14XflmQwPuHHRqgYKZpszlMW6vT+bEwyaEzvxl 9v0Uf2yJL43xMp/8OHYenkT7SbM8Vfs//WKNvPJcMymY/DP183koUXsEKfazhr7iY/KxAZANBGLm SR+3uSYMr84CUY0J9J3FUNkPScQYJPZ6iJajVxadw/lXjGqiettdBgvyJUVzuQKJZG0C91EDZcqO 0w40Pjh2r3j+0IUt6g3QwlK7nHHPWLpV8SspNJfRuei8Vrdg12/y5PWFnBaiWrrKuIkE3XcOKzQg 9JOgfhyT+TxK3qDTePSOdy1BGg8OniofW54Vx3A1rVMdkXwS56ZSCjUZNojGQRuPbgcJ5Ni9Rbkv ltRjuzuOgS8QrXKaM4ZZSYAMea4GXhLZHk33qehcbnCSlRcA+0rIjU+my4d0Q1CVRJ4AgYO7PKFl O2T8vPcm+/MEdAarxVXWeLj7RR/x19fskPIhKwZsVpfqwGv8NQ2LT4ac/7dYGFhCWH/Lwt5hy8qH 1MLpNVykYn/N1lF6vW4gICkL8x85x5HqdftikTa+nu/IQ9kR8IStOecyUwtHn/3tki5ICQPRD2B+ VHzzsNrfQFiXWJBDl1ewFf+7OhnJ6C0yUVxZvBreyooXJSD7TQ798L4YouB3Bz791gUyQRRocU2m 6YrYYKu/4AhYZK7EqnvAyf74K7u7348Snd6/A4la6DBFcHJLKQjPuqlLobUQlfi15lvFtE6wwb64 ex9E5sPLNuPs4Gl9Y+sRGYHhF0TcK30baXrBBFECyiBz17JMfIjT+jAiu3D8EDeDk0ei4SmP1fD9 omufMjphCkMrguO2jfe9xdnm5EbOS5MhElGvphqun/LfQp/qJ92nuBuq1xK2H8M6hpK+kv1hV+4C sjj+Sky2uwgI13/7wYVNsKtqQD6JAYpc0n/7X1LQ7zRAQHaLCWwIe97VQpIFqewwwPq2EJhql5qX nFSp2Femea+kpx1m3CyEwNR0nhPYtxKyVeAxbtvl9kvvlBfj6uZ6/Ua1f+fOaRNPff9CQbf4fIM9 A7/BLXt0roef65LwHJZrtS7iBilA9vo14BrIebkJwEote1OKSCdU8l88/5rDefnF0ECZ6bLZWzbK f3zZ1A4Ctp7cLNR/XewtvuCNPBW2aLOBkgRIbnkC68S/aJ2OWZjus/aNfXQe0WPDMNWjleDE8Goz FrEU9Kh5YwxaH0QYRVl1hdbm1TTrZ4BQjlRWMwgc9pvvYaG+X4GH3MDp2mtJeF2KHzL1q2zbglkM yVbz5eFbZ0AR1WuwQkk6yDdD/ASWXZ3YUzIbJyQ56aKVSG/laygOr74jEnvzxtlTUKCXl1DdNsd2 oncCcNn8Xs+5NplL1pE3wKfvMoQA5Luy7ZUJ7SDPR/AliZkQ8jZDBkJXd749XuDr7aX00ssMgDdz AoiVKfNkwbPSF+iXzp+YoOx9BSj/Lcbn0H7eha6uAblG5jSeh48gxmlPKwAbdPfVXKeDJAvbvPAv ahIdt1e9n67C9J5YUV5OjCQl6o1pGDJDdLOhaoJwUnrrMBJHYR0ODdoBHaMCxEYdoYZgOzNE5/1s L8+yx4JTk43DNvwhsZzYjZ5ZX3uFlcBRWl9s1n+yk+lbyYkJ36PrBIbGTU6sB7VZEYTr+AmGv3xW b41Cgj8hvNVuaolcdIxek5g5ZJJ7mPDVxP0PwlQdoiDZha9akUh535oNa9JTAQWtczhN79IOFdjM ezYYl0F4AbMvF82NRDlnQGGK+3eDaNI3+trpv0A/geefaf2bnyCCqxtGYs4s7KP3bn9Y9NSildXI zauvkXV9TMzHeF1Eq62IpGOLlPdPfFJsY7un+Nya1a70eAI7iXi7YVcMhlMO9MT7Ado8U0FtNRDv 3vE8ctc42ahdtH2C1mOERBtnCc85YB8qDdFnDU84MYEP+z0VSw27YmZCpu2LGak0XH0+Z/uHoEb8 oj22MfQiwwM0a5NVUcqaHNsvZxUBFGLYdg5HjRhlMe7cL1D9YT2gF0xUBXfQfY2SdXsZ0DBGc5Gu 9ZTYGt9zqAgNzjNIgLNnmLKIT0jJKDYvuZVCX1dz2SuCQSUsNozzM3+nL2TB4rxuksZsmmlmmxno 79uxZ1AvRgdEvelXdKSGLjpNPZT33riE6ySUQRejHH359Bk0dHisFw2OWGy/VmZ4G/NqYvQupzEL eYlkab9PmuHqEs0FgTDYRPHBKvt5tdYI968NZL0ftVpwOEhXWdApIQIPn4HTZFI9/1rHMQ6hKnSh 6nrd205iXd4wv2y2NC0iE7ApnvVM3aIIWYM9R/Mxvux/jBhYFdvp9/TasfVVa0HORqB14kotjyjU RWiVh/Q2BS3AniR/INcOHyPIJi8BwwnS2iwBCr5kR7I+g3us/iRGosA0zcZ4hjGhmVD997I4Gm6J tdooVqaIXaBmcLHg0IulsnrcdieDV7Qp6YlmsreeHpnX8oJ7HJWGEmau2o0tbwHeWjdWaJay4rtE SKA/ji3EXflpUe3P8SwPsrL1JpoCQ0kFcQozfaQXdn5Y8iY9G0B7VFetcW/ff0HtbGWx2a4B6LJh tUAgJed41yC86rqCF9qU4FL/XKy1n/sXg9ZiKZTeqHMPFe7Ii/UbSNYn0J43o+JShFIQJq030arZ ih12psBoGJY48ZTz7tQAt+ud2EcBX893K2HS8rL6uIVx7et3nwtnyN7v7xtPRt7/OvVogo3TUP9h nnIEqUCB25FS1QAmCu3NjThVEBWT+OUVcTHJ58n7Tl7UOdStCxUVhqwiGJEv7CIvDNQhfjcs0usy ZKx1FFBgS3z/OIdqWf1WJ+fApwZ2OKUbAHUeqy3VVj2Hr5SvJbEGXvUAjIVxF44dv5RHbpuIbbAn jWgIAljaOZ8/g/AOVualgXbAMZS61OZazBpkNX50CQyeIjXnA2VzVzeIvjoVXOVAlIQWfiGN45NB RXIBVQJckZXuP6SBgYuAHH2d2tzkq8akHf7vFqtO2N4rf+zuCWOHrx02t5FPHHUWP/gHjSQVlTXl 2Ql2T5WDmuVqTvbEgwPx/q7KHpqEowZPH3ldAWNgVX5ndcosUbnjs5Lne4A+LWobSMQrf2NxgUQx 2ENy/168SE/p5vonQZkI3Bzjcm0wm9VsoaPEvGUjQdYeEvYi05xsSWUaJYIOvykP3DBYdqBQ/aqH /wVzrjUZf1OlCWgjarYU0JuTqs5QkIcQkhOAdzjDAxHUwd9KEfzKuBKbYjGsLy71BnvNmE2nv9Jq GGIUBxiuA/gkbqJIDdyZm8xGvy2g1AWT6f3FTOrVd+UNNKxjrW6AAmACRFhz1iBaz7T4g80u8tbR rJfOP09oqGcm/uHBlMVk3G73/zmO4+x7ZicrK7ldCQrafHHXpdxqkOtdkIorFtFvK2fPtslM6C8Z w9NKHzmoyMFLq5xBSLF4l7L8jBoekxDfawVGe+3aUeFvNsF2E+sAmxQzJxeXuqToj13FgUm2XUxk mS+px7qviUvWrWIFKtQ2K3X6xcEBXkld1Xy17j0T7UhmlsCg4jIXKnK1E9m3GiSR/kw6JR3Wn7Bc 24yNrHLTX+3bYNdNZ9l1tS+0OzSoM4H5SShlFSAsvrUefyXsT7DdrF3V6mi04G+LIjk7skbtT+il fawiZPnt4QcYMBCdhy6d03ED1/NewfOXAWCAJVXaeEYPFVNNDdAfaX9hVfFKEp7/hsX9AZgmZLNJ sbJiXZfOzn2U8kY/iWKTr+r6nbHQeVsU3JVf3m/vHkcmEIwl/g4VLIzqvvvvrKZC1IbvWR1vGdA5 bKZgM+M5c3rtDerbGllSXGiIdmuJ5hJaBZPBWUEER2QB/eDHy641XA28L6NqNhtxTVWeSfad34Fb Vdr1C1vnRIju8myYIPcPTogxVGBtymsmwZBMXeOXtCX3gFZcCRQnK5pG3mu8WMjNSD3g58Q6+L+P S3mfz1U7rXZGUFb71uA6AGrwMIFR5WU3TR9YH+eD70siaqLF2F6deH1rh3IS3yNtXT+r2tmUN/nt M/3iDcF5XT+UChaBvB6FChXJ0ZKM664w7wRu0fYRGkqMt0PKDVHbY8pOQ609YYUk7ICn20WIvD3z B/Q3o1Twa2Si/jpWE6A60raM5zjy58d7tsKznCdn9ZstzwybsSJEudp8sZhjSwyC57B6RmVOVOOq ahRRzrfEAuOG936O15bXo46A8CWAVmsK0IJgu6c+Vz9l6UC4jC3GkFAAbDK+oIybjaTV9xj7VLCD CI8aPIlzJpZAgtkB0zsBD4nMHNgUPJ02JOpRktTKKca/gG0SgGQD3ZaqqvdPH1s4czCq9zGjVYcB 6FnUpqOC51isuTO3mRNqYHraZSqb4EzxoTw41y5ECL9P8gm5Dh2aqB5n81xGSDIVFGfALyjD58GH SSe5v3ue9LGqYeGQkDvt0qW7ROGEXsDqBYwJ0Aq1QHp3pSI8k06+uPLHwByQ8u+13XkTtst+iwJt O0XFJWRUI2EZJXrjPUI4WIMmTF1sgYrrZpoHYPCse30dXoSM1Oz4/L5scKqplh9rE4pEumN8c7Od KXuBQtta/oxOGnEB7oB0aO/OGPXZk9OkhcKlXZviUFtYOcrAN/9cZaOubkNpRCQPeiWLM0Ci9HsK mqFs4CKhtFSS3/zFBi1PwqVOwPqfCBNqH01VQJTQqZPQgofnv8JZ8F5/TvcXPfmkFQ08dQNkKXS4 BWEqlToXWpcybLJND4jJGapUg994kVpRYHzVYXqwS7SjRe9vc0ditSg566rR7muzNlzMFnwGPByh w4sbZi0C5KHbWWKV8EB69MJVgaQFwmGRcjfykDREixLBiP49q14E5blJiuupf+vAZfvbk6y1eXJz mOZdsGhXC4u8212HNSBV4iUpRosSj3XT8VLtm6mD/VZceX/9OcMj2zG/+KnSPf7FhxHkFM/ArC2R qBxjoI1z98Bf+fwWC01W0mMT7+QDIAKgp8PnlLbSSZdVYASe9Vnqr0xsZ3YGaKB13XWvwv/q9j3Z WoFkPTjtE4xFrFAUtkq3gZmhItf9VGy5VKTEMqYuekJG/T4mrqQZYNcFev/JcGfyJmIVx22gjyVG lbpAacsKyYifFHuM5cswyZOzDckdHqywQvP0FYLAvH4x5nBUw5BmFwt4kxQdiiaRk/N1+VL0yABF WwBkKbA80Uhm2XAtKfFGSwlEPevMOSnQzl5nyPsWkAOM0wtJ2iSQbbzd83PATu5lZCvJvds7QsaS UusBM2QvyJIed0tkJNclt6Wj2+HvX5FRLfDu6e1SEnpfFztvt4tlnLr/sjHtPsJzg4t6jErooPzW M/+ioVXJZczMioZARfbUJvP+u3RcahwopOQ//EUCp3vcvq9oCnd5Otz3SrxwcNrH9HpwRRIVTwJB p4l7TXoT+cITP0UC+zjrJ+A31IJEsr/hgRfokkAMXBza8NbK3NqAl5I0dnFQPkqwajKk6Bee8ze0 cy1MV7/+RuBf8+lVktDnabAYY7PKyamvTDrUA9zy+MSPfemn9CVjSt5WgtKQN/HsDjYcqHBrQ6Sm 8/8QHK8TkjNdZTSnKPgSf3OujWacWHESaymyU4ATFdPcWtD1dIQEXDHnoL7sGtBHz/2lV9D+4uMx E+L1yK6A7FVi5WwjdagEkxjJJ2RjUgT3B8L+T/gU2aBgijvK2asUR5nKF2Z86KciGYXCzBBAZ3// ts2zSRGYY7bOFT6uTYJBzJgPvKkRkSoAFzEAAYF0RtqCyx6NIflpRitFbBgsy9RLICBxMuTlAaUU yVV4G7K4UDKqEkFbB8H/5nUsahDsq2fL9uSQiB/HrTOQ3A0BeLLkAOqto3NdmJNir9q47syA0fv5 B6xhsUL+TjS017Q7Gsg8hIAooHRgOi1Z/JHAEulKiLjgJVk1NIEYgBLrcsrluVehI9n8nFyc/u1i 5iS/D81MgJG2VQFpv3qaWYG1HuUVkTavZhxmoflRIjcmAxeyOuGD3KjfSa9c+Ok+mNMDXxZn5t4Z 5+/J+CgplMnb6qft5yoUiO1mo4DyspYWfSMtNOkQSB6iebOcKvW/0gACw/MuU6R36+p31H2LdJ1r Sje4QC+CuI4PccW+5wDeA6M/iyq99MWkNMOnnJBGgCLU8JvBZFqmpSf7n5gyT02aBKm/egf6Z1El 96WJbZb6Yc7b8myGdFmhHb9wZMIYTI6xy1/63gZOQV72gn2+aVOPt2PRj3Fh0pMEGvfsL5Y6a0K+ tOCMSiPMycO7Shx2YtseE4/bu+HuOiNal1g14rpoSuiu+KUfcQ4H2dnVM9xUpW2/wn0kjHdRgMS6 KnrGY3Lpl4oRQEG9N+6UP5JoOQoAyxHFdoTpSkI8TcQG+8e0hoz9v47FnV46MSC9l2Wr4SG24i1x F8eY3/BQvGk35f/PcLVuYeFeRWe40Fi1pV6T78MZ/JF+GvhZ/KQVzI5dBms7gxHBLQaLOLnFn8x5 Xye4ZSM18Q4sBkll1lCZ19X0txypbXTRkC4DDnVWmwtcagVZWp2VB+26MVnzawYoqXEi5bRAtv1M 8KWH1vqLeotXVT7n2FEjf7jlqu746xuyCLCa+bH9vRAxqnU3+UvF5jpTgQserxIisI03lqwkS7+R ONpuofWT8tneWs4677gbSk+0KvwF1zZYt+MJBMNntiXwOh7sg9QfGzzZYaxSKyzSnyRhzcG/Ntbe 5TXQNOu7jLgWuBeaXYQOrf0qZoRm1uQps86rx6AVchqimb6/xA1+PS0ZQbXtfz88G7Q8faKVQGXS LPlCfOAfx01Sm8jayFSOQhCksq5F2sOM2yIWQCRK1gesC07PIyBJ6UfM0BExLzMHldV9w3ly0eJ6 sZF067hAbtSrrjMQ591iEZ2hc0iJr/4wDh/tNmiZLoIYtif+vUSgir/ecanliWj5bvtQPAMIbg/y AlVh9NLoyCN7pyArSovt/PHZKM4tC9uzNpHMXoSaTJ+dgbBb3Z4qHHmUjPA9TFJy5amX3xzQJYKX IMjShkKUq/2yPk4f2+MImO5jWKPsemqFlDznXpwErUX+6LP2GJIdB1la2AXUgtTS1wpBBYQBHudT z5bKleouvzFsfHQhE16sgiLnmkMRSqBMeV458vqK8QwXk8ySkX9j+aCyy2fbF7QVrUNffldmfOmp nIHgQQNHsHL7m7XqcsOgm0pU7rQyquw3kB/rnKzu7/EHaNyIntAJmuejQu9LgXp36ts1ZZKRlgGX g+k32PhcY0u8yMgZ/wKKz/WuYnEUQJ4RKZDlZsLYhWLrdbeYw3KUAckXYdG2cPI9WalTib+SPaSr rn2/QaRnp8LcNh2Gd/03d0dU2/lW5cZ8lJNfkqvB7jOrxMzdDXMDygGIlDJrNgBxeWmfm8v8rwz8 Ke3D4rP3O3GHq4xwJnadjDgVR10QS5NZ+6AYpGh06R/fpuZmaIkINOSeNekZQ8RCj21K+JGJ1GJz l0vaHvrzaV+GLfsddYDAcj3tl2yd+Y8k9lGNGArKtPdsrRqOwMpnN8FKhmhn/zxmwnkc3TrhRKmB umjqv8ohSlXEIElgdH12adZhzZtVD6g++uT+rMQ3PTV6aIQXo3ju/4KD9A4mzjqd+2X+tQdvW4mu 2HxoabGG2GXMs2lFxS6TSvyVEQYpg2KEzVvjruQhEVMIP/Rdwf/zXPgeaQzBYmWTFqmbMoJ2AUMu KuA8WMKo3sQgXEz//oaUPjoBJv9hhypbE8/+8Ln2Z/XK5aznj9HAxqx+o7YdL5nirSZ5Ly4LmdUD bMVXJFuLuE1fRSBO8ITQvn2uN6swhwDxh+qr6UvVcYhpMTpbL470R1yFwh8dqkD4s8BF6gdas8YP 3qopdSYLHMGYEY3vl5whsfPZXmCgpcfbHoqGn++bhwtkn7c1p34ZXoa5XzI++/74K5MKjfIKO1qX rnwrNbArNVsH0aiKTu3wQNMkwB/TZoHO2EYdHHY5p6LEpbLqdE76jd/Hxq/0KFO/S5O4hRkNKsTa dYsJFB3N0IO2LPxrmg3LTkw6vAqjUC5ID3UKOZNEyhzTpXx/jDzvTo8Y7hB/XuBBfyhd/z5OMZZa UXWVJA6Ga4zv/brUxWJIhD9X1GtqWMSJ9nefjogRviInwO9XRElbtcVgbv4FHdU5ucmkOhWnTCzv uXc2dFGweiz4ZYqBZQAvpxqfzBm85dit1+zLe+Jr4bnkPhw/vplAlUYGTE1WSQOqaDBwzROlFW1Z jc8JJwG+OLGJiLgtuo65j2jJhAFmo+q2uiNEnDOxwl01XT8bNYpcUWesUjAKqBAfCK6yhOGeeeUu t66DumDzLKADY3dcz3pwKofSe6i2tILhJ2lHI44EFlmw79PnJeVIjtijx4QuDXRIoBo6Iw0bFYyM IsJoi4vItQdv0y/e6z7n6JIyf35yx8lUlEFt5Wty/SyEzBfWDJGMOsedxWBr+hKP+L5zguvPP1WL tPZ7t0T6m7O3cG9COouGROvDH/Gd5//ZhBCt6smXT3ZDZqmlmz5CuJvWbAck40GfRGlGpot1aSij vardlbmiCCuvE27UD6IjUlJvmIr+vKJMGIhsVWv2r/kdGGB0SlzT3O4YcPsQLLw/1vX7F7j6xNmr UQP7Mp24VHNbDa/ZfXBbxHDOkk3FCAQ2xebU+vZ4IHjiLrutRhQ44elsMQOyTkcK5lyVgHFYc0mr SMlcM//zjxyJYasJ6y47GYckWcAc3N8zhBIjP2vekWAxl80zaeCDkcL+lnU5qLpxhaVpTSNEPWMJ Stb0RVo3y8Gj9vu5d4bEv9CMq64ghZT1PfaqkMAjJkOZa1wIEUOZc2HIuTUZDx5msSffCtTTThgW K76R6hU6YQcz5sEDuEtf2TTiu1W2imoauFLXS1V/7QYmmurL4szjdP0UAUer0MuyBEQQmet0Pj31 cJ/TJYZYeRiQg9M/74gc7OOPxvDPdwuYqZYgFSh9VRvmJSmGxry2/J/AWvyBmH0GeL2me3L4LOzY cDrCdNDq+4vxwbCdJHPiOXmvnWPfK/wHGGooSHaXh0UP6AtC8JtkeAi793MdF3XhCZARcaKgJO5T UjTxE4mF5pcBrT+MJIzKZ859u7WcICFn7HOpcZmuWe8y70RkwHH21XSgkl+3YzGx9qKoGwhX+kgT qxHz1ocqd+IQDZXf6X6wH0ZeZT0JUER0x/vBDbB4IGrsLNPz6/stH9UhedLUCed8g7tr7daE3R0r v3Y/PWaJFwSg/VqBuLnTg0kdHoy0KH/1ULTDE79MhwtT6ySFZ+BzsSSZxUx2N29ylfHHaztioqnG ZqxoNjMeTZUUvOUyF6P790lK6ZGIHUtZzUMWRM/5+M1wxgJ1OXtwdrHi8vyJV3cZ1AZWOPp5EiWY GbZutLaDdv1Eu2bpmlYioLTtQFMvEZ0MxI8rB131QN5ZYfwl1RrJ3jSnHimU5B+hRdkqiACfsFzV jUC66x2GXTY82GrD8FyVYoqERU7mceiyMUhqV2xK8O9v7UB4DF2/wdhA+HSrG7lXzFGOl9XVKJK5 YvwsV+SwmJVCsekrqPNeSzT4dM9mEsB6ZhiNMWCqKtxqQe9D1xfklnJg5k3/S5SbAFy8Af/sSC8v sSh9U5iz83ASv+I5yzF5PfRVVbFTzj+b8AqnD1+M/INORWeGClFOzACi4NmqmrNMeITcFlTvLGYV td6Iia4IWRorwgcRZ4dOAi+NENyawypWbb13niovHeNxC+gV/0NVsW/vgBnl/5oaq0jPSEFQROGg 8lWie3681qT3E9xUt2SN/FARz0qwOksH4gwwS3za5pTwknMPuwfCpB+lOrVv8sl6TzThobEGMM4l jXydllgNH5xWQjZgHPMRHf/3hjSrqJ0cEApajOyuM3lGxhEkFa7lTun6dkvk2+kaJxLB+m+J9LrU peJVu15dnAqCdjga9Nx7+2dNhy2+L30YB2xajKLnHdlNCPnAZZ7qTCDLRtRccqJu8F7h4+ZW86No UqWC8NZQnbrtdzVqxaey5h+9VRtdKc9SZbRz2aODH8foeX32gIGVFBlhrqDJ6laz6/IIuMVdAuch mMzn4b4ovxUDNigcMH/0R1+COT+5z84cyYxp06DiUWz1XCJ5uzva48rLTQ5+bDnL4d77ZIrKdrac oNenLGAdWLrK0M2nX3IRzHz86h9+yHRmgYOZN2PFhv38HwGMG8oS5xqH4ohZ+58VkDwmqK31XqvQ pfGDokRJ+eScn6mKhdr/1Sa+ita56erqUJBuf0EPskdQzNbzHOPFkLoSJvFhC/e2tysDaZKqadTL 3ZbYphJEoPT6NjjWKEru4zGSinrAJiYhPqq71BK6W0qaqIYwCXJ21VKpgLUZIHHQMl07xYJtgD9L yWvGCINmQLBFdTZQKrNumAMu22ILnocUfQ9o4JWNUUiIg5wYsFBjrGPUYj6oBq0YGQROjKPuwoBo NJ5x90kmFQwGVUvDpPKDggdK7+dwke6MAIcEfpNaULYPq+/oa1cEG8UDhhEoHB2BKVseqeLGT+qP Zkp9f0S5pXgeuN2KVKGV3w+J8UnxiGtj8+rmuvxU/EEfNEqEKdJvgkt9Ezy6Y773nfiGB1Dlk/5H WDwQlYjz4YKip79h6o3kVLpR1z698yvfed43cHfeMNZkzj3Hk8JGf9VtilnIybVrMEXqzY3kEZTb D39NBRmjV4PmqM8kIjqgOkSHg6/LpvHzVT6S4V3mnm8HwVXfLk39PxzYX3AP9E0kr4aOM8ESyqxx gGQhfYOUDG6X5+Z97EedwERjHrkZtr/cM8B7DObr6q0tx1foUQiEgWUhZcjh8xs0KafOdMtMbrrZ BT6aS+blpA7LiJf/rAF/szGjddq9yRsT59v3vMnDk5c1h2SMCS1kPD2ewaZhuWbPeVFPrxhD07mP utiVYIj68KfmHToPUabxJLXzWaxM0CtY3k0ejNevbaZVK/RTMwGOpQ77w5+9GzpndXJO3ijoBKIk aEVOMAiY/YAW43PtYqnTS6kpiXa9xfDCY4Bc5RC0WALTq3TBgjlSkjtQChEWqoyT0+yuEJsvICy+ xgeDfMqmRf2YUJN1/INP+Td/EkKj76O9Amx/E/wH8sLxH70u/Qxy+aqg08599++2EckKYwHLkadX iSdMpcnLyxccLzta0KEDE9BYFlnsDSV2/2t7FTN+cCPCtpgD65uvu4dx24BnxFJS4do50lLkWxNx Qp5uJGIBUxSMxwQrY04ofxN/xs2Q6sPLYfsrowxm9Y80vo0srfsU8mrB7bQ4KVhxfvdSo2Fk4iSf IpPhq7uFTHtwZmsfu4C/gGynfP54uxQP4eZvUbgzqLd+DrK084T/EeCWSrw3tmse79QQRJ/C/Rrb ZZez0ujUilMuSyiLUxEcsNZhqqixgKMxJb+7cL0i4IFPVihxNS68xeceG6x/F7WPq4Xnhx7m6MOg LXJtH4VCGwQp6FLl/G0gPvB5/fG5Fh6Sycw4O4tRj3QaSrXhY/ljv72RHOwpm92B7dWv7PVXyHbz HEDpQ5KqIti6qzwJCsX0hCldreNekQG6Iv0pwxBYuwMSigY55IQ1Itxh5w2HAQEhGRELrq2usWIX 8ucwy6lAj2y/HKJYsckGzkILyxDnjlLhnIE637qZfdwjtZ/0Qxgx90mqw18hNIqOA9FJgtiYaj1m bWvhb4ZdorD3qlE2Va8ZA9GSm/RAOE9WsprW13/droR+YHLlCFKn41i8gNcSTUwNRWw3tPbJL3Wc mhN6yX/nlZ5YxBt8iAeBLNZDjM3rt0gJ4KAnJN+EHVO7DMzBFrrwQFXnnRpVWFyk8qnR+BALQUyw t9jJaJZWiLaAPir/CILIRrbWlt0o9YWsd1KJT/qDyMUtsberSONVqje0dmklxaFh6LHgmzGl7luW KQRDzG52hJEQUoniOs1K6hZ704fPCCoc/3kS1oVtDOoAnJ4goCUo50mqsyhd/a/f32qvMWyVM9TQ PGknshC3n2bjWJ8R1aSA1coQOwObsrvyT3naRzQD2YAa4O/jbGDh3YBH2rnTyBlgDXoGwC0mP5je 2MmSRMljtTZ/qtI+HLFrMsVjowOdmG1148mtauKciatcL/ZnlNCUDjQSzTdNCKsqb23LXB4UaoWc RfLgcfVfi57Tfr922c2oUx+WpARIJ0Ho6AN8HMRzrchkvpelKRU9KCZHp8Q9ij8TRe4Pj86MlVVb Y2iQueA2cqQwcC1JloFzt7HhxmKtqSZoGfSpucfAGDgP6g2rkjfYq0Mkfylqq942A02blwKOrorp SkHLiQOY3eYSMtWn6Y4B/Nm9iPj/sHt/qoQqAG3YlRWSUX6UK9OgIYgfCbnUSYYJQNBzX1HANeIt pci3raAQhe9br3XnYIJjvYjWntfe8TWyH/Fd0vxmkZkgbRyvv/s9omDChviiHfD3otgMNCMfiiqU svSUyu/NxwVtPsv2H/Qr1sveqbqQdm8ajuGHzzpJVUKRWv4JLs0SUGZprwI3xxgbxrJPXGpf7ekb VBBcM6AZdKaELFFe87LtFn1vAHypVSbrEjzF803EKPd3CvAd1e3X06ORUM3Rxvah/MXJlfJhDckc 8O4rPwvN1dllWnO5EEC2UzWiVWIHjS3M/hMSbKVEiMmLpoKUaT2fJxqKYXBpZtr01G8UExXQHJw+ 8YtI0ONpOR4FfqAE4oecfkGDXBwGrwwSptNihr8wn2tyT/klWMAPhsd5J9jrXkP6Dv6P5fJBiLaQ 7xc8bgCkkeiuH+/CqA6F4tie35l7qkhcYt/WO+uQCwtv2F4n6gLKoQg+RmkKCHr1p/a6OD4l2ZLf lzaeuL9ahZbFbaDM1KV18L8HUVjL02DW7niaXj55Z1APeiznRy5eMPsNhzasTVX8lgY5RQ/16jZk XkZIA2SF1YgIK1ff8gr5/yTuv01TdeklL3/nzuetZqscsbUsNJfsi9QE06xmQ4lm9u7aYZAjT6Po Ze7pz8GG71KCkxXTpSuREwzFw+/rZeN5w8jALIUncxkeAIrbIvnioliNUleZpswNoqS+wPu7vRC0 BRHeZumAAmVnSF9IdWSF0phPV9t7yAhsLgWMnFId+KVmkUC8pYX8gnFbs/ylnDJNF7LbQNj9FAwH sQme/Hf49PO1IlpBEi5uJlT3gSygQiWn4tF4xYE/e3oU8ewOXnPw3QoKDXjusR1GLhuLLW/6EuMd r/OD58ollhi1wkSMKqWcfcw7u46G92sm2H8giz/FUaSg1t56dMZxLLzDEVY8cysPs90Bx3A2U/i+ pgak0VmW7R5zmHPgGqbgssqNkTAd0aOdzN0oxLQSezNzvGioDCUzN7qJigbdyZ28C+0GGEmxQd3r SkPfXtSG4SpfauPWbUNkChH1xNoCTUEndDIZ9bwC55cxZYDZC2HuInCnxeDpHbXIZo77j7IPf2rp 9dwmWldSD0pFaU5JOdbcLVay+vUsUwi5CQedWW+jR3EzaxyJXP4GG/oXmIxd3Wov52GoqJ+fNUo5 PnwCvcExOSIKAPIc0ENJZYk49MFlubs7AyCt295/RTRJR4C0ZnCVrVpgTuX6fAMVg0+dTlaXMeqD DKVcGLcsJaAdywU83f/z48LWNkygXz71LsEta2qPGi24L2naMvjGdZd2EMDwhvg9m1XpKS7fbxC9 2bjcEKAgRdmfPLGJugf/bWherRXJOY3+tPNWDWI8rQFr9xFdWqmYG6hPJeWI0ZZ5UDSi+XcFO2rY A+EXDVRS0gNFbf2+2i8kFUyDWo74f+VY2wrhE3o2PKsZpdDbici/+CPcpla94l8dZEWMeblJcQ8T fe/ATIgOqtFhK3xkf1Wmo7ubnmGjNSyz44FrWqgO7G6AW5OQYLBOWZVdR1lD5fyDZEow89ASPB1X Ob8aF8VOFbmGoUqfK1mt1kEe7BRrCpBId18VJoJ5JQAxsSNhPTdDh++GyZ/GIypzl9MZ/Bl5GgvW nACdjso7R1wYai5cW4gsrrHDKVig+hvJvpQO1Qu+Zi4Eu0jXA7GFF/jkeCIri5g3Ns28oHwpFZJ5 +atiSVLZtlT5ZCM4ZEwZMlaLpHKppnI/PYZ/1PBdjNaSEzK8t78qQms/UKvM+O6aATACGD9kdq5e MMXFsjzhA881JxlxsIEjqL5Z6Jt6lkngBjgLDMsdm0jniojkgG6vJKeu2FB17UwEqN4zxq5lGAN+ gIMCBAgZYx8Vc8HgwAdKk9gOsy2Wu1N0R9b5bK3jsI4WlV52u0MYOhy8GyLSszQWkcN++o9uWB4m th82JCO+T2YsgcDILBCWILVnL0Yf1ADff1Jq6s+QllRVGfnzWhncu0uX6YVjZuetJU91CkIC1baL hlTER8Tke/VWcgbmjtejY5RMmfwH8wgO1f6IJZIQGNlW1OqZeISaSJVQm20cQUXjrpp77em+Yk7U R/a1ikIdyuo9s18Yo0C6wVuMeu6OSto4dNWCv5Uo4KbvLe/L9tkGCnv3Bzh3G2yxvIr5WSEHZylg IoYlGcPA8UprRYBKGrkmQGTCZL+E5xafhLApiwYJ0quakynZenAgyVqOoqkXtfzZWYITp2u227e9 jzINPIDP282uQ8YyI8RxFlEItfK4wp1iwNsIIKJ92duu/ZIzFzIlimLtYPsmuZyZwyEKd6V1/k5J koFELvg9uOdwroS/fuRsV5U3EXeidznEHMBQXft69EneNYn0EDqoUFFzMrn4UDevbhz5bnv26xaM 1ItD+39QtQ8zCcUgpUowcmgXGv/hkdd/PAPbAGq05jCjMOAcLs8KzYQC5Lq6e/T+w5sjiMlz94Ec WZ0nQDrjqwSl8oeoCA5c/WVlgAv1ST30XdmVEw89txZP+PhctNlSnublCmmpuXqH6Ua6HfxgMu8A BqY9wsp5MoiH8bjqI2Ft0ir3fcKNJp5OXY34JRiUpCii48XtxMQRZn82xjyBCz0gQqr+P08VEhgh g5Z9HAIvDSyQ9ytOnV3dA3pJ/bpcNyQiDKjeBy3dEhO0olDPUrwaqF5n2js0GLIWbhUjmdvbQWsK j/HdNQH/RtqdpJIE8w9TFLcWQmcWGocCfGrOmUjQ9aa5vpV4ct2UnxZ02cEKWLUEUlhlbVWSbYNV VGixeTVbMzsHyVRC4LM8Xml2ucq1lzLQUmduhqnKOwfiyKD1vZeDgOzSSAZ9BU15wZc7H8HSSXY0 MgUGS5IrZOuAcvQ63OVjrOwyIDOnxydGXCcn6CTFmF9ZFj37FiClgDwG5AtyahJzBRKvheFly4Ig w0BrkCW8622AXhX1NvEgY2TTPkrSnL9a6AcbpEbAZRyURUbKhxH6ZAeVoFbI8Add5+uUCxra932p 1SBzSffy5w7q0iNhu7FYbOgrFQNQKBTIKCWX0R9O8tTyo+OQkaPwaUHBSypMzKOIfFe8b8LSjpjH fVZ3JqmigjJlCXOmo3oRuGDpRrb/Y3E7CUyB7GfysdyVFNf8EPlXvl57auO5Oo/XgNNHr5JqMnfh L0krLn2msQA8DgBiohSmlpyN1S7zFY0Yhb4GWPe33faF6EyVENrcm6UnsfujREJ3zcKPQDe0jPhh bny55VXCFpE6Jj8gdE7wIxkdR7McajlycAcvmfCo3WJ7Tkxfql1e2AyEGSaC4XGhb17mi7b94pU6 uvP3JFdvsqR4tfSOCGFLDFV6T+4mEjgAJm88gmLMoqq74BfsSEXnojEiTUSNYpnY1y8ZXZSgHIwN TI0+DTUs9BLtRbj5RMefQsPt3QxLuJNJXlaMUvuI2cz4uOxHVSRM+FKPXpPhRqxSYE2na+GmaW3u JJKkpOXgEePxIZJ8PHOqjv9E0578xt81mws3LXSbBWdi9m5+fdlFAnypwBjmYHs9xgLdVJLUuz2l mYtq2ecLdFlKcRokbAJmgqQW6R1vYEKgJW7ONlCdSQW3Gdfc+yzxiUocnf565K9uUY4LFunzLn4f ebma4AuoJwC2fo+dTKiKfmUB6tycNQzFErec7KUZd5h2rLO+B8YlSONZ7ZTDUvdW/w7RH6YcAKTV A8FeSo2GWBvvvL+yoXYy8resD517qpzq4DQkh+PTcH2BG2TKBqg6MRks300+Mlp886owOn0UpkrG 4jiLJH6zQFgitNxKPR6rWRVgvcM8KbQY1/amwtiHk+9BTLroLPVMyKOcTO6N+NgT1iGuXDIM+N5+ KweFcpSnSU/iTIzUtJ9lD6Fr1s8qcN4AEHvhSgNU0TXYuYsLIVJ5dt1VChlXJlC6GCfWODME5XA8 d/ttuC7tg7kW3VCsiVl//OGBIuqflmPe7FOAHsE7RTela+N9pbQk1b8okh9IvLYA4LBvtKLpjuMi xrCdJUXPLalABcn5Rfrtn9kw0PKiFPcHna4N+WUMNCG4EVkEfCXYBoDTSPFDgWaAAJzOUZFv3krZ Gc5ZyMVIYMa4iUANlJwxhOr60SQYg0kkUsiOoUgM5QR1nIC3IvS3kQ1wwz0cDECsCoZ4p45GxO7x +ZPxeGuzYnS47IXtoJzRwKpFWZoEOpTryZmS0mpJffaLzunuxj9aRxAHYu+lYYCZ1xAyInCWhjxN Q26IhxjmxqnkkGj7zQz+kKXm6wiPMOwjHpmeYfwnPM9/0t2igqdLXtZ8hNYZ10O+0jAXnYeBjzrL ADOZOYHIA9PuRhft5y2RiS4L4lzERPF9HQYzesx9Wlq0yrGzPYsOaAqUJjvzrvczvtWlaDmQ6xK3 otrl7wef60ILMeiY5FCyb2MkdbfEGGoLFx/rQubpJOKDrbjy6TpXePbqkUcXDCAkLHk5aWLtvMqX 8ePXEAtmTsLnIsGYqf45RhSR2PsiOiTU6mvZzdcUQY/goxSI2dMvfMYSlP3dHzbuBWgYsw6O9zS2 ufDE7b2Sj62txhENyU8GE0zvmf1fP/tkxHFU4+n0myxBrogDxgQ+3RAhdcvAFjAUx20Hby3NikRp XKrk/LU5AgkMp8W84Co3lRwEzoJwoADuW0WeZaGs047TKBBgRADrsGoOCQ29ihT6crfherzFMvRF YDe2e31IdZwOIfs1XQ3A0OVyks2bIXxPVa7GrxEYjUTBYpRiWjNghbtUy3ysJbEwTq8+w2F2l6cx OWBcO4zbKCEkxKxErKmyQgjM4G5FzJElshe5nSvzuAIEvQkuAGgRqzUMItmA0lLLO8y3zJXXEU9m QhdKdkJgBL4lGKFVnP5ro69sFm7GPB6Gr6lCiCk7nhtz1t21JZYkBfTPdNQ9zQWEqXFk6FpN6zc2 QYMjndX228P7IkwG2hn1ZAR+fuSwk1Bv6XCWPOFSTrSh8fHL8jbuO3c/JeZmOIvXRDuBfzcPFuw4 7s9RT8fRtgUPMwov59wM/gK+wYO1+3EjmT5aBGGp3RqIS9DUVuvSOFU97sj8kDBcw3lwHRlu4HbF BqqVSZLM1ngvlxEL34dw1248skXWq49smCictj2P9UW7vu3biri/tH50A7QUECk7h+fU3q6R6edf ZGdw56us1PSSAm+gZLWi3P3BGcVRTRC5YFeeXpgRwtASNMpzCzCWou4q2yPV5RbXousg74QDQSyO kTm3UHOfHJz0CIqrs+1YL42S6ImugVy3yPAJlIni4R3/vbf56Kr35YF9HK6461tVO8EKgoP1SrPl RJiCzYR2znh1l973FgzU/paLuPkEWTGlHjQvCDv2JERMjykyx9EsKEVlbIeWteJR/vV981qvBvUg d0Pem1WFVSd/6A4HxE0ezo0qvyh19MVpuW7X9DEAxum4sTsSRccxTZMR0t7C4lcrJdra1yRWmTsi qRhf9IuDITGjCRvI3RBr2fMjRUfYkuIyvJmgSKNk7TzR60FDr/Mooi+cdf8hrWN7yZTbtIPqB6Yn 3K4OF6HyxEwfmR27vyyGuDeRBamvj7cApUJzuylpcKxqrxz27a8M48T80bSJtBEbXu3HeN6iqXNs VjUMAE3F7DpB8RWkSeJBTbWRb3jo6dlZAgASsYHF8eYaI6Z7gOHj2ThwKTjjq9FcuVAlLcgFH2FU KKiS1910Kyes5CqG+c7g+PC9a6LzM+zyQVGiI1/SYgHF72VNk56U2RU9s6PIJarxxoUBAZHKC7px ir2AM6SvvoKnq8b3UKHtIWrh18ureBCLJc3130iZOObOqWDZr4YQgjGqgrmchoYjCqDF8OzaulTT ebdyxed8En87TPuSOV3+9DK58yO/sLSMtrKIPgLe4TnnrRCQf3N9sL3GEQTVGl1CrDPDKlcaILxE hfaCTE7Ba4UmbeH5M8vAKkliIGOLGmD+mjwXlS+uQy8g4hDJYFttvWT6n8OrpQxrdzf5UA43sx42 KQ/gu7ZBymehpx0y4qxYRZkOr1GeGxjAObf8W4RhVT0W8uZBgP51baqh5g9rZ9eduVKCam4SQ68e tsvlXixwpHEi7Imjb5fqquYWXfanpWjygBcP2+TOZnIunskPut2WLljVA/MF88vgbuvOgv0+EDr3 aN+DAxv5/GE1NC5zONE3KI5dYyOzr4AuJuA0rqgJB0dWAkvvpA7FnfxFolUH0awZBVcMdGVPtnqb kLg+P2ftIIb/IsXDHszIVMkor796Ogl+3YloY7Rzjuon3kZXBXdxfXYOyBjpkJkXZQNvMYGwDKsg DnH1PEmigBWQakR4AaO3XeXQIvqmU1TvQ9QOC0kwpOT26JcSfWAy+xtJq7UDCAaraj07k34HrUQ5 wsILj+q6jKP5c1SDQCgEO4PPai4KZTRZXkMNO00S542ZkRNcgHO3NsopMEHyhZb3wI5InZIFqvcX QpvONoMI9i6SmeCKB9pGSbg1t3b5n2Tu7LKHy1B/ETVnOKR2ST10hgxumzwWcwnUQ262Odb/dyOP tbxz+deahQ0PUZBfFpvuJOoZhQWGBoGN9y/LVtUr1iyf0DatX88FD3noLwkLrQt7lpNluq0p2z8g OOiwQAQYW996v4QHSwjLQcxn7Gud2oy3S9mlK15b8SFUcqcm6sJn4jZI94o0QuJrOBigbBuIqYbV nhlcXe9tdu8Zg21eWb2pw6aBQmB3yZd0OalLLAJWsQ3z10vaDiEsIt1vZHRoKMpI+pAGBel5yoHc +myYUK4agnao36jrJmbtetihgrw6NXtAhXK73iXeF7ZD52YzLbMZumr0ErVY2hJcTT6yDFqO8blc 4RbcrnfdOs5dbGgTiwgTBXDis3mTFVM7XJXbqoueKbLNMs66AjXEQbbTDSXf0mmqWIW0mDmZl/Cs wvNvJqp/z5GJNBfTqDQkDD5+qAMonSf58kP44u21va7Hs68soFfEKgYTuTBy8mKJKV4N8J4+kK6B SZQfG3Uktk8p98Vm+U2Dm1AZiwkRlYAveElt62rPGIH5RNIRRqQuEeYHPia0zw1JjzTbQtweiUeu Ud27y45cbgS3xBkJoOn/QCeyzYHT7zbMqv9k0Cz+hJkCO7HULiRCwbzGkx3BhCmcVmHxKc47J11+ A+thtPelbFviKxMwFZrpyWBI/CTgPS5z+W2jtKojoN2OteeKFoC/SPSGj2o0fS5AP7lNS+YXF8iT JVBEqs6OozZGnxFjYbzL2E0hM5Mi3sg4sm+3eN5tWpjY9vaKfwzXpX9EEqPSDExco1adLMX3YfjM jWN2ITRh6AbxSQafn9vwye2He6Uj3FAoNLmrZM6SnxOdwEx4Wb5H5Ify7V1/clCr1q9F3sDxXPDY 67xwclqkNNQbUmN67XBL4JZw7O6UkfNhxw4+CPh8bevgp3tB3C5ghv/s13hxUAP4Ngddn54t9Wgq dg1DEew59XIvzH8qs5vwa1hKh7ms0fReqUGogvIMAmgAUKrfcsF5WhGVAz/Vzqki+6CfUhcOpbFJ eVSPIV/qzRQDWdCshEHcB4MNMrLND5ubiD5Rvj8wSsSD+nZ5gU5Yz0agNKxL5sn3ZL0pl8/zN9/p Fjr/m+H5f2RcQZ9uMBZMIsp1VvrgvJ324tF/tZHbNYRKdtsTRtiWP6igj8lgMoF94A3cIVsM7sQH t3wpOgDZaDhQKXx2fo5UZ5UNX1Gyv6UY8KWEa7s/LtIPqsgdQp+8bKOybkzmqrJFMsIhf44fd9p2 r5q5XCx/S6bjtrbWv6G5c8haaMF8qAUzQsuPQyC1b/SKQsit5nl2KJmpN95WD0I6Dix4P43Bpmrp VYheq3UtkLjGKH351aBdh3RdgYvDh4laXYsxAB3tMZmHnpiZCpn5PON/P8HpHTdrXHOB352GNhS+ am4LvH7iV/dTkskxRFLvNmZ8JdkYs/4LXg+0s3AKSHci813lnVyc4pY9Msf01gqwDLsjufm/p0fz AyPaW6Ufp7EjBgejz6Y+0/ibvXl79tQHMs/N77k6nXOc3OQ0cmtADUL1C2T8MBT0X8xENgTvBh8i sPoKgjkH536NnvjtKtGfskb0zfugoqq25r/FBBsP476JfcyN+Ov3mavAa82TqiFns+7w4k12+4BC ePEM0FB/Sz4DQkMIS0OmS/ynWVaVtgsP+zvKKwHCFDgQIfbXklHyEdKBE23zkToMRY343eNFqn6N Bfh9rgCDZNJUPXZOOyB/r4KvWPxcT+d8m+OOcAaX8sW8+1gzqV187liMyeoPsWHUSj5xywNaM2ls JESfLr5oL2YlfxjFjr3wQKL/6GkEr2dvLRbdb/N92Jl2G5hdmCFR4gmT9cPB7fBa/ge5EZ/wz2WW M7FwBTcQVluX3A8h+pPwydn9iMUn+ntZGn8S/5Kh7L69St5Gs8EFKXuQnTP2w9LRKrMQ3RNolOhw SY3s+M1YG7zZ3RyRf2SOeXUMDSrcUFSukdYXhDJZlYvBznYo/3AmQEWUNWE31OQgs14Icrx4OHFt hhRkmqcsf5t3Y4Do6eTbzkHZaueXiPReKlty2s15KWDttn0VGl/OqRapRROgweieFutoTr3cpaFl f1dlj19w4w1dekW7MQP23xc6ncw1+gghSF+blUzQPnQZrm/mu8gm6NERNlt/3R8PEtyiiwjVi49L UuaejT0ORL/wrwJTG3fkRYpXro55Odn+E49wbpm8LmmxWqzoWKcIHWmXndDrUc1o+dkehZ3OFWxD ND1pmEYg5BFfC3CWg+VRQcisYcVbysGmFwfRpCvALSj6bxOszR2O5/unujRQ+IofNTf8KuoLkvAA V98k0MTFKa7AFRx2HTsMxS4IL46yqyxQ5LQGLqplPR6Ro4a+xQTzNjkQxrrgk8MW2Jphmkzqzfqz 3R/darFT2ASidjWzl8qyvteysRSo38btAc25b0L8CRta6cAMr+XSmVduKgme6FuhssPeeFeENnJF VKEEmaMYqONhGMqpRBTiDgDP6CfyY/lYwjNrtNak6Twd65LbDKxjltA7LK8vUU7NZCeVfQzZtVAC nekDcOaVZ9KqRzRywS19hx/G12XvnHa1bcSWKgsSeo74MgxHQZ36/Q+hGM/ozRrVnh41uihBTxnT PiIb2NPW9ieUV6E7ZOv4LVEfHeDyadNXKvfFsGxOWkVLExPXFPW5hxFUtDjK6SQiqbuJ7wepj/d2 yOWMHl4jzGDe/byhtolXYuP2U4Pw4j7uN3a1y17VnnNHBmO+g4nczRxceQwwmRkxTsowR3gWSl+V Ri2N6p5KDECB+NorwWqHgSOiQa67PuVnUH8RDEJBefIo6kwxe9yZmQ6nC4odt3FfKCz+5dhOXJNB aA1ESShlsd2xxUgvt5YGZTB/LxvItOQa6JG816JvGsVFwP9nbX5cjJ/rFoUJH1P53U6zkufUwJiY R6Nbyki7DnPav/GWvZoKo7j6Id8peP+8eRRAnPsCBt+Id4/gMPXm5iiwa/93fX2CqeKlWXemo/hO MKwaJbXnLWBqJQmHHdsHttHHHOcmTtMaX8bA4Ri7DCBm4AEe3+n74/NZciaVPOETKrRCaAsgSX7Z 9rrR/6p7PdQrhNpm9pEp6Ik2ZWke6EFaDH7RremPL04A9kmSEB4QZNiImuipSnV6YFenDMddadq2 1N1v7rC/uhQW/fpyA+CVvQ1RS1xe8vqzT/y+qCOyWBUJEFfobl8FSOY0znNw1j1RD0OkmqvlU7j6 3ZImgnkBCBBMXBWfi93Ryx8xEewTfHb0VPY7O/BwXmKbldTIptUAVp6W2RoH3BvTSFSh45F5SN7O V7ScjdtX7BJYrPy6MQwE9WCtZ8TAAY2OD8/5GBG8TkbUT9M9LULJCZqO0Tl1P7r1sSL251RGFBbD AECu+veebiEAii2+XTGX6aftYkp9O3GcJxQiioGpN1DAcQO8vLKD4KnTfpZCHmQrYe9Gqd17p7xC TbyigMc9GOcmmHXZNr///knDR09Hi/uPGdaVtYL5UVdhEuENp11vsh5R33apjCf9MJy0GyfOjwKQ cmQX2Glb1B0C6t0/eRobe/kfE+Cwjuz42hOrUDqQnhpSEhhXJ/bMeQzBSSW/Nv5q6tZ9VQUpp0O0 sV5C+2W7MPMdAIdEqU+v8/NOPzg1iyn1Eh/NSZ83nFMMbK+2QrYKrgK+RFT2ZHz7/r8nYI9bECdq l2bYJfmoGK2turb9HFbDMgC/vxOh2MYgsTKg/8fWS9c1+p3V5bONl/sxeW/7YBt0Bx+ZDWRABDx0 wxJ26NZzKWMPaZBz+AUhAhkSpv8ApyIIast3ObFWhBbsyEhP5WKrA4z2rhb/UPDJo7pfCJsXt1do Ex4tPc++cX6IFYXfpZuBSivcYn8yWicppfafsXGeToJLtZq5cQbk1WnbyfUyuM2sOSNu13a2HKL4 WtOaR4gHmdIoJerJ8PsP1xG81LvKuCkc8wsVtHuZpf72JJwnB2e+vKzXITDJ8MghteodZiGZLnXz +7lMNPiUEylaBxWpUKd+EqDvMV4906REZl2sb0M9IubmwTsC7uEFzEMdQWT7/is6Yct5mMbX0BxI ZA9pWd8BbtFiSa1vVNagRiXJmupI9L2Fo0m+NvSTMV/pXj4IZ1q0ICYdvGhRLOUkpezH/XpNSO6v pBuK7wOJodPpYrSGvb4w70yMhIOP+OEZo9cUpQRERcxOavShFT/MQ2vddl1tSIdtYUu8GoxXW9wC esRV4CGNwG7MQbi/XDpwecKe/38DOhKuSiPhj3LITclY4bfjs9U6x5ytfcrro7oKQ/oLSTOe6VvV uAntuZhnWXQD9DeiQFJHYcQqILyrWUOyfzbKJqJkvm74GKgdIsZddqb2M9d4HSMRNrUBeDgRaGbw bhBGHQxO2PKwkFEPRjBzGgyCE/aDvrbCe+X9RirM24K6mcRJRVJ3SI+wRFoITIhDjvxMxT5NrUWI IiC7x8wg6JgIZFbv9m5zbyZDtzaqOCj+XXh0h7TDluqVm+nOgASmh0HdkcHXwYTiROW60VLw/1gh d47nZHQgedJAA246lr0Kvu/wWwsA1LVHCV2ndZ8WVts4APlnBvtTV6ENd5h+4ID8GvinTr6Dvy+z mragm8y8iXKRaO5omNk16HfsXHHrtvpMY3a9zRjX/JGz30aovzzhGTZOfWBbFdlnRufJpKNov8oa 3M6SHhimeOkEhj6B0m53W1nQjbrmTPNK8vmZQlYlD/D9eoLWrRZbhW4dK8/SxmdKoy6HxW7wgzdS L5AqVE5puxnHpsyJPDpVZO11h6N3CVgIxQTrK6H+XmcHSzld3Bd3JFC+AnC5ZsWi6ALUttvqx2pJ 4BZYAmaP5SD4s79SyUUkKfPU3r5fWli4UXxjAfneAtrRmz7FPx4O91xc9zOR+Kkr5Qi0VEBYXStJ Xrmb4ajktxrLk1i1jhR2J7WVmdJhM3aGaXXz86gH4t/8DezdVsN1c9tA9V8X1jVdeho1RqB0KM0L 6HnfQPtcmlURGiV3R8t7cz4h1pYoHM3gJhXKrW0hzRuqCSFnz8FRzVYoD9raNU/esm5sjzWOCyZq j33hwC8LYXmHCD0elshT/zB7J+z7e7e4JkgIlQri84/kQHnzAa59gP9zDVzUVeP9JMV6D3ziJfX/ ahNnLX+0SwAU0827GDPHjyHCK0L1qj8aQEohlRuD5/FZL0diMzknwjOBe0T4JQXVwypBphBK9hgq Qk1dRdIgA5jDpG/xjj4maEf91TrHoOKfo7RkIfo2Pyz1wx40v4sl9KmEFpfMtCG2l8qmaQmvvxid lvhwtlmKLf323VGQcPNWIENuxF2ubQR7J481gwfKHcGt9fwKrpHohhFBm83H8ThJWHRk/weAwFWJ zz0lZsI93ylltxb4OMp7qzERbU6KjptpUsAOu16SUBBD6LmYY1mmZVGHZJP2KRSM9EV4xK8vMLfK 7ButNCiINquIdN+SHfhKPQv4+L0LxIYPeJ99KGXVknVHIiW8Rm5dZ2Tbt2nTUeCjtxurmgEN8RoR WQZxlBnk3YKOFjKEZpO0DWcWsa+v1moTgWp4R9BFtH24kMZZIwXQYsuksvbwvTPcjiMdgOqnel3R vrG7xfHLSjOkhr1/eR8hgeCqIhmXGtY9FjAAzre4YvxtsmK3cZQMtjkKfWKD4fJR1aCJ0l/uUTwW mqXdN8wSCJ4vqkLKkdur9blR80iNOEx9kDaTmSBk+pedqGymQlAj4UqjuznmLpr1+3TVz3pAfOXY N0zPauiBRh9qy4X9rwpnDVOvgxEcy2DTfNZ7nHi1JXBTaohBOjnB8dQ5gwtjDNsMaRIgr4VlshWX W9gKoRgmF7EIWRjISxqU72CgzoCNoytoQiPYdP2J3FVOKYj/3cqb6oLDEgrYPEh36UAl9lgqmiee ZvD6uvqbLO+trrniS2fKSyOXD3sW/ep8U3BPmqj6dR0VCzwVj/tZx11iKeRNnwuEwl7SBF0ZxRtU ETp4urri5J5nFIZ7j5U+FIUmMmTYmAOxaDcJtiuNhRc/brBmugZqU/UO4ha8dsuqraUOS6S17AEM 5ghBw7LqnHGhEYmaGLFR2zmcfHjYVFXqJSS21z2nBP4rAsIGyEzJ6bGW6blZHNqNTcHEA1X4oXnA o6D/RTto6u6wU+LFSZYfoSwiMVT0RGk8emgDk9mSTzg6/chRjav4OIgi4b/FrMTDy5LFkMY/c5se +jwU2lDmH+9VWkytmiQQpF1Z8qSYGlxJnWWlRZIvv0gGIRi0RWVXMXuIJZBazg3q8wS8gQf24T0H nm/VKtbXUUyOiphqdKE+DgZhsH0zvTM6oZFk1CSR42dKQHpW0kdk01n6YWPEZB49ODuMyNhlpu6p +0JjTYPPCy6eV7MbbuZrZtVprClNqNJOmjz+brbec1dNd1Wn5+5qeN1NZ89qNRlKmMbEONGAbXQ/ Uqf/FlAd4nQ58/17u/Lx5eJPNiWgcIFosQ0NAa4b5TIZEems+KU/+vAyQFCfl8wo5zBsCD0XdxkE 3QHiqHIjR8vGvTjfHHJB6lUv98s0YWBFecTvEc6htyWXqJNCpYVxz3zgJdtXL+oyXa4rK7/BbU/q /0cae9tAxT5DyjCrGSbf8JCCwpEgqzwbI/meAkgWltfr7RAFyvrQXNSW7rqWIhCJg/OsWvTYlUB2 XGfgdXb8FEhiGRmLj1FYZxT3FhruvnH3HtCI/OrY0btJFtAAwNsY7t0GqhmE/iCVhnxC59hqnzfC ikyoRWOs74FhGzOGUJ3ImuhuJxfuz0H+uKgjAEKIG3EizurcbUpGOQM7fljD+zDVBBMnFbu8SqRc QzNQVJt/fhnP94+iRsc0Z1AIBhGmpeSDDWABnjmkiLK2Zkw0GV9quK+6yPBSv0bnrUVM4uS9TE+a 362uXfaniH6TYJifSGFSAKvYLdbPlXEqDQwvWr7OlboNwe5YGwr1rWKYJBKMJcuZUBgrxUp9FPq9 L2Bp5S+vDOOIKfuSGZrzoTBAo1inGZ7jVSQiY7BBxuc0xhEwpbHc/GIY3oD46LUuADLvDZTQqQJD KN2qOYJllEi4f2f/XGHDZer7Ggcp5FEnuLwWrzjOgpyOxDrZbXBKBPnUuWrEYNgoGpwqYNSjeQtS /ZdA8MIPLl119+guJ/v2C5h8LVotR4u929d3nyV+VSfj14IO/+1/4glIJ9V/r2e8InUGBh2FCLUE OoYVtHYkwjacaYBmedh0T/qu+py+F5SjETtl8rw/I8XAjHIpcxXTQmoKmdf1xAMCghdKDuQzkXon yapxB14ixc3asBMZdn7gv6iSiniqThbaOVqjAqA3PaPZ+vzR3/8+tUzg9wAayCbr/rPbBm07mnrP jXjZ5U6WtMkcAc5A5ukHQBocwQODzGgjbum2LenabIdiafUQvGO1T6BwOEX3OG30SgJ+QWl0OCPJ EqiP1bT4Zp69j6ebUeUyMmspaBqj7Lc1dylX6sl1qn59N2ctfIkbCVvuRPkOwE1SnGZS8J820Y33 eCYlo1JrUHRWLAb/klYZimH/hA2aypahb+hcYc7DVSTkfqKGr5fAmZY7+GeLUgzIeSyJ0lC/IET7 coHF0GCRgS3qt3xrWaXfcTNaLdyDhyS9reRws7XknQej08vSkrWDf8r7vg53lCCWx2S4PR2tvurB +dQShfWNGLjvbT7uTEJx+l4nIPunzmiYKgEGyTREBnbdf+8Q8VPW9ifQF8y4QJRbBUC7AF9SCuXT xrRtauRxH4HXbaWO5kdPKnjaK4uTl9mgt3QKgg/aFouOB+urshjLw3kNklzjmy3N1qQ1jgI1pNsg Jl7JUBVZ9rABZdEQ0SZONA2CRgLQm7ZlYjg8iY3VFhlT1RS7k4KmVNByYafAltdMq17oJIRW9lQw Ipwqzpp/VALV4UqkrbED2CujzSZIAmLzIYcl2mh9zID42TLGwyJZx2deVDEx9M+lDM9kfe0MjAIu JTmKSrCOfGapLFMjOoz9QzFn5qPuOVoWG9BBzathmRn5Pe9kGVCzW5OyDPLtDUyW8as8l9wHwcOa mWGyPd1hpMJrV9QPLXXXCnWX9HrLx32Q56c54VI6RhJEW5YE6HKOMbjoIULSGPJlQgzB0CPTT6af G187P32i2UaU5d3nD6HDeLncP4h1bZtgLT8cBdwN2gVy7PMpfIRLVfQ+v0D0J1m/sNR2TsudjcAC juzpinKauG+ABDhXC3qFVe47VjQqzxZH7JoZnHmykPhleQYqNmjFOBlrW/shGDOyeW3VthMneIkQ 3nbnhTlfuFPaGMw10JZhsLlQgRxiUTpg49h/yrlxCBJKt7nqtZlEkpTIt5KvyoolyCx0Y81d0gA4 H1bLflj41jyguGwLAuduZND/TsrT/B5QBDjM/AzAAmHR7x4bOOkyRLmmAk0byjNysRtFtqMUwYtn jqpGVtfNiQuWDklUhOegObVKsgMeLtdS80QqGzF1fk07ofHC4FZJ8UH9bLmNwNpuzO+uztxCNBtp QtkIHleps2zGHz2+/mj9U+FTGpLXIzdKKaXCYOdquFPLRLkCKU9O7K6h559IsapGBICT6GuKvqaL nBmMlo/DBol1QTOQ/KMz50iONSv2hZFbU4F732kf6jrkxDZC75crzLlDdSGzz6QIoZwTowAw6of0 uzf/z0Infy4hSb/5IdUEkRVe2+FM+sof8bVVu0alye69wLKWyoXz5EufkAvHRt/4xOG6Nh3UG2gI aU8vwVojCsZ9ykCAzTgrhbSgj976WibKGpea0N2Rl6SIBkkfAomMOn6BP4TQJq4PiDDw95yFAqVS EwV4TVDlp42H9gvZRneSOnAyFPMOc2u3dDlj4EVIspoyWE/+5Dp9u2jWbtjGb7Z9ueev2j37SESH NVDIkNq3TzXmapGN/FMpKHPJqyKaSL7j0pi5s5LfOgQeL14Ljk6N/JwdNJ0LSdWD2TOsma2CkST3 lZAHEVDoFaJXz/mfg1NZKaZRlFmrkcx3EXyVL4/mQ9mEjOMa9gmdIJLw/KOxOckGRXB2tv5+YN4I bHkw6bOfC7bqvCKVvjj2yEGxNphDJop+bTc3H4j0DSNm9t/bVnp4Xb5eFWE5EeVTcuFBIJqvuwY6 K0AINWRdfJsK+tkwGH4hZTzR1oo+VwhSC8o3h/wAxYkzRlTaZn43GbOEoEoKa6eQnDqrh+d/QAnq iWE/C5+KFaK2Vd853ahWutos0jrzj4YAU7WVtEsSsgz2anAIuWH3KrkGp9cKElbB0GgoVNTfiSsm thCZwBsi1kwaezbWlFY82EBcMClSkfAOpn7drQMKqckoC6f0HhZIN35fjniJHFcXuoh8BkRvUxaD mSREOPw4YrH3Lyb3O0z/VDHEQcUuDHzfVTCo0dfUuKlsVStxcv/nWgKRsVQVIR10hbRWI/wTxBbl 1vgrheQfj1S3kUkpA5gSOAshJGX6QwTE9L6xyb3MT87xy4XUJ33SamRsKjx4NoiCu70V502e2hPU 1CMe1tUa8k1PR9jIP4AD6U7p8ZGCcWg4Yxb5PiSO3R6GlVF6Xu4UIyzOBl8JoDr9N4wk51TvJWPH r1RCfo+pPKgq0qkoFviR9HuHO/wwjgkp8c4Pf/kEo+wgFTxv+78i7vsAFQlM0vX9xbG5d7LgBscS xj3JQOd5vac6FzL4ccbmsgnr+l+/DDLbYpPzs/GZGcY6Q0dXt8E2++fdsTEb1NaoZjiMgRbrxIYJ ZzRQ4olMJUMaQaC+ByBtZWk9NbgKpLaqJ4NNcRQc+fEoWyg6tj+HHO87RqYA3dVpbT1MYum/T/r+ 6FvCzv+/rp+LS7mt7dqD5nJpjCNj8wDJQ/6SQJTE0SXub06rHhZzHHbbAjGrSrqy7J7ropPmFIH3 piAbkiaZmH2sM24W2cLY10xu37qnKjIdUq6xyPeNdZcMkCMgnY7t49kK2phdsfIDdccmjAYYvQis YxIQQJoPMW/F+sLGIMX5gdlNmaasAkFbd/ZgomF6xLL2sJ+EPaaQyoFOnnOJLYz7j+FAlr1/dXx5 9gINsnjgF6Z34m2GoJQMZlNuRu5H2g6giiqrKs44Ql4Dedwwl2kapYB9dJGuhleyhIBapAnzh7FA iIsZojj1NFdyMR5Pxy3KaX/vFkjlIEcgIngcdZ9KICwas5+p+oM+K0CsikenPPsIXyM02+pYRkVh HzixoA7SaAQ4GfNU0++C/oQYjuzUzj3qRnx8E/wFB8BNiDmghgYtXKK7dQsCNLigpyC69qUu4dCB /552DS12rTQ2QV/GLTiZ0i3dq42SAgwnIw4uJDfem84mKUUN8eKh2jLCYeetAD6eXvopO23IQmYZ QMumLKXUeLh4f6MjJN2e8HF22S9RQGplyBSYTlE+cbvf06F9KSRE41nThdA9Jz2tm9qANQIhTpg+ uhStoohPwRnR8SiTvpg8R4brG0PAC7swL4tY/xZysWRTXNm+t5cGXibfOJd3gcJslZ6JXriq7Ciy 9cqFXhETP4po1q2okj5e3RkJb1VIzK3zkcPbA/+U1+JeR3+gvQYjspnFl2+IBrIrOkbRKUCS7QQD l/d/7FnONJ+FfqbDW71PiKQiYyzo2G3lU9r9kO3JadpEooB+Lfb4LHKMTbQ1TEEUKE0A0zhQFtgh 9wbAwUd69af18czDZusgXF7767e/IbslXuXKLsmRfjOiGQh/HOvFGam5Y7dPibVC5eSXebDOolj6 hDRL5Y/s/enw6GuldQryY/V0ai9ZDeoOT6i5QMGsPwWFNddKm4a6EibYoris5kMbmK/+6Oamou9d cfa7CbRGsajJT8NAOtaicrhtB29D+iYwcw2321sXi9tZ4KQcbOOnsPfqw6waJgpZpOwqgF/jHShL bSUqZs9i28YrsHKEQKu2rLoFKm3Owm1rMYH3aFUfSCogpF8f996wVebSkEKmc42Qss5mO/RQ62Oe l/vZz9QnArLhpmqdTGCZoCStIOWK8PA/Sv/zA+69uzH/HlfXPpKVDwSTefq9qjnRoM4fetag56Ek mmsll8uiCpv48Rbka16rcYuAAlU9igaX5FGPnGqGXmjBOI630C3yMUYkuOHUcVRzHkYVhg2804nW 8cuhL47THVUnyd8lGlFOOAGLjk5LsqBaBg0+DnJCSvaJxT0A+H8wa+6pG9z8lZz5ERwwCTgc73Tz aKwX3zUFqQiEQWVQCims7WveItzL4Aj3+SSUHoLmSzzhJ2XOHYHDlWC4/JwgGdOqd3CGnbXbZ0eg vtMyvtcoiX0+sYGZi4dURcp2DViokPvw3ddOkJz666MDxSnCeDcfkVSokN6Q2IC30baGmWbCeVsB C1gJ6okyADLbKKaLmv1xiBdIQtQWA5UazlXnxLncXxx2492SGkmQ2WhIg38ZUlVTF/e4ke9/2M3K /4uDlfagCrgLNjIT85mHEAQyKzI4LGeGqkslRxQvjWYrBGM6R9jbg0ogaQafPYRj6P3G+FQoIt5q 3SBtaEKMAf7fwqZ8ArxphiouQT8ljAvJaRkUwgMITLh2GY1ROYGMxEXFClRlxTE7Nt6KgHertVNS /ZrKZ5PGRFda+kcFmthZPaEzdgOgDlRG+NNvhNShWSxNXwJJMfs3e14l9Plqhn3wODZOP0FGKa2A Qs2PtcFubhZJ5PyxIcvSrdoWUa7RwSPv8ewGndJv6y1OsvyrHYs/3wnY/EwiK4CV5343LtbW+JMs oUoZ1+HyQglkOwh6XgbiMlre02ozwk7P8QBQZnHjVEWd/FyaCkT3gSPn0EHepjahSNwtCyWzcQ/I GpF2H5uCRK1C8ir1TzWmV+YLYXRchypi8mgGTBBZ5DIRnbGJHqz+AlZI/dbof6e1x9F6NfNoga3E JPe2yjPwuUIJ0dlVHEaQEuL0MVcBw6SDZWREyG5lenbrmMYWFoHEXuI+zRkKWo5IW0fg9EttlcKi 41yXBOPoWbQl4kIy/xKpfWKJTGHtYh38oJKelU5OqCHQyyHvirHtBKCTSQ8hlWO6Vuxoha+pBiKo QqoFITTOuSesr+mw9LY5JfmMBEpo38rE1HAxDTXbZ9fXY2FeFPLWDoHVj+q4vsiDPvaA61MhW8Da wTjp8DpPgBaGBT0hoRW1o0lI46U8bcZovpwFkFqLSM/BN2D1shgFU/bnAZxT1qPe2zzoULWr+p8r 22OyxY7H7uYxNpf62zVkAcs+vKyt543yK390+1v/4DbXJ3PEpeZ+v36LJql6yYmP8ZIFYmw14ZgH H36+Y4AWtFcQh8ZA1x9WDhJUUYqera5dfLaRh5C7dwqY1gE948nxGuA9OdPcbdOA3AS6cbpPwyFZ StfpQwSKiZ4FzNwJ+7AhqI2WZq7FjhM6WYgUzw7jEl+4wF/vZEg+l9LUdHfpGOoSetVPnDeWzitT KHUGbIFfIKgC/oKqCOmVHz0aPz3x0SjDgHsBvGVVp/zKQqRNShZ8XiWdyT2CIkvDcUsszx1WcpEr Qfe01Gi1vOqI+PcQZgKrzsCk2xLtZayeXQIlaxheL+G2ZoNQs9t1J3fkkG2iL9SUjcuYy2Tqna1/ Hpz+eQwvRVu1Z0qQaHWcVrQMgGgrpxpGYWfRvAP/25zbA6wK/bpohZG4hpo3y4Q2S0k6Q33K58AN K3S961FoP3Y+e8HF94dogKe3qNF5SeZLRL31pCYG7/3URiNPnZjK7NyJmYYIq0t3lVJf1tzqNf9o uGref/v2eqY0ercowwdY562uHBMJ9XQoWl4hNlix0HpBpXg7BSLam9fWKHxy5O1f3K6vi9VDKUAQ KMp7SycCr5Fo9LbhKBz5Q5bjvJz+e/W5yJ4y8QB+brppm3vsxaoFu3GTz3JixtcYud1hmbpQQ1LP fCL4/5rwQ0aNItgW/0vANk8WayJm6EhqMm2Z8EyqUg7365BKekBoz+CRpyUHKJ/GANEKwqnUyP8t eAiDRDyZ0O68zcnsuI2I2IlyjnHK7yGSdRiWMIpX/OTWIVkk5LBOgquevXtvN1+zbXrC9QDDxy84 1QoENQDYjDTERA0HrlrY8u3PYRgmVB69p2e80KpXwMEvWhPVeaJXZDSjm8XfeuR4Rj0zB8hYTkG3 DNBpcnaq6gY2cROZWv4hlE9JAC81v7Gp+6a3vU72CKtNiIaCpEVGoW/xvNgZKwv4ZTscK6/iFk8t vGLTokvZkcQEM6m1jTqX/zuzI7poboIYiNisNu0UKq6ctOyDMpRupIx5+7ageq2PDb8699XJXFGT ZDKbhY6IS7PawtxONN4En0sYqv6xbGD925aDVZz99uYasSacCCRAwBstnKKwGqr+7+zO1j8VsN9t 1tffC81quWQdIHAYp8gP82HkGMQznOzD6+aDnmAMsjE5JZR1wfzryBkCjpBTpM195A0xiVpHtNTY V2Jh0OsncwjVqvCa37/6kPNBDt0xtaFWJgH3H4xmRlpPl3gtdKg2iTOVYeWZnyDPxGDlEMpGibLT mI7sPQCDawga/fm5zawvCWAgZS4OwKKTNncF6Abh2k/9jmbd6xzRz3fE1o6zUPpFpjhRt3cYucez nXkaDf/78+EtjaCW3ZN1swiudBx68HtU3TvJuYHrsDVVsLKrIrUmNkQWJseDD1w/q5FqHUS5trHA gPpTZWlINBz2xF5wQ1jNBqY8O315UxEbv48lzZKhOkGdSigwQV/Y85YF2vX+M3cVKuh6hAFWIF69 bOEjfQelXs33KSgRbi3uBmiea+htF6Op1k99nC5Un1lIiyKh/lw8ja+wL8W4AJs8RykfM+QGV9y4 1dP/BGti6tBUDJlOldgtrj+dOQxgVQKplJVHSBxk4A3n3HQHN0zK8F/e8uGkDrRxxPpS3aCxEJPx 4dRWADZrBSFLrfMm26UBWuHmBAYB837EGv7X3SJX7t+ARqXTm54CGGosAG8K9/Y1WcJRPUJ8Wd/w vFMtlNBD+s3EOXEBiILLZoLRp3Pz5+YZhZEJobZ67FG2nRqtrlJgIpcZqfNVkhEp0W00b1tchcve jk3r1pXWnFwCewZhmmWn8hXVWfat5vsbU8rDzyn3Uc4gs35rL22JNNHsBLqowbV5HgDTiB9sz42G zFJgedNMIXEMAFD/1beKq1L7YSr05bMUpUgHaxEclPNC17pFKpFdtnVvYxCYCqu/cGrWcpPpGVPl lFYkjU6zx7UkB4LHTTERUF79xoJOUozX51BclcKFZCx5/ed6il3DHjSMzK+cXqYV9Iu3ud69rIIY qwEJWiReevOLtqXRg3K0uELp4ckKNPXB3Cmzody/qliBq7gqs01cmfj6Pc8aeIrQIt+hf7gScV6l Zrqp+JolYuqG2C9psEZEmnEvWO3qsJdYstxX7Rc551CfDCEokPwQKlCcQpsfwsvSR+p8BYW8Yn37 vlFJKdCDSVWTCNjvniMlFJ2wb25quXhMyy8/PElFkNEFmIebXRI1TlbtII/CfWDlRZ0eHYneDtvP SIRW0DEktsiaZ63cayri3x7rQFNRF5NImMaTkurOoXy3ipD+Rqf01salPrU5QhFHI0AKRumBunZj iP37iwz/+fjhkOIagSR19lvwo9Abz1uGkcYJSSPUCJsSJHFXMurFuqwxBHKN+eML6Ht/RHgSrNGT QFJoDH9lDodZ4nnvLiOrB7jypJJw9sDcZ9CbjxzwRALkL/1gl4GrY7oBJlrH4K+PVS6NNLrCA/qE EPiUinMmrxuBoVmzB7xiXY+mT1YquFumZOYMiytPDOJiN+mU4G8jsdzA7wkyC9IiCH7j59KaOVLf VU5NSoxozBHVW+D2HC9AGy+ydMnOT86NPTNqVf3KyJChFnlGGDEq2Qwp9ybrmCsLBD9eCoUcqJoW Az0KtiXZG5byDgDwPVzpr5zxgvOzIn7Dy2clHZ4YHwmbMlA5O9NzqzqzxIhTzhAkw/m4q6CxomI6 i2nD3D817XP7if+w0hE8aDkEYlLx7V82PMTj69pqG45w0Cgujj6BI/qG4yur7UJMUPKOmxiXHuIQ ETUwmxjJwnJuYFG6Ln5qcpxrXBIOXREBBoqLgdR2rwGykEnlCXoumKn+Wsb7QlE0hoY+ReMW3eOZ jI0aDRd/1ZvhRqz5hYFRJcytS7nEsDxejInyViP179UzXUJAc0EnxxKypzraqMUDeWpW7T75wMNQ iPDLyH0BVxzgumeh3KNKni9RftKzMaoPdkwT21VFqY9tvImvlUcNgsqzeGNbaJ46TlT1sghjnhjK 6oxQ+2WB4Ep+TQO+j5ZzbAhWc2URAILqAkzr0X3BQS/RC/sB+7aRcoZXylQAENvfx1RtmIWfjja/ fr5aAkY5XheCYtjF3rWov5p6wePTCga1tkoFDYoo0WmVUmUugVtpa1Gm4FlOYAt4XO/xYS2AJrNQ nGz5qxviTGROt1f7UeykwobrzF4tNqOSw7X5tpZjJAzYRCPMimCTvYL/FvoQkmG2I3fJ3tFHg3Ys B/j9VSgZHgd9aA0VxQsmBa13v8TqektxWkUJho4MxxhaC6lucWxqOToGzCjgDtKAEKZVWSiy8HqD 5M92qsz8piuCAaWzk5yd9ilqSu8AaO8lHvwooHRsLHOoKbM2w3ca+2UpCn3uhkgkPxfY4Q6RU1m6 Ut4pFNzsntTDZK+dE/R/ldKWo8Kn3mfB4vUWKgK1IMOHDkZi6fsVth5DkNdWWj6o8c8vzaoB1Gvw ChRxErDoPPh0qUtHKjGK/Qx6zT59pM8DWS8t1LH0k27Na3AjuK9rmtn1IdEURUXPAZGTTWgooq6M U4IHDdeL24lfY5nUXRK5dsoIv02DLrk9v5jx1HJrU09En5NbWraDPao7IE0uw+91fIl3xt5d5SMX yhCwf4LyVUfxOYSPn3xfVz3WIdDym7TEj6DQt/i06BKUDgVCRFWXSYKMZo7JAaosRllIlp3FgDML +xZuZk1lgXrk4hNg5nDL562FVFkSHH1/9iy7xCb1dcm1fQmTB2Qp5HE74OOS8qaGovm0qYjFMK3h rh5Q8VrzCbEMrwggAJxbEvW5NfozOJGGJEJyuKwLB2aiXGq45EXLKqgOL+lznRsr7rmeGOUS2W5Y ukhwKMtpoJUt5sV1+hvnMfyDlgvCVqvZFC9jWCJ5Jtud9Y9+87BYGMe0HbogqsAnD/V5qYExPtKo UOywWJk+ktuJsWjoHUkyr0CzPd/k36oYq3KasfzFXWK3sQ/aNLx1Qh3zMp4dMUvPU1ATmb/qiVdD kr3E491s7if5r9eQm95a5Cv3EFkDf+0RdavZQ6ur+elFoDzg6p1zNnZZA4jfRyoblRpiUB+unhfX qXWO+RXfO1YlCl/s5M9Irw2z4MmfE7Or6E1OQQwVGIUV5bqq/zfzjumCQE5UCuh8xMbZxBDBl0vi Iwq//UCDkNyEkzDf4XNsH/aQ8zPdESa1GUstJYGVJ9irib9NSNl9U2YHfNgvjqMZnWRTk+IH5Ini yX7PvxL7ryiwkFaPab3G9TJIcIYqk0H3/8IjvJ1MrHnmJKH/vzk2xrp5FDfOFAFTEG48yUlXf06T QPrlqrtTREH49jP9lCzMnQYmq75FtyKJnVU9pVeooY9+3f/Cl+2gpuWYXpx2sq9ijUHX9oMqMF7F 9pp+ndt3LVEJZ2YNr88BIzv6x9vLf6OO/qw6HV+ErMfFdvFBLC6DttYviK9JP1B4aJlUTUX82VUJ lbwEYjRfpzZddV8gYaMij9GHvjUBjV8xEWkwdZlN+ZqDsrENp1KhClRDjb+48bRAAWelnF38y7J1 dHKarzGdtNKk+DpnSGV9dDLSH/9ByPIv/ASpAws9c7JCjEntnzAl26//dkE0pI1Ah4BY9khCg+pL uCFVbH+eEly3k8HrtCVCdJLMIzHETEF8As08fXrbMspZ/ky7HsV/Ubp3XY/Tb1QbP524sUsuVlPT qx7ZLNxJgRgJYmAe8RE60bnC8ZbnBDNuSGR6vbn40XBNngQtY6gXeI9WcWNowejx2wEOgtfZlL+y WQeEmETKGsKeQT5qruDFoU4AVBPW5NaFj4T98RJzNY6yAhyxXJ9K6G4tf7ib9K7fAM+7/nd1v8C1 Xux6uhOoMaRqDBdywSNbi+ywKfGLHCeZM9q6Uho+ZItAwKew2e3+YtuDssNEgMtYag17h/ld/M64 iJVTolO/bUlkb0oY4ErfAkFxeF78BAGcPogNJLDdhmE9b1l7XtbIP9GwnuNWAWZ2HAMtKrGbYyFy 3NsblIVOWQs9OLapqtMwVbgQMzz/1qkmkJIZCilMNwgkofKwdoqmTeQS/zeAiyy0JufMKJO00wlr Rt94QFzInwR9lfnA9MWL/Sx/3wBGi9OpPMsSzNvYcmaqazCh+HINYTAjMw+3YuTmKkXgskR0MHvo x5HhDnYTtJ1rLSDQtpPGtUBTTQlrKcABoKArqJbd5rZiKFqKcjJnBiytuwbaz6coJUIF3cIYr7OY NYkoAnmyxMn2KjY6O5uWQvEfB97mkwm56BghhI2ypuRgMpOpsuE1Q2VafWseSiQ4pGFW1icdH7Hb Ps8Ijj5G0xdBcXSqleS9dunw3tJKt4UE7I4+RtchqBmUpVjD4gclnVmpIU5Ywp9tobzTw+NeTXRr KRVq7XFSxMbLzeDaq3TDyyyzJaL2Vd6K7OJ9ghKTCl1WX72EfeKXn27X94t/pCTWGSkl8JQPYIdM lq2UJ5JMKb57uu2Jh5tiq+0eInBMkAeQr+2PXIhsOjycrggVQSUH8/km37ffCOwSY/JkWqGgCV+R TolfkjxCJfwo01e6SoL9jeBHt9HYvq+qSHusLQIME8R5pF7rxt/yweLH4WNKGyFBfJwiCMZPRhGG cF6JibO1ZLO+5gnFRqU8IF7f49SDEgoSFJlNu0SIA8KUHIl2zmqD585SiRuFyQf+721KUN4zYlFS 5TBAEkgUXoyRM8B9InozW7Snew3Iv+LFXFAsofdUgiNuli2PxeKFKDGHkawJ656/tb/d/qd4ANj2 p5Te53XL6DaQKRlfbesGT0Z6tMzQbjuSSNEcbuRB8DZC654egPhCLnsbSSdMq9nKrLqAviFbF7hw aRLI5kt8DvZ9Q+uZmW9EZ7jTWkUJYXltXw9Fmc9mbcQ+oEnVqqW3SWdIC4MRrRxv3KktPTneXBsB WCYPCa5TZyOHsfqPLWN/AQ+KwccptQ0Nmu3LczXezN0id92Vm642aKeRnRFXGwk+VYqPOftBfIJ0 ka+W+ijyaffWs+Yx3yryaopL8YhQMgenBCmtshqF4q5HnOxgdiYxQGmhWlU4Q6bqc6ACJtbYFC78 mzWxCQJxYQkSoR47uQVIuAWIwzuvGtZp9xzcVligBuYqD2IwOCmfb7P4WcN+2Z8UfvJBg+KhaBeV YArw9J/cS6F0ajpHASD4WXGEZh5h2UNshQzHfVKaJOHR1IAEv9sSCk/BmLTpZ3oNUCkWNWOS+Cyx LSqQ1FVevBBZn9ZtAS5kaZtGuUEp6zIgrePa6RL3S22qoHFGLLsMIBcTtTxrlZbf6aUB1IxhS5JM 80ks4PbngPeb9lzBd5ViyWP8y8JdEs2PFY58LITwIktkhER7+QZnlkPrSAxdmyXi8n/+nzWwKdY6 sCyUiZMRotuzLie7YnSbLEkYOmfrCEh7ovDtv5hmxA99kJJ0me9od7RFqCgQ98GGame8NpJtfmCU vPHZ6RA0Mil6rQWboSTKluCwpButDXJ9832wjYUpRr4yJb91MYVJzkaDKsmlASbevXMXejdpY/vu 1p12tKidn+y7eBc82R2Lmv3ACQSkHy1n3ZH33JmYBv+LK35tw3dkMJKHhrbVE8oyv5av4kNT/sU5 yNKOzPGKEybPCD/dHO2jCVg8myiSxnQ+X07grFDWiVQ+F1Z/9KKqSPkSh3bXUZqFcaXeRUkAMLGX qwRMiZ2n3pCo28pSPMHGneM+Jvy/vW2xyvEbgLypH/cuf9mnsNDnaoa8hhuZXeJnQe8FsIZB/31f nDZHL21OsIVet+0pKKGxJzRDJOioPTrvsdNk2YPXz9sH/XtREdi+NxxlB8vRciibvIf5Rexq+/B7 O8FmetAx+hDjHti1YKAJwy+dZJbbquV8P63SfnlcygYVKsiZkn250ni72jscIcgYacfoF0tBezc6 AKlj6oQezl7mVQ52wACIolmDyxl2JclbfBUBE4DlsSPw/TXnMdz/scFeWzMZHRWYlatWC10NNqfv 21Sm+HKpU3Pnh4YkeqiEW82a42zxlKmfU2g/In14a524qdM1OkwILwl6pSbZvArWnsbN8Q5CfEE3 tmyy8+B++X6746FP+SU69XDmjbl+JycENTxkjBvOSYsXPDQiGSL4jVvcQrsWaMG/hckdGUnavsiU XNwJsKJvJaUlFctbbvrioxhIyVlPAXhHRNrd2V7zY9F00ZUcOD9BBSCJA2hMX1lxHbK9V1RofFUE lgD3i9+c0rSSjqdkndt2E8lPHTunubC8gCfnntkD44nfI/J7aql2QKV3AoX+oJ5DNEVwLYX4XHAF 3qGOUXUs2wRgZKM2bRxI66vRVUouBiouRoHkOlatYNe19KQWbviDOw8Q5qX0yoVA47YGZDsp6RTQ FJ3ad4sIJ/pj3f/B4NfOZm5UX8BTizqxW4zDUyqFkcfOa5KJS+7UXY0DxZf4EKbCsy1L2QK1JYB8 nL+7Rxdua8xUP0eBJVDSGoNv+gq1WY4FZ+Pve5alZy9MtHvW9hnFQRdHnKGLqEDfzSQfSMLGzjCX MJXnSfQ5NyX2rk1btjjWU3a+BFHITiMYAgVqlWo8Dq814KRE2S6RKTv8ZGtBus3tFSoxe0edSFrB L/lva4H+V6SHSkiDlReQr2OiWBSJju2/RlmXnm+o9T7w8PSV8Q0KMK6S+/KRxLEvMbww6LZblIyt lkyOvpoMNWOVEpkp3WDTwyX9xQ051Id1HqYUS9rj+jrqwEF62n7k8SDRAPO0ZD0BGMioMVLUs9sI rOyVwbPOmCRFwZIWnd3mZF5Y3M1UNGUwNdzztBDe2g2MSASHmw6w1WH0KdWILwsKBY5GCG3oK1PQ Yz5Ayc+Pt1wbBUTnOvoUYLitsWmJrtSsFGJCPDuy7UL5si1mjdGIr48u03580J7mbDVAzkncEFB5 6mjfdsGTk0yw9PHEWsMAx2ASaftnHXsvgtbbScaVWgQEynhhWlwWEgzn9Wco5Rjs5pXKBnTJBzDc WT570Vnpmj1hSmxJoKe0R7G9EI5crIf6lLIFODr/xzODN+k3KgHDy480JKmFpy2hz+4+1dlyvaue /XWEM3TyTluhlWlXar8yqdSwkrzDL+6cDLAcEV0ZjVs3fIplj4aNtePXI9eSMv4TZAQ+8tTnx0Jb HrToEPxsjCBaSAil1Jhb5eyyTrZvavIMION11o2jboKvPPbwjHBSz9Bk7rX+5XznPc3xMkeevK7g xbO+Y/B4+tHTmq82EmvJBjkTeWKLqnQJUTRnDKIhJwLoHO43ZJmY5ajzyBdfSdb1cJetIfsGmSvN lG9AII+KGqk2g9nzAFIDwkHyNuSnoFXcimP6v5ckjd8X+z5maalF53+QPP9fKC0UYxBx0u701bWv XmNZzNpXHghFpE9gowWOVKn3kL5VIRHvzsa7Dm6QZBjTimwyo8q7obgOPVvdS5MOpLmGXli5GREy xoMYeEq/BwFxFg92OoIwonlQ1I2tUPtQc+x+GgB1HLhcSM0DBvDlLwdeJqiMCJH4+cJz3E9EmK6D /XfuK4McS0BhbVH438zgZLxlRYEZUKPbCabaLYE6qVV7CV3D561jyxvPMn7dy9IF3ycjylaVrZAl WZIXcqthdY8HZrmtSM46GNZ0vapYvTDR+3yko7mkCz1rGIsrQy18BfrRgFM7tVnfo8KwV/gxmZ6y TefHbTbVhC2bdzeCSqvxe/8/0Owkbe7+Z6mTQarC9/r3rD9T6eiQrRYlWExCZW/vYfYlDtMKXIyy hX91aT9O1U1Gu7Wt/CEHhNMk8vrAlIAQwozbd7bGT4QgMVwc6nSES3xk0MULYv8VL9UTdEHEEuEv lRTzGTMhFB6owNccY+1dHVFTch7VAnykBSMFv2DmM5DMWqNY08alNWV02CgPximGSeU0TD6/D7xT SS2WKtbcXU2VvEm3yEeb1+y4F1hwk2MocvAAJBcnAgRlJ+U6TayLu+ArSugITOobN9MSuVRG1oGW MtInv5sfs35lNTnoF5ruLzZw0FNnFYWtGxbsd9HyXXh71E6OIe0poX2IiicqXhhLSZ3tm9otm+hr 4oALFeBScQsKN2prDx0msoq+h4ANuMHdZOuNCmxS/dS+29C/V4GYKOi6HQ3/GE/Izbh4sxddtI9V v6nSBRmrtHFsJC20JZVJJcEnJqyNp6hZQS4plo6K7+wiQn63xu0OjKRpFwTw8sOcOVsbhLosZKn/ htCk9JPNF+m9z5ZYf1T26yxMNGekBWkvfoxZ1ZqXRJjzdrfAY4zkn2JOEWL+0Ifv93PMC6T1tbFR 1Rj9fHjPCIv9b3f58jZ/j948sm1F7hzP32vk8SdxsNzyIL//CrItbg4cBxY43KQmSWmS9lxkPqpn b7JRiohKsr7rtYXlZ5D0TqD9P5HQqo7YU3NHmDAxMr6eH4lwBC5x3+w463nNWBWsY5Cs9fTtQyEB SQmPZj0JaLLkpPGnmzaqiLSQ48ooz16cyKTkqtBi+Sei25QQuizHnbmUpreQtUBM/G5FFasMbM0+ 8U+ArURzl+w4EKK8nUJd2PcgZA1SceB5KPp8ZBVqwhBcdqW/gUaUDX/liXirLI2gpz7FgbIOftDh PIJt9rt+YI6Ercdw0cEzpFN5WK6nY2Zq5m0wtGPJPhqR0jxdS6IAhB2BbQtAMm5MTN1D8G0AFaod Y2Av+FB0Z5DpylEddhi6gtB8jUv+DqJjSazLoe74mTMhEm4ZGF9hyNzCwCN0TmZcUt8OFCCoIUVi mzd6Jj7itJ7VmeX4A2mo8UVaZdxoxe+jMhoftepZWvbxZw8X0KthqoZyjlnXk5OJpEQmNejEPkOU YOgPn5h1Xp1hI2X0C/tGCRfx8wjMWFr53qxW5LzY1BLoHpi0EpAqzvzJIxvQvJZC8Jlo1jSUcY9p jj8P+txevS9S5YSiOPz99I5lgAvhFMrFCm0yuZPMm4f/0nH2frNMIrkTtH1y1Bz68uRtPKby/+IA FqYw01dqnsY9UiUZS5L9PZ/Cws6uNQqnr9u1LQ6YHcDVQdqK2VS/eq6osxHnZ/19SUkd/tDFEDSb 0sLuYng/F+vKyQooozZ4tsOJOdG1c/8BnkDgide5Jx53vn9MaxXvePHgtPxJoboM19vjNsQtbQFz pY4zr213dLE7dFYN3k0gl5kw7+JckIGC8Aw2homy0qxU78yy9gttHb3fddedRZawLW6qFHaIkicR 167Qm5rCfZHoE3UcydpKRWjdPgCn4Q4t+eOAR1CYmVhuXdqO+Laz7MYpSwDAfk45SKwdWaGIhucH MlvMt5r6e/MI/rzfahCFFKv62X6Brp1Dm9inEvl29cHMJaVuK1FGKCiDoTm3f7nyYU3Hbm28kDcQ nUsHQMyTZSEN166H4pkAaCEJ4bokre0U7Oojz4BBgFX8FOUULERb0tC2smeEJGZC2Epok9Bna7Xu lDBjBMrcMaXihUdZ6SaF3j25+hRcp9jRedtkxUBYerq9910fTfBiC7DNdQAzj/0lPOKz/FHFfhob 4aSxYjgB1xcX1cIw5DFhJnCtczcMSjyphlSyW1HoY5kmuG29h4WnH8ZTXD5B/jMoU7MT1uSRxIOf T4vdZY+oR2w8eCpq+cAz5Nef4Twj3InmSODYJyw6CuCIG8TH8qWic5ngfTxvXBF7IQ6l3UMKwgqz klyNbD3/PfgAlgjAalC00cuXIp0zpIg4mzx1pyQ8i6miaWL2Ep3JsvUNh8V01qOqcsUrPHKii2Ey IuCZ/TNgGeUOyVYjcC4i9OcnOBvh9+qrgPnmjpxPx5OIH1J1JrLeV8BMMpDZHNhoO47PxurqtI6d Ckqiho9u6N4Eirs+AG2Djhebw4ZnMdy2RL1OmPOsMi1katFs4EtfFw6VWP+Xj2ueDzY5PO/akxek vawbQpyM0OONYb/fGG2U+MeOcl8mn9H0rDyqI17Rd2e4JlOkCQ0M/6745PRipntru7kfvtzU1Ftt PP9bt+xlORPgzAD/y6hsfQ9yGPYZixkecaIt4EnoKALJ+V05l1ybhBbGaLP3BI90ESZe1oTMbhsp Vm9la4qMCeGtafyQKllN5Dof4uYMQRB0HJUYSaxrH9bSexhvJ2PlDHXCUWUrZOwwJTKHy2u7Gywr er6UOrEoh8KctUKYp6m8WJNTgv3Jt7yART04C6/o/jcIM2EaSUFg/OkJID2lgCQEv/SGt+ximgCm Vl7BFjNJrtcRV6syyShR19BWlzpW4buUsSpntksuGh7+heFQs5PNadQ1hk3ptsCyOC95LKUbwzwd XAaE6VXvLVJUqqf4/IPkzWW6OQKf2Kk1Whyx8gKJR+ptRQCl1Mn46RvXEfp5iRKQbmRQW3KLsWtz FaduaKdN6iGOd2Hch1wKa6S/i+bDXb5O43ePrLpNE9R/0g4u8nNJ8qiPkEUxkZZ19GrRGa1WQ02o 3OeP3qsxAZOs9M+Ti8DZINWbgfa2EHDJIyvdOxf5c3Sx52yWfIxios/hKyb0DXX3mm5p6PsKwm4k F5VQRdF7u+QZk+bk1bjvJohaFcBk9/1ztFyoHeOlG43p80FJ9RQyKb6M/YN6wtWyiPBAhn0nqQzJ v6moNF5CFxhjW+qBnlksljlX9YAEF74w2a7RvFQo0dgST+9o7oHCT3w0IlV2zMWvf/2de4zQ0vOh KzL20jSBtrUxJoitccTh0a2ms1xN5hjbl6jYywOWetoEcaY9qei1dSAZ4ZOzuAo2ISv3LR7ITSzY pir7+TVSS/73cN8AC1QRqZWNrkIcV3K66gkfn6HUwea5aAaGnpNY69dvwL5iRTKgzHdOoxB/cvlH YEylzVt22VH8pWvmB6s5Qo3pN1wkb2BIlXHT7N4fgXBpGc5im9dLDyfvMrftMCGfbS+N6gvzui3F pQk1+vhpPXmt1nD6UETTeHSB6ULdmvedfNoimfpPrXuTwqaeYc2kb83NhYpbleqAllehLcjLJpo1 1b9yyrpGVeiaJnaMSmLtoS+ESPUm8EKn8JFEnqvFWw+pkpTwf9uM2xJEZmlnBCSyubgcVeR4IT3R MXI2wiLKZGJ2BpVNx4iAb3HLEDNo8R5PXF4HdBQKo0To0a8brfdTsenBR0xfqlCLmpXym0dgd+Io mN33orvr+eDG2NLrTZFpMFIIPYrVFgn/goJyichSQM4z5QjJxyC2jJn5EBa1LtdObeEYy+HsXTkS 5azSYtIlD8WDPMWu+/qiXPsLlyDJDoY6DsUeuKhK4NLxI11Dcy1KfArgqnJhudTFj9bOY85j5B47 Z0SpgsFE9mYYHub4Uhon8NefmPzOiAurwzgLgst7slnTeoHbNAF94Zy2OXBZvk7KHkxwXWP5bt9u fXecwsbAMss/UPinqtHkerqTpKfav/VzSt4XLjHYxOptDNrZH77RRlIU9lCNldftz3FcfXqlFfg0 k079oj03Y76LUztPDFjgTgyL9jrqk30scTr2Lzwrhxtpg2zk+yTfIcHOGpLe0/gl8+IdhltnKAMo uF0g5TXww6NDELMEZw9QbQsmgi9WCBt6ak6Jao9c+YO68TzVSo9L0l/0P8rrfO2LqHYfBjD9b+3Z C/To9pVNoWiPEN8yYVeiyxWjlY0GV9q75Ch6PMcyH/YQWHyYcxZf5uZBBsohjmgU76hu312twSFs MOrg4GLtNRrkzxlsbgfALWiu1dNQ1yqzRqIANQpzMgKjwBRoDXAJatnjpkhV/pYewRxqOLJpoOA4 3KE2PAQaALbPkrLdWXrWnYgTI4hTmNdYgi3QJdmRclY0Ms0ErceicXJ4snFO4ZJxL1nl1Nz8EEAd y2Epr4EcIMRIAxRNW8hrELbJoyhZPnIeydw/2mDll8DL94LycKIdMLU/yUQtLrTPNDr0pvcjpEpB roiznGLz7l49NPFbK5rIvbKUsfZzvlt81wzQqSz9OBH1G1nug0J/PpwTkC9Rr+1YjF8GxsXwt9dF C6Vcbo3OWQ47hRRWZacIUH/Nk0W6cWxmriNjN3h8QI4iGFGp/AnJe0x5J+wXWHP2D68+H0pmCcGO f4B3zq8NbqbNChCDqbpYu3PZpW1OA6bP/1o3xr7+NhsN9xDsAp/q/Dg1PTDCcArMzu4I58727IQW I8VuBAPkT+RWstGJsVjjE0CNItS91GZFPJnGKBbh7Ad6WzZhCSSjDBC5f+zvZN/RVKpItdkqplon rw4o98ICzlkHjms71l9kGaPDRC4TlCvSgGrBuBzVtchWEJmW+B9VEl+8iqALvlLRdT/2rIVON9Kk 9Eh6LA/5L0DKYiAE6Pt6YylTRUg5lZ/CAeF1l0Uq8it90eWxO8zyNAhEtm1xJXApjAanSik6QChn k68LJuLsgfuu2p9HweSxcORkw3ghHqXyNvJLV/aSagbg0oCxjOUo9LO6dsXL3N61VNe5ztE0+YJy K/lEVjaSZKULgayJDvsjOyPpeN9kBNOHHe4gSXrRVKid/Ppd5fRmOFI7AeodyppX8qXQRKGFvg36 R82wti/t/Q72/VPeZGaKav1u9efVTd1XYFv7SFc9CkhAcsrNNgBjHp4DXLSlJkeYahIUYuD2gtGH sa4DxqGjczZN9Ae8BY01GJk8bdhrRfDt5+5YQOs0idUdJRXHWHbrsFrXt9Cxn5vMgIpH1gXmTIAK 6TSj2LfPFVnfyKmAfhTS0+h8bHBjcGjPP8JxIwRaKRgGztzmeuPCp0VhpAcdLv3kdRrFnvJdP7vH +iDZKF2V7aSTUwY+WGnGht83QRnmsezKcOgz/cItu14tEBpyzVI1K2kShf0H96UzoMiblYlML5ti ydWQRi5YxakGSA1OlsuVqS48+vgwErX+TtOK2l9O7aG+vWpPMDu9i5ruHxFCj7lF8IGzIza67APm By9SqgcBIuBHVGb8NVLOnc3Tkc31DzlUBmaSA/q7ZdvFTbr7rV8xwkfUk3kC6jwkhtEV2yhQZa90 3ZQjEaH03Gd1XVlfuP/MXKiiXsqcVIEkc1e1G7DgTiKOysTLxpt2FIMCTQtsIYm4zFy8571et/if +aO8Z75EU+rRi8fQOSMDsQVvn/fwitBzlS0eKP+kAJXcTLRn4zCAkSfnCoT2NErljoE/WQCDPmTG vZ/SrFhzT6X4QD4XpKqfFHKn+BH7OHIXI/nszao2s4Eew1ctgWe/VTL8vFOcZ2H92izeHMAa65BQ ovplvdkST3IhSRsaxeCLXf7O/sys+j+sWrXZUYRtF9hVypxqYQ3Y2LRl8ALHQYW+zUr2jhnFebwb Ac5uvvWQEz4lLNUc4r3nV3gCoCct70FxEzWmZNoBhYbCVgrXh65rdylPh3h8owflp6mFD1hhrt9W WsBJvrJo8rj5x0W88wYCTuC3zDeYejspAldCFuD822rZOlCpHF5dyeXGjdr1lTn8AkMpfUM+Uekz SYG3prQNM6ZPqPgSDgR8MsMnOnV8KwkrVx08FnT/EAAPcuVYTPJJHa3kpmlkY07nORfkmSPjOC5w 0EI6UTTR5EX1gjUot+CMBWmfdAqOPVb8hYJJDvUVlZWn5MdziSE8Hd8CAcSM/brGyraU4cRq0Oth 6ZacDzicC5ymSN3LwSP3Tf0SU1/kGPh70VoyqYN4MeEX3Ut1XsXwggWwEMQCGkyWK82QzkfCfB3u 1GfsRuAVGfmtSnjMF63sVIVnAS5qAcU4fm+MB3L2Lwm/8FEg2djc3shhJlEH57wDpHu/2SLZQHqa L28sJpKNRvlVu0UodhygYbznUVaygOZla6Ea9MxnJh7yUv/9/30rFiibPeOIeKEXjMCG6vXWyqst mKl/Rb7qrZ+iN6zdbbLXnjyMSSFyWRik6fn1/QrAq/AzENHfnjSodUeGqUP2yWplOFZ3uKMC/VDF xzDrqyvq7opRJDMGnd0YTrtxpHUbgerv40UAK/7FcYHf2CsNtrHJIokaKjXUr65eJacJsPQm+DZc GarOl28iwU1r9Bb7ME97E5TKcNObXgZnMMSyloyeT9hqIDFKFOhPU1NlINU3beXpKe6GVYMBx/qt mbqUmTlQPMFMHxFuDl0wCqEbqL4GS0caa1Ah052GLixkDqwCN9FuHakqm2h/Yn7rBQaLG06rxfon +Wfrn2Shk+FbPpIak0ltfA7EAczQHG4vViUz5e6UlqlrIf68WapzgNsO5nXJB8qXTr++umRNFDwP PFUFCVvrYKXP86Vcro3w+lSR4w9tH5nA1XxahKGbsaZ/cFzfym7HxXKBxmL22XuZ1zsWrkPBXSsl IlMo+e4kQHlGfoqdfxB0/lBeRL7z5/7migB+U/0/hVbi9wP3irp10OB1qbqDBkUIk+WJCHkRN615 abSPIjyyi6TH5ndsXvaCLi/r6DynUcVeEKfdYc1UJyIYFirX3T6vU7nYTeAU8FJxMk6DuX+BQ4F1 opmc/fQ11PHuOPcVSIJstJf75eqWz8qH4672rQ7QdIn2gSYFMl44AwtV3RdPZgZw/RK+ITZ+V4iH ECUS5jTDVsskocwHJUS1JlmNa9Q1dJBSs8+lO4QDmChFUr1F209VQ6AUhii0zO0sh/JcPv9BXvkX JtCSAteo4BgOHgepfYG+oWKu7xtDOwzgiZTPBwo/bDQst51zZ9WObRZf5uz8Rfh65p9lhaop85pS s5RgpkwQSaTZlObqCNmqS9GFJ4NxKOz5wmbBeNFsfYsWLCbxSSLU7dwsw2i3iVf9fOkHlMGpGFIn PB6Yzu1Ltr+KTUcRtVNpRv0aqbOTe6vdPVlHUqLDLzwCQ1X1OQy3vM7jHGzkHI8i7a0eLPpn+QY3 V3n619hmoNNDswsO8fd6WRaSdN4wCVdqAsJ3TPayxLV9VA65KVne5qMHKqUrhdwcDScn6s9OBR5Y JPlshv3N4NBoJ4JVN3904xhM62Jns2hwqkbWXScCRWBjqBhbsfI8Corj/16Ttwh9cxBRn9NU9DRc DsFUhleMrMIySDHSIrkMj9VowccysKjTdnhNnGKfOX8cHub6nnXBNOtRveuW9/XYKXoPEQBGZygk XKqiYuBssYlegOQKpif91y6G7pSXySnotNILK/pbdDzaLiSkWHbS1L+lYAhh78WB/xOfbmH0gDwS rKvf4V0cHkcOHpcaIJlcVRRn2v3J+t6QrQiWDhTwbrIbmIok66+rt44m+/YhK4/cl6ckmoSkdi72 gZkahzsOnHI1BoEcVeq6eonZx0+RidXWAO8+7gNp/Hf6wXCVJ+fTgqS77da/Q+KyIKNdQpOFG5z1 9rZFy4FV0jsJS+DJNX4yzONsfaGt+hwJAicdh2LYURQGnO10rxleiM539hI/S5uqBfxfRLv478qI gvc1vcU4Z5/udl5wQ8Bpk5yXLvRzcNknPf5WayE3i573StqTiJSS4ASnz3syENauYgAbKoQRuje7 zq1P0OAHR91MiFaFfU/lKWepqiYFY1ItSOf/V08UrwLrCRfMhjdww4yLhy6J1xuMF07gIea5NSWU 1ITXFeHLQ+PTNo56Nw9w3XTuja+nC9bekqPzHUi0FVS/XKCA//MVkd6RPBI3WNbIyI+k3NdNt8QB yMvmXK6xI88eh+CK6eiPxuPvMFOsa02N3wTGh9pxYAag6X/BKDoEvY0tQ0nZ9QsLDq9Z7H7+FZzK wM0Xqj4X8ukbojX/hHWx3yzqJ70d98HoiSq13XIbMk2lmrIEMN7u8MYXkKspsqMcbDU1ZxNAhEx4 dyw3XsgGx7fYJ57l5YQNa98oeGaIZvk+oAz9ftdc/A70gVzBPFaMUFEQK2v5jTNA37aNTHbL/v9I KksBP+cz/dHFR8p6lE0bQvO0CnA4D0Yygaxfs2yJiI8tf3imbdrr6X/Ve5Eyx9OW5zajvNpeOvNh ucIBFNTWTjZ5T9NGloXwEF/xqoYKsJM9ZdPm4W/nNfKPXyKNKHgnLdkhOwXa8A4Sm3PSTN2FOZLy 053ekSzxkeRUYKfz2MA9tgNP2bEvb0p40PrjsjKfy74Qk3h/9GrJM/gwbv4k+pWoQUIWoZpcbz8B Dvbbmb6p2/LuqAEoKxAWrVyJd/iSgamV/kX1K1St9nsIzokx1zd5BkrBo3/+HkbYpL5PDtCofD7E wsXJCrHVLl6J/CNRUGP+NJeAYjWEoTLJKkUZCbsYERoKz54bReEVXxxoKwgxzC4mkQ/igGXuss7Q 5578LwDDRtjA963UFUdJF/ecxsJe3H51jU1rGQMZCK7ul4hxxw3FmfkCI3SlNEM0Cme/xxXHCXPH WBk/Em2XV7YY8mUDgHlu0nohOfvjFURQlY1GCOtYatMiSIoXSsiG/BxkKAUXoRcG6/aLVkOLmqmr 1HVY3sxdpLlIVw4lijXj9v63wfu72RYB1JakCBvMjeUGZqD2BCm/R94K7THokowZ/RkkPATvpDkk FPtiWE1nHPpVO3QKl3X73kc/dv8/0G39M3p7ylKijKfWulbKbRLgQQdiBHotEwNrm5ixgq4zoTMq aHyKN9EK3WCC9pB4gltyCWBvSM8DTphjx/CXRL/fg28KD6jPjPLxqPF3/6asfZiZG3sB41kWxIUQ ZxTcw3rPNlPjrRt6p8lGR5KGscLsq7fdL0mbzi1Z705f63+mGvZyqFunIL58EuE+VI1h57D8QQtP a5hqb+9s6eIEfWIdv4NZbpe3AtqZi+BAR23qV7d6l7UiM7/cplLpJniccvqqIXRZrwJAQgU7y0SL qjHWruXprT9mXKDLzslRiEwg5p/dN6N8sSoMOrU0vhFuMqE9+OHWeWb1C3wBzeviMEI+q+dHa+pS TNPJYtPj6aW5/yuFyftPb4UnzVrd4kjT1iZwEA/oXxnia3/naQ6KwPrSYLatwRVDENKZNs37AeDw /bDtT41Bp5WoA8waYtFMDAX/O3boEzr79SIZtTqpaE6x1YX/J2uX2nsvnIG3GujPBtP7MREfdU+H dCMsmHhDLUrOLpDvlxQGCbBr5ocZB+jGJY+42VGUNRAGGIPB3EUEhzoCdRavrkouOMVvcvrrlZQs he8CepOfBcfv/jhTwa7qNb+/GHnXoEECptsQsQFqRun697uEZknzoz5OvN0YkL53dsnYpG1xfKZS eHiJj3RurpzIOziO3Zgj2teYJABGaySrBky0jqlnD9fTTvf3x7+p22ppY0zb15JibAl0bqG2TCz3 4YCigntYrG8XC8Ap64230wM72+pCLfX7Th2ATrz/k6KlyG38bNrM1+JV/oyDA9FIijanLsTG9caM kL8EaoWRpw8PyPWt0n+pvKxoVfD0d5BtY+3RTJ52LFZHoGfaE9v7ZxWUgtZe8c/9rXDiIMSVT2Pd 0oJOtf01kHrUq7rxO9qsG80gAIQOlSRtfezWQZVmJjQA6UPcr42lJN5R3rJQSSa2iBJlakeJ2O4K pkf2SxtKlMAVy583m0x4T60FFbwgtYIIc5cwc2+9ojSzTY6HW2lPREVo59uVFvNzOmIcBZ+HJ79E I5qU9xkEpxREz8QzjWm3eoqzhIIWl7e8OdVqOObV/3BfaXXn4MBHP9te9b0QKgckoWepLz/1KyNd sgDVuXVlT6O9PjlDsNGYylMIhq+z9NgSMuTtxkITXQKqoukOCt20QPj1X5NOX4BmWWYN3MBTPP7L CdlYAWG68YTW7Zol6eOAbAyrUNfjL4t69MTc1RrJ2F7uw25r8ZpbrMaAIQA93aMJQYMxjsY2B6bz Et/H4rcI4JwFNs988o809mBEzeEginz8RRjnhxrraBddTeAaljUwCNvVBDojgjiWeFQ8Glh/RLjn RJOb4y7DsdDnA+9jxWfsGv0OT8WnNJD8WWGnmoAnjPoxu5hf+z29X2Ds8PKG//ybkpNAykYEtyae VFugx9UNCscaBHjhmzQNV9aXJc+6PobqblonWGYYH/ozW3aalNZnj2gpbAcIvb95y8WyAjVEk/sd wuxSD3gj/sS1a6XipAxcvumQ8uDpqmRrfDpAZz/iQmpiXuSEzbYvO6AQUi/YYDIlaHlAnGqfN07w imCrQ2QwQzBUW7qqrIfXBeYRSi8EpLjlZHzMAouGuPwQSFskT46tc1iybHv9bp2qEp1FkpzsKohP xSFZ0vamj7WwHKNP9uX1BRjbAJVL6dYAQSHb4OYsUDAJ58qNVKKKIX7AjqKvNklcHMz0QM2rOLTb yAvthMZAf+6diBFL93Pg9M5ckDmRADJJ/Z21xyNvk22VWGOz7cn3QgkESQnM/OLBXLp8DHPpP6BP 5UfcRZ0YKRYWEb2EQdodCptk3HRNcNF/imDZUuOcxPYvOBkEFLg9HT/2dvhz6B9jHayVUumkkkBm ROCg/9rIDfdMA1rt4AO8X421GKl8VCB0QfARlskExQqHCS+VhfCb+MCpQDj2larim2lkEZKcbyEF 9A8ULcdEgpmMOsoLSlejxea3VWD66/m1o0DhNzYrlWCGKnJ9s+zcMlhZLqgb6uoBBiCPmdFbFoGw iyLWrgZAz+dawLsH3um5AXlEXBE0W3Yg31Oh/Fv8vV8V5rQJpb4t0ijyZ1Z3l5s4hqXrFw88Pk3p t/6AyXHgXguYdB68zHr2Y3KWoqJ0Ha/HNj658nYkUn7cJseOqM6QgkPXCS0lCYUDaHcVRW+nKnR0 nQOgsPws8aVqfOXfXpoFH9FqbHRhAAgcrSzd2vkfWeWVR705w+GE/XTJFr2QTuSTUFlWwiaHurb7 PtgaoM3ZvNxqB0Uoz/pP/6C4e4EFlYxNdJcDBodPs6uCByhlVhN5ojpIQdqkfPuCy3ViUzSAB3W6 b801s/5IC+3rNWMw0MdhlRopQMuayxwPOrAHsIla514VJ0PXkAISsE1quJ28Og9s7spOKvcKypv6 08Z0VL4GZy+0oPWHaUqU+lliLyvkZ/kRnQk2Rj74EsXpKhnaeuMOq6O/MOkYr74J/+zKtEZVu2ob g9UY5LOSoW3ULuHDBFsGb7EntPRZ3jV6vZach4c1TCeMdD4gaQvWU4KZ4qoQw9DqrLLfaqI2gzly 5GjTtn2HPBekMgQAV3eCE6GRvXX4aeaSggXJyiwTKM+PjZiDLf1Vf2kIGA0kaDe8t6Sr/ZQc4egJ 1EFb5/DDfXA2jjrHFlLSMvRSVPho/gQMTdn9YJSm3sZicgrM8V/6eMT6CzFaeYypUHQkyZrdbEWB Tj+ObA/mfEOo6Sad0ACQwg0w3ANkzqWTOvGSHKjPaAXPo4Um0gZmfcfnwtUZeZytRQS4OwZP5HSr jdiCkD8goFovvFnxCmiKxPLbsNt9/SzZs+lAxNRwWlmDa4C6+lHzrtdykfzUPjTCRF4P9+QqHnnC V+hT/xGtfdCR1Qt6LiCfhJk8/t4FI7CfH2YmXUeDGCB2ySMS+iCYzgSH1xZWUM9oml/jvhS0w78y dtlwLDkLrzAWjdF8vr3Ajjc5BuUKoASM+LqBdEz9VbB+nmtZYjIfn8lBDYzZdziMVgub4ns6QCx3 0jorL5Er0E6Q45YYQ+y9OSH3xHPuPDEjn6Tc0zXt+SHoMDwwdsa7nq1JhMtWd8pgbXZ4pfqZlKJ2 1kkmH9BvAe/NYu/Xi9+Wgicc54JK4FmtrNdgH3zkKlEZQZUcbTYXTUOGCUEquyokOT2J91AZqeKl AGXafYxN4SJ+SkyMq/9BGSKsSGdn3ggrhAnpQc2uyN9MmeD4ybCEcXLQ2tM+HSmHUwt2i8eiBgPe 9nGbRyPfNMx/VNZeSN8w/f6bkO2Zotrp1dl5HdT2yRFhcCvej3xkFVVHfqwwTZG4DZhBX/Uz0kKY LU9Y7f87ayQvutVPXob3LEONlP/cPkwBAdinp2hkLoDGfUzJjSiSJG7Aj5J8RLy/lCNl/GWSA5CA 0Bvxshc52K5kIQj67T9GnCkY3PFbmGa5hFOBErz30u+DyFHBm++7VsZXSMLDJWYzj1zcpXwVe4N9 nKnK96R0LedM62OYPcmg5IRKLTO8HnAiCv//opaKLqeKTFOOa3zP2a9eLPKdEdPE2FXHPL+1hqVH DemgWGsvK1LuP6xdMOFu4qef+nWWKV8udnjoFa1ewpIjM3+FUCuL/KDuEXhCsvOfbwfYfqMrjAph qD4ZbMHv0Ng7kFUCTJMrZI0YDQ1dCEa/rSb3SvbDYWSVMNsygRRsK0n3zaVRNQOVaXplc0Eoe276 5UBWNWQXjkA8zi2uhGew/8fqTFxYCekc0S9IAyHxaXAFen3M2pOIL1IEo/oWoCCzWoiZTxCLNR8l jDR0uGLPsFEaCHWTij2/gQKOEG4u1xTdrriTlmYELBeOFTecxzlBL9K1lpWH/ObAYuLITXoHgJMT eG/KPfvCnyda5vHBY33mFMWRL9HIaFP7TM9QxSvKyXNdzZ+VF+mDxLia34hX2Yb4rj9sst8JxoZH 3HZp8EuXcnYBlBtOQiWX94PM9agmAS7sQNZ1ikk18nAdJ87FEgKT0sI2FFCKxNUlFLjtPbSzwvZi 4ovXtVwA3SuQqaAklR4n7WVZB8XNGOLrgvnbKsS705lKuHTSGEEuTWR01LHTtHurm9JKhHGjqhQ3 znLhy9rzzk/10F4wpSFBKBAYrcFHcuuOfl8OimgnLlkP1/U1XGh8mWl7c7k2gOt+Y/Iai9Yq35nf kHDrgdhtp7W8ruZ5+K/5ZMoxa1hMo24FLVPnIwU9RTdPGVBrtmhVf6IoGcXJFZbNyd1XzZxtiSJA 8Dv+OPetMbRsIjS7NsmDLW6vdk/aMqp86znb1tlK0brPf6TR4VfzGHGuNRN24zhfL0+2ZSHhjzSE OshjgNMfSIYZMXk/HlUF7qrWngRRzpTM4AcmAHnpZY2V6LGlBNzaOsOfhzQG8orgTJCDiukcOJ8m W57M0JjAv8r9S7mUtx8bkjf5Gv7+jkHsctpkWRMi27FAp1+qnYXnhsuv+7UeSSDvp8k7y6OkZxI5 2HD70u9PvIDlMNCX+EfLmD7FvdSWyqviZf2tR6sTnInocADteRk3aJ1fOhrdZvjLufFFyBJHLFuw JzVHtVpN4LCI1247j9e35EsnnQOjPzLCbmpsTGGj/tOsfTPOj5pkWB/GxJdBecP3CQBVW241s7ro m8woZ5EAypfsRX1xD2nlgo7hvJm+ISvFa2+odYvakaawySqBRgs2e/fFPfjxKoEMJwCKryWwg4uH z/EwQszgyTKq2vgY132ShcTnSb/KEwVJSjrVYqF1df98kuYM39MhjZKC4ly25X8Cg1itA3wAfnXH xxQ4H50DCHNnMA1mar2e6iLJeQ5Z/p+RKd+N7bzOwLtKZCB2488lD+suRiza8LLiM9a3rDmgj74O seRieSo3UvtYaiPHexN8uGnrWhVPB8Sb1NtpcVCyqLZ8HDRUNTBiupzYWj1XaTltVrozTBi/IILT FA0VVJwjkyIzQQ+FW6sE/KrG6dD5EbDTUjn59sYMXBuTP8vPfbOqa12YmYgMzYZagidh24JSUhSw zAMHXTOa1G1vovwJ1V0iKRJGu7gMaVpCEvgmzLc/dqDVgr93v+tm6NvGopqe24uiu+VYCVtHDF7F pxrJIzGy0mg6PO78BaUdDy11WXpNhzIvQJI+2AHNTXQjHzcPUaW8PR7te9Byg64RRXdHf5k6IgRy dFSD+iFcgtt3yZTiU/Fh38ZwJCVFVJmEfVhmGoev95cIiT5cUROnmUTCEjeSyzazn6F+AGbLo7+h rv7ZW59WUFF6NLd6pviwEO+fQpIq1t+99uiDDShRhiFSyDcJYPSvwVeDbSA9oIPYHQ3ck7zB2h4P QLbJnf3Llz/yxIs4FpmLRPAuR88GVYgICVp7g1Ocy1xH029sdVB7S3IwmbrqVsCSGcNLijoYP34V H5Ri0ONrohLLG49N9UrD7d6baBsXorcLBzaRPDbpAnOUkN0AtG7w97RQtmMOpNPEiFQlq4MCAyj+ W1keq2OgO7Fx41Z8az+gkghaj4kjJX+6dIleIATgfh9Hj6dx/Zswf7e0uIzvTcf8r9OGyM/558tC qUioQMTKlMWrZsE0ibDxQXVYVeneqMTDl5MFi9AZ8APvmcY84FmzGw0mFQut4+sCdo0wBqDQSFr/ zGjR1kV06jAib033crpjC9j0OczdmaO3cmb7ryRVeYWprNxhhhCLRosD6KyNipaerxsCjtl2HMs+ yTlJ40P6wlI8AU8q2tKwgiXItqBDDcgFYwh1YomQYpIJc2ZNdRLz4vPruJ3oIy+VBv4OMbtxMLFH mrlxsJPqqafGiYdryckzkF5H5JThwcxsGBo8b4aE78v+4RR+SAADtB7FCmoUGEQ/nZ41ZyQSC+1c AU6FnMbyPle2G4et8kniCKKDDt+iIlgulxfpKv74NSHF30N2JLe3GJ6gdLHjMjKePLaHXQWrjoEu xnZu6A4iMFn3soNSoIMmO/2bNCEyPPG7VqMDruYcO6O5M8J8nXiUad83txMMRQTejYjrwD+NG2gP cuayVcb5Lbb+rOq9lbwD4AfoW4e3YerdRzqJcF1kfO8sg2uC9c1Vgy0kDRh983TPWICn+OL8JMiX 0vD1nrxezvpvwRyCgWqUoz2c9i4zVO2QQ+jzX5mpvgNvlXOi/bShTvH3perdv9Ld0SHvNZd46eax G/uv70ao5b919kvwD6gl/0qyjCZ7ZWXiHhpeWDS/01TkACCXOAz98FKPNTp11xUGTAsIx4UlTl2q aOIpIcLQvob5nuvwoQZB5dRR4GE6rtchRRXXoc9N0nZyLZbBSLCMZfjTC7e0l3VPk2PxszBEn6L1 s1XFB8CY6+2752d6/74LEvp1jZc2zluJHnHCjbeKc1xmlWks6dD6/b+m2AL7JAhsEPia5CUWGxpj g8MmRKqPsoDVQlEbSLNayx7IIc7j6fj1WdAKv++BVVINTinl1i2f45+vk787ffxIzlABW+mBNqKm weMjkvaZ1R41hhYXNCzQ/SQL2UR54Q9vZ/xt0A3vHVsrRSMM8LRMEeaEV7bS0OwCz7SQMNUtS5dO KaOODQkKkdJ2pPLIOkbIAw2gP0RZVUEYGDac1h50jsvW5neHUyb6XRN6Fg7ighiTGDyOISc4GlnW oHGkUbB9eGSpOvWVhdDfEmyG26Qea9WCOANpq3oo8TVjR9P/Vo6Agn0q7anftjgjFA8RQAKmZQT7 IJ/hTDn0qWzyfyqcftKIHrTGp0DuL+rb6NLDZIufo9Rw3AH5xcMsLXG30YqliH8SE55ta/JP7Gu/ 0t/z1vm5TH05/3uoURXLRUpcrOzB5COBYPFKKPwp9/wk8Kc69ktxNM/X4AIdSv7dLmSvKmpcP+Oo FX0IgzabP8p7LsKjGAT9IVv3+hXJyx243JEfL7FRfqHf+D7UwqBjI7sHX8cEHEQEAswJEI9FpgsV EMdR+Npu9+gPbnhN+cVk8oA2GYjw2A6Ljj/EJyF7teoi0HLAoYNL9Lg6WvhAldUn628/c6Cngeaq ggVje3qSldcfAEb5Du4hxMiSGYfPcpMydFDUtXs72/Er8HQLnTDAVw0D2Zd54QNBxLh/ubQ34DW+ xcJKFoj3rrjw3gjekPfditfEk9EiJ9JzsyCgcO9Bv3OrL+0Gieb1cvLYNUPDUQ2H9ABzwvMUjK72 vacozJCUPAWgaMzz0kTMZNAYJxrKoKQ8FSz2202L2t4b0qa4+mrWJjIMnBHRiLYKz8Z3TgiDx/ao qEwXTXH1FFUNIos62p+2IdCsF2EaK9D+usvDSD/gUh0BnsN+k3Q54Rx++M7ZSaKCYVmjOtOHJNSa t9w+3GzQfp11oHIIEX+F954UooaNPvc23vRkWUgFwduy6wqlqW7LpNbDUrU2IJju0LXVI126KLBI 3G5ICkQG/SDyhi1mcG35JrA6qNpuKgxKlO6QpUyOoDOf0t/JIrjjugcytGosKWy5yGQPG994vdra uDlxrnwdYtlMwWrwapWV00w+znFtozJjBmRTeTpQEAG+NCtaUSbOxemAYD6+9GX+U3/FjXXVdYOq uqbdFzfChyogjU5gZ7EOW4bkkk6bU3WgzYhWV9twAMFjubRf7b4Lc3pcaUZwPOHkqWJuHg9H9MRy qz8tN0AU+E98bW4VhVtOMlqeBSlfPir/QisYk3zZzhcFk1pIKzRi7YEv/mqL1KO1Nlw6jWkiL+nO fePoVACALMxsIQWMqLMDhQBLY1LyAOd0eH92Mc76snbmIVpavDy0dfxFBUFkTS1kjCEIzxkMBZdE dF5AMKWbGqUuiQTlRC6HOk928Igm3I3eDajHMrWKQluaqsN2Lou7ci/2DiJG46ySZ+ZIIX760wo9 YQ58qoGytlu6xa9cuzkAfHf5QE/b7xwF6vtQhw6z1FueUEwLeEzdrHj1lLSdeXx+COySwBKX1DiY r0YzUMNlZQ3j6guB+sUJ7Dmh/xFSCiDeRIJMqUGtBo5oFAi6Lnk+HMIJ2g3z8lk84CXpAhTDTg6s r5Hse2W0FMjcgUnboQF7NLrp4665IIriLUiBRMQTPO3LRh6gdl7Inozq+gz53q1xpLmjLPNPOfPD QwQXQVICSlzat/WIyNTPnij82UXQEwGOc9n2TRbfol0HpzRaGb/uTV7OGStEn4x7UzVprseOHc7u EWehUOB8/+RVhONTwyXFDtofa/UDnd8WQUalWEsKmLweGE3n3BwzSDERA/SwoCJtI+A6Cta1irc9 nnXW6kv5LamwmHvbI2yyYjlPbxKQKWcVn5Mv+ZNeZTecBgnZFQlca+OEe0pZeSth/ipR8kFqhW6V SP5OgW99xwZWVMlc1YZiG7BtonWeUTOEvyVG005m6KBQirSCc8zIzU23rwL9DfL9tgugfTgmL0T1 KmLtjMhNw6voQ08JevKMDSeNBMOYikyOW+1Nu72TFjQeV9QupBzh4mNZPLHhTFzIMB4EBem642c8 LxXIvsw6uOj0xy/b6cHtxE+9dZ43+hiq8SMX5sMix8I9bPeCdOsbLng9+mNxNvUTgmFZ8ckHzLdx lRxBMe5zFk8sKSvnrcCqjdvdOvsSa28y8A3wtbFi2X3+ehHd9Y1RYcg47q4EgNj/EbI9AMx/oFda 3xwnS9KD+WYYpsTnDBqQ3//f/pWkomiD9gmrolI/dZIZPQ+DLUB2RAjgGD7FxnZnmGokmtcFUwL0 f2PxiAYAXFQ4Q0EEs6tmgoGa9JJVLIdj6Ge84PR9xRhnKYAXjlFxQP5LwhTqODh077kAWZuihwRv A+HBDE788fdEftZ2NJfzDBNDcFmYsk9HnTKzTuif6VNz2+qNQBg7YXFffv7WJHhrVyGJIqMzhtSp NcAcN7cityXUZqxiXIYomINT0zWl8lq1uKB7DMiaY0ulXJHpdg5D1US1AbLrTKHvcltSZqggyTUc lV4w1DA3KKvK3aAcW3GawccuJ+QT5jdiiypWobTdcEoPyRygP7carCAHYtO52NgxwWo478EazjyU FWB5NdO9jbWttd8GEn4MM+rKzBxBCDXWcQJEueX6JtwAJgY5xsknHggpz4vX4zvPUmQkACtGgqAo 9w1F7HWiCDRkBGZhR6ULysYmQDZ6U34GiJnajNWPWD1qUkISAT5e7J/HHxOzvBNaHiEoLQ9xx172 3qci2KFWSy10jj6Vea0S6r7C0xOnwUBpNMYrtgPz0XLdCcVnH+F2AIBv7GkefrcQdS6WVAwbmHIb Ij8WqPaoVzCJOk2yaNEUWVmGsv5K+Zvl+LaMDDK5A37hsXoamOInjd0IYZrIiaS3Z7n6OzlDUyGQ 86+TWkpRKx0octhJ9NOgNq/LlaPVtQLLeENXLIq/Ns5+0pr94LacZJVdXvsBZ1hbFvXUiS+fCql1 VaBgh+q9uRYqigFTHhlwtmg2/TB3hrJRwPn/Vlwheik4b54cXYxB4JeJIyI+SC4XqMp1zQXWBh9h UHGYCVH3mYKoIDu302qQejHhamK3d2baYX/4dtz8aYgb/hO7X0Ket8X64kizr8RIow0L+1tL9L3c Gj+tTa07BunGUJQIespScaGcl4lCB7fUAqL6yoJJJzN398ivEcEDQTD8zm1+dW+JCo5Va5e+Ig2T 49kbyxSbrtE1XzsSmnPuJ+MviEP39HxciRDrwiufoB7aAguZXvgSUoI0dEGwg2S/MqF2qrK1Y7tY CLoTgplJ7sjhGdHW/97KAQpvSAniM4qir9kz1gElmyFPAWivlNaDkt8I232rclR6KKrhR3JJ/mI2 wkG+bDc1HoDjgoeCUZumvx7W91+qY8fnh0vHcVP2Qy4+9PRBweN7IV3/xx/y8lLZ3YmqaVthTtJX kfM9EJAIGx7Rck8MLwIAVBRNzoMb7Xqn3IKrP4jNtgAKhDJndggOxp7z5SsfaEcP4bgIGAHIKBdp ZApiTVof3D4YJeCQ+N3wF2HVzNthmWUWPWoHI/lQZ549CTmSYK+cEyAHnTU1UxNxfAUv30LPyEeL gVmUZ7bAx4u9FOvFWVblJKSGovZ7mBM2hrIsQWc0m7MoBuOq6H4VkYjit6NsbiSVrKTg9brJeE+X iJhs3QcVwVImcWRXoeEa8CCRLe3wh8T+747nOU/Fnez4DL5TNQCveD4nrqxoaVUcb9SEJwLue6VT Qu5G/M3g5Pj9tTyxX99nXOPMw73JLnNkQ7aqXfXX/dKUBN5RiVQ1rlG+uVGpd48uJg77I5ps6qHk YkLb5nLC0ctKir3xKAcmkhD2x4SPltHr2FG40XJlMz9fwNA0GF7dEABbi0WKX4Wgnmxk0laM/P0V pT8VGiMuRdrcAHBYffk07JIse4mtrnv+oerHCOU1B6yIPLbFRglthwYVC16tVWuWCBU/JINiVtq4 vPs5+ZwCFRLdwjTRsDzit1NDSNIeyGtDH6KPlVfYDqKoKPcFutwdAhc1zL3E6QZ36+h8X5xqF2nr LbISwWGqrozXVhZXQWXJ62igMj/ZcXAbh1aGCr2Uef4yifUTj+cRFrYdxLEwv5QP98PnRTSLwTx2 4xBmIstr1aJZAHhbragvzwF9cv5scMA+vVxuKnasck4dXznMHT8Uw94jZ6PGbJ8EBIGWPpNosXSG hsUSM/fid7I6iCacR3EWz5QZRvrFw1bJsbs2kE3pspFCttLo0kKQdUmcUY0l9N+qSfx6at2Bw/0l QHQvQQ6UXKQrWZY+Ebz1JB1PNoDmtzSdMmikTM6T7xezBBHkk40B2ewL1tEeqzID807dNhgCXmG3 RgjBEIzkuc5hOF3Oo99tXWcYOzgNxZStpsA+5QS7WnCNEgRMW5u/c44lekPABm2xswOQHt2W24BF b8f00hWydFST/tb1KHsXlqeRHFu3DQaif9ehtV3YE47vdswRCQcScxhDrRgsANkOzIZqrawMQ5U6 G4Rn3ifPeX1LU6v1SOSYD6sherrr9lX35E1/Lo4MJ3kAXl4TGJmkJj95DDTpZKvMLeSX/r4RRdYs RqmF5zKjngg5X0yAg+gPBMIM2TdWsxvjF14JfAwoZ5FIWODLg0nn7prLZ51rnyUWPKERqM5frap0 A5DDv/d/vTqZCR36xMVr/9PBV/zmoG33/krMIPzP9Y4djhoQyWKUEYVbR2p0rfTMphDq+I9gApF9 0S5OxV27D4odIG/SEjBB5t37Whh05wZlqyKTRBIpvX2tlpGN0hkBj8RNNWv9UfspRDRpLbvUgMpe EVlpGuRyo0/9Zvsk6nI4aPDPoW3y5F0OwiSFVayvCj1lBEOaenmMSY5n4El9SoQHe/Nd8t/Jjaff JL8lxmfVNlIgcj+bTpIZAMQPd3oC5ejQ7pmgEJ1FTvM+SYtUBp5m7IMzrrHme2efVjV0XnG87zK1 +QnnlC+JdQMbWYOyge0VgOEglCThrhj98hDI9x/jrKDddCDTkbuR8JrAp3mTzN7i9Hnzwp6sjSdo iQ5NyAvcQjUcwdOqhAIZS4tUbV5Z3EMGOzV9HZzKrn6Z0vEWzdk267MXweA3bIIDBGHQ0dplNsMs ZBh7sB1R0AzszhlOjTU+49r2OTGtgiUO9hFTwcLt0m+TO7veB88nTbsr5R4JN3G7qdbcqoNjmGr3 NfsUDod4aqPOu6Xh7KwM7bk3Rbc9uiAjVwYpjGHthpR0t2HzxH1ET/pwZRtFSboWbFv42Ealk5LD wxoVcmTKEBe/OfpgClXK/RMdFfmow5Jpqkmj24Rxa+mc2RkYcQXuRPxjNlMbQsnJnkOgWQTNCJLr yOL3i0t2dtfurr+sGcRFfPF+Sm8RdCbomDcvB6DHS6xFj2fgLBPrInnwsu1T8Cc5jKuNdUmTBZRM EWFAPUE/fsmsmEdg4qmdOPv0JsCUyeVNV8szGokYAzILRBaGmLYwwE/s+whm3qxalhajehQd//Kn sv2KCoSP+VAGL/7WZtw7+78Z4lPZTESdGdn5/g+AyqLwHsjsYz1+UYoYJLIh9tk2pVE+r7rhVHQU okQFiZQEecrx+akLTanYUAMueipfGs1pL12fx2mZsb37y0XwEXyGZsUqIhdXaH+9AVlN/3eUToOk iYMEthsiy39+fnWqvQ5xcU6VvTDOST5m0bAtmyxbf86XiLTk840NhmaheOjpMl4dxDWcFxO+IEO5 9YqpGkMV18YU45xMnCDrxhr353bEVmDnKXfNEMQ7+1xQEBC8rp47msVVxaLYXVep4iiNGsjwVOFV sl7Dz53SUUW1fgtjMNJs12yedn/YlUaVQqB5pCJZXyEP14w6dgA9UhJkgX5Go2ebaEHaXrgfwiNE 4lYsn/vuzMAt7CVKuvR4enk7WdxOmYss2tYPLfJkzjBrq1mj1urF0zLpZym4dxX3+Sadbs5tdSBb wKOAUhTseabLlmV9vYWu3GbBtAPJMWejhF8Onc6kJGNKaoIfjlDnWcA0GL3U3Oi5wuHYQtb2yWjD ZmofNe7avGwfp5YHdrtCJgAaoFJX8kgbqr5L5zT3nLcipQjUbtO+ABpmDPhdZsbPcc6QX+PJH8S9 yp14TfqAoV68wF3extdh5B2yJAw7OysZKqS/eHJqHbtZByqcJS8w7onHkZMZBIQO4/82dsOIw+ys 2YaDQjVukyDCxn3thv5X9mLr5OwHNwzHoaA601YbwHtZoBfrnw2dwk54j3MWPw5IDCop77QBoGUA 4Eb7cMeYE4ScxM+f3OBgALWS3wz7HRcGPr2wQBKH2x2KcEKPmop5TQSxPh6i88istaWclRaWcfvN dyIdUDrhKp5c28Mx1e/Om5cvZy9DwnuGq+J9kDiK872i+drbSA1qSUYWjCEeLsjyVrAEaQdVV8CE hxOr48a356172nN0NUhk15vLrdwhL2SU8xEKyVkQQKJ91EARKwPn34j1lswmTXYY8yhcsRYcZE0O T8lDf3GleLPGiZg85+vfB4F6sO581+liuBS9yPYoyb/dfiSYdlZgQxQfzv1rskfngn0IGPggmFQf P2iFPGJNc6DxoFyY5lfLNO2G0FUOm+t4a3wXWJlrOIQCaOlwJJqis09njP/VfWOTmX+ZaIxNIpMZ pAv+u3pL/czz6ASNw9mmzVSNtlL+HSD6Be/6OlBuALT48vHNU7mOMHVYVrWEt0m4dCZJXRD2s82b vj8zNWqbikhwWgnJ7XS3pUOaNl9ZnPYwOjn8QdMtGi9D93Yiw4R/EF3L/sJGyGBCcaoKaNi2mLvO 4tFpjBndPt0oKO7r+Pdjrx5z4RRWFI0Mz8XjOaQI4Vm8CBy06Nq+He6ZTbNE9RYkZZEez9jGBvfZ 0+QtsaRUdvIHP+Fct0CqEEthC9HOjD36dC9gqIDjZz2S0h4tvLUscG7PwtidBR4olWN6gSx8P6XV T/W9dIHrxO8sKv+6EAlf8RzwoHy9ACKVhMAt7PKYXaFY3O7WDJ0g5oQG1U+4JAsNPuVcRcAnmmDS nRHHVycEUqo+YTKE7QUClHw1LOC4AH8osiHFk80xnugAuzngi5GBm8vVLfrvbWqUYfoMFBTiQ9pq K6fD5ze4JSExg2ICa18d9hNf14a0taSTpxaatxDtBFdZErLDZQc3FvyVcaQjhNPO7rwlEN845qkD pWZ8sXcWjKOWWeDAWX1XGArazGFZvHnGe0SzFDHb5P6/OucB/VNLHgargsMKubcZEDfvnwQDcgDd Dvv26HyG97mQfI8Zhv6BBCbeaNNe+Rrc8A1HY/Jy1Ev5ma7CY61OpCZISuEXIxpYlT5rVy2/979H LrOmp8z4G/LEeGxiJMCE5svsIKmY2fy7ly3wNliZIsR4lOfvmw/YGUGsIDlVLpILBScAR1yGMBEk KJKJpXeypud57X7YELcDf1l+JD6oprKuARuO2mDvBZNXP08fJkuzPSMabpK+6uWrcKsm4I9DgyYe jE3sXh1Ss6rZXrOcIo/tKyTsqAcmSBKTebj6gN2EGo3/78u1Iuo1dHUzyO2pmztUyMV0zcMFypeE 7vARRAemyelxxU0K/nND7v1Nuf3iPWER/u5ECflcBU2WnQPZh7wjtL2MOtyXOVngBAZUbCfMdEkV vWNDJFh5PRkAXD3YG7cQXO9BR8w3eCCY9qJoaST2kP3/nk7eh9qfSJVq3bD+N/MSpNNTHpT1Xknr crZnYraai/bwhQyAeg9f1GKt3ncGkgeDBLNIeYBD4vgwgLX0kdFjcpFsprKahMY1Nc/J20VibEaU X4/Qd7V5rhyx1KCgQpZxHWRXApBtIDFm74Kj0j7OuR4RvYRo9FwopBr7tYM6fjV8SACO4+5JBJzZ K9VW12IhHgfFt1IrMZbko+PPu19E9j+Z2W0+VMa7wqai53B6OMHxIaQaU+RkMDO23kyunp4m27GN iYmVWgStvoXOvtXZLPSFo3d2BSTOb3fYkLrE+LwhjoZ9jwYpJyEw3bUplK6M2JFJHMJYztIj8uVh Z/R2zgyGgJmEaOUMsYoafNxlVu0KMPE9sYzz0TO0RNfrJOIzxEQisQLdqA0VhcxXmTJUvZE6us0o 7k3/L+Pm7nncBkDhmLsBmjSfWBx8evCRdP96bOn2FxqNUZvL3nBSULlytZnfZMGhlCeNQ1jHa4Dy vWDFOBYPSWEtu2p9Bia4f0FJ0pu3NbFrExzBsVBakWBQH/nl+wxPbkEFDXBA5AjlW5Q3fVMIPrPC K0OY3Z9gQB2cT/k27sz80luWAtLtFhwQG1e6xdIjqlh8FdoDMp0vuMQ+eDJMs/tXQ/09sEdv6m3D GdT8hBUIjsRz2b2M4EaPXX1qIq4dadZocn4fBtLMi+6TBO2NR/8aVQM0Y53GKVLc1+y2u0vpXXqo 36i91mDVClBrXIc7DilY9k8YfEK7l97o+Fx8bWt7ggnMmYPyqT0WgCBm5CsJOZaFsZhZlfmYv02Z 72OhbI++1047UffYHcAUj6M7KqWgGqqRS0TTiYenKiuCIQaAB4IcEIksGIWapqER85LUNZeqYwtq xq7TJRQyWnrHqRx/z522eP0AbFHSQ5jnwDhJyX2XjZa8vpL3kEBonfBfu0synzjt401ksVbQeDe1 +/CSBO1hvqRyWGc611HKpkjvoDaxn98nJdKMPQpF92ywPy+IByjx7uK5CJcPm66wDJuLhKTfjwvs mhNtljme8PDKd/jb+l+ueY7A1SR3ofWMp7s2zceAYpg1CVwx5VF07jwmMULZG0regeDkzLxt8Hbw Q0REjQ3eT9RumhIxmOkDlaJHnYiwRmyW7N8NjqBHnxQ4tvu0r5P7yTz/6vls9QT+GzKS1DguHqRJ DccVObVZKut1VlucXwItVytXcLX5ab0CiYWr5NHhnHHdPHyZH/QB4lFUcNjw5Y+ZpdkcGQE82H08 Jhe9nBkMYBHYrEdAvRMz8cGh4Ms8YiZL5tfYy1/jd3taH/4oFBO9zWMpYgdD1efbbVUoDcqsxkOA 2UwisU/CA42qWzU0HtpjuDZTMcLB/9uCuhDCFU0A7N34zWBygmxijPMnPRNV3jVf5DujC/nQhP2F 7KXZfDSl7wg6bK8ffPhyPK4M/DtPy7qEmIBuLst5xNn9iAXYBrZzcUffpi4pGLL8S0SiBPXEIN+K Cp8TWt7iuhFE8VLh5JHGVcRbkgK9j3Q+cd2vFP1smF5C0K4Xg3UaDwokvNIsyJDHnRzlBNI+XjlG lavydxeCBeLrhy5QlsXp87cDF3ps6dEw30N4r1cWym1oReXllcsDPsWqDaQaJAoRVZeI1NHVfEr/ Azm7m/mdeF2kqUkHO+2TfAeHLchPloNRmQZfQ8BsAM/rubU9YWt2eUCo4UpjA/aLud+upHeeStEG BdplBZHtBxqgv2wcmyW+B2W+xCSbZdR8i3MbEZI9SePmVQse1TiZMkeMDuDsWrNYRwh/wTGt1Xeu OvP0uSLRqsZFMG+y2YnOdgfaKSxu77Jw6OGiHk5p1ZzAVe4qatA2bEZCX/Capf8UNTBKKU2v7KpW HW96b9INQLpXc0mu5WsH2dEnbAB8plCQFcR12ai0Xpxn6M0haMxAuDpERB/lxOJDF/WYhENJzaNF Ngc2njeXjLDAnqwERGncAWAkeIscaiKRLrFyCeAmBrDnctRmfNDHGUjClEC3Pq1i8BJcqa86CxAn 9UbITUR5OILkGquM3jFrAd1l3UeNoM0SON8GaPZRu2nsxD0NJ/DDFk/bAjlBGm03RWJEIOdsoD01 pRJlp+TqjUT5Iuu6ryXg/As7kYNy7Bagd9hKhqRhJYvXc91s8nYVpfnKZuVQOsSuSy3ynJ/ixXlR 0qqeEotJIeOY2ypH7H4628THMqwQvr0heDTI3cvazBDeQqFyC8fUEHwNyBAxBOwFiKlYxTezkWSU slCWa/zXerg7LTgD/WycX2e3PyoqQrC2OQT4NF8zF3jNTErm18FDtDnGRegV1ipbssSKl0XfRJ+y DNbEQC9JgqDmSnr0Vm4EMvg0z5RMrF1ZbK9L9veluJNJQIR5Q71W2Plqgll/IFfahy0Jexin48ed WL7cGvxVOgMj/xK/TNu0dLL7zbTZyFIOFnqVfgmEhOxs3sBETMbtY4b5JxkmbgKJrk1jBIO+/ix1 4CjtYatkBAnmTDtExnWAhSsSjWSIBD/fBtTPbStbm34LlqAFu3L+hMCZUc2G2nsq9UVV51KCYrSw b1TvOebxFFgR5teM/2Q6pOLT2wjzSJQc2UlysWlLL6fdLt0yExTU/21MwpZtarNvbXFqQ6cmPV3r dsOI3m4ZJQd3+LZfoLiT4VP29V/Pa0apVgLvUyAjrpPrkihYJZFQHvGW5JW2I70sgXqc5APhXAHC Hv6SdElmCb05Fs8vKqjKX/Mf8n7ku9EecMeD2qjx9JavJnrXUGx7QD0SWBd5SVp8XCxZirKAX/K4 zl4RTtHiV2XLc58oG12C3nfOd3Gh2LeUonmTg1hdzKnwsLPhXKUiejWKOBLXczrcMb4NnB0BTqcr hUGJXFUKuFMyBg4pB9rShUBoAsTCyz2MkB2zvrh1Yl61p6oWeu7U2SPBXsFx1mtwno+xjc1Dw+dZ xiL40n+SRgCAVWDjkhsEe3F1Ixyi5qFu1TRBUyqSDUqqVJsxgo8iXe8nWnKSbNEOVSflo/NYoNjS SjxGy4Z+ezjxpjEPa+WxEPiyEZvzJNSRj/DDDKmzJZ2YZtCT5anFMOtmkPrqCMyWF7AFu/lSHnmf 9R4HW1IjAdsn0VDVhwGPGpBzYaUVxt9D6qYvVBC2dND7IW/ZBcCFxsFuGbsvjtibhqzVsDi94qkI IG4MBciwzy8b4+cKaRKoZv6vE1TPH+HGYBCudKO7eH4XiNeAwzKvgJixv+gmj4875Yys1NjfntGL 4N4kGhduORRKrhajOksoQKfy/t34S9QEU8tGb+Ld4+l9oXLTfgQPFkau+8hkBIaeE+RnWJ/cCjl9 xAn81Jtqm7uNf5ldUAwAe/EKc1VfBAzwCn2HHbTWN7T6TiGc47YkzVPGDWPwa9BHQ1Bf1/Hg9i64 qPAW9SiVnMSK60ZyQMniS/VYz8TfPUajLBvedWVJB+bm7G3NXaF15zInt6mocBNAW6ZP9Bma21aw Dzj+kAKX6fQ6bCEvYowapXB9OAjFf62l1v/536nASKrsqy9c3tbna4ot5d7x71ExrK5e2k4QnijM J075AAdqCO3GWY7EyTZtlh8J6Z+WlA2nb02oFxuvzOnIoYBSSo90M6UwVkcWQHLsE8MHeNbyUBuK FeEkhf79A9Mf4vAjbu7k8pw4jICNTbvWErTKOlG/Vi+25hBja3pC9cO09FmpAJ893ButmT0v2T+w SOfN4W97legA5FkoSovgCapcQaYlKG6xN3wyFiG1rpXaG5VO6UgAodvID3WvpeU5irX4l8S3eJVj T+FtgKGabja3XxpZf0VuiUPPncb3WWgrcT0LoTFUTdcouwSa/IGOQSwrSpkB5NiBVKEwjYk7BAx9 VAJrVX03gxSi6Tjwyz82i23jeP9mOPnNdbQMpSdDYpvp6jf3MjLfW976TQc/5PKwiIL5H1/d+Ft2 UMFPJ4t6mDXO/IfOtXiz37ObknKfDqSxwIImdWAGxYEIzMRXHtY26V/CRy1dobbFDU7b2NxDP4tm LUtC4e5HLOutYaL3ZN1pfRR4S7HtjYat4gFINmM2CA6ZWnF1mdOZxs+doYcaG/iFD9+rg6f9xdu7 qztbbYuQPjI2O5KciPnY8oj9ymZ87uJIOCrSB4X8k/SkKe6Cs5DtGoFcpjT2wmhjJ7Prib4ywwqC LRjEcJ4j3cIQA01eIy1+lJlfjG38PpX3DUeM2hXZepZ0DtzNBGYWLYHAm35WbZVLUDy1aqLBN4pe jdL5qd85QXmdppUAlHSbp0hWDjB2zuvLYD1mCd47JZaBHFiQyAjkD67CkapArtlZlZ1Vr21exltv 0pikTi1H1QY2HlZhNN+ZCX292A6xVSDtsB8IrdB/51E95dxQRLTBKwMvLwme5TS/FtMEPdbDrilP qeEkRa9vErm1cRfvzkv/FppRUsefN+tJl4zs1w9d7XzeqFQ+R6TwO403obJj96uwyNV8bbdYjUpG TMyP34wIQ0wERht1Fm5DVtmKwJ5Fa4Xq1PJ16l9gBwWR4OQJ151jxnS5aybQDIdpIAK1eeVBrLs3 d3pPRX6z9WH9brpIn9QgpZBGaK3GcKF4vQgyvCOGjLGoHqX0tinQKxU5NFjqB2vUc4BVF/7Qa99L YwqHI/AZtMzO5Hnq6OaCWCDxznvH/evPANwq4Gx6TuGKoKr1nvvZ1WIIXehBDeVckZe0XOrCOXoh D+t/hPopA/q+U8FDn6gCxaW/77F+H2VgkquhqrwMS0MNYfChzYWMAm/p3c7jIQ6u3Yi6cWiJ2RoS 8/MPk0/HrhpdG60YpKy7EFqC4UdxqGkONgmxmq7A59qQyH3UsJjxYyxVDOfHopCep3aMNoxg6XoS pEl+1oYynmyXaYiMfYq6QhdbN+iSokdP1+p/+WqCX1P+OzMCVBewLbBUZS7wNrKKUvyyKZ4skGdF XrVZptMaFIa/aA73PWnWQTfL20NAHDmpPZjtNl4QQPU+uOjpzQ/YgcWzZYP6ccvbEMCHgwE1l4oS 5ndKWldg68n1Vneb5WyAvREozEkLxfMpvcvH8Wi7rGbX6TzctWBBqswDZoapGDJDLpCJnKgFsLNN i4brJRQY9MLzn1MRY3UDbUm0Z4KjLYo9Fe/eRFHWQzhXep/LfsL34/nHU0w8FoS2wp+mb8rFAdIc oql4NW4chE6i0Q4AdadB4AoZaZBEboX8DO7HeJAPS68lNqCSiXS+HdibxwR6rjEeJdgyzUvKWgH/ BlCIyCykcN/MAeFvNwn2Iwk2Rda43junXaOIiNVHZpx5N8AlCk3K2pgtq0iGm5z15e+kQ22Fqq60 sTuC3SqwDepyGO8KROgBAazeED7h3rf25pl4MGV/RFyRuzXrmWBxV58yWG0eD3MLXmg25hw9L1Q2 Iu49YbNR3FOFN128nC3QYCvx8Isf48LcEZR/6E5QWqo7YNapy9gBLtg0B07Wsy6bUwpL0aGpgcw+ OX7MNtdYF0+OeeNi7LrDmT9yqBs3/SMYLFD1wKQZMicIzrMWuwipkP/nsMH+D5atjYFMgW/uplUE VASGQcj1t6+8ynqAA0X5mjJHw9hIbTqcQVx7vmuF0eXbVBuAPbce0oYJF51BWr2piHXGnPy4D1ht HHOE5B4HhwKC78nEvU0RvOGWAhALDzbFIMim37L64anm5+GI0objF6w/UlgpRHHmN/JsBglHCbpF 91xFg4UxaWLGdSo7Rs5AvoSiwZ8JGN6BgptPob0SLMFy+0hGXw4XC1WD+lQ711o0foZrb+xeFu14 EnYNXt5bZKruzWgdQbgMTs43jh9fpA+CqtUm8F0UsCspeuyhafgUU/x4tnS3gdsfS8owha+TWYsC H/4ViFeXgafWX0pbzTzcUqS9pJ7cl2hOe+HaGnrcIav2I1WQWMAr++cd3o8NeM34JET1h+/4rwG0 VHrRPzGDbRSVc+CL+Gimz5gpzCJzo5cVnEV6/ea0M3dcxjBmyJPamOMZH0e+FVp8SL34ZWR28Vtv sR71r9pXsJSt83fUbGFhjC7Z0nw1GwhiFdFu2y0RsScpgInkpybDsK5Kgs56EGV7LXLzmRfzFyzx xRFh0mBN3qMcjPf4VHnBDAOc+eyeUitkMsmCPZHYsh20tdyVHovouYC8zfiMRyw+DinaeyN1V1v5 NXD9V/ax2aCGi9FFjB9tXvZSUXK5aWYEJkC3nXkdaaaj1BCGnSmRHNS/+Iu+qE0oS0vpXJT+HUwf iY3W40YKW+5VvT5/eqrzqeZ1jQWc56Gxq5jKTQOfq4BqnmwIbnklSjFXdnMhDDtm27iQvWmPrlYO Tia/B8hAQCJhyTnmv1D3RDlryu7jK646pUUg+bujM7Pu6wzsj9ljjSDb9bRvNwS2LXuEXzgxpt20 ocDT3VNyC3sqTHfv9UTZkwzZhNkajntilqgAsMgxW4L8c9F4HBVuLPT+boVZtiDmn9MdMrqRDu9a Lu0odZTrbYWaaTsgdilhm+iQ/Xj4nEZsALs05qpv6ITMBAgTonVhkbHXyuNacRnZwMemTSmDTLQN Ks0IbbiYSV2UJkud4DjKL9+sEarGnjPHn1PtM1PkYZFjBtC9Y8k3jSvJxqSWZ9flCBYfw075suWq niBW4l7VcdpayHTLS/+HivMf5rq6RLglGhCJx0Oi/qPN4X7FnsrUn67FxGhKrYn5Dd1KOlW2I8LQ hBR3EQS+6BwRWFXTLbRK041DqQNUknbccRFT+Z3/OCqwBtLxWd6Ngir23OjhhGrOxH4H7Mrv9E4V alRVVAykj+s7b8greDrLohEU9yzcYi3Ed35OFvmlx8b0Okjb4/xhFJzFi0PGK93nvcoM9zUbcJW1 zl6lHKoq9tNdra5NSPONfoptEZANLKpeMRQZAi5YsFbuJ4bj+ELfBu24bsbBBuBU3cYBqfspjrdm 75CpQVXWXiykV8qUxmnhOCPX0wfWIY7REkIHk5mBsuI9jd1UzwnNggv8wLBvx1TwlIYdvnZo6fBx T/6soSbhHkzqYl7jZRqwyrkLS/SYnsptxeOkOn4DcYCYeRin75MU7VqiYZ55tKkmvJ3s2YZj0snp GvLyXL9RB1cyo4eatqSPttb7bZBxZ0T7vtE6am2L65OS97yiXpQbu8HCl79M8CTR0HMLvbxWQ+9C 0VWwW/EUc6/P80nRmU3ffUVNXT+izUmCmmR989jUETqKTdSM0Ze7dKBJiSZmvinbtEBrkocgoQro yVe17x5Hn76cq9cU53Bx9GpvBbyDy+4lL0rxGftIn5xiSUpdEoYC0Ngr9YfJ/aAXyyG4m96mzorE 9+F/7vTnJL1RxAlHDFWDtCiKuuxFIBS3Dq+4Tfu4htb9+Xq4Dsg1zaldiWAvLin94gBfnCKiK7+F 9EDV43VyptXNctlbUQ+29IZVk0ZG5hb3qr/dfgG7390meMokOgDAN1JcIagW69od5m4KRkFeSksn 6PYe/zCs39v0P+io6Owb7OvoM1Igybq97ViRvHv/Rfxvbl01ou3NSm/PEYkngMcK4SfBCrEi+hWZ e+xLifl5HrFtaG6LtS0FzouGhigA64t4XnF51Al0bhmnqkUEsMMsrJvUQ0QPYjszD9VKeySZP6ia OQijBKVS41pqbp98gHhp7BnT46v/CzHQQrQSRHcmpyg0AKmd/I8CrKobewR0/1XHkUzb22+woiAu Qcb41Xpf+YAdqFTU54ge7t6oPaT3TpyUr2zmvC4v55SrfkXsGcuLAREajWhb/HsJ8cHSvNuERd19 DUsnyL28PfgRk1KceS0QRgx6gHZbHDoquosgechLt8uQx+hX+uOfpno+R8jgz7thS0nXMLHLWVeF VW8INH4IOZlLSYyNBBIe5tIoQDoJ4CLHETrk5PRlg4jqnZtkBFBk3IdGB3TPuhJmb160znjJVwSQ UFHwrjOD1fZ664TN2BZ6nBm3g0IaJlnNDMKRNYdbYsFhTsmbEHT1UkFBR0UtoZOlu6KH9QFxSXH0 od2aoeupzdr3lPjD4NUXHfJjObxHufqaFu6i9zKT8AQvYl+tN2KoVlTWgRqb1sve9E2Ogw1X9y0j srq51dA4DM14sTc3N5VXezx5vqzLDvy/VfSSq5m4x3+Ws4/Mgugm7DELqBIMdZzRLEx+bcRFhS7g GsIDzbL+bB1bzAnjyyk3OYCHCH02CHfzPGRKLEFZhjauW1rKR9J0CQ+jLs6i5stzUEqq3HhvIkYg 1hvaVFZbAbW+7BlXAXvvq5yHckPq9pTwHpMM94hofmDVb09nEb/cAr98qNkoTcaKQy4mAqHP4bDj sWvGIMbNQ0GuDD1OXoA26Qc50l/Exy25/bKWtedUs5uP3Fv1j117jiDqQ6JLnjEqwrOPjIJasRIo VXTdhw/JwYpiPOr9sQ4JNNzFOoXhJ/loawCwAgysQgB28u3I4GTAVWwUXLX/RXsDbYx+Uy+6x0zM ZSBCXY0eCPK1ppWjAoWp6CIJ0gj3JuqVgxL+zB7d51B8raJ3/CqKBV1cns2kLLahD9cR6pJc5TN8 TsAqHoyENzOwT5AWEzxcmz5AnqLPlgmSQOk7lw8lBEQ63td/fmBKqBFso7zcEhdlMQMHdR43W3in +MgEIG0RSKY10WapFz2+npIxFr5/5XzEpfc8FofYXZlKBPm9W+quadOGBUp8jceZfch0oWmjEsx4 VtMNzG8vAle3VJSX+k5569hVMAr5I0S0K+Pl2/y+Oxntj8xfsgTYO1FPtdHWFoj4/5mJElq78IyR 3cDurt0Y10ZghHywEskdYiLEniO1CYRWCQrN4l07kox0B7V963SRgcLw9LLSQtirZJLKsew5cMeV GLK7V1UEYwQgepJT+nSTkrwPzPIffY8Kzi5CJ0+MIN/bXvgZNHdi9CoKGt/9wfG3ypPmkmgg9xva nGc3cddpjEx/gsAbqJy66YN0MiHi/rEm12VmxEpMvXwoTSrhD21MxFLg2LKQCUqZ39woWAYeT1nQ JjJIwH/pqLKTOPMn3xgb6DIghbjY3CzZV15d/74KMT9x2c7M+jVzoWDFW/LzN5jVTkBi/bxMI1vo qh6M/rgjiA8lWtg4hka4DnKwm5yxs5tIvpKNv6n7FL/Qh/AByB9YRwq0IO3VR9VPzmfArZvnT0FS jyS2+D1YYedkDgBqa024u4uRPeR9KVSCO2gaIz+9pw8X/KyWiqDNC1wClw9bkSHZ1EoeapXjndit RuzRsAYteQP7TVm6+lXz5Sz/72xlBCRsh6T771flOkelnlDI1DfvOc5Fjreyf0DEL9JB6XoBLGPN alhXLaTalGKF8TMzEB2J1N6N6Cq8wcaVoPyO0dyu/8TFDPvbswRZmZBglfP0JSi4UT2hYhJfs48T b41xHAMXBKdHJQSx5Xo2EABeKEY9n24/WTPbTjNu70Cz2DnygjFxxsJKKtPg9Ga5ynU0fIzJa2tW 7v4jf2koxSSd/vzLl2ecmwcYVivFdKoJo+PHCb1t5xMKqcllszVihe9yju0gDZR0nF7ILs1ZAWT4 Kp51y9PqPAky0I9BR+RAbp3nY8kNZe4Sv/QqfF2tJfk9/df10ifAs+NxTAsdYN3Yk+M9EFwr4ZbI fNmi8uNe4Pv1pkv5h4fBf7WehOIZLyv1388+m7Q47js/W9tsQw/Woa4FMPxc2+a3OoOBu/0D1eu2 HzDjZjCiUCMBKxDbZLAGyZouHL5BWs1kklAwdqOInDv8OoExL+DxzNQOTXVK+l8JdDkZ9PkadzNW 0mSbotZemCuD10fMC0zQZIN5Q2XifwwuXSpUOjvtgnuwkRw8YIlvazIbGITLIP2TQYbBESKxnfQs OdY+eS9igBzfAFmDBlKAbf7c2AVdN+4Y4GxGO4ClPdc/YnPYiiqVCKDTGDZHQLD24qKgMyqfPPz+ XHkycUdLSYpgLlP/vZ1pjj7h7b5a94GwNBVdBdt3k+hwZCbKvxnJO7StAfkv4claN8pE9l0RQaDQ gzWdKoOykyn8fW3CDdK4sB1ftXTglM5+h7ra0iqKnWx6llhhr7ZKwUGh4M2Xs+XL74/T+JeLM6/Z bNZBc0D1Vam/bgjSz9VnRZKvLNF1TMPycnHK0J7LtxLJBpDQrwt0e/Kf4w//Wn/klMxrGOpkkPd1 2sKFPakLUZSh75CtRBsnadl2mk1avNi1elw6gscKn2akVIxlVZEppansmjG3Y920BP6C/6jLQrKO 8GkEGRrhk8ycwDR3QLk9yr+KYlfKUTbohxX28/5eivXe7ZV9c4xai651pF4ip1PjahzGaGFEGoYz wAClm6Pe11gW82FhCqmdolnwZcPZ3cH1CBp8fRT/B/PG7lB9b27ctjWFGSj1WD8U8Xyu1dNf+2/X DdxBOD6BjviTT5bIeVELVCgmeITZuj/dzdKooML+H/f0NC4irxNU0yZWirGRJkzJnGG79cZZ07jh UyUf6oyKDZNm3xnUlXZd2KN2+p9yFhCbVdrRXBvmqPa6uv/aW4uiQnF2GtOmQNCaoLDn8ZGIhQsl EZW865SKjr0QTXnZeW1s8LerzAVQdVJy1w1cPHcUYBwKuj2OSvNJNGZu+l6Rv61K+oJLta7gJsKa 3KVs6wE9hVvQo4xPFD5oL7EdFNwBp05GLks95pmndDo/pit+Okjc57jFGQ9DesaTX+3Jn3ZqXXcb wwU3FKhkR6x7WU5bisk+GfY2ABvs5Ev3q6FuXy4U/cx+v2uh+DcIR81ysfGamoHGfaBKHfcborn6 pXKKud9W0a5nAwPGe2dCmbxsNVlKoneycwhN6XU2z5P7QZD/03DHxSTxDuEPD4Xyv5STxBcTI9Hq qHLWlu8Gd59vDCLYLbIy+DzBEMgyjPYolRJOXX0jLFr+7xjP85sBNpgvvoVGf2ncF8YOJLWpROj6 7BqsGci+nNS908N9HLsxEalDbcbX2g1jaozg+O8TqIWmWTxhe6p+V7LVW1Ui8vPfIdALkLV41M34 3PVnCYy3flDLhO4OXopNuPKvON2CsgATH3Rp0OYXTuu2DTrMdXA25W8g6gw3ceduC14jAM13zdmf Rf5SbMPKp+XI0pdKNBfENym0niufxkdFUpJmHBFOvSsHY5QMZch0n9gcF7bph23hPj+lkmuWd6Ss KIAao6wuBlClBxIsw7u8H/t5Zr6DnbsY3/A5vGYALWcLe0IDFVDA1DMfv9b0sTBOtLbpjVSSddS+ iGp7g8JRCfkF+8GMggTeJCOruRdzPGaiLuRxv/Gqru3MqIRVANsZnB4Iz+LnMxSc0n/dZBGid559 Z4PvvkBpBhSbmO/ntKeTyn/N5nsF7lv79SZy/K0sxh8jOlhyzi1JbukIkxgVwhJwqpKBd07AL/wk 2KIe1IdgUSrHGXuXn9UU/UJIFz2bwt5nvZrMjvptEbGN5tCFZBYJs7DkYB4FRSH5lvb6DFLKe+CX Z5ce/FY0wEwe856HfyEWAu1m/04PBkHdnRIv4rI3uh8FbmMBtisndbyjCoajCDetPWdKPdBOcPH/ ESINC/ClwS62rRU/mhoQqA/CF4djcSLjqiWFG1moVUdS0gMB9ntEg7DVoE8ud61116ZhpAMErVgl 7vMQMJXpOEV4zrI68AMyhN3jm7nroeGZc5eWVBhxc/Mjm7aD1NOSS6jsx3dPx2u5IJrHAwmvGQio F5PnA5LJotUssmtRTnKFiVrzgA8I50YvUGWVqrcTT1Zaswtk5jaH5JLUWqcee2OMxS2b8Jhjm1JH 7hCw0rbJkUDbZzkfaDSuHY6+3WYYKlE8KZvxg2BLf9ovd3MF3qE9R6ugiGyHHphaZsGmZy5YyS+u i9Toai4ngIjJ7dsruMlFDwWKkNf0JnUJ4ys3X1bRNRcBq10w+QERz/LxrHoGtj6hDPI+147gcfXu GuPRhTVwrrP56nTwH/Mb6rT44vpiKbAnjaOla1p6rg398ax6eh/zAL9B28C5gcxt+tUUffwnhh26 1XDyIul/W8VZeHKAR7yf5uRKDgWrl9DMfqNtHUEFtgpKuNHJKw892HAV30bx3BYiPn892FMTLpjQ T8MqANewcNsvM4rfzLCCBMSZy/NR9e3aqlv4Jhc5c4Zsm0XGSt4DUApCbI5ZwJ+wGj4bjm8+JMb2 dk0UXuJYUS9E3Mgr/9Q7nc7ufYfjYr/fCRnVCz7c8xM8aBKEq4TBjHmbA5HxVjOmkr20XvDmoS1H 3DJ65o2jjuykPMXQZlZz75/sKwedrpPKlZ5F8CleZWCakexsZ9VMFIX9A/nvRVKzeXpvhxrnU9No Whrz98o9lsMgH+xcLAPU23ujNeuIP59NW1K6uHVwk4hqy5kXR4+MGkflCFodkq6H5iSeYtLO3IzU dEmEoN2m7OHdIoqUJBR9+kKR4tAqTfLPTTQ+zR5AKgzS26oTGUkdk5KrhmI66BQh95g5clVyjVw5 SyYB4mGc3mwIFlJqz9InHDIchVG+4XC6vWQ1Dz2Thc6BO6s120c+dgxi+SlccFkrfuDDcOwMWzhH eMtcFXgX8N23JFnncMtpzLiFHyBhamuXfIm1/krcctg+iELgnxkk5P/Qzz50hRi6Z+aUyjaEIvLn H8T2h80RrbdPBc+bshsLW9nnBKuX09ZsFC36IYb2Bmo5VjOanFqu35NRFEqxOSJjUGQaMlnMd3Ji dq2UhwbMoaGn6BKCH8UItJimqNGJRlG3CWWMzK2xZ/oZRV1Qx5scFJpaC9OM2ZAubtg1RFvvwPkD AfhpkZR6PMQ/F/kkdAznpHsr2u1PhhWmN7HYswy2frmWx+gr8PWur0vVXcJOLetaCgp+q2LfxaOo +qGx8x4hkXlZntrnH/QVzokUlrqK6TtFJ5nVXTtRwiWBgQBSUikRzVtrZ5Px9Tf+TmQ/rcFQes8j 3DOHZOHU9514wNSj7cwyDWbNtREaZfwXwLf5qlIK5yIfBfQt8Un6Z+L68bidDzQZIWCNKyInxRt3 w6oGRiOsB80n0WLORBvmJiI8CgyLj4RT5dITRmyQI+D6GX7YRujr8+yBtHgKdHzSA2yMwfRSoX+2 LeyBqHYSUdLRpzDFj9JIVJQ5ALMNh2hrViMyxPQJU5rdbpMIU8gB3CXFNiIE6cRmPUybCbbEfraA DiVr8Dwdz7XrmBgKR+4OYGvZXi1ONHax+NLNSWblk2cXsUptPdhFgS1IDsZONcZVnLqEEZ6dbcgP ICGTSDBOMxP9/nOoRLPcfFbYITeJqqJvj68dCaJURc0L3Ks80Y72GfgbY3MiWclJzkqIyJ4J48wh WgME28d/4ly4IAVGq1iZT4HvbMNNqcVGlCIahQFur+DoKVq7tCPrYKgOCXwIKgYs72aJsksjbtJN uE5nKfHvgWiVQ7q2REkf0DrAMbBzdRz2pwrkwHSRQQEHh1nmZMIez+OcAqEFZCzQarmmbVw0gsQ3 qammEmjYpYwOQ6AayZw1Irg2BZndYjd9/+K05uqfMU4ihlhoDLJT5NxQsRzoRMX4RQ9zug7W4nqZ wJ5MNJEP8lAp7pkv7v8+ZAvzXLbbArlWa/k/zbfgdVrdgKKydNZ2oQdYKqF3wIwGnWQPMOQqB/hi b65/k/pwGTmX5i89AJTFPitdy+050qRwqvcCWRXZNZAFq9zmxfopwJBVTQENldcMheo0Q6kJwMSC UfHr7eZGQmwH/VnDG9rNgfR25o5n/WUeRcfSeoKyNFCPmGLj+IGAeTFmwy6jgLJP5v5x8q9/YAGX Yc1mxWyLqCQjMEfBHKG6mRX4ah5ofdr15ik3C+pvlqpW8qLl15vOzra4T6xlQhvp0Ug3wdauE6eN A/NustFRRiWHXP4ExRCcMngQa5yPlGRmlYZJUF+teup/e2RmlBgCCBtl+YNH3IddsbxSEo+daXWL ldHakil8WZuNE+hBEHW2vNTIcYIYnLSwAF8C1YNUvlcu0npRf9dxYfISNUT2IV9Me+Vbd1BW4Fhh XOF2q84LEPEJEY1y78l0sSjp9A44stru2pL9fAkILj3lQmhZI9MCynoSgBi09zRPsP8EPHoMp4oe qXrmXf086U9/3jxWxDbUAKMoL9QQAFPQK/iOHPfs1SluLjaYAOWUExaYWu/A9asP+jAhTBloOE+7 EJi350oZmjKxc53L/1FT3Q9kksRNXwS8AGnHD+WU7Gv/GhAPbFk7t4eBJk4vwNlcIl6jIytfCRUt f7KIzzUajFNg9YMcfceoFW01BivgRN2gvLlniTsWJbIZTIDpp2xpVoaLbyKnAp3v47gtvnqEzazu atKpcDJPqHI95Ug0zdaOJLBPVMYXOshuNhV40vdb7+CpUZyhKIkwiqF26kkbdP+za3Km1/mqyCX4 UnAAncjjbB/QB6cktiDRv6jR0ZbLvEjGeDQfL7HGV1vEneviTOPIU6WmQictbRXic8If5mRNIqbW 0SLPW0bpYR+VpdO0X+NRj9VH2IaYhZLxTgj5bgAU+IH3oEXMwhBfUo0Omb/mZNxYQQx/hiHG2rEU ka7x93Wktv2oF54eT4j+NEfObOlMDMK91S3CNjMr3aLWcHJY+DgMCVK7AjpDeKQAiFGVqdOkKYIH 22X3AmMVCedHVBJHWFCdH7x1r/RmuJkehNGnNu+A5biLMZJ3wwBaFSTAzZ6RldyeQdxhLaFOuM7e HT+9+snBYX1favHr0uMLs7SmmBLkEuYZRfnwwhX5D2Ttw5pihz6YMEzvFvIQXah3cotqc3faq+fX 4RZ+MksP4qd+TmsmWa6AjAyslpcpKo81Yt3brXdk+xb7xKJsI1o4lVuXAHSdOAwtBi3DQNOx1ui6 oYRKDGCDwLqAZLChuv6rFJTAPzSPj/AEmF1PQ52lQZCeh7WLV9/VFBlkRkSkOAx3jJmotIgrXJS0 CpZgfq8YdS5IFIfaBy0/nNcunIoXoE+u3JXoFtiPtIm/J0GOC5Yue0E/BQxxhki3i+hqeMFVoG9L ltoe0+qUYxndhvvKYVo5a7RRtUqYtvqfLEWTEOdv89ADPwzEXGwDAt+fV4ns/uV7qpwhEqRb7GDo 0USi+b6KdfBqPorEdoPKM7mISSoXibtJw/gnYspAjMkYmcGQQHIDiNZqIy32PXrxtpTxbitce359 xh60o4V2i60Hl9rnk98t2JEGzJVwqOWRWN6B9mgQmyYiZGcbszkkyB/PQQ0YZxkdwr9HmzTB1jr+ 40xP00Yu7jFtjEgFMmgJKQwXQ5poY0P4lrb2pf/3uu1Kt0DDLY77rZfYxssBoc3RcoOj2QQrCvvp rIOqXNYJvV2zuATth0BLB6d+dQhW3J8LbdHTrr3JAAI+R3LUE0Isqnsits9vzUlb3aW3+d0lftd6 RtD/0fV7T+cj8qYOJoROXwQjuALYbiSfZgPQfuGS27PSxhnJL5C9hXYiSJ9amkWxuZkGANx3vMQt D+mMAoqAKLukarPUhIZX1HeNyBzazgpKp5rY/Pel7oBtpZgUphk84CYpl3toMK2IWLMw3SdMTAVr maM8ExrKEH7aZx3kzPXQTwR23RdrlVEvwuRvV/CMq74gz5mspu1BgbOraxwKuKImdl/1MV/fn4K2 xgzByL4W1Tm4tjnxtd5N5YUZJgDRf0PZoSENHWno3fc5KSCt+8Ojsg4LCpcbtnKT77qFahx93Ytc +AXYrevbsRSrnO55+gRPYQJhHGuJCEM1RY2MVf3lHWxUTJB+qw00hESxOPrLD4mlygexBFYe0W8C +n0JiFIQo+CuJWcVGH+Ygu21F54gq6mGNBxjhfVROaNSkH6Cmy0i+A+fG1/2aGXfXM/fLwyffKnM NNAGfb8vCQIuMkspGGSGvfK56ZPDPR2Gj7snWqh84tP645cFVcjL7+mNlsJi3/neQ43ZtQF+oz/4 xPat194FB91Ovsqz7I7/7GgE6LWYT0BfuRQNeKLcSj1tim0MvK+FYKX0PDRKTLDzd7ASzU3KMmeM Aciy9d7grg7KEhza58qcPGwsJ6W3Jan1gQdE+YUE3jPpxEqCzcd8ijSr57LVo/H0wNAklLQ40TB+ ERtUJXeH+fhU21DHYWnoJVJnooVxOB7A6E8kSnKEWzlPyytJS+pm44DwpCRQ2BrCLcAXVWb82Dag 5dvgkn7y4rEWOfZ3szaGI0MLtwPlWl/inqu2irP2SsBGOFqn79+9BRu1I41JINCtjwymW2mjTCr4 l1gFGAxNezMFGqsBMCEYUqQAFBWGX6vHFlVl3+3ol/XETqLBXOAn3EbgYFoD7qrEWo2IMhcvfn0N jw+ykZcKVjd5Fc+qJH442o+XzNGsuvMOJBFTG8V4MUu5+X3Fripdutz7tv3w9FsNSH7vdeuOZQMw qTlc9UIIrjg8+jCujvfnTbmCeQod19xG7biAjd/Y927rOlWTNr/HrQHo6foPAxG6+vYqjfJAqUKM EedrwJDiBQ6K2IsoGRwUeOfArpfpOZ/IEIVBVkQe4C4NMqE+xwiBIUX/F5noJQ6icoWrtpQ2ozTF QSi3TTYQ8AbrmHRjvCt8MOMRT2ytlvfw617PItvsSGYiwXm5R2mqVHjPKA6FVNaZGd/rGr0gwzQz X5QIYCJe60eYTyM4VZfpU5PD/qCjmh6j/sox8RSPunxb3VW2ttegeV8UGh8YzI85HxIrBVZ14Ni+ gVL6WZC0FNr/ZYqs5ZcnviFNpOXCRU+wAao0se4atrsge1znNe9iMbDn28Ac+5dBJBYPhCrBWspG jrwKF4HdV1Uh0Nd3J3jeEZjoSt3D+Dprn6TTzMVI5AIoXS591mTrK7sizG0rl0Vnon3+N/6Thacc 4doX8aTZm0QJXjKkFbEia+AWQsvuiqomEBVSgojbqfSPFKqO+nc1mqpNyb/0yzuSUtUT3uSO4slX Ub7BZSeUQEv7/DFiXlSOiVP3BzWkAstoZNkpvaZBbMvBBZNN2xRezun5TJ4PLtG9QfVC3w8z4GXo 4+vzsbbntEQxEGivtSPYQB009akO1T94mg4gi9w2uzf6EIvkI7PYjXBEEEVmfoz6HHDKCpXH3lEt HoMg++0Vc1J0BTHOhwsmntSjsfQYpPMmxEA7NaJ7Uz7CrzQqWevJvaplt8Zo64cpWa4SazHY19JX ZpmADMk3VdkoGXSUiImMGfrox/Um9CQB7F+QKRii6jKwl47MN87QC+QSL8JsNKGXC69i45gjkboC iHrhj/srNcE5OYlibPo8LaKIz7gIZfsdGuLQjpnDp2sMq6Cg0ZbkJAETsGIv5NpyZElAsQM7+oKq SrCfpdrcjpdUxxHKrtmiWAX3K4bua9MoCnuT17fJNkht781HDCTbf4vMxpVoXTlR8FAOGoYOE4kS 8rla1/khe5Ot1f2MrfcNQJKPerNlZa2NWTitEbEWIF15tKnL4H2EXi4hD3Ex2bIqU7VRBA/X5xHg eBIkFEAaIMegTymnDL/mu+kW4dRxUpZ9wEtfkQRcdY4fOSK9M8BoBYVRk/ns+ETGA6JnHkLSld8P +iwTuY0pWscHAAdVEBWagxIhACmfvw5GDp9IuUGz5USCvWxxFX0YrVTZSnyGOcOabHHPDIX8VvtW jdEWlJVi99gXDrJ2PgKmlarJoQgGvD0qMAwMnfPlonqPoo7YxIM2VJ/Oi5+rvhUBD86HC7V6TM8D CT1X55jRNXT9FbxwwKFVwgKz6FUHAIfTS+BH8HxUwQIf3x7nghi7LPMy529UdMdA7X0eLBjxOSel 6c+FvvdYYh5IlLj6KX9gtiUfZIMNlaW0EDjPkcLLl70LbIQvBeiXv5n3VoMduLyZiRYYFbvmhGRq jVdLNRoIAOcMgz67X4jgZnvmlxDg5p0kfHu6U/LZnenRCRBuOxcYW7sAj2/K1rUt3Uk63WMn5yIR fGqtDoGKK+0FrhyRntSIzOX+xf9x0XKzgyfiDNl1mNYBvpsc8Jql9/8tycPKFggriCVhxBEqbe7/ S1d3fh8PA4tJM0fN6WqzHbvx7pPCbuMU8LlSMrXd5Cd8/UFoaRf79pHz/HmRnrO8vsdrowfa0Dmw REWR/NDbbQqrTXxRkrzn1WgzeYkSoZUimuHs43egFG5kjN3X4ovGSixVO+xZdOR/IVepzyXEys9d FVRmFFzjj8t91uL3ylyaIQwKTEhpQ77J4H5xWwiKerIwggMQz92unFlPS3F0KA260JPrm3uHMbXF SK7MGYhZ1skDl+Rbz1aL3DDJs2sM1VUns3bKfM7YQrUxO2zerPwlWE40iSVnFag0+N4GdeqU5fBt A5Qqd7vRYRnhz6+4r5QjxyNNG/0WiYuBXM+DH+AKc+rP4VPNsq6A5DUVzYh5beWnmOp8IzYjzQDM TK69YIGhqWLDHb8zMfDqqaC+Ww6bWY3Gs+V+KR3jWFdVIcq1Mg246xn8L13GCjAnMR6Qu7s7r3is t4eS3p1yP8GNKClnU2s0+nFVTA76Yon98vYgUkV+T7H3X7NEsByRo20abXBC33cb7bY6jho9gLGn HvhePGS6bKmTNsntt2C/H2PDwYBnYGUI1SU75T8CJFGrP1QFoVwtCsCfksKLszR+N2rQomiRdHVv iO7/1BdPjaFZbqtd5f8VLcYFh8ZdY3ObpgRJhmHOoaSdWRPkLVnOo7L+f8wOmvZ5dBhcdJ/YMt2I GlWTRhUkzwdooDqZ3cFWaaviI91DhMJOXhGq2z1I7uTDZ22tSf80rp01IJMLtb2jMtQiXolGV4ye WVbEJktk5WnVDogrubjorNnwyZ6JSz9v6t2v2CVNr6WBhfbrzyxlZW2n03IdHguou1Lsd5/Cdeew oG1/VeIcnwkWZHGY2AHD+7Oyw9ArAG6q55pk8nZPYZfXSf4IW1C6tjLT004gQIrdKh5UA6VfX42U r5+nfiaU1Gz2Z2metSzdr8TD6Gm32ZQaMUVWANJYCERNEEjvAI16LI0XxYyGBFCupQXPBluAudmS IuMkqhx3/u2s0AREBKLxqv+4J2kv45j/i7anAzOCYZoeAZ+EQ1C/QYvm0rxtrqqJJFHeWQJMuS8R MWRWpzXeEwxoek+m+RzSFgXvn9PxX7OXpey0vVdEdSTolEOO1d++Uxu8tQKkhgPS8MOn+0DPtmqY 2GjRqXzND0/KMrEbgC5g7bvNeWTq87C8lDiPNVO26wsbIsz40GWRkA/hElUj8o5E5wRhHIQRj6u9 3304EK7CnwX3OOuvpdxiSwDQfDj9L0JTjTK/fUdLgicmPyJV3riCaU29Kwc6gWNatTJg3iX1qDKu +P9pbnjHFLol7gVR3Gj3mVbAfpbMDrNMl7Hbtdjiw3JtmQ6MWHrqiuItZyQg+e1+qLXqV2jEsysU NunslqhPs1qtFHC27y+U3EzsPGv5ugB4EwvrGlMPYvxHhQLfT4suFJL8oyUXu7fhVqwIWWnS9yIH 1qR4MoC0dAIV3mxAxRKyoA2Y9tPKfnjlILq/fLPDpi4BUbAm4lOi26s+FIYmK50Dk+3A4e+LoqNK AvW73+m6PH66Qau5vfLD7kQwBCTlnHGeTyb11L47RXOvgRRF1X0n6QjVjxVywkg2lGDOxmqGGHQU BqnzHU9T4+pakPg4E/2CBrTjdbGaho2S3BvJBX9bfVkujXEHVK8a2lKA48sP1T0xy58LT6Gv4H6E AFcI6TGRgnMxanWpPJ2LQfE+knd2bHXenqNMUM5riya37HzZZd3xKcmf7OpUFxn4Wh4IZoe3jTBj CHeq4t8mUN+Tjsk7WiYu3otCBgMl8vM9vyXCHimCyiSB1HMxhxqSEazwSQmvuPv9VvazHr7N3dEQ VJ5ETyjaqbZQfnN4W8LeERMfd9RfhCxxGzQN7ZtzoYe1R6ZFZMyoFfOq02XlsiCAuy1+fU7DhqnX FbDUuzCWzkOxjsjdApBclJlep9TAB/3Itd25BMNWDXZ5IjPAq2KtvO9Z4LzepNblhrAQYted0YLA 3SmjVxDKAOmt6W/zu6xeUMZettYlgAxfurLNc6CIptan3uiLL0NDInpiwt6ZxltkQLx9ehnpNoKm i6GT0KSFwVICPw01yj/POIbndGQYvC3CFqkJNSesFzB8HKtqXscYZd3E+34THYJVrgfp3qmGz9cQ RTRdDP5FckiZeQIMCOvHkla7zAldUZx2INvtKnKgN1BUG/z/k3UIWU+jyRlIreW4ueyNVPycfjL1 d/IkOI7dZPAZHO8vo03go1WhdA58KcBsfdCfNtYNAWeYqLqe0+ESV5zdBOzZaLFjDusgq7qiZf5X 5TR4ISXJb7Jt1Nh/eLo+Yg1ElpyAADSHkF+DWEHnoEDZTk2qOL9nG/135NkK935ROZ6rDcli29QG +P6BFJrdT9J+4QdJ/9ADT20D6zVnhmWafLT6kSPVAAEPIQuIGqnA8RpMm5UtXhu/c/MD/NrJEOIc 1eWt5U7N2YB9AFMjntqyxSK+INJyL9SLhB4kKPurICsGRCQfo40ql7laN+8pfLGTZny+t2kbP06k dGdFXPtsHRIWkgjF0Yzb9qcYnLsIfSU11BDaTpk28j7MifX4flvNvVhKIXbzym7tTBokBMtnlOYZ B3rK5zjamCFvSpNRLvZRWetaHLdeoogGGD/LQ85yEdGEgntUqjd6k01JSbfQV2gZKzU2UMDGgMbq JcmggeqkC+jX+QgOspOp7uGAfkMrciyQljuomqBrhExOA03se8LsJUgDv76Cl33BwqQ14Ys4zmQe w9gx+rHzyip+GsyUrzUdTyq7DMeaV2blW9FW47hJGi4ZEkL1fgxmifebmJA2FcNsUQwVaApbi5up fJCF5nio/nfw7TH5IezsLpZO19VcF/T2DYHhN0zJlNwrXWuMPF+9ahiPuBfB81fPY2aITo7ssYhN 2tL4zMuzIO+9+Q0bicSKkKEdyOgovT2gg0jzWWhglhx50U5yj2cz+vgowoBJ9HD5NzvtRkB6Dyld tvhUTK7D8Vb0gXmJw6OTAZv6KYovgnGQ4MFDvnWZM4TiMnOBudqefvebuOovLEfIXkV2n/kKEx0T pf3Jhtgx4oFzu93rbl3u6BNYlNu/rk8aQbpOKqpZv91+Apu5mcLiKLbxKrZXBQa875x+IwPojhlv WzucmmuP8IPMfXQ2Wk3egrhgg6mSkvj9MEC/fu8QMRC7Ltk+Hg5hZqWsbHY4LaLoYPPwtZUZcute mCNkEuAmhgzbUs8N+t6TqZpQcj7JV1v5NJH88peYNCvSR5YbwiC/qDWwOtDwxlzA+Uc1AiMn259L AcxcVBxJvrvbkvwQwdNF6MePLZHwC/lZs0jKsqPfhD6CVfevMFaLzITrrMmVZ0Q1UCTzw5VzFrhS Jbx4jh1hIT+X4VsYVLW12AHegZ+a9uwWJxXtAC1A4ms/GPPQz4/DCVmH0GQYGdjIxOG1FLtwFCCi l69mcWZAM3eFRCPcDvUpHo2X6346XonXa7PmqDX7sIRDe4+ZcFwYxXoSZ+RZ7M7nEI16pDdMtOhX Iq70QQVpYkzCBxK6D76vgrpKYXoGSb3xv1binmSHn4AWb8sSs/505ILhLVQ6g8P8Gc5RQAs1cloB vf3CMNBFnddoJj7mv9GM6BTIOnNkhdyOk1G6w5NMLHOvHnYZjOl5sZ8bTxFBt6sKtc3lsRzpcQ4S Dwo7WlgSRIgiOmYcUdKAkkUV5fjjUsejmcKR2Jw6FU+uKf1mh3+RNVQxHEMLw2dAoO19E1z5JuMj Hbs4zOv0FGozRVEF6le3giWZdkTONsoFCM58qwKS4g9lQjpVPlMgu1l5ur6TTWjZaG2WdzuXWUsX 0vmKCbI5rkXw3Cx5qPZj6J3+ViEHeBcG89Mhdr8xxzljvqnJZAszc0OR7Ax6k4+a5LLSEcP3kFk7 aIgPTJ/lwwISLjcEriyKMriE0U1HUoYIm9C46oY2VF6nKJr/9LLReaY9H5M0byzih+9GOzMAwH4w PsDBSF/mfiIqAFei+/Nf6FwcVEOzWDx8JGXiPvczPiPU14XTRatPpn217rkFXVBeWLI1QfZ8OkCX fmRgvHVGSkJlDPLaB3JRdgUGNccJdZ//AtdGkxd5rxcKZwunegtiJGb0np1iq/knAJQf11EWkjwB lTlf4ZlHVkFhFYckt4Ce4E1Npv45qLtUkoOiiECZfu6z/DtnqB6ymc918nkkDtYsZJkL7hG1OYQy VUkYmhQONmyTtxgY8F3xLf+zqHqMq1iFXBgeABzZ2qQottok5uWtm7Cc5Jic6Iq5UgnQvRTzE32c geJKgJDTNm43rxtx7TUUFe5OQ9NG0BT6rd4DxJggl2wIsJw2kMXrA/NuBKA3WQDVNJSKP95j3/RB ZigcqZbDBL+wiStCRFgtxCfwKLn3tPd1ofFcuhD3ifDfiC66WjhlQgfG9FjDVsHJKI46vwYSYyO2 5hcRZLglAyOf8a5AL2CZbtFWTCYby6OR7kyF09iPaO5Jt3WJS2fHgExyCULCi0fWU4Umd1oRB+Zt 3PHj+JdvUVgXuCZXq/ssMN4dhtZBhwOqzlsFcG+lgfhAdeofItFD7RbqAbvKq0NmiMB85NxJy7S/ wqd4yBDbL6j02Moebh+G1wcIoSomnhEQDRCvmKd92uiOEeaE5UdsKPusZw6u9IXYN3OZlJ/cZZLS A1KwD3Cnjc8qW202PKzE53aGVtVAFEyCj8MbW/u3QgCJewjScQkvu+7vydmCa0vph633R2duriWG RXDYl6HKK42P6Rk84poBmdgfhEQresXUigrrEbevgsTcLch2zSwgGagmXfkda3B9DJWrM3JtwlBe a1D7CmHPjxg/8jKwB2zfHVmpPJhsTZwFlPuPROgjuxLa0EsIDxsDhGxuMjF8Wg/+9CptEPDUXBs3 J2Kdp0mqQFgZxbgJNf+Tor/i54YVdVo2k8PFDjMVRIj5lEkloWwet+8hbFK5CfOov2o+jytKJXNv SSm0r9trhssXYdqsTkOhUAnxXRm1OGJRAtubHmX9Hbq7Qb0lv5xD/gZykgipQ33W+/ARcljCyU6h 9rrr2BxT9sT6e5dXNlkKk3bomhYBPQq0hAbKi3sm8WbMRfwZtYJZpV03tdLgJZEgmMbUYGiYvPY1 3iN9hiF8f9aWMO2DtwfnuaXdF/SBzfBhHWi61uatrguuplKx28uNwtftP9Dskl9S5rtaeZ9Raa+F oYvSChpKFr+MyH+Z3vhDglocxPL4YcIz23xakihmrhbkzoekELwUJj13epAV53nOJ/p5C+Kx74/n FbfGjN4m3BRcJ46V07bAl0mP2nW4POaDasr1UOW2uOH2EnqU6+xD2feh80rNOi6rZUCkGycZ9/X0 /cz9nzXnJXd2ixtWu/e1Tesyi94vuC+uDQ6mkDPn+VEy4tHc8iXv84emyPD1saWyKp//oQAgXs2y DCOMP6e/ikyW250mdox6Z+mqgDxg4b/YUM113PrFpHpwdu3VZcqIGjX2Yoz6EWkZpFrT8xXLAtXC 42s9qlYocVi3pb7M0kt7V9gzUt63F8uUeSQzuW6WmFidZmniSk77hZF1VYZER33oxNrmaQPeel98 Dt7U7bFYvZJnYLbCB3MsPfRc5BUFTP1s7/CDv3wRjH/mju5cjDvjay3NUIJ8hVLEcqozPg6iopuR wZUgkWKMGIJ5aAkSz0DYox4Y8a/ClgEcFA0+qEnVAxe4kkyBaw3b8TfOPLbKTR8IohKcF8dYkdsd trTC/AHxkHBzaNv+sWPW7HJVjCFT1Fp/nvhb9oNp7J3XVCPsQ8/jBDX+/C6IpZCT6dXfLB4IZdwh +CJt0ty+LLsTAq0CBSJCYMpffCnmeOVuAMwZQwtP+yQ+Er2pfrL+rBaAzvoPo2xzkG7+cfn7CrKK ZAn8IvKcnBEBChwG8e/xW5VLOXvBzGPAN9arokjJ5ZopEk/6s3DINWy4/gBcuWFiUJuXdBpVkbvQ aCnrKcltZG+/uaoyJL3pUIsWYSMmjhpz1EXEDRmQiwwVwZ4sXsn3wzJgQG08IqXWEJnt7j/VdRtX XM/zS4dJISsv7PlC8+Tiwiia822FOKyHPpiikYeIZwVnE4rjCoc1/fA3fCilnUA6ul5xPhBsfEe0 fqEYv/uw3EhOe2qNpf0ALLFNInDkOFaH8/9bzmff6BbTmduemZsaOzhGwEgKfWc8eh+ihVPxIGdB B3MLgGuVCoVT96hzQciZpGCEkUt6TJRvxguHMfgjsniTa+EK7aZabTtI6jqWanSAnU/P2jLaeThH cEIVrysxDEcJ/OIXZrmqN50OUjLMgjFM3NoQgX74cbzGjLLCUHO/KGsFpO7Zs0pY6MhFmXeYQzJg BkdGOBHCRCS6jj0fvDmOXR3VEY2UuIGkSi/NEWIa4nClqWDkbSVv7tQBtbYpx6BDRRdNOUHY8u5g LWUFYoAifkqtmnk3/A8u8O3W6MLKTBDWM3GmjrDN2kJtLIugrJVKi33Q+P4CIRbVH981ICyeEOHx QJ/BaiR1FhCRrVisht2/FHmuZx6V9++Vo+IkDcdWDruegoNz8kloysHYqph9zj35p2rwa/kKlDav e9KFkT4BUf8yAtLthSNf+sWo7iIKZiFfXawV7S2jhHwEVcfmO7tdP1tvb2nPo0QF+nxWubs6FDOW b/sDcUfmKysoep2fNFmwUA7tFe10kGivd0ukE1rzxbJvvhj4RQdC8DalspVTMB0+MvsbHrXbuXxu jd5Hmph5bM+zfzbd5OPBGzI6GQpxpnwT2gU5+vZqRtSbIHfM3XAxtEbEq0BZdysejCXuKvnEfZta fJYZQp7gyVPRB204MImMOuaEmlL++B1KF9w27HmUMTxv/jn/S0cOmSRWAZqtdMZr2czubrQTSCQy aTL3FjWpR7HHt+/w4SiHEOYS003PcRKhnbqhGg8hrPSvzSIDvIR7LTakBfj6cc5Qv2eAzuEJyguJ z/LFaRDDD3wdWT3pwBeMjHifubgBLP1Ci/NnZy1q2NUdSztJQi79B6cwK1VYuk7hXeSGZpUxR2+c LR/3Riu0U/53nRhwOcedW4oFvHE9gx+FHjcwQwimkTWgYavxxGBMoaDrygIS3ha8i8CWsKRmykyI AYvX84rcGQ1mDfQKGNxrMRZw5kxm4d5cve50WZe0QD2aDUV644QMdfgez1pz3odMSOGuv/lbGAcY yXUw/XM9M23q4DpzuU2GheNhQRf9w2iDzz27V9U33D1T0wRgfUwJbHxJW7xPrF909q2aGCqX2hBc DVj8kFMvnvnKYImmWkxVYOH5fxBGLRwH+q3I3+GqRkDoWEgmRlSJnyIxH/JyrVQp0EFOmZ8as4mY 8FxkM0rjEjTe8azdvbzbQzbznXw/hwpTg7AdCG1n7YyPTwWMTuCZKCF8zBVuxq5LwtSQlq1PwFOI l9R2M7RO3DmLp4s89IzbG3M9yAsdCBg/Ang9tpWwplHFs8PYF7tVnLRfv5+RD8dDa21E9PmgERy7 JqBMJ1eZGYCZpWlEQA+rLrAVocl8wyYA97rWwF29SCBj/IVUhwfqW/l6O+TY7Y6LtMSFxAJrvGYC h3CCzS4vHj4r/oFkhgPLKAIiz+BjYgnx5AhgshVRAEi40l2Zy102aID8ZR0Yu++qn3C2xC7Pq1w0 UnnZkwn7nUjgLR9130hLozVDs6l4da5bz/jtvPURDOVpgBHw7CgaQvCKB4w3IR/3EZtc2yg+ALUk R9FgdblG5o0Dfx3M62CsH9ss+2P21tC6jM8YljrhR2ZfLGoUvRQPAaegGy8j6GCzBmojfW9k4YgG OQP1Em7qk5g/WpA8YTxjK2LaXUg+OU+TSeqg0GiiQ8xErYp+DUxZEZLv+cOkTKmLkZGv8zIXvQDU 2EJCCc8DrwJkT5Vyyt7NPo74qUYt18K3yckmL0KRFL5U8hJAqJcxVGYo1j30Qq2MPXTaLITBkKo9 n8nO6nzEyj5u3vIqK8D98eGYhksJ4hTSUXk7lNbIWvrDp4gExYeKAG6S5Fk5Qhu5m59zAZsWsD+F 6O3Y/+mnMglKZ+3EvUd+RhnhTWukBnAsatCFFivXyHWDKBas/TZvtSHGnY6CcVC5EMASHITDFUD0 sb5PiFESMeFMaj6SMC01GVqNqBmQglewRQTqCZdreT3ha6aheGCD+hYqdKbFPNlH6P3d/rkSYNZT 1fJKXk9BpmF4SzNivkqJ4/YApB5jiABdu7AKb6jJBJTTrsYBO2ZvVgtDEXU9YQEuMjUqt0cqGr6r 1YEwVJv+Rmso1avYByjkBYwFFRmv3+JCXuhmhdIYRzYg28ryT3iYFP3ODC3v3TrIyCL9G5yZwLZ/ lB7Rxk6tYPpnrEhNlMd9bKYthoFCyx3RJp7k1QDnJwbKBsL5nRuYJ9CrwU/ZJXm4BpwihdnRGoKg l3tr2jK7zvQcHW1YF7K7EKnw8wdqn9Hx7LEb7cEhr1A3TwG08f4enIkzyH/KYLqfBz91VE/KY5xB 8NW5WJjHqJV09ecnBqOXkGfIjlw6HYDPyqxR5g31YvqgYfFsPyBEJTcrLloHW4+p3Wxirzq4UpHI yNpzEUXIpJwkI2qgKv+Pr3TAk7Z1yi4C4i1sbJEStFvfnokn1OKuQKzeyLVCPwgY8NnLmIA+IL6G 9tPK78+KyQDzhjFobmNzT9ZzDMIrk28mU9oTzHxq0NdLwNnmfmcKr8BsAawPSVLkci/HRZVe0LQB FkO1JmlH62cN9N83o8PHnE6iSAlqa4RefA3yTvvrE+U/a0i3rs62VSqXinyYqeOBD3A5dV7SH1S5 vYEO7urjbYiTa59gfxUNR1xE/dfK79V87LKTM9JgLGAkLZhsZq7wWXesEqYxPo8PJguvQGyaBeP7 pC53TTQ1G48c7LmGWyU4DWRSeg1vVa3hAO0B0lBFzGE/puzMNvdUib2t1uKXRuGnrNJOv0l7c21+ 2C2Q5jhwwUm4tUEfP/ehXEKb1Y1ousag1SDJiunMUnNk1BWEovsw8x/HHGjYaL2H1rT5eZGRMALk So44wbee14+VFMrYc2mPq9X0uuw1shGaJCKCoXZOP2y9ZdR89Twi3AAkzyyLlG55FgkgUK1uEx0Q Nc1Jfaeud2IHbTlS/4sEnoSCwbT7sDmBNP/6WptRn0ctz+oomLCXGRtWmzCdhcZvI+UUAMqviviP 5BvyX4y9YEZCmAQrRcx4wphjOBIOoKpsvwM1YUz97If6p6zTnZukmtvynwSto+sK9U6m5mxyLXKN HpItiU+XoaMnjwb/faCHpo1HUde9ZRbXhL15uooiJkAanC7nP3MS8+IP3RDF/Arnt+SRNgfKaTtR xRQX3Ny/dDcDlqHmjp+A3q8FPjcQgjH9WySBvCMLGMHNKIzXSHB1YlGJAkSqUeAkLtMyQwffrhIw yKKj7I4W+T2r8E/YdxhOu+q2hi7focFCxNzbGPCkkrIUFY8DJ08+tk84kLv7rEIYEF5zjayVs48W MzNBNwcRHmqwPbHBZjo8jJLFKlOywNz0k+JGNmIusVRk1AtZI40GLta9fhT+W+HffGagGmL5fOJK z19j2+REcQvjjngAAv72di2rMcPUJlcULr2rKOI0D7/oIVTV2EYZ8rPrA2apU8/iRiPOk5p4QM9J lpkrf61Hbv5EHfga9Rhc1I1EC+3olen4WX6RnhXwBekKMSTaEbgtHDCQSqzDa6Vdlc5YeAID/bV8 i57UVC6Q/fkhXISnx3UaiH/IjvetLot+infvYYVAl7g/WDYXnHWvo7TNcv+ZooegNnWb6DHHLJjV gLnCUBvTT3FzXvIiy55nXgSYtw/QOyBrVNED1kEX7Pm41v7KU3dmldj8csi9CEYVFbr8tQ40yc0m OFWPlG2j/1MiD6tUIkJsUEcOfhj6W4qCw2obLOKVEq6vQWVgfcRpdgWyLWkaKfQaip4wAecP1qZE aeus4uDJ6xJ9L24GNEUr1ZjECyOPBr5ZoUjSvmr4tDYYEgmo1oNzyP7L6WYfYCUHXEkA3rfz1If2 J+DT60EZsoAhqzkphjnagw0HbJFm64ltVVrNOHWzx1Dz6Ttiqb2EwtX8mBYp/Z2B+1xLCnsr1jHS Sv7LHZEFM3lnLWwi90lqJQLYKI33PzOCULoGAFEZXQzuYjJDzSKLqXCwKM4yHyOEjQ9ch4ZSU5IE Sqdpe3ZtHS9m5h9GE8Gzg1O0dt/tvpQOB2klfeZzm9uRclanWTnVyjMLOBhjnQ9m9PZkZHRiJqBp RPyazyT3gBBjQtfPui/zEwRjrIQeKyvv8L/WTklmdV4MCwlPKiyjN/k+g8nPTdr3bftr7D3WFj+O hvQYg5x3oyrZnm38V+PabRC+mt82X09n7tU/Q0cEoNwhf0XkdtQ48dt7n9ojMErLJX4PZ8QokQ5V YTSbpw1fl3ZZmTF8wEM7r2YxvpdbZmjlPO7QlWSGqwOJL0LiWNACC2n/gFIXbwMi8KU2pVBVnCSl e9u1uvOy3Yrcs1uGAbiOp5EaGB44rK+4t75wxh+b/9Ao9HxiPUw24EAM7KhI/8AoNcRKqK9gu2st WhBkErnL98UTjZxaLIiPY/MpC9NyueKxXzeOT6Usao1ocx6XYjZvVsg3+V7K1IlGWBRAFG6sliTa +NhrDvJqYSe+WyT/Er8VCyF8qOADAOHCiZZ5btcZbQOYf/8+pBrdRxIYjlOmgKnvnJiK094oZrjz ae58zAmupsWfldeDCz1IBT7JvFYCgmTcDgHcpFv4uov7fkxzEkVaCWIMGdM51dFGY0vBriolU0on lSqUJCGyFGtbrv2oHICQJv/2T23c1OmuqfuWbqyFNtyXI3ILFpz7lTetpbt2sNUp6ZhPrVW1V6+2 /UCzFV1FfknArfjXBAXTOoDmmfOyAbf1qPEosxxVfyMIGOmcWU8NdqQPczzaKpKy6RDVNKBZAUON pCAJDn9ChW8gVKvsb6KUZBypJ5PiCpFKPecAJLifl1DMYBLZjF2on7ctVe+oAv+XWGUDrVF8DIui vy/50VlvFiosYUR4n3tf4SXE+EGLw+urntp7j2XmLBnHOQtockP7lBaxjF+67Y1+O/yeTW1Ro/f0 rDzyn5UoINcr0lu8zBwgZKLSGILkDYT+ltrtP+62+XgC4dItcQrSs02rT02o6UFFInLpY4JRjh8n Am7lpff21mti6RRYuwJehnroftri0x99MA/GirBNCx7p+CAYfocUpkr0fR6NdkiNi9EdiR2GiAZ0 omInAbM9sPhKXWt7jqF/YxEFYKZ3VTXlgsxlu2NESHWJZWFiMuts1rxOGslGoCqvTznvDEh/zWqs MdQ1DYda4Z/odUzk6CDAXRo3PnxBsmv9BFhZj5xF2GyHjrLFeD3fbT+ZhIIQMee5aj/xLjVOg0pc 1FXmrUYl0piLId0wOimL7N7bmDO8ymKTvXlXO07YmGpntVnAy/+/dJDcSrjNkg0PNcuR3TgdYxNm NAAty/KWgJU37FhExU0s3Bva9jWa4rKWDmOi4qfN7SVGWlNHIjbnsUbK275sJd1GBWdPZED0Gk0e vmEQOol90hvKNlwfv9yuBXBHVXvL4pv0woic1prMkP4DupIqokAdD77rRlVuv4tWQoupCrWMmHaZ NSkXpmXiaIt0JX9wJ5ueFWXTMvSyAc9BsnWSh+W7G4hHq8wV0ebEcbkZ9Pm90TmdTSp1FWMKjMdN NRGc6ITL/Attmv3WVbiCqtTX06MFYi2A+4QTSUdF3dKvXq+cEVqErBxCb9GFWNbXnAcyKIhlmF22 7A5SOoDJAILlj8FWYry3EevVw2XgPzOM9UrvlCaH3qA7ftBm02aaH1huUASIRIgXDaMTbhlGLNQF MOTY5egb6zKQwDQGuZonjwwdE+SZInfOBMJ2PPzRoLSYKDhr2Kx0Ter1Plg8G3DTZmXfn2GC08vX CL0eUSj6BafXLIOF9XSl5uN/Jc4hMdPLdBb1vY8y0ZNtnjAKGwqGqtq6MUPz5yiaPwrflFB4//Bz wPyuQt8xcNMV6tWu+AR9sQORU9djpJ4iGw7yhUvO/WDVU3MRIO3ihh/LSaCZz9dEDITXa9ASqTa3 XahhLmJEYXYgyiNGIc6owbivILS1tzyF///H7X8rFIEf+YD0PMEqvfcj2VVePbP6uoCg973//0sV Xl7M/nQVnybexQDDlzhpo8EtWCtzs0dDfozg1swIGMJUBfa1s+MHI0OjQ5uWlbthHR4vyq4c1y8X uaG3PLo1nAtQyxSlyG8Kkg9fi777Hd3/vyvzTMRLQdXhnRSDIBjr3FC/Tq0aOXAXGMMjxz+YzE4F T+jfH+OpPrCa+9NJnaZC8WYke1ZfttWuSS+59/hpZ6yf1NtZdZGVjNDTapqU+dC8AwSijBGpClzw DmS2LyOWtVbcM95rdKBuVq8NQJ3Z1aIt6uRAMXWgGLXBEeCPdjUoIEq5sNrzlBF31Gji0kmbhYDV CvsYlXkrim/WtapN7Nc/+s9ZEYBYPhWuAnDWhFsX6prOP5Ii+Y9GBG/bAHOHG/pxkG+XZgjdfF8u JvaSUA5nMmH/LPIM5PJK7cc9jwPSXVAQ0aljVEFbrZtxvdTm5wI1YWfkpAmrXWjyeBzdnODBFrfV UBnf2B/7qNz7uUDHniCrtM+IFVAgImVrYCL8eH4xWyrs/A5eHl7cdxFSE4iBjba9J/ZmVD8n6ZhV QufU7mFQZUB+69G/j/xem/9GjHHbq1X0futUO+k4dwVBUZYacVcD1X/SaAocs9biKzB/SoPdGVyL YH9bhO2oByX78IgQDHrFLrhD4BWLeUpkqhoQ7F/y5RA7e6nX6FWVTJpIkwFXRH7YVRMCy4NuT9gV F42iLhVLHpVbv/NcUJN/OUUfWUoor9lclBMui8q4eNyHVqWlcdA28BQppyWkW9i7Vr5zXU4iUaug HODLy6zCLzournTmp7LTGZstc+w63U3ei8vWcl0Si2AwYr8DWt4msDHHB2J7EZsMeA0uVCEhkVfw T4oovILOpmNrhVnLxdreKJJcFiE3u7qSb+/oeKCep+2ySF4kL9vWkAQwbPlFuq933txx/179h6lr 8NrRKUEzaTxF2SQQZytNjenXaB8Zs1c5gyP/pEZzfOo+VBa655Z4EdMiKO4rBrGS16nrjO1iUbBG fVck2sJeVqH/Pv+cENwMfTfjGp6hCdwRLFaqS+C8VdtShLRDQ9wqMocEnqZGlh/6SUULnvDT1K8C uNuj75RQep8qcVNqqioXmJX9sZqyC4jP8Xi2xoGbOJjOyr7AzIcQjjJrl5erMcVB0eWhqTjhHUow Mj91doIlXzTu3jyR2yqBQ32j8GQ62l9r5UFZQMPmFzG2XYl+v7Wl3JfyeRnlTtwv7g8mXzdan6So lW700OdH4IMSWnqB/PiRptx63rzdMbVLH6YqMlyYysjr6kkR/Vc0Wh6ykXUCM67ck1Tb4GG68Ekn WqqE+gl4eD/jItWPBISnpoP2p6VxDZnyIU12eUI4q1LQbBu1tTlWVAv6b8ixxUvEgBJIbnMf1LA9 9GEiuO1YZXCPcDSTNDF5M19yzKpq/585c+famNdKS9ayWv4YpzlZi6gT6E4nH3WtkuIYTIvgCRhx Z9ePqddOrHb8KA/idIxTDbfwu+2UewPH2tMd2jt8vVV+GJEaqs2hgaV2Byrc1DH0rOtdkMWNV1Yp 5aolyE8QdayhkTMQZLcByriZa2GUxEkaqE44nJPL0XBCI4HruSE08jO5txJSxdRoQtyGpRkYQr3x rOSR5MdflO2guvpMVm1VLpKjHW52Y7t49RMekv48HvNSAWPGZ+/3hST1D8oyaolBoP2h/rmtzR7K Dq2YP7xcGSF4A6YtFauVzIe1mW1ZzRu0hNer3MU6M+v6a7Nb8QFCBIROHI0W6i/VWt06wcdPfz4G mB5inPIPoM9y393AHwyYCfkMQes7icrivr9R1iRkVdcSr8PkQ8Ko2d15byP9Ywo4Gir0aOfQMHL5 /tmMbPP0bdRAW7meCOdzTdp/iHuwnvmt/TLgN/hqI+5yikcUGqaQ7x6Qj6LT4+ZNfkrz2ZFIEi1P NHk7Nc2ZkMkpB9Ib+P07OcPuN7a5C7t93miqJMk2Nhmq3PGWu5Fqfq7iN451kHAKH58YDMQ7x15E opeZaNGZprXIqYtrdDO5Hkj2rLyKqWh5g4lBA3FgdL1Ry2Wl84HOXgHzBGe69DWY40H5yjCAdNXO LEJKN4+SIEt076by/8WrJ+uLV12Rc3i/wJJKdeGlbIQfRn8RbmsdMWK7ikvap4HJGN1dqwnsCG8F Z/+KVXS3I3nwTsIf94kMLzfY6WqC88LhXrQiN5zInmLGXwbr7nz35D30qJpEYO405UZh+GVeyEi0 wrJD6a7EGYuDlLMjcCRaLnROb64ERnm0EIAfh02FzkkP6l1Izvpmuo/d4OmmasoeibGmOa0k8ywx YlFHw85kdW6PEssE0wi9CwndKDbZAnG+dddo0/MhqLOD4nraNowGkiBCyvbylunEoXh0P6oAWebC t9cGf6FnpSFUYEKX5CMkvOMECPmrEXpBIzsF3yz1neXFspQVeZA5fSkZwaIcy8GgEXbFyBnpm/tG cLisjjHberBxyRowmFtzKPw0S/30a1rnKxsXYewJoTEzpiszDRVm/y16YQ17JHT3zT96AbRqs2An 2mZPCQhBQwl9PnF8uZGXQYq7pdrPQa9lQySybeAkkBBtgZ/Gwq+vyipk3T9KmO677K9ygHDnDEJy Lq3LRC/ohvWFX7IzvGK2wwWsMRawJ9aJ4WjQdtzldWB8MROW9PUDeBIPLSUO7h19A0RhyjzJUrLa To0HY2ve46oZMoV5WeXzi9eGW7xu/lndXXlsaJ6I2ALBi8y3yeeDGhi0365S0UOey2zKFvdSame+ 17mZY5O/0suV8aYimAsHuVzRzYbuJIOO8SWWJwiM559fsX8Laaht+1mWwBvgDWBjszpf5/SKguLb uBRIQpCzAUHh8rBI63BZU63fy6WII7qW8whVz1/3YO/LGBILiaJXIKCGdcziGSN010+x670HDquX 24hQesP6UXFWlpWCOjHbsvlNkIYFCMpHhnRrKzqVGqD55buCwylG0UU+E6aEAGV0s2pXygcJhryv eFGw0vXEQTCoaFeXUrl3+e0Xk6pbOzQ3BmfkHoPv5Jp7MrLWM3gavi9MI8Z2e24FBXNVLzOuGFB6 4CTrhRy/yddG2Ue2OpnSRxNXBcJ+mZ6SgZ1UhaU33TTDi/NwqVK40ubaxcRnmJsgJXKrb3n0EuSJ Mcjyf/zoGlsSk5PvWnYAGmJ60i3BuvfNdpKWv3IKJL4nwj8jJSb6Z4hQIe/fgzp5xGHrO+HNPjBP DoS0pM0d0xC9hPCTCmyFwedXQDILH/LevxItV1yUz0FqliM9BhV+CQ3gxe83LW+7zaN59TxPZ90b R9EEaaQ8Y5aRPrFFFWHiDor/D0gwV+0jxmBDUDwYfkNLFyoSGeUGl6+0bmWETYXQc5DJoYB0yEWs G7ukp4yLUfInVJB4Zsg2yVKYFYPeXPrmilUsGe1y5ry1+yz7TpKjDMBKhgMAGdwibsP9E+0L3fjs sqDDsPCdiYS4pLBW66eupsIl8oeAGI5Zb8PpUrXxWJIUVHDfaJKmPgEhkZQW1P11kf912Y06h4YF NyoDNhEUPMlttNTLbfi1VwZEHGqXm0diY/tZyhAsxc1dhMMkS4s2g80LtWGQ8tLIR3ZMvs0LwIB7 LlPbZsinxP6X2Qo6+05usdDQ8fr+h6aYMCoHwy98R8Obk7xex1yIbCL1SZEuRFcJzeQLZsx90jT5 gOOXx34Ckf39C+nBrpOU5txdVKau6ADshHATBqmkkn50Xft02Y2tx9N3y4uDEqQTxmrT1T0hLQJM GFaiCQRinHT2ZycrbvQFEI7TTprhh1uKYfE9AwmQY+Y9NmVDTPA+pvrAVOWFfT2mNyFTtU88W8HU OL2u2aW/EGx1a3NuyKfuGeIXiqUpu3d9o7+EbZfd/hej4THFLGXw+t3GmYaatY32ql9mwwx7PKo/ bJuxu4z9pMPvcF32yhuJ6jGEBDrXLwUilkfs4EUQnDpKTtdyiciCI+THFKyVoXDfBxDvAhHD/rYg WEuJsna2Q9zz48fFAc39rH4qlsarNRVPm02vcvbmuH4FE6hCRlsnjxRh7p5mGPKphUT+iz5fP+rs xV1VKXiYDQrrwtNsw/Wr+PKGpr6ZUKD5rBlrPn2ErT6aEWk+LvhXL2o+SXtpnHRFgpaeN2+J5Txz xWnKPb+QkJNiFthFlrT/h++zX+qSXtoGajz787LYQLJUeR1YVTCnQqYdlbF7nBSCsh3UuWejz5JG tikw9nR1f8DpjiUJt/jZNtl9qt1n4Eaa4b+jfOQRqmH0EORcnIOxeM+qgq70WzFMClZlsqgY/f7G Efq1ALSSBFoNZgjzlEWTqQHsa0WnQm6QdZolo+eehkdNlAX/YIgw1UVwp7siJeuyLtrt5OqrZdQb qElFi0vWsyIMs502Cgg/gR7NLfIy1BtgZFlHU81UWYCvUqAqqzv4Em7ZopJ7Ayj9hce9UGT3zvOR X1zP1rQs7//cgYDOiHjh7pzUIFDtki2i04h0aKAD0Lt9D5NfNJFHyqumIzJMMYC4knznzcqWVs+C rdIpDpZfy/PEvtzm4qikcQ5fCcv3noCk7ZHvdkyYVZXOVg5MvXF9NBCM9/hDo9vsgQCX1w+O0PyE 8hLV1n/iUDBA+h5N893x++QIUzjWUgO4nAVlyjPL2tdtgbn4iFkb10PCkLws6tFVALM3uGvXTCQX i6mqVwBjZrGsjTrVBmEpX6+SBKR7fEr3ISDBIsLd7CA+UHSFEJdYCJSsmw9SyMFwZJ2y89GuAUga tCqEH+DaXDoGpAr8E7Zg6jv+EJspzRPCe8QESGD1mxADvqE6OZddqvRvieWCfF4AqV9/PCsRVqUg tsvSWNBoKg4b8RrviIVlYOQmDM/kqqyQ/WVPoeVSXmqevHiDKukb6ujT1dG22slhw4Iws4PSElOd tlGNdASsRAeM78jvyI2YbDRO7m2ljkdo+T7PMag86dXh7cyBU24jqfCaRO+wP2D5NEH0h8r+v0Oz kSocnB5Hama6FuF5Y13l75wqKqhT9VeUFzvnLu7Cl8k4lf3O5hW3hxwbf6Tbu4wXw3mN7ULTiCwC u/NNPiLXhVr4Gyk63nzUvr4qt1F+XWmaCDt1/16gArON8wYidP9U0mYGxpuwZyKCyEg6FDGhdPVd LscLAddoMsI24FZaQ+PXP7wmHed6ou1GTyyiBEgkUBamPQ8rnb+zh5XIcRbAoNxdbQuYx45C/EQp w82uBPvhZGR4hsWrSzDS5GHHfBfYDd+1GHt84eq+2SrcjH0TTHN3Rjctx4N1PZvwJXeWW3tm/Z/G j9vVGucqrHFgWqIH1zlXEr7Fsz10XTo1baqNIKItvcc0HnFqqbrvrlwAx7WK/A8ajq480R3V257I b05uQuXcDJCPo+sCX8dyxAs8G7Fm/PN5N1nKtrjAS9W07DbJvCKHNb4Tm9AgNklM/uNIaMj9zNBz 14OUadqAxowAtgyddIBLQN+1u+WjhSf1e7HbjxbV2gwA9ZKSrk+0y98pdHcZnMBucGe20hMBdRdV apavCnxaVWv5hQYwdR0Lxkc0FmWFwdYkrwkf/0hm3WTk5TuKhsfhzr5Tz5oHIW57VPkdNlujkSb6 R5U63hJszWJRm1FOe4CqfKdqq1lgkcPDnm2kx7yqhJBFiZLlsRy+gzY2CM/NLoBo2KGTzrUvofN0 tJ75EkzoVTsrSpKDFcyeBb1/mGviJnys7rslzWJ4bNX2UjCOBSxSeS3JnwE3W/ksr+XvTM6ch3i5 3UuU/61pAMLXdzpaz9dXjvIXFRhDne3e0Hy4zJs9hCe/oLVMajV3JUh78gMomeVjmrvKdB1av7M/ 2per9vtsvJtf//XNdZBAQ+S1TOThzUp93UFPg6ANnFjpg6W9JsyCmegzNVJEsQWtYlxcu8c/VNHh RqG9eEvv8rDgv4GMLENfGCOfIHS8j8snxZOx9sOgp37Ewo2NqCM6/t/meNSDaPJj9KqaJ3FpGrDY s6tgMh3JMpv2FapZQj1iLnATwkLacZK8bfUIx29g9JkUC0yVqAFUtwtRKlj71rUNoy6pqn/X7jOh FJMKnV9njtg0WlDr8MdZyMLHol3jI7Ma8wHNi7NLyrfn2IOwGb22WTpXzrXW6i7Hd+WNG80CdSI0 rfaEjns/N+FpDWs0Se+9p1YNKQ2h9m77rZo9/q39t8Y/e6RRmbpFoXMdPocEpBJx0bKQdlD0nw/D gArMcZSzkNbF0THwO38iUQWxLX+LTFT0s/QaR3J4EXmBM35YPoMop9xurs/4Lm2Prp0Vu00IsIaB PJEaa+B+wjqP+GToTowRcvrc9Hqgu1gzWu8zPNRq7sBGFKYd3d2JpoqgX1biKGo7iOzoG/TbsxLu iC67xFUrwK0lmrPNLcUHRSR1en/1UXDlhSWmP39TBmLPhMyX9etS6XQzGW42KMYoOR0IJPbHnfCK l99zsMJV/6/aBGqwwOgosR+rgF4Ak3bQApPOmP+aTzN/qzhD6+2BEs2Jz2GgC+6ahC7EwRWz3g+K wNcmeZKEZUU0A/R16NP6twL+ZdfE+62DZxZYB669OzPODzGdcrpaUQFQ5lrajdUQ4p1rqFTp2h1U KwpMfGuvvvT8Sbyyekmx9FTeZbQErlIfOIwPfuEENnRTqiZdjE0prxWRdQve8kN2oWRMgHR1d8Mv pH5pLi+v3zJiWWvwTY19FqbAxK5svZpyzVugFMeBLmYqyLNwy5rpUKrQXo8MI0hv0Ohwolte6uiK p2h5HEyy0L9ULds77TBwoaBDpyZaEmOD4DAc6Ykl7U308yAFASqGdmfrltwUWShHCQQS8j8/W4oS EfpkFGkjaaWswR/DBSPlljRxBiGNZhkXyPLjx9efZO4nmIoKimL6fr4K5c4/HMLnOW5LYEyY3H8C Mi7iuu3BxFXBB7svdo/hx/BnTtPfi1wCKf+NAG54snqpUWOYXqGCe80nIRP52HozApl/ATDEGhBE P2Mv1MHp5r5SQmex1LJ4jtHZQ8NUYPtLhdpCr2I+H85FB6zDpN/Q5eIePt6cNxQqVfC4hPcQ8321 83UIRtRJghJeR73gqQzPDZ4F+K+IweQaNDIWRY3prBwaWG7ZlCrjejxG6ghC5pzdYy004FJ1EiCx l/xKjbO7AIStVC9v7tLse5WA0/umNgCHlPwsq89bh6IRfIDIlhYnN68dBrSxiLvduDMdnobQwMZq zSdmUbofkpwp/hIO+BhEgnDDEJLBlCrng56W59Gfe2hexFLbQYJuwG40Ae0X0BKl4FdE8RwJsoi7 asmjETLpfvxsN/i83sI8Lv27qsvDw7C9iHM+NOD3yUGkoPZzq6b+gB9kw6/Or5hynUZs4oR2+QY/ gakSXYxXcNMkEUxkwOOD5yfLaaHXkmYvEvzcbD2sJR/ePDFcpPyredgUWaMdp+Yg84JeGFIQKMEh 9tVL4nqVks/MQ3u72Nu5otR68L9ibACLo7TYsv1ob+QiFW+OWlLV+BNHiF5Ik8gL1R8oIWao3nGw uxnFHhaHOx+giP6N4EkR9UUyeBG8101V8sVzkVMTZNkTemhMLlkHFeL0UO6GctGxWPMNTvX+CXtd /7bkjn2HE3h4xJQ9hAoZQoMJkEfIVnFyhayJM/CrX9qfu/LR8IZRF4ZF4R0VfaccL6zIv0/nsQg8 LXL0CbMYHjlmk6Cmou+iyQNdDm0LqJcB1akWHxdrygDzTNDWYyy0qwol7BBaoTzo426Q8cVIa8aP Wd91l6eokzWIBaNmJCCDudBttgqXpQsG6RifxXFsditJdXNGvfXy5ktrgUtHTuSR4cy5sfIzNy+V HBMDG/KRMD9vaTUShw61k9N8TvB9FpGbw6V6ONlaMChpYGSBdFp5DbZsN897DSxfvDHFaUJV7zPV YelFefy4A9lId5ReIry8sQNUNFAgFadJ2Gp4xYhgO+2QsL8Ds/IPuXl6dsU7X1aq8bO5g7+7FYmD ghLQoZCRyRlfCzsnSKx1PCEeo6293GBi2H4v56rwSzD+hzXgtBmb2sy5bGoHuoX+SdZvQSIsxgO2 pVYs0CAw0awPBwh49g+Dmd6sMAW0MHnl1BRLDatan6VQGz4BUCEhzAvjxmIpmrLypOhv2t7+UBpx sq3GAO8AKz1I+fSa3hT3fewZ6tPW+B9x5Tc6S36sHsIyVJGFVrSJXhTngZeZvlgSSzN1Lmw+Me48 QE3T+RTPLpjpjYv77ebSnz2/rkUFFkuzUY5t5yxxntq/p22nlKYAW2KQMsi6OrcmxFw3D83y7JC/ 5InuPoIGyGplMjQONc5dbZBrMdnpHKX9u1JoDCRmsCzq5WJk+FdY59ZzNOasL4n4ELQ3l+lWIFUU LKldSsIIqgMdeTNZv4/hf7jPrzK/E9DeCRcdreUl3F8VuWP9Gamn0m6ne5/W8GUoZNwj8RNp7C8N uqoLihoIl2TF0zPBHnHFHwKeMhChRm+MdWJXU2xKRS4GQekZ/C7qnI1xpYb9AjVaIhuMvIX1NqTv yuzNBia+9kBUUxSCm8cgPXc+9pGcWd8Je+2sQnkJjhc7LiSHVp+Te1gWSNTXnJ/u7rNxb4BIAB1X 9bLDGAesk+Ya3Z1BIZNTemPIp5hLrVXVb0SfpoEERcnFRd7KWMoHcYo3Exuqvsc2kTlEH277AbZu lBBP9iINSavIH7uqKiymwQSYLN8mTY3i5JcKAK7rR4N0/NxCdlY3sgKpSTl3Vs3p3ILn2WRkEzMs qJf7s25bH8KZyY1KDq8yVdSqaFlvsl9HmXdobL9XDQ56BImJmGCX3SYd4HzqRjpA5pTdUrcwObLB RECb8+PCyMVQ3MCauLUd1ybZUjPDjqMfps2IO4kcT1KHYfHDWegpIomnNAbXO3/gPAko6e4uZ21P Q/KmZu6abseDYyjJQMrt8VDW75fz+5OZ4g+l5dBTnwl2hR0h+mbhk3mcrcX84mTFganTPcVAX9oK EBSNtgYVizutVTPyAocEmDvIeakKsDWHRbV4YEX5EmzHRAw/7UTPG2RUkik0o+UL4ICfC2LKOqV3 DUYCvJtJp1T+4r5K9Q84esyk8gtREpNb/KzZA/IH+EkCInUmMyVztZvR5SbJpSVNU3KKNLYiRsWv 8bUq6eSsHN6IM5bRskCUGc56y2t+aQGJ0GdzIwvSUloRW5dyUOx2K35eHA8ey898q53GDtmnBxhU FNYxU7pNxZORcvtbKrYZYi3bdYlkOBM70MwTdCkjxIgRpyx74woZY/52F+pKa/ToDWTqJCOvZgim kkqv6mk4P7oDYgDHENvCk8FGlhGjSG9A+TPeF9FyYtfv4PqQjcWZ46O0uqVWvukasHiPqp1PrtW7 BFtSUOIq4QYdl83RiJi4ehtCmFukRz7jtR55UR6piXqFqFjni/1aZ5G78q2zs6ZhrjyKBGPSIFar 2F8jEcFDJuz4iPOCXx/w20/fGLR+7XvgF8RUeIkzajtZKNeqm8N/jOlrm1EnCov/C3roDWFPv3cK QtMv9U1wdUTPf2Pia9HI2OkFRNvCXHhNLrelvRrrrNPrr1uTJ63Qdhb+UrAg7RXvkDh7h3s/s7SU NHxWo5rF+ileNtapjCFgqHTDJbvRemAenqCFPHE4fMZOf7bAlASQhTthXo1Qas1jYnofO1zDJc37 oeAnc2BHIyOOAt6muoJoObYLVfU/I0pro7v1VWZ0eutbn6V278xV8+XzQdh7B+gs2JAIVe02s6hL FRBBsidT67ohpb88o/lx1/+3c8qybZ368/UN+Wu1T67JuENvEWD5rj/YLcCSAqMXlvNjUxdsPHDe r1lauE4yKalCLdsoPzW+v98keZcBF+c2EfOi1XU7E1/qB0nlw4hYRSkr4hTKko177WZrOhRsWwIl z5Ib7r5HC1VNieNWpSFp2poLRrgeNeRo6ZvYwo8WnryLum4ogfjVOpoJ9gp9nUgF/CL7q24m976p hW8wM32qsHkOFFk6IB242Zb48AP5KLBYb5pinvv+5MtQmmBfv+MHdggyWqn0t1OsM4XMz0kiq0Wo Lt6vr7jzUTRzJtM4WlMScxogqQDg7fOxYV3MwT6/Co76Xb6BY+t/2fUsVa4xbB2hAaOovJsu/QvI Jq2kS0a0xOuWPK+ff/0Zxs7onL9Ms+CXIEBkltHruH9cV1oLT/Tp/2RHrju+LGF8mHQZMo3xFFmx gjp9907U02AsGxqWu/BHWiQ2NTlwrqWPs1LyyyshdWdB436RUSEpWiqYaaAuE+9oApvSTswXsxBw Rl4AdjN5FlBa3DPyCeWhz0uTdbiXd1wqr8R/P4cPQqAxRIDoNzEDVr4Id0Xcr6/i2OUd7VtJcNI4 FxVIUfsOifk/GOU2U4bdRmmg9kwwUF2yne4kVivTbz7MuA+ZCKgphCuhqUFr0717rW8B5nRK/4iW 5HeaRcOwBJHbnAMnvZJrvrK1rG6f5dGZrBfYIBAvnPQ07FEMIBscWFebv2hFbzCwQYFvUy+cxjUs FPdbn3EhKLHQYBtABct3DSV6GFoJQBSU3wFK+0hsIX00ZHKki9EMOy0RWq6cQg0OKp8MCMf9R/6W EkjRxNyK3uY1cIUG02v6k7OYasgBWPmdY+wpO0GODeOiflt5i592YEO92BADgSJa0dSleobRBMCe W8neLu8ZL2NP4mCvtnM93mdiR7xgUNcyTHCEwPksYWEE2/BmbYIcKXwr5EMRpTvEqNnIulCpxOIL KIAiEJwzTkSQyo0/ZhjpN8jIUfP2DlHfVJOBYR2fsJXrXs5D22rUfd/CINZI73zzY/jqq3eD/djp J/GFF6GJyavBU9IVevDe7GvAEE7I3/mNYXlBrdDK8YRmLwBpz8YfvcSGn2jFSJ+GLcnmItCNkubR P+zakZUQJ3a9xm40c6MLC5CZG5YQVPUT4nvCJ801ENqwlSPRa/yS4t0gLq9sJTtvdrPa4B2PF4lK x9bcNRKRg1qLt3BNrPbCfq0eIAKad7B3XaL8H1K12CDVis8kTCoPs3y88w8i71ReiT/VEQndKrin mrctqLoNVglv8Kmb3TKiRI7FNQBGRSE5HCJsyY/HVHWwueFOWXnWLarUhYwL4KP6OuqX5Qy3gQBY buMQqAlayedhIVTKqrgtLIF/n/PkB/A36uduEMWhhY7gjtCsfB347HrhYeb68dXE2GyKAfoFjtGV DkuZFf3YaBR3+4g8zIOtVf7A6RqQrV4y7avC6nZipWOkzv8BHGA6Q06aScvrxLzZbRxS5XINlHg5 xzPlGmP61slgU8xdr5ZMjGfxvnqGJvkzgPcnru72HZYCCbtVQrRGJLX8e3ssgTzvGOXN5iqa7b7I 7zEMbvzk1pvoKK27R3qDHdgPluCZHQKIf9URpTAtGVQqCvCVcciWvNAxyit7RspVSmMGpjYdGLev eL2YpGBjAB+fXqkzblfxie+YlZAOUhnAE4vwe7fTArKGzgm04OC2awS66gnXILs5i251ghirmFO7 zssDAePt2BKT2WS6RIk3KN52NualIlN1yNhpsi350Z+DmFYoIPjMFfvFX7lnXYqEwJ9fObe78w+t ugci3i67xycupbHSenidlssXNqw+yHS7mYl+XlKIAXBdK8y2RkPsz5Hfoqug37mgDh5BNnpb3vKj PDaYVxbgQNh2NqoXojtFphmLZHjNl9q04joBUWbwWgknlhseBKCj/e/j9zp9mf1u6curgscFp4oG Cbd5juXj6lt8AsH5346h2vZJVaUd9Yp6AW4HCjMB/hVrVQ60+99X3CRPltfmUUfdSFQF0eLlj/zi WN9lK8MVVVelWHZ2Iu+BVhLE9rfthqXbzFyc889zzjaGtNKA9OivfxX1nX05kie/3cwFoo7cs4mE jrwMwJLxsqd/3kmvPO7d/PrJ0No4r4ACkLMrqHo3dkIMnN36pQrAbM36PgEpaMdtLnqGfLMB06Ei xSDIKAo7mqsXWgjr7qolmYD4tMKt1LXXE3TvQKDt69fHuBBBUpIjnBNotYLnK7rm1JCFgP32eliP 58zSTtAhDSu2LwO0h853/qyhYkk1YaqdgEp8gj1y8o4HyXjB8VwT4mJO/1BnEj8TmFPcYF2tSTXy eB+qMnfADZGAPS218VTllBzmvMhgdQvK+nH+n67FD9SL1KzMI2CWF++JACEaIitk5LO7KHNcK0VX dbKLkjqChlJ3E5BsM8uACAmcKyrGvfH5TK7h5luLC5ZmIav4KSWQZS1mSSBIEUTu3P67zdyAvELU Ks1OH7UiQw110F+pNohuGHgM5HCMpoU31w/IOlejLDdJ2Lzw+wyeqlGTKzFYvSs+eZg4oXm/u0n/ irISmO8rP4wxDSJTi76XTdwnWD0UHp+vfpF/toeY8VaRSjX+mrYaOtrqw9Ik6UrmZ9Px4Wl/jj5R 15O8mjRdcnEVy2z8XuSEuvdFCRfzTX8j2qKTdZIYg9pk64Bu+2XSiS7nvWRMJQCc9zO2YxOrq0gz KtO9bg1UGdaPYVo0nHZv26OQmoqbz8OyCh+SSVFKgwMU/t3RaTvo1ej/hLDcb08hhzGu3E1z+FYl o/gHV7WGBw4CAdxEtxUrj1/AgCa5ZapBKQ1BRl82wahw7yBMbB4lDT9vebM6Udsh0v4I77dMlLl2 RzcCEeN/lprXf255+lfw6HxL3BKhMRJwcYlXH/2K4MqKC7KwIEfzCfz19vrFkDRACidYb6mV/I3w WkxC9G3ZnBaIvWglf4NMEcV706hp5f0kiJise8enHCw75UrSsCagWL3IY8Xj1MGGKBA0PuNHSmJv WJP3NwbXL3+NfWZcN1/WL6ZvGeVPFYG0m0y10CwVmtE8N+ZkopWiNZoaUlye+33ti0xx9D8tQmXW o3vUXinoVTEjoEtI8C81d4/hbvS59a+zjRWF9S4Tg3cD5X/1FNA/jKWK8UzU+c3aidihwhmklhHm +fpGLvS+KWH/zOJ5r7P7Rcqaow8L0NOw0x5vM4GMqGHJDUg6/yCnuZmVZxri0swvPk5KQ3RXsh2I Nd78vTNnu8RMGRUAAVXdeHwVyVIlMxB3OplsGMXEkBaXJ2oycEuGKZ7GbeNxDf1vfm6+t+iIiw9Q hcXorGp/kCmYGiREEZ5WcTvuoSu9xqHSU+6gUwsVhZY6I5jP7NBinc3iaSf8BZc9qs6b6pMOIMlj 7yPzTQ+I0ShsTnQ7GBi3yNbmGRKzP+8XWvoAP7VKg9E5E2G84b17WAm9s5nZu0PH6r3iSetb+yPR /JJnDWCY9CWD9icsqEOKpKlZGrvvZ2ReRgV88XrectjsJ78mahCLEPh3LhiGF89b6ILgVEbHwqvj WynBcTz1JwG/wNE/jsoRt0gg0X/i5XtRPt6RVbe0e2fIrOctXHtTG2oJS+Z0WJKdJZOFdThK52iL mydOASDC+7sMF2UBsOlkIIMJtikcnw8gwAzuX+Yi5mULuBdzBn0x8mcOdi/wZPzmv+ovzswDvSPE 3SEn5eaH1V4Ng3epYwbSZl8LT6MZW+iYkZ9BRas7jS0LbuAzZ3zwZnKV3OYwnBxhjn78fjZAmzpU hNgAIS5XU57dzCylqDZM8I5xoxzGARyCI0g0W+bOmaObc7EC/wr7uME6yeX+FnicJk3G2noT57dX kaoFovEM9XQ+WHQuAuUQXyc7eQjZeUyXxkHshJjB8smS7kDx1nFNF3KRbvsSuWRfCwQHcYUgRmmy RqsYZNm4ysn9hibdtxBXCPEzCshYrcGyNy14ogqVowNmj/7rKHhU5k/6qlOSzHFGQwg3x7wDymLQ K0XX3uH+JWiJGprPB1q0lbEyQgFaJf0KN7dt/yoEjaGCCc4OvPKYvKm+RwUlmS77ycFiV/ghET+Z +vBFK/2jiEeZdTClus2ZRktFKsekhSmnmR+s4ZZMlKT6cnkiJZa+l5wSrXBnyoHajPtlcJmWQvT7 0ObgyN8M66n49+dsl9JHGQwk96NT8AKDfGvJRs2765XWreqXYyn1W89iYL6xC8At9k/+VT/SJ2mc B2h/q8O5MjVP1UVoisBf4ZD3W8k5SMXgkaCK7RfWm5t22A5INYgI+hxV/BSocX4lf6bDBJDqmC4T 8L1IQMlUXJDLJchpfLTHSLi9QQlhNKT4tZ3bfV+Dy3C4HhiPAeKVCyOXsRGNIIAMpb66b6Au0ROZ cC1yK+5oPL0C1Zxt7AV9/Vnv4BtyrE71p9M3aMbdFGi+c4CNdPlHkA1jeUUt3SxPp6BvEoCwx+Iu MwF+ymNBoqO9UvaxLh79nTke6nrWEGu9Aun6TZ0X4VYt+kxkeK/RkbPgPXy8DUlgmh/l3OcjZ0AW I4uTblIx33qaBWYRnnASWyeGmrN6p3ysGXFXIGfjNkWGmbIHPf4a5FCPhhKKrH1lsRIprHb++LR7 kmlg/JXcpo8jtZA4CJhrM37JXrwq4NYvu12Jxpzi5dkUPnQlymkgERm7VsZafP1E+ty+VLd4vDKq qDIKE+M/P7EIiihLvYxAI/7cI87gCfersqlkpxHbf7qWpWxtwERn45UPV+KeQ2KeBa6J+VjCw6Gi IEzzK5JWuffw4d69EXX6agtc7N0haNKphrKv7lOOruYj78GKKaU+oyxXQWrRclLtXVqA24K4hzzV Bmq76veR/0hS+R2KVGgppcyU5A5FYF7NCkggVmKSTQm+mrzXx1CsP2kU6F89PXJrwAT1PF54pibU 45ifHIbinUKeaAsxqjPy/RK0mvyVlpnaz2pKMq7OOnpRRRl7ezbHKMEfal6mZxOU/yrQwSf8UNIi kBhd3KmfiWV8RFlIoBGIMEipQtmLY7OXuLc+lfULjvR2fExuyDmUsPKHp65tUCaoISlg3pudZi2x yhj3/rJMT3zcAS+Eh4TvzCrvaMJa88f9vazYRgG0ms6QMJh39C1KPY0tiU0aj1g0PKQYoEqYploo tR9xM6IhL+ku1OrUBf0sQea2sOARrAVCdBITf/lWIHDF99ANqTUE6vNOU9pK4zxcQMkt9cnLxW1/ uBy029RwAhZS8Cx6feCskl4PkwsSu4xGqWA8dKIem+sbZ17M/sN6tJLKoNtS/mni/QZq9tCc+yyP VqeHwDGScpN1t8/Eg2/gwS2HLUutCBYcWkmUE17cKRadamZA8NXThVDCbaic5BL2+p0ed7BRxn3k v1Sl2VqySkS7mXM7oYVdOyw4OHevdQxCNMHnhSGpDzRSks1dCHCHl/Il4NYwmCPXaKAfct6DDsTA NGmEhKU05kysEO/EaL5eSnOPRJpZG16ftdgqIlaPSfGXh4sfHZLQ/kwio6KdPCzLXP0Th5eQchR4 +oJkdNuJb9GKkVNVq82aPyPdvUPanJ+MqB+lJuOZ3mSdrQnYJel7ZS1+mhaQsG/IS6VeXpyhYBa9 rDEcqkFDKknNCCGnc/DQ0Fj8ctDwEfF8sDhqBlruU9BXT9AkZosLHj3ym8TTGo3u4ozstVoFjiw1 OG04PSeI7zlwXIKOeOO7f4n+GTByZzKK9b2NPx8et5AEdhjNMJB5SIqydkQmdaJZ89/PBv96SSYg Pl6EIyLUNQjesKDJMRVJO69c4poQ0/5d7ratfm/pG3v/MJFCDMS+PYsbQf8F/+a7gqnp5lhz6q9u cw5qpultpt3d1isLf0cDXwislDWO+ixsBKD0n1NxRNFr3WF+1dVRbM9vlD6rkWJWptD/2hljdIsJ b897HQgIXhrKjvRmnSZT76ki1sF50cUvwldYZgf1cV4QAUQdOzwJBt3z6OgV6XzIu8Zxw80x9Z06 6z9i3rTRxwf2XqShwqyDkdFP9ixjxsq2z6yUOoNrDqWiylpi7sYIyyg8gR0BpNdDQQfA3nbv1dbf xOc2/yDwJgAQwxDTzIrWy8Nnyy/ZiNLuVhBfvFErIbtSqXlZ/EZSW9BhW1Febs4kzlF6kLK3YiGl G7TiLiKZ8+Z/iT1VgWBh8rk5yuAGvVY5dSFSPE8DYTMrewrXuq5f2XRHQHNk8+4fsVxHfkq6pHZD zBgIYRg6DgYan7hSSRn/dOGjXkOl/hQmBpCeOUiarcW0rEBAcDTy6ttf8M13SZrnm7tXPj8B8vyF n7F4uuT6lKNOQTiLNGoyp7BmgN3ImuIBbtx1IH35TPhz4nosFkh0Z82v8uhslfXsXVY0VqcWoWBI gbSTl2HMBigqWJ8R5LAGn57RxEGKOhdNO+43CXXX9b3wFmVvJjhEAHVWA2srTQ9xP69m4Irvs7qH 7whC0d7Gs77dGplyeqKUiKA3EUMQpr0CRnyWzTicZYAf2QnHZF7AXPJWrEGk+fDtAqmC6FN/qEAU 0c1vS71rC6hrV/dprnOSn/oy8gpAJEI8ZTqmV8yDhF/Rzt4K3omIWejXtF7UNe5P6fszJ5MLnIHu jn52eC/ZR4NftiTq5Aqnn1Edi8gUaLZsxKNt1ejB9kT6QlLtJMkT4uhl2DZ92FGlyPKHNr6M/ihi GpOftZrViDuKMojsNIaSYS/zEponVwZ8Nbs+uVJvgaquQTwjpQvUkrGURCr3zCgXyyAh1KpnxZsB In+kfmwG1hT5gsB+eE8VQ8RMJLXJ6TBuokZ/EHb8f0by12YEbGC0HuRaZA3BIbJB0Si/U0DdI1us DBwrarbochgOati3B1rZ/4IeoTTMlF3tY7LR2yTUcI2RVF4UalossassefRY7VwAWefuYcG09pKn Z0oO+CNGhEvF6qjzInkXsVVq+/pFup5GBeyXqTCeLkBHsw9N4XzENUC4ftumderje1rYyB0xRONf hi/bWYxvKWy92UMyLzxtY7iJrwTr05XFpgaGwly9Fmg0qLP4kxpXYe76rpIt4vemjfitjYr3Kyxi lPqHaI0T6EU+gHm1exc+3YF/uEdBvQXNttNIklUjsPHvA+7jSiHuGZLB1DEWyPJQtcoxFw6Qo0gd Qz+/+XQWjp1XIF1mOhm1aBgb7CFvL8zyn/kwQ41qqwqXwyh2cZ/jm3gKMpApbhKl1FuzUQzS/XPu T5syWw2TevkXI4S1KO/KOW0jI3pG495HlZ/ZxFhbm5inZ4iIgXCjBA0FgU22ZQ4tJOyezYBOG7Cl qO1QSsbSFcrqtRMmuX9Ayf54rfJS2EcLcg9KGPo02vhZvRMDXlhPsrVpJm0351N1Q83fTX65sNNY mSCEv10Pismd7ABLuLa7xsbO35Ef+tWyGH/VaEJbGqVOHDVf0OXOYytn3NWFq1sqhV1FIni7EmCE xvPV+EiZyuozPmQU5CIJ6goBoElp9wmLUyGpHMxUbqsoavPrlll6W3XEYrIbhPNjB1Tru6qof5b5 63QL9/obLOebL8qcmegu0YUwhx5rmbX47ucJEk2Ogm32WbRDtj0eO7LHqcQhh3pgaHQJbcN+i5bt HQk7v2JNsTcpO8mgHiaYFt1ZjP0unPNm8lAOtJXhD6MEObc5YnhPp7nXzj2rS71tRix1kHmh0whT u6e8TK6KhbM6G0NrkyElnvMQQu2jt6SJsS3hirEupqB2xyLL1RHV4R9H1PceJiG4zHQMfTVjGks4 bs8TucH0+aBDedhLFNCvxo9xtPrjYslkuxDN8EuiECXZ7w20JbB/O1VznCSWWvET02s4bEnWl6Qc xSXjUl+3aGAZpYIl/s1sQKbv5iJHIWdkAE9RAdeVV7XJZrr7Bc+RogEoKyAj3tKkAAdwtGTYY067 3WiaRLVumbe9uS6pIiSC603w7WujB6NGrQjQhaV7ztHYp7iwa8UCE6hMcDge1I9sO1Vb/mrKeFuK iDGXIfSHJWSzsjX6ktWOgh7WsYDY1cnKkZ0e+rFLIcbj23I/3lSpdjTBxvoWeQmNTCCJnkEuqvX+ oY8ub4w2Smrl56E6GafGh/f5layOz4/nQH+wbWmsbWwWy3dioIHMVhJzbLCNqsPYuxkeWxp/w+hm BG5GKhSb9bliy1YYPndJMMGW0dyA/Psw1LMfUWtSWnZeCL54FXjo9FlKAEQ6MO9iP/HkVKM4bn0a 2+V08FZTK+PWft2kt/F7tugJmksOWGHf5utkPMHcLGGHzLKPTSngbcu2XM0L98EUYZAzSsBZVaJj ZjxPRKZgu7gOE+C7DFMiTx/BBXbj5Qn6K9iL3oZaW49BdXyPTD2rcFFF/SHxnrBQ8XTdOSxme1L8 SN3ISjGrb4bBBdguzk+WtyPIYR1hWokz+H/CourFsRr8Dv8h6Jiz/auKngr1nwefPJdu5TkNqCAf 4/0Vu3PvfTBBuCBiGA94D57j5EgBH/m7Mh0p6C1Nnizw+lrfj5roDETyRG2lLHDj91ZMljKx5Xer VYg0v4WpqYM+4EzyzSzXHwzj7iQ0vJbZzzvxleG6n9/U/QD5nu3fLO+dcfciJyqHBOY7SxZPQX7e CCThS08GwDLSwdMlcxKxciEexFnCB+wkmpPgE7srb5yaoQtb8hc3FLETgmzXmJOWcU1X7aAZkccD Z9sYehMij9+1fgBqCtsH1hfl7klKsmQq5MeCjfgzx0skZ4oE1nXEWeXw892MjbcSphxrOJooQEiv 3a6EANhJgFaLGlMw/JjQfRuVPXV0VvYf5W2MwEWfyxYz3/zc+5pSS2a/WlzYTstr0SxCueiJB61l lziIXR3ZY3UvdcP37UYQjgzQqCURll0jPbW3VxJ5gwMnmg17jOEy8ENMdz0oVRDmTfmQfykG+IY5 Cm89taOgFVlJ3tJn2J68g6+ZeW/BdbzpUG6v4e8Odqvt3yUlvz68wy7BVhWuCe1u32pLiFSKloR0 HcraRHQnGHzbmCZZbfvfEI0QcNX7HJXIURkzS7B4PFsotUAjM9z2CtPBwGQt1wJjODhwCowCZu08 qhZTrneGVxjFhgBc1AEQB7QdXGhd9nQXeiqKWxHJ5SJsKzORh0hWMT1JAPSD3TWp9WYllria/Uk5 JK8xia0PWz0IYAA1eWaAhX2fHpzW9/EASwy2z+yPLsiSR5X1Gh9X9wn1ydmqNNZi3bWsud48eGbh wJyAqOiO8clPwuewAbcmxT4zhGiRGPu+9FfyknXxGTY7/uY2mu5nmJf/Sv17nX0iq7BXMvfCjJv0 ooze2KSu8wCnHuBg5rV0k7lfLvBt7FF3JBLpeipMEtE1HmVkc5JF3qD9K7GeflIwDTj3Ytzyhwrp 5e2AxOnIaFoZvIQ9MQQ/oA2Y6l4bFuTSljkB14A6iW/u/GJU1T98A6cON9CWUPGZBQNT+DEJXD37 3l1PKplTjto884mff2R/SDzAdJndNIoawtLkZr0Ti+spI2s70A0YEJpUJPpsWOS4gk2M91tiM/9A 3m1EJ3biIgipjM+9qm+63TrY9Owv4QA8mLtnm4hE70Rmja59ENZVEhI4I2kwgUnNvE2JSuI8VRYN JzWn8AVLdAqpVEmgPy2cZA3Pw1tPwP/KwsMiiCa8xGhdQCr8mBPthU8SC07sGxXg8rTyl2TCcuG/ /9uj409iOiKNxFsAgZs4mMxQUeuWszSuIeENaEUxeM9PzGQ7+w6okyEZNdv5tNAgxlJA8zCuqC27 KkaKmvtRejPTMMK+OswM7/eAqkQuMgvMvQOEmfFxhyNV0Z1fyODComzY9lVpEtbPsFU/F3xRI37k x6U3Xh89uESW93IxEjDX2YleTbFSQSZj+25ZwipPfFJhZEpyATxQ/BdKwGnEY6gpXfzqedTrTbkI 10b7u5fLkOiFjL0KYSCh8Q60oAoQok3eDQKn1YmN0yjCsVZnHrh1CUDTBJ4cQ+QpBUoTUct33oLf sn8YcsXaTP8OEYEOpshHtA+U/sxdllpKJHdz5LQl18IK7+7o9VHlhIBRjbCMyNzPRg4YGaZf3rRU j1/4lHSz8KJlToAffA7lqpp2psDFboMpgJDkePRgDnYxwxB75XSLbvVuB1eFabsT1u1MK243+iVs 9Myo5cTTvj8tH7UoCJ2l1vydGdxKxnJXphGuPnAYuIzUo3WZyVZyXRDXK06paNgVxm0/WwAdl4Wj gneWrGUyEz62X4qhwwrt3DSNXk9TpZa3+5el1qbMpCdixYinhTQyCkGZVczXbaJQgrQSksXoXwyw o6W+LTv9ZyXnY6iMh2nId01kDueqXI1n2BgTixlmnwrKS6yo2wnl3TmhfgtB1ByQM6ttVgtjhm30 a4g2ZXqpuB8y1Y7Qsihwldnnk4xVLDgqG0KXlJW4ZS5Tzg4i/rp0W6AuIRFfbG9fkn5ir/quStRP EW1oH6RJNKk2rCeSjSj8qM1tviOy42sKPgxSCalhMkfxUffNDIEdDjkOX9REozCDtqwqQrDx60hm exwBJ4OnjGm6Pd/UJGnClW4i01IXldlfFV2NwIpFsjn+vq1DLQ5NY5BhIJVjL4L060GNFJDvso8o JYYnNwEhzZQKkYDnsAsYxUS5nam6zV03kct19alMU2RjbmYHLPUPURuNaBJrMntVc+RTfzo5R8aZ 9ifgMbSk/GX1W+Y4f7dMz3uT4XreaeRgSNaixfY3X3Xrd1KD+xQjoNjBa52a6ZcJZ/Ahg1nEXuO9 upwk2FEVTjOTvTOnLhXxSja0zayKbrOxNhDdPVgE4b2Rr8mv4/K6uR5evWg2pD7lwid2ukvf0XjD CelJc61AfVwva6zIjSYSqxfDF5FRExFM0IbAxA1/63P5nG/lyPwYrq0r2HWSytv8QnN74KF6bwu0 +29JbhgsNuh5sxY30rAOVGU8GhaWREqVYN87v8Oq0VAgzP/cZjKGHiq5/hdfvjreOzgqbMpkfFvb +Oaznu449vg/yO7YaqzDg4BgU4hUgjWoFk5AOLeL3CV/o/YauK59ejKTKloSDy1ADphgrfwfdOmx 4cTHfQZ3OTAZrEPS12fnHl10HMdSguPwptUVZD0/jLWYrV+sZPHx/HJlTd/X5omtTmKKf8IynNxo vdX7xt4RnhjgL+57jxa23cMpiM31LFh/zNARMOkge6COw0Sv6WDB/aOumMfSpYwvI2618lhOxc3f sSV1tIY9uDmtn52h1Xdn7nRdp+sD+GLKnVuPpgN2AavFrrlyDkkmjnScFnOQa1vRwqS170Pv//CX biMHi19J7W5eL0FsZGWDUKzBdGSGe5D1SjZLXQVzrUKIjyfSm1CNhPXaNueiE45ECJII6RndWoEQ Bz45OjYxRc/iSY2/fuiW726kZfPRUZjSdRs4iXdvrgOT5bheJZV5pzZluxV1S2qKR1OygfYQFmws y6ifw2vRfzD/xZCXCq2236xVU03Mv3vSHmWTrAb2glF6YjYNLYID8IOGVlqFSBVwfInGzZSHC2vH ugsTpgktqdOvc1hO6q/Vb26a3Np4/VvYtPbfHmPyV4+gLeaHvhcqLFlmSf5qShZRSreCMhajpIm4 loyCJlgo6eqrOm4qx6S5mGVmI7dWJZDHwaYWPXnJInkh3CcGSjuyM27DTtmJ8ItarO2Oog/R996i z4SahSNoO/1wAzKgYL2M3k/coh0x1gLQ6s14AsAMXxcyC/01N78/ccGAA/5wc6uXmfP6LZShz0ls ML0GpDec84p4eJK+yrC/0qM8EO9Sxv8DPAbSJ4yfg94tiYos9CV5qylBVIVq4jqKwPsBlaMPCfao VZ2XyScCRpmzmpDiw18MplrZaS3khOuy2Q7WRL2c/1cBk686zOLEqiaQLKQdL9tJTaK7NiWPGyeq CaHTx02ObZCsYvFh8kYiD1o4CdR3mNAtayZ3097P2AWGaXCi9k5NhnsBcHjHrnD8B110F9glDX1S JRjQI1E+673tzLgdp95xdi8Xk6iDlAMWT7nNYwkC1vSg75ueNBT2gWXwxIFvpPUK1zTWwwvfaGLK VRvpEEWL0HvQ0Q9z388mB7NyVqDbGEnkJARIQ5UFawxTzSeL1hxKCanbbWARLmdMqcm6Pm2U8r1t UGYH5q06WYnq3tDwqO6AdORYg1Uw1VnUiNDFbeepU1nnZvaNsZPiDFg65/oZkOLlADk2jQAvAmuA ZvDvmbrlLi8sIztPYLfEP5kdDcdhjnZYEOKc7hpCdl6w3gpc21fXVnU1/88UZ56tdwpU2sORZuHs B5cvJsnlQV74Ft7fGg0IScjKQCkpBaepZbqXWvanKc7d4fYlkdyhFQ8xEeOLGzEo69x/kNpr//fK YrD0Hm+WJFzHdXRV0cxoQW+U6aEElgL+NdOKUVL2ypiWyxhCIwDvDk+EvhyvBeSGhTHxRMujeIzf wGY8TopSzJz4MIWDA+n5+vluJ34C3PgWeucNMK6Iu75AWGS/fCfg5gXiqZDkOPUM2VkVAR42rZcY qDULiGqtOVFJ3wPvq5Ks9QPDpjKz8YjuP0XSq6SFVExcr2LcrwAvIbfzv5OJxz1MQAAfplHJ7hCx +qUumN7rmBC1eOAP3msHbP32bBvAxON9bOPwocwCYbsCksWChUlj8pkMryOKh9xfdODAXOuw+s0n nrK4xG6j2qEc1fENUvNog0+PFlUVu6HSRYJG07jY4O+DuCgJrKemopwz7tPfVwhTwHuxtoo3YWjI FN423N8jyo69iiNmt/rG1og9P5NtMwA5rcR2orTQuIKJ/9hdhwTszCdTmpkwe33348glK5uahAtx q1iAfQ7E2QOHmmlMEE6cfqMSLLzVMj3M7pILz40vge6B549SYgTjoigDt02RVSDClInBYwUKhtBO ZzWwonCNWuK+F6qW4+czIvXJcFgvt49eYxY7v4/3Z4L7djjovTgmnapkWSy38F28DzU1RK4xFO1M uPb4D6TWZTbjDlUPTKMd2Lmx0G6Lwt00vEo1LesU3htHPoLKL5d1SETCLELDaHMMU9wQTFgK6mcV JkQzA1pfNNJ1D8gweyuDrilaFzeakpflrKClYnL1dpucUvsCOkXZDoT67uZzDvI5N/6Ks59dB3AE laYGsbZ48/UIps7xRXHKqwG8CInp2Z6F20QIOBXUZvQztaO9oTkZdUh2HFkzDw/Bx5WM8oDVaGca wKD2x/vK93qcu1NTUclxanfbalr8KmuMTdfr8EgGCK2bvSJsDgOEkyd1xLhVP6bU7Sk6yhs82Pox GX6H3fHRPsFIhsZOdZuowPC9rO+vyWX3BA/qdG8G4a2YLnfwEDuFoc+Dm+rJ5njUmanVS8tCXDl/ KWu4oDUbuU+UROMzdB0rAHGNMl/HnfJg9iNUk9cGMHgDjaMW0ZQhmAD/p8ASuFvwcxeoKO9cSkzA aDWNLQH4Da69l4KFUl+omz3OqT12BZ+3nmsQfzMG9EFC8fi0hi1hmlVttbwfFHGeXr2I9NU59Eja p8uEZi3jPAct4Z8DvMDGxScL3zD14qNeGKHOsRX4bDJDc7UL/ta5XWY596JcgcT9cwp+AjWDNb9p 5O3AhHHrO/cVGjxr3CgTIdtIrVsSBTBYSEigBrreIUE0mo9syUYzJyBCk9vYmsqqym+q7P0Gk5Vq najSqQY695iDt2u/uBupqBnlp8g546O5UaBrWvVsQFsJeSlSubwaooD6GtjIu7jLtMkPmKlJT7Z3 3IvXsn3cDkRsYRo4QpEAr+QboJ5s4zY2B7CJjV5WR0x6ENQFfGlIsaKSrF0c+yMgTzGt21OtYFrz qmnRr/kN319+2HAT5YzjYagyc2NANC82BD0c0mOYhl/diwPOsi74Vhy0RFGenliojl/Ppoig/J7U 9Fvee8loc+9mkZApsT9kR2Teiav0bmgxO7a//9VyOf0wSYj6FGPrbjudaOJrWR1eLumHBXEK/vFQ NVlAMeWeX24bGeyfuHD9CYNT/BLnrjdfapdP6v3DF+5J7AkKq4lBq5RmEdIOLCUzxbO0IgLgkSgj W7nu7YyGQlrrng4FQWukhWzJAmcOdRQthmbJdeF8nMpLATqkLFS1bK8gFnbaT4HDhd2y+bs8BFD9 N1RfeszSblrmPZqCBhFG4MtOMj/GVwgcKf4ohAew6AIIua0bOoSc1ycp/PsbCzK3Zr1awUd2u5p+ on2+qtgiUrLLMV2wWXOAY1Pz5AOMdQeCD8GI//9nJehi2A9RLDXvK4OVoESe5EyWrcf2uaPD+6Ni yVPwxFtTUANNFYty65gE3oLtYDBU6nhDaJallvhfxuqjAv9zFih918LIHUt3BfTEihCfCHV6C51E /7BfJ9Cxqrx5iJP3ZQp63zrTZ+2UVwYK3LPNiUobXeiy8RwB5llmc2Mpa9IiikW+akdfJRhAZ5xX 544SPMt0yQpBsPvHqaWhI22XAzE7uEeHRFpzlLJBzQSBR2AVOM4FHNWwuBBRdUA2xoc4uGt27myh EenMPZVpLjP/wSB056EeGMf4hMkChNfuMhwXc6qdis/jAX5RMhZExxAJmYPBZ/tWB5dptMzdGZDm sy1gPq1Njtn5C0xAAIlLWrdv22Fa8cRXdaXwl64dlSKVaKxlxkX/7V/u+bkQErze41XnV+UVeRnj hAqu+swiZup7etDPbIDnWo8ysmS691eAJInZ4O13bCtMPOAlb5nGQDJnOKeIiYrAKC4O7BqOhaGu ErvG0eiP1Ds+wGn53nDYr4etcfWTwytmQNZWF+J5ByTdvy7OXI/8ovCfhuXiqqwybXhdjikeu+Yr iLyIcGOxGGI99xMeO+kdpRejvhepeW9Jw3126vqd1wOfX0ke5w8WeStdZWjhYoDzukY2JEV6Pyai VE+RgsPdRein3atIjwdG1h7wg9S4n8ED0l9DDQ9Ixhbyo3LzEy0g5WBmqkTONbE+eWchjbi/ZMbW h0ret849SW06qV6ppZCZVOeYJOiBroH5BklLCGrUyCwTzYsM84yVHwnj0wL7G72CH+NnqC6knr+m LLvAkLjwzwEVvyQIR6qThMBzolP0SKx2U5IGnloXrg9Qeva36q7oGZUxz+3/nXW8JWTM6+kH2olM Ya9805Y/F66084OvsmgKP2ZVeYMEWIQZjYHsYtu12QDVRd+XICha2IbB0EzaXMGbTMn/RPluyIgv O9WxhCqzw6ckne71roc3ailQaVXYqhDV73si4r151S54TXJv3XmPxt8wY+KKef3nCyTX0UyhC0IL 7d1D9tKmgsRzViiixl3iGFOAnFlI+Q3a1LDjtCHpFGkBbNiO+lIOgKchEd87z4EbsTwMbRsdoj2H s/FZyVJtKz3QgMGS+I3X2B1pLywpros+9e0YY6yVlmbNwNUalBYK0gvFFAm+40n0xBYwkszCq8wD 7x2p0aAhYL4VchwI3icO9DXkNNLBT7mVbuAyWGtv/Xzf80f0eYGPKC4Kk8WmOIcVdD9TBJLd6QjJ 5xEeoNivZZcpNLJA9Cq1K6JKHiOJ9LnGbr3NBhqu4RDQs4vppwx6/FtmyNv+XWMnAI0rV6i8wnX5 VtgPePqGpPGpAALefj3DtXBq3/FyfDFYXQFdvKRN9QeGPSfcUE4J4FSnhG7C0OryKvQOyC9SsNUv JKqzwLMoVt6czMBIAfxAtXc/BcxQEOvMjL4WYoNIx10HulBKQECRp61WwVWUPoGqVeoyraW9RPGu j1IbhkoHBchztVeeLxm4qOZ9w/isDuIQwV/8qFvMePnnhsPt166OTMXLM8/a8vNCxy67++2AzumB 7ttgIYqbTTKNzq5uYUu4dfLapiwdRmBoC7k2xlp3WzwUxrpRi7JMPidB6IyDIn2UcMITw3sGBocn 2bS1gwb3tiO6vCmCRYQeyQzbKgTWvLtnmLN6kNIQ16pQltOhyAmgVqfEFXpuYqRMrrx8UrOFZX6v tloevz+1b6JpXAAIsQuaVAbx4fQ/tqYGcewjFnIaKJlVqhVUs+OSE245jSJWZWUTVvbD4mpc4CzV XM0/HMAy6f9RwtFaOmzKUQL1KzqsNsLeuusgkRqfc2K39AfxxMiIkp6g630UrY2ieSDrWojIZDIT f/jc+tuBHJDaJX37r4fhwMOA2TFhlEHHQxWKvB+eU4M+ofIof1Stb/DOgsoxtsesNjW4NNPAWgGb 89ujsAky00jel1a6vz/svC1zCP5Vvq8qKMMSWYr4vV6xY3uJsKT0rTgv/Tem3AAZmtvfrPU5E+8I mNivdZgd75kJZ5YALChGo5g+SEUgdp9XjGnQ3gG5XSFYl8+isVfv1sIYxppuQokhFBrwXy+T/uGI Adw+KP/yMwt1OMB9h32YKqtn/BYrQsGUXS3mCQpkY/KtawVhvKgXnaTxrd7u9J/wyUF44IIF0OGw 83rQfa/pTn6hbt0kHXmSRZdjfLP4LDlzsYYbR3JG6h0OKq+OoaliRXGE8/PQ1x0Hywvro/f7WPNc VWqSTaIrqUZJSkp0p1beQytZJJby3W9ZXqMskDq0VLpViGdXNfZ0j1a+YMGVomHlrBtdkxmHsCoz 5vA63HuHTPzdztiT5K8i5aYkQUxQ0MmosVQSKF1HgodwIg/PiHbInxEsgP7JwMq9FuJkzHY5RM+t NQguNihSp6a9F1u8EF3MQgcaA8cw0cvmyviIBW5OtI6M5/dF0CP0N0YJaqL2/jJ6lzilm/6eLCrg PzSBQ+hAFxAMiXxyRFdFW57p607ZKQ05McFBctnDQLZsg3qeWvYLHa6BmKvbylT2jIDYwuP3h9OT 3BHlpz7kJ7/tuodRXqFlJalEpRe6mplcgE0ir6fPrbL1PNbbscgn1WHuN/quys2+OdhvoPOdZR2W ASNu/AUDG4UYAMr2zxDD0ympjaV/M5I9t2ptiDz2NI+Iyto/E4yMgXUsCTigX3VhJAiPPY/4xJnR BVEORJD/LVnnTm/KlCfMLtJc+iH0tNYAIpZDbyQfFFIOzTQ72twKuiLT4K2jN+sqIDxMe/h01uCD exmv7dnws56L1o1xeD/kcx6gusfxwvdRC0UhN9HX+bGvw4y57gnyiEtUlrxkio5fhTQGN78u9qDs DFdPvTl03fFwOu00CmJG0xpdnm/rzr3JFoLlVgHXEZxaTYrvqe7qwLUgVwDHPYQh6/xq3kBHAXgg IPIY1LrJJzPmJ/Sxxtvd2/y79XD+cPMXMnjDFiEr0KZ206IVrDY/PJYQozKEMoenOI1Mk0aE5+Ks Q7aWUBoiH4O33pR6X3cvDlzDVK4ScWvAPV104uFhbidaG2asqauIvfK6kSxKI99Xr0l7oNjMp1lW qa9NA6YkLyf/QsxmJnA4y2/33DZc6PnOCVf4xo7She3TYIeoWN2MrSWue/UyDxHw3vEhoZelHRlr kyUKoRGN8NaCnrWcT4hoE3pUR6w0cMKbHnoqOwErp4DDFncq/C0D2ziiua4bCRv0MQIGBPzLduim gYSG4JJQkEONKdQGUTL+csud+llBrw5qzTX5b5ovsWpXCA/o8v8UJ6Sikd6NlNzw8Rv4x0ZcGb14 jxCSbOLg/tBFGJy1qCX7XWzXXyMCNqX9k8UzFzUkhwumHKAcxpHHMXFRb6oMBPiI6vQ2zpD+d9IY VJrgPB/qhKaudc6GEUJTbDzenvWDJBcFnTKzaJY4l7QRWdI1Sp1tvvfrruv9G1KoKrqVVekG+3z1 xNjgoqBEvr/l4AFDevy1gCXzwCajhL9haF+qhyaDSERHSDFxIX1pa02uyBXxtUHKPBNgHxnEFlIV zGO+d14cBmuWpH9MPsLtL+GZmJsV5+LdSpDRHXEcP/fCAMHNYO+M+5AT0tpjgTOQXFsdzykZ66N1 PQaoayjaXek3MidfxL3BtDBEY6cdAtoQbjU50iswMp3v31YvO2V3BzvjD9tcJYSq71wKai66Psn1 8jGvrCOp3L4SYno7HkD9k/hU7E4kxDHrzuxjJj1N1i/kGI7RzTmCz5s1YLQ+L3xAarCOfgOrzIsy x9yhgnb0UWYIY8QVjgAmsEdPSgtEBdE6mRQXwFZGXVDKYNJ9TzhZMLxVxeDy3uMzWHeqjIVul68m tLflxrCefCDYC95C1LU0ioxy3AWyNx8jf0LqKt7iwJ8QPkvHY9IA7G+RX/M/KSgSoSjLaJDruzbl ma3eXHryn+MHbSVoC67zNtusZEiBGQ/jM/Jry9HZcY847jCbR8t7QJMbop/CCraZugjdCwG2Ybtb i50Yc1EE3Re9EsRN8IDFQWyJR7sgyugCxQQVcdGSocZ2825jvpPUR1KqlyNRJihkuJpFVoc9Lxd+ xtANyhghNDKny+CF7e6znrvkr6rd+R/oQItAgXl31/848K8F7YJNyIK5oDCzGJGJEWm+/qmJ+k+K mtBmB6FkMn1yyeyvrqVtSEnNaMKLThSuuD163kF6mzmRHoAadvM4xEH/4angAe0ah9sZdGBXKR+R cA5xjpnmN9lTl/uDksPznqQvNzXAgvlEfQkBiFtlBL7Ig0EFGz5tj5eTcKoLDfj7agb1Cu3JX5av 3pXGuUziNBCjsl+H7aJqSEjLS6uOZseSt7jrvBo8ToJxaeHrfEoLLaZ8TesJ3/AQfORXlR4pu9oE coWGX4lOWDRmyoDQozzk/dOA/z2Wi2zFQUxM+RCA+muXxEXZK5JECWVG7l9ijUdRpK9E5m62lXo8 y+pPm5hzUCimMnmOc96B0VS7eZEZETV1LVDbY76/bWEMwYpK65dopKFz55Z4Fwd9T2xCCDPsBTZ0 LbHy6U2/THarWxPKKjMUm3kezXouznE/z0PhCMYH3Lu5R4Nx8MEL9mc1QyV04KLF6+iQ4ajk7/5N Me8XjjOEBJm/mmu/Wzy4raO5S6TYbiaovKvwEefeFL2GzDaBXkm8Ozop8kKPr3efB1Um7gDgP3u7 5BpKES9A68k5sbjYnOvMlCSTMTomHsL29hu742K/YzzK8H9R7EAylfSJc8vKp0ETzW08UHdjLrCk 0qFAEtN1zmhzaFKiIM1QCS+kR/s4yXMey57HxHs5dyjGT4GUbf/rw6362LdeWPG6xIIKGwygHIaF N1xZPzBvaGPtHGWbHIY8U0vnF6UHMs1YHwH4Z25kVwYY9Z3h9d50aS5iYh+R65WfhwcjHIcw7C8m 3Y5TIDxxQdRs6fYJPtmTUSlE410NyGb5DdrODKmnkJZ6GtcSMFQKKNZvEDUEJbXpSlJRGBw6njbh 7Hzik6g5R87O8X3ImPHquBFikdNFkLi5hrMPQxkkcYZ/ohRRJw4ZtdU19jaC17wIeBuVu7xRjGT8 H8MfHY92KTkwsAYgwgkCHlhy6egwIUbMi2x0KFSrBZGyThRNdY48lT11D2atIuDKxVKz2nXVGebP 8DTzBkJfx9utguAIQd8aH8o89oqnuzxPbJUuIBL9CBD6BnYyUDmd3uqYpO3xhLHy/smm80/xDeOu C9hEm1iZFhpj2iloHA8sPlwnasqFTeiIfjWDw09Yp1ClzlMzkbUsuhuJKAI+VMmcFYBDo4VH3eA8 1uKkzyq202VZFtoipC8yFmILNKhSA+1esq+PdJvYnsJGR0qwdfE0RJSVpaGUl9s5sgRaYw92IUUY nNaJZfBlVNqHphlDcOvi0aY1vuXt6oT2UTwGA9UdeDxHOrdWU0WUzzQ66Ii1vX070yrSuutvSyH5 1gGvNpXh6KFGQBQprRgDJ1/xGcin0weZNoxnHjkyffOCvhJsq9jxu1k4pW4xPvl12nRAsjw7xgYb YbZZ6d4Tt7DDDhuK2Jgp84n5SVotAzsNTQ+GBJ/brEgBrbQaARYu1TjMvyKJrpR1U1c+PKA9p+vg x4WC3/KbKVN03Q1RDF3issYWGOQISxCsSgJLlAleQXmX27sELqTTXuOmtFo1Wy4nAQCjbL/rMjb6 WnDlh3mrCXN2vNbWi8LYs44EPBmuUEKuGTj89A0ENXTE5oN9+QCl1bSyDAVa6laVxr6+yGXCb+Pb lnJ3VYF6DSAFI865l8LYoZMuz4SHjTVYErd/DpV6LiNLEzRDai/wpLNDQY0xSFwntyStCAT23CCH CLFJqe9ArqPJkL58jpWoGMVz1OIuzDOa2TCH5hXqpVLIAfrC8lmTKqsn8bzZ+/QdZzqk8MyobaBy QjHYCj/7ok1CVr14hJkNgsSecCEdT874+1PPk1sh57jhSK0QyTXrS4Ndzj7XmcXVzjjJCOIu/jHj IMao9OezVARE8MjuT+8cfWD6Q7whoPWJQTCe2QY1z2jl23/1vuPJIa7Kt6YVZqqRk6llwByiaJiq cxDa9+TqE3o6RecihsfaKTlwmsBawfKRA2WkjNR66bVSfT69ErQlFx+tIw8cFLm1bYeOh9C4sLDL zsj3Y/2ry7OK9WWpPfaf5P96O5AtJeWAmFNYF5VwOmk2+k/60SReY2fWXLK8s6BFjN1Op0EJYC28 R+NwGS+XWzFkbLnZlwuAqj7g+WsqmqBgPKvf49V9U9RPQaGhfgQnlrg0tCZ49Q6vh7djasyVxc/Z ojxl4LxgNpJ2y/gakiDOlc8/ijj+hHxSD7vgcAu+J+tinr1o201zz90zuw7FhMlr/801Q4S1YkUN +QFOi3Bscdz2A9CeEzHgOU5pYt/uM9mKm2Gq/i6gRWoAa8jRjR9bk7DrH8ZVH/r+/WNwG8M3w2sW eFEP9UydvtCD75nrDXSjWs+F13Lz+bfllO9knaWDqgBLoO/r69o7/XJHb+vKYlX7W+Gnx6e2HRDS eEJpKf6xbTQX82aQB7BaYJo3GESZLqGfdKV1inZgmNaD+M7B0kJ4ooqlFCt2ZSs8fidOHLCT8+S1 41T2P8WNkVis4ewHEHLmElSWc+Nd26m8KHSYFcMq+0jVu+PJPs204xo9lWNWYRZo9OEimjsj/91i 7DO8+/vKMC1ZBLsjA3HBk3q+rhXStFH1lYmTCPu+5rpSqM/EAmdh1HHsgEztLv9eL/A9RV2vhztr LCxMXNMVZDfOCMbBaVQTg4p9eVMeuH8TgwyVKqmGK4Hpqi1KYzJa2nxQkGzC5krFdbGehRhq0Uw9 S+PsG03aDSBul/IVu4jAmi6JIVXH8pnHtr5u8HG7bh0v/10B1vGnZd59mEmVJKdFJyNEx7JDk1bJ mc65IzWWRGZFpXr76n7aVCUb4Q8BAyxv7QdaN9SsqbR4298f0RhZ3N9AI7mwngbmQpbC3z5iyAub mGStuRPvufd+TPtOoZI/8161DtdVZg6sX4nBAVwRCowOo5ronyvSXmG1kYuPJK1F+5KwC20pZiMK AG0xq9Cf6Ta6kyLx9zE7Iz1Jrr1yPozg62NEO7TDiW3XR3tAFAHuJV9ll41bcrFBjHqDlfWf0Bu7 0TD2PgqdKAs9TtYlQRBBO1fsl9QTfwHKFmsiaSrYV1dcdgSJOfwTeoWMhOZr1z+blYWD1WKV8Vw5 HGC17pCLVB5BTI6y8c/61oYy7i2yWI0AZhIZMan4BN0R3A+hMo/jmnFWXb6WXD3WU0p+gBbjNh9l enjwmnu4ZzJDFOvPfHqeJMro3F/1eOXk6LZ6cZB7gRZS5ibFGI2GrucoVnz2s87ypltE8cCE8dkU LjKT+/Z2FuAnyoA7+jyGbJatVxEPtwZ9bSC8zrSnjcP/O3bXmXeID2E30xGadKung6P72cG0Fvgl QV27iXhUNBf5t1IKJJRm8vHIOsJmNh4JDnDcAJZoUhEZDZRYNNXdxXRyqr5PK0vtLUr5okWvDTEy MbgtH5+LxKAdcftoBdw5vCEqnZllVNHhkZHfLrhpesh7xh9kK6G8y7/NrB5mTKieacQwbocXGFgu v9Wp2zwvvHSF3hE7BYeztfzzlc31nHzZLdMYUmMUijtEf71/FPzU/Tzd+OpP3A5l46lfHl37ySvF 9rExdBlH+RjndD2mn0HKbY/O6mkRG4tfOXyWZS36wIQXYDq6NUYBCqct47NkCdyWBPKZuyylDyJa wn5zLB9hdfHeR+8DRbwXl4YQLD02h2cG1sz05CtLgiHenPM7IMjcED7RjvqrsSB5mmNdSVWeSkeS ewFGkrgI28VlLnf593eLYym5KZ9g3Dst0mMaLACTuSX8bbID0MOiF9GT8CYB+3JYqoArwmAbz1r6 oGrbMGhNZoCNEbvZQp73XFHeX9vCA0OygUsEK7lD9R+XPF7aSA4zn/yxCmTEISkhyy6EmlgVlccB kGP7nUiBm5TiVgJVxXJQ1EseK7IH4CQ2+sbfZrZblls8gmAdYs/i5VC5st2Yny3apnxTuFbH8bfT GpWTBKl062UIpJK1MAgcsVnOplb9PAmOh/qwfAE1F1jQSvLD9inhCXqHtfWsHx1CHNVhrykbnpM4 krMNyUz87rpnB4nKRUyB33RRqAdrqB29sQgl17H4+hryNF+sErFfqEo7Tk4AYSHBWFW41CAUqO9z s0/8xVijoelz14QOzn2F2WXNS8x20VYl0G16XJsc9uhF4WXHcSxE4W8ChIweMxnClty2zyddcB8M O69bOkdZhMbrvKPk4KqJ2H6NtwuyDyzNyDdbd8hL6GzKIvFzMdD4n65G6MFpeCjiRzASvv2ZGVeo lyNq/Of16a6ZBVDnB4a63JPJVxUQEkfP0SzCoe3cx9CRTVkPR7QGEPV5FCfOgR7YcnlaEp4n/A75 pi8hHcT7/2dpVD1PaiEky3gGj8gAiq+tELRl+8ABfvTlc+uHXixVcIuHhojpopSbDOC5SwBNmwyr NJcRX/q8moT9QwgfdULGFKF9pYSZ8uaFEHOvzwG9FKvkthc+OqyF80Q6rWiCp5+7lShprHu4J11N v8yUAa4cCrDzfQ3c4z5DBfIT7fmf/mYS9P3OefJ9xaduDO9iF9iFAw1kyBOvHwaNsCTZgYwA9ebp +09HEM/jHMyPbvwNK2VZIqKUbPfZ8KyBMq6NNmAuLxTK+q3tuRi6iYmJn03zebbj2jzkHtetznke Qgm/aXTVUXg7TD/3PqzcWE4IGySbUhkY42JKvpzp1/wu1gobt/STLMTKg/ee5NdpiTKFXmIeJNk0 tBT/piEYoxwdCwIetNga9YkbU0tJ9w749vk8AowZlGzS+uZxoSgbfaqgH6OhgSOXuj5G9qZgl9d7 vIgcVFsgsnpQ3F7qDJ05eSaRvOQr31dCkUzjiKKo1ShfqyIAiRDGGPjFhqjF0WZXWFXvoqEFy0do 3nlSZXFeR/TX8EwC6cj8kxXUpNKcybV17fDun3YzrLTwsHFMn+2rlgzFNxrXxOS2lpcu1tr72yZ5 VhMUoyLdr5yt1qEd7is8gSb2nkOcwgjO1XehSMEGjEkkVRvOg0PkA1bQtOMJ9Z9GH0TszFcZxitX iO3VNNAYy70kYNpSj6l0aMkCoTwgX0MNDVQynbqr3zcFjOZbX+kLKkvy0+AHTSjxPebqm+Qe26c0 KTCZo479NKWId41eGDyO6TFhuyI7b98UiUNdezyTLgRzlwolF7OqrTm2ci4j30d80/txH6xG+QdF 8ROH46oQJ8WpaXTHIze+Mv1p+NGPzTa/Fs5yK/TVeGjwrFzB/xoAsNZzufNEkUeSzwwSzse1u3sW mMr8wbhln7elbz4bgSWbeURIfAwyvxCR8KaxUQlEWzOJNtV/NNLygn5i5MiAVOH178HAJXfvgpXA JHxyguHsdPOXHd81tcyYSLiQirnE33c5PERmWQhn/yaAd/Cc3WxmC1isUrTh4eB5Wrq+/HkutVLs 6DCP8ldIpm3JP+thoQ7qH2dmkYrfF2GinpcCUliJTX6IwSVUHQPk/ig32JJiDIibb+9B1kCYamxB wSKLS6Shx2TP/EI/laZURakYTwTcljJiUJGI8icJt/eE/hK07Iu0yR9YbKrSWfvJHSWEFYz7M57X BQIX3/bC25fvMA7U7hp/I8jXDOaJcp1hoHUonm0pj9NPs6AOroRWnyNRN/QA9dqKhITtCr2oZznW jqhIvg+pBxpZXAaeVywxjtAvJXlQXXrY+Jjbjb7nOesu83+Jrt5BIIw5qtGP3VXNdRbLoR2Eg2rr 7okpkZnspHPwtWAx44bZVhEFq5GQuUS8nxHXXiM7nbtv/Gc9juRwIWX2tnrpi5Exa4+ritGZe8jV BwI5gi7mONiOWfEN5JcEn/cL/9PdDixd5vRvWy/vy6B/NzAIIn6HMB2VCFDWNLRtFlxbTHFnckwY jXvBYeJILDYlWui7l80TFUx4bG+pvtM86e574YgQTVl/hG+JqL5oV8c/XKiZbJYgQVavjqEDTkKV Pw6jta8jIhMO3/sQLDCnEeVRGBUoFz7ocPVmxaBrkc2+xWa2UYZSS/0sMBYqtt6vSAbM8j7saN7N eC5ghzttCJB2euTIh3rYctf5AyaJN8BBEgOQ/ypi1pzP9S/W6xTdX8G0VhTgLRne5t9aYRdcdIGW iPBCtYd/zMEjZHGkbnQIcijFUG/i+UEyiVdrJI71+r392yjQ0QzjIWDVwgI4/GfhiFtcVg7qEC9c DfhRwkwRpY6AhG4hWTsDDx4b1SXa9T/w8fThpXbkW5w+zJ14QCCiqLI8XjLwXVgVWWLpmiEGux4v xfcVVLmmq89SY7ObBmN4+N75o4BOjelJHOQBeD08WHss6+6ECbUkISpVSbCZCEB5mSUEoSH9pZhm I2MTrDzewefUEPXLv3l4OjgPZKqUX60tAQ6P8184tiI6oXXwmx3eQJE5ZTR8EM27hNLb+4fXXwxy jCPZkZ1rqEb17bm50PdSbn41/WGa0ByhGw5jCLlyczZklEn4THnsOHoqSZN/VNjVxEq5hpyKFkCC V9BhdQJONfEiT0QXHH+v0bLED+qLq3x/5wQhExUk+DdzcXV5gAT8nM2una8zy3NaPYBefDrn8N+C 14F8UODof+8FG7MCKqXduxpURhQQKJ6PDWfY0SDGa9+GYgLfX1XkNlHG1JDHodttzWMwfSvMIEKe rF9cmPbW8r5uppsn4HSAo3h9x6r3hKntRQWrRslfW2awlwXN1gDsaxYzNNLRqyrM+smvoNjGOkRi QDuGeAqPO6+a5cpR2kJH4QJafORwtgJebZn1N6C10y2p0uEAI9PaqlTUl5GtZFxH5ccJa++uiY8m 8Aq8JaJEQpU+xBY/s8NVwfXZYV6cJP8wlztxVbkQFDhulF99X6f9o6QiS6EIuo1/Vsbw5QayW81j CQ+oHOxr/utbyVBJS7WgBljYXtYsK3IHvm3lpboLglOf9SCA9DqWTu+PPNbyniwl63VjB8Q761fB 1Q2wbPRVJFOCJOc5UfV38Hv8vVx7DaLgOIw67fFiAA8c2/g6DCas08URF30q5fQfKfQwN6Je4Aa+ MosLO8YpJ7/Jy4Lap++Q16b+MkNWGZRXYNjhDozg0mBNR/csh4Ts4nI5ub4VA5rtRaA99kf7soph f1wqenXnn8hC99eXA5OEfDofCncHdVvQfy3nr70T/Zd6syDCWzTWuDGFz1YoDPJ0KDw4UR46yvQ5 sQLaBkbegN8f/YzvYqvOiHEede9iQAljIRicXG7mBZvxyT2u9WMk5yL0/7MYFYqL/OeaBKO9hTX8 4+H57Ks5EkHwqmY9QyGFom2rtKsUxy6Q50lK2EDn/Grfh+GctTYKIRpLA+j+sfEuLUjm4fszCH9t rCBWvHOqGw1R8/QqFNSVuLyP3rpehBIY+ROfnLC4VRdhpMuQ8L9YGxTa3yrg77pRFp0yl3Eq4Zti VdSZXuu2VDLDOqohPFXLkK+7oq9DHkEnv/3OCrMiYTpQTvvcwdnbYEXlakTY/g7uATPwzzJQk2hU n6ts8DL5ohoMqD4f0Gu5xqBp/Pyl5HEkYpR2B15/pvTNTH01CCFDb0od35h0VA4jTsCK+kz1tGlg 5lWDXGpHNGiWJVkaPoA2v7hQGS5zKnxCwaqYUOP4KXfqP8fhdMBvDQRMxUw3Ua8wHqNbT54iMaNB JMxBQbUOFWZl/IcRADDuSmI66OvhhjXlqGLt+eGvZGKMR0diyL6OiIvyPEihvxKCxgVcPMU/MtyT nvzXvsI5mrgkZQrN00qLpvitkl3xFUsNIx0+TSB2WZqbjUlZW0e3/ErdodOMUm3stSj6+Tn1k29z GaqqqNi9Ru0iW2Fa+7Gda6AMZp/5Q0R520wyAIvy6AfiahmeuveegVBEjDuq2LDnm+zYH4oDamBI xo45wkI5lA7/4nQwThe5ywoF43GI+DR5i1wVvzmpoRrgGRbVZXmlVJAMyn+eWRb1CRbucGHTQi+s E2DnvAn+d1HIBYWymUsaZkVnKcHw2zlmttA4altig5GiFpJc+AIx1weSyDq+uVTv57wyOEADbEnF pEV0vFYyo0sNIbQilzZZdU+30R8HM+iURVTgN/IOQaLFh9tmRrHRPcHSuIv635ARSK0zh1DIjFZs 03CdGthPGnRJw72jpxyM5QzF6iorRq6nhOzB97zcG8Agr8sk/XfUh1s+A5ybvSzP2uhC8Yo9jhTZ qzIArXrBm9kehmRdMd1FoKe949iJRSsTFFy0Q2E9V4gI8NcmRtq6sa5Sm9GZ/7HR2lVqJV/UJy7s 4JklMSQdepDz1MyhiYk9u0SHABcvJRblgRJFirS9TDXt7jdgDIjFvyq8MolA8yw/xTSQQnBnHQMR Drj1qSPXjHAiuj+JsAptbSf7gUwFC+pvs89+tEaYFTYGfS9KxdpD+7XmG6p1Tv8TT4Roe2AepD+n dnFVTYgYrsEWnTRtqx/yWRphzaUhrpe9daNAUpYGBfr9KZjlq3xGcuxg9uNovxm6RVuzRxPlOJPt tE2u+n+jj6I+wvwCp1rqJWKq3hh4j3YwukpoZKoaGo7UKnMNRhBxmcUH5t38TSens7D1xXdMEo87 xh+JBKdK5qyw4pUJ3BqZ/VZmhA2mh5y6eOyVH3ohYdYGjGdfTt4crw8TTl69wX/8HyyohHYx2b3e yZ/4+N7uO1MI6bKgzRM1QgQWIKycyNyBiw+k54+9BNBESuQS1kdiCqLmKzoLb8DgLAb0l9KZA95+ pBVM2w+kvUl3hPzQLPdZaTr+2vK207JTwALUr12QjorTwcDZdtGyZ0ivntXVdNyZGkrJYafhRRvG ZLtwwE6dO0VBvnbjDPreXpCYOyVCrW59VSJjMg/rjIdttV+sxszgPR8IqPwPZUDpDbuZW4WN7lP5 /XUujGx5BC8rEVYEK6cNXnlMEO7ZfdglLwZ7SQ1qmddx2vnfqUAQmDhTRWy28tmWiXExBqzOVA70 sEpReWGN6AO1iXOgZ85HW3pWHEd0IIgS3tgSLzJerV3WTcrNzszPNN0dasoknJUUhk0v0y1RK49s 0Q9QK6B1JAWaST/5SVueZoQ5uCxLjioJVRR0AyS+gIp7cpEkk4uabs0BILroeZUH9Iboc0vkDZee 4igf/lPGYBFTP05Hw8xPWQWJlAeo1UUm8oWBxtzqVB1B1uf1koGJ5Ac7caAQYIuxBb4j5ksQZ96R 49vbaTQ3q5TahTUCXq51ignE4JCAXwi95TnORTdLUjTUjDpaeWnHE6ZQZbw8uxJtSDAA7+LS0m01 8UU+SXp3f2tSAn9juNLkwEsWAtLU/8HMqkkolZnhD9oQ8HJ0VR6U01qAKX9hb9yoi9WAthHj3pUC 49qkwSUgMD6k9gEyY13bYt6xtqInW8hxrSfoUJ0ZerPElWBdhX2NKdPv8H0VwH+M5vQvpi2wxfnA 0sR5T3UWveUc5Le5Te6+LfzBDuXIRxAoK+u143MyC3xc7g539WXkQxYxkkBlTVRk6piqOJz5adQT jEKcAmhxdi9udWcwwdbK03h987+YQZqi/Vq5NYsWip+OtqPsiH9l1P2bgo3uuIZCMu0/DM/8dsyt qaqxCc4lOcwU8hCbh4SJELO+ur3iGJHVeqI54OmfQliSgEjvlb8VVBmGVwqpDGt1Yb0l01MBZc9B +maYmWFe03CLOZEagg6q+GRhEvVpQePVGW2jbti72gqvBBIBzqL/Pb2tC9XjzUWoToF7JNvy6JN2 wfcgyaSfOy910sCq3DxojInt0/Jqaur1u1EwwcgTb1zTvegTyhK5G2t82ifL2lZCRSL8foTrzYJC XiOw4TvK+9J7Sx0e8ycrSrx5pS1bzlr5vjEkr7jVfr+HHWxQQL0AzZIPRN2S3fPsojZGgb2DB4lf q3J+2wZ5LHmf107GCw53+XKOXDmIqKMhSZYoDb+/kjIq/x5pQFLWZMxdJkHP1MzFEIBcQHA2iO/5 Tk6JlYvnB1IKaoiC7medIFaYUdwwNypjvWn0fBfVciny/T3zcn3tHHZh9Rs+Hosms/j0g5tH/pbF p4L/CY6mKdAkKsfrMzMN/0zOQWky9ZxYPIr9m5xtffC2P/Vf6ZfbTckS+VyiqRs59zCdM2qNE7AB mR7I6M63B+F+PGpjFT9H1q/Uf36ulh9cgSDa7pi7s8duqsOlpImfR3/xZpuufh/zVecIMnSTFMCZ NIH+zyAt5uvgfvWn8Dc65GBOJ4kBT2nJVLp3MUyu7jpwJ5gsofTeL0XjMbTQLDBAKJriVoMLCl33 ZXs1k2o17Fu66YTBBTXNbMZecGs4bDe/MD6YMjh/T9kQVvNLC4UhYtVueQK0eiBliSTvKRN6JAr4 P7+m74gNy/q30j5RN4iUD2GZzeWsTsrEGcQY+Vusn54ZWTySOa7N/EBPIXADUqSrfN8h6FUoYpFe gH07lNMJ9X/MS7xN6bSb967LKURw70We2aP4q5ZJs9vjBAlFekRPBRKfsGLBeiBVPvrekK/G05+a 9vYLr9gA+HBbAnSWkds/i0rQUd2NW4ba5ltG6bShBUvOaBVpPnQsH/qUhbJEwqIM8/n/ivx0qALM jYaa6occef+nv4ukcxP58fWa2zeHFDFNydQ7UHJaFbV1rOdOqHXtVz/lkb8gF3h9WyCNhWQylGmo LkI3GcPwwlvjsd0Z6OHKOTYzaRUSs9ZfqrOH7eAS/dtPGUR1KLf78gJWl18ku1Al0a5n/1bwsi1/ gzEUXcx0yJYIIPGQMG/5Te88hK+NiJLt2eobN4j+Nu0KdSfqOuwaGeV47pBIXNgJtn4gyycUqlyI ixoQWZ2uHpamoLN2KziaSrsuxNxEyDC39Ix0y5e32SBHSvDVAQNij0LQ/9qEG3+wwJ/bHBKC9LIN bpeM+RVq4Z1CnX91qZJ7E2/YP/yxSmIuqO7ezTJVctuEsPNyvGzKL9RKrvVQyKg+lUl81Gnonrgh qwrObnlWpWOJWLxkjbqoiGbHg/TUAYJC4UlEZWv1rmyoTae5GoBNmIuovbEd2pmD7JI31+ZCfh1L IPU/6eol4M8C0tH1fv+tkWGH/nRffdX+2KloIFLzbyQP1bIAVF9RrShMNox1C5fDKX7iocmbZqg5 HJyh6lCMsrfJU4VNczfIGSCdKOXHX2KJWC6E45+So4jPirU78LlpOQMp96sy/Vi4O4FKIvN7BQKe OL9YSdI6mlbx3FkSDKrXV1cnMIbEz1sSp7b+vnZjdXvHdFr+m2fB6jaNb8DY8W2s7QM3YSLRBcil pgfMiGtu1I6DL9iSxm2CtiCrALTryeUji5enZytF1d5NkYQTCiduSduj68NZge2fLEx/TskszsBJ qMsNdmRfUlpdM2Gm5KKUT69plU0KunNvoEM9ZHvZ9uzI7RvV3gDraAwzCuXRZtN2eBpiazKwIBy6 yHyXuAt0GXr4ZBf+OLpSSb0Q7Bq6PBiRMOnPKZLgSNfZBlkkZPYbBcQh93uyK714Qu7PikRqIg0w 0mqfEy8QFX23XVzOXmj01NIOJmU/XILbFb+9qjy5Xgu6lKP2f6wlYvT+BgRnrZX9ZHlBp02B3ulX kRgaQBKpIJPeIRu+8RAFwrGn+F8oO1KYaUIvec/9XJgbhGV9whEL6ZDpnRXMRHLT/Mf5p2pOX/y+ WX0k+oecHQuLii0qLRgFqVndrK5HtBbU6sUdqPXGPCCz7gKxb3eE1NvjwHHs8lZ6Jv2V9+OkKQxj /0vyGkKsVDiLeczCLS/AGdlP4oRp4OOl0tVhggxP+MqmfB5jdRuqydywWZEHCzetyZ+cIRo048fL Dqp5YCmBOiwSbnKM0roh0pltpN45bbiSmra9Tj09Cn7qSArOkFDxte/fle+LZkm85xjE0ogw3uCS 1AfWfy6AnloXm0YfaMW3va4wYdnl+ra7ehIvNbMDUaGFBjsJ97Qtb5Y8noVjWzlDQDVhMlZNGNTX UFTEP9AO+jePHRbXkeLJ+ET270+LEfhHjGC8d8/EPGFxfnkn5JOT9aiGEz7yju1MBs8h+4WQCs34 zQB2grw5MQUWB0y6veGFpbh7Syw0/ywTXRJXUkTFf+9gje0INDkbBFgdQGC0bMFFJHHMOnRMiJcJ U68afkBJb2i5zINPVM8oAmPUGZhPT88MbkWUa6u+uMhw6HnbtI/xe1X5Hy8OC7DG1k1FZX6LnTSg uzF2N6KBAuuCCK9RFr7T1vLjhIQF3WHsjAyMSCue6f8EWa9uT5cTikdCBD9JXKDpVSuS4KhwDWLb 5/LxQxn87FpZMRlZhjEiURCuZdFBwb1hTgoHrHKEgLifRObvs0rg3QXZukCcO5shvjm7A42QUetM /eg9DDEu/VraN5vsu/qG7YiHcLcuhzPW/rBKfGFL5lX1yPGNQuxB/n5g4TyohCRpvibXNUMBkDvM ZMl+skOiB3J2WTDCPfdBBxdg1hBwBzt/oxqREULM1zEja0AysAnyzgWlHEm3aCDqIPgnLAA06Z4L uUmhrgodFLDmwKloNdwKXBv+O8QFwyKdt7tteEia55yL2wKt9zo+Bs6coT65UHOl0KgThdv6X+Ul WfEWZGbkrJ/bFlB93iPpT1wEdslbByc4ltHrG16PMMsI6sppYI1y2Wb1kZnyj4ZbgUmKqMXjqlra eEItgO4+cldTj0xpSrcgRQkbW5GpIPb7Girtp9oeAy+lztWvIOGUBmqbTa7LQby4cmNW3XSgB82L +8cTyEvwSMvHgk9ajRX5pg1uq6EUrYNaQgINtklDHHNpQtA2/f8I0N8ufHKa9UxV+R4NuzZaa9vc 4X9C/wruGGDGfnfNtDCsueqT5dp1NhfzbpKRxqGP2KPnJET87NwEBtZdfHz/RIgzEcOKRBBWDnKq Jni4R4INuQcNPp2xyDhfcenZOuU/gtRqr3dpKdPSM+7ZgSlpoFbuCqFZMdUbRUFaGUANoIZbqcRT 3gncF/GyOILV8SYbogbroZxuxnm4F0Gq9+pnLx8fjvA3Vj7d/qMDPTyyY5QfeDaDGgjr0YIfIaQ5 uXJ6Swjzn6tNub6hEpo6+/eKifiUeWw2PaKtmNtQyRu/3RUUeCSL/ydGu3hlkqqrIz6bHrCv1zaU sdSnebVME+Vcj4VIqtGYAqaHdlwL+M4gnGBB7xMOEEa5xDLNEixIoUwmSkhwSSiS4JCs067u+t1z SgbSBToWIYXBjsqvr7rbYleNz0ndr/9t9xzMQINsI7yiwbuQWPbuy9A/gGkm/VHQm9cqa+DO1sTE kubGu9Uvo7BKCXcCHRgbj4Q3IhvDMGvMiN1ui2CkF7wwqgN+CQproQc5/UDbYBz2qpZk0ogYO0Jh OgHZE0YxUCudKdJrnlF0UoMDFviHndH+muxCNk6JdSGgHmEDkhzA/8g6L13AJI1aYmoDrMRI5tJp V7czCkFNL4ZkMHmcBpO2MK1sjn5OPR5tVf7HytEG2b/02Fx/wg9PLgsai0G+wyRi0phaquFYz3iJ 4N49hnPId0eaHo4GCXOu5JxxqZmLi51WPI01xXFlDRi0QBzIbq+PHDhKd15bl0+dvrZkCwCeVr9+ c/+f9n82W6N/TxiproKPf3EYNmnXSyRALJrZqbzpuOxOmlp7ACCPvpJahyvQz4XqOzNd1lhp7RCM 3Iv3fJRniapaqPogkAdh6lVJ9KdwodHfgFqinb9s/bHcS3E7kF1Y6OWv6EqlR3fjaaq7pLc3Hmsu kkwiNHLRJ1dVhK/0ePjHD1xL2iX58mff3wbIFx2TXSukpmmzdks8BBCwdxJxpaDY5jupy6ld8vuU 81stNmYJ2N2S52Nakzjj3j9W7O+buq5yBazysGiXHGEPXQJryyRGvM4DwlHG5ISCoRTTWq/aubr6 5Apfvw7cy6TDGYWj+Xyd5Qdmld6InF876d/tjiv1PBVXwukxm00QRPv65ipD3o5y/3bZkm700vWp 7RTOMacOoLi2NSJ8RGWV6ymv6c9kzbrsYMvu+3AytvchvDcPxFE5CVGrKfyEhleqUrkxNadO/TV+ HIg63US3voWWg36P7scnhKMaIY9JZHVSdPFJrW53+BkSlON+zqo+o4cT4pr7c99H+yNDyQibWH9e eohfIYkxSctJ+yw23zliIb6l3WRCB8H+9J9KcN1EdhDWU1H+BylWckAUI3EC+dc2JiElsihXScQ1 fRIz1rjg9VmQ7DEUvxdHHweWwjS4Tqbtmk/IM3Xiu82on1ucix73gvfTDIOJNzifkTr1krJ2DYKY cKluLQlehDA2IeiSsnOaRdtxwyZOdx4uulRlIGiuhG17+vhyxCG5Uk85xgugzW/VdtWch4S4vgBM sQJDEU53iU1OR9RS67HnTbZbgwPFR5zjS+rodK74FGk3sCa5BlXgVZZwj3H3OoWogJDqULGRESeQ 8o+5xUVaavf0O4FeZe3htyJwul45tL/koxMVEu0abn7kdL2MkNHbRS9uI/vCMhGvjJXP5kt6kIjq zrZfnOqoW2a2lzWyKPCGLiTsDVbFWiikAe1MqokqUQZHKf3WX04Oy/hmgjSud2/xRZqjOWs3LzPv nIHLPV9Hj3Zxd5TjpYEWh3hmhJhiiw33/qG55Am/F6pY2Sh0raW2q7XBgW9FCigSHK+HlxPNkQqX Olp8F750pZLzizR1e0xyiIstnEQU83Qy5zUZ5uBnO8lnr5SDNdAoRhG1F35qSC8ETY1CPyTfOUzI C0WnljyJcAu5ywIi5m4yFiaEr/yHQZqfbKsoNey+zk8Pk1C+12M8cilOImHpY6lMXZ2yWLZdGqXl GOdpmWpo5CCcGL5sfqpuHkKVLTQtvKxD2n7xf6ry5axL3Q/GYOw80xiwqd4RikC9HVK3pb8Sf1uV brkcQlyxvyrMjzJMeSSYQfsjRJENC+rsfsrcpK271QoDx8/E6K8z2jOaSE854p2AukSxVvs7lupB 1RL2EoddJKHLWvUZwVmpaOgQ57JbroMcrl2lWbcZ7YQ4v3CvZM/EYPWrOAat/6abUHBeuuPT9E8O rSmH5G91jKAweVKXyrwmI24VqmrMgjw298K/xjIGjR+1zEGL2uAOHl5S/A27lsqXZ/vpCSO91AYJ JF7xVRwIkCVrQTkUw52OguPK/oCdBtaxFBs52fUo/8DGcDJIvTOkEPbDuPDwM4up9zF1DTWHFBZl FnZ7m+9plnZoB8MtXp2C00zT5D5l/1oCj3dr09uJpxVHmBJ5jrA366zPwhkmeSyR+7GdulYYA5Iy 3QRPL4c1CZj3U1l+hET4R+vEx7MlQ2wK59lzmTIGVjXgf25obdmYM/oZYBC+DZKjLmSMG6o+vfD4 YXy8DeX9b7hXiBkdHj+jADyG4aDspd5kNNJehK4nkJ7b4dM6iFweuF3pw1rD2OyXpllgOwi+R9/l u/1diBX4qaFsxMLO9pk6GJM5//lKDYrR/Eq5AJBLIETgGDFRaEtnb3wttchjuiNHpjHAeA+h89do RHWacb9HO45KzMo10e68IVfQjYWyKJ9xCG/6RwkDzpguW8/aFUsQRaxnJlhbWOaP4Ka2L98NaTH3 B+RugGPfJzeYpcY9EqcTmh5iddaAMFs1e7lKsvxZ6Hu/tPmzIxsE7gWI+JCT0yloc/AblzlnKWnq ctO/KaJvBRRAiDfzD0T4YqPcv1b9YCsKU8t/FclbA9+Xc29P7CHRVIEf7fHDWIoyULOlYDe3Zfp+ WpUiV/j8NUoSo00CiXSujdagNrPx3aCcEwmHSlpjMhvE7FsG40JHujH2UJpKSksYrZWY7Ep6BGbJ A75qC5MDUFwKP1Iln5FOn1p0ZVeMyX1r36p3haZ/x1+S9zRhX7ajFx8wrYDcZ2aH2UiJvyPDGEVL ECDj6nuD5UCR3TbnO1AIpDmI/LacMltkU1xSbjVrwkrws26HzZL6PAbufPrBtCqLmecouzOpGvrG AZ8AiVzfeUSjZWlutm4EwxmJXRbmfZ8F0umbg56t6ttx/WIy47l9HnB3FYYiiF+czkVDyQZPBx7J qmONkkg6mKkp85qilywoGo6aTFoDw9A8eZti1mh9TBx/+48SaFrnDN4Ci826LbF8dXX9q7CuXkAB BalXnrqXSC2iAMKi9S/tmFLKpRU5zDYlKa8ekPN9rg10FvZBjUE8/BmYSFgveOjwf/2mtoZePt1J vswK3GWRyFX+MPcYm9usDnfpW4p3592HgUHHnmTHkN6jkKZp6p4zxDoUxslnMJe5h3dK8hdAOEtM s5gsXNo9UPM8q2v9WNpxSXpAs5QefwovIKi0j9+joMyjJvrttjdE1dJTlbtoc+Nt+s02dcBP6pHG PfUml+SWszyuiWDSzKCPKQL/tGqkG98v0eYGyLbvjMyncrC0x3/lxgRui2fb9g+lkBxXQ8CzQjfA kX+B9mkVq1+/sDAXS68GLtpT4UKi+zOrGrOiegOwXOqc7S9JxF7+jKQIgF0cb4GvuD0/kYBk9wGQ 5b0hLdE0j0gfQQ2Z6AKyVBP4ERp+hHz3XZrqnx56/TBjIFsP1KBb6Qow1ySjzBfNcaNAcCT1bKov YGOcAz+AR26m606terc555NGj6+44w5UJB/+/4AGKG79MOrL6/B0NjTP9S82gR5mI3ic8/G1659l 7DlrzbIbR+62XNRJmpkaJaf8U1FnturfLZJOrdAtczx4Y+wk4c0mwk7cQx3W8cNk8wBSMNIMsVNM ApX5DJ8dslPUosrdx/SpQnT97yXabKl9irN1SPIGScQ8OYSWMIZkb7CfbsJJOt1uNBzsk2YYbp2b 6cVb7QM6Ci/a8CEOT69UbzuHLbMbqYLiUEu4iwFcSK2nBMyf4VBFZQKpqx6hhDfDC9bIkD3Cc22F 2CqWMlbhJckJRbdfN8gYYQ4v9Z3CW8wCUbCvqdIkJS/N/naHWEGfoKLbAYDNeQc/PthKA07t/JuH 1edzvrzFg9M8GcUsXFbJjNe2iZ2B/+vNn1miyAKzIJFxIGlj3KNn4t3pgMS3JXuu2xTcd7kAQA8y Jc41depbfXSI3ZUavtvR/UxtOe7KclRleG/TrF2T/o7SRfrmFGSfvP4k80BqmD4Bjqhq5/PjteEE CbMrR42MtV6JTe4Uc8Ju5vXSB2t3EAaLwEGDuDKRCAl4Dd+MMbu2onsj9t3kM5J54EOaCZKSDINI OF5yaIk4OAdsk4e6tEdw5sp958EwecD+GnMH4JsPOwLLnp7cbwVuzy0/I/iHcL5GSpkTHw6EF6sO bNLHnbvEJZfayfp6vxVUgFeK+EN0jux1CkRa8UbjwWHeaERJVvm2kqQ5y6JT0bJR/egI8R2GeLQ9 bhEdaRx2cyLDo/FPQfczcpSzjzSuOu5eWz4ex8x+6dzrlJOqsgkTVqMEWPD9e3beMjGCFpjPIZaK m+A4d14cfksX65++8If0lpkHnSd0BctlCGs8id5hiEBdOBumue1hZtMQ4gC6dWxLZqnahHk/jTFN 0lAyg6iY9y1+erROSFh78wOwwx/PcOEYGXLh4wDwmZu+p4XDQ0u49xboE7mpvoQRRHanlWX7E6FG P1yBlIzXhR+MgcwYS6OkJDKAOiRZtT39H8/zbIXaYDJJItHl0zs29xUKjmd8lJXJqT8dadPD2CGr jaiRd6N6ywOAArzMNMTpzWi5Y2i2QjWOMUq8VPJT4ltHI8f/7k8y/tkwcDrihnWufncc1aHiz58f 0kDe3GO7Wz1wPrQV58rehw+kR04Q77moKoKMOlEm911belRW+q8y1gbyKfdpwP4cLXzO6ZicTVkL 9qjE5qpQLQxtWoqIFMBVp/QnSgJjbV+OV4mxFONSmcMcM40ODlsJ0EFkoBaGXYPN3zmCGE6/qa8/ LiJlOH0Jcpu2WAgF6se3zKB8tgWDvMcYhmi1KdoBXUEsaIT0cimhU9m6fRa+cXz8S47REYn9ZTYz 1ZX7jwM+MDKqgTOOXHEZ8KMciTutr6XUynq2u98Y9LkO2hOopWbZpUqu8kws1OPSX4EnY1MYefrd fCH76qz8IEXN6wicUqwKLEQnAPQ4HCihMWf7K5d421xPvuPJZ+4iAeZiI+lXdvFXFMa6SIM1KVSt jYfbxBdhU3lXy6OvOre9WAbqB1NDj2zowhi5tj5X2irPIKr79+ITyefn5mAzJ5oVVHE/QxXWg1cT 6lZ64Oi8kxU33rn+Xf/ENoXdSERDfn1aaGW012fq9JKQEstcP1C61kUPr/tzRBxHC9kxj5ZeD1tj kYvm7KkppaNQCfsd2HhgGj2Qz4dc27xPVg9PCgt7k45ZXY2/tj4LMwn37IGl1LLAnJjo4jvaXc5n 5wiKCtPHSPWN5wLweywnlkqXUqRHjDyTSNTgDpQwwAO8dVt+ZIU+z/cWmRFST5iivS3zu/+1TD3k hTxCzId7Vh7y1FRVLzUwrKUOPUpBxYGTdmSe5TkHmyT2e3PnDAZKgvUzxkRgioBDSggjeYA3z073 zWxAZKw8uJ3xFDmBBZPj8ckx8Z0dokLKUnM0Y6T6paW7wztoKWph9Sms7kvAB2A1RaAuJQEane+N ldJs7LWi3jEcUy/zwm84vAxVvKNShieBhm03wommnWcwF4bLQThXmkI/xNcHeV355njjdoWoKTbN 0KbepHUa+BjMZmVnwaJZIAn2t6M6nVvXN64jmk7R4cuGccy+dc2igKm6TZg+Jv8rc6Sb5ZbEmen8 3kd2tcVblT1fkUEu5r2uh2LWnwF6UXeOYPey07fjEllU0AHlWFk/Jt93SIN5J9yZl9T7gZ8bk48z ZYdyZ4oUtMZUw9cFHtrMNkxSGX4KsHMY8g1VC44usnxWLLovp2pbZrCG7m8VAqcuapZvl+i9/wvH fP7wluYwc9+mwv4zI5yfIF1q5fGK87BhQIscUsY3kveFyblEc5pSjZdacSw7jI4ZwCROWlSbgVNR Vxp76pAh3/wdx9hapsE3LUEZ1a7m5cTZvQWP+rx50rdibnT0Gp8wj2zQrg7EzAII3ARF/WxvtNhU zoum/TiMAnvJpE5mMkTtLlCwWZK41cZgBnKAWrQxNstpHRyA7fhKH8Tyi73FBOzDonbYEbTdFWPf N5snH07df2CmtWbmpkvNuPDhBx1Liqy2EhIsK3p5XY8l+WmTk4myciNDJJ6zwmcI2s9VZt7MDO9j uVRlhTXRtGD2HvfszYYnUpRcU1vpopnxVzKOdLFCzWHoLVf05VGHy8z+2ydPXnn61LfbgG1uMEHb mmCcA5wS6QN0EfsnggAz6MZDFKCwvXUg+k8c84zw4XQMI+xWkDB4JQEfwPcZRkR97/u3mzfjTyjs QHu2BWzc6JpAL7V9v1Ez7xTcaNBKbZN6ZOU8+/qaKtmAs1XKHDvfpxaF0VHGDf3MA302HqBLETOM 98QpMneNljgA0Zr786PDVxfi977lZdhdExFg6gxRgFo/wMuDmwEwtUPX61fuP+hOZDRWdmPzmzEM pX8Ck8FjCaBkbxsPMQg1C6o8dtQq/cBhyLmqCmgebsfQr5BayIH4Ui+IqbsuwOdN8ReIv//EXibd KpeqsDU5LAc8KskOLhqMrjTtw8L/MEUzP+rEXdb7bcBkqjEYbr/vzGmiMYN3HzbGA2remhLTPWVU c3TUHexUdcas1kw2AHk3J9zQxCvQ6izrZSCBoVpJozSXu2Fhtlnn+eAyrYq/wJlfyrXE1Joti3Kn wvld4VklJf3Ad6LgR43YCFEqgmwXRbX5OWHjWACPu5137YF6DlALyamoIGhM+a3MVu/ZtQosbp+o 11+TFgon4Sw5IalZXD3Tm4ZYnOk19tdotKlH+NfyIQPVRcGE8+CIaWr+0Z7FxPNk7Sxd3HDv1AaS NVv36MgWOanR/n5gSYDVEjoe6OQXTvjc5jtrHsJJTffduB29wpJHgM4evKG7Yv0EEUV1g5dt5AER nikZTYjWn5+PYQjeCoCaJUW1yy83eLNWRZIobWjCTvshBofueoTb95Y2K/ZDUHne62Vp1AxHGRVl 7q4SsipoHPTWkJN2031xYysrj52Hx0hgBEjYs3pjdlCqCc63jcZiIEkTkYI6ckcCw93J0agBe3+7 pfybrlIis2yghoyBeKxEI90eZgMx2dN3GQ5YCsPpSgnRudMs3IoxVWpiqv8VZceEb2lyJBUhaUha jPjgXIIlaps6DVJ9O2hN6rHNqeG2w0JhKOeazkPmWSvs26GzeaYw2Ke4U9jbtmOSwtiJQUWvqpW1 sutGuPZOaeNqJVw92CIH+nupVWq1N/ETgO+jTKoWtdwh7N4DKSwjE1MeNUAYT1I5QcxS4/uyUUaR mJ/dZgqz156hp7K8dqB7atlfhMExUqPP4p0+5Jk9NDJkt0/PX6Iw/eeTC/K1k0T8JFx0y1uH+POj wrmjJI41kpi5xpVQn3kGDylZiSgF2wZf1DZGMDQU8mIzFGckI6pJbZMg8hWBDbNUdD/TIEq+wFCM ANaHvP6rseRCBRZapbQCvPw27HEHZT14TzVZwp/oFZkwKxUHtHMYHZbF6Qmls+d724yHsE5rU4eU r2hIkKFmPJHpCeX0hOFrWQUhRq2KYf18MukiUIl9JAuiNlc95hSLKc2xs5wuiPIECzB2zsHtgXYY ygTwD9KhsuqDoHLOTniV5x1IQFMMC85tvYZ83KqMJHZ9ONUjHLVa081LXhysgexhK34ftuNJ6yN5 rEUHrD6LmiqMsnQtynp9SwIK3XC3q/4M0thL4XN+aS+jOXlqPjcIpwxPXLqPaotGIFRv3SlE5Xvt 3AxaJQCJg40HXBuUKuBO18WNAYta5DmhyE1BYim8QSZyx/pamrYO4fHNxozEEhgR6HA0DyvNE02d LpBOvAlXwi4Nyo575nXO3ZUL5im+vgoLjNcRbfzKd0yjueHjfzYyn+bcRdhO8PUHJzDw4ej0JvfE vk8vKGUWMs8KwNHyn4W6VLm+cS9LiUUSkZq/nRef+SkNu5OYgszRBOzvc0gQhbfT4aZiUN3n7PNd AZrK7nmREOv2brZxyyqAX1p2pIfQZRhuXkbj8Evh3OwkKzQvdTxe5oIaEigwqG9D5QPWwbUvSbT/ X1yeG8sdPgjkFPZ3Mzhc5rfaDWuXewRhHV6OsuKD/j9poZ2ag2Nq0ZpgrygL4D3ml2qECpluCShE TcngF3mzPf9KtrOSDPS3xbT5M6ojU3Vw0tMHRraz5gJ/o0baD/v7qX/RrE3ut4Eitu4Xcnw42Nau gPfUgopgtZgxii1OwKbDMGboMiCqtk+60lCK1ibCeYaVkFjJzT3LFBQICDvnrtr84r27spzgZNI1 kXOEUpIyapy8mn6B7fh4E3KP4guCwcxA+tGimIbLBoHhjB105xP1Slx4cxs+uoJ6K/qCGs61PlvE luXFqUj0QLUVtgYX9HHYDjMqVt61MLIBXzgeMLWJcj0pUg6GrQW+R3Ejzx4L4wkO7uux6k3s/iM9 Qzu6LV5S2X0M1bRMeTfK7I/XJq8RPTcYN70MIH7K2R93xF21oaakFq7LE2NUtfyokKJL+cLfqZeI ZbQ+NlshKoUy8TxGYqGoUnsynwcm0q0mNYycoqXvMXEOpP1uDPyhZ1Zk7aIfJtcGIte3gf/pJVuj 9wL+mcwUK3dqCYKPT/aGd1CA773SbwOCZ4dovFaaNQpXWhG1yaDBZhYCWhrVAyOg0mSMRDKehiBa PAn1L/F3VbNG/aAy/ZTWupZz1r7Qy+JIK/jGM/BitoU3fEao7lnIUec0zgDNp3FUbCqbZjE9s9oW UfRKHhH41uGSlAUQ7GGVWe83wt0VlxL8Z4W/xK5vPm1EGWs3vE4G6PfUcVqrVro8NIsU7LkBqG5i 6rbr39gvaY18XJzhDe+o5RrWxRCX/KKgzTZ1sq2CwgPiHJculih31lkESw1v/AVv5+wyh12PYx17 voGydRleZN/sX4itE5L8xVJJzKk6NCIpPQFybOjEqv+nq4gFgQgC5bXQO1QNxmLzusQfj1kUhAdk aUeXGiCzd8PZj8X/Ypy+dkz8MxigL7i0zus7oKBCODtt7HRbeESS5vTDEnZF3y/qMQswUKb725tP bb96D3VQKAmrM9kpp3noTpjyuIeb2JgV/diQMYwAnSk3cVioV2xzY4wphTv3jAd+AzXGyWi5RORm o/mO2PyWtLuQMsNlhRkIYR3to6C8Lhm3hwRifXDnrWr+fS0o9lD8nBfxYIMPztQXggqdDDSCk1h0 SHF4rPXCKSvLbhQYnUIHBN13Biuhtmdwzzljf3urDxP/6zQKpe6FU5LnnuuSmmJtJKOV6N/Tm4o0 RCQ7eOD3bOEaATMhTJ0STnVj3eXsK8DgTk1KCM95UeN2ExwUDuGWGes76a+Yqusa+PMZoiugoGdM SXUbSaW7wlGoz0dkmXvcy8QFR4Hhdhec5shge5UE5bttmq/uhvxetDKAvxMWK3RbdxjRst20grb+ HcPY2l4nVk33MNXGmvrtwkBiorI9pfzCriUquWx+yD6qKjihTWIzx2GdeFgc+jvfah01PhAgqyhW HMwoAoTHv1bU1RsNNlzLfE9ueD7Is0RRNpC0xbwGrCTpaPcAGbCBmcoV3ppH8TE8TdfbKmFiVb/V 2Oji2egRJK0A9oihmO6eLs3QZYWKmfpoeaInmqmzUMnKlCIw3ca+y4HJx+1NCDzxCupXzecXFxgn ikQasW2pTUz3g28KaK1TnumMZzM6KIM8WodZ264CJxYhlO/bSmOT4WA9k3psUbmDwMmTUbGUwT1L OFBo/X2LqviLVxbgCW5Q6Ah2Z0WtmJTGPFxMD7iVWGNAvA+4ajyeHFR1SD8v96/MdmUv5U1Ss4q9 XYiEcQjFG8rxQR6bmPfEzdtYxV1NPWXUgGDShj5QMC3nHR/JyLdBcT4FTrjKfhI2zfn0sJONyBGj xjIWN8AzNCqLKlhi7qz0a/iwd6K9alBv1tq3ir352DHnSfFEc7tl64JTnCEL2kv/TlP9AfrgnC7B Pz6DZTAn/PjOHVoOgfJpsXUmD8W2j07x/wnJ1UWecN8667hB2unNjBTRzoVqF/DETgAazz2KY3x+ BIqJeLgRTWLfJ3BlFqKF7P4tq0BBX78dMsgva7GGe3aXOqtdLi3R/X2IqUv/OHOJaEb70A2xgeMe U2BadwfWxDjs2bUduw6FOJ2XpTXJiFEhH+qpmDV7IOxrEx0vEh1PlfNrMyj9K8nm0a/fXj280/5V a6AJ/SsoIATKopX9KRgUn1P/FgQhPb0qsyVPYGyh1tawhGR2pP8ghau/X8DBHgDzwO6dfNiVrX+X imRUX0ev23eSU1dVe3lNqzA/IZm4bCc6dds4KeEkVkkvgPhBZBh8zl+LGOOX/CyxAzCOYUd4iyDx vcMjs70ALtdI7TWH8mGvAyhUUrABKup0opWxSKIrjh6VQT2itWrFF0+gXIeEnL3FsiVTr9sSj1Cu 2q7h0gfRf8m7R2TXxPiEmbDpp1LYA7mKTN2JArNxtEleCC6Tz497D9qXYHz3qEhRA+H2fTe+gVi7 Sk1fy1hoM47CJah9yocOkM0Na5tO5mwRPqypcWcnKKdBWRLHHOBM7+SMRBIcnLCkgc8dS8rmRy8X dngrMqjWZUB9gnPFpN59LHGWaGmHcOl0RmkxMjsQ3L9bMFhkWVE2U1CdBZcZn4bTzQQD0Yj4dsc9 uZe0x3i3oSZ1nisaTUxOtU6SddCFAG/mT2Sew/cpyok7v5b0EjfW8bJgVTd08K2Tgfz8ubWC2wEj TdYrhnfX6puw1bgr1nCmqrjt5xCXikNJNFMuMmR8EPuKOmXcVZ5BJyGUgpv/STUnTTiDnwXqsvWs IbS8DIDtLGdw4dshmYUBSBQ7ng+/Kf6NSHnhrI81FndjB4dQYPEQcbvCilhEXEA4tjOu9JoHvips 5mNgP0ptK3HuUzQvJI7SB/UoG7+gTc1yTYtY6V5NpXLs261hFfzglHsRX/UqHezSPGugks1cikI0 b6moff7YkJSMak4tf9WuRsD0JLEAt10GUC/lq94IDCoPGF+LouydfIeguyNi1K7Oxa1iKpMTZAeB Kjx8lnSJTHgS4rTe3qSVN2tj8sYuBw8ilOop0U4ZLhgOnTCoj/Fr1RwA6H2I9xtvnASjIP3uGlzT 5BHDVgb4rmjioQkPVqC4Pb4lrYUJJtmeW04tfXX7wPhP3j7ybjehzj0GQQUVOPcju2zSkDotnzQI PKX9IljNyhpnnE4LM/WgDaMxID4moBbOgjwFfob1OfMmOG67Sj4EaVFqBFsyRCFFxSntAAPqCcib Rv5vLJPK489GW6r7AB/bmSFzaMXu9uytw6NrckRjWYTC8LButVCobhOeb1x9RnecHFozWY6DjEjx +/IxE5CH3igwlTxUZ5Q2aaClY71MrLrnd3sjAUAEPV2zI6pS4/d12HAzqvTCes0xrGlcngPrgjXj AKGgxfrOH5bsR+hWNbdeUJWtQVXprRu0YM9e9/9JDQu1vZH5XFg5A3h76/MskG+z5X4eEtzQH4+u hUGdVtaoGInQBFzug1Mwv3dEyuizzkCNf0Jjxrs1lXWfN2iHojseVJxfXn7Ti+VW/FwQhG8+umNo M9vmGnWpfM28kjSX2y8lBWlGD00/EupP4RmIlrjGyQ43Zitmbnvfz1NdRJchmU6eVEorSByq49Qk n/yQezLlJPXVyHYd541LTYW6eL37fjUi5eVDylzJ8Trl3G0RQuiYS8h3FjmOEmHOy40Pl7hxX5nQ JzNAwKGO/6NX7Hm4dK2OJluBx2mnxfDlXRS31JUn5jgOBlYfog9TZdRNWXyj1FnulphlKjMVokzb lWGda3i06KOz65ZgoM4m/zE5OXuRQRl9WqjBeFdDDsVVpN/PlcXPm8lJ3aUG2io/j03FLPJ/3rqb tP7MnVk/e/YHqTVlTLaJC/kYcFGBG69vEX4Miq9NBvCF9f0B1014geh1jM1m+prFsjSDvsjrETdj 0GpT1eBEJ6t50v04vMdEiNWskjckCHs0Au0ht3+osBfvI3ABZmQxmHUJTtK3oQpuXg40T+IhGMjH OoGc4gYgOvQbLsE4OlaCS7webw+rtg9DQVLfXmd9SEY0TkQRbYl/KGUQiD6y0rOwM2/vcAt7XuOP Kl0dqgHv40AK3OckfFS1wWLToHi5eWbbe9zD00t6kRLdmESZx2RyF1yOxMKuu/EQ4lhir3RrjPXI zWmY/oe+pDR5UHR1GCcsWPsaMAb/qi0O130qCY020FUIDpYAC/bB/RPRW8MLvU9iMN/TdQgkjlex i/aes/DJZ6nsq2DDizV3ZHVbD4wTNF4H5FtpCIKFhxrKIZXumzNlzFXdI2b9D3sF7R1GPotV7NDm UScZaTWouQVPaADB1M7TEdCQSgi96mgfjr35pc/JCOj8srzXeIi1No2GViA+B6OMzlIlLhs/7WZh gkDtq/npSE7bzOOEHEKpf/3yKe8ALW80eydvMxP/702OW+ygCmMFjTaspZdstUhwWkqGbrfCVA0y L0CYJkD3RIp0h0StOOXiiYiJCVMZQbsGoXKz7966SH30tlCsNwX5/o3BRaEsdIINEyiI1aor8XdC eYMJTcDvnfxXWaQpcdriwuewF1Q9457A45Pt/fgEam6gSYk3ImEvi7qAYJl1MhIgmHv/i6Tf/7YN cLjlXSVP/VfzJmqlBt9c+syky89ik4tgfOqozoiA2qEBHEhrIWaM2uqP8ZKli9yw6G23J7ODwggU MS9wrf6EWh+9+/ZD72n2dgdCsVmcLfFH0B0LJG5bnzksywilz9m6lNpyn6pvao26/zmujz3I4osx K/wVDyvsGEH0/GukvSAujA4XUDox/wPlA+w2OQvGmOV7LmKLcWVS1s63VcrWATKdfHblxdOLy/9Q b06/I29YpP8R1Ljj4cTAzw3pjHycZAKxN8yG/FLDBJYXGS3VFdsnAUkSgz62Qyjllv61tzzTqaSU cn5yhWCozqT1+rbXrzdxnVN0seEiqMtGuXhT+nq66fLDcgQmnKmNVIenEBouEiS/FZfkFXM9tzFS DNMWLdXKxpypAb/VwBiPdvqS7nubGUK7rx4ZjtNZHz0KtLvfe8qAU4nmgQSFC60SjZ4GEW8cbldb ejLhTZU4J1aaunMBC2/MfZUxWYyctp1iRc+3N3P+wtucYYN46hhQeJlIXJUhh70MIc48dwvYqCDR ENd87M8q4+Kn8uzB+kZ6PayH6oCM418Kqz7z1eolWKu20OympCNdJJe02UuEZqCUlDaDrylad+rV FR+DoHtvjohCIgdq30ijJ2G108HNS464UGvm5Ztw2cwdlwlHXyXYspNO6g+wCr7E8BM/pLTkBaGf n8mlzNFJdMeQlKg0kJubffHN9P7ICFBITymokwaG4JmZa7EY90sFuafozMoUNtTjKR7V3u3WkW6B 8Ze+IpTt0zCacRVVClHHh3Gimxj0MyNDdjI9ojSDFnq0HUznM0IZ+ok1NRBttZrABX9801ExgJ1U UFCNIsloHkpuIaoBeGmPLleqkLZc/lfxuj3AWeL6IVU5c3FJTtZo24X21cxwAVfnp0ZqkJvFfrNo Kj8rsozYUNwlPTXU5EG79HJIspe2/KuUzuu0iFSGEsQMlTZ7JegYfg46zjUdTTWWqbtukG5Ypfl3 8shSdE7PyH3u+pf92mfw7gDIEvtITt9YfeAD/Q3poP8VWD1KtT/9a6X4+8k8bj2XAgz3vyTcEn7C t1GObsul0xGgmqA044w1twzH6HZEbzd8R71hMePiPvZ2pLJDVtE0hr5cglkI+i7cKOMN52Ryfyyz MYIUQ2ibMBzilt1idwrtIVYtv5vkyG62YtS+lxkipRDOkGWUstyrSwe0NIOfhARFDZyapixeOQUF CkWZT4Kl0lWoAzt+rbsW39e25SGjYre+u/w1H3HdiZRGUWEoSHpsno776fPbTqYI6+1+kUuUH3Si L8TkskurdNBfU/h5UPCtgQ4j2IivGTDDJSn/bFjREC4djrD5jI+BoyS7CCuhrwr/ZDDLRSXsPrFG mfoJMmuZjVNMX36sR1cW4BBG2l2rjZIH1hPMxbXbzpvFMjeGG0MxMiG8lI/6T/yFFsCde/drIK3+ UpazYeeuCaRkej0hTMxCfSr4fQDjvrPAQ2G89lLL+nXuoz7/Q9Di/8Z/B1W7UKkz8I0dXzIR51uW gdglQiCoUH+Mw7q30fK4kZYlYeNCM0jzDk9DbUai7HHP0yLP5IP8Bh35j6vdw/eQrIcivbqLZ1bm 8ob7XTOrqlKkkJOvjUz3ma9vE3scAQ9ioeL1+ldWi/3UTONFa7LIcFJsBnpL5gATp9F5nFSXH0Xc 0OYtYjm0O+/dsebok/Bp1kjXL9ZzswBw+HS3I6Z5aWZb2eoxXZIzilylys6G6bS8ba+Vr79XbKNs /j3wYfdUI1YXi504vDP+vYLXwrxrhitPbsW3V0Eu0wwPC2v1WdGR/uFh71zV4+gbXzkWNU0EGD5A jtzMm7ysqCZm2JXfnWuOJzpoTkpLRN+6Xl93IG2j01K/nMWvtfRoFnkPZoTiSZqUTOScZGDdM7rS CPbzlDUuXNoXDJ2+i7eeHb3t42kHVJFTOtAYvEondl8qjZEqASGZl0HyHz9drTcI82sQc614/Rcv r+6qarRnnmyWs8B98gCMcGC6YvnfjKoZ9yJmfEKwMJF0VOO5OQ77AH544bC/sFOlwU2zpmWCihSW c2SVNu17XcFk68R89GZ7aA7LSpnPxuxraAI2RHTLNnjHfNg7/WQU0DCNtrRo2bM2p0kA+2pKVaz/ bu4ILY1mMeSsQ75TCI10Tr2tva3Sz+/TZ7HizCBffdhzGSSt89stQgXv2ljt7Jn+8mSwYZG11VwD xJghjV/p1cMuXPKeMzPCuYOKgOg1xzkgreGIOZ4d2qr3o8mvlMWq+MCKzCupVe8pHBbePzyalIlw 1Cl+emWosJ30vuVsu3mHk0WAzM85pZ8kRjxiCdR/UKmzqPIcIBipYhbfLa/myp4IFrQh20HHpMqq 5vVwNjef8dh2M4+YxJlPay2Ug7inseoyNr5B2s1gSWGSTzLJHTimH2VtZaoUR0eLCSEdhAGGLwxW wtu4ZU/pvmKHRgyQYCQ2VdRi1dUBPmWVbrGgjaVHdEwYAnd6g+uSN7Fguhk+DJ7paK1Ua8WpvxY1 Dtye6wJf3wnNv6HMJ71OD0gnxGueCHocShj4Fei4trZMJe5mOREUvKv1JW0dUZTj7m82HJT4uMvj Y1ZlurvOnINty2Jg1B9aEKdSHaVCvwwW5+Axb8JltEMiNnTPmaaL3HUC2y4SD9zmJZSwSkMyG3oN JmxdgLpMlTR65PkJCeftTiytVwSKGXwaYn1AkBhIjeUeKtIpXDa3i32MPwwjjsGXXUXyRVGE+yaJ iFpoTtNwyPPANhYr9ikfRD3ZUW/bb3W/Ag6Exoc/piQWVeo4FtoBVLTd9HQGQDXVPzKh1h0cRsSG aaeVVDp2cB5vne/Iey/mSmVLrWuNNfuvwEUsfXVZ5a54eHJCldw4np6zlduv1sr0PPlYKGBYluW+ GLU5I4thFHnrpC7WZDAM6kFoib68Ua32gLOmkt9dXx3aHlK607iiPsI+6z/gUngMIKK4KchuSIzH UIUK1txIME+qVHsol8IKnlQuxCxh3pDx4tnZaxCSMwo54/B6SzKVxilEcYGP607L38XETSn4wUVc kgifSyoW8kGQmHf4MBgQOf1bMkfYgZ3+PBl4hp33jlf/Djd2nrFQ7/OMV+y2qHDPTuHAf7jUNX3g W4GGLkyzYGd+R+ukaWzbv9d9Qwk6lebttFqn9R0k4y5fkMT3vO0oZdiFhI8ZrclteVZsocPzx/Kz TZlPGESmcEc/PuVHzUk528o/vLTVagHp8c6N7/vPHOw6nukvEVVK3F67pD5dezweJ40dDoe6moF8 NjSR5FHTOGm6rBvLDVlYLQ3w7+qevPx5RXPfpO0+EPp6Q5PMzThaHw/OVLvRK5/mAt8XL5Rc4w+d 2IGuq+CGnxyqBC+mHDsnYGUA9jDK1dN1JcbQ4ziVrDUyRJzhw3AVvP8bVlKqX2XeV/HhW3sq03GK 7n+VwfVXkyICZYWCpibELnhIo5Z5XNBOMbZfma/jOr7c9Z/WjuJBOCxTWN6/qosOfbdTBRPzYCv2 /V9/ePXKOd/hZ9q/oZnCbwozGeQ/cDSVa+lon3LmijanulSFEHgvhaERjr+iHOvA9bBOCVq2q8Ls 7FTPDxqaf5E9LkrsnZwJiBoT6T/dHLID/d7R/fbF5p0ItCVe5FSipZaQ5uodqdtPZ2YqZ+M6M7lU ZcRSFkNtZRNjCeLnY3Tbzkcr2cLtFGe87e6s8DESdaCcZSPXFabATaJCxI1fINkhsuj6QAVQES9V Ybmc3W3tyiRDRCWRqK4xw3rAgotjdQg8ENd57p4iLuAlXd3Wsr/wZF1VbJoha8QsHNBP8hA8IgAk CgVleN3bZFVp8uLxQTd1BgoLbPQU4Ki0It3ohdatMMs5t0JXJ+SwlQa48Z/UA64kOn45NdoUoS5G //EaoouFc0wtvqDAh71Sew4KRJtAJaZZ5GET2IDd8Pu96kFhBf4F9texAzCPl45H4kYuuhVgDJYt lhdRpjEKCxC8Q4Y5f7msVCkXW+Bnv5sS8mWZBd1xOCPUkyrcWNau2diXmSvYT17a7GEOCHkwr/5u dhBtrYW5hvL+mSbOed/8CGsksLU82qSxKklC5KxtamWzLTQ7S+10+t+LTGrxlsh8S6HKtBK1k2il Uaa/5GDsNrP8XYfGNWBk58DQCRhl+soM2GZ87B5Iis5tqiTTDtJ3gMSMLCzYZQMfUw7RU8/NDR0H PuKEUp646tSwqvIyeF4YQ74l8pUMkXcpfpW4KBOTSpzIpm8LUQgUNG5IJqh8RUIlrL7Jk8PQPuhd YFeT4b7+y7eFfbWGR3YhJqZFdHzfx+tKTWwn0+5/6kYF5cK6GByAgtAbaKt14cqRh3Q5BIhtHw0O Mt1NvySXc3aBs6Cm6DbcG82GcB297J4680rjHtCX7y8LGFFAr5RAF0dXArb04jxg34P/m60dV4rt KzRXnFiuDnJJtwVPYbTl+4YGeesw8l8OLtcKT+/WfNrCQCRmpjcec7RCt6u/qR6fl352F9dn20t/ e6j0Dqr7ir4pFYwEd7ypfMqgknFH4ebBwQ71o9jTvYRGbQmKQHsKCbl4k1qb5syy4dxMvyvAf099 9DjQFKPs4f9EmcLaCmgfT10wf58xq8QRgLj+Vvgo6qwjd9sxkEScMfCAB717INXI65k6TSlZnt+z RcT9mzOdyTqwj1Mg4H36L/QXdyteEnWDp6OFYH7yVwxM9EMEvEYlZq0WjbQzE/88cUHZVhCbt4H6 UsKUKPGKvRsMKc09l3W6upIzF56Ho8Bl/4uqBlypdjlE2FnN6nWruAeoivoein56FYyY/CmnWpRL fCE4902CLQZ/dmx1zUpZRvZLMphS89HesKcdcHuAyS5C7mF1OsLuLokX4BdK4f1dCQyDTpGzbxlM bdeDJJH5+8YaCvfoyZ8eLqmooEqH9I8ktoRxU5uYv8Thaiv4mYfShl7hzJsZWPwZ7XCxQMrji3Zq DPqrLDJjLgKeXtDsockbT9S2LHVFy1HfsetCKkK/k8S9jrYxEpY3HOn4bmHCi7odj4IHnrTT42LV yC/tNQPyxZA+0zWENHtnfRKz/xIScHC5jvRUy3likuXGiSMuuvJdzTIF1wyOsDcwL4GmDeJKMbUN JD8KFBpZ8dPluwB1Q17VqtBkg250/x7WzE8+mVs8DpA+TqNTLZwjhgl+9pH+F2kdX9m64QBi2KN+ OzBysZAe61wq6Mn9CZZaVywDnaQk7MVRE4z2UBqdBB9CBqwjXLiy9kM1EoIJif/toIoTkTorJw7Q So4jbNdtxLK0RuzCrHuq+60NJdQ+R3v7F1UCWudKRgfdr8f2sNU3YIMP3bnfHC1pnAtzmC6O/CFp wdHdb0p+ksSWHHYhA8N9qXYzSn4RHcnm5Vkx+lfGzHYMR3r5/uTNqmFGRO4F+xTCuabagcf8u4wv rjzY52MQGaGJWvdF9OoVgpMzpQZKa4mY51+5jnlfWBB77HVhuuLQ9V3VQz0x6JerVzmWFSEaey4z 16mMo27Xv5ZlTxaHahe1RS4vPogFKHGN34dz8oDQFhkVZ0u14/5588UFLkNkvKjAc2DWBl2G+est bD6LW1aBdA9c3EFhurHetq3zVrvM9h8NgF/fY1wXTKwOkV8gm9bOF79goGp/a9a4Y6+7Js55A1xc Vd0yTHtfrBU0d6L5KzlZD0HgV3hxdBqIJxWaO36jfP39VngsDeSKzLLHD7YNqKLVSMKStuNwQ/WL f9gg8R4LqbQnw/Ht63fMGSPMx1Iml0hXiNoprX3sGxETfEk+PWnvUleUnPL3lnv0W0Zv1vKHOWJC 8ucfuwIg0Cp2tRuCTeO5vXLcVfNTAn8P05wFHZNtqwwANLp4gwnmxyJLHxI+GnAzrLiMWbxwlreq x0izliYRnMedofxNcVH+fNlCsI5GQMKdxAQ320YaMxbX+FzCBSeM99mhY8lhqT939osGDJW1XKTD fR4HaKUD7KwATMDEaPzwJKuMLBtQpWOTQ5CVW6bQeF4+v1a6zWv9jyZjFJq6JDVRRDtUj+mruVAA goPjfN1tPIruruc+NlE/A3v2fjCQwxng9/yTB+2raHQTUr4R5epSStdB1bWgl4CvbeQixF+t+ANE VLyoIkkaWimV1VCxNYqhRto3li9IYsLWikcNwg8zF20ORvIJ9irps9YVBnqCCt63SCTSNvz54lJA YjSmTM+sKPhr1ymyljipAAsaayP3dXF/F9sv0Fe772g+jnxzDAydWJsZUtf/Lm7Ljh59myoHZIYU 4zTXN4EJX83YtNNJzrNcjk7q6/Wx80xvTm0lNzPCUS6rgn0zLS+giVY0oTJX+vRWgsbGQ9f/tBdp 9Dmhi0UTuLL++spbvwwDiQ/LWb9Nunld/C6tGpkWzWpxYMHZV8xPA6DHXY1wQG/MTJgZagiHjVJ0 CVdm6fKCsu+K4CyJ9RU2fKXjpZAqnmN+jwnpsUB4O/hwblg6ENMMk3/u26WaU/O4MZjd1M64KA6H ngSSCyvCt1IDeW2Xpl+8TW2wvMGsJCnV/GQ2EfYkYW8aDSsuFI0iCJmx9+/jttuLxoJviXMermX2 nuFtDzfs7SrxRLqIoCfeDp4We2JqVfHyjigKwoPtsbu+4WsiwLQk/e0D1MNGOZREq0xj1MkdlZQ8 Uo83VIsBGbKnJjJp6tOXp0qIBc6sXiCg2L/Ggt3Sr9Pgmzgu5D/xETXgnuuWys+Mckc5dv6EHNvB N0KiQVwumX4eDDqaF+GQ8Whqa1wLS8r5FrIUSwe5gzf3WKsSoMRmPTEQQwOabjRVrmPG8r2VSmQy 6q9uiwR9mev0rt2TAtFQQA/tI4olpx3tH3S3atm0E/hcsjizVYloAvz+xLWWoKAdHllDeTFebi38 G3bGNr50/hv/L/ToC7eXa6TWrQ3SPp8DYRO3zxpEAnhNVf+Fk0lhxTRb9Np3lJ0/3RYnP0oiF7cf PSF4PLfuv1pI/hL1E0G3p9XN/BQYhkdEoBP+z4MBoSuLrvh+unnB3emtPp5mQhANrMAxbyiv4XRx 2dHxKOvvIMUmv1dJ3AqQrc/diHnsWsg+h2/eTnYNU+QQFViWYzHLSeN8OolMxMMTg0qfflIKbalz Ny40X1V8Wh+GjIg7jiKUsVTaXIUHSjb3I15NpLnpx7lZfZ5OA6Z5/wMneR45AWe2vJ3/fvyHBTqm W6hFV8ijRxNTnDZQXAuyESRMJW3bpSCzcdTEtdhZ4PxC+eTZIdJ3cOJKW+V76Ni/wQbWjVDFVvbe GOJx0KMWKZGLj0Ronazh+NLLyxg5jC+DQiD3rJLrf8LF+FcEOmjNgwveCZbhYTtaq1kdlivfWQN1 3PaqjNY/8QezKl/OAz0UGAy9ZfFmkNQniHJ1I/bfvs6o8F9LfwKfIPFnv0+9cjAwS3ruJfmZH5dX Pwpe7G9evlEvTrNCOD1pulJFSwPIHPY87wMcQ7adU6pzbVZYYcGhNq/1JjPp+PgXBd7ShcjE027S VIUQ5p0ddEiEAIKotAe/KjacfhAd5nsbKe0D1GwiAKAp0dBakpfQwx7FKMXseY3L1JoxZulezMLY VaQ++lt6rKQxBNnNrFy4tHmqb4ONbbikse4n0R7TeKMX97PG2t6307TPhteaRTszLbihvvznYbST 4kj0b7rzlKydbEFxrJHynKh0doxmrwESTVWXcV5WK/aQf2wIdayOp/uEL8RVo/9iKydnJY2CH3l/ U0ZQzTiWRZW1SI6/KPfjv+WGUgMeIZLdErywNGbWFokxc8WnPES4HVu2LMxBWL58m6tYtJjJFcqD IeahJPgSny+UndOIhV7ltjoefw6sa8Wh+08LoF/MHidB9CMzbP5GZdAKk7y3VuRKUPDBoVZ8c8nB az1BiUb5RDx9+/MnwtvkFHwvlH8W+L8aDt0nQC9ect2wLXrY7ls4tUmYvhdyjmSiIGVlYwAuRc5Z QyfZh/bWafuJ5sVm8oa1lVLvkv5+SXmRqpuwuOb/SH+T2DTQ7oA1cQcjE7HweMZBjFCl1Cg+ShVx no45IfIynIllqd63RuLM+qqb4v37hcWwz/Mlw7/VmFKYkolImqyISbI9SlqNCNtpF3cPumm4OYkh vR2GDASTI6fc/nHSvc1X0fniB6ZfL4LFfMIfm/YD1YVR8m3pVYTOHNgz+TUePw84b+l4Wxs22w0V /1VbUzGse97F0jaOJULJ77IOuk9X8w5jpH84/KnqDT9PEsrrJ3eLpNHsquhTPmHgxDB/ZelPGxAB h8/RJKJzpZtVkmJUpHBkFdFzIwPISRPefo1EfZmyBXTECkQ+GpbWe6b2poleLfml39hORax6m+Mo Zb8aP5yhMt9jAqlopcH8Kgzf6RaabhBssVKC8QxvfzAaNFz0KcmsFuXe0u7iXytWBspThQpKqo/y 2pH6UHv8KaF1z1v5Y88n6r8Ffvj/snehmJ83y1Y/cHy03yL5Xs9gdzQPvBRW2GYVL7BZn7lJUcYH 224lYgFBcmiezwkbScImINBcTc6OY1OHjNdNFrdmx6F05w9Zgw/bZion5qNCME6Y+NqY+wrvHZdX b3rGA4CFoxVqRuulbTuMSttS6Qp83FDMZ3jMay2FDuPmq3bJPx8o5SKvENMOW7apFXWSwlitVS56 FquBd96tYXH6MNfEV2FLIf7Dc6XShJFNRaA5e9s2rCJUxA0R2O/6LLIYMg36GBAgm6l4WMqRzy5q jTsdNjma9bO9pAIjCC8yFZpIyz3V6cBa/8XOpRC+9JmTv+md/X64Z78woMEt2E+mYd7j98i0Vh1U zg10Hrs9zqGTPt1UhuKO8+Xd+trAl2dBGNEibMllFYk2NoBh59ZebF4pv8HsVHPLZSOdstN3a1Ly MqCoETHg3x4LeRgAIIzcBggMWJZMrIAxr7FlwxIz8ZZbdg1J8IImmYFPCNXgmEtkqPHBx0OvfQof 0Ky0OktsoAksmgplGVUBjV1VJJLOv8Y39s67da/OzNjgFZX2R2DWSa7Hh/PsfEcFE86kSp1FfncZ F/KvS8VDjY1PY5B7lD46khOYvh1Axwxqbbht2MHaBYES6MZsA6P/Lk3rXWGs+GGl/KXjG0J0qwJE xBuVyyH37iwrDlFWjpDtnZS3y3XYM3QeeBG/QMAYP9Ts1iTWKzYPdDCkU7wpC3GiAissiYZ+cg8/ ZdvS3vos3IB+gl5by2W2tX0vh7aKyEivHTumyRCeRdQ048yktkd3bzwQPfHLIXfkVRNmGsmHsqRh jcPl0nkCJy6glGSm+MLpeSWLAmHybyZIqT0zo4dYDrUZnC4WvHc2jiruC2295Ht3K3qMHqK8zQX6 kCmUROlfFZw8DwMtIZiUtIbS9ZUAkeftkYNXf51H1D+cXoSBCGjmOtIDgkAEh7J2jMxbedg9z/KE 2IbLnKRa2uIKs0n+6Zu9iNUS4hNOuzCpK7HWbopfX8PK2M8dbhjiw3ds20se+tqPakFA9VZYhqRI 7yfZ7fLVa6wbihZb6CKYLXG0ucI/4B+K1IGKCjLkQGA418ln2RC7J2XLjzt1BE6TlgliIUsbH+gB UsQ0/LXW87HnIWz2YJO2cHl5qFZB82BIMctXsL0sBUMF1rUOuj0aVrQ2s80vBB+nuLfHE8hPicJq tr6/aaLX3zl0zuekmbgahTepV0mZ1MnqEE/xEZG9qaf9kdCmNNI5kDQGtDR+mTs+qIV/RZyDWgcM RMk3XzTXcvxay3TvNtdIPK3UiflTyzSboPFXTHPR5eScKCqCz8KQM/maJSyNsMvEAlv2CfqolT7I q6ONkC/ERnySPQpSBgTjZOAa3NXiKYr7BJb5AFJQHaLseqTc5o0Ntu1+7JTU/G6YgUw6l0o+Q21p XTw+lVnVinFZCe0NBqYDMq/rBonT/8OFO1pOV0DZMYFGjcAwGrwSA5cXzelqyCZ30yzs2NuPxWY6 NtZDTKbqsn9utrwbFHit3DKczO767RkWlic7Dy4HuvwD1qwrsqKBVz0B+Cmoz+hH68I7GnZ/azKB BhUEN/wB41VuRqITtgPpumMUGBUHpnPorUZ0n5kO+jovjvBJGmFsVO/PlTUOdTBt/m9+bfDkqed+ RT+VvgqlkepYcrxlizpMwXjdxdyeuuXln93g74X18o7Gv3ggsV8rAKHotiWdaPcWlEhiqwiulw92 qm8MbjhNPwmAXfPcwrsMUyNNaP8eUr7ZFPvlZOY4ixzb1qtaBVpJdHMu/1rzwexrg5ZbHBFsv+Q9 WeH3YRw4UOUxbFEvBZgvOWIt2tTsgcMVbrqw1qAo6NoBkDr4heQTGf+bLsKztjreOEfi70ar7cIw E+bPRHPHmQ5rTbfSuHnSQjrmWuz8DAxGAvq8iWLdOoz8Xed308aXHYapxbO6t9bMTi5GobYSjhWb ObdJHswdWCliNyRiCOR96hi293S0jIlZkwQeJsITPmCWRZitZv8a7gQ32x+2ZN018g9O30Eyg6iW AgLJsltaLYUUBvru8lfV+q/uULDRitFyKFMNX+XjN3MOCsUqgL4Lap8CWV4mGtmgal169cbDfvQp hwToEr9iK3DMff8uC6uI4YwimCwyR9MUKy8NgqnFu29+d4MFjO1p/q6r0UiKOewTTHILlRuW2cVN oPMgf1JlJsCxcOo9dF5ufUNNfvILEFiqb4gR1OvY66w0g5580NODswjrjfJ60MnXuuxoyay3mp75 LfXdHGsE3KL5Y4Km0X4XJ9aoUGkwjBHA98JyENc3hq1mDzdxpwT05lNyYFAkpVZBeN7ozYbzsmm6 v0RptV8CBMBYpboBB38vgmLII+V7XqtUW9kNdOCl+TFSuLIJRL5v0jiA/qBofqk7VwJtZa6IY6kz 11afWHqDpZ5iwc6Kv0yf2WHvMiODH0bvR9/9pU2Z6cyMIRoXalpVwn35YHrPdiXh9Zkf2fC1Pn68 byFQzzVF0e5TRXHccrVEWayT5AzkK/KWm3ROCbHTuVAhZ4HEXNf39QDJsVEyTlcO5bVYZ4BWZPpa +B2P7MFL4I08BFKhfSz8PU3ibwp7EAshtme0qvokWgRFaKdo2JWK7rpWR4KWNHWXuVjNvYlW3bxf HjoGNO90I2zpVAYuVxgZBi0KX5vNv/E/CLhcfI5nR3TjwRFncjcOlPqJ++D+KS8OHmpfDzniYRcG IsMAZRsGKfN0uEmJqH42Dq4lOKBt7eX+MZNm2I9CwMX2bVg2K5yAut4opZBzE3alJtFTExgpjzsM dwnFC2YDp6Lp4HRjuCe7gJboPPn+i6nWBJvMxllMHg724XAoK6sfTuR/hR/FCfuU/g1MVo9mGGJI XBRD1bU8UzKb6uONTpeBWcl4c41J6GieSOcZ79m94JLQAEKj0IQgzMNo9qSaALQV+mWgxtyXcA4M Z5zoksqPz2sq6Py5EuIYGRz0vnYMCSb8a202Kk3YmIWhbmfbDUaaqTUouFQ1fqFMyS8DtiXh2AAj cEaZqnEHdB+BlVP3EH4ndyz+P8MVY5SbXB0LTGKZOVa3LdhCbs7JNUncfMj3RFXFP6LyZJH1ILxb w/iiFClgp1tgbGjRijiWFveoe+AyeF0tTfjxHNzl34mI8kfWCgFDwwhhVY3Y5YhmADlr/0SuZd19 COCbJqUsHgCt5gwTEOoTyAl/h/51bfMWtTuj2FA2UATJJIwBiENsxi5plPqcGGezlmYrfGoLK2cw tpDey/wwW1r+z4VODYBbWjNhYLqeaKGqd6UFJD9a2HsW14c8HrJq688bvY4P4SDYn5hdiw4LlehP g+NEl7wlP8kMVZGaOpSu6IOE4USP2K6pd/HmGWWXrMDLBCykNmu2gNe2gHsm+wUhwYx06i0tjVmf wJ4bycDjGGGAl/LIy0r2fc0lWbIT+xAE7NINpG5O67X0jKI32dYlsg3RPjY+D6pjLci+F/wfTAW4 c6mFCjQponEqGnYoACh7mXqsMNA6qsP5eSIPKadAJLSV0P5GcLaPbyBIPy1f5YqVHs9LKv1wFPkR PyA8MyqpkCXWzewuOTL+QmCQLsa3btsx7Dg90d7C7S5enTdUsg6nhJSgOVt6XyPWVS4GgdCUN4qw lfzREBcHK1iLIL9JdGnN7okWdKHYP/8URTtDbXHnEVeTshNeZ/Vm+RIyMZHwu+AT6NJk/YKB2EAe DMjVKRWPHo1NbQh0rmfyBtFxcegwJ/uUSsqc/sxiHFx66f6XN4q16jJmzbnR4xtbnrULOHG9ijlM tUKpdB7V3ppT6cN69bsuoN8leELJ0rK2vjW9ga26xzMvJc1/UBdNRAnkAIY6YxDQESBy0AtxnF10 j5xiHKfKxZzv99onbrrSpiyB8D3ersexbejAqDd4UAtMyF5o6EAGBKDVyJWgL43SYjgnXOZ5mYxj dcnI/G+Q2pk4FBwxpbJWGVoUJIU3Lnwos5GMEaNvQqbPUO0GBIRaZzNyeY0chm19b4L4mFN6KISo ygfW7c3opJ1JjlWgORmkVhoKGA0GajDh5w3SnFjsD2c32G8GOy3dAHcysGW3GLT3dRwTKLSrWLxN 5BtuXErUSBxTlJxp3PFiJgEIppKLiS8xDANsSIM5Zpo+UyOAftw1R+GHDX/3Zmg4I1sW+ThGVxF8 NLh+rnWFiQxYDtTk7t2a1nH1sUO6C19dStygi831rKk1Iu/NRTummogc22G8aBE09iXgFh1kcQft npLo73sORU4ffTJgTdLk7m6MR04tvwZxj079yiOBWvG9Jzcx/8/LdtuMCqBI7z8D1nwzG6VfQMpP SYYzie/qoVF1WbugSQOGVsYvrnjXJMwF/QLWL5yAkdifKu/MStZl2d/SC/GGiwPLXfcD5Q2Bg3W6 J2uqmJyHz5nG87KjcjG3uvTtc+PzEGmU24ErqVkGcQhYp0tWFWgp5hsAWMMDkX/XRuFJhfbVJzqG Xh+BlGSyJ48MR60pxbw/WRkkByrLS4oQ5V+Tf8uSlxX81ehw+GXgRWdgIpK0toahqFAGANNVSjcf 8qM43KhdF9Wxc9mnpJDN+i+6XUYRtyHbP1lZ7x2CjPWF+Idnlu2TnxQumgQm3Vj1uoPygUJG6cHd usm2CGX9zcWX9TePu+2bQoNDbG99lsW2f5cj0a2Nc6kaWbTecxkJHG5loweE4+fjTAnrZHj/Jfy7 mFZi8pMDkOWtidfVUcvPbE21kW/FVBX2Q/amnC69pq2eHF5e4iyEfTGDlZwJqilk5WL9a/+T+nRx wPwB9R1NbZAz0BKlzlM1JkAusBnGSkKCQl/1MY9HU6GTkgmaO5r6O6iumk+iNwBaMlMDjAKqgQO7 6lKqce7xfS0nhIr7+NN2cCZaJaVFEyjhbJDT8RoomQ9b+vpnUSxtXhnGksEn4tjcWeO3okQENMYj lvy4D281AeCBpD6wJreYttRTt7CV95tEsNQecmzmvGJWo0MQtNNQblyVeK1zXdb1myo15WD+ZqSz gAYSJ583FSMirpS8Fqt67iQWktnIQfh9zDVxG/FVSKJ58lJxxDHKKGddRRX+vRovG1LYqNhPhHjj 7Ouch2mZr7je4Y6/BTk2NlAVomxqNP5z90aV3C+nJzrUrmGvb7gtn+3gVB8zrhXIFlIIjjUVLKw+ GAah4mgaMjCmjvLRc8MtFb13m+vif6P9HI3FcGzL1euMKQD3nRt6qp7X0NxFDgN2rl8lXCVLBzbH YfHU9qD/KGy8iqsQ0bGcp7/6aNO92ceETDy6Cbqb6rUx91Sj+msZIq/HtS/5hnb3g7AWuyNSmi7o Ecld1ACHZI9OT1O82KDXSVtoT25gZWr5nYF28P/xEfaOwQvXRvAvxiMvHsWHqhWLv5QVlOucDXoz 001NLG0RHn5JDRWm3YDq5W4V+eghM70ubbzD0qtqYjQCSM3y02OP0266hACMredwG9schPnebz7l AxavCGMsr89yfYi6APo8wf2w0RqEI2MDplskk4BK0VnRNx6J5RK4YRdJpxugZ522CynolsKgwO8T YLGKSeFHgga1YT+eZ9HaBzHx16zJpz7JPKEDxehzQbaViR0bqSsrAj66QeN5p/tNyAtboqKrOUI/ Twh3v7mwPpaJX8H+h35ASJvXV/5vFnPLmo7bZHq5x2K1St8syuE+3Fjjsp6L/MMX1hvaVWf0hZ3Y M/yHQjnSY9ZtDERk92Fs+Y2Fp3gWWmFc/RZ7g2DeQtiFSQjhoSVbR2bkP3068ax+4dxHX6wRfhm6 cavUxrEQQaLP9TIoXGBZBtTynu7ve2a5+wLcBzTEATVipdCKb1jw0dWKn+vz5Q1OaR1bT/ADmgQS GaOpubuiv6cPu4kgLBCCslAtHHl9LgQ4Y73u1bV65EqX00QqeU93FiTw2s/Rju5ZzXB5CXXpulH/ redIU6kErmqKtL18vJINM0Gbxt6AtZM/ce4G/AsPa+9gpUw/6gJk8/8328CQPltPJ0LS5lnZc9UF W0/UGsLIUuz+P1fURprK/HmU7jkFQC0NVHHLPL/2dDFXamxKDyV2YpATqzLwV5SDgsZoT1IJD+n4 buDbqbtuGhvAFDltU2bGroA18hWd2Fxw8Azqsd/e6eMNI1PW/SI77cUEfDK/nuEquwCyfHqq9o5/ NzATtaLpMskqGr945Sgsq45lz5mu6k9lD3VIksn5ndQBhZzvD93m3aQz3xmNP9RiYefMkiahDNkU f7nO4CcIoYj33b1jJ+6Tz8J/i5dn4bsJhw242Z9MSBAgnyL0cEO0K0+vC7HOK6S8W4MHLEJkIwnX tu8NAZ1IP05FdrMmikvk93vV+VFB1JRS1cutjQeBr3kdpEVBTdIJd/3ABnE2tix2ggwfz2FD78bb OS59HEYJn9axlHqtV94luNfBNZ8hfcTR+6He1wg6KCVo498j9LZS1GwF7Pya9/GpyBgwIrCX5GFz 0337q9OYOgn8eSIl4MzO0d9k/dxfDGKPrrMR2aVoXBGayxYw8os1Z2Lo67oXDMzoXYcuPQmu1FEi LOlEnKsGV2unCslKD33Yt09Z9njHnbONEF4TJBSIwLBLK0ODTvAPFSwFmOatw2ZoVFvxbk7HBv8C srXub10CS1azA3CD43pRslr5++dSU3gRNR2Ly3XkmE8DvNDO42N1SNICC/d3KDiZPIdgwx4llNIk 3TZaLeTMnzJU+toCpPGTk/nOeogOd2C5Yi5pnbWn2ynXW7pyRHtGfJryNlrQDLZy/YVXIcmBZ/H4 DuYpaRJxgH7sKFmmgRolO7t/p+oSzJ/pF+RFto++1sOJQMAk4KD14fE5U+oQlR3r6In8VYysHjYa BC+CIKrM1t2ux9q1Yf59zquSYVz6sW7PpQ7x/tPLbwTn/yADhh4U3BiClH1AEE/RA4j/5byL08U3 294P5DfewFJdjvbM72xzXs2zUTe48t/vx93cg0Aghe11U53klntJiOg+6rPrVvQu8rDpwfupLqWx ZJ81uiIlkHSjHFRi2hCfjdXjyQ7/OzcRJb0UVfi11MUlXms/hofs6SnVYJvcsBVG+xEMRdjq6WIi bYuyJgDfyOy/1R+T5mhb9JblZK8fc71WXzy3TVq5AN9QKWQ/LbI/aFI2WBCOSTM9JadVPGNYkxL0 x+byFNNzI7vkIyKkWwjIVXfqwkK4gIBCtf7kcxwnfL7ZNbM94/gFEEf8ZvYJ9x3n61IlpS56IZQD xFWayiPmaK7u1vhtEMfnA5SEl0uY1z/3uNCaiChVjLLLl2wL/1N9642xYKLEjd2SEk8NgfPOM4xL 9LEafntgSBm87ECqQtRHuUzBxSQdSai1pSVFDTQrSTULEGm1DmLlpsgiMmdfn8uC5DgcWFsXySIh 9astOoZi2wu8dwucUqMKpBw2kH8husFNZ0tNVpXR554ZiWe7+c9lKPbOlcPNwUmZlUGqUNO0j+FN e4wdxXrrK/8RlT18rtywcITX6cneHU9QfZ4On7sWNHb8Yl0442nxXRKOgH01o2nnSIuIXueUgPlg gqwC3kBwdQPDN8N0DzW+EDf4JyK/zOHylEtsl3YchM0uDSiR7v0lsAj1hoKBQAGbk+AYMeXeGfgr 9k2O4w3CkP1CCMBQpPvAL4eAq3JxaUXjK/br4VLSWjND+Ugc1fe0NNsK+6d/rkBhyQIFv4Aj+yHL Y1e8Up5RANa0cICUrjnnsn3JiX0lkS2DBM6kpli64UKqewJJ0qR9WdvUMZxSZ/sxalgY1m3+5urV 6QM5BWZ2gZWmP2bfOapwTjVzVkmRV4JaT/rZdJeOeBKZY0kzyS1ED8edYPSBJOW1eNKZUcuG4E4Z UXcOWwOv4tJn6ELvoQWw3iJkTlC7wqwgYOII/mVBbCdWZ/5fzgpxCi8htudQ/SPnWPD4jKpzvP9d X3EckTRnx0DBCUPdssmeIjrjaW5k2CDbpIQJs/LE2j4ak7Fb0l9Vb4LjnQ1k6q6VDSnYrtJRWS6p q02h5KdtDvii4ciJHN9sw+EPaK4WZrFoESHSvByVgrphZa7CfUvdKEXJFCm8IH7Kn9VGRlvZa8o1 bKqK7ziAigSeo029o8cMQap4TIwAyksgq3ZWp3t3K/KQgxdjIhavMb1bZD1fyi6Xo7dp1sPhtIUT goEEnNqhFrOn79h/utlZow3uvG0d0T+FEetLDKcNU3x0WVMfrStxiXPab3EUOPSC/vFiEq43RJjJ gUkwPlqJVw2LLCKTNoINau6azoESYueRPPxAdpkcxr/8GAHojjlRggUbSW2vbQ59Opf92KmIOLBY gAkAuVaQyg2Zux0atevV1Imsu4gnjMnKKZF04+4UrPNpTHBMyqUUttgVga3+jrQCxedRZBvSMpzH YUy2+PDC9tDbsGPhcTLCTimr3nxZ+bcVizvM9ZRlYUaYp0L2KSiElOxzdvmVRmplazUbOCVqbQKL R8Kxes+XNI/7A33fpBBrT+aYBGNcowSgOFRXv3vof8jNyrxDfhA2nUTIVIg+lkFvZOUKqgNIWE1c OKPDWkNhPusvCCODGRPSsH3gMWdk0MqC5Vca4vHIuObvp0966jkoyS/tDWnhwORehGRfZBXOjyVq E4hhCc6sydFAYlIPQk/RpksqrPEMEaxoL4hi2Pcvq8vTZ65jue3CbThuRncL8tX6A2NvWVlTMerb arZTu7+VYGESZcbJu9542b7FBD4aiJbsdBxQBan6o8VtdZfhus5QnV+5fJy+RK3UMNZVy786lhht 1gD6s6LgGqPBLI96JxFeuxWWDlEV4KjG18A9wybkGUYHu1qnHrVQiMq8Ee5kXIkxAvDSm38oCdeO OBAb6GN9z2dk/mW91lDsF8Vfqtt7VDyzY8DS53UZZ7AVb5kqEcFusetAPha4g1wOLbOgpo1RTU/2 c6Jq5tXcqX5HKkTte/Fcb6hsnKH5x11YJ6YQ8romSoP3Lgiylf7lE28EGcJRKsTbhHFsOaXSUB9+ J1d+GJ7lm5Uaa5hpBKx+3sa6Y3d0AMtJsMSDCwhxGrFFX63BEGiIsB8wToNiwIHgxbEq2F7UK+xq y6xcoKOw0gJmLtMD9mJS8P7Bs/s3PczZFGiX7LFhp9vXSy5hyBod7msbLTsT0mUYCi3/cVaFmUqS QbRtMEX1SNS9UABnT/83W9a6uHILc/RixkGs8dR/EsgeZvBosG9VCgfGtFXiIMCiTZNqReRWwt0U IKnkOYRTBfuTf+kwxd8SndE0tVSHe90CHDO/5YIeU5bCVlzTnahC+/UDNghM55gZFszcd8BJEX8J nJ6WSqIbRTN7vcChyi5Wh69NmI7NkTKl5HNmO2AFQo8yDF0xcfARC8P+CsIjiHSJXmwDqnSjIAl/ RNbCZACG+CKrYMUsyddSqWG06F4HKNY9D9LdE7XDyutLmaPGSix67sVFoa/YMOkEQsNCyj71bvs0 O0t7x16/MDWL1Pi08nc9q3BTCO88fUTKlELDo8HvVfKUcU5SlbiRfsiqDDm0w+uOpjyWe1EezGY2 lcGnCxXX35ezCFMH7bMOeQXlWk7S9WWMnFJXoyXT0G7iliDvploeL1GcxrRPe2Dps1RlSPp7KrdE Xs0DI4sPgf6lcYhGXNPa1ZLMAfqymXphWH1fEL7nNbKuv23zm5obuX5GFKJsd65UWAkGspQ4hS7f p6JCePB1Mvp3agPOi9fQN3kw0YLWexGYpqn0TYymevTgilNJNfYklo4f3ZinehW+aJyBlSt6XpNH mXbcf7EIJqJbZJSofp9ea8utDPv5aAh9j4c8Y5UyQiSvXdcbwdhsJrswmwK7lG+J7f2IyubZq2vH DGTespqKqdx9v9mh6w1TdCsXeCK0JFknfF1FJok2n2uAi+bZx6YoAfg3GrN8fGez+H1UB/9zpqfQ oLx5FkyCoH9GNsw1Zgj0y3u4IPFZmyCNAN1qP2x7Um85cDNa3KJVGpOMKekHjSUmwOrz0eMqcMHb NV1U/kwKkPLvOKH83NZ5BMQ53ith/QaBMY/WjlfHE5dtjeokyiZzSNIy8mKGsn118Ylo69MQ8TiV nmet9/IbzjJ+v6Lz/CdJHQ471rT7z+Gjb974oMOjwf4OEdWzuMOw8fQaJVuq60iJPpIHTQmGurJZ WFecmDbnQ3si+PuaL68OCnxUNpr/FUlTPS3bqVXX1GUkRBt3vlZvUcl9pVRCoWhJdWW4qDalUEcQ c8/9c3iZdzejWgVA2zM5b3WQ051j2Pg1osITuDza09RzsMspRFJJrvS4iF0LtKY0s0zMa6lfEM2z kZC0PBZs5lgwW00f1j0tzvPv5QiTvfuINJ6tYDCYorD/MVbZVwVX3W6EjIOoiqGsomIdvURyqv2s 9rrp2AR6T6jxCXz3vyf9vSm4hzjGloU78XD25yOLh5ht1mYdBmgXEeGmhstk2zi4jS9o3L7qAtHU ygnCyXSqSbbCH9QlXDjrvhrtZTcZq4TUuSrf86BulInD2ULx2b3b/LZelZxAieN9fnpLzuvY2gfb lfoScz+lX/G90MvqQ7oT3bFTWFPFtd8oCGLW20EQcu9a6fQjPYOa6VZ88nU7sTaIEniZwjpZYJ9V h9tQh1oE9NqHdSNyidP+zEi+/LYGmpReMvY+PzI6ji3JNzbABZ1gKBp4lq/RHWGWN0QVuSW3k/7f Q1GeUXP4X0rjQTG5bXLaNi0KAfEm8NqlV1pfXV5YzyPGlPMltVbHVW77WLprYPJS7PYISVog3xiw DcwZef0MqmLfgDeSt/5Z5NGpe6CzpQ/upZJ0zkUTL0k79G6WTqI/esXrjDS4vIzKcKrQuubVT4nd rv5/GXTjW6C2Fi07zHl05A30hBO2+iqjQNOYT++6tIpdxXeIlcj4CzvGZBObsYvFV1N4OZSq2MV/ s9qcDf4+R2iQ+z6P/EG/06VncjTvK6w7HYE04VMHXY3TIh+3iKMecM4VRbIHDagYhiQKi+m8Ht/c ROGDdSBdH8ho11+ae5OVnmwctm4wlzMPZo4giFyMMNn6Bq3s4GtLMRMeF/9//g9JIa/pIw18sYV7 4ISMY+FuTPMbVxsO/38d30y+FpNCetuyYBwE/3pOelXz5OffmpHzBXeUdLe8KqNmO+zrOgt7bm7+ pDgZPyf/OM+G4ZZt/BGNGRvNHtI1XqJnbIXpIm3vGlq+RMIykSNBU0lpAx4wM+ORd9armz/Pz61M KuyZtUoLcXBfBXlg+vIpontHzX10Gr3VmDmL32YZLYzm+JVnpXdFMx2R/2B5vPWVbaGDxeyuTzXK KNCtjzvvEFhaApcX1KCnV7yEVzEvKCShobR1R/LJ7Y2SMpuh7v5sHw3NYmlvOkKxVbAmvA1EBE3Q xzE5jz+liYpZpogPXlBZZiG7G36QcxZGhsxG5h4zUEq6qkzFpg45wFjZDZ0mrlgQbC+MpPo9XhI4 MtgBwEfvSwarSJL41MUWSkMeHkPSl8/aiw03r0L+sWjwkY1zUJyQyHcSIE6h8xIa9NXykN97FMe/ zVc1Jzp4Rhpp103qw/DvQsKtp3EImnzG2L/STMJYIbzy0wlHMsukTDRbKYibLwcDTMXg/ykn30Km C+tGyO3kpz1qzjRhys5aq8GxoY9pvs1M8cOyHJc3dFtsphwyVjFJd/W4WnCuu892DLoYp9NTUt5p 0nTw4qOc/MgGtNxek6vQL1NMmCIRis8aWLdDJhavv9tkS1EUOtoIBCFcgUinCPzSl78/eF0bxPQB bkEVsSW8aFVidpFU8YbuhDxUt+qEZ4qXYVS9cXBdsolXdalteiqkr1ihHV9Hph4nHXRjQblVbbJ9 NCwiaexoVDRhPwgoNYzSu9bTHNFH7QSbqkx6C3OcflOBscoF+BU8kM2Flqm49speokSrQ4f6+FHm TtzQiP4tucG8/kB04SD66grsCRO28V6UYj+H/MsIHNK9UI9RHsPQmy1yM8BiSPGVSjnfcM3NDfzh tYZl+ggjMp7bxVnJiILBDBspwq+nI8yFCwSYV4r++SzNgoDnN76cBiUWZlf8haHFyHtLEkNXqhIU ZB9Vy1PZYOF7fN7dKDJMp3sj1Bypnb4CpalQ9qSqucV2h+poR4hTqNgCggXopPbnA/pf8vv4mYIZ 03mno0lg7Bx25wL2L1F1MLeNSORKfWDm6what6hpxoZ7o+XYEeOar89/FBCSK7CG6J2zerjZTo/5 i/sD6a9BctrehMQVnhf5adzPQ+ITXkFQ9l1d/RotgiEZbr8GaQv7UBTirffcIWINLxV/jPvbkFRl iQTxtax/uO1Go4TmQA4EVLXBucu+0P8p+RQSisQ+pelHjQYvc0mZOUxJ3bz0dnhd19d1gs9Ioj88 fKi1falu/nOHZlXdAWAtEDT5oozgqOtFKl1iCRre3jo3UV7GRmp1OICiMPN//Bdvjr01j104Ls+F 1G2lmbBrG7h6eIlItyS5Ia3PSLp9M1m4Nc1tITcz6BXd3lckrybZeYEEwvjWC6ipI5vNSE4bDoUQ 2xHeJMuV41koe6kgfCvNALK2ywBOGDdiUh0Q5eMrJPEeDc2VXwCO3GTkwuib80s9XA8KqpDjG18p GPtN+ZzKe/v8aCLbMAqJuTIrr+lvttZNrCWJAIB98QknaoaRLCERCeAgrYMpUaNu+L9D5D3x9ted McdZOBocHrJGn/9ngjyKDtdrGSn0rT/G8HmIjloNAUBm8XKK2QPLXZ6X0kSHDKkjRALetF5eMAoW sd+wmRukATPRDetZ+agx2vWNY6tD7gsIYV53ejyWdOsoWE8zCaMFu3n4mLBENg9fw+0j4n21d5hP jBX+hzlbj4/j9KqU6SMvEzn2ia4tH7WymwHaboD/VauUYWpf95I54BYsaC8PffpRPmZ2RdqUSE/T ecEZe9OueUP0VvKZNytiIjdsERtTbkHn+9yUbTo2/l4JJ+8PUbfzQBujY17BCnA7vl5DXpwHk01E HBgtaEKaTI18+F6Grc+0zQS5jnroxONlVnLVy3Qcj+9IpfiN+DAmFtat0c8QgqsM0xSM0QgIu7tZ s8Gh88d+kSvEDjAvr1NYdBPCccAbGpB2q+wDw8sAcY4Lm9MuOAZJu7GXFgjw9Vc0p24Y1Pxe5gVG K6ZB5C4aiw/wh6vghLf9cNgCBmxI756IEeQ+WN/8Z4jS42Hf44OI3RLGz53ZqLv39vjKwAqEFkN5 SkPWOjB6w7eS1u0jV7UA3m+Nd6Y71xzP3PZ4QouzGGCbSJM91O6ZKe9ShH7CSvtemmWLbI9PPqkS QUmHiPc+JPFNwiYb+oJRxjpzUXtVdcgWJgOiG3IerWLomNbShx4AFleb/CoqJ4rt4GEPvh730NU7 +MEU2tGXRY1UD2XWZAQSJqB+Aoc4BH8nj08AExKX3QbIjhKQM8BWe+IazFka/3DfgdEm39Hi4p3E Ql28IxbJCFVFRaTESkP4xFHRcxAZuTIbSvDY6+s8qVdzU2sHH70IO9rTdSGHYDFHcmKn0DWW6FFb devF/Jryq60ZiIedXOHMZnTwFqoS61vF7crc0QWQfgHNYGWawYVsOjcb3xsvLOl36RdSQDCppN02 oB2WF604OcLH+DvA/LIPABidzFfulEv2WhzBvVpZHYcykjH8HYhbivbXODEm7omdVgUbhB+Is8qB wAXR27jZR9QjzhJAUn2om8wlZuL24b7Bu+HKqQO6AppEL9KzrId+dnF8V6ajXfivaxLTTygzlCPr xvZXBcllKB3ihfGW+k67aWNkPGjC6/Wvw7j+mRpGNnJYCb5tLaOIwOKLV7S6ThcrqTPmGcnQ7YIy E/kkzyYfGET+zxtbHZIs+RbUoJgd/ZlI0keZ4ub0HOQnUgU9jptGJ7mpibcBxzpI7fT8qftjvMez j5LqIDheLmhZ4oPTwLEILgl+3SDAcgLHZ/3pR0ZVtgw9yy1EBlOlQUFgEY5bp+lMuHig/qKpdL/R Slxj9QWd9kJbEPqAuB7jNnNKtdkv9FGOUPF2DocqsWGTD7Ar/YSVy1rUzHG1alWEbpQPaIOpF6Af Ni9OIQct4CrsRShMZ0t6ZvD6PdaQ9r5PX5jmkPdjWUzy9cec2AwULIoFoQlqseK+8XV8HBwUi0Ai Whphmibg8OKdB2nEE2QoQ+7AcnV0QTN8q+xEObKe6aDIhFufBVQfPI0tMLMhZNOpsB5WVVf5thmV fT/eWNCJY9nFLffF+6Krv5Kdoe6f2E8bsNYk5SxtSeyyqNafBjyFF9zI3v2ZysBIUoLm8HrD81LK t+kBMAf/UGumtDZ5fVrLbtbfmSMGxr74bZJ8UhOup7BnP9FREGqkt/W+EAVBbU9T4Jk3kDUiPO55 HrdFOYY4Hs3Fwh/U3Yrx0oz9iZFo5y5voCqYcHDukQhhnXj2adVmKnSxwx6doEbrQ1CMKiDGujQb kTIrGKPBJjCZ4DiYWmWzqULp4oANnMqiZ9QZQ8SVZ92ah5Bb6KEw+2+LbAaOkpRyI/n3d0eGms1e OZE/AP5F73/XiuDRjmx047XUfzzmEWOlXiXpQVmWc0tX6cRAiVUsuVujXEyoDtmZ7vCEIsdaKAe4 M1g9t/Jm5bD/Y8YKpoCjb36wr9ymZjrxvC4IDKLsM/RtwlOtl7ULEO7Kld4FtojoYjEdL7laLhjX cseKcZwTlSbiGI2C/RREGGHo6aEKPy2FpsVCk60Sn6+3Npmz02OIbawdhu/Gr1qlV9G2b8cRXhO9 qBpMsdjL/5erfE9UhFO/Vwh+xYLJYxzLVDnWck4qxyj3RSzPfpQIwc4+d/W0DPJDemCsfTI3lQhE QANyEbBsR7rUaI1y3E/CabEc82PAD4H0iLv0e3BPeQhu8St9TRmWKb45f0OYVYw1guG0oAhDaLN9 p89jfh3y6ZO83zbYTkuSELIJZs+6LSYJb2lZpgXQ9bRQ1xHE7xdCriSaFnjIv15DTNWm1z0/AnzG Xo+IU58v6SEgjiajz9JJKV+GpzgdZ5SZ/w3kx4kLhn744Wg3t5EYc7ZQPp7T2cmzlybtGz70TX0B C0xBGrBGqmXzgZBcIeYMRQELxvBgGCueZu3Xyj6SeqqHgE4EK26TdZPTawyjP+1zd1AbrezeUrEV 7d8nS8nkyhyXWqBRRrLy+ujIUq7k8+rfnDadH+FNfN+cBtVRSYyywtwjH8ZEXlbIW4oiohXuTzbU sC5KzcOBqLwqV4nUdfC1njPsfKs1+WX5R4JKY+hqsYjWKjksTWIPpbkCw4edm7BGHb1zCVW3bOGo KcXYTrrvxSR2suI0kweKWcXwiu1CbNNwbyiG7o/GnaAAtu+Myq/HCBsfr0ZuIrEtuasyW9D3872p Luv2hGzfA8zRSm2QT7vhCCvoVd4DMzDh+c++2RKeF84QkEpKW5brmG49v8W9mJsuDoCKOxWtTG6I g8bJQU3gYuTUjWg21MGKZqjqDZUOdlaoRemDlA0JM/AbrQl5NtqMKBaGNrMEBxCPXt7itbHiryNV cQy6p9IXbW8jCcXGiea2ctfXAFvT4UhGGkv9TaDE9d7ZruFk1RoyHDCcy4i9olw3DfY4QHvR+xl4 9ZSrltMnKE+zLCZcxKJG5qMyRByArVmcFjdxLbE97tN5K5mBUpeHaO8qCu1Q9KC29AtN9a704Bkf rDhrim1L0V540yAB5e3jjmZB/fvmP5+Rq4TncmaLq27iBptAXuX09VBaN4FGrrCiJpYwtgUFpGhJ 3bK7gX7+VvaS5bSk2KGEz6YZGeZeOmFMkRR/lawFp/hGu15uRQIFenTO4TnHSH7/bZYJkYu3NweL 6EAG4vpjVc03vpvcHAFVy0EJRO2DtVgEKrKEZ+eDAyyXhINh5g847zF9Gkv0PIj7kr4jr0sKZEHb dE03d8qKW/CWoJy8wDNrNyCyZzRS2f2ohPKRIKrzRW/OqOnw4YopqzxyDa5NHGlLLX9eM+TV5UhZ yLCV6cgDkF0T7sB4ahTER2Lcs16F2QkJtT5NBv6G6Df3l1a0/nGHbNdvGyfw0bul2GS5mXs+JDWk nJwBQ2kk1xDOfoldXQiOHupUv/pIEn5hte6fmMYebaCK6r0nPMZDDq6zcvJhsHUQ+PY6Z+BXfYzr adj2nhENkoLyei2m11a6QNA1nfjW1DaEb3V4jNbpCq8e7KjwXVEp/QF2bOw7QMLa3XF9TsmC2tbt krJu1Nf4wGqQKqQF5ZdKaAyPcbPwPi8HaFXOk2I1mukP5LuKh9rzMcQLy66quQyG73gPClWuFaBK fs59BXipn7S6ycEmY6exm455blQOURICJQ+Aaqn7N0clII56IOa/w4PT1Karb6CP77E3ZD5dZPU1 ESUGI/tUOXiL+fXBLisUFzLpaq/PBfkFK2b4xal1UqI+R/51oXBn4rA/gXQowcdau/Ahm3t9s4Mq d9ygWrIn6fuany6ngmImIfzYwXRxSxlz9bZQy0w2uG1hveF6PW5RBxANtTtDdNRjxYFReVVvCszK KkWuINE+t6Wudv7dxHiNx99VCRnYgdC17NknVhBtntwrlKzJDR70y2t+z1btIpgyopX3dXu3JEgk KDjesRpbxLnCEK4JtpL2+6HSd+zG0NCIwzoL4mYuE0yc8kt6HO61DtEX35g2FHi2uKgbx4tDwkyo /AS2NJZp9EATNh0L/g59bsNZUxiJg6SGSuyA9spX8YTzvi0dKnpqcl3Qxj8AWsLwDtmTXHaxCmxp +gEwRxp5KGkRJA0S2OjIua1JXApJLVFIvizPlLfCUZx+7nZoHsTTej/32El9NFXdMLAPcFXy+AKN ruPDwc6kwfHDpPzhjemdlFoj6afK1LGjAWXJC56+jQrrSjejMiu7ly09ej1fnCW+iHHdlXKWXTk6 mFgStjMYhEFbHNqVrOtCywgdGgVRoPx1TmZexcP4wn/pg8v4kir9+HC24g5sRflPORrXJ7bRHTMn DWGZ81g4lZzW/QzShagqBXaGWOBnTpNAaWwLKNibyKL7bACZNDik4lPHiwYeo/uf/nI2TtNVCQQd elC6brB2uEqCsM2nnstDqbM+fitHnA2glZUjRdHsjt48ncfSzIUJdQ4psFXfR4D1XD45ob1eTPLj pO+zJRwrMpZ4qyRuAvQ3yx8v8gPOhGkDYBdcco7YP/cW0fi/MX+24AlUyZsCQrqLxdODTa9Old4L f/lD3+XrYyQCuj3z/xK3CbJWLdhorqkI/FIg+GK9w2rEZRJ26iUYAno6IZlY0zAI8cu5iVuTY8k2 dAWcfqeV60EY+omSWpHa2PvQWEIUilA8YTImr9HWJphxHywN+5JvcT3MPcxZDBFtKM1L7M9agE0A fC+ysJUjIo3aJ+nAjT8VXSpSJn+dIxcnIa/zFKOmaV+rCxX/lGJTLIemdvQDXbiZzSqY9yTnX89R rtskfXnZppJHUWjAVjB+xhON8M331wzzclqtCLeyuIw0THsX4xZ2yUE9pzIxhvJSFlz2T3QhQZQ0 E1k//KWe3M0X6rBKBU0q+i5N+/AUga+YiU05RDdW4KaAZu7YtOGNURl6oCb6pTe2ijF1iikWEDO7 rfPgWSrSY956ZGNGPQG4QZ+Oxva6UodSeyOd9/u1xWbZmk21pVDR6X+nErm0kboA444l7yQspzJG j4ePYrM3HMMW238Bk2P9c6dBAbIQc4UEO3BUYk1Z0cEMoF0sRO7VqFjIzViJbe91vqQNIJ3sUk33 a+v9x1dbba9SltIKvzZvrjI/ItT1k2vBIJNfyRpvOAOfCpuNiZVrRb6D4dvSWHM65YrzIlaFyegz H0yADwj0wZFZTMcPiRfDt4O44OULSwDEp13jO9TBLv5nz93v8E4K3pxbZsOneQsWxqk4z9gD3UqG xfkcIQP3bIWAA2YEXV0406j1cIllsApOtNvSuG/a2MzD8XK4dTp5KuCaj6SivyADDq5aQS2H8jVY MUpbQ64CobrerfddhnsIs3pJpLLXrrw6onaTozDODm8zTjgYtHV7fzKbGWJQA8hvAWSNeI59uzli zdIkwnvYPk6xCQ3naavd2muL1jv2UueQDAVIQSXASwJKIQxzEgLT1z+k9kGNDijSRuNU64sax5v7 VPyeAX5/VETZCHfdKQ1ISCdx+CdRJ/e6ZMn9rcLoAD89Jhb4mNvjlKnK1i5QDFtyRE37GM8YKQ4u CZwz+dFQLC/bf/eD9EFbttS1rJEspU7bZZ09thV3i8Jtu4k2CuA/Fqyvar3BTrw0BNKRJ5+MxNcd 0ehZd9nVrKCzZpQdC1L+8xFZE009quedy+E2g1POZzUSwsU8h3DiHtxJuIXaa30xtoTXM9xe0hMN 5oU+tUtwHiMqjm99H59Dfhpw5ifpBW2NnjD+9u9KXcXfy0C04L/KngBaT1ttTWVXTKP2Q4RD27rA BX7by5ULImKEkB+FnoPzZ6IIVmzMBvHDF99uIZL8nXowyHfLG85lhdYU+3v/R7DAQXYAVPmmkKot NSSPiBWml1zJM5gMeozFsOwlEKLrP4IlyuajgcY7KNCS8fQAKPFCYIY3IWJhsjaRKaSd4WFMYi8z vNDmhJ1DNifa1/9/zwaQORRSbNZIM3M/DaM6vgeKom/kWb9sKpE5vpE80B6kJmiRZfVjlaKK/j8u 3BXe4RNfE5GCebFSQ7vqBlTbfiXXhUst9172tq705RPjPOEmXSYjJRyeF3VGFw+fmBxeEjs4azq0 WpGq2BnvdMox+qT7N9XYWTEi3Lfln3eOm9pKDlQlg0RuVi4Yj2IKLaKpWNPUAsvaRBGDtq5wCQ9A xWda5PEvcpydrIJW3/aUsJV7VvOJiSKeQv9yXNQp12CMwwTlE9VCobfW51SoTGIB0jbhKJ2VrFuN WFkvvl9gIjnZEdA76jTYVxSj9YzV3jD1vg7SWA1VWNLFZHd9ZRhJGf8pE2eDPyW8YVX9lJ+NN/8z X+tlOShPepjdOzGz9PotuAAEMWDJZ+UAfK54puANTOcnEC5v2GcomzYRbIivlnZB5T9AngWtP6LP oidG7tRoTQDowiTY4bbrKDvHsQ9OmXYXH/K7LgkVc5zzJgnuQo0+ztyMwkTkR+zeA//1Tm2d2p6j sykdb/njzQYlSMxviUJZKNs53LF9TRRHCy8Ivu5fnMesO8OmOgY4kdyaPwby0YlgXyqc63jjB+VF 2owU4DXOG+BoA6QA5L6mT3IenwdmEE1RCvllkhHkjI3zOstHnnxUiWfKK1yLjnqwSHSVAsPpitjM HD3ZZqMc8x4YcPg61h/jWAdHIlxcEuTHrqvuKZZ8nAQy4tsjsAlmNm5mDRYj9ke5X764t+CkTwBZ utij3/VBY12EezWiRm9jjv6hFd4enhti3EF8uOsjnDvQx5XpAsc3njDkUvDrqy5UVUrtfoJiVrnt Y3GrNoXVtfFqVQ8ZXNzMzBJexlAoyvwJXhNzg8fjOMr99QAcRSjWwinr82Jstz0KGxiPomD7JPHy uQNbwjoBFF4SDBXn59artnG4JKiXPYSFmpmsx0mr63J18MO74yo2MGcugqaUVN8nzx95Jj63jxMF wKHnM7JwujtlqAmQHUZJJ8TOPhlfYWw+y+2bCqSvLjQQ5u5UZ/t3JHt+xMHdKE7TOSfHm7jc1k95 PVlaXmCne3sGjFzEd8K1abtq+gyDHAY0cMbqCv27PbJYedS6FhdR/GETK+funXP+E7GqYLq8lwrm OzsE69CPQ1mVMaSplc/rWD0avO9zb3Qfu5S+9v6MrP+lTEsdOVyjiZsKGy5ifPPuuM4mnRi8RuM2 pkLPyc9/YbwcmBxrpUuENecJCbJnyNQeVIeIVTnTio19yrk56YHo680oUtgkAc6DuSR0PEKpo4GK TJwZtRF68/2/pHsDQejnC201SD5ZJWupCV3mKSYvfyH1YU4y36NH3hj9bt81I14sqMKOvGEEUPxN f4Lu7VdtN1aeR68bs6GunZyZuCz/kAgVo2iZlD494hUhNYj+R5RzGmXHEIsLpgnqha0WAJHfm/EF AFOp2raQmLMCQzQ8SWnB63Z0BzTW7bV8RlajjhHiGZxtQh2lpb0H+IHj4Xu+qpcFiaMIOkX/j3E1 DzMKjXs9cabeu0AMQCa7c5+pNxX9fxat5ZQR3kZ8lDV5AT7E0BTrAZ1FqjJ5PKOpEXkJVwZ156gM 9uCDmFPabfAniB2EGhh1RabCJ+9xkEF30tcXeoJzfY48H9KEb/J/zl5CFyqYIWmjSaCg7O3AQIO2 44vc79BffISR6/9sSk2pzFKaoNIuCbzU3+eFccxtl6+AKv5js0fOhBflnyrqEfKVq9+ZioN9EO6R Ds9seb9X80BffM7JwohUsNLmZKUpzex2oMvE3Sper0QI0urDtq8SenjYNpHbUCOVps+fvFskj4Z4 TnUwRMqxx473zGFuy6T/vbb75ae/b427wyAc/zHOFlFOAtePQcTjGAd4il3sNRa4Ag54drXSZkfB pNTdLRz58tHSlSio4a+YHzCu/HOZcdbhtmZLId4Pmnyw2QxFP41ViQaUoHpJrBdIBIB8+yrJ6gKi hTj2RJodg0T/0tJM3rg3edBK6Hi6P3PPUXWd/wNX0CFd4a8YjE5rWYLXNDp+TRCBTZL1fSW6AWG/ bR+cregSJho07xaOKYTck+cpulBc9SpAFWse6CUhPEGo0jksDghFCaUBeuzXvqWC1+iGX3nNwBLz JS/ZOo4ZVld4zu4zUOVpxboT8QuWKbKD4WFrlJH4QK4/ieDGiTHrByQ8g4eHVR/YP48G/5gk/HnQ b3tUgTiqH3vqdO5zcndZva1rxq53dZaxF1q+EhTEVxUgVShjTGIpwTOjTq5X/JGW3P9u3wQRMijA wvarq3cRpfpC2/gt3/W8AmhvR9OYfyaVMHz2AnesNoAmejpreANs/jjiJsLI76khqBuBJV9mzEkI IZN1ehkV9vV8AyYWysmyzEp3Iy/uT/b0ccX5nBZT9cfL1VxkvBc+NbXYUP2evEVAUwmffRWFSDFq WXUT1ISA8+Hq8aoZ6Q1HHVh1rYNNKJrIffNn3JCbwivg1ci8+iH8zv0nQZswAw671JD+AyHZTnb+ B9XogFj/h8TipVgRAe6rrlpas46OkdsbEsp30QCv56Uei30ZZAmjw5ahCoYy/Sn0u6bweZz2zo2+ eMBLUFPhWBL3UZC+2OQlcc9WFYCFgMRWIxSGHHMdw+PECi+kRC5Kt8NbOpkKVtTDp0WWyt3Eaozi VWie1W6Cgb5e8zgwH9fmpjJFtKbSLE1MmgY1Rw9NMxISP0fm1Tb0Twyf8kVFt7syfmlA2BRpnOIo dOI938rAR9d6legpthUQgR6/OWSxGy9bQTt2DcEFeUkr0uLmVSMxjiRG5/6EYHUKOdq5NKmH0vII 1L/rX4yRHVf8/DcMGZx4iLHTXccIwfVUcDm57NNTttYjOFm3gDR/Ph0wfc7VdKjCdj3yop4xjJRV EOkhugUpmiLjoOI1KZLwUpo9SGiS/IsbSqcj92KkBUrOJUyUw+34bcrVeigZKhwn7eHaBfyJWJGT y146by8xPpH4uxqY60zdVFVNatlzmX/MPuUADEbh/65Ub4j+7/BKOixdUSQj+YNa2kP7rnGoVkyp XOKcrV/zir2Lel/buYSf4J8Yh14Y3aPLagak8tfBGEEJuqr2e030NP/X2H15QE1237OFs5xdShPJ 091Dli9iqabx03lF3Ar1MsJhUjM9ijmQ1YOs6i6UGjG9oHkwefMxoew0CXjOrOGnMCp2jDtUawi/ JeCoAGCLEG3TRXvqDbyMShkQ5nFC8/9WUB1Oj2PmTV1VXYwuoIMtzuwggPVMH2x03LnkQHROmywB GhGtQKc0puS/1U4JFi3kWFwI3s9+cZjzV9HUA6Av7+ZyqFr9de4hNnffx39snHQZ//RCmAQSUqlx 8ePC1jLAvnVpo1enysg8ED/FCH5NOt5YMI5MpLKaVlI17j9lt2m9/iPCNlL6oQRNLIkdeiiLOSg3 nmuVKUyJk6oByaUD+r9oFuwlazB3a40oWz/xYI1J6PWRz6CpqaslgN9ZkzXWvfJEF246/LBDGTrb GIFjEjoto+JFjATFC3wvtTC7aKuHYutU5zHHnS2l2RzYqxQmWSZQ+jN6Bochkl7T2aKv67McXR3n z2nCkvtSwkbNx8aR5NXId9zwVeOHa1kX3ijuTPvNqZ/swVL3DJ66U4tfsqHYJrZANc8C54fG4ujA rBe0KXhFsE794twKsWxJBS+14p/FYhYU6fh4meeA5Iovgp4RllVM83cCIzyNEez/adIEV5/qfMcX LwwCE1pzuGTpkBr+5MSy7HmZJEiIm/ZS1zEKmxTRjQzSIpNWXumOnGdGJfDJlqoAYrGWuQY1NZHR y7tDGj+FxXOEx1CWvAv/OPQ4BpYD92LNBwjeXL+3XGD/04r17Ijl8P1ubIguaIa9cqswA/ljkc7s h+rmzEMU7LIFfgzWj60+eOc2RohPOWSbcytjYm2s2sTWkGklh61SqiivJUUJXZCirgHnls2gApsX ejxDxTKFVM1PEZSk+ThdAZ6ofeSNQWNf/3uCLs2V+415BcWBeqlIQYPYA5lk83i+sgkh5N0iQ2PT UmKHh+GXaMWIoldInfM3IVS6rCqLQElAkhOfa6NN7q5LOqujrXFcuP42IlMOHoqJ1cXFBLJI+wqY QTUk3rfbF4StgREGonyCMMlVcxWhhTa4tVHJVCjT5AmtCAOo0EjiDDHBYmMH/jF6ZfRcSx0sZErc 5xUyxHF0RXNla778djQhm9MFJLDXfkTUqRsu1kxbmoWt38f2HgLmJKMlTc6VMc5j+Fs0RRMk269J uN5hhMwBI132K5HQJLtBEAqfw2LYz6XEAvu+BWOgZIR35bL11Ec6vTkOGk79k3O+X7VNi5r6uz2k ly1IAcvza+SNtPqlno6pc6rffcxbbP6TMy+8qO43DxCzXiEbhtyiuniP0cUyDLXq7OWDRQj0QL9R b99g5+MmD1CoNctjmaZ/hAXskiTI2sEs47RzRPQYPY8R+dG9I9Rg10FXUfaxmH0+PvVWvDCB+xxG gck6rgPAX3iojXKz2EpFbuhLRBi+z8q8MrBubBLm1zRZucfH1wB2hiQiyelyCuMi6NIyajB+qUJL fzocU5htlEnLcz7+oEZkkOM9EpYjoD25ovjvcBBPWY68iZAUSBDOwyvhkA/rvn15VxjvNKPQFTZo +c7d0FKGnqNh4eXTQXy/S33QQrV0XJuGr2sbmccHumxWdgf97V4DyqpJ9ffkjhChvFBRsY0uqLGt qaRJwyIQsOWsSjWboUhuveKxf8A74B/B86cQSyx89bnbmZ5e/xXSr8WVZlaJTknjsC/6cLhBAbIZ wJsR65+vsTHwdhIE7gfPLjjuNdqdUB5VmSBsDmdI8S8Gj4hqjlpzVD4fW2psgaUkjaxcBHltQfpy AlP4DVSn/E/NAlS7Uc491+CqWbvuXlrVGpCWUiyUmvRrgoMFRTlEiAZwTZfe/Z8lE2GwaidaEJKS mCboA/NmO3lm4PlBi0m3lQ7g8c2dVEymRhJC4Nyg3DJknZ9O2i300KNWFgThjr8fg4UkLEk0C+dw pb3xTzppgk806Nx0VPmng+7LXPwyeylTXtlITRMdTs1i0NTVNVtbgyJ9nJR8999bBwlLOhaNw/YQ gBxzjZF4Q1sfXbf7du9N1zzI7o7VaKd3IfOoo/EgI5pqERtssZyxggajvjEKaopR0gLcdpB2gZ/e P/iHMwUFU9WtwEB3jKqj4WkkEKzBr5FEDLyP3l/BF56+gS9ZPVdzOcfGv3k9VeuI9OwYyhLoxMGy ZkbnDQip98DqHlD6uvgg6DoQramuuxIBxsjpPQ2o79one/RpMg9JMjqysQtfsSVjG7m0GaZUmOxD s6oRGXjrgrL0bEWvZO9sJHxscPmkdWWB/P3v9l29cm6im3Eg9WevEeAOAAzhDI6z5RXO+qVJ2Slj r0a7l7Uo9vX9R4eun/cQRjTbkgu8465kVMd+uOho50NXPQtGxbuqCYrU1dYq5pAX+PlyHiv3FwGh Up7iOfwi2Iu8LLl+DJhufyTtj6O6KMwuhSAz3d/zJM0cZhmsH0NmMGT0xAZ2EiJYcTspVv/UyvYA UA3m5v1JJk/+hzDBkN/u4Sauo6Dptq7h2yMskS3mWZSiDrtkbskceSog/LZlCS4KitUHTHTYv8hm IY79+egPLI6Ac9DnJAIeFJbdInzA09BT5Lr7w7sMPh3HpAe6Stb8yq8O4nbCMPvd6h8mYX49QIhe fCPACSp1B+ltiIc2npZ/5Of8Ju53FScGPHWolF9dEi+DiNAkNWwExbQxcAh7WyfqQk2MGmwkfJmW rCNQ3oR6FeSHrdakO1Wk4O/pucwNyKmTM+b/1IhnEcb+Wn0zFjR+g2njnWZG5OsVeWSo7cDTtvNx 9b/UI9PVwibgFseQOtubdjMxBP+fno2pdrCrZhM7m1lLJwoaQa29UoVZd80VltYuJZyVgP+gjDpZ 0QvysGwpd6ncd5I4mKcWSdEHu2JZkReEnonH1yk90LVGct4uOtvwkPlhn9aXYjgG5fWW/UAu0sdl DHKnjSEIO8p6anN6wLwO8YYipPPxo2IaXAKuSbJInY0PAV3KjBdNoCn1+QTVfgpb4PB7q1JxEDiS fbJGiHGYH4d3rUvB+xh2A55zwoacTZvmH5AeXK5IHKRA5fdISohpcljPJZ1iYptPGWxPOtVI/Y7X YnF8MWytdDV34LSQG3fRz13lF+lqBIZuBiVcWoJoEFLVTqFoEWjuJGi+aV7AP7I7dPmy0RoIBQmh KugJyUcERdoPfdZUztfNA+Dm4yVfvmSNfWgbbOFlyANzhhfGKRdg+cAlDBC7gGKkf5m6mbuCq+/t pBbF7Xzz0Q6x5FjXI8b+OKFCf/09dfDWeDbH56URNBmLFMhKIhaKft6ysyfTs1ea0q4SQXJrMR3U OHdnxw98BMBTqDxLIx1B4k3mv/LOTlly6ZLa8B1w1ZfTuiUcWYiCyrD9MRkrIZXXydSlv/jONIfH AIzbjO3l/EP1aCIRehwPGkokljIHy2trTAwu8Cy1Qp7YzXvQvElN4B7Z8mNU2t9+RKlMi9diehvI FBa8RjmYWuCibcz27/7KGJDEUUEejfl/CQkhuTITYVKUnmwQj9EZ9w7gdWdZgkLrOlfg5oc0FYE6 JggoFm3XERxDzQ9H94JKdiSqmwQ9hfGq7RXFeYML8HqRJNMeHROkxFNgMNdCQbAU+6/wjMv3PCBc frdmiQIIsVnSzKiulL6doXBa4ZMpQRKPL2F/NzEBF4c92Ghdi9u+X9qN+fDa0XPAvffjTuH+9ZT+ xmloprI6HR0qJOdNYO+DNs1y3zoDf55I+uEXsJwHURisfNcHexMdpB4ZTdC3KfHCobNMkPdlIBrM z3Dne95QuDHGexTQo29fYZ3bPTMVMqenRC1soPfGKFrfibbXWXttHhYvDpjBu9xsWf+7RT5MtGC1 UqIDh7+N8o6R8sYTe3iCWO2jJ2h5MWbKfVTFRBSMy30kyzof5HpClaIFD7jY9IRw7G08CGkiBS0J NfvdmSCaN+DRWR14x1W6fTMVf6qikYJTBaxdWkl/CHMRJtyaBkjODkmqfmBU/tpSCukGDKaUOrsS R0R1ZX2bgOJ3HeXLJBZk/CC+hxJ/rYluDSOVK6OgwN3XzbU1fEUb4M0EqYT75goksCjjsen71URV cBPOkan74vnrF8BwcCf71ahVIpcb1H4OTjzIBhrTDRzhZScCjuBYAYbBqYy67nP5mGwZpsMx5BRK cmUo3OlMC7pWHCdVOP8qPfopKkfo9Ck44i99VYF0vYfAQxHB/6uaq9cglJqM5Ez6UR1/MqC+QJxI nVDMc/UXNfHNd2WkHAwkRzr4wZCUQYyDgbWpDc2dTzNLF3dUH40QK4jxAZaE3yYIoMOLh3OyDNP4 g5RvRaSXPavJHOaKlsXRRDfSq5zVytQ0FOS0T5YjujR+LmjcGvsgp6IGhhcHKW4n9mEwzMHiYBMG 0yGzS+Vzzl1OR1DKAJ/eJoMgF+S/iqwtQCnlMTHdzYOuOn3peK2h9vOfz0PUC7y06c7ITErzKs1W /nyxCu+DLAZ67b5/LRtL4tcFCkrV7r/Tgv3S4G7h/JlzmZWpbJUtjqsVVjBnNdyxf3k3qAxQvPsJ dYM+BLkmxyaTP6r2P3ay5mz8dRzAxOqk17aV3jvJG1jQRKNfYAAbxvvlfWHaFn+gh4XXn3hq5o+g x/cdFi59jMeUPWrZBusncDqEb60Utwa9Dbx5KUJaPIBjdodZK7j+1RLDUQdHXAnJSDbPnO5anu7C tDOwyGtiAj9jGWqdcOiDO91Tfyi28oL6KVlyKXE+vcWWned1EXo9axPIQKdyodsyYxkiKgXRlWTo 1gKVQLHSFiBacfV3DuHq2KCZk9MA/S9vRBLOW0HhoEsMVfFPJfmHmrEOwGwJMTo3lDzg1tSDq26H 4A8Ira/uByR37VIxBPwL4G8W2Tn+PwXPetbXVTEtv5sYB3d3p4k3ngIJtrTQ/E2ZQweZXGQ+1cqA a0GjzvnfegqnYx7df9FXj3cpjPW0lSE+v6UkkMRk/lF0G2xwdelPIBT1D99ZnyDYfzZL+3ES00CB E5PwlVb3muei6m4YTXg54UH+CEnwKVimwKmKjG3jFMV5Ap1PcYBPSOPOYp7VEqQhGul/lofQMKfe YBDRtquzzixQHUCb2iwYL4RH3ja/MXjDBHX21AehThrUJ1/dyKwvXg9MCHb1ozXh2YNhH7Qb1TcN 5zqY1lihmDYrO+jxFdNepJhGs08CmEW5dtQhCft11UPqegQMT71svdrXFsGqf+IeR0jWNVfx/me1 vM3z26hIUC6NhUVFrf9DrE4SVF+h+NiC9iqbAfZ7m1D0MBz3INNtczuVuKdbID7+2hlQIfjWjVkV M94sR2Fme4UCf0R49NmHekCNBINkpaFwrl1X7IZ49O+sB7YstgJ27bnOeJxmq5hqsoHZK+OMd5bg lQxs84/azRXxOWmChNKPq1kqaNdSuhsrAawcFNgzieM+hI0SS6xWTq4Z0vt3+grlobd99Bi87Rzh iSjLf7SiEYOpalmbycrzTIqdpRUcgwDAT1DKIG566fdjKZCvhGWWH782vPdKsTSjl5fZDklHxPio L0nnBUZJ7Bp20aJCzkz9mCaMfAm0hnI4ZcyXJPzflQsHX4iAZesSR7zdShVXRhdQZeM4Ov0FQ7gz 2SIcWQNvoRP2skoib/4FQQxdTYjQOHT+9ACIJnV3f+yyimvHhc7vXxVyVhFISQVREfv8nfdaI87T dKEEA7e3dIGU/iycCDoOHDMDu+Z4K4PXsAwThBgp9FtGvrnBKX1LptpWV8N1+fPe811MuCcLasyI WLFq3I9un4bGswqSZzVpVSv58fAUCOjxyMRWUiEY8eTrw4jLIKiCaJOcm3jYaosqZFP1qhMyJzv9 cCdtbDC96tpT+jsf2Cyx2T/Bjzixqx1OGARxZ876nZ4GjMeLOiW5ykV7DU4XI9oL1Gk7ZRah/F1C k7qKnmmxpgs3y7U6t4+Oibzi+fMJPGYFKytHl9lYV8LXLyISVeltfhPpOkH1E3+dFcB2gSK2BNmG l44XHz043cgTYe8gOSTYwPB3Ml6wl/rjoWyYC1vF+2N2tE7epg3V911vvhSGW0jw9cEnQ1IyBj3u E6BnQTWwVL+jebagLRP/4J/lfFZgdUF0VyEeXSfRekN8hBMmrBpUrl78TBZvsvHkt2Kh+zMvjBAm 7BI5QI7hFTl73rkmTjAo8ppjs6Bl6WOLeQiPOJH2f075R3nquJMPsmpMLC2uiyyr3Bixcs1HkEII e4JEXPDNrxci8in5Fbl1S2nxz4gKt8mm8SPhYcgDrXR2KMWxwPScwjJAeNfx1238MC3HRySyLgX5 aglNasnImijTwsltaIFnytY9MiNKnqjdSRCPSTdvcHcoZxpp7Hz6fl7gq+WNEi3qRd8rOoWat0d+ cHN+zJ0jcsFU7UsXhsRzEvjY+Ky7JqxwTc4jWaGiXiQgYcA2hcCly+niBvNrb9FORQDcTRkSu+cn EJEqt+IhBRbE8q7DmRDIBdVxmHCqAnvoh3VWZRNyG/nTAd/vHD8rQFfSKKkKZtitk4knSJ0Uk0gd 2WKZUzYlklhbtX6Kajf7yBlJm2gCyJPeFbYF2ojtrQY5MscqIls20HMmYLMEVKe4USSv25CdEPM0 vA7pCvblv040asrfzD6yaazANB2e781aK6imUuTBDpA8SgfaU7X3WB439SvPU2t9ds68woJ1G6JN 439IFCZzccSDdo75aoLn9O8L5ssH6EQ19ViFx/UQmkVnyNN8P5vnSBYGih0z4+55ETBUPJJzzhnW 3Uv/1SX7hIHs2ze0o3aqHeNd7EUmbGpYKgZZVqVs9lPw/Ldqyv+Uh+Zv6x9Upsm3z5ojZK5XN45z dDsLZ9mejcvZRIbd5KO0FhhJITzKypl5E62zSFWVc6uuV2ptTjGw3Lyw+RAsCP309cHTtDUrqQhm KThn+Ibm9hvY+hFllwTqEXpXTZZyTg075O3hzrpeX7QcXgQHYP5xlv2BGiVmRLVCbgjZZdMf/4ng REu7ZlqXP+xzNR92KT60itGpYLR9w3dVdA5jr06yGGPny+dqFPArr4w5Y0adFfl+5A/WMoJRKbtS znJR4oxk0+Zb5wet7Uyz0A3iu0bmnX67uFiWWGGSWptgRPNRdT7lDPOmUy4PDu+zacLNk8hErulM PrX8ahHAd5eCFGUOgtadDtWwJMv8JFxB1Iqo5seUp1JAogKErMzn1sLGHQaTwzYo0PfFTPJPva9a I+LzMCWNgzJj1w0GVsXxVmz2z74Ju9VMeGMb89w+n8lJN5MlkTzlunv4ngoQdVPP+jOX1Q1cFLXC 7qhE/npalkaE7qJzf/VEktQoHnTVSV438xSk8k/Q5mLnLeGcfILAUPTucCQjPcEj6hzJBY1ssSH4 bAU/CSiy4krdbgdKkzPdAaM0BzQoAzHb1YTSNTslfRYmVLn+V+4lo1l1IrUDMJlaikXWR76dIQYj fhnHhh0hRCVpB1dMPleP/Z4Fpni9U6WPGQGPmmIxlSoX6i5tese/N3sYRec/qznQpqMs64Lm3uOW ITD2MXMapIMjPupJn00l04+DZrisX+qPa0WZQ+JM4effTbx24X5q4heY7iRx1pP0REGSbYuDAOaO Ynfn4323aqL/fWMJcAUW+cQS7DZteWdlAqneWsJFyQo+vaPh3hlPknwr/ZJnSmkeFONAJr77NmyV jt0vDXPzE0DraZlDLPxdfLYe6udX6LhFjqVubiHDF7k0+xreJD7ZO6c9kIZT43Tm36p7nvlWjqC7 KEkRKwqYL+z17rMJpqDxMbvwhYG89n1vTUiV00+B/PCusA72FB8PspkWyVLn2IXlDjy29zbqMnjN 7Jbkquj6w1yg8fZA+LrbZp8Cnfd7iwBClzAUJXZixGRgXVXN4Kd/B2gJvkms829vIoTMp9IyrRPo icwmahYBSxTBeRraTx46Rh1tdLezBmBg9++Z9NU7iYPTz8CK+cF60ehoUjth4aMJ0GphfShw7r3w bvy23yPq5P2BJd5SHJY4dm3GATa3T+pFZgstfJxC7rMDXWhPjGsdb4AT6Ft+PiVEZzgnZTfGw+hl JcNIBvEjGecjyqPqyYKFELE0401LS+0SqU7b8AJX+MExA5i/4ToaP+spUm3mkgtObzuLpvuYmmhx Lmonfi1oYmAXaF+/X8PuthyToY91KclaE8sz/lWdwvva/S0BF+C6uPIOh2aBz3S1FIeuIQ8Nj9GY TyRtM7dZBZWkasIULnIDWVCWt7X0x9j8QiN/hnodz0izwfGk+Z4NBAHxx7EJj8ZloeV+bwh+HtWu J3RVosYpTF6N+GurKAGHzqYx9DyCPx5/oGyLO2VFkErjXKEs4VQWblbvJQXLrC/4xM+rcnN121Hj Jhq3AY09cnXJJymB2Mqg2cKIipANLZRbXj6l9HQfdij+tPRCfiVxKUYXGapYiJIp0K4yZ1LBdo9p YuySjrIaJ5ckTdIE8kpcRneYd3b85AZB3ZyBkrmVv/J3pXS6fMmgi5+kDqtJkl+kEya1QZ3W/PWE C1xjpNIWr0RZdfYsJsMeVIsOkqV9PQMps5PC56Qv1EkcXGcrbkaO3tiVmzW94PejTUMwrFIoaEzG dIga+BvtLMbNYSa1k4LIOltDmkVChFk8A2D6GNIVJlST0IY84fwgJGL24euf8JeWozyUlw6qYzfa Alo5d2yvBrGaUpEjilOPMkdRYUC0CvZNe1LXCI9DGQ/sriy8m+a43X7GrvR377t8swQrWC3c8RPk wMgDLEvcTRPT/RH6gcHAs1zp7C8Em5KutP45TupaHnEfkrZweqiyX6ltlTV7Wzj+rrQnuib8o6yy d8UbpTN1splVkKt0PHesUrntaFaC9cVNk6nWa5XXia36+lKeRyyhKoUpNVgWSq6x5XpOsI0lRyUI xkhpqvg6fVC6jTA7ol8d7b0t6s8wvV1uAWNQFZldoBVMsWfbwjVxgQYIyyIPjwP+Gf1ScpOl7e2t Ry299ApKuYbRmZZd/kKwa25vAEXpsWcZlBu2xTGiyaWQXJ3h9X2MWRqj85t5kcoAXRsBV+LCNEWL 5ejjYgXzGbPNTQSIZGcdjasFLSoZOMa/V8BPLolJnckBh2Ovheev8BPDhb9PX71VGjOgjW3ctGVL RJlJltMImiZxB/nh1KJ3nTMm4kblOdLwtm+HSHmsFsxgetEpbsakT8vS9DVRoclSt2vlhwkrW1db YFb2zIvBaJpoqTzMOtAR7RPLl3ya3iDVtGpUj/fZR2QdPOxRNTd2kaVzlAhTdhCRu8duDgKOn05g J7YlrRgQ4GonpD/BH0JHTmZ7dXQS13Warnu0DNju5lMpFAMLAUzsdYKo02vI+jUW+nu8yvnsHW8X dgkYvLAKhptzVbZImW87FywaOMS9th46652RdbfpLBKC2v8vFu90xyvSasfO4q1xoPzx/0T6vFA5 aFva9uQlHK++871RrfCHqFFs3iRX+VRPj7y+VhRDJA1O0rLq5p0i+yBpd3KhcvE5wc/47YsIVggz r2A7rqUaxW5NY7rmva5y/u7BicpNENgZsGb20gZ+1Zqh0LdUb1ysebh/TeFjZfS4I6rM3QfM/fwV 2KKumAYYXEgKEkaq9YcNjq6WYEiB4hnDih2BtwYjp4fgv04XO7aIA2j9w9KGocFQTFAF64OqOT+b JiKcQY838hWaOwyy5rWlVNVFr8GwXAxsZfWl+2J1AJFkQl0aQegYVnVP20uXh+qvKc1xoTIW5fhq HIpmNLMjwuPPdkNSJO+mvD/qgma+/K3maL7dVnweIeUms12ClAi+NyMztkNt06Q4MDn7UBCs26C+ AVzBoRILVUmEUp7LK1VbzXB4c+n1w6qbGpQOEsjVdMbpvv2EArVxGHC0YK9towZLbUzBzeOuk6NK 3GORYQewCrGJiqCiLxZT10j4cyF08XDb2dJQ7WixvccIip2JYFV7d+dRSY2S2/EsSOjGlfVhq3jL jx65sXMYjpQFHcI+s8+PADaImimL7hy46eR2A6gh1vihRYHG9252cTTC3O4eH0jIjUPmT/BHdigB 1dTkcQTr38XWBPni+Ec3ZbEYGBfXYV/ECHBec9D2sAchcXWZ6DfOc/l/pnJRUIzV51MhTveucxLs wzG0VjLi4bXXBg/8ZgBTgSEo2KvrsiPynaDVgjS/6pXYcL7nLXbZaCsXz7yT/YhHtrLF7S4RvO25 JJlNIkW61cFOLq+cEresAtFk9jr17yDopr3+/6zrmXJNW+IJDRpOOPyJK8L5HfYKOaEAmK7je9P4 eRYilqBGoWuMZch2Y5YHpaE4pwxvwGhY9z5Q0PSLm0YUNFysEB6IcFoM/78t0FgNgj78JVSExRsK /Bfwp6HmBeBOrov2/4eKrdL56UeO/SJEC2nyfP9jS4+bvOkiSL/veMAk/HyR4oEi/bRyHkjp4716 4CkmfqH/ENA7jHTJnXKu+UzVHrlCqyCwaZrH2nCGS21zCxeFl5dvVzd6SKVtCbU3TYNB1gvdq5bU F5IEz8vLxVExRcqfne1roExR843vH1CREbSKRQJTBIO+b4K+FfHrnr5RH5KHpLcH9OzsItU8vQsE z/GPm0uPS5hYqSK0ScEVebDmNIgBfN1Mdi1QC2oKvlAEVKMN86ahFQGr3D/oNoNPnLuDUNHvkMld izbNe+wPhBhoVSHEj47JhULqvCdqe5MrOJ6Ss+RDXiBs6Whq0/YnHPg371+KtaE7iHrwb8alujIp N6/B78pz/ZIJSz428N02JFaF+22goJ1tQ7swazOh52/hPs8SAnIfaZY0qL3E66V9fksCYsCkrzHD M412ca5GYDknGz8QzxeEQsSEFasWdKzZVylXzrTPXB8Wz1Pebv7xHbp4trX5RI48rXB4oFGDJFxj 3w7kOSOGtGmIYbTGirnlunCOON1lGzfw9/CHPqwreHoiP4v5etAOEeyscU7wB308nMawbN9Y0g42 xXAFJgncd7OJ9yC+DWXrfbOa58u8Vr7GqV+SLcrDMPwn5bFhktKtnJ9cqwqs8OMLAwLU8ywskTHD BibYohPEXsA+9PZR/YF8qKPOeIekotxsZLeRYQnTF8AsaEcqXXV0YNwAunHn1CBvHR/166ENC7L6 fJjAGmLfjbU0BUNRuMwH8SjE5V9hjGhqNBd89m0kOUap4gV+bpCg4HIqpQVM/imscHfQnTSYl/F6 kMWCi3m+oT/2iueP1ZNdI4PgUDg3swhJeihac6oTI2ZFEnx4ZbLTQpSfB3kyMBiiaM94B0xb2bV+ O2JSbqjAVtHEdUrL1ZSrOBvzhgBXneOQK3qiPtJj24razD3lGCiqOplJ8wn0gqpaBe9dIr9fB+Or wNelVLMPXS9v+bwMoG8LYFugrr7weSCLGva5im8xAwWbfcsXuRJ1mZuXkAjgEZ02GB7GwkMHJRAL mlZvy7VCvSkDNl+QZWZr1V8TLCMLIDdMOS1qjNtqKgsFcRic3AFftWyHgMfup/gwwbguZwqZ0KP1 SSTPjsC3NRrRTBumkQTLNzYPc62Js8ZuSPa4+7r6tyZVZ72+b/Wew/tTfVKWPZBwga/hEK9/fQ8r bkZF52dBXdIgPuwgnKWDEh20FlfX93o+CJnjn6kYv8IBcFN+nTxKQPBfcRNv87BKmPzcBSHxAqCf 2aSiLcWx8OZzWkUx8dd1z37CqJb0SHaiqLbKKh+9qe6udMl+jO1nS41y0Q7wO3lgO9X5s8O1LsKr TdotmVnml8SkBI7uzMzzGvmCcEIZ7ju4yzs7hdnqDNGprZmv4DOvW1gj6TMx7x61L92fSbmZpXfj 8JrOgc16IeBxdupbvweWtRflVGXg2BsOBSExS8fTm+v/qbht2Gnddp4W5Gu0BSjIGdskF7H6pQ2z BKTumNxGYyfY0reUpQj71JoUaP3uu3IrNQC7DiF14AKeOYVA+Pvr+84ok7P4O/+o2bBPAT0oWwNr kvfzJsDWYsNzL2bTpRkvIcrcD0iHhT1fDcDt+ypTm1a41ANINabrE6FufaPhZT4q3YbTsAvcHC+7 EgovOr6Z7SMHcg1uPuq1YnWwbXLhobBxL2BGYacC+xZ7f1KXj9jMjO+mMYNbM31mJjftL4i+e4ZR 0yGfh5+yNiqRNIZtCZEfazTgAvZjq431mGYorFU7YlkR6TbVn3DwN8PVcjyPyFPUTG4AMAqtJMeh K9VVU6f8qAA6aXF8qezwl5qHRYrR6+8trAzTzOsIMHxMaMNbFpaCshH4zqYgpcOYg9kzRaZDtnGt L5MZ4hThEL/U75/WjjSvfz681wgtxFEZfWsUS2+Sk9uW1IbPKBSFnznnxD3mLlFfaFX3dBe8Ecj8 8VJj3Wxa257dSGAzAETw19ikBOYT/sZAWRncyLuHTFXupqQq2BMSxbpVnfNowEgBR+CS0oO1KH5h 7Hodmpft19lW1i4iMVs/lQuxX1oUkYh24U7gTiXRE8O1q5npE6t7B4OAPJmk5M62zwJ/QFflNsL+ D3fl2Lan7B8c6LT9cTxzPByNrM3QErpJ58RfOzG5/GwSECQdEX0S+Q6xME9+KRBiTkHsFVn/6Z5n LJXlRlv3HFxSciPwlqO0sFjGBZYBRhGZHgWfHbUuXaUcIpM6qJu7meEgtfw2IqUKmqJGOtaj7C8U mOS/Ewen36JGKh2uOhTtSY3oHONlZ5jki2YHmY7/L1QRNhcuZWNzMWvC1LqpZC1rHIWAOS9Dzlwe nYn1WtOtKnB4g3m141SSTu4JiNdD4hcvtciChaGAp7n4JM0uv0p/6RYkIH280ninw9ReyGFxYznh d8wLny+ZdkOqTOKdkZy7ylI9Xs2FfvHo+aWQDNmmaz0uOUOBPVdHIykG/4ed9BJ0lpiZ3oYT41p4 4rQUCHeNXGaiTaYcgMIQ79mCwJZLPo7m5gBOEIYH5c2uiNvDqCAH55R64U1vLtOOotdoqaWjZij7 UQKOhGbMJiPde0qtiQFf0vgt13s07HeK4gYFsHVeWCpJJYx2pO/gKwlGzu5molVIxayhFr/hR+px tZzU0UIUNyQTDumN+YfSfSQfmypLKMfuiACic6NYsyrDzK5edUOC1KTviMjZyqxs0NhDvrYax55G pmrpxiGmuxZuKo+hokgTT1PPaLKjWU8rWZttBfelTaDs22chsg515F+nBa0JCYbpkCTd0bCsLmMD QaFuZMcCvUGAXivEf3tGvzQpU1a49EzWBwGPlDgYxiXEjbRciVGSbuME+ULnp98TdBNpxE973DaK uOeqcYVrJc1rQ2f6pas9k84Kw3KJ+VjCfGyXdmfWRM2QXmXEWuQYT+A3wZAWSDgSyOc703Fhj90H elQhpHMZ4RJ3IJFnbL3+XrWeyEM74oSUm8RbeFskw1B4c9R8Qi+BT+ge+J2Pf7QNWstHq0pKX6qY qYTt3tWTtjQOJ4Y9sy2hLXwCr1rxn8V1CLI8SYQXQ4aV8dxk1XE0455nJ2nviZlTkvzukJj85Ooh 2+OhR1K2ZTlue3OzMm+rwrUK5OFqSmO5W647QRObUUyUQdWKRC+z7IaX2xmNlzNTmXUnE15HxzLT ctSubLULfVxzw8HwXs9C3ODdfQK7KTtd5pWpABLZPRmDDv0+LofUD0Rt8TnFuMNhzaAETRJP6wmb uMWrBDm56vRYeOD/unx1yPy428ucZHTYLqCjB+i573xqZm82/dqA4OutvRhiwRIb0qO0JUBn71Cb 6FAZ1ZgtzrkcGTP7edyZaLXhyXmg/QwhCpXwSVhTlYGmXZGlzWFo2eTuBL+Tql5SJNNZqkpQ77W7 pi4BIcfFQFEPXaG2P/4/DlO5Ngre1kThu+EsfVSrFkG9y8TN9cMOvT5QTYmDZmGdgLynT3aL14z+ KJEadsOPhjEF7p1K1MUoQWuR4p4Ash3uAowmM+1f6vl4oN3zWqQMD2jQAJBAg5fj3dNR63GbdxqT oN4Ff3M+jIbbiHNfNWsYLTMnJ+93l44Yi9pS/wtxI5VUfqZskKAx83dSdamz327cmEfA1nosONQw 56a7v/ZSHWL8mx+k6l9s5DtBVqp4QPgwLi0HZSSvzQc8iT7EEHXCANZlAjuiIBo+Cd2pC+h/OAMw wAXnLXMrqVKt/Fzh77QJyY0hp0tlFRT57hGaUEyYQiye07NQIdxls9jihZkNamA2eP2ctzx0QmAn 9SRupkDWXXcHQ5mWBO5TZat1B2wpKSLY0fCbhdybXflWzpXe3tiDWRNijNXtj8Fh+pWnFshdvgp0 Ydlgn4LjB9nC+9wN/0xMp6wvllF8XSN9UVeZKkg1dkaMI1eKzAU09gOZU7NO48yq1ekwibYgxinw CbQ7i+eDXe8MU/nzYyYm8CMesCwKNZtw4b7n8BHkI9+2DmkucS/C3kZwA2ztcmB6qDf5RIsHzGBN lCkD1JKFH9g1p/ktSInZMN5vQzz5K4zOJIz3eCbKR0KfyHx1uCEHtN0+k8YpvHeoyzZ2njPEHAqZ 2go7Z1KZNTNjCrpLWj16f+YobkdvxhV2sTIrbrFRYmsePqc07PCKnt/idL99l3gwBK7qnoTQGnh4 gQeVDPjU1xlCmbZ6rmPeKl9w5I4pjsKT9KRpAZbXJouOjmvDx9TXLZabA0f6kSjt9viI0GljLOfg q5HxGyuXrxHFUBnEzwagVgIC06uQAGBRlARSQkot9kQap2aF4UiEgJJmPmQqUHFqAoJpJgtwzD8G AMZfQUyohbEMkn2U30S1l3Hv/dHAtDY6DO0stPagxdoHEYDwIAlpGKKfZgLbSnYWYQz2HuJXpqzf QTK7FGGk+ADsE8pKD/f5t6DWxrpFlWNSn0FykpZ90wy8HdsIcQGilUWh7ZYNn4cH3k+CdSCaSetu APtG3r884ATpCOtAXYpOfYBvC4r0lCoPGvh0nfNGp2RPjOegFaUV9D8H+VQo8F/KvVMzlHDQZD5U Ndzr4MFrc/E/DL9DkV1e9dsv08DFsN9mrhMc+w4e/z+FxMdez5v7Q/J8pk6Cr5mEaNelk4H/Gem4 7dYK+d0KQegutVZz07Yq10IY6ROIaCIFr4+PN7BOEhwcC2ADY7xiGUCXqkdpOv/iC/yDJoRKtpie f3tGFD9VRbtqdJdkL3VRXY8/Yp30+0UN00GiWueZ/zZnea72Z95y/38yU/UlU0iO8YylcN8ytpD0 bUlUEZWcZ1L81BcacJF7CYJ21x4xiatsJwwVYDvEprvGOH52wVjncY3IqYhx7RTYHac0Dj31ppWm W0OrTtv2+KWSc497r2AV6mxg70AcVSLjn14nMBK3Yaa4IYkcF9GvA/lrAYQL6hELH+S40bGvJsOZ 8VvBwM2ZLy1V2thgzrWyYl/rQ3FCn2yoEnKP46hOrl2wOQA8HudBqAzyEnQyHCw1S6ykNiOvIhQI RNKOElnqV/Xyz2i1xY9jv3g6zn2X4xYbYlwWRrD1jTqV2stsXc+QaJoiP86oZzztIpLhYTCXrsFn caXgUbQz7xQH9jQwVV+YgalHVAohb/iPtlU/tB5yEACqMOKSELlSvZwzqorNSpur8+CIltuENJDE eqVmhr2By6jHBB+sG2/ytFbOA2qX5ew59KTbUZvrYggk71prkUsVT49zBfMuYFDkmDXeKQIaLJtS JboTp+1uqkMEkm1r5Tkv+s82U0myGcuGe1SNNnKoFfIaisFKJBJ7NCQDKZoj0d+bMHCnto70MqOm x8LY57VTWho1m4/519FaXv1Y0RcU5RwwIJxvHd+VjzvbXysjCLbbuvcbrKBZZlEIl3amLnTXTBkq YLJoPSBZhu0re7Jbei0ouED1NZBuSGoqyw2TRi8SnOSHahV88zSD/FK1LDalakQpnbUyYTPrK5H/ /VIPbSigs7U1tKVxcJ0cp6RoATwido5chTbnC/d+lYuQ9SBc9KAYmyRcc7RWODPOZCwcf1BdMFkK CZ0Irq1tDDVvpXEbCmk2JCNiDz0hnj5vXZ6o `protect end_protected library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity mul16_16_mult_gen_v12_0_12 is port ( CLK : in STD_LOGIC; A : in STD_LOGIC_VECTOR ( 15 downto 0 ); B : in STD_LOGIC_VECTOR ( 15 downto 0 ); CE : in STD_LOGIC; SCLR : in STD_LOGIC; ZERO_DETECT : out STD_LOGIC_VECTOR ( 1 downto 0 ); P : out STD_LOGIC_VECTOR ( 15 downto 0 ); PCASC : out STD_LOGIC_VECTOR ( 47 downto 0 ) ); attribute C_A_TYPE : integer; attribute C_A_TYPE of mul16_16_mult_gen_v12_0_12 : entity is 1; attribute C_A_WIDTH : integer; attribute C_A_WIDTH of mul16_16_mult_gen_v12_0_12 : entity is 16; attribute C_B_TYPE : integer; attribute C_B_TYPE of mul16_16_mult_gen_v12_0_12 : entity is 1; attribute C_B_VALUE : string; attribute C_B_VALUE of mul16_16_mult_gen_v12_0_12 : entity is "10000001"; attribute C_B_WIDTH : integer; attribute C_B_WIDTH of mul16_16_mult_gen_v12_0_12 : entity is 16; attribute C_CCM_IMP : integer; attribute C_CCM_IMP of mul16_16_mult_gen_v12_0_12 : entity is 0; attribute C_CE_OVERRIDES_SCLR : integer; attribute C_CE_OVERRIDES_SCLR of mul16_16_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_CE : integer; attribute C_HAS_CE of mul16_16_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_SCLR : integer; attribute C_HAS_SCLR of mul16_16_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_ZERO_DETECT : integer; attribute C_HAS_ZERO_DETECT of mul16_16_mult_gen_v12_0_12 : entity is 0; attribute C_LATENCY : integer; attribute C_LATENCY of mul16_16_mult_gen_v12_0_12 : entity is 4; attribute C_MODEL_TYPE : integer; attribute C_MODEL_TYPE of mul16_16_mult_gen_v12_0_12 : entity is 0; attribute C_MULT_TYPE : integer; attribute C_MULT_TYPE of mul16_16_mult_gen_v12_0_12 : entity is 0; attribute C_OPTIMIZE_GOAL : integer; attribute C_OPTIMIZE_GOAL of mul16_16_mult_gen_v12_0_12 : entity is 1; attribute C_OUT_HIGH : integer; attribute C_OUT_HIGH of mul16_16_mult_gen_v12_0_12 : entity is 31; attribute C_OUT_LOW : integer; attribute C_OUT_LOW of mul16_16_mult_gen_v12_0_12 : entity is 16; attribute C_ROUND_OUTPUT : integer; attribute C_ROUND_OUTPUT of mul16_16_mult_gen_v12_0_12 : entity is 0; attribute C_ROUND_PT : integer; attribute C_ROUND_PT of mul16_16_mult_gen_v12_0_12 : entity is 0; attribute C_VERBOSITY : integer; attribute C_VERBOSITY of mul16_16_mult_gen_v12_0_12 : entity is 0; attribute C_XDEVICEFAMILY : string; attribute C_XDEVICEFAMILY of mul16_16_mult_gen_v12_0_12 : entity is "kintexu"; attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of mul16_16_mult_gen_v12_0_12 : entity is "mult_gen_v12_0_12"; attribute downgradeipidentifiedwarnings : string; attribute downgradeipidentifiedwarnings of mul16_16_mult_gen_v12_0_12 : entity is "yes"; end mul16_16_mult_gen_v12_0_12; architecture STRUCTURE of mul16_16_mult_gen_v12_0_12 is signal \<const0>\ : STD_LOGIC; signal NLW_i_mult_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 ); signal NLW_i_mult_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute C_A_TYPE of i_mult : label is 1; attribute C_A_WIDTH of i_mult : label is 16; attribute C_B_TYPE of i_mult : label is 1; attribute C_B_VALUE of i_mult : label is "10000001"; attribute C_B_WIDTH of i_mult : label is 16; attribute C_CCM_IMP of i_mult : label is 0; attribute C_CE_OVERRIDES_SCLR of i_mult : label is 0; attribute C_HAS_CE of i_mult : label is 0; attribute C_HAS_SCLR of i_mult : label is 0; attribute C_HAS_ZERO_DETECT of i_mult : label is 0; attribute C_LATENCY of i_mult : label is 4; attribute C_MODEL_TYPE of i_mult : label is 0; attribute C_MULT_TYPE of i_mult : label is 0; attribute C_OUT_HIGH of i_mult : label is 31; attribute C_OUT_LOW of i_mult : label is 16; attribute C_ROUND_OUTPUT of i_mult : label is 0; attribute C_ROUND_PT of i_mult : label is 0; attribute C_VERBOSITY of i_mult : label is 0; attribute C_XDEVICEFAMILY of i_mult : label is "kintexu"; attribute c_optimize_goal of i_mult : label is 1; attribute downgradeipidentifiedwarnings of i_mult : label is "yes"; begin PCASC(47) <= \<const0>\; PCASC(46) <= \<const0>\; PCASC(45) <= \<const0>\; PCASC(44) <= \<const0>\; PCASC(43) <= \<const0>\; PCASC(42) <= \<const0>\; PCASC(41) <= \<const0>\; PCASC(40) <= \<const0>\; PCASC(39) <= \<const0>\; PCASC(38) <= \<const0>\; PCASC(37) <= \<const0>\; PCASC(36) <= \<const0>\; PCASC(35) <= \<const0>\; PCASC(34) <= \<const0>\; PCASC(33) <= \<const0>\; PCASC(32) <= \<const0>\; PCASC(31) <= \<const0>\; PCASC(30) <= \<const0>\; PCASC(29) <= \<const0>\; PCASC(28) <= \<const0>\; PCASC(27) <= \<const0>\; PCASC(26) <= \<const0>\; PCASC(25) <= \<const0>\; PCASC(24) <= \<const0>\; PCASC(23) <= \<const0>\; PCASC(22) <= \<const0>\; PCASC(21) <= \<const0>\; PCASC(20) <= \<const0>\; PCASC(19) <= \<const0>\; PCASC(18) <= \<const0>\; PCASC(17) <= \<const0>\; PCASC(16) <= \<const0>\; PCASC(15) <= \<const0>\; PCASC(14) <= \<const0>\; PCASC(13) <= \<const0>\; PCASC(12) <= \<const0>\; PCASC(11) <= \<const0>\; PCASC(10) <= \<const0>\; PCASC(9) <= \<const0>\; PCASC(8) <= \<const0>\; PCASC(7) <= \<const0>\; PCASC(6) <= \<const0>\; PCASC(5) <= \<const0>\; PCASC(4) <= \<const0>\; PCASC(3) <= \<const0>\; PCASC(2) <= \<const0>\; PCASC(1) <= \<const0>\; PCASC(0) <= \<const0>\; ZERO_DETECT(1) <= \<const0>\; ZERO_DETECT(0) <= \<const0>\; GND: unisim.vcomponents.GND port map ( G => \<const0>\ ); i_mult: entity work.mul16_16_mult_gen_v12_0_12_viv port map ( A(15 downto 0) => A(15 downto 0), B(15 downto 0) => B(15 downto 0), CE => '0', CLK => CLK, P(15 downto 0) => P(15 downto 0), PCASC(47 downto 0) => NLW_i_mult_PCASC_UNCONNECTED(47 downto 0), SCLR => '0', ZERO_DETECT(1 downto 0) => NLW_i_mult_ZERO_DETECT_UNCONNECTED(1 downto 0) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity mul16_16 is port ( CLK : in STD_LOGIC; A : in STD_LOGIC_VECTOR ( 15 downto 0 ); B : in STD_LOGIC_VECTOR ( 15 downto 0 ); P : out STD_LOGIC_VECTOR ( 15 downto 0 ) ); attribute NotValidForBitStream : boolean; attribute NotValidForBitStream of mul16_16 : entity is true; attribute CHECK_LICENSE_TYPE : string; attribute CHECK_LICENSE_TYPE of mul16_16 : entity is "mul16_16,mult_gen_v12_0_12,{}"; attribute downgradeipidentifiedwarnings : string; attribute downgradeipidentifiedwarnings of mul16_16 : entity is "yes"; attribute x_core_info : string; attribute x_core_info of mul16_16 : entity is "mult_gen_v12_0_12,Vivado 2016.4"; end mul16_16; architecture STRUCTURE of mul16_16 is signal NLW_U0_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 ); signal NLW_U0_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute C_A_TYPE : integer; attribute C_A_TYPE of U0 : label is 1; attribute C_A_WIDTH : integer; attribute C_A_WIDTH of U0 : label is 16; attribute C_B_TYPE : integer; attribute C_B_TYPE of U0 : label is 1; attribute C_B_VALUE : string; attribute C_B_VALUE of U0 : label is "10000001"; attribute C_B_WIDTH : integer; attribute C_B_WIDTH of U0 : label is 16; attribute C_CCM_IMP : integer; attribute C_CCM_IMP of U0 : label is 0; attribute C_CE_OVERRIDES_SCLR : integer; attribute C_CE_OVERRIDES_SCLR of U0 : label is 0; attribute C_HAS_CE : integer; attribute C_HAS_CE of U0 : label is 0; attribute C_HAS_SCLR : integer; attribute C_HAS_SCLR of U0 : label is 0; attribute C_HAS_ZERO_DETECT : integer; attribute C_HAS_ZERO_DETECT of U0 : label is 0; attribute C_LATENCY : integer; attribute C_LATENCY of U0 : label is 4; attribute C_MODEL_TYPE : integer; attribute C_MODEL_TYPE of U0 : label is 0; attribute C_MULT_TYPE : integer; attribute C_MULT_TYPE of U0 : label is 0; attribute C_OUT_HIGH : integer; attribute C_OUT_HIGH of U0 : label is 31; attribute C_OUT_LOW : integer; attribute C_OUT_LOW of U0 : label is 16; attribute C_ROUND_OUTPUT : integer; attribute C_ROUND_OUTPUT of U0 : label is 0; attribute C_ROUND_PT : integer; attribute C_ROUND_PT of U0 : label is 0; attribute C_VERBOSITY : integer; attribute C_VERBOSITY of U0 : label is 0; attribute C_XDEVICEFAMILY : string; attribute C_XDEVICEFAMILY of U0 : label is "kintexu"; attribute c_optimize_goal : integer; attribute c_optimize_goal of U0 : label is 1; attribute downgradeipidentifiedwarnings of U0 : label is "yes"; begin U0: entity work.mul16_16_mult_gen_v12_0_12 port map ( A(15 downto 0) => A(15 downto 0), B(15 downto 0) => B(15 downto 0), CE => '1', CLK => CLK, P(15 downto 0) => P(15 downto 0), PCASC(47 downto 0) => NLW_U0_PCASC_UNCONNECTED(47 downto 0), SCLR => '0', ZERO_DETECT(1 downto 0) => NLW_U0_ZERO_DETECT_UNCONNECTED(1 downto 0) ); end STRUCTURE;
bsd-3-clause
2c075e7a2267a038e9e0cfafd71b0008
0.950259
1.819329
false
false
false
false
besm6/micro-besm
tests/2901/vhdl/funct_blocks_alg_beh/components/Q_reg/test_vectors.vhdl
1
5,076
-------------------------------------------------------------------------------- -- -- AM2901 Benchmark -- -- Source: AMD data book -- -- VHDL Benchmark author Indraneel Ghosh -- University Of California, Irvine, CA 92717 -- -- Developed on Jan 1, 1992 -- -- Verification Information: -- -- Verified By whom? Date Simulator -- -------- ------------ -------- ------------ -- Syntax yes Champaka Ramachandran Sept 17, 92 ZYCAD -- Functionality yes Champaka Ramachandran Sept 17, 92 ZYCAD -------------------------------------------------------------------------------- --library ZYCAD; use work.TYPES.all; use work.MVL7_functions.all; use work.synthesis_types.all; entity E is end; architecture A of E is component Q_reg_inst port ( F : in MVL7_vector(3 downto 0); clk : in clock; I : in MVL7_vector(8 downto 0); Q0, Q3 : in MVL7; Q : inout MVL7_vector(3 downto 0) ); end component; signal F : MVL7_vector(3 downto 0); signal clk : clock; signal I : MVL7_vector(8 downto 0); signal Q0, Q3 : MVL7; signal Q : MVL7_vector(3 downto 0); for all : Q_reg_inst use entity work.Q_reg(Q_reg); begin Q_reg_inst1 : Q_reg_inst port map( F, clk, I, Q0, Q3, Q ); process begin --------------------------------------------------------------------- I <= "000000000"; --#1 F <= "0111"; Q0 <= 'Z'; Q3 <= 'Z'; -- load F into Q wait for 1 ns; clk <= '1'; wait for 1 ns; clk <= '0'; wait for 1 ns; assert (Q = "0111") report "Assert 1 : < Q /= '0111'> " severity warning; wait for 1 ns; --------------------------------------------------------------------- I <= "001000000"; --#2 F <= "0000"; Q0 <= 'Z'; -- do nothing Q3 <= 'Z'; wait for 1 ns; clk <= '1'; wait for 1 ns; clk <= '0'; wait for 1 ns; assert (Q = "0111") report "Assert 2 : < Q /= '0111'> " severity warning; wait for 1 ns; --------------------------------------------------------------------- I <= "010000000"; --#3 F <= "0000"; Q0 <= 'Z'; -- do nothing Q3 <= 'Z'; wait for 1 ns; clk <= '1'; wait for 1 ns; clk <= '0'; wait for 1 ns; assert (Q = "0111") report "Assert 3 : < Q /= '0111'> " severity warning; wait for 1 ns; --------------------------------------------------------------------- I <= "011000000"; --#4 F <= "0000"; Q0 <= 'Z'; -- do nothing Q3 <= 'Z'; wait for 1 ns; clk <= '1'; wait for 1 ns; clk <= '0'; wait for 1 ns; assert (Q = "0111") report "Assert 4 : < Q /= '0111'> " severity warning; wait for 1 ns; --------------------------------------------------------------------- I <= "100000000"; --#5 F <= "0000"; Q0 <= 'Z'; Q3 <= '1'; -- down shift Q with input 1 wait for 1 ns; clk <= '1'; wait for 1 ns; clk <= '0'; wait for 1 ns; assert (Q = "1011") report "Assert 5 : < Q /= '1011'> " severity warning; wait for 1 ns; --------------------------------------------------------------------- I <= "100000000"; --#6 F <= "0000"; Q0 <= 'Z'; Q3 <= '0'; -- down shift Q with input 0 wait for 1 ns; clk <= '1'; wait for 1 ns; clk <= '0'; wait for 1 ns; assert (Q = "0101") report "Assert 6 : < Q /= '0101'> " severity warning; wait for 1 ns; -------------------------------------------------------------------- I <= "101000000"; --#7 F <= "0000"; Q0 <= 'Z'; Q3 <= 'Z'; -- do nothing wait for 1 ns; clk <= '1'; wait for 1 ns; clk <= '0'; wait for 1 ns; assert (Q = "0101") report "Assert 7 : < Q /= '0101'> " severity warning; wait for 1 ns; --------------------------------------------------------------------- I <= "110000000"; --#8 F <= "0000"; Q0 <= '1'; -- Up shift Q with input 1 Q3 <= 'Z'; wait for 1 ns; clk <= '1'; wait for 1 ns; clk <= '0'; wait for 1 ns; assert (Q = "1011") report "Assert 8 : < Q /= '1011'> " severity warning; wait for 1 ns; --------------------------------------------------------------------- I <= "110000000"; --#9 F <= "0000"; Q0 <= '0'; -- Up shift Q with input 0 Q3 <= 'Z'; wait for 1 ns; clk <= '1'; wait for 1 ns; clk <= '0'; wait for 1 ns; assert (Q = "0110") report "Assert 9 : < Q /= '0110'> " severity warning; wait for 1 ns; --------------------------------------------------------------------- I <= "111000000"; --#10 F <= "0000"; Q0 <= 'Z'; Q3 <= 'Z'; -- do nothing wait for 1 ns; clk <= '1'; wait for 1 ns; clk <= '0'; wait for 1 ns; assert (Q = "0110") report "Assert 10 : < Q /= '0110'> " severity warning; wait for 1 ns; --------------------------------------------------------------------- end process; end A;
mit
9c81eef2d1c160ecb08232149218b2d5
0.385934
3.377246
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
vhdl/filter/fir/fir_generic_transposed_filter_syn.vhdl
1
1,042,149
library IEEE; use IEEE.std_logic_1164.all; package CONV_PACK_fir_generic_transposed_filter is -- define attributes attribute ENUM_ENCODING : STRING; -- define any necessary types --type SIGNED is array (INTEGER range <>) of std_logic; end CONV_PACK_fir_generic_transposed_filter; library IEEE; use IEEE.std_logic_1164.all; use ieee.numeric_std.all; use work.CONV_PACK_fir_generic_transposed_filter.all; entity fir_generic_transposed_filter is port( clk, rst, valid_x_in : in std_logic; ready_x_out : out std_logic; valid_h_in : in std_logic; ready_h_out, valid_out : out std_logic; ready_in : in std_logic; x_data_in, h_data_in : in SIGNED (15 downto 0); y_data_out : out SIGNED (32 downto 0)); end fir_generic_transposed_filter; architecture SYN_fir_rtl_arch of fir_generic_transposed_filter is component inv port( inb : in std_logic; outb : out std_logic); end component; component xor2 port( a, b : in std_logic; outb : out std_logic); end component; component nand2 port( a, b : in std_logic; outb : out std_logic); end component; component oai22 port( a, b, c, d : in std_logic; outb : out std_logic); end component; component aoi22 port( a, b, c, d : in std_logic; outb : out std_logic); end component; component nor2 port( a, b : in std_logic; outb : out std_logic); end component; component oai12 port( b, c, a : in std_logic; outb : out std_logic); end component; component aoi12 port( b, c, a : in std_logic; outb : out std_logic); end component; component dff port( d, gclk, rnot : in std_logic; q : out std_logic); end component; component dff_asyncprehh port( d, gclk, asyncprehh : in std_logic; q : out std_logic); end component; component dff_asyncrsthl port( d, gclk, asyncrsthl : in std_logic; q : out std_logic); end component; signal ready_x_out_port, ready_h_out_port, valid_out_port, coefficient_mem_array_0_15_port, coefficient_mem_array_0_14_port, coefficient_mem_array_0_13_port, coefficient_mem_array_0_12_port, coefficient_mem_array_0_11_port, coefficient_mem_array_0_10_port, coefficient_mem_array_0_9_port, coefficient_mem_array_0_8_port, coefficient_mem_array_0_7_port, coefficient_mem_array_0_6_port, coefficient_mem_array_0_5_port, coefficient_mem_array_0_4_port, coefficient_mem_array_0_3_port, coefficient_mem_array_0_2_port, coefficient_mem_array_0_1_port, coefficient_mem_array_0_0_port, coefficient_mem_array_1_15_port, coefficient_mem_array_1_14_port, coefficient_mem_array_1_13_port, coefficient_mem_array_1_12_port, coefficient_mem_array_1_11_port, coefficient_mem_array_1_10_port, coefficient_mem_array_1_9_port, coefficient_mem_array_1_8_port, coefficient_mem_array_1_7_port, coefficient_mem_array_1_6_port, coefficient_mem_array_1_5_port, coefficient_mem_array_1_4_port, coefficient_mem_array_1_3_port, coefficient_mem_array_1_2_port, coefficient_mem_array_1_1_port, coefficient_mem_array_1_0_port, coefficient_mem_array_2_15_port, coefficient_mem_array_2_14_port, coefficient_mem_array_2_13_port, coefficient_mem_array_2_12_port, coefficient_mem_array_2_11_port, coefficient_mem_array_2_10_port, coefficient_mem_array_2_9_port, coefficient_mem_array_2_8_port, coefficient_mem_array_2_7_port, coefficient_mem_array_2_6_port, coefficient_mem_array_2_5_port, coefficient_mem_array_2_4_port, coefficient_mem_array_2_3_port, coefficient_mem_array_2_2_port, coefficient_mem_array_2_1_port, coefficient_mem_array_2_0_port, coefficient_mem_array_3_15_port, coefficient_mem_array_3_14_port, coefficient_mem_array_3_13_port, coefficient_mem_array_3_12_port, coefficient_mem_array_3_11_port, coefficient_mem_array_3_10_port, coefficient_mem_array_3_9_port, coefficient_mem_array_3_8_port, coefficient_mem_array_3_7_port, coefficient_mem_array_3_6_port, coefficient_mem_array_3_5_port, coefficient_mem_array_3_4_port, coefficient_mem_array_3_3_port, coefficient_mem_array_3_2_port, coefficient_mem_array_3_1_port, coefficient_mem_array_3_0_port, input_sample_mem_15_port, input_sample_mem_14_port, input_sample_mem_13_port, input_sample_mem_12_port, input_sample_mem_11_port, input_sample_mem_10_port, input_sample_mem_9_port, input_sample_mem_8_port, input_sample_mem_7_port , input_sample_mem_6_port, input_sample_mem_5_port, input_sample_mem_4_port, input_sample_mem_3_port, input_sample_mem_2_port , input_sample_mem_1_port, input_sample_mem_0_port, adder_mem_array_0_32_port, adder_mem_array_0_31_port, adder_mem_array_0_30_port, adder_mem_array_0_29_port, adder_mem_array_0_28_port, adder_mem_array_0_27_port, adder_mem_array_0_26_port, adder_mem_array_0_25_port, adder_mem_array_0_24_port, adder_mem_array_0_23_port, adder_mem_array_0_22_port, adder_mem_array_0_21_port, adder_mem_array_0_20_port, adder_mem_array_0_19_port, adder_mem_array_0_18_port, adder_mem_array_0_17_port, adder_mem_array_0_16_port, adder_mem_array_0_15_port, adder_mem_array_0_14_port, adder_mem_array_0_13_port, adder_mem_array_0_12_port, adder_mem_array_0_11_port, adder_mem_array_0_10_port, adder_mem_array_0_9_port, adder_mem_array_0_8_port, adder_mem_array_0_7_port, adder_mem_array_0_6_port, adder_mem_array_0_5_port, adder_mem_array_0_4_port, adder_mem_array_0_3_port, adder_mem_array_0_2_port, adder_mem_array_0_1_port, adder_mem_array_0_0_port, adder_mem_array_1_32_port, adder_mem_array_1_31_port, adder_mem_array_1_30_port, adder_mem_array_1_29_port, adder_mem_array_1_28_port, adder_mem_array_1_27_port, adder_mem_array_1_26_port, adder_mem_array_1_25_port, adder_mem_array_1_24_port, adder_mem_array_1_23_port, adder_mem_array_1_22_port, adder_mem_array_1_21_port, adder_mem_array_1_20_port, adder_mem_array_1_19_port, adder_mem_array_1_18_port, adder_mem_array_1_17_port, adder_mem_array_1_16_port, adder_mem_array_1_15_port, adder_mem_array_1_14_port, adder_mem_array_1_13_port, adder_mem_array_1_12_port, adder_mem_array_1_11_port, adder_mem_array_1_10_port, adder_mem_array_1_9_port, adder_mem_array_1_8_port, adder_mem_array_1_7_port, adder_mem_array_1_6_port, adder_mem_array_1_5_port, adder_mem_array_1_4_port, adder_mem_array_1_3_port, adder_mem_array_1_2_port, adder_mem_array_1_1_port, adder_mem_array_1_0_port, adder_mem_array_2_32_port, adder_mem_array_2_31_port, adder_mem_array_2_30_port, adder_mem_array_2_29_port, adder_mem_array_2_28_port, adder_mem_array_2_27_port, adder_mem_array_2_26_port, adder_mem_array_2_25_port, adder_mem_array_2_24_port, adder_mem_array_2_23_port, adder_mem_array_2_22_port, adder_mem_array_2_21_port, adder_mem_array_2_20_port, adder_mem_array_2_19_port, adder_mem_array_2_18_port, adder_mem_array_2_17_port, adder_mem_array_2_16_port, adder_mem_array_2_15_port, adder_mem_array_2_14_port, adder_mem_array_2_13_port, adder_mem_array_2_12_port, adder_mem_array_2_11_port, adder_mem_array_2_10_port, adder_mem_array_2_9_port, adder_mem_array_2_8_port, adder_mem_array_2_7_port, adder_mem_array_2_6_port, adder_mem_array_2_5_port, adder_mem_array_2_4_port, adder_mem_array_2_3_port, adder_mem_array_2_2_port, adder_mem_array_2_1_port, adder_mem_array_2_0_port, adder_mem_array_3_32_port, adder_mem_array_3_31_port, adder_mem_array_3_30_port, adder_mem_array_3_29_port, adder_mem_array_3_28_port, adder_mem_array_3_27_port, adder_mem_array_3_26_port, adder_mem_array_3_25_port, adder_mem_array_3_24_port, adder_mem_array_3_23_port, adder_mem_array_3_22_port, adder_mem_array_3_21_port, adder_mem_array_3_20_port, adder_mem_array_3_19_port, adder_mem_array_3_18_port, adder_mem_array_3_17_port, adder_mem_array_3_16_port, adder_mem_array_3_15_port, adder_mem_array_3_14_port, adder_mem_array_3_13_port, adder_mem_array_3_12_port, adder_mem_array_3_11_port, adder_mem_array_3_10_port, adder_mem_array_3_9_port, adder_mem_array_3_8_port, adder_mem_array_3_7_port, adder_mem_array_3_6_port, adder_mem_array_3_5_port, adder_mem_array_3_4_port, adder_mem_array_3_3_port, adder_mem_array_3_2_port, adder_mem_array_3_1_port, adder_mem_array_3_0_port, multiplier_sigs_0_31_port, multiplier_sigs_0_30_port, multiplier_sigs_0_29_port, multiplier_sigs_0_28_port, multiplier_sigs_0_27_port, multiplier_sigs_0_26_port, multiplier_sigs_0_25_port, multiplier_sigs_0_24_port, multiplier_sigs_0_23_port, multiplier_sigs_0_22_port, multiplier_sigs_0_21_port, multiplier_sigs_0_20_port, multiplier_sigs_0_19_port, multiplier_sigs_0_18_port, multiplier_sigs_0_17_port, multiplier_sigs_0_16_port, multiplier_sigs_0_15_port, multiplier_sigs_0_14_port, multiplier_sigs_0_13_port, multiplier_sigs_0_12_port, multiplier_sigs_0_11_port, multiplier_sigs_0_10_port, multiplier_sigs_0_9_port, multiplier_sigs_0_8_port, multiplier_sigs_0_7_port, multiplier_sigs_0_6_port, multiplier_sigs_0_5_port, multiplier_sigs_0_4_port, multiplier_sigs_0_3_port, multiplier_sigs_0_2_port, multiplier_sigs_0_0_port, multiplier_sigs_1_31_port, multiplier_sigs_1_30_port, multiplier_sigs_1_29_port, multiplier_sigs_1_28_port, multiplier_sigs_1_27_port, multiplier_sigs_1_26_port, multiplier_sigs_1_25_port, multiplier_sigs_1_24_port, multiplier_sigs_1_23_port, multiplier_sigs_1_22_port, multiplier_sigs_1_21_port, multiplier_sigs_1_20_port, multiplier_sigs_1_19_port, multiplier_sigs_1_18_port, multiplier_sigs_1_17_port, multiplier_sigs_1_16_port, multiplier_sigs_1_15_port, multiplier_sigs_1_14_port, multiplier_sigs_1_13_port, multiplier_sigs_1_12_port, multiplier_sigs_1_11_port, multiplier_sigs_1_10_port, multiplier_sigs_1_9_port, multiplier_sigs_1_8_port, multiplier_sigs_1_7_port, multiplier_sigs_1_6_port, multiplier_sigs_1_5_port, multiplier_sigs_1_4_port, multiplier_sigs_1_3_port, multiplier_sigs_1_2_port, multiplier_sigs_1_0_port, multiplier_sigs_2_31_port, multiplier_sigs_2_30_port, multiplier_sigs_2_29_port, multiplier_sigs_2_28_port, multiplier_sigs_2_27_port, multiplier_sigs_2_26_port, multiplier_sigs_2_25_port, multiplier_sigs_2_24_port, multiplier_sigs_2_23_port, multiplier_sigs_2_22_port, multiplier_sigs_2_21_port, multiplier_sigs_2_20_port, multiplier_sigs_2_19_port, multiplier_sigs_2_18_port, multiplier_sigs_2_17_port, multiplier_sigs_2_16_port, multiplier_sigs_2_15_port, multiplier_sigs_2_14_port, multiplier_sigs_2_13_port, multiplier_sigs_2_12_port, multiplier_sigs_2_11_port, multiplier_sigs_2_10_port, multiplier_sigs_2_9_port, multiplier_sigs_2_8_port, multiplier_sigs_2_7_port, multiplier_sigs_2_6_port, multiplier_sigs_2_5_port, multiplier_sigs_2_4_port, multiplier_sigs_2_3_port, multiplier_sigs_2_2_port, multiplier_sigs_2_0_port, multiplier_sigs_3_31_port, multiplier_sigs_3_30_port, multiplier_sigs_3_29_port, multiplier_sigs_3_28_port, multiplier_sigs_3_27_port, multiplier_sigs_3_26_port, multiplier_sigs_3_25_port, multiplier_sigs_3_24_port, multiplier_sigs_3_23_port, multiplier_sigs_3_22_port, multiplier_sigs_3_21_port, multiplier_sigs_3_20_port, multiplier_sigs_3_19_port, multiplier_sigs_3_18_port, multiplier_sigs_3_17_port, multiplier_sigs_3_16_port, multiplier_sigs_3_15_port, multiplier_sigs_3_14_port, multiplier_sigs_3_13_port, multiplier_sigs_3_12_port, multiplier_sigs_3_11_port, multiplier_sigs_3_10_port, multiplier_sigs_3_9_port, multiplier_sigs_3_8_port, multiplier_sigs_3_7_port, multiplier_sigs_3_6_port, multiplier_sigs_3_5_port, multiplier_sigs_3_4_port, multiplier_sigs_3_3_port, multiplier_sigs_3_2_port, multiplier_sigs_3_1_port, multiplier_sigs_3_0_port, N6, N7, N8, N9, N10, N11, N12, N13, N14, N15, N16, N17, N18, N19, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29, N30 , N31, N32, N33, N34, N35, N36, N37, N38, N39, N40, N41, N42, N43, N44, N45, N46, N47, N48, N49, N50, N51, N52, N53, N54, N55, N56, N57, N58, N59 , N60, N61, N62, N63, N64, N65, N66, N67, N68, N69, N70, N71, N72, N73, N74, N75, N76, N77, N78, N79, N80, N81, N82, N83, N84, N85, N86, N87, N88 , N89, N90, N91, N92, N93, N94, N95, N96, N97, N98, N99, N100, N101, N102 , N103, N104, coeff_cnt_1_port, coeff_cnt_0_port, n16_port, n17_port, n18_port, n19_port, n20_port, n21_port, n22_port, n23_port, n24_port, n25_port, n26_port, n27_port, n28_port, n29_port, n30_port, n31_port, n32_port, n33_port, n34_port, n35_port, n36_port, n37_port, n38_port, n39_port, n40_port, n41_port, n42_port, n43_port, n44_port, n45_port, n46_port, n47_port, n48_port, n49_port, n50_port, n51_port, n52_port, n53_port, n54_port, n55_port, n56_port, n57_port, n58_port, n59_port, n60_port, n61_port, n62_port, n63_port, n64_port, n65_port, n66_port, n67_port, n68_port, n69_port, n70_port, n71_port, n72_port, n73_port, n74_port, n75_port, n76_port, n77_port, n78_port, n79_port, n80_port, n81_port, n82_port, n83_port, n84_port, n85_port, n86_port, n87_port, n88_port, n89_port, n90_port, n91_port, n92_port, n93_port, n94_port, n95_port, n96_port, n97_port, n98_port, n99_port, n100_port, n101_port, n102_port, n103_port, n104_port, n105, n106, n107, n108, n109, n110, n111 , n112, n113, n114, n115, n116, n117, n118, n119, n120, n121, n122, n123, n124, n125, n126, n127, n128, n129, n130, n131, n132, n133, n134, n135, n136, n137, n138, n139, n140, n141, n142, n143, n144, n145, n146, n147, n148, n149, n150, n151, n152, n153, n154, n155, n156, n157, n158, n159, n160, n161, n162, n163, n164, n165, n166, n167, n168, n169, n170, n171, n172, n173, n174, n175, n176, n177, n178, n179, n180, n181, n182, n183, n184, n185, n186, n187, n188, n189, n190, n191, n192, n193, n194, n195, n196, n197, n198, n199, n200, n201, n202, n203, n204, n205, n206, n207, n208, n209, n210, n211, n212, n213, n214, n215, n216, n217, n218, n219, n220, n221, n222, n223, n224, n225, n226, n227, n228, n229, n230, n231, n232, n233, n234, n235, n236, n237, n238, n239, mult_125_G3_FS_1_C_1_3_3_port, mult_125_G3_FS_1_C_1_4_0_port, mult_125_G3_FS_1_C_1_4_1_port, mult_125_G3_FS_1_C_1_4_2_port, mult_125_G3_FS_1_C_1_4_3_port, mult_125_G3_FS_1_C_1_5_0_port, mult_125_G3_FS_1_C_1_5_1_port, mult_125_G3_FS_1_C_1_5_2_port, mult_125_G3_FS_1_C_1_5_3_port, mult_125_G3_FS_1_C_1_6_0_port, mult_125_G3_FS_1_C_1_6_1_port, mult_125_G3_FS_1_C_1_6_2_port, mult_125_G3_FS_1_C_1_6_3_port, mult_125_G3_FS_1_C_1_7_0_port, mult_125_G3_FS_1_C_1_7_1_port, mult_125_G3_FS_1_P_0_0_1_port, mult_125_G3_FS_1_P_0_0_2_port, mult_125_G3_FS_1_P_0_0_3_port, mult_125_G3_FS_1_P_0_1_1_port, mult_125_G3_FS_1_P_0_1_2_port, mult_125_G3_FS_1_P_0_1_3_port, mult_125_G3_FS_1_P_0_2_1_port, mult_125_G3_FS_1_P_0_2_2_port, mult_125_G3_FS_1_P_0_2_3_port, mult_125_G3_FS_1_P_0_3_1_port, mult_125_G3_FS_1_P_0_3_2_port, mult_125_G3_FS_1_P_0_3_3_port, mult_125_G3_FS_1_P_0_4_1_port, mult_125_G3_FS_1_P_0_4_2_port, mult_125_G3_FS_1_P_0_4_3_port, mult_125_G3_FS_1_P_0_5_1_port, mult_125_G3_FS_1_P_0_5_2_port, mult_125_G3_FS_1_P_0_5_3_port, mult_125_G3_FS_1_P_0_6_1_port, mult_125_G3_FS_1_P_0_6_2_port, mult_125_G3_FS_1_P_0_6_3_port, mult_125_G3_FS_1_P_0_7_1_port, mult_125_G3_FS_1_TEMP_P_0_0_0_port, mult_125_G3_FS_1_TEMP_P_0_1_0_port, mult_125_G3_FS_1_TEMP_P_0_2_0_port, mult_125_G3_FS_1_TEMP_P_0_3_0_port, mult_125_G3_FS_1_TEMP_P_0_4_0_port, mult_125_G3_FS_1_TEMP_P_0_4_1_port, mult_125_G3_FS_1_TEMP_P_0_4_2_port, mult_125_G3_FS_1_TEMP_P_0_5_0_port, mult_125_G3_FS_1_TEMP_P_0_5_1_port, mult_125_G3_FS_1_TEMP_P_0_5_2_port, mult_125_G3_FS_1_TEMP_P_0_6_0_port, mult_125_G3_FS_1_TEMP_P_0_6_1_port, mult_125_G3_FS_1_TEMP_P_0_6_2_port, mult_125_G3_FS_1_TEMP_P_0_7_0_port, mult_125_G3_FS_1_G_1_0_3_port, mult_125_G3_FS_1_G_1_1_0_port, mult_125_G3_FS_1_G_1_1_1_port, mult_125_G3_FS_1_G_1_1_2_port, mult_125_G3_FS_1_G_2_0_0_port, mult_125_G3_FS_1_TEMP_G_0_3_2_port, mult_125_G3_FS_1_TEMP_G_0_4_1_port, mult_125_G3_FS_1_TEMP_G_0_4_2_port, mult_125_G3_FS_1_TEMP_G_0_5_1_port, mult_125_G3_FS_1_TEMP_G_0_5_2_port, mult_125_G3_FS_1_TEMP_G_0_6_1_port, mult_125_G3_FS_1_TEMP_G_0_6_2_port, mult_125_G3_FS_1_G_n_int_0_3_2_port, mult_125_G3_FS_1_G_n_int_0_3_3_port, mult_125_G3_FS_1_G_n_int_0_4_0_port, mult_125_G3_FS_1_G_n_int_0_4_1_port, mult_125_G3_FS_1_G_n_int_0_4_2_port, mult_125_G3_FS_1_G_n_int_0_4_3_port, mult_125_G3_FS_1_G_n_int_0_5_0_port, mult_125_G3_FS_1_G_n_int_0_5_1_port, mult_125_G3_FS_1_G_n_int_0_5_2_port, mult_125_G3_FS_1_G_n_int_0_5_3_port, mult_125_G3_FS_1_G_n_int_0_6_0_port, mult_125_G3_FS_1_G_n_int_0_6_1_port, mult_125_G3_FS_1_G_n_int_0_6_2_port, mult_125_G3_FS_1_G_n_int_0_6_3_port, mult_125_G3_FS_1_G_n_int_0_7_0_port, mult_125_G3_FS_1_G_n_int_0_7_1_port, mult_125_G3_FS_1_PG_int_0_3_3_port, mult_125_G3_FS_1_PG_int_0_4_0_port, mult_125_G3_FS_1_PG_int_0_4_1_port, mult_125_G3_FS_1_PG_int_0_4_2_port, mult_125_G3_FS_1_PG_int_0_4_3_port, mult_125_G3_FS_1_PG_int_0_5_0_port, mult_125_G3_FS_1_PG_int_0_5_1_port, mult_125_G3_FS_1_PG_int_0_5_2_port, mult_125_G3_FS_1_PG_int_0_5_3_port, mult_125_G3_FS_1_PG_int_0_6_0_port, mult_125_G3_FS_1_PG_int_0_6_1_port, mult_125_G3_FS_1_PG_int_0_6_2_port, mult_125_G3_FS_1_PG_int_0_6_3_port, mult_125_G3_FS_1_PG_int_0_7_0_port, mult_125_G3_FS_1_PG_int_0_7_1_port, mult_125_G3_A2_14_port, mult_125_G3_A2_15_port, mult_125_G3_A2_16_port, mult_125_G3_A2_17_port, mult_125_G3_A2_18_port, mult_125_G3_A2_19_port, mult_125_G3_A2_20_port, mult_125_G3_A2_21_port, mult_125_G3_A2_22_port, mult_125_G3_A2_23_port, mult_125_G3_A2_24_port, mult_125_G3_A2_25_port, mult_125_G3_A2_26_port, mult_125_G3_A2_27_port, mult_125_G3_A2_28_port, mult_125_G3_A2_29_port, mult_125_G3_A1_0_port, mult_125_G3_A1_1_port, mult_125_G3_A1_2_port, mult_125_G3_A1_3_port, mult_125_G3_A1_4_port, mult_125_G3_A1_5_port, mult_125_G3_A1_6_port, mult_125_G3_A1_7_port, mult_125_G3_A1_8_port, mult_125_G3_A1_9_port, mult_125_G3_A1_10_port, mult_125_G3_A1_11_port, mult_125_G3_A1_12_port, mult_125_G3_A1_13_port, mult_125_G3_A1_14_port, mult_125_G3_A1_15_port, mult_125_G3_A1_16_port, mult_125_G3_A1_17_port, mult_125_G3_A1_18_port, mult_125_G3_A1_19_port, mult_125_G3_A1_20_port, mult_125_G3_A1_21_port, mult_125_G3_A1_22_port, mult_125_G3_A1_23_port, mult_125_G3_A1_24_port, mult_125_G3_A1_25_port, mult_125_G3_A1_26_port, mult_125_G3_A1_27_port, mult_125_G3_A1_28_port, mult_125_G3_A1_29_port, mult_125_G3_ZB, mult_125_G3_ZA, mult_125_G3_QB, mult_125_G3_QA, mult_125_G3_A_notx_0_port, mult_125_G3_A_notx_1_port, mult_125_G3_A_notx_2_port, mult_125_G3_A_notx_3_port, mult_125_G3_A_notx_4_port, mult_125_G3_A_notx_5_port, mult_125_G3_A_notx_6_port, mult_125_G3_A_notx_7_port, mult_125_G3_A_notx_8_port, mult_125_G3_A_notx_9_port, mult_125_G3_A_notx_10_port, mult_125_G3_A_notx_11_port, mult_125_G3_A_notx_12_port, mult_125_G3_A_notx_13_port, mult_125_G3_A_notx_14_port, mult_125_G3_B_notx_0_port, mult_125_G3_B_notx_1_port, mult_125_G3_B_notx_2_port, mult_125_G3_B_notx_3_port, mult_125_G3_B_notx_4_port, mult_125_G3_B_notx_5_port, mult_125_G3_B_notx_6_port, mult_125_G3_B_notx_7_port, mult_125_G3_B_notx_8_port, mult_125_G3_B_notx_9_port, mult_125_G3_B_notx_10_port, mult_125_G3_B_notx_11_port, mult_125_G3_B_notx_12_port, mult_125_G3_B_notx_13_port, mult_125_G3_B_notx_14_port, mult_125_G3_ab_0_1_port, mult_125_G3_ab_0_2_port, mult_125_G3_ab_0_3_port , mult_125_G3_ab_0_4_port, mult_125_G3_ab_0_5_port, mult_125_G3_ab_0_6_port, mult_125_G3_ab_0_7_port, mult_125_G3_ab_0_8_port , mult_125_G3_ab_0_9_port, mult_125_G3_ab_0_10_port, mult_125_G3_ab_0_11_port, mult_125_G3_ab_0_12_port, mult_125_G3_ab_0_13_port, mult_125_G3_ab_0_14_port, mult_125_G3_ab_0_15_port, mult_125_G3_ab_1_0_port, mult_125_G3_ab_1_1_port, mult_125_G3_ab_1_2_port, mult_125_G3_ab_1_3_port , mult_125_G3_ab_1_4_port, mult_125_G3_ab_1_5_port, mult_125_G3_ab_1_6_port, mult_125_G3_ab_1_7_port, mult_125_G3_ab_1_8_port , mult_125_G3_ab_1_9_port, mult_125_G3_ab_1_10_port, mult_125_G3_ab_1_11_port, mult_125_G3_ab_1_12_port, mult_125_G3_ab_1_13_port, mult_125_G3_ab_1_14_port, mult_125_G3_ab_1_15_port, mult_125_G3_ab_2_0_port, mult_125_G3_ab_2_1_port, mult_125_G3_ab_2_2_port, mult_125_G3_ab_2_3_port , mult_125_G3_ab_2_4_port, mult_125_G3_ab_2_5_port, mult_125_G3_ab_2_6_port, mult_125_G3_ab_2_7_port, mult_125_G3_ab_2_8_port , mult_125_G3_ab_2_9_port, mult_125_G3_ab_2_10_port, mult_125_G3_ab_2_11_port, mult_125_G3_ab_2_12_port, mult_125_G3_ab_2_13_port, mult_125_G3_ab_2_14_port, mult_125_G3_ab_2_15_port, mult_125_G3_ab_3_0_port, mult_125_G3_ab_3_1_port, mult_125_G3_ab_3_2_port, mult_125_G3_ab_3_3_port , mult_125_G3_ab_3_4_port, mult_125_G3_ab_3_5_port, mult_125_G3_ab_3_6_port, mult_125_G3_ab_3_7_port, mult_125_G3_ab_3_8_port , mult_125_G3_ab_3_9_port, mult_125_G3_ab_3_10_port, mult_125_G3_ab_3_11_port, mult_125_G3_ab_3_12_port, mult_125_G3_ab_3_13_port, mult_125_G3_ab_3_14_port, mult_125_G3_ab_3_15_port, mult_125_G3_ab_4_0_port, mult_125_G3_ab_4_1_port, mult_125_G3_ab_4_2_port, mult_125_G3_ab_4_3_port , mult_125_G3_ab_4_4_port, mult_125_G3_ab_4_5_port, mult_125_G3_ab_4_6_port, mult_125_G3_ab_4_7_port, mult_125_G3_ab_4_8_port , mult_125_G3_ab_4_9_port, mult_125_G3_ab_4_10_port, mult_125_G3_ab_4_11_port, mult_125_G3_ab_4_12_port, mult_125_G3_ab_4_13_port, mult_125_G3_ab_4_14_port, mult_125_G3_ab_4_15_port, mult_125_G3_ab_5_0_port, mult_125_G3_ab_5_1_port, mult_125_G3_ab_5_2_port, mult_125_G3_ab_5_3_port , mult_125_G3_ab_5_4_port, mult_125_G3_ab_5_5_port, mult_125_G3_ab_5_6_port, mult_125_G3_ab_5_7_port, mult_125_G3_ab_5_8_port , mult_125_G3_ab_5_9_port, mult_125_G3_ab_5_10_port, mult_125_G3_ab_5_11_port, mult_125_G3_ab_5_12_port, mult_125_G3_ab_5_13_port, mult_125_G3_ab_5_14_port, mult_125_G3_ab_5_15_port, mult_125_G3_ab_6_0_port, mult_125_G3_ab_6_1_port, mult_125_G3_ab_6_2_port, mult_125_G3_ab_6_3_port , mult_125_G3_ab_6_4_port, mult_125_G3_ab_6_5_port, mult_125_G3_ab_6_6_port, mult_125_G3_ab_6_7_port, mult_125_G3_ab_6_8_port , mult_125_G3_ab_6_9_port, mult_125_G3_ab_6_10_port, mult_125_G3_ab_6_11_port, mult_125_G3_ab_6_12_port, mult_125_G3_ab_6_13_port, mult_125_G3_ab_6_14_port, mult_125_G3_ab_6_15_port, mult_125_G3_ab_7_0_port, mult_125_G3_ab_7_1_port, mult_125_G3_ab_7_2_port, mult_125_G3_ab_7_3_port , mult_125_G3_ab_7_4_port, mult_125_G3_ab_7_5_port, mult_125_G3_ab_7_6_port, mult_125_G3_ab_7_7_port, mult_125_G3_ab_7_8_port , mult_125_G3_ab_7_9_port, mult_125_G3_ab_7_10_port, mult_125_G3_ab_7_11_port, mult_125_G3_ab_7_12_port, mult_125_G3_ab_7_13_port, mult_125_G3_ab_7_14_port, mult_125_G3_ab_7_15_port, mult_125_G3_ab_8_0_port, mult_125_G3_ab_8_1_port, mult_125_G3_ab_8_2_port, mult_125_G3_ab_8_3_port , mult_125_G3_ab_8_4_port, mult_125_G3_ab_8_5_port, mult_125_G3_ab_8_6_port, mult_125_G3_ab_8_7_port, mult_125_G3_ab_8_8_port , mult_125_G3_ab_8_9_port, mult_125_G3_ab_8_10_port, mult_125_G3_ab_8_11_port, mult_125_G3_ab_8_12_port, mult_125_G3_ab_8_13_port, mult_125_G3_ab_8_14_port, mult_125_G3_ab_8_15_port, mult_125_G3_ab_9_0_port, mult_125_G3_ab_9_1_port, mult_125_G3_ab_9_2_port, mult_125_G3_ab_9_3_port , mult_125_G3_ab_9_4_port, mult_125_G3_ab_9_5_port, mult_125_G3_ab_9_6_port, mult_125_G3_ab_9_7_port, mult_125_G3_ab_9_8_port , mult_125_G3_ab_9_9_port, mult_125_G3_ab_9_10_port, mult_125_G3_ab_9_11_port, mult_125_G3_ab_9_12_port, mult_125_G3_ab_9_13_port, mult_125_G3_ab_9_14_port, mult_125_G3_ab_9_15_port, mult_125_G3_ab_10_0_port, mult_125_G3_ab_10_1_port, mult_125_G3_ab_10_2_port, mult_125_G3_ab_10_3_port, mult_125_G3_ab_10_4_port, mult_125_G3_ab_10_5_port, mult_125_G3_ab_10_6_port, mult_125_G3_ab_10_7_port, mult_125_G3_ab_10_8_port, mult_125_G3_ab_10_9_port, mult_125_G3_ab_10_10_port, mult_125_G3_ab_10_11_port, mult_125_G3_ab_10_12_port, mult_125_G3_ab_10_13_port, mult_125_G3_ab_10_14_port, mult_125_G3_ab_10_15_port, mult_125_G3_ab_11_0_port, mult_125_G3_ab_11_1_port, mult_125_G3_ab_11_2_port, mult_125_G3_ab_11_3_port, mult_125_G3_ab_11_4_port, mult_125_G3_ab_11_5_port, mult_125_G3_ab_11_6_port, mult_125_G3_ab_11_7_port, mult_125_G3_ab_11_8_port, mult_125_G3_ab_11_9_port, mult_125_G3_ab_11_10_port, mult_125_G3_ab_11_11_port, mult_125_G3_ab_11_12_port, mult_125_G3_ab_11_13_port, mult_125_G3_ab_11_14_port, mult_125_G3_ab_11_15_port, mult_125_G3_ab_12_0_port, mult_125_G3_ab_12_1_port, mult_125_G3_ab_12_2_port, mult_125_G3_ab_12_3_port, mult_125_G3_ab_12_4_port, mult_125_G3_ab_12_5_port, mult_125_G3_ab_12_6_port, mult_125_G3_ab_12_7_port, mult_125_G3_ab_12_8_port, mult_125_G3_ab_12_9_port, mult_125_G3_ab_12_10_port, mult_125_G3_ab_12_11_port, mult_125_G3_ab_12_12_port, mult_125_G3_ab_12_13_port, mult_125_G3_ab_12_14_port, mult_125_G3_ab_12_15_port, mult_125_G3_ab_13_0_port, mult_125_G3_ab_13_1_port, mult_125_G3_ab_13_2_port, mult_125_G3_ab_13_3_port, mult_125_G3_ab_13_4_port, mult_125_G3_ab_13_5_port, mult_125_G3_ab_13_6_port, mult_125_G3_ab_13_7_port, mult_125_G3_ab_13_8_port, mult_125_G3_ab_13_9_port, mult_125_G3_ab_13_10_port, mult_125_G3_ab_13_11_port, mult_125_G3_ab_13_12_port, mult_125_G3_ab_13_13_port, mult_125_G3_ab_13_14_port, mult_125_G3_ab_13_15_port, mult_125_G3_ab_14_0_port, mult_125_G3_ab_14_1_port, mult_125_G3_ab_14_2_port, mult_125_G3_ab_14_3_port, mult_125_G3_ab_14_4_port, mult_125_G3_ab_14_5_port, mult_125_G3_ab_14_6_port, mult_125_G3_ab_14_7_port, mult_125_G3_ab_14_8_port, mult_125_G3_ab_14_9_port, mult_125_G3_ab_14_10_port, mult_125_G3_ab_14_11_port, mult_125_G3_ab_14_12_port, mult_125_G3_ab_14_13_port, mult_125_G3_ab_14_14_port, mult_125_G3_ab_14_15_port, mult_125_G3_ab_15_0_port, mult_125_G3_ab_15_1_port, mult_125_G3_ab_15_2_port, mult_125_G3_ab_15_3_port, mult_125_G3_ab_15_4_port, mult_125_G3_ab_15_5_port, mult_125_G3_ab_15_6_port, mult_125_G3_ab_15_7_port, mult_125_G3_ab_15_8_port, mult_125_G3_ab_15_9_port, mult_125_G3_ab_15_10_port, mult_125_G3_ab_15_11_port, mult_125_G3_ab_15_12_port, mult_125_G3_ab_15_13_port, mult_125_G3_ab_15_14_port, mult_125_G3_ab_15_15_port, mult_125_G3_B_not_0_port, mult_125_G3_B_not_1_port, mult_125_G3_B_not_2_port, mult_125_G3_B_not_3_port, mult_125_G3_B_not_4_port, mult_125_G3_B_not_5_port, mult_125_G3_B_not_6_port, mult_125_G3_B_not_7_port, mult_125_G3_B_not_8_port, mult_125_G3_B_not_9_port, mult_125_G3_B_not_10_port, mult_125_G3_B_not_11_port, mult_125_G3_B_not_12_port, mult_125_G3_B_not_13_port, mult_125_G3_B_not_14_port, mult_125_G3_B_not_15_port, mult_125_G3_A_not_0_port, mult_125_G3_A_not_1_port, mult_125_G3_A_not_2_port, mult_125_G3_A_not_3_port, mult_125_G3_A_not_4_port, mult_125_G3_A_not_5_port, mult_125_G3_A_not_6_port, mult_125_G3_A_not_7_port, mult_125_G3_A_not_8_port, mult_125_G3_A_not_9_port, mult_125_G3_A_not_10_port, mult_125_G3_A_not_11_port, mult_125_G3_A_not_12_port, mult_125_G3_A_not_13_port, mult_125_G3_A_not_14_port, mult_125_G3_A_not_15_port, mult_125_G2_FS_1_C_1_3_3_port, mult_125_G2_FS_1_C_1_4_0_port, mult_125_G2_FS_1_C_1_4_1_port, mult_125_G2_FS_1_C_1_4_2_port, mult_125_G2_FS_1_C_1_4_3_port, mult_125_G2_FS_1_C_1_5_0_port, mult_125_G2_FS_1_C_1_5_1_port, mult_125_G2_FS_1_C_1_5_2_port, mult_125_G2_FS_1_C_1_5_3_port, mult_125_G2_FS_1_C_1_6_0_port, mult_125_G2_FS_1_C_1_6_1_port, mult_125_G2_FS_1_C_1_6_2_port, mult_125_G2_FS_1_C_1_6_3_port, mult_125_G2_FS_1_C_1_7_0_port, mult_125_G2_FS_1_C_1_7_1_port, mult_125_G2_FS_1_P_0_0_1_port, mult_125_G2_FS_1_P_0_0_2_port, mult_125_G2_FS_1_P_0_0_3_port, mult_125_G2_FS_1_P_0_1_1_port, mult_125_G2_FS_1_P_0_1_2_port, mult_125_G2_FS_1_P_0_1_3_port, mult_125_G2_FS_1_P_0_2_1_port, mult_125_G2_FS_1_P_0_2_2_port, mult_125_G2_FS_1_P_0_2_3_port, mult_125_G2_FS_1_P_0_3_1_port, mult_125_G2_FS_1_P_0_3_2_port, mult_125_G2_FS_1_P_0_3_3_port, mult_125_G2_FS_1_P_0_4_1_port, mult_125_G2_FS_1_P_0_4_2_port, mult_125_G2_FS_1_P_0_4_3_port, mult_125_G2_FS_1_P_0_5_1_port, mult_125_G2_FS_1_P_0_5_2_port, mult_125_G2_FS_1_P_0_5_3_port, mult_125_G2_FS_1_P_0_6_1_port, mult_125_G2_FS_1_P_0_6_2_port, mult_125_G2_FS_1_P_0_6_3_port, mult_125_G2_FS_1_P_0_7_1_port, mult_125_G2_FS_1_TEMP_P_0_0_0_port, mult_125_G2_FS_1_TEMP_P_0_1_0_port, mult_125_G2_FS_1_TEMP_P_0_2_0_port, mult_125_G2_FS_1_TEMP_P_0_3_0_port, mult_125_G2_FS_1_TEMP_P_0_4_0_port, mult_125_G2_FS_1_TEMP_P_0_4_1_port, mult_125_G2_FS_1_TEMP_P_0_4_2_port, mult_125_G2_FS_1_TEMP_P_0_5_0_port, mult_125_G2_FS_1_TEMP_P_0_5_1_port, mult_125_G2_FS_1_TEMP_P_0_5_2_port, mult_125_G2_FS_1_TEMP_P_0_6_0_port, mult_125_G2_FS_1_TEMP_P_0_6_1_port, mult_125_G2_FS_1_TEMP_P_0_6_2_port, mult_125_G2_FS_1_TEMP_P_0_7_0_port, mult_125_G2_FS_1_G_1_0_3_port, mult_125_G2_FS_1_G_1_1_0_port, mult_125_G2_FS_1_G_1_1_1_port, mult_125_G2_FS_1_G_1_1_2_port, mult_125_G2_FS_1_G_2_0_0_port, mult_125_G2_FS_1_TEMP_G_0_3_2_port, mult_125_G2_FS_1_TEMP_G_0_4_1_port, mult_125_G2_FS_1_TEMP_G_0_4_2_port, mult_125_G2_FS_1_TEMP_G_0_5_1_port, mult_125_G2_FS_1_TEMP_G_0_5_2_port, mult_125_G2_FS_1_TEMP_G_0_6_1_port, mult_125_G2_FS_1_TEMP_G_0_6_2_port, mult_125_G2_FS_1_G_n_int_0_3_2_port, mult_125_G2_FS_1_G_n_int_0_3_3_port, mult_125_G2_FS_1_G_n_int_0_4_0_port, mult_125_G2_FS_1_G_n_int_0_4_1_port, mult_125_G2_FS_1_G_n_int_0_4_2_port, mult_125_G2_FS_1_G_n_int_0_4_3_port, mult_125_G2_FS_1_G_n_int_0_5_0_port, mult_125_G2_FS_1_G_n_int_0_5_1_port, mult_125_G2_FS_1_G_n_int_0_5_2_port, mult_125_G2_FS_1_G_n_int_0_5_3_port, mult_125_G2_FS_1_G_n_int_0_6_0_port, mult_125_G2_FS_1_G_n_int_0_6_1_port, mult_125_G2_FS_1_G_n_int_0_6_2_port, mult_125_G2_FS_1_G_n_int_0_6_3_port, mult_125_G2_FS_1_G_n_int_0_7_0_port, mult_125_G2_FS_1_G_n_int_0_7_1_port, mult_125_G2_FS_1_PG_int_0_3_3_port, mult_125_G2_FS_1_PG_int_0_4_0_port, mult_125_G2_FS_1_PG_int_0_4_1_port, mult_125_G2_FS_1_PG_int_0_4_2_port, mult_125_G2_FS_1_PG_int_0_4_3_port, mult_125_G2_FS_1_PG_int_0_5_0_port, mult_125_G2_FS_1_PG_int_0_5_1_port, mult_125_G2_FS_1_PG_int_0_5_2_port, mult_125_G2_FS_1_PG_int_0_5_3_port, mult_125_G2_FS_1_PG_int_0_6_0_port, mult_125_G2_FS_1_PG_int_0_6_1_port, mult_125_G2_FS_1_PG_int_0_6_2_port, mult_125_G2_FS_1_PG_int_0_6_3_port, mult_125_G2_FS_1_PG_int_0_7_0_port, mult_125_G2_FS_1_PG_int_0_7_1_port, mult_125_G2_A2_14_port, mult_125_G2_A2_15_port, mult_125_G2_A2_16_port, mult_125_G2_A2_17_port, mult_125_G2_A2_18_port, mult_125_G2_A2_19_port, mult_125_G2_A2_20_port, mult_125_G2_A2_21_port, mult_125_G2_A2_22_port, mult_125_G2_A2_23_port, mult_125_G2_A2_24_port, mult_125_G2_A2_25_port, mult_125_G2_A2_26_port, mult_125_G2_A2_27_port, mult_125_G2_A2_28_port, mult_125_G2_A2_29_port, mult_125_G2_A1_0_port, mult_125_G2_A1_1_port, mult_125_G2_A1_2_port, mult_125_G2_A1_3_port, mult_125_G2_A1_4_port, mult_125_G2_A1_5_port, mult_125_G2_A1_6_port, mult_125_G2_A1_7_port, mult_125_G2_A1_8_port, mult_125_G2_A1_9_port, mult_125_G2_A1_10_port, mult_125_G2_A1_11_port, mult_125_G2_A1_12_port, mult_125_G2_A1_13_port, mult_125_G2_A1_14_port, mult_125_G2_A1_15_port, mult_125_G2_A1_16_port, mult_125_G2_A1_17_port, mult_125_G2_A1_18_port, mult_125_G2_A1_19_port, mult_125_G2_A1_20_port, mult_125_G2_A1_21_port, mult_125_G2_A1_22_port, mult_125_G2_A1_23_port, mult_125_G2_A1_24_port, mult_125_G2_A1_25_port, mult_125_G2_A1_26_port, mult_125_G2_A1_27_port, mult_125_G2_A1_28_port, mult_125_G2_A1_29_port, mult_125_G2_ZB, mult_125_G2_ZA, mult_125_G2_QB, mult_125_G2_QA, mult_125_G2_A_notx_0_port, mult_125_G2_A_notx_1_port, mult_125_G2_A_notx_2_port, mult_125_G2_A_notx_3_port, mult_125_G2_A_notx_4_port, mult_125_G2_A_notx_5_port, mult_125_G2_A_notx_6_port, mult_125_G2_A_notx_7_port, mult_125_G2_A_notx_8_port, mult_125_G2_A_notx_9_port, mult_125_G2_A_notx_10_port, mult_125_G2_A_notx_11_port, mult_125_G2_A_notx_12_port, mult_125_G2_A_notx_13_port, mult_125_G2_A_notx_14_port, mult_125_G2_B_notx_0_port, mult_125_G2_B_notx_1_port, mult_125_G2_B_notx_2_port, mult_125_G2_B_notx_3_port, mult_125_G2_B_notx_4_port, mult_125_G2_B_notx_5_port, mult_125_G2_B_notx_6_port, mult_125_G2_B_notx_7_port, mult_125_G2_B_notx_8_port, mult_125_G2_B_notx_9_port, mult_125_G2_B_notx_10_port, mult_125_G2_B_notx_11_port, mult_125_G2_B_notx_12_port, mult_125_G2_B_notx_13_port, mult_125_G2_B_notx_14_port, mult_125_G2_ab_0_1_port, mult_125_G2_ab_0_2_port, mult_125_G2_ab_0_3_port , mult_125_G2_ab_0_4_port, mult_125_G2_ab_0_5_port, mult_125_G2_ab_0_6_port, mult_125_G2_ab_0_7_port, mult_125_G2_ab_0_8_port , mult_125_G2_ab_0_9_port, mult_125_G2_ab_0_10_port, mult_125_G2_ab_0_11_port, mult_125_G2_ab_0_12_port, mult_125_G2_ab_0_13_port, mult_125_G2_ab_0_14_port, mult_125_G2_ab_0_15_port, mult_125_G2_ab_1_0_port, mult_125_G2_ab_1_1_port, mult_125_G2_ab_1_2_port, mult_125_G2_ab_1_3_port , mult_125_G2_ab_1_4_port, mult_125_G2_ab_1_5_port, mult_125_G2_ab_1_6_port, mult_125_G2_ab_1_7_port, mult_125_G2_ab_1_8_port , mult_125_G2_ab_1_9_port, mult_125_G2_ab_1_10_port, mult_125_G2_ab_1_11_port, mult_125_G2_ab_1_12_port, mult_125_G2_ab_1_13_port, mult_125_G2_ab_1_14_port, mult_125_G2_ab_1_15_port, mult_125_G2_ab_2_0_port, mult_125_G2_ab_2_1_port, mult_125_G2_ab_2_2_port, mult_125_G2_ab_2_3_port , mult_125_G2_ab_2_4_port, mult_125_G2_ab_2_5_port, mult_125_G2_ab_2_6_port, mult_125_G2_ab_2_7_port, mult_125_G2_ab_2_8_port , mult_125_G2_ab_2_9_port, mult_125_G2_ab_2_10_port, mult_125_G2_ab_2_11_port, mult_125_G2_ab_2_12_port, mult_125_G2_ab_2_13_port, mult_125_G2_ab_2_14_port, mult_125_G2_ab_2_15_port, mult_125_G2_ab_3_0_port, mult_125_G2_ab_3_1_port, mult_125_G2_ab_3_2_port, mult_125_G2_ab_3_3_port , mult_125_G2_ab_3_4_port, mult_125_G2_ab_3_5_port, mult_125_G2_ab_3_6_port, mult_125_G2_ab_3_7_port, mult_125_G2_ab_3_8_port , mult_125_G2_ab_3_9_port, mult_125_G2_ab_3_10_port, mult_125_G2_ab_3_11_port, mult_125_G2_ab_3_12_port, mult_125_G2_ab_3_13_port, mult_125_G2_ab_3_14_port, mult_125_G2_ab_3_15_port, mult_125_G2_ab_4_0_port, mult_125_G2_ab_4_1_port, mult_125_G2_ab_4_2_port, mult_125_G2_ab_4_3_port , mult_125_G2_ab_4_4_port, mult_125_G2_ab_4_5_port, mult_125_G2_ab_4_6_port, mult_125_G2_ab_4_7_port, mult_125_G2_ab_4_8_port , mult_125_G2_ab_4_9_port, mult_125_G2_ab_4_10_port, mult_125_G2_ab_4_11_port, mult_125_G2_ab_4_12_port, mult_125_G2_ab_4_13_port, mult_125_G2_ab_4_14_port, mult_125_G2_ab_4_15_port, mult_125_G2_ab_5_0_port, mult_125_G2_ab_5_1_port, mult_125_G2_ab_5_2_port, mult_125_G2_ab_5_3_port , mult_125_G2_ab_5_4_port, mult_125_G2_ab_5_5_port, mult_125_G2_ab_5_6_port, mult_125_G2_ab_5_7_port, mult_125_G2_ab_5_8_port , mult_125_G2_ab_5_9_port, mult_125_G2_ab_5_10_port, mult_125_G2_ab_5_11_port, mult_125_G2_ab_5_12_port, mult_125_G2_ab_5_13_port, mult_125_G2_ab_5_14_port, mult_125_G2_ab_5_15_port, mult_125_G2_ab_6_0_port, mult_125_G2_ab_6_1_port, mult_125_G2_ab_6_2_port, mult_125_G2_ab_6_3_port , mult_125_G2_ab_6_4_port, mult_125_G2_ab_6_5_port, mult_125_G2_ab_6_6_port, mult_125_G2_ab_6_7_port, mult_125_G2_ab_6_8_port , mult_125_G2_ab_6_9_port, mult_125_G2_ab_6_10_port, mult_125_G2_ab_6_11_port, mult_125_G2_ab_6_12_port, mult_125_G2_ab_6_13_port, mult_125_G2_ab_6_14_port, mult_125_G2_ab_6_15_port, mult_125_G2_ab_7_0_port, mult_125_G2_ab_7_1_port, mult_125_G2_ab_7_2_port, mult_125_G2_ab_7_3_port , mult_125_G2_ab_7_4_port, mult_125_G2_ab_7_5_port, mult_125_G2_ab_7_6_port, mult_125_G2_ab_7_7_port, mult_125_G2_ab_7_8_port , mult_125_G2_ab_7_9_port, mult_125_G2_ab_7_10_port, mult_125_G2_ab_7_11_port, mult_125_G2_ab_7_12_port, mult_125_G2_ab_7_13_port, mult_125_G2_ab_7_14_port, mult_125_G2_ab_7_15_port, mult_125_G2_ab_8_0_port, mult_125_G2_ab_8_1_port, mult_125_G2_ab_8_2_port, mult_125_G2_ab_8_3_port , mult_125_G2_ab_8_4_port, mult_125_G2_ab_8_5_port, mult_125_G2_ab_8_6_port, mult_125_G2_ab_8_7_port, mult_125_G2_ab_8_8_port , mult_125_G2_ab_8_9_port, mult_125_G2_ab_8_10_port, mult_125_G2_ab_8_11_port, mult_125_G2_ab_8_12_port, mult_125_G2_ab_8_13_port, mult_125_G2_ab_8_14_port, mult_125_G2_ab_8_15_port, mult_125_G2_ab_9_0_port, mult_125_G2_ab_9_1_port, mult_125_G2_ab_9_2_port, mult_125_G2_ab_9_3_port , mult_125_G2_ab_9_4_port, mult_125_G2_ab_9_5_port, mult_125_G2_ab_9_6_port, mult_125_G2_ab_9_7_port, mult_125_G2_ab_9_8_port , mult_125_G2_ab_9_9_port, mult_125_G2_ab_9_10_port, mult_125_G2_ab_9_11_port, mult_125_G2_ab_9_12_port, mult_125_G2_ab_9_13_port, mult_125_G2_ab_9_14_port, mult_125_G2_ab_9_15_port, mult_125_G2_ab_10_0_port, mult_125_G2_ab_10_1_port, mult_125_G2_ab_10_2_port, mult_125_G2_ab_10_3_port, mult_125_G2_ab_10_4_port, mult_125_G2_ab_10_5_port, mult_125_G2_ab_10_6_port, mult_125_G2_ab_10_7_port, mult_125_G2_ab_10_8_port, mult_125_G2_ab_10_9_port, mult_125_G2_ab_10_10_port, mult_125_G2_ab_10_11_port, mult_125_G2_ab_10_12_port, mult_125_G2_ab_10_13_port, mult_125_G2_ab_10_14_port, mult_125_G2_ab_10_15_port, mult_125_G2_ab_11_0_port, mult_125_G2_ab_11_1_port, mult_125_G2_ab_11_2_port, mult_125_G2_ab_11_3_port, mult_125_G2_ab_11_4_port, mult_125_G2_ab_11_5_port, mult_125_G2_ab_11_6_port, mult_125_G2_ab_11_7_port, mult_125_G2_ab_11_8_port, mult_125_G2_ab_11_9_port, mult_125_G2_ab_11_10_port, mult_125_G2_ab_11_11_port, mult_125_G2_ab_11_12_port, mult_125_G2_ab_11_13_port, mult_125_G2_ab_11_14_port, mult_125_G2_ab_11_15_port, mult_125_G2_ab_12_0_port, mult_125_G2_ab_12_1_port, mult_125_G2_ab_12_2_port, mult_125_G2_ab_12_3_port, mult_125_G2_ab_12_4_port, mult_125_G2_ab_12_5_port, mult_125_G2_ab_12_6_port, mult_125_G2_ab_12_7_port, mult_125_G2_ab_12_8_port, mult_125_G2_ab_12_9_port, mult_125_G2_ab_12_10_port, mult_125_G2_ab_12_11_port, mult_125_G2_ab_12_12_port, mult_125_G2_ab_12_13_port, mult_125_G2_ab_12_14_port, mult_125_G2_ab_12_15_port, mult_125_G2_ab_13_0_port, mult_125_G2_ab_13_1_port, mult_125_G2_ab_13_2_port, mult_125_G2_ab_13_3_port, mult_125_G2_ab_13_4_port, mult_125_G2_ab_13_5_port, mult_125_G2_ab_13_6_port, mult_125_G2_ab_13_7_port, mult_125_G2_ab_13_8_port, mult_125_G2_ab_13_9_port, mult_125_G2_ab_13_10_port, mult_125_G2_ab_13_11_port, mult_125_G2_ab_13_12_port, mult_125_G2_ab_13_13_port, mult_125_G2_ab_13_14_port, mult_125_G2_ab_13_15_port, mult_125_G2_ab_14_0_port, mult_125_G2_ab_14_1_port, mult_125_G2_ab_14_2_port, mult_125_G2_ab_14_3_port, mult_125_G2_ab_14_4_port, mult_125_G2_ab_14_5_port, mult_125_G2_ab_14_6_port, mult_125_G2_ab_14_7_port, mult_125_G2_ab_14_8_port, mult_125_G2_ab_14_9_port, mult_125_G2_ab_14_10_port, mult_125_G2_ab_14_11_port, mult_125_G2_ab_14_12_port, mult_125_G2_ab_14_13_port, mult_125_G2_ab_14_14_port, mult_125_G2_ab_14_15_port, mult_125_G2_ab_15_0_port, mult_125_G2_ab_15_1_port, mult_125_G2_ab_15_2_port, mult_125_G2_ab_15_3_port, mult_125_G2_ab_15_4_port, mult_125_G2_ab_15_5_port, mult_125_G2_ab_15_6_port, mult_125_G2_ab_15_7_port, mult_125_G2_ab_15_8_port, mult_125_G2_ab_15_9_port, mult_125_G2_ab_15_10_port, mult_125_G2_ab_15_11_port, mult_125_G2_ab_15_12_port, mult_125_G2_ab_15_13_port, mult_125_G2_ab_15_14_port, mult_125_G2_ab_15_15_port, mult_125_G2_B_not_0_port, mult_125_G2_B_not_1_port, mult_125_G2_B_not_2_port, mult_125_G2_B_not_3_port, mult_125_G2_B_not_4_port, mult_125_G2_B_not_5_port, mult_125_G2_B_not_6_port, mult_125_G2_B_not_7_port, mult_125_G2_B_not_8_port, mult_125_G2_B_not_9_port, mult_125_G2_B_not_10_port, mult_125_G2_B_not_11_port, mult_125_G2_B_not_12_port, mult_125_G2_B_not_13_port, mult_125_G2_B_not_14_port, mult_125_G2_B_not_15_port, mult_125_G2_A_not_0_port, mult_125_G2_A_not_1_port, mult_125_G2_A_not_2_port, mult_125_G2_A_not_3_port, mult_125_G2_A_not_4_port, mult_125_G2_A_not_5_port, mult_125_G2_A_not_6_port, mult_125_G2_A_not_7_port, mult_125_G2_A_not_8_port, mult_125_G2_A_not_9_port, mult_125_G2_A_not_10_port, mult_125_G2_A_not_11_port, mult_125_G2_A_not_12_port, mult_125_G2_A_not_13_port, mult_125_G2_A_not_14_port, mult_125_G2_A_not_15_port, mult_125_FS_1_C_1_3_3_port, mult_125_FS_1_C_1_4_0_port, mult_125_FS_1_C_1_4_1_port, mult_125_FS_1_C_1_4_2_port, mult_125_FS_1_C_1_4_3_port, mult_125_FS_1_C_1_5_0_port, mult_125_FS_1_C_1_5_1_port, mult_125_FS_1_C_1_5_2_port, mult_125_FS_1_C_1_5_3_port, mult_125_FS_1_C_1_6_0_port, mult_125_FS_1_C_1_6_1_port, mult_125_FS_1_C_1_6_2_port, mult_125_FS_1_C_1_6_3_port, mult_125_FS_1_C_1_7_0_port, mult_125_FS_1_C_1_7_1_port, mult_125_FS_1_P_0_0_1_port, mult_125_FS_1_P_0_0_2_port, mult_125_FS_1_P_0_0_3_port, mult_125_FS_1_P_0_1_1_port, mult_125_FS_1_P_0_1_2_port, mult_125_FS_1_P_0_1_3_port, mult_125_FS_1_P_0_2_1_port, mult_125_FS_1_P_0_2_2_port, mult_125_FS_1_P_0_2_3_port, mult_125_FS_1_P_0_3_1_port, mult_125_FS_1_P_0_3_2_port, mult_125_FS_1_P_0_3_3_port, mult_125_FS_1_P_0_4_1_port, mult_125_FS_1_P_0_4_2_port, mult_125_FS_1_P_0_4_3_port, mult_125_FS_1_P_0_5_1_port, mult_125_FS_1_P_0_5_2_port, mult_125_FS_1_P_0_5_3_port, mult_125_FS_1_P_0_6_1_port, mult_125_FS_1_P_0_6_2_port, mult_125_FS_1_P_0_6_3_port, mult_125_FS_1_P_0_7_1_port, mult_125_FS_1_TEMP_P_0_0_0_port, mult_125_FS_1_TEMP_P_0_1_0_port, mult_125_FS_1_TEMP_P_0_2_0_port, mult_125_FS_1_TEMP_P_0_3_0_port, mult_125_FS_1_TEMP_P_0_4_0_port, mult_125_FS_1_TEMP_P_0_4_1_port, mult_125_FS_1_TEMP_P_0_4_2_port, mult_125_FS_1_TEMP_P_0_5_0_port, mult_125_FS_1_TEMP_P_0_5_1_port, mult_125_FS_1_TEMP_P_0_5_2_port, mult_125_FS_1_TEMP_P_0_6_0_port, mult_125_FS_1_TEMP_P_0_6_1_port, mult_125_FS_1_TEMP_P_0_6_2_port, mult_125_FS_1_TEMP_P_0_7_0_port, mult_125_FS_1_G_1_0_3_port, mult_125_FS_1_G_1_1_0_port, mult_125_FS_1_G_1_1_1_port, mult_125_FS_1_G_1_1_2_port, mult_125_FS_1_G_2_0_0_port, mult_125_FS_1_TEMP_G_0_3_2_port, mult_125_FS_1_TEMP_G_0_4_1_port, mult_125_FS_1_TEMP_G_0_4_2_port, mult_125_FS_1_TEMP_G_0_5_1_port, mult_125_FS_1_TEMP_G_0_5_2_port, mult_125_FS_1_TEMP_G_0_6_1_port, mult_125_FS_1_TEMP_G_0_6_2_port, mult_125_FS_1_G_n_int_0_3_2_port, mult_125_FS_1_G_n_int_0_3_3_port, mult_125_FS_1_G_n_int_0_4_0_port, mult_125_FS_1_G_n_int_0_4_1_port, mult_125_FS_1_G_n_int_0_4_2_port, mult_125_FS_1_G_n_int_0_4_3_port, mult_125_FS_1_G_n_int_0_5_0_port, mult_125_FS_1_G_n_int_0_5_1_port, mult_125_FS_1_G_n_int_0_5_2_port, mult_125_FS_1_G_n_int_0_5_3_port, mult_125_FS_1_G_n_int_0_6_0_port, mult_125_FS_1_G_n_int_0_6_1_port, mult_125_FS_1_G_n_int_0_6_2_port, mult_125_FS_1_G_n_int_0_6_3_port, mult_125_FS_1_G_n_int_0_7_0_port, mult_125_FS_1_G_n_int_0_7_1_port, mult_125_FS_1_PG_int_0_3_3_port, mult_125_FS_1_PG_int_0_4_0_port, mult_125_FS_1_PG_int_0_4_1_port, mult_125_FS_1_PG_int_0_4_2_port, mult_125_FS_1_PG_int_0_4_3_port, mult_125_FS_1_PG_int_0_5_0_port, mult_125_FS_1_PG_int_0_5_1_port, mult_125_FS_1_PG_int_0_5_2_port, mult_125_FS_1_PG_int_0_5_3_port, mult_125_FS_1_PG_int_0_6_0_port, mult_125_FS_1_PG_int_0_6_1_port, mult_125_FS_1_PG_int_0_6_2_port, mult_125_FS_1_PG_int_0_6_3_port, mult_125_FS_1_PG_int_0_7_0_port, mult_125_FS_1_PG_int_0_7_1_port, mult_125_A2_14_port, mult_125_A2_15_port , mult_125_A2_16_port, mult_125_A2_17_port, mult_125_A2_18_port, mult_125_A2_19_port, mult_125_A2_20_port, mult_125_A2_21_port, mult_125_A2_22_port, mult_125_A2_23_port, mult_125_A2_24_port, mult_125_A2_25_port, mult_125_A2_26_port, mult_125_A2_27_port, mult_125_A2_28_port, mult_125_A2_29_port, mult_125_A1_0_port, mult_125_A1_1_port, mult_125_A1_2_port, mult_125_A1_3_port, mult_125_A1_4_port, mult_125_A1_5_port, mult_125_A1_6_port, mult_125_A1_7_port, mult_125_A1_8_port, mult_125_A1_9_port, mult_125_A1_10_port, mult_125_A1_11_port, mult_125_A1_12_port, mult_125_A1_13_port, mult_125_A1_14_port, mult_125_A1_15_port, mult_125_A1_16_port, mult_125_A1_17_port, mult_125_A1_18_port, mult_125_A1_19_port, mult_125_A1_20_port, mult_125_A1_21_port, mult_125_A1_22_port, mult_125_A1_23_port, mult_125_A1_24_port, mult_125_A1_25_port, mult_125_A1_26_port, mult_125_A1_27_port, mult_125_A1_28_port, mult_125_A1_29_port, mult_125_ZB, mult_125_ZA, mult_125_QB, mult_125_QA, mult_125_A_notx_0_port, mult_125_A_notx_1_port, mult_125_A_notx_2_port, mult_125_A_notx_3_port, mult_125_A_notx_4_port, mult_125_A_notx_5_port, mult_125_A_notx_6_port, mult_125_A_notx_7_port, mult_125_A_notx_8_port, mult_125_A_notx_9_port, mult_125_A_notx_10_port, mult_125_A_notx_11_port, mult_125_A_notx_12_port, mult_125_A_notx_13_port , mult_125_A_notx_14_port, mult_125_B_notx_0_port, mult_125_B_notx_1_port , mult_125_B_notx_2_port, mult_125_B_notx_3_port, mult_125_B_notx_4_port, mult_125_B_notx_5_port, mult_125_B_notx_6_port, mult_125_B_notx_7_port, mult_125_B_notx_8_port, mult_125_B_notx_9_port, mult_125_B_notx_10_port, mult_125_B_notx_11_port, mult_125_B_notx_12_port, mult_125_B_notx_13_port , mult_125_B_notx_14_port, mult_125_ab_0_1_port, mult_125_ab_0_2_port, mult_125_ab_0_3_port, mult_125_ab_0_4_port, mult_125_ab_0_5_port, mult_125_ab_0_6_port, mult_125_ab_0_7_port, mult_125_ab_0_8_port, mult_125_ab_0_9_port, mult_125_ab_0_10_port, mult_125_ab_0_11_port, mult_125_ab_0_12_port, mult_125_ab_0_13_port, mult_125_ab_0_14_port, mult_125_ab_0_15_port, mult_125_ab_1_0_port, mult_125_ab_1_1_port, mult_125_ab_1_2_port, mult_125_ab_1_3_port, mult_125_ab_1_4_port, mult_125_ab_1_5_port, mult_125_ab_1_6_port, mult_125_ab_1_7_port, mult_125_ab_1_8_port, mult_125_ab_1_9_port, mult_125_ab_1_10_port, mult_125_ab_1_11_port, mult_125_ab_1_12_port, mult_125_ab_1_13_port, mult_125_ab_1_14_port, mult_125_ab_1_15_port, mult_125_ab_2_0_port, mult_125_ab_2_1_port, mult_125_ab_2_2_port, mult_125_ab_2_3_port, mult_125_ab_2_4_port, mult_125_ab_2_5_port, mult_125_ab_2_6_port, mult_125_ab_2_7_port, mult_125_ab_2_8_port, mult_125_ab_2_9_port, mult_125_ab_2_10_port, mult_125_ab_2_11_port, mult_125_ab_2_12_port, mult_125_ab_2_13_port, mult_125_ab_2_14_port, mult_125_ab_2_15_port, mult_125_ab_3_0_port, mult_125_ab_3_1_port, mult_125_ab_3_2_port, mult_125_ab_3_3_port, mult_125_ab_3_4_port, mult_125_ab_3_5_port, mult_125_ab_3_6_port, mult_125_ab_3_7_port, mult_125_ab_3_8_port, mult_125_ab_3_9_port, mult_125_ab_3_10_port, mult_125_ab_3_11_port, mult_125_ab_3_12_port, mult_125_ab_3_13_port, mult_125_ab_3_14_port, mult_125_ab_3_15_port, mult_125_ab_4_0_port, mult_125_ab_4_1_port, mult_125_ab_4_2_port, mult_125_ab_4_3_port, mult_125_ab_4_4_port, mult_125_ab_4_5_port, mult_125_ab_4_6_port, mult_125_ab_4_7_port, mult_125_ab_4_8_port, mult_125_ab_4_9_port, mult_125_ab_4_10_port, mult_125_ab_4_11_port, mult_125_ab_4_12_port, mult_125_ab_4_13_port, mult_125_ab_4_14_port, mult_125_ab_4_15_port, mult_125_ab_5_0_port, mult_125_ab_5_1_port, mult_125_ab_5_2_port, mult_125_ab_5_3_port, mult_125_ab_5_4_port, mult_125_ab_5_5_port, mult_125_ab_5_6_port, mult_125_ab_5_7_port, mult_125_ab_5_8_port, mult_125_ab_5_9_port, mult_125_ab_5_10_port, mult_125_ab_5_11_port, mult_125_ab_5_12_port, mult_125_ab_5_13_port, mult_125_ab_5_14_port, mult_125_ab_5_15_port, mult_125_ab_6_0_port, mult_125_ab_6_1_port, mult_125_ab_6_2_port, mult_125_ab_6_3_port, mult_125_ab_6_4_port, mult_125_ab_6_5_port, mult_125_ab_6_6_port, mult_125_ab_6_7_port, mult_125_ab_6_8_port, mult_125_ab_6_9_port, mult_125_ab_6_10_port, mult_125_ab_6_11_port, mult_125_ab_6_12_port, mult_125_ab_6_13_port, mult_125_ab_6_14_port, mult_125_ab_6_15_port, mult_125_ab_7_0_port, mult_125_ab_7_1_port, mult_125_ab_7_2_port, mult_125_ab_7_3_port, mult_125_ab_7_4_port, mult_125_ab_7_5_port, mult_125_ab_7_6_port, mult_125_ab_7_7_port, mult_125_ab_7_8_port, mult_125_ab_7_9_port, mult_125_ab_7_10_port, mult_125_ab_7_11_port, mult_125_ab_7_12_port, mult_125_ab_7_13_port, mult_125_ab_7_14_port, mult_125_ab_7_15_port, mult_125_ab_8_0_port, mult_125_ab_8_1_port, mult_125_ab_8_2_port, mult_125_ab_8_3_port, mult_125_ab_8_4_port, mult_125_ab_8_5_port, mult_125_ab_8_6_port, mult_125_ab_8_7_port, mult_125_ab_8_8_port, mult_125_ab_8_9_port, mult_125_ab_8_10_port, mult_125_ab_8_11_port, mult_125_ab_8_12_port, mult_125_ab_8_13_port, mult_125_ab_8_14_port, mult_125_ab_8_15_port, mult_125_ab_9_0_port, mult_125_ab_9_1_port, mult_125_ab_9_2_port, mult_125_ab_9_3_port, mult_125_ab_9_4_port, mult_125_ab_9_5_port, mult_125_ab_9_6_port, mult_125_ab_9_7_port, mult_125_ab_9_8_port, mult_125_ab_9_9_port, mult_125_ab_9_10_port, mult_125_ab_9_11_port, mult_125_ab_9_12_port, mult_125_ab_9_13_port, mult_125_ab_9_14_port, mult_125_ab_9_15_port, mult_125_ab_10_0_port, mult_125_ab_10_1_port, mult_125_ab_10_2_port, mult_125_ab_10_3_port, mult_125_ab_10_4_port, mult_125_ab_10_5_port, mult_125_ab_10_6_port, mult_125_ab_10_7_port, mult_125_ab_10_8_port, mult_125_ab_10_9_port, mult_125_ab_10_10_port, mult_125_ab_10_11_port, mult_125_ab_10_12_port, mult_125_ab_10_13_port, mult_125_ab_10_14_port, mult_125_ab_10_15_port, mult_125_ab_11_0_port, mult_125_ab_11_1_port, mult_125_ab_11_2_port, mult_125_ab_11_3_port, mult_125_ab_11_4_port, mult_125_ab_11_5_port, mult_125_ab_11_6_port, mult_125_ab_11_7_port, mult_125_ab_11_8_port, mult_125_ab_11_9_port, mult_125_ab_11_10_port, mult_125_ab_11_11_port, mult_125_ab_11_12_port, mult_125_ab_11_13_port, mult_125_ab_11_14_port, mult_125_ab_11_15_port, mult_125_ab_12_0_port, mult_125_ab_12_1_port, mult_125_ab_12_2_port, mult_125_ab_12_3_port, mult_125_ab_12_4_port, mult_125_ab_12_5_port, mult_125_ab_12_6_port, mult_125_ab_12_7_port, mult_125_ab_12_8_port, mult_125_ab_12_9_port, mult_125_ab_12_10_port, mult_125_ab_12_11_port, mult_125_ab_12_12_port, mult_125_ab_12_13_port, mult_125_ab_12_14_port, mult_125_ab_12_15_port, mult_125_ab_13_0_port, mult_125_ab_13_1_port, mult_125_ab_13_2_port, mult_125_ab_13_3_port, mult_125_ab_13_4_port, mult_125_ab_13_5_port, mult_125_ab_13_6_port, mult_125_ab_13_7_port, mult_125_ab_13_8_port, mult_125_ab_13_9_port, mult_125_ab_13_10_port, mult_125_ab_13_11_port, mult_125_ab_13_12_port, mult_125_ab_13_13_port, mult_125_ab_13_14_port, mult_125_ab_13_15_port, mult_125_ab_14_0_port, mult_125_ab_14_1_port, mult_125_ab_14_2_port, mult_125_ab_14_3_port, mult_125_ab_14_4_port, mult_125_ab_14_5_port, mult_125_ab_14_6_port, mult_125_ab_14_7_port, mult_125_ab_14_8_port, mult_125_ab_14_9_port, mult_125_ab_14_10_port, mult_125_ab_14_11_port, mult_125_ab_14_12_port, mult_125_ab_14_13_port, mult_125_ab_14_14_port, mult_125_ab_14_15_port, mult_125_ab_15_0_port, mult_125_ab_15_1_port, mult_125_ab_15_2_port, mult_125_ab_15_3_port, mult_125_ab_15_4_port, mult_125_ab_15_5_port, mult_125_ab_15_6_port, mult_125_ab_15_7_port, mult_125_ab_15_8_port, mult_125_ab_15_9_port, mult_125_ab_15_10_port, mult_125_ab_15_11_port, mult_125_ab_15_12_port, mult_125_ab_15_13_port, mult_125_ab_15_14_port, mult_125_ab_15_15_port, mult_125_B_not_0_port, mult_125_B_not_1_port, mult_125_B_not_2_port, mult_125_B_not_3_port, mult_125_B_not_4_port, mult_125_B_not_5_port, mult_125_B_not_6_port, mult_125_B_not_7_port, mult_125_B_not_8_port, mult_125_B_not_9_port, mult_125_B_not_10_port, mult_125_B_not_11_port, mult_125_B_not_12_port, mult_125_B_not_13_port, mult_125_B_not_14_port, mult_125_B_not_15_port, mult_125_A_not_0_port, mult_125_A_not_1_port, mult_125_A_not_2_port, mult_125_A_not_3_port, mult_125_A_not_4_port, mult_125_A_not_5_port, mult_125_A_not_6_port, mult_125_A_not_7_port, mult_125_A_not_8_port, mult_125_A_not_9_port, mult_125_A_not_10_port, mult_125_A_not_11_port, mult_125_A_not_12_port, mult_125_A_not_13_port, mult_125_A_not_14_port, mult_125_A_not_15_port, mult_125_G4_FS_1_C_1_3_3_port, mult_125_G4_FS_1_C_1_4_0_port, mult_125_G4_FS_1_C_1_4_1_port, mult_125_G4_FS_1_C_1_4_2_port, mult_125_G4_FS_1_C_1_4_3_port, mult_125_G4_FS_1_C_1_5_0_port, mult_125_G4_FS_1_C_1_5_1_port, mult_125_G4_FS_1_C_1_5_2_port, mult_125_G4_FS_1_C_1_5_3_port, mult_125_G4_FS_1_C_1_6_0_port, mult_125_G4_FS_1_C_1_6_1_port, mult_125_G4_FS_1_C_1_6_2_port, mult_125_G4_FS_1_C_1_6_3_port, mult_125_G4_FS_1_C_1_7_0_port, mult_125_G4_FS_1_C_1_7_1_port, mult_125_G4_FS_1_P_0_0_1_port, mult_125_G4_FS_1_P_0_0_2_port, mult_125_G4_FS_1_P_0_0_3_port, mult_125_G4_FS_1_P_0_1_1_port, mult_125_G4_FS_1_P_0_1_2_port, mult_125_G4_FS_1_P_0_1_3_port, mult_125_G4_FS_1_P_0_2_1_port, mult_125_G4_FS_1_P_0_2_2_port, mult_125_G4_FS_1_P_0_2_3_port, mult_125_G4_FS_1_P_0_3_1_port, mult_125_G4_FS_1_P_0_3_2_port, mult_125_G4_FS_1_P_0_3_3_port, mult_125_G4_FS_1_P_0_4_1_port, mult_125_G4_FS_1_P_0_4_2_port, mult_125_G4_FS_1_P_0_4_3_port, mult_125_G4_FS_1_P_0_5_1_port, mult_125_G4_FS_1_P_0_5_2_port, mult_125_G4_FS_1_P_0_5_3_port, mult_125_G4_FS_1_P_0_6_1_port, mult_125_G4_FS_1_P_0_6_2_port, mult_125_G4_FS_1_P_0_6_3_port, mult_125_G4_FS_1_P_0_7_1_port, mult_125_G4_FS_1_TEMP_P_0_0_0_port, mult_125_G4_FS_1_TEMP_P_0_1_0_port, mult_125_G4_FS_1_TEMP_P_0_2_0_port, mult_125_G4_FS_1_TEMP_P_0_3_0_port, mult_125_G4_FS_1_TEMP_P_0_4_0_port, mult_125_G4_FS_1_TEMP_P_0_4_1_port, mult_125_G4_FS_1_TEMP_P_0_4_2_port, mult_125_G4_FS_1_TEMP_P_0_5_0_port, mult_125_G4_FS_1_TEMP_P_0_5_1_port, mult_125_G4_FS_1_TEMP_P_0_5_2_port, mult_125_G4_FS_1_TEMP_P_0_6_0_port, mult_125_G4_FS_1_TEMP_P_0_6_1_port, mult_125_G4_FS_1_TEMP_P_0_6_2_port, mult_125_G4_FS_1_TEMP_P_0_7_0_port, mult_125_G4_FS_1_G_1_0_3_port, mult_125_G4_FS_1_G_1_1_0_port, mult_125_G4_FS_1_G_1_1_1_port, mult_125_G4_FS_1_G_1_1_2_port, mult_125_G4_FS_1_G_2_0_0_port, mult_125_G4_FS_1_TEMP_G_0_3_2_port, mult_125_G4_FS_1_TEMP_G_0_4_1_port, mult_125_G4_FS_1_TEMP_G_0_4_2_port, mult_125_G4_FS_1_TEMP_G_0_5_1_port, mult_125_G4_FS_1_TEMP_G_0_5_2_port, mult_125_G4_FS_1_TEMP_G_0_6_1_port, mult_125_G4_FS_1_TEMP_G_0_6_2_port, mult_125_G4_FS_1_G_n_int_0_3_2_port, mult_125_G4_FS_1_G_n_int_0_3_3_port, mult_125_G4_FS_1_G_n_int_0_4_0_port, mult_125_G4_FS_1_G_n_int_0_4_1_port, mult_125_G4_FS_1_G_n_int_0_4_2_port, mult_125_G4_FS_1_G_n_int_0_4_3_port, mult_125_G4_FS_1_G_n_int_0_5_0_port, mult_125_G4_FS_1_G_n_int_0_5_1_port, mult_125_G4_FS_1_G_n_int_0_5_2_port, mult_125_G4_FS_1_G_n_int_0_5_3_port, mult_125_G4_FS_1_G_n_int_0_6_0_port, mult_125_G4_FS_1_G_n_int_0_6_1_port, mult_125_G4_FS_1_G_n_int_0_6_2_port, mult_125_G4_FS_1_G_n_int_0_6_3_port, mult_125_G4_FS_1_G_n_int_0_7_0_port, mult_125_G4_FS_1_G_n_int_0_7_1_port, mult_125_G4_FS_1_PG_int_0_3_3_port, mult_125_G4_FS_1_PG_int_0_4_0_port, mult_125_G4_FS_1_PG_int_0_4_1_port, mult_125_G4_FS_1_PG_int_0_4_2_port, mult_125_G4_FS_1_PG_int_0_4_3_port, mult_125_G4_FS_1_PG_int_0_5_0_port, mult_125_G4_FS_1_PG_int_0_5_1_port, mult_125_G4_FS_1_PG_int_0_5_2_port, mult_125_G4_FS_1_PG_int_0_5_3_port, mult_125_G4_FS_1_PG_int_0_6_0_port, mult_125_G4_FS_1_PG_int_0_6_1_port, mult_125_G4_FS_1_PG_int_0_6_2_port, mult_125_G4_FS_1_PG_int_0_6_3_port, mult_125_G4_FS_1_PG_int_0_7_0_port, mult_125_G4_FS_1_PG_int_0_7_1_port, mult_125_G4_A2_14_port, mult_125_G4_A2_15_port, mult_125_G4_A2_16_port, mult_125_G4_A2_17_port, mult_125_G4_A2_18_port, mult_125_G4_A2_19_port, mult_125_G4_A2_20_port, mult_125_G4_A2_21_port, mult_125_G4_A2_22_port, mult_125_G4_A2_23_port, mult_125_G4_A2_24_port, mult_125_G4_A2_25_port, mult_125_G4_A2_26_port, mult_125_G4_A2_27_port, mult_125_G4_A2_28_port, mult_125_G4_A2_29_port, mult_125_G4_A1_0_port, mult_125_G4_A1_1_port, mult_125_G4_A1_2_port, mult_125_G4_A1_3_port, mult_125_G4_A1_4_port, mult_125_G4_A1_5_port, mult_125_G4_A1_6_port, mult_125_G4_A1_7_port, mult_125_G4_A1_8_port, mult_125_G4_A1_9_port, mult_125_G4_A1_10_port, mult_125_G4_A1_11_port, mult_125_G4_A1_12_port, mult_125_G4_A1_13_port, mult_125_G4_A1_14_port, mult_125_G4_A1_15_port, mult_125_G4_A1_16_port, mult_125_G4_A1_17_port, mult_125_G4_A1_18_port, mult_125_G4_A1_19_port, mult_125_G4_A1_20_port, mult_125_G4_A1_21_port, mult_125_G4_A1_22_port, mult_125_G4_A1_23_port, mult_125_G4_A1_24_port, mult_125_G4_A1_25_port, mult_125_G4_A1_26_port, mult_125_G4_A1_27_port, mult_125_G4_A1_28_port, mult_125_G4_A1_29_port, mult_125_G4_ZB, mult_125_G4_ZA, mult_125_G4_QB, mult_125_G4_QA, mult_125_G4_A_notx_0_port, mult_125_G4_A_notx_1_port, mult_125_G4_A_notx_2_port, mult_125_G4_A_notx_3_port, mult_125_G4_A_notx_4_port, mult_125_G4_A_notx_5_port, mult_125_G4_A_notx_6_port, mult_125_G4_A_notx_7_port, mult_125_G4_A_notx_8_port, mult_125_G4_A_notx_9_port, mult_125_G4_A_notx_10_port, mult_125_G4_A_notx_11_port, mult_125_G4_A_notx_12_port, mult_125_G4_A_notx_13_port, mult_125_G4_A_notx_14_port, mult_125_G4_B_notx_0_port, mult_125_G4_B_notx_1_port, mult_125_G4_B_notx_2_port, mult_125_G4_B_notx_3_port, mult_125_G4_B_notx_4_port, mult_125_G4_B_notx_5_port, mult_125_G4_B_notx_6_port, mult_125_G4_B_notx_7_port, mult_125_G4_B_notx_8_port, mult_125_G4_B_notx_9_port, mult_125_G4_B_notx_10_port, mult_125_G4_B_notx_11_port, mult_125_G4_B_notx_12_port, mult_125_G4_B_notx_13_port, mult_125_G4_B_notx_14_port, mult_125_G4_ab_0_1_port, mult_125_G4_ab_0_2_port, mult_125_G4_ab_0_3_port , mult_125_G4_ab_0_4_port, mult_125_G4_ab_0_5_port, mult_125_G4_ab_0_6_port, mult_125_G4_ab_0_7_port, mult_125_G4_ab_0_8_port , mult_125_G4_ab_0_9_port, mult_125_G4_ab_0_10_port, mult_125_G4_ab_0_11_port, mult_125_G4_ab_0_12_port, mult_125_G4_ab_0_13_port, mult_125_G4_ab_0_14_port, mult_125_G4_ab_0_15_port, mult_125_G4_ab_1_0_port, mult_125_G4_ab_1_1_port, mult_125_G4_ab_1_2_port, mult_125_G4_ab_1_3_port , mult_125_G4_ab_1_4_port, mult_125_G4_ab_1_5_port, mult_125_G4_ab_1_6_port, mult_125_G4_ab_1_7_port, mult_125_G4_ab_1_8_port , mult_125_G4_ab_1_9_port, mult_125_G4_ab_1_10_port, mult_125_G4_ab_1_11_port, mult_125_G4_ab_1_12_port, mult_125_G4_ab_1_13_port, mult_125_G4_ab_1_14_port, mult_125_G4_ab_1_15_port, mult_125_G4_ab_2_0_port, mult_125_G4_ab_2_1_port, mult_125_G4_ab_2_2_port, mult_125_G4_ab_2_3_port , mult_125_G4_ab_2_4_port, mult_125_G4_ab_2_5_port, mult_125_G4_ab_2_6_port, mult_125_G4_ab_2_7_port, mult_125_G4_ab_2_8_port , mult_125_G4_ab_2_9_port, mult_125_G4_ab_2_10_port, mult_125_G4_ab_2_11_port, mult_125_G4_ab_2_12_port, mult_125_G4_ab_2_13_port, mult_125_G4_ab_2_14_port, mult_125_G4_ab_2_15_port, mult_125_G4_ab_3_0_port, mult_125_G4_ab_3_1_port, mult_125_G4_ab_3_2_port, mult_125_G4_ab_3_3_port , mult_125_G4_ab_3_4_port, mult_125_G4_ab_3_5_port, mult_125_G4_ab_3_6_port, mult_125_G4_ab_3_7_port, mult_125_G4_ab_3_8_port , mult_125_G4_ab_3_9_port, mult_125_G4_ab_3_10_port, mult_125_G4_ab_3_11_port, mult_125_G4_ab_3_12_port, mult_125_G4_ab_3_13_port, mult_125_G4_ab_3_14_port, mult_125_G4_ab_3_15_port, mult_125_G4_ab_4_0_port, mult_125_G4_ab_4_1_port, mult_125_G4_ab_4_2_port, mult_125_G4_ab_4_3_port , mult_125_G4_ab_4_4_port, mult_125_G4_ab_4_5_port, mult_125_G4_ab_4_6_port, mult_125_G4_ab_4_7_port, mult_125_G4_ab_4_8_port , mult_125_G4_ab_4_9_port, mult_125_G4_ab_4_10_port, mult_125_G4_ab_4_11_port, mult_125_G4_ab_4_12_port, mult_125_G4_ab_4_13_port, mult_125_G4_ab_4_14_port, mult_125_G4_ab_4_15_port, mult_125_G4_ab_5_0_port, mult_125_G4_ab_5_1_port, mult_125_G4_ab_5_2_port, mult_125_G4_ab_5_3_port , mult_125_G4_ab_5_4_port, mult_125_G4_ab_5_5_port, mult_125_G4_ab_5_6_port, mult_125_G4_ab_5_7_port, mult_125_G4_ab_5_8_port , mult_125_G4_ab_5_9_port, mult_125_G4_ab_5_10_port, mult_125_G4_ab_5_11_port, mult_125_G4_ab_5_12_port, mult_125_G4_ab_5_13_port, mult_125_G4_ab_5_14_port, mult_125_G4_ab_5_15_port, mult_125_G4_ab_6_0_port, mult_125_G4_ab_6_1_port, mult_125_G4_ab_6_2_port, mult_125_G4_ab_6_3_port , mult_125_G4_ab_6_4_port, mult_125_G4_ab_6_5_port, mult_125_G4_ab_6_6_port, mult_125_G4_ab_6_7_port, mult_125_G4_ab_6_8_port , mult_125_G4_ab_6_9_port, mult_125_G4_ab_6_10_port, mult_125_G4_ab_6_11_port, mult_125_G4_ab_6_12_port, mult_125_G4_ab_6_13_port, mult_125_G4_ab_6_14_port, mult_125_G4_ab_6_15_port, mult_125_G4_ab_7_0_port, mult_125_G4_ab_7_1_port, mult_125_G4_ab_7_2_port, mult_125_G4_ab_7_3_port , mult_125_G4_ab_7_4_port, mult_125_G4_ab_7_5_port, mult_125_G4_ab_7_6_port, mult_125_G4_ab_7_7_port, mult_125_G4_ab_7_8_port , mult_125_G4_ab_7_9_port, mult_125_G4_ab_7_10_port, mult_125_G4_ab_7_11_port, mult_125_G4_ab_7_12_port, mult_125_G4_ab_7_13_port, mult_125_G4_ab_7_14_port, mult_125_G4_ab_7_15_port, mult_125_G4_ab_8_0_port, mult_125_G4_ab_8_1_port, mult_125_G4_ab_8_2_port, mult_125_G4_ab_8_3_port , mult_125_G4_ab_8_4_port, mult_125_G4_ab_8_5_port, mult_125_G4_ab_8_6_port, mult_125_G4_ab_8_7_port, mult_125_G4_ab_8_8_port , mult_125_G4_ab_8_9_port, mult_125_G4_ab_8_10_port, mult_125_G4_ab_8_11_port, mult_125_G4_ab_8_12_port, mult_125_G4_ab_8_13_port, mult_125_G4_ab_8_14_port, mult_125_G4_ab_8_15_port, mult_125_G4_ab_9_0_port, mult_125_G4_ab_9_1_port, mult_125_G4_ab_9_2_port, mult_125_G4_ab_9_3_port , mult_125_G4_ab_9_4_port, mult_125_G4_ab_9_5_port, mult_125_G4_ab_9_6_port, mult_125_G4_ab_9_7_port, mult_125_G4_ab_9_8_port , mult_125_G4_ab_9_9_port, mult_125_G4_ab_9_10_port, mult_125_G4_ab_9_11_port, mult_125_G4_ab_9_12_port, mult_125_G4_ab_9_13_port, mult_125_G4_ab_9_14_port, mult_125_G4_ab_9_15_port, mult_125_G4_ab_10_0_port, mult_125_G4_ab_10_1_port, mult_125_G4_ab_10_2_port, mult_125_G4_ab_10_3_port, mult_125_G4_ab_10_4_port, mult_125_G4_ab_10_5_port, mult_125_G4_ab_10_6_port, mult_125_G4_ab_10_7_port, mult_125_G4_ab_10_8_port, mult_125_G4_ab_10_9_port, mult_125_G4_ab_10_10_port, mult_125_G4_ab_10_11_port, mult_125_G4_ab_10_12_port, mult_125_G4_ab_10_13_port, mult_125_G4_ab_10_14_port, mult_125_G4_ab_10_15_port, mult_125_G4_ab_11_0_port, mult_125_G4_ab_11_1_port, mult_125_G4_ab_11_2_port, mult_125_G4_ab_11_3_port, mult_125_G4_ab_11_4_port, mult_125_G4_ab_11_5_port, mult_125_G4_ab_11_6_port, mult_125_G4_ab_11_7_port, mult_125_G4_ab_11_8_port, mult_125_G4_ab_11_9_port, mult_125_G4_ab_11_10_port, mult_125_G4_ab_11_11_port, mult_125_G4_ab_11_12_port, mult_125_G4_ab_11_13_port, mult_125_G4_ab_11_14_port, mult_125_G4_ab_11_15_port, mult_125_G4_ab_12_0_port, mult_125_G4_ab_12_1_port, mult_125_G4_ab_12_2_port, mult_125_G4_ab_12_3_port, mult_125_G4_ab_12_4_port, mult_125_G4_ab_12_5_port, mult_125_G4_ab_12_6_port, mult_125_G4_ab_12_7_port, mult_125_G4_ab_12_8_port, mult_125_G4_ab_12_9_port, mult_125_G4_ab_12_10_port, mult_125_G4_ab_12_11_port, mult_125_G4_ab_12_12_port, mult_125_G4_ab_12_13_port, mult_125_G4_ab_12_14_port, mult_125_G4_ab_12_15_port, mult_125_G4_ab_13_0_port, mult_125_G4_ab_13_1_port, mult_125_G4_ab_13_2_port, mult_125_G4_ab_13_3_port, mult_125_G4_ab_13_4_port, mult_125_G4_ab_13_5_port, mult_125_G4_ab_13_6_port, mult_125_G4_ab_13_7_port, mult_125_G4_ab_13_8_port, mult_125_G4_ab_13_9_port, mult_125_G4_ab_13_10_port, mult_125_G4_ab_13_11_port, mult_125_G4_ab_13_12_port, mult_125_G4_ab_13_13_port, mult_125_G4_ab_13_14_port, mult_125_G4_ab_13_15_port, mult_125_G4_ab_14_0_port, mult_125_G4_ab_14_1_port, mult_125_G4_ab_14_2_port, mult_125_G4_ab_14_3_port, mult_125_G4_ab_14_4_port, mult_125_G4_ab_14_5_port, mult_125_G4_ab_14_6_port, mult_125_G4_ab_14_7_port, mult_125_G4_ab_14_8_port, mult_125_G4_ab_14_9_port, mult_125_G4_ab_14_10_port, mult_125_G4_ab_14_11_port, mult_125_G4_ab_14_12_port, mult_125_G4_ab_14_13_port, mult_125_G4_ab_14_14_port, mult_125_G4_ab_14_15_port, mult_125_G4_ab_15_0_port, mult_125_G4_ab_15_1_port, mult_125_G4_ab_15_2_port, mult_125_G4_ab_15_3_port, mult_125_G4_ab_15_4_port, mult_125_G4_ab_15_5_port, mult_125_G4_ab_15_6_port, mult_125_G4_ab_15_7_port, mult_125_G4_ab_15_8_port, mult_125_G4_ab_15_9_port, mult_125_G4_ab_15_10_port, mult_125_G4_ab_15_11_port, mult_125_G4_ab_15_12_port, mult_125_G4_ab_15_13_port, mult_125_G4_ab_15_14_port, mult_125_G4_ab_15_15_port, mult_125_G4_B_not_0_port, mult_125_G4_B_not_1_port, mult_125_G4_B_not_2_port, mult_125_G4_B_not_3_port, mult_125_G4_B_not_4_port, mult_125_G4_B_not_5_port, mult_125_G4_B_not_6_port, mult_125_G4_B_not_7_port, mult_125_G4_B_not_8_port, mult_125_G4_B_not_9_port, mult_125_G4_B_not_10_port, mult_125_G4_B_not_11_port, mult_125_G4_B_not_12_port, mult_125_G4_B_not_13_port, mult_125_G4_B_not_14_port, mult_125_G4_B_not_15_port, mult_125_G4_A_not_0_port, mult_125_G4_A_not_1_port, mult_125_G4_A_not_2_port, mult_125_G4_A_not_3_port, mult_125_G4_A_not_4_port, mult_125_G4_A_not_5_port, mult_125_G4_A_not_6_port, mult_125_G4_A_not_7_port, mult_125_G4_A_not_8_port, mult_125_G4_A_not_9_port, mult_125_G4_A_not_10_port, mult_125_G4_A_not_11_port, mult_125_G4_A_not_12_port, mult_125_G4_A_not_13_port, mult_125_G4_A_not_14_port, mult_125_G4_A_not_15_port, n240, n241, n242, n243, n244, n245, n246, n247 , n248, n249, n250, n251, n252, n253, n254, n255, n256, n257, n258, n259, n260, n261, n262, n263, n264, n265, n266, n267, n268, n269, n270, n271, n272, n273, n274, n275, n276, n277, n278, n279, n280, n281, n282, n283, n284, n285, n286, n287, n288, n289, n290, n291, n292, n293, n294, n295, n296, n297, n298, n299, n300, n301, n302, n303, n304, n305, n306, n307, n308, n309, n310, n311, n312, n313, n314, n315, n316, n317, n318, n319, n320, n321, n322, n323, n324, n325, n326, n327, n328, n329, n330, n331, n332, n333, n334, n335, n336, n337, n338, n339, n340, n341, n342, n343, n344, n345, n346, n347, n348, n349, n350, n351, n352, n353, n354, n355, n356, n357, n358, n359, n360, n361, n362, n363, n364, n365, n366, n367, n368, n369, n370, n371, n372, n373, n374, n375, n376, n377, n378, n379, n380, n381, n382, n383, n384, n385, n386, n387, n388, n389, n390, n391, n392, n393, n394, n395, n396, n397, n398, n399, n400, n401, n402, n403, n404, n405, n406, n407, n408, n409, n410, n411, n412, n413, n414, n415, n416, n417, n418, n419, n420, n421, n422, n423, n424, n425, n426, n427, n428, n429, n430, n431, n432, n433, n434, n435, n436, n437, n438, n439, n440, n441, n442, n443, n444, n445, n446, n447, n448, n449, n450, n451, n452, n453, n454, n455, n456, n457, n458, n459, n460, n461, n462, n463, n464, n465, n466, n467, n468, n469, n470, n471, n472, n473, n474, n475, n476, n477, n478, n479, n480, n481, n482, n483, n484, n485, n486, n487, n488, n489, n490, n491, n492, n493, n494, n495, n496, n497, n498, n499, n500, n501, n502, n503, n504, n505, n506, n507, n508, n509, n510, n511, n512, n513, n514, n515, n516, n517, n518, n519, n520, n521, n522, n523, n524, n525, n526, n527, n528, n529, n530, n531, n532, n533, n534, n535, n536, n537, n538, n539, n540, n541, n542, n543, n544, n545, n546, n547, n548, n549, n550, n551, n552, n553, n554, n555, n556, n557, n558, n559, n560, n561, n562, n563, n564, n565, n566, n567, n568, n569, n570, n571, n572, n573, n574, n575, n576, n577, n578, n579, n580, n581, n582, n583, n584, n585, n586, n587, n588, n589, n590, n591, n592, n593, n594, n595, n596, n597, n598, n599, n600, n601, n602, n603, n604, n605, n606, n607, n608, n609, n610, n611, n612, n613, n614, n615, n616, n617, n618, n619, n620, n621, n622, n623, n624, n625, n626, n627, n628, n629, n630, n631, n632, n633, n634, n635, n636, n637, n638, n639, n640, n641, n642, n643, n644, n645, n646, n647, n648, n649, n650, n651, n652, n653, n654, n655, n656, n657, n658, n659, n660, n661, n662, n663, n664, n665, n666, n667, n668, n669, n670, n671, n672, n673, n674, n675, n676, n677, n678, n679, n680, n681, n682, n683, n684, n685, n686, n687, n688, n689, n690, n691, n692, n693, n694, n695, n696, n697, n698, n699, n700, n701, n702, n703, n704, n705, n706, n707, n708, n709, n710, n711, n712, n713, n714, n715, n716, n717, n718, n719, n720, n721, n722, n723, n724, n725, n726, n727, n728, n729, n730, n731, n732, n733, n734, n735, n736, n737, n738, n739, n740, n741, n742, n743, n744, n745, n746, n747, n748, n749, n750, n751, n752, n753, n754, n755, n756, n757, n758, n759, n760, n761, n762, n763, n764, n765, n766, n767, n768, n769, n770, n771, n772, n773, n774, n775, n776, n777, n778, n779, n780, n781, n782, n783, n784, n785, n786, n787, n788, n789, n790, n791, n792, n793, n794, n795, n796, n797, n798, n799, n800, n801, n802, n803, n804, n805, n806, n807, n808, n809, n810, n811, n812, n813, n814, n815, n816, n817, n818, n819, n820, n821, n822, n823, n824, n825, n826, n827, n828, n829, n830, n831, n832, n833, n834, n835, n836, n837, n838, n839, n840, n841, n842, n843, n844, n845, n846, n847, n848, n849, n850, n851, n852, n853, n854, n855, n856, n857, n858, n859, n860, n861, n862, n863, n864, n865, n866, n867, n868, n869, n870, n871, n872, n873, n874, n875, n876, n877, n878, n879, n880, n881, n882, n883, n884, n885, n886, n887, n888, n889, n890, n891, n892, n893, n894, n895, n896, n897, n898, n899, n900, n901, n902, n903, n904, n905, n906, n907, n908, n909, n910, n911, n912, n913, n914, n915, n916, n917, n918, n919, n920, n921, n922, n923, n924, n925, n926, n927, n928, n929, n930, n931, n932, n933, n934, n935, n936, n937, n938, n939, n940, n941, n942, n943, n944, n945, n946, n947, n948, n949, n950, n951, n952, n953, n954, n955, n956, n957, n958, n959, n960, n961, n962, n963, n964, n965, n966, n967, n968, n969, n970, n971, n972, n973, n974, n975, n976, n977, n978, n979, n980, n981, n982, n983, n984, n985, n986, n987, n988, n989, n990, n991, n992, n993, n994, n995, n996, n997, n998, n999, n1000, n1001, n1002, n1003, n1004, n1005, n1006, n1007, n1008, n1009, n1010, n1011, n1012, n1013, n1014, n1015, n1016, n1017, n1018, n1019, n1020, n1021, n1022, n1023, n1024, n1025, n1026, n1027, n1028, n1029, n1030, n1031, n1032, n1033, n1034, n1035, n1036, n1037, n1038, n1039, n1040, n1041, n1042, n1043, n1044, n1045, n1046, n1047, n1048, n1049, n1050, n1051, n1052, n1053, n1054, n1055, n1056, n1057, n1058, n1059, n1060, n1061, n1062, n1063, n1064, n1065, n1066, n1067, n1068, n1069, n1070, n1071, n1072, n1073, n1074, n1075, n1076, n1077, n1078, n1079, n1080, n1081, n1082, n1083, n1084, n1085, n1086, n1087, n1088, n1089, n1090, n1091, n1092, n1093, n1094, n1095, n1096, n1097, n1098, n1099, n1100, n1101, n1102, n1103, n1104, n1105, n1106, n1107, n1108, n1109, n1110, n1111, n1112, n1113, n1114, n1115, n1116, n1117, n1118, n1119, n1120, n1121, n1122, n1123, n1124, n1125, n1126, n1127, n1128, n1129, n1130, n1131, n1132, n1133, n1134, n1135, n1136, n1137, n1138, n1139, n1140, n1141, n1142, n1143, n1144, n1145, n1146, n1147, n1148, n1149, n1150, n1151, n1152, n1153, n1154, n1155, n1156, n1157, n1158, n1159, n1160, n1161, n1162, n1163, n1164, n1165, n1166, n1167, n1168, n1169, n1170, n1171, n1172, n1173, n1174, n1175, n1176, n1177, n1178, n1179, n1180, n1181, n1182, n1183, n1184, n1185, n1186, n1187, n1188, n1189, n1190, n1191, n1192, n1193, n1194, n1195, n1196, n1197, n1198, n1199, n1200, n1201, n1202, n1203, n1204, n1205, n1206, n1207, n1208, n1209, n1210, n1211, n1212, n1213, n1214, n1215, n1216, n1217, n1218, n1219, n1220, n1221, n1222, n1223, n1224, n1225, n1226, n1227, n1228, n1229, n1230, n1231, n1232, n1233, n1234, n1235, n1236, n1237, n1238, n1239, n1240, n1241, n1242, n1243, n1244, n1245, n1246, n1247, n1248, n1249, n1250, n1251, n1252, n1253, n1254, n1255, n1256, n1257, n1258, n1259, n1260, n1261, n1262, n1263, n1264, n1265, n1266, n1267, n1268, n1269, n1270, n1271, n1272, n1273, n1274, n1275, n1276, n1277, n1278, n1279, n1280, n1281, n1282, n1283, n1284, n1285, n1286, n1287, n1288, n1289, n1290, n1291, n1292, n1293, n1294, n1295, n1296, n1297, n1298, n1299, n1300, n1301, n1302, n1303, n1304, n1305, n1306, n1307, n1308, n1309, n1310, n1311, n1312, n1313, n1314, n1315, n1316, n1317, n1318, n1319, n1320, n1321, n1322, n1323, n1324, n1325, n1326, n1327, n1328, n1329, n1330, n1331, n1332, n1333, n1334, n1335, n1336, n1337, n1338, n1339, n1340, n1341, n1342, n1343, n1344, n1345, n1346, n1347, n1348, n1349, n1350, n1351, n1352, n1353, n1354, n1355, n1356, n1357, n1358, n1359, n1360, n1361, n1362, n1363, n1364, n1365, n1366, n1367, n1368, n1369, n1370, n1371, n1372, n1373, n1374, n1375, n1376, n1377, n1378, n1379, n1380, n1381, n1382, n1383, n1384, n1385, n1386, n1387, n1388, n1389, n1390, n1391, n1392, n1393, n1394, n1395, n1396, n1397, n1398, n1399, n1400, n1401, n1402, n1403, n1404, n1405, n1406, n1407, n1408, n1409, n1410, n1411, n1412, n1413, n1414, n1415, n1416, n1417, n1418, n1419, n1420, n1421, n1422, n1423, n1424, n1425, n1426, n1427, n1428, n1429, n1430, n1431, n1432, n1433, n1434, n1435, n1436, n1437, n1438, n1439, n1440, n1441, n1442, n1443, n1444, n1445, n1446, n1447, n1448, n1449, n1450, n1451, n1452, n1453, n1454, n1455, n1456, n1457, n1458, n1459, n1460, n1461, n1462, n1463, n1464, n1465, n1466, n1467, n1468, n1469, n1470, n1471, n1472, n1473, n1474, n1475, n1476, n1477, n1478, n1479, n1480, n1481, n1482, n1483, n1484, n1485, n1486, n1487, n1488, n1489, n1490, n1491, n1492, n1493, n1494, n1495, n1496, n1497, n1498, n1499, n1500, n1501, n1502, n1503, n1504, n1505, n1506, n1507, n1508, n1509, n1510, n1511, n1512, n1513, n1514, n1515, n1516, n1517, n1518, n1519, n1520, n1521, n1522, n1523, n1524, n1525, n1526, n1527, n1528, n1529, n1530, n1531, n1532, n1533, n1534, n1535, n1536, n1537, n1538, n1539, n1540, n1541, n1542, n1543, n1544, n1545, n1546, n1547, n1548, n1549, n1550, n1551, n1552, n1553, n1554, n1555, n1556, n1557, n1558, n1559, n1560, n1561, n1562, n1563, n1564, n1565, n1566, n1567, n1568, n1569, n1570, n1571, n1572, n1573, n1574, n1575, n1576, n1577, n1578, n1579, n1580, n1581, n1582, n1583, n1584, n1585, n1586, n1587, n1588, n1589, n1590, n1591, n1592, n1593, n1594, n1595, n1596, n1597, n1598, n1599, n1600, n1601, n1602, n1603, n1604, n1605, n1606, n1607, n1608, n1609, n1610, n1611, n1612, n1613, n1614, n1615, n1616, n1617, n1618, n1619, n1620, n1621, n1622, n1623, n1624, n1625, n1626, n1627, n1628, n1629, n1630, n1631, n1632, n1633, n1634, n1635, n1636, n1637, n1638, n1639, n1640, n1641, n1642, n1643, n1644, n1645, n1646, n1647, n1648, n1649, n1650, n1651, n1652, n1653, n1654, n1655, n1656, n1657, n1658, n1659, n1660, n1661, n1662, n1663, n1664, n1665, n1666, n1667, n1668, n1669, n1670, n1671, n1672, n1673, n1674, n1675, n1676, n1677, n1678, n1679, n1680, n1681, n1682, n1683, n1684, n1685, n1686, n1687, n1688, n1689, n1690, n1691, n1692, n1693, n1694, n1695, n1696, n1697, n1698, n1699, n1700, n1701, n1702, n1703, n1704, n1705, n1706, n1707, n1708, n1709, n1710, n1711, n1712, n1713, n1714, n1715, n1716, n1717, n1718, n1719, n1720, n1721, n1722, n1723, n1724, n1725, n1726, n1727, n1728, n1729, n1730, n1731, n1732, n1733, n1734, n1735, n1736, n1737, n1738, n1739, n1740, n1741, n1742, n1743, n1744, n1745, n1746, n1747, n1748, n1749, n1750, n1751, n1752, n1753, n1754, n1755, n1756, n1757, n1758, n1759, n1760, n1761, n1762, n1763, n1764, n1765, n1766, n1767, n1768, n1769, n1770, n1771, n1772, n1773, n1774, n1775, n1776, n1777, n1778, n1779, n1780, n1781, n1782, n1783, n1784, n1785, n1786, n1787, n1788, n1789, n1790, n1791, n1792, n1793, n1794, n1795, n1796, n1797, n1798, n1799, n1800, n1801, n1802, n1803, n1804, n1805, n1806, n1807, n1808, n1809, n1810, n1811, n1812, n1813, n1814, n1815, n1816, n1817, n1818, n1819, n1820, n1821, n1822, n1823, n1824, n1825, n1826, n1827, n1828, n1829, n1830, n1831, n1832, n1833, n1834, n1835, n1836, n1837, n1838, n1839, n1840, n1841, n1842, n1843, n1844, n1845, n1846, n1847, n1848, n1849, n1850, n1851, n1852, n1853, n1854, n1855, n1856, n1857, n1858, n1859, n1860, n1861, n1862, n1863, n1864, n1865, n1866, n1867, n1868, n1869, n1870, n1871, n1872, n1873, n1874, n1875, n1876, n1877, n1878, n1879, n1880, n1881, n1882, n1883, n1884, n1885, n1886, n1887, n1888, n1889, n1890, n1891, n1892, n1893, n1894, n1895, n1896, n1897, n1898, n1899, n1900, n1901, n1902, n1903, n1904, n1905, n1906, n1907, n1908, n1909, n1910, n1911, n1912, n1913, n1914, n1915, n1916, n1917, n1918, n1919, n1920, n1921, n1922, n1923, n1924, n1925, n1926, n1927, n1928, n1929, n1930, n1931, n1932, n1933, n1934, n1935, n1936, n1937, n1938, n1939, n1940, n1941, n1942, n1943, n1944, n1945, n1946, n1947, n1948, n1949, n1950, n1951, n1952, n1953, n1954, n1955, n1956, n1957, n1958, n1959, n1960, n1961, n1962, n1963, n1964, n1965, n1966, n1967, n1968, n1969, n1970, n1971, n1972, n1973, n1974, n1975, n1976, n1977, n1978, n1979, n1980, n1981, n1982, n1983, n1984, n1985, n1986, n1987, n1988, n1989, n1990, n1991, n1992, n1993, n1994, n1995, n1996, n1997, n1998, n1999, n2000, n2001, n2002, n2003, n2004, n2005, n2006, n2007, n2008, n2009, n2010, n2011, n2012, n2013, n2014, n2015, n2016, n2017, n2018, n2019, n2020, n2021, n2022, n2023, n2024, n2025, n2026, n2027, n2028, n2029, n2030, n2031, n2032, n2033, n2034, n2035, n2036, n2037, n2038, n2039, n2040, n2041, n2042, n2043, n2044, n2045, n2046, n2047, n2048, n2049, n2050, n2051, n2052, n2053, n2054, n2055, n2056, n2057, n2058, n2059, n2060, n2061, n2062, n2063, n2064, n2065, n2066, n2067, n2068, n2069, n2070, n2071, n2072, n2073, n2074, n2075, n2076, n2077, n2078, n2079, n2080, n2081, n2082, n2083, n2084, n2085, n2086, n2087, n2088, n2089, n2090, n2091, n2092, n2093, n2094, n2095, n2096, n2097, n2098, n2099, n2100, n2101, n2102, n2103, n2104, n2105, n2106, n2107, n2108, n2109, n2110, n2111, n2112, n2113, n2114, n2115, n2116, n2117, n2118, n2119, n2120, n2121, n2122, n2123, n2124, n2125, n2126, n2127, n2128, n2129, n2130, n2131, n2132, n2133, n2134, n2135, n2136, n2137, n2138, n2139, n2140, n2141, n2142, n2143, n2144, n2145, n2146, n2147, n2148, n2149, n2150, n2151, n2152, n2153, n2154, n2155, n2156, n2157, n2158, n2159, n2160, n2161, n2162, n2163, n2164, n2165, n2166, n2167, n2168, n2169, n2170, n2171, n2172, n2173, n2174, n2175, n2176, n2177, n2178, n2179, n2180, n2181, n2182, n2183, n2184, n2185, n2186, n2187, n2188, n2189, n2190, n2191, n2192, n2193, n2194, n2195, n2196, n2197, n2198, n2199, n2200, n2201, n2202, n2203, n2204, n2205, n2206, n2207, n2208, n2209, n2210, n2211, n2212, n2213, n2214, n2215, n2216, n2217, n2218, n2219, n2220, n2221, n2222, n2223, n2224, n2225, n2226, n2227, n2228, n2229, n2230, n2231, n2232, n2233, n2234, n2235, n2236, n2237, n2238, n2239, n2240, n2241, n2242, n2243, n2244, n2245, n2246, n2247, n2248, n2249, n2250, n2251, n2252, n2253, n2254, n2255, n2256, n2257, n2258, n2259, n2260, n2261, n2262, n2263, n2264, n2265, n2266, n2267, n2268, n2269, n2270, n2271, n2272, n2273, n2274, n2275, n2276, n2277, n2278, n2279, n2280, n2281, n2282, n2283, n2284, n2285, n2286, n2287, n2288, n2289, n2290, n2291, n2292, n2293, n2294, n2295, n2296, n2297, n2298, n2299, n2300, n2301, n2302, n2303, n2304, n2305, n2306, n2307, n2308, n2309, n2310, n2311, n2312, n2313, n2314, n2315, n2316, n2317, n2318, n2319, n2320, n2321, n2322, n2323, n2324, n2325, n2326, n2327, n2328, n2329, n2330, n2331, n2332, n2333, n2334, n2335, n2336, n2337, n2338, n2339, n2340, n2341, n2342, n2343, n2344, n2345, n2346, n2347, n2348, n2349, n2350, n2351, n2352, n2353, n2354, n2355, n2356, n2357, n2358, n2359, n2360, n2361, n2362, n2363, n2364, n2365, n2366, n2367, n2368, n2369, n2370, n2371, n2372, n2373, n2374, n2375, n2376, n2377, n2378, n2379, n2380, n2381, n2382, n2383, n2384, n2385, n2386, n2387, n2388, n2389, n2390, n2391, n2392, n2393, n2394, n2395, n2396, n2397, n2398, n2399, n2400, n2401, n2402, n2403, n2404, n2405, n2406, n2407, n2408, n2409, n2410, n2411, n2412, n2413, n2414, n2415, n2416, n2417, n2418, n2419, n2420, n2421, n2422, n2423, n2424, n2425, n2426, n2427, n2428, n2429, n2430, n2431, n2432, n2433, n2434, n2435, n2436, n2437, n2438, n2439, n2440, n2441, n2442, n2443, n2444, n2445, n2446, n2447, n2448, n2449, n2450, n2451, n2452, n2453, n2454, n2455, n2456, n2457, n2458, n2459, n2460, n2461, n2462, n2463, n2464, n2465, n2466, n2467, n2468, n2469, n2470, n2471, n2472, n2473, n2474, n2475, n2476, n2477, n2478, n2479, n2480, n2481, n2482, n2483, n2484, n2485, n2486, n2487, n2488, n2489, n2490, n2491, n2492, n2493, n2494, n2495, n2496, n2497, n2498, n2499, n2500, n2501, n2502, n2503, n2504, n2505, n2506, n2507, n2508, n2509, n2510, n2511, n2512, n2513, n2514, n2515, n2516, n2517, n2518, n2519, n2520, n2521, n2522, n2523, n2524, n2525, n2526, n2527, n2528, n2529, n2530, n2531, n2532, n2533, n2534, n2535, n2536, n2537, n2538, n2539, n2540, n2541, n2542, n2543, n2544, n2545, n2546, n2547, n2548, n2549, n2550, n2551, n2552, n2553, n2554, n2555, n2556, n2557, n2558, n2559, n2560, n2561, n2562, n2563, n2564, n2565, n2566, n2567, n2568, n2569, n2570, n2571, n2572, n2573, n2574, n2575, n2576, n2577, n2578, n2579, n2580, n2581, n2582, n2583, n2584, n2585, n2586, n2587, n2588, n2589, n2590, n2591, n2592, n2593, n2594, n2595, n2596, n2597, n2598, n2599, n2600, n2601, n2602, n2603, n2604, n2605, n2606, n2607, n2608, n2609, n2610, n2611, n2612, n2613, n2614, n2615, n2616, n2617, n2618, n2619, n2620, n2621, n2622, n2623, n2624, n2625, n2626, n2627, n2628, n2629, n2630, n2631, n2632, n2633, n2634, n2635, n2636, n2637, n2638, n2639, n2640, n2641, n2642, n2643, n2644, n2645, n2646, n2647, n2648, n2649, n2650, n2651, n2652, n2653, n2654, n2655, n2656, n2657, n2658, n2659, n2660, n2661, n2662, n2663, n2664, n2665, n2666, n2667, n2668, n2669, n2670, n2671, n2672, n2673, n2674, n2675, n2676, n2677, n2678, n2679, n2680, n2681, n2682, n2683, n2684, n2685, n2686, n2687, n2688, n2689, n2690, n2691, n2692, n2693, n2694, n2695, n2696, n2697, n2698, n2699, n2700, n2701, n2702, n2703, n2704, n2705, n2706, n2707, n2708, n2709, n2710, n2711, n2712, n2713, n2714, n2715, n2716, n2717, n2718, n2719, n2720, n2721, n2722, n2723, n2724, n2725, n2726, n2727, n2728, n2729, n2730, n2731, n2732, n2733, n2734, n2735, n2736, n2737, n2738, n2739, n2740, n2741, n2742, n2743, n2744, n2745, n2746, n2747, n2748, n2749, n2750, n2751, n2752, n2753, n2754, n2755, n2756, n2757, n2758, n2759, n2760, n2761, n2762, n2763, n2764, n2765, n2766, n2767, n2768, n2769, n2770, n2771, n2772, n2773, n2774, n2775, n2776, n2777, n2778, n2779, n2780, n2781, n2782, n2783, n2784, n2785, n2786, n2787, n2788, n2789, n2790, n2791, n2792, n2793, n2794, n2795, n2796, n2797, n2798, n2799, n2800, n2801, n2802, n2803, n2804, n2805, n2806, n2807, n2808, n2809, n2810, n2811, n2812, n2813, n2814, n2815, n2816, n2817, n2818, n2819, n2820, n2821, n2822, n2823, n2824, n2825, n2826, n2827, n2828, n2829, n2830, n2831, n2832, n2833, n2834, n2835, n2836, n2837, n2838, n2839, n2840, n2841, n2842, n2843, n2844, n2845, n2846, n2847, n2848, n2849, n2850, n2851, n2852, n2853, n2854, n2855, n2856, n2857, n2858, n2859, n2860, n2861, n2862, n2863, n2864, n2865, n2866, n2867, n2868, n2869, n2870, n2871, n2872, n2873, n2874, n2875, n2876, n2877, n2878, n2879, n2880, n2881, n2882, n2883, n2884, n2885, n2886, n2887, n2888, n2889, n2890, n2891, n2892, n2893, n2894, n2895, n2896, n2897, n2898, n2899, n2900, n2901, n2902, n2903, n2904, n2905, n2906, n2907, n2908, n2909, n2910, n2911, n2912, n2913, n2914, n2915, n2916, n2917, n2918, n2919, n2920, n2921, n2922, n2923, n2924, n2925, n2926, n2927, n2928, n2929, n2930, n2931, n2932, n2933, n2934, n2935, n2936, n2937, n2938, n2939, n2940, n2941, n2942, n2943, n2944, n2945, n2946, n2947, n2948, n2949, n2950, n2951, n2952, n2953, n2954, n2955, n2956, n2957, n2958, n2959, n2960, n2961, n2962, n2963, n2964, n2965, n2966, n2967, n2968, n2969, n2970, n2971, n2972, n2973, n2974, n2975, n2976, n2977, n2978, n2979, n2980, n2981, n2982, n2983, n2984, n2985, n2986, n2987, n2988, n2989, n2990, n2991, n2992, n2993, n2994, n2995, n2996, n2997, n2998, n2999, n3000, n3001, n3002, n3003, n3004, n3005, n3006, n3007, n3008, n3009, n3010, n3011, n3012, n3013, n3014, n3015, n3016, n3017, n3018, n3019, n3020, n3021, n3022, n3023, n3024, n3025, n3026, n3027, n3028, n3029, n3030, n3031, n3032, n3033, n3034, n3035, n3036, n3037, n3038, n3039, n3040, n3041, n3042, n3043, n3044, n3045, n3046, n3047, n3048, n3049, n3050, n3051, n3052, n3053, n3054, n3055, n3056, n3057, n3058, n3059, n3060, n3061, n3062, n3063, n3064, n3065, n3066, n3067, n3068, n3069, n3070, n3071, n3072, n3073, n3074, n3075, n3076, n3077, n3078, n3079, n3080, n3081, n3082, n3083, n3084, n3085, n3086, n3087, n3088, n3089, n3090, n3091, n3092, n3093, n3094, n3095, n3096, n3097, n3098, n3099, n3100, n3101, n3102, n3103, n3104, n3105, n3106, n3107, n3108, n3109, n3110, n3111, n3112, n3113, n3114, n3115, n3116, n3117, n3118, n3119, n3120, n3121, n3122, n3123, n3124, n3125, n3126, n3127, n3128, n3129, n3130, n3131, n3132, n3133, n3134, n3135, n3136, n3137, n3138, n3139, n3140, n3141, n3142, n3143, n3144, n3145, n3146, n3147, n3148, n3149, n3150, n3151, n3152, n3153, n3154, n3155, n3156, n3157, n3158, n3159, n3160, n3161, n3162, n3163, n3164, n3165, n3166, n3167, n3168, n3169, n3170, n3171, n3172, n3173, n3174, n3175, n3176, n3177, n3178, n3179, n3180, n3181, n3182, n3183, n3184, n3185, n3186, n3187, n3188, n3189, n3190, n3191, n3192, n3193, n3194, n3195, n3196, n3197, n3198, n3199, n3200, n3201, n3202, n3203, n3204, n3205, n3206, n3207, n3208, n3209, n3210, n3211, n3212, n3213, n3214, n3215, n3216, n3217, n3218, n3219, n3220, n3221, n3222, n3223, n3224, n3225, n3226, n3227, n3228, n3229, n3230, n3231, n3232, n3233, n3234, n3235, n3236, n3237, n3238, n3239, n3240, n3241, n3242, n3243, n3244, n3245, n3246, n3247, n3248, n3249, n3250, n3251, n3252, n3253, n3254, n3255, n3256, n3257, n3258, n3259, n3260, n3261, n3262, n3263, n3264, n3265, n3266, n3267, n3268, n3269, n3270, n3271, n3272, n3273, n3274, n3275, n3276, n3277, n3278, n3279, n3280, n3281, n3282, n3283, n3284, n3285, n3286, n3287, n3288, n3289, n3290, n3291, n3292, n3293, n3294, n3295, n3296, n3297, n3298, n3299, n3300, n3301, n3302, n3303, n3304, n3305, n3306, n3307, n3308, n3309, n3310, n3311, n3312, n3313, n3314, n3315, n3316, n3317, n3318, n3319, n3320, n3321, n3322, n3323, n3324, n3325, n3326, n3327, n3328, n3329, n3330, n3331, n3332, n3333, n3334, n3335, n3336, n3337, n3338, n3339, n3340, n3341, n3342, n3343, n3344, n3345, n3346, n3347, n3348, n3349, n3350, n3351, n3352, n3353, n3354, n3355, n3356, n3357, n3358, n3359, n3360, n3361, n3362, n3363, n3364, n3365, n3366, n3367, n3368, n3369, n3370, n3371, n3372, n3373, n3374, n3375, n3376, n3377, n3378, n3379, n3380, n3381, n3382, n3383, n3384, n3385, n3386, n3387, n3388, n3389, n3390, n3391, n3392, n3393, n3394, n3395, n3396, n3397, n3398, n3399, n3400, n3401, n3402, n3403, n3404, n3405, n3406, n3407, n3408, n3409, n3410, n3411, n3412, n3413, n3414, n3415, n3416, n3417, n3418, n3419, n3420, n3421, n3422, n3423, n3424, n3425, n3426, n3427, n3428, n3429, n3430, n3431, n3432, n3433, n3434, n3435, n3436, n3437, n3438, n3439, n3440, n3441, n3442, n3443, n3444, n3445, n3446, n3447, n3448, n3449, n3450, n3451, n3452, n3453, n3454, n3455, n3456, n3457, n3458, n3459, n3460, n3461, n3462, n3463, n3464, n3465, n3466, n3467, n3468, n3469, n3470, n3471, n3472, n3473, n3474, n3475, n3476, n3477, n3478, n3479, n3480, n3481, n3482, n3483, n3484, n3485, n3486, n3487, n3488, n3489, n3490, n3491, n3492, n3493, n3494, n3495, n3496, n3497, n3498, n3499, n3500, n3501, n3502, n3503, n3504, n3505, n3506, n3507, n3508, n3509, n3510, n3511, n3512, n3513, n3514, n3515, n3516, n3517, n3518, n3519, n3520, n3521, n3522, n3523, n3524, n3525, n3526, n3527, n3528, n3529, n3530, n3531, n3532, n3533, n3534, n3535, n3536, n3537, n3538, n3539, n3540, n3541, n3542, n3543, n3544, n3545, n3546, n3547, n3548, n3549, n3550, n3551, n3552, n3553, n3554, n3555, n3556, n3557, n3558, n3559, n3560, n3561, n3562, n3563, n3564, n3565, n3566, n3567, n3568, n3569, n3570, n3571, n3572, n3573, n3574, n3575, n3576, n3577, n3578, n3579, n3580, n3581, n3582, n3583, n3584, n3585, n3586, n3587, n3588, n3589, n3590, n3591, n3592, n3593, n3594, n3595, n3596, n3597, n3598, n3599, n3600, n3601, n3602, n3603, n3604, n3605, n3606, n3607, n3608, n3609, n3610, n3611, n3612, n3613, n3614, n3615, n3616, n3617, n3618, n3619, n3620, n3621, n3622, n3623, n3624, n3625, n3626, n3627, n3628, n3629, n3630, n3631, n3632, n3633, n3634, n3635, n3636, n3637, n3638, n3639, n3640, n3641, n3642, n3643, n3644, n3645, n3646, n3647, n3648, n3649, n3650, n3651, n3652, n3653, n3654, n3655, n3656, n3657, n3658, n3659, n3660, n3661, n3662, n3663, n3664, n3665, n3666, n3667, n3668, n3669, n3670, n3671, n3672, n3673, n3674, n3675, n3676, n3677, n3678, n3679, n3680, n3681, n3682, n3683, n3684, n3685, n3686, n3687, n3688, n3689, n3690, n3691, n3692, n3693, n3694, n3695, n3696, n3697, n3698, n3699, n3700, n3701, n3702, n3703, n3704, n3705, n3706, n3707, n3708, n3709, n3710, n3711, n3712, n3713, n3714, n3715, n3716, n3717, n3718, n3719, n3720, n3721, n3722, n3723, n3724, n3725, n3726, n3727, n3728, n3729, n3730, n3731, n3732, n3733, n3734, n3735, n3736, n3737, n3738, n3739, n3740, n3741, n3742, n3743, n3744, n3745, n3746, n3747, n3748, n3749, n3750, n3751, n3752, n3753, n3754, n3755, n3756, n3757, n3758, n3759, n3760, n3761, n3762, n3763, n3764, n3765, n3766, n3767, n3768, n3769, n3770, n3771, n3772, n3773, n3774, n3775, n3776, n3777, n3778, n3779, n3780, n3781, n3782, n3783, n3784, n3785, n3786, n3787, n3788, n3789, n3790, n3791, n3792, n3793, n3794, n3795, n3796, n3797, n3798, n3799, n3800, n3801, n3802, n3803, n3804, n3805, n3806, n3807, n3808, n3809, n3810, n3811, n3812, n3813, n3814, n3815, n3816, n3817, n3818, n3819, n3820, n3821, n3822, n3823, n3824, n3825, n3826, n3827, n3828, n3829, n3830, n3831, n3832, n3833, n3834, n3835, n3836, n3837, n3838, n3839, n3840, n3841, n3842, n3843, n3844, n3845, n3846, n3847, n3848, n3849, n3850, n3851, n3852, n3853, n3854, n3855, n3856, n3857, n3858, n3859, n3860, n3861, n3862, n3863, n3864, n3865, n3866, n3867, n3868, n3869, n3870, n3871, n3872, n3873, n3874, n3875, n3876, n3877, n3878, n3879, n3880, n3881, n3882, n3883, n3884, n3885, n3886, n3887, n3888, n3889, n3890, n3891, n3892, n3893, n3894, n3895, n3896, n3897, n3898, n3899, n3900, n3901, n3902, n3903, n3904, n3905, n3906, n3907, n3908, n3909, n3910, n3911, n3912, n3913, n3914, n3915, n3916, n3917, n3918, n3919, n3920, n3921, n3922, n3923, n3924, n3925, n3926, n3927, n3928, n3929, n3930, n3931, n3932, n3933, n3934, n3935, n3936, n3937, n3938, n3939, n3940, n3941, n3942, n3943, n3944, n3945, n3946, n3947, n3948, n3949, n3950, n3951, n3952, n3953, n3954, n3955, n3956, n3957, n3958, n3959, n3960, n3961, n3962, n3963, n3964, n3965, n3966, n3967, n3968, n3969, n3970, n3971, n3972, n3973, n3974, n3975, n3976, n3977, n3978, n3979, n3980, n3981, n3982, n3983, n3984, n3985, n3986, n3987, n3988, n3989, n3990, n3991, n3992, n3993, n3994, n3995, n3996, n3997, n3998, n3999, n4000, n4001, n4002, n4003, n4004, n4005, n4006, n4007, n4008, n4009, n4010, n4011, n4012, n4013, n4014, n4015, n4016, n4017, n4018, n4019, n4020, n4021, n4022, n4023, n4024, n4025, n4026, n4027, n4028, n4029, n4030, n4031, n4032, n4033, n4034, n4035, n4036, n4037, n4038, n4039, n4040, n4041, n4042, n4043, n4044, n4045, n4046, n4047, n4048, n4049, n4050, n4051, n4052, n4053, n4054, n4055, n4056, n4057, n4058, n4059, n4060, n4061, n4062, n4063, n4064, n4065, n4066, n4067, n4068, n4069, n4070, n4071, n4072, n4073, n4074, n4075, n4076, n4077, n4078, n4079, n4080, n4081, n4082, n4083, n4084, n4085, n4086, n4087, n4088, n4089, n4090, n4091, n4092, n4093, n4094, n4095, n4096, n4097, n4098, n4099, n4100, n4101, n4102, n4103, n4104, n4105, n4106, n4107, n4108, n4109, n4110, n4111, n4112, n4113, n4114, n4115, n4116, n4117, n4118, n4119, n4120, n4121, n4122, n4123, n4124, n4125, n4126, n4127, n4128, n4129, n4130, n4131, n4132, n4133, n4134, n4135, n4136, n4137, n4138, n4139, n4140, n4141, n4142, n4143, n4144, n4145, n4146, n4147, n4148, n4149, n4150, n4151, n4152, n4153, n4154, n4155, n4156, n4157, n4158, n4159, n4160, n4161, n4162, n4163, n4164, n4165, n4166, n4167, n4168, n4169, n4170, n4171, n4172, n4173, n4174, n4175, n4176, n4177, n4178, n4179, n4180, n4181, n4182, n4183, n4184, n4185, n4186, n4187, n4188, n4189, n4190, n4191, n4192, n4193, n4194, n4195, n4196, n4197, n4198, n4199, n4200, n4201, n4202, n4203, n4204, n4205, n4206, n4207, n4208, n4209, n4210, n4211, n4212, n4213, n4214, n4215, n4216, n4217, n4218, n4219, n4220, n4221, n4222, n4223, n4224, n4225, n4226, n4227, n4228, n4229, n4230, n4231, n4232, n4233, n4234, n4235, n4236, n4237, n4238, n4239, n4240, n4241, n4242, n4243, n4244, n4245, n4246, n4247, n4248, n4249, n4250, n4251, n4252, n4253, n4254, n4255, n4256, n4257, n4258, n4259, n4260, n4261, n4262, n4263, n4264, n4265, n4266, n4267, n4268, n4269, n4270, n4271, n4272, n4273, n4274, n4275, n4276, n4277, n4278, n4279, n4280, n4281, n4282, n4283, n4284, n4285, n4286, n4287, n4288, n4289, n4290, n4291, n4292, n4293, n4294, n4295, n4296, n4297, n4298, n4299, n4300, n4301, n4302, n4303, n4304, n4305, n4306, n4307, n4308, n4309, n4310, n4311, n4312, n4313, n4314, n4315, n4316, n4317, n4318, n4319, n4320, n4321, n4322, n4323, n4324, n4325, n4326, n4327, n4328, n4329, n4330, n4331, n4332, n4333, n4334, n4335, n4336, n4337, n4338, n4339, n4340, n4341, n4342, n4343, n4344, n4345, n4346, n4347, n4348, n4349, n4350, n4351, n4352, n4353, n4354, n4355, n4356, n4357, n4358, n4359, n4360, n4361, n4362, n4363, n4364, n4365, n4366, n4367, n4368, n4369, n4370, n4371, n4372, n4373, n4374, n4375, n4376, n4377, n4378, n4379, n4380, n4381, n4382, n4383, n4384, n4385, n4386, n4387, n4388, n4389, n4390, n4391, n4392, n4393, n4394, n4395, n4396, n4397, n4398, n4399, n4400, n4401, n4402, n4403, n4404, n4405, n4406, n4407, n4408, n4409, n4410, n4411, n4412, n4413, n4414, n4415, n4416, n4417, n4418, n4419, n4420, n4421, n4422, n4423, n4424, n4425, n4426, n4427, n4428, n4429, n4430, n4431, n4432, n4433, n4434, n4435, n4436, n4437, n4438, n4439, n4440, n4441, n4442, n4443, n4444, n4445, n4446, n4447, n4448, n4449, n4450, n4451, n4452, n4453, n4454, n4455, n4456, n4457, n4458, n4459, n4460, n4461, n4462, n4463, n4464, n4465, n4466, n4467, n4468, n4469, n4470, n4471, n4472, n4473, n4474, n4475, n4476, n4477, n4478, n4479, n4480, n4481, n4482, n4483, n4484, n4485, n4486, n4487, n4488, n4489, n4490, n4491, n4492, n4493, n4494, n4495, n4496, n4497, n4498, n4499, n4500, n4501, n4502, n4503, n4504, n4505, n4506, n4507, n4508, n4509, n4510, n4511, n4512, n4513, n4514, n4515, n4516, n4517, n4518, n4519, n4520, n4521, n4522, n4523, n4524, n4525, n4526, n4527, n4528, n4529, n4530, n4531, n4532, n4533, n4534, n4535, n4536, n4537, n4538, n4539, n4540, n4541, n4542, n4543, n4544, n4545, n4546, n4547, n4548, n4549, n4550, n4551, n4552, n4553, n4554, n4555, n4556, n4557, n4558, n4559, n4560, n4561, n4562, n4563, n4564, n4565, n4566, n4567, n4568, n4569, n4570, n4571, n4572, n4573, n4574, n4575, n4576, n4577, n4578, n4579, n4580, n4581, n4582, n4583, n4584, n4585, n4586, n4587, n4588, n4589, n4590, n4591, n4592, n4593, n4594, n4595, n4596, n4597, n4598, n4599, n4600, n4601, n4602, n4603, n4604, n4605, n4606, n4607, n4608, n4609, n4610, n4611, n4612, n4613, n4614, n4615, n4616, n4617, n4618, n4619, n4620, n4621, n4622, n4623, n4624, n4625, n4626, n4627, n4628, n4629, n4630, n4631, n4632, n4633, n4634, n4635, n4636, n4637, n4638, n4639, n4640, n4641, n4642, n4643, n4644, n4645, n4646, n4647, n4648, n4649, n4650, n4651, n4652, n4653, n4654, n4655, n4656, n4657, n4658, n4659, n4660, n4661, n4662, n4663, n4664, n4665, n4666, n4667, n4668, n4669, n4670, n4671, n4672, n4673, n4674, n4675, n4676, n4677, n4678, n4679, n4680, n4681, n4682, n4683, n4684, n4685, n4686, n4687, n4688, n4689, n4690, n4691, n4692, n4693, n4694, n4695, n4696, n4697, n4698, n4699, n4700, n4701, n4702, n4703, n4704, n4705, n4706, n4707, n4708, n4709, n4710, n4711, n4712, n4713, n4714, n4715, n4716, n4717, n4718, n4719, n4720, n4721, n4722, n4723, n4724, n4725, n4726, n4727, n4728, n4729, n4730, n4731, n4732, n4733, n4734, n4735, n4736, n4737, n4738, n4739, n4740, n4741, n4742, n4743, n4744, n4745, n4746, n4747, n4748, n4749, n4750, n4751, n4752, n4753, n4754, n4755, n4756, n4757, n4758, n4759, n4760, n4761, n4762, n4763, n4764, n4765, n4766, n4767, n4768, n4769, n4770, n4771, n4772, n4773, n4774, n4775, n4776, n4777, n4778, n4779, n4780, n4781, n4782, n4783, n4784, n4785, n4786, n4787, n4788, n4789, n4790, n4791, n4792, n4793, n4794, n4795, n4796, n4797, n4798, n4799, n4800, n4801, n4802, n4803, n4804, n4805, n4806, n4807, n4808, n4809, n4810, n4811, n4812, n4813, n4814, n4815, n4816, n4817, n4818, n4819, n4820, n4821, n4822, n4823, n4824, n4825, n4826, n4827, n4828, n4829, n4830, n4831, n4832, n4833, n4834, n4835, n4836, n4837, n4838, n4839, n4840, n4841, n4842, n4843, n4844, n4845, n4846, n4847, n4848, n4849, n4850, n4851, n4852, n4853, n4854, n4855, n4856, n4857, n4858, n4859, n4860, n4861, n4862, n4863, n4864, n4865, n4866, n4867, n4868, n4869, n4870, n4871, n4872, n4873, n4874, n4875, n4876, n4877, n4878, n4879, n4880, n4881, n4882, n4883, n4884, n4885, n4886, n4887, n4888, n4889, n4890, n4891, n4892, n4893, n4894, n4895, n4896, n4897, n4898, n4899, n4900, n4901, n4902, n4903, n4904, n4905, n4906, n4907, n4908, n4909, n4910, n4911, n4912, n4913, n4914, n4915, n4916, n4917, n4918, n4919, n4920, n4921, n4922, n4923, n4924, n4925, n4926, n4927, n4928, n4929, n4930, n4931, n4932, n4933, n4934, n4935, n4936, n4937, n4938, n4939, n4940, n4941, n4942, n4943, n4944, n4945, n4946, n4947, n4948, n4949, n4950, n4951, n4952, n4953, n4954, n4955, n4956, n4957, n4958, n4959, n4960, n4961, n4962, n4963, n4964, n4965, n4966, n4967, n4968, n4969, n4970, n4971, n4972, n4973, n4974, n4975, n4976, n4977, n4978, n4979, n4980, n4981, n4982, n4983, n4984, n4985, n4986, n4987, n4988, n4989, n4990, n4991, n4992, n4993, n4994, n4995, n4996, n4997, n4998, n4999, n5000, n5001, n5002, n5003, n5004, n5005, n5006, n5007, n5008, n5009, n5010, n5011, n5012, n5013, n5014, n5015, n5016, n5017, n5018, n5019, n5020, n5021, n5022, n5023, n5024, n5025, n5026, n5027, n5028, n5029, n5030, n5031, n5032, n5033, n5034, n5035, n5036, n5037, n5038, n5039, n5040, n5041, n5042, n5043, n5044, n5045, n5046, n5047, n5048, n5049, n5050, n5051, n5052, n5053, n5054, n5055, n5056, n5057, n5058, n5059, n5060, n5061, n5062, n5063, n5064, n5065, n5066, n5067, n5068, n5069, n5070, n5071, n5072, n5073, n5074, n5075, n5076, n5077, n5078, n5079, n5080, n5081, n5082, n5083, n5084, n5085, n5086, n5087, n5088, n5089, n5090, n5091, n5092, n5093, n5094, n5095, n5096, n5097, n5098, n5099, n5100, n5101, n5102, n5103, n5104, n5105, n5106, n5107, n5108, n5109, n5110, n5111, n5112, n5113, n5114, n5115, n5116, n5117, n5118, n5119, n5120, n5121, n5122, n5123, n5124, n5125, n5126, n5127, n5128, n5129, n5130, n5131, n5132, n5133, n5134, n5135, n5136, n5137, n5138, n5139, n5140, n5141, n5142, n5143, n5144, n5145, n5146, n5147, n5148, n5149, n5150, n5151, n5152, n5153, n5154, n5155, n5156, n5157, n5158, n5159, n5160, n5161, n5162, n5163, n5164, n5165, n5166, n5167, n5168, n5169, n5170, n5171, n5172, n5173, n5174, n5175, n5176, n5177, n5178, n5179, n5180, n5181, n5182, n5183, n5184, n5185, n5186, n5187, n5188, n5189, n5190, n5191, n5192, n5193, n5194, n5195, n5196, n5197, n5198, n5199, n5200, n5201, n5202, n5203, n5204, n5205, n5206, n5207, n5208, n5209, n5210, n5211, n5212, n5213, n5214, n5215, n5216, n5217, n5218, n5219, n5220, n5221, n5222, n5223, n5224, n5225, n5226, n5227, n5228, n5229, n5230, n5231, n5232, n5233, n5234, n5235, n5236, n5237, n5238, n5239, n5240, n5241, n5242, n5243, n5244, n5245, n5246, n5247, n5248, n5249, n5250, n5251, n5252, n5253, n5254, n5255, n5256, n5257, n5258, n5259, n5260, n5261, n5262, n5263, n5264, n5265, n5266, n5267, n5268, n5269, n5270, n5271, n5272, n5273, n5274, n5275, n5276, n5277, n5278, n5279, n5280, n5281, n5282, n5283, n5284, n5285, n5286, n5287, n5288, n5289, n5290, n5291, n5292, n5293, n5294, n5295, n5296, n5297, n5298, n5299, n5300, n5301, n5302, n5303, n5304, n5305, n5306, n5307, n5308, n5309, n5310, n5311, n5312, n5313, n5314, n5315, n5316, n5317, n5318, n5319, n5320, n5321, n5322, n5323, n5324, n5325, n5326, n5327, n5328, n5329, n5330, n5331, n5332, n5333, n5334, n5335, n5336, n5337, n5338, n5339, n5340, n5341, n5342, n5343, n5344, n5345, n5346, n5347, n5348, n5349, n5350, n5351, n5352, n5353, n5354, n5355, n5356, n5357, n5358, n5359, n5360, n5361, n5362, n5363, n5364, n5365, n5366, n5367, n5368, n5369, n5370, n5371, n5372, n5373, n5374, n5375, n5376, n5377, n5378, n5379, n5380, n5381, n5382, n5383, n5384, n5385, n5386, n5387, n5388, n5389, n5390, n5391, n5392, n5393, n5394, n5395, n5396, n5397, n5398, n5399, n5400, n5401, n5402, n5403, n5404, n5405, n5406, n5407, n5408, n5409, n5410, n5411, n5412, n5413, n5414, n5415, n5416, n5417, n5418, n5419, n5420, n5421, n5422, n5423, n5424, n5425, n5426, n5427, n5428, n5429, n5430, n5431, n5432, n5433, n5434, n5435, n5436, n5437, n5438, n5439, n5440, n5441, n5442, n5443, n5444, n5445, n5446, n5447, n5448, n5449, n5450, n5451, n5452, n5453, n5454, n5455, n5456, n5457, n5458, n5459, n5460, n5461, n5462, n5463, n5464, n5465, n5466, n5467, n5468, n5469, n5470, n5471, n5472, n5473, n5474, n5475, n5476, n5477, n5478, n5479, n5480, n5481, n5482, n5483, n5484, n5485, n5486, n5487, n5488, n5489, n5490, n5491, n5492, n5493, n5494, n5495, n5496, n5497, n5498, n5499, n5500, n5501, n5502, n5503, n5504, n5505, n5506, n5507, n5508, n5509, n5510, n5511, n5512, n5513, n5514, n5515, n5516, n5517, n5518, n5519, n5520, n5521, n5522, n5523, n5524, n5525, n5526, n5527, n5528, n5529, n5530, n5531, n5532, n5533, n5534, n5535, n5536, n5537, n5538, n5539, n5540, n5541, n5542, n5543, n5544, n5545, n5546, n5547, n5548, n5549, n5550, n5551, n5552, n5553, n5554, n5555, n5556, n5557, n5558, n5559, n5560, n5561, n5562, n5563, n5564, n5565, n5566, n5567, n5568, n5569, n5570, n5571, n5572, n5573, n5574, n5575, n5576, n5577, n5578, n5579, n5580, n5581, n5582, n5583, n5584, n5585, n5586, n5587, n5588, n5589, n5590, n5591, n5592, n5593, n5594, n5595, n5596, n5597, n5598, n5599, n5600, n5601, n5602, n5603, n5604, n5605, n5606, n5607, n5608, n5609, n5610, n5611, n5612, n5613, n5614, n5615, n5616, n5617, n5618, n5619, n5620, n5621, n5622, n5623, n5624, n5625, n5626, n5627, n5628, n5629, n5630, n5631, n5632, n5633, n5634, n5635, n5636, n5637, n5638, n5639, n5640, n5641, n5642, n5643, n5644, n5645, n5646, n5647, n5648, n5649, n5650, n5651, n5652, n5653, n5654, n5655, n5656, n5657, n5658, n5659, n5660, n5661, n5662, n5663, n5664, n5665, n5666, n5667, n5668, n5669, n5670, n5671, n5672, n5673, n5674, n5675, n5676, n5677, n5678, n5679, n5680, n5681, n5682, n5683, n5684, n5685, n5686, n5687, n5688, n5689, n5690, n5691, n5692, n5693, n5694, n5695, n5696, n5697, n5698, n5699, n5700, n5701, n5702, n5703, n5704, n5705, n5706, n5707, n5708, n5709, n5710, n5711, n5712, n5713, n5714, n5715, n5716, n5717, n5718, n5719, n5720, n5721, n5722, n5723, n5724, n5725, n5726, n5727, n5728, n5729, n5730, n5731, n5732, n5733, n5734, n5735, n5736, n5737, n5738, n5739, n5740, n5741, n5742, n5743, n5744, n5745, n5746, n5747, n5748, n5749, n5750, n5751, n5752, n5753, n5754, n5755, n5756, n5757, n5758, n5759, n5760, n5761, n5762, n5763, n5764, n5765, n5766, n5767, n5768, n5769, n5770, n5771, n5772, n5773, n5774, n5775, n5776, n5777, n5778, n5779, n5780, n5781, n5782, n5783, n5784, n5785, n5786, n5787, n5788, n5789, n5790, n5791, n5792, n5793, n5794, n5795, n5796, n5797, n5798, n5799, n5800, n5801, n5802, n5803, n5804, n5805, n5806, n5807, n5808, n5809, n5810, n5811, n5812, n5813, n5814, n5815, n5816, n5817, n5818, n5819, n5820, n5821, n5822, n5823, n5824, n5825, n5826, n5827, n5828, n5829, n5830, n5831, n5832, n5833, n5834, n5835, n5836, n5837, n5838, n5839, n5840, n5841, n5842, n5843, n5844, n5845, n5846, n5847, n5848, n5849, n5850, n5851, n5852, n5853, n5854, n5855, n5856, n5857, n5858, n5859, n5860, n5861, n5862, n5863, n5864, n5865, n5866, n5867, n5868, n5869, n5870, n5871, n5872, n5873, n5874, n5875, n5876, n5877, n5878, n5879, n5880, n5881, n5882, n5883, n5884, n5885, n5886, n5887, n5888, n5889, n5890, n5891, n5892, n5893, n5894, n5895, n5896, n5897, n5898, n5899, n5900, n5901, n5902, n5903, n5904, n5905, n5906, n5907, n5908, n5909, n5910, n5911, n5912, n5913, n5914, n5915, n5916, n5917, n5918, n5919, n5920, n5921, n5922, n5923, n5924, n5925, n5926, n5927, n5928, n5929, n5930, n5931, n5932, n5933, n5934, n5935, n5936, n5937, n5938, n5939, n5940, n5941, n5942, n5943, n5944, n5945, n5946, n5947, n5948, n5949, n5950, n5951, n5952, n5953, n5954, n5955, n5956, n5957, n5958, n5959, n5960, n5961, n5962, n5963, n5964, n5965, n5966, n5967, n5968, n5969, n5970, n5971, n5972, n5973, n5974, n5975, n5976, n5977, n5978, n5979, n5980, n5981, n5982, n5983, n5984, n5985, n5986, n5987, n5988, n5989, n5990, n5991, n5992, n5993, n5994, n5995, n5996, n5997, n5998, n5999, n6000, n6001, n6002, n6003, n6004, n6005, n6006, n6007, n6008, n6009, n6010, n6011, n6012, n6013, n6014, n6015, n6016, n6017, n6018, n6019, n6020, n6021, n6022, n6023, n6024, n6025, n6026, n6027, n6028, n6029, n6030, n6031, n6032, n6033, n6034, n6035 : std_logic; begin ready_x_out <= ready_x_out_port; ready_h_out <= ready_h_out_port; valid_out <= valid_out_port; adder_mem_array_reg_3_0_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_0_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_0_port); adder_mem_array_reg_3_1_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_1_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_1_port); adder_mem_array_reg_3_2_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_2_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_2_port); adder_mem_array_reg_3_3_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_3_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_3_port); adder_mem_array_reg_3_4_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_4_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_4_port); adder_mem_array_reg_3_5_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_5_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_5_port); adder_mem_array_reg_3_6_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_6_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_6_port); adder_mem_array_reg_3_7_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_7_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_7_port); adder_mem_array_reg_3_8_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_8_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_8_port); adder_mem_array_reg_3_9_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_9_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_9_port); adder_mem_array_reg_3_10_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_10_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_10_port); adder_mem_array_reg_3_11_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_11_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_11_port); adder_mem_array_reg_3_12_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_12_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_12_port); adder_mem_array_reg_3_13_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_13_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_13_port); adder_mem_array_reg_3_14_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_14_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_14_port); adder_mem_array_reg_3_15_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_15_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_15_port); adder_mem_array_reg_3_16_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_16_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_16_port); adder_mem_array_reg_3_17_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_17_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_17_port); adder_mem_array_reg_3_18_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_18_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_18_port); adder_mem_array_reg_3_19_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_19_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_19_port); adder_mem_array_reg_3_20_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_20_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_20_port); adder_mem_array_reg_3_21_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_21_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_21_port); adder_mem_array_reg_3_22_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_22_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_22_port); adder_mem_array_reg_3_23_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_23_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_23_port); adder_mem_array_reg_3_24_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_24_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_24_port); adder_mem_array_reg_3_25_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_25_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_25_port); adder_mem_array_reg_3_26_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_26_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_26_port); adder_mem_array_reg_3_27_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_27_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_27_port); adder_mem_array_reg_3_28_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_28_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_28_port); adder_mem_array_reg_3_29_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_29_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_29_port); adder_mem_array_reg_3_30_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_30_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_30_port); adder_mem_array_reg_3_32_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_31_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_32_port); adder_mem_array_reg_3_31_inst : dff_asyncrsthl port map( d => multiplier_sigs_3_31_port, gclk => clk, asyncrsthl => rst, q => adder_mem_array_3_31_port); adder_mem_array_reg_2_0_inst : dff_asyncrsthl port map( d => N72, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_0_port); adder_mem_array_reg_2_1_inst : dff_asyncrsthl port map( d => N73, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_1_port); adder_mem_array_reg_2_2_inst : dff_asyncrsthl port map( d => N74, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_2_port); adder_mem_array_reg_2_3_inst : dff_asyncrsthl port map( d => N75, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_3_port); adder_mem_array_reg_2_4_inst : dff_asyncrsthl port map( d => N76, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_4_port); adder_mem_array_reg_2_5_inst : dff_asyncrsthl port map( d => N77, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_5_port); adder_mem_array_reg_2_6_inst : dff_asyncrsthl port map( d => N78, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_6_port); adder_mem_array_reg_2_7_inst : dff_asyncrsthl port map( d => N79, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_7_port); adder_mem_array_reg_2_8_inst : dff_asyncrsthl port map( d => N80, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_8_port); adder_mem_array_reg_2_9_inst : dff_asyncrsthl port map( d => N81, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_9_port); adder_mem_array_reg_2_10_inst : dff_asyncrsthl port map( d => N82, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_10_port); adder_mem_array_reg_2_11_inst : dff_asyncrsthl port map( d => N83, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_11_port); adder_mem_array_reg_2_12_inst : dff_asyncrsthl port map( d => N84, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_12_port); adder_mem_array_reg_2_13_inst : dff_asyncrsthl port map( d => N85, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_13_port); adder_mem_array_reg_2_14_inst : dff_asyncrsthl port map( d => N86, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_14_port); adder_mem_array_reg_2_15_inst : dff_asyncrsthl port map( d => N87, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_15_port); adder_mem_array_reg_2_16_inst : dff_asyncrsthl port map( d => N88, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_16_port); adder_mem_array_reg_2_17_inst : dff_asyncrsthl port map( d => N89, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_17_port); adder_mem_array_reg_2_18_inst : dff_asyncrsthl port map( d => N90, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_18_port); adder_mem_array_reg_2_19_inst : dff_asyncrsthl port map( d => N91, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_19_port); adder_mem_array_reg_2_20_inst : dff_asyncrsthl port map( d => N92, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_20_port); adder_mem_array_reg_2_21_inst : dff_asyncrsthl port map( d => N93, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_21_port); adder_mem_array_reg_2_22_inst : dff_asyncrsthl port map( d => N94, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_22_port); adder_mem_array_reg_2_23_inst : dff_asyncrsthl port map( d => N95, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_23_port); adder_mem_array_reg_2_24_inst : dff_asyncrsthl port map( d => N96, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_24_port); adder_mem_array_reg_2_25_inst : dff_asyncrsthl port map( d => N97, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_25_port); adder_mem_array_reg_2_26_inst : dff_asyncrsthl port map( d => N98, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_26_port); adder_mem_array_reg_2_27_inst : dff_asyncrsthl port map( d => N99, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_27_port); adder_mem_array_reg_2_28_inst : dff_asyncrsthl port map( d => N100, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_28_port); adder_mem_array_reg_2_29_inst : dff_asyncrsthl port map( d => N101, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_29_port); adder_mem_array_reg_2_30_inst : dff_asyncrsthl port map( d => N102, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_30_port); adder_mem_array_reg_2_31_inst : dff_asyncrsthl port map( d => N103, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_31_port); adder_mem_array_reg_2_32_inst : dff_asyncrsthl port map( d => N104, gclk => clk, asyncrsthl => rst, q => adder_mem_array_2_32_port); adder_mem_array_reg_1_0_inst : dff_asyncrsthl port map( d => N39, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_0_port); adder_mem_array_reg_1_1_inst : dff_asyncrsthl port map( d => N40, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_1_port); adder_mem_array_reg_1_2_inst : dff_asyncrsthl port map( d => N41, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_2_port); adder_mem_array_reg_1_3_inst : dff_asyncrsthl port map( d => N42, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_3_port); adder_mem_array_reg_1_4_inst : dff_asyncrsthl port map( d => N43, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_4_port); adder_mem_array_reg_1_5_inst : dff_asyncrsthl port map( d => N44, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_5_port); adder_mem_array_reg_1_6_inst : dff_asyncrsthl port map( d => N45, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_6_port); adder_mem_array_reg_1_7_inst : dff_asyncrsthl port map( d => N46, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_7_port); adder_mem_array_reg_1_8_inst : dff_asyncrsthl port map( d => N47, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_8_port); adder_mem_array_reg_1_9_inst : dff_asyncrsthl port map( d => N48, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_9_port); adder_mem_array_reg_1_10_inst : dff_asyncrsthl port map( d => N49, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_10_port); adder_mem_array_reg_1_11_inst : dff_asyncrsthl port map( d => N50, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_11_port); adder_mem_array_reg_1_12_inst : dff_asyncrsthl port map( d => N51, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_12_port); adder_mem_array_reg_1_13_inst : dff_asyncrsthl port map( d => N52, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_13_port); adder_mem_array_reg_1_14_inst : dff_asyncrsthl port map( d => N53, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_14_port); adder_mem_array_reg_1_15_inst : dff_asyncrsthl port map( d => N54, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_15_port); adder_mem_array_reg_1_16_inst : dff_asyncrsthl port map( d => N55, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_16_port); adder_mem_array_reg_1_17_inst : dff_asyncrsthl port map( d => N56, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_17_port); adder_mem_array_reg_1_18_inst : dff_asyncrsthl port map( d => N57, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_18_port); adder_mem_array_reg_1_19_inst : dff_asyncrsthl port map( d => N58, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_19_port); adder_mem_array_reg_1_20_inst : dff_asyncrsthl port map( d => N59, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_20_port); adder_mem_array_reg_1_21_inst : dff_asyncrsthl port map( d => N60, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_21_port); adder_mem_array_reg_1_22_inst : dff_asyncrsthl port map( d => N61, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_22_port); adder_mem_array_reg_1_23_inst : dff_asyncrsthl port map( d => N62, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_23_port); adder_mem_array_reg_1_24_inst : dff_asyncrsthl port map( d => N63, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_24_port); adder_mem_array_reg_1_25_inst : dff_asyncrsthl port map( d => N64, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_25_port); adder_mem_array_reg_1_26_inst : dff_asyncrsthl port map( d => N65, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_26_port); adder_mem_array_reg_1_27_inst : dff_asyncrsthl port map( d => N66, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_27_port); adder_mem_array_reg_1_28_inst : dff_asyncrsthl port map( d => N67, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_28_port); adder_mem_array_reg_1_29_inst : dff_asyncrsthl port map( d => N68, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_29_port); adder_mem_array_reg_1_30_inst : dff_asyncrsthl port map( d => N69, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_30_port); adder_mem_array_reg_1_31_inst : dff_asyncrsthl port map( d => N70, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_31_port); adder_mem_array_reg_1_32_inst : dff_asyncrsthl port map( d => N71, gclk => clk, asyncrsthl => rst, q => adder_mem_array_1_32_port); adder_mem_array_reg_0_0_inst : dff_asyncrsthl port map( d => N6, gclk => clk , asyncrsthl => rst, q => adder_mem_array_0_0_port); adder_mem_array_reg_0_1_inst : dff_asyncrsthl port map( d => N7, gclk => clk , asyncrsthl => rst, q => adder_mem_array_0_1_port); adder_mem_array_reg_0_2_inst : dff_asyncrsthl port map( d => N8, gclk => clk , asyncrsthl => rst, q => adder_mem_array_0_2_port); adder_mem_array_reg_0_3_inst : dff_asyncrsthl port map( d => N9, gclk => clk , asyncrsthl => rst, q => adder_mem_array_0_3_port); adder_mem_array_reg_0_4_inst : dff_asyncrsthl port map( d => N10, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_4_port); adder_mem_array_reg_0_5_inst : dff_asyncrsthl port map( d => N11, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_5_port); adder_mem_array_reg_0_6_inst : dff_asyncrsthl port map( d => N12, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_6_port); adder_mem_array_reg_0_7_inst : dff_asyncrsthl port map( d => N13, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_7_port); adder_mem_array_reg_0_8_inst : dff_asyncrsthl port map( d => N14, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_8_port); adder_mem_array_reg_0_9_inst : dff_asyncrsthl port map( d => N15, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_9_port); adder_mem_array_reg_0_10_inst : dff_asyncrsthl port map( d => N16, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_10_port); adder_mem_array_reg_0_11_inst : dff_asyncrsthl port map( d => N17, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_11_port); adder_mem_array_reg_0_12_inst : dff_asyncrsthl port map( d => N18, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_12_port); adder_mem_array_reg_0_13_inst : dff_asyncrsthl port map( d => N19, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_13_port); adder_mem_array_reg_0_14_inst : dff_asyncrsthl port map( d => N20, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_14_port); adder_mem_array_reg_0_15_inst : dff_asyncrsthl port map( d => N21, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_15_port); adder_mem_array_reg_0_16_inst : dff_asyncrsthl port map( d => N22, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_16_port); adder_mem_array_reg_0_17_inst : dff_asyncrsthl port map( d => N23, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_17_port); adder_mem_array_reg_0_18_inst : dff_asyncrsthl port map( d => N24, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_18_port); adder_mem_array_reg_0_19_inst : dff_asyncrsthl port map( d => N25, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_19_port); adder_mem_array_reg_0_20_inst : dff_asyncrsthl port map( d => N26, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_20_port); adder_mem_array_reg_0_21_inst : dff_asyncrsthl port map( d => N27, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_21_port); adder_mem_array_reg_0_22_inst : dff_asyncrsthl port map( d => N28, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_22_port); adder_mem_array_reg_0_23_inst : dff_asyncrsthl port map( d => N29, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_23_port); adder_mem_array_reg_0_24_inst : dff_asyncrsthl port map( d => N30, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_24_port); adder_mem_array_reg_0_25_inst : dff_asyncrsthl port map( d => N31, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_25_port); adder_mem_array_reg_0_26_inst : dff_asyncrsthl port map( d => N32, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_26_port); adder_mem_array_reg_0_27_inst : dff_asyncrsthl port map( d => N33, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_27_port); adder_mem_array_reg_0_28_inst : dff_asyncrsthl port map( d => N34, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_28_port); adder_mem_array_reg_0_29_inst : dff_asyncrsthl port map( d => N35, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_29_port); adder_mem_array_reg_0_30_inst : dff_asyncrsthl port map( d => N36, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_30_port); adder_mem_array_reg_0_31_inst : dff_asyncrsthl port map( d => N37, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_31_port); adder_mem_array_reg_0_32_inst : dff_asyncrsthl port map( d => N38, gclk => clk, asyncrsthl => rst, q => adder_mem_array_0_32_port); coeff_cnt_reg_0_inst : dff port map( d => n206, gclk => clk, rnot => n121, q => coeff_cnt_0_port); ready_h_out_reg_reg : dff_asyncprehh port map( d => n205, gclk => clk, asyncprehh => rst, q => ready_h_out_port); coeff_cnt_reg_1_inst : dff port map( d => n204, gclk => clk, rnot => n121, q => coeff_cnt_1_port); coefficient_mem_array_reg_3_0_inst : dff port map( d => n203, gclk => clk, rnot => n121, q => coefficient_mem_array_3_0_port); coefficient_mem_array_reg_2_0_inst : dff port map( d => n202, gclk => clk, rnot => n121, q => coefficient_mem_array_2_0_port); coefficient_mem_array_reg_1_0_inst : dff port map( d => n201, gclk => clk, rnot => n121, q => coefficient_mem_array_1_0_port); coefficient_mem_array_reg_0_0_inst : dff port map( d => n200, gclk => clk, rnot => n121, q => coefficient_mem_array_0_0_port); coefficient_mem_array_reg_3_15_inst : dff port map( d => n199, gclk => clk, rnot => n121, q => coefficient_mem_array_3_15_port); coefficient_mem_array_reg_2_15_inst : dff port map( d => n198, gclk => clk, rnot => n121, q => coefficient_mem_array_2_15_port); coefficient_mem_array_reg_1_15_inst : dff port map( d => n197, gclk => clk, rnot => n121, q => coefficient_mem_array_1_15_port); coefficient_mem_array_reg_0_15_inst : dff port map( d => n196, gclk => clk, rnot => n121, q => coefficient_mem_array_0_15_port); coefficient_mem_array_reg_3_14_inst : dff port map( d => n195, gclk => clk, rnot => n121, q => coefficient_mem_array_3_14_port); coefficient_mem_array_reg_2_14_inst : dff port map( d => n194, gclk => clk, rnot => n121, q => coefficient_mem_array_2_14_port); coefficient_mem_array_reg_1_14_inst : dff port map( d => n193, gclk => clk, rnot => n121, q => coefficient_mem_array_1_14_port); coefficient_mem_array_reg_0_14_inst : dff port map( d => n192, gclk => clk, rnot => n121, q => coefficient_mem_array_0_14_port); coefficient_mem_array_reg_3_13_inst : dff port map( d => n191, gclk => clk, rnot => n121, q => coefficient_mem_array_3_13_port); coefficient_mem_array_reg_2_13_inst : dff port map( d => n190, gclk => clk, rnot => n121, q => coefficient_mem_array_2_13_port); coefficient_mem_array_reg_1_13_inst : dff port map( d => n189, gclk => clk, rnot => n121, q => coefficient_mem_array_1_13_port); coefficient_mem_array_reg_0_13_inst : dff port map( d => n188, gclk => clk, rnot => n121, q => coefficient_mem_array_0_13_port); coefficient_mem_array_reg_3_12_inst : dff port map( d => n187, gclk => clk, rnot => n121, q => coefficient_mem_array_3_12_port); coefficient_mem_array_reg_2_12_inst : dff port map( d => n186, gclk => clk, rnot => n121, q => coefficient_mem_array_2_12_port); coefficient_mem_array_reg_1_12_inst : dff port map( d => n185, gclk => clk, rnot => n121, q => coefficient_mem_array_1_12_port); coefficient_mem_array_reg_0_12_inst : dff port map( d => n184, gclk => clk, rnot => n121, q => coefficient_mem_array_0_12_port); coefficient_mem_array_reg_3_11_inst : dff port map( d => n183, gclk => clk, rnot => n121, q => coefficient_mem_array_3_11_port); coefficient_mem_array_reg_2_11_inst : dff port map( d => n182, gclk => clk, rnot => n121, q => coefficient_mem_array_2_11_port); coefficient_mem_array_reg_1_11_inst : dff port map( d => n181, gclk => clk, rnot => n121, q => coefficient_mem_array_1_11_port); coefficient_mem_array_reg_0_11_inst : dff port map( d => n180, gclk => clk, rnot => n121, q => coefficient_mem_array_0_11_port); coefficient_mem_array_reg_3_10_inst : dff port map( d => n179, gclk => clk, rnot => n121, q => coefficient_mem_array_3_10_port); coefficient_mem_array_reg_2_10_inst : dff port map( d => n178, gclk => clk, rnot => n121, q => coefficient_mem_array_2_10_port); coefficient_mem_array_reg_1_10_inst : dff port map( d => n177, gclk => clk, rnot => n121, q => coefficient_mem_array_1_10_port); coefficient_mem_array_reg_0_10_inst : dff port map( d => n176, gclk => clk, rnot => n121, q => coefficient_mem_array_0_10_port); coefficient_mem_array_reg_3_9_inst : dff port map( d => n175, gclk => clk, rnot => n121, q => coefficient_mem_array_3_9_port); coefficient_mem_array_reg_2_9_inst : dff port map( d => n174, gclk => clk, rnot => n121, q => coefficient_mem_array_2_9_port); coefficient_mem_array_reg_1_9_inst : dff port map( d => n173, gclk => clk, rnot => n121, q => coefficient_mem_array_1_9_port); coefficient_mem_array_reg_0_9_inst : dff port map( d => n172, gclk => clk, rnot => n121, q => coefficient_mem_array_0_9_port); coefficient_mem_array_reg_3_8_inst : dff port map( d => n171, gclk => clk, rnot => n121, q => coefficient_mem_array_3_8_port); coefficient_mem_array_reg_2_8_inst : dff port map( d => n170, gclk => clk, rnot => n121, q => coefficient_mem_array_2_8_port); coefficient_mem_array_reg_1_8_inst : dff port map( d => n169, gclk => clk, rnot => n121, q => coefficient_mem_array_1_8_port); coefficient_mem_array_reg_0_8_inst : dff port map( d => n168, gclk => clk, rnot => n121, q => coefficient_mem_array_0_8_port); coefficient_mem_array_reg_3_7_inst : dff port map( d => n167, gclk => clk, rnot => n121, q => coefficient_mem_array_3_7_port); coefficient_mem_array_reg_2_7_inst : dff port map( d => n166, gclk => clk, rnot => n121, q => coefficient_mem_array_2_7_port); coefficient_mem_array_reg_1_7_inst : dff port map( d => n165, gclk => clk, rnot => n121, q => coefficient_mem_array_1_7_port); coefficient_mem_array_reg_0_7_inst : dff port map( d => n164, gclk => clk, rnot => n121, q => coefficient_mem_array_0_7_port); coefficient_mem_array_reg_3_6_inst : dff port map( d => n163, gclk => clk, rnot => n121, q => coefficient_mem_array_3_6_port); coefficient_mem_array_reg_2_6_inst : dff port map( d => n162, gclk => clk, rnot => n121, q => coefficient_mem_array_2_6_port); coefficient_mem_array_reg_1_6_inst : dff port map( d => n161, gclk => clk, rnot => n121, q => coefficient_mem_array_1_6_port); coefficient_mem_array_reg_0_6_inst : dff port map( d => n160, gclk => clk, rnot => n121, q => coefficient_mem_array_0_6_port); coefficient_mem_array_reg_3_5_inst : dff port map( d => n159, gclk => clk, rnot => n121, q => coefficient_mem_array_3_5_port); coefficient_mem_array_reg_2_5_inst : dff port map( d => n158, gclk => clk, rnot => n121, q => coefficient_mem_array_2_5_port); coefficient_mem_array_reg_1_5_inst : dff port map( d => n157, gclk => clk, rnot => n121, q => coefficient_mem_array_1_5_port); coefficient_mem_array_reg_0_5_inst : dff port map( d => n156, gclk => clk, rnot => n121, q => coefficient_mem_array_0_5_port); coefficient_mem_array_reg_3_4_inst : dff port map( d => n155, gclk => clk, rnot => n121, q => coefficient_mem_array_3_4_port); coefficient_mem_array_reg_2_4_inst : dff port map( d => n154, gclk => clk, rnot => n121, q => coefficient_mem_array_2_4_port); coefficient_mem_array_reg_1_4_inst : dff port map( d => n153, gclk => clk, rnot => n121, q => coefficient_mem_array_1_4_port); coefficient_mem_array_reg_0_4_inst : dff port map( d => n152, gclk => clk, rnot => n121, q => coefficient_mem_array_0_4_port); coefficient_mem_array_reg_3_3_inst : dff port map( d => n151, gclk => clk, rnot => n121, q => coefficient_mem_array_3_3_port); coefficient_mem_array_reg_2_3_inst : dff port map( d => n150, gclk => clk, rnot => n121, q => coefficient_mem_array_2_3_port); coefficient_mem_array_reg_1_3_inst : dff port map( d => n149, gclk => clk, rnot => n121, q => coefficient_mem_array_1_3_port); coefficient_mem_array_reg_0_3_inst : dff port map( d => n148, gclk => clk, rnot => n121, q => coefficient_mem_array_0_3_port); coefficient_mem_array_reg_3_2_inst : dff port map( d => n147, gclk => clk, rnot => n121, q => coefficient_mem_array_3_2_port); coefficient_mem_array_reg_2_2_inst : dff port map( d => n146, gclk => clk, rnot => n121, q => coefficient_mem_array_2_2_port); coefficient_mem_array_reg_1_2_inst : dff port map( d => n145, gclk => clk, rnot => n121, q => coefficient_mem_array_1_2_port); coefficient_mem_array_reg_0_2_inst : dff port map( d => n144, gclk => clk, rnot => n121, q => coefficient_mem_array_0_2_port); coefficient_mem_array_reg_3_1_inst : dff port map( d => n143, gclk => clk, rnot => n121, q => coefficient_mem_array_3_1_port); coefficient_mem_array_reg_2_1_inst : dff port map( d => n142, gclk => clk, rnot => n121, q => coefficient_mem_array_2_1_port); coefficient_mem_array_reg_1_1_inst : dff port map( d => n141, gclk => clk, rnot => n121, q => coefficient_mem_array_1_1_port); coefficient_mem_array_reg_0_1_inst : dff port map( d => n140, gclk => clk, rnot => n121, q => coefficient_mem_array_0_1_port); valid_out_reg_reg : dff port map( d => n139, gclk => clk, rnot => n121, q => valid_out_port); ready_x_out_reg_reg : dff port map( d => n138, gclk => clk, rnot => n121, q => ready_x_out_port); input_sample_mem_reg_0_inst : dff port map( d => n137, gclk => clk, rnot => n121, q => input_sample_mem_0_port); input_sample_mem_reg_15_inst : dff port map( d => n136, gclk => clk, rnot => n121, q => input_sample_mem_15_port); input_sample_mem_reg_14_inst : dff port map( d => n135, gclk => clk, rnot => n121, q => input_sample_mem_14_port); input_sample_mem_reg_13_inst : dff port map( d => n134, gclk => clk, rnot => n121, q => input_sample_mem_13_port); input_sample_mem_reg_12_inst : dff port map( d => n133, gclk => clk, rnot => n121, q => input_sample_mem_12_port); input_sample_mem_reg_11_inst : dff port map( d => n132, gclk => clk, rnot => n121, q => input_sample_mem_11_port); input_sample_mem_reg_10_inst : dff port map( d => n131, gclk => clk, rnot => n121, q => input_sample_mem_10_port); input_sample_mem_reg_9_inst : dff port map( d => n130, gclk => clk, rnot => n121, q => input_sample_mem_9_port); input_sample_mem_reg_8_inst : dff port map( d => n129, gclk => clk, rnot => n121, q => input_sample_mem_8_port); input_sample_mem_reg_7_inst : dff port map( d => n128, gclk => clk, rnot => n121, q => input_sample_mem_7_port); input_sample_mem_reg_6_inst : dff port map( d => n127, gclk => clk, rnot => n121, q => input_sample_mem_6_port); input_sample_mem_reg_5_inst : dff port map( d => n126, gclk => clk, rnot => n121, q => input_sample_mem_5_port); input_sample_mem_reg_4_inst : dff port map( d => n125, gclk => clk, rnot => n121, q => input_sample_mem_4_port); input_sample_mem_reg_3_inst : dff port map( d => n124, gclk => clk, rnot => n121, q => input_sample_mem_3_port); input_sample_mem_reg_2_inst : dff port map( d => n123, gclk => clk, rnot => n121, q => input_sample_mem_2_port); input_sample_mem_reg_1_inst : dff port map( d => n122, gclk => clk, rnot => n121, q => input_sample_mem_1_port); U3 : inv port map( inb => n16_port, outb => n139); U4 : aoi12 port map( b => coeff_cnt_0_port, c => coeff_cnt_1_port, a => valid_out_port, outb => n16_port); U12 : inv port map( inb => n17_port, outb => n138); U13 : aoi12 port map( b => coeff_cnt_0_port, c => coeff_cnt_1_port, a => ready_x_out_port, outb => n17_port); U14 : aoi12 port map( b => coeff_cnt_1_port, c => coeff_cnt_0_port, a => n18_port, outb => n205); U15 : inv port map( inb => ready_h_out_port, outb => n18_port); U16 : inv port map( inb => n19_port, outb => n130); U17 : aoi22 port map( a => x_data_in(9), b => n20_port, c => input_sample_mem_9_port, d => n21_port, outb => n19_port); U18 : inv port map( inb => n22_port, outb => n129); U19 : aoi22 port map( a => x_data_in(8), b => n20_port, c => input_sample_mem_8_port, d => n21_port, outb => n22_port); U20 : inv port map( inb => n23_port, outb => n128); U21 : aoi22 port map( a => x_data_in(7), b => n20_port, c => input_sample_mem_7_port, d => n21_port, outb => n23_port); U22 : inv port map( inb => n24_port, outb => n127); U23 : aoi22 port map( a => x_data_in(6), b => n20_port, c => input_sample_mem_6_port, d => n21_port, outb => n24_port); U24 : inv port map( inb => n25_port, outb => n126); U25 : aoi22 port map( a => x_data_in(5), b => n20_port, c => input_sample_mem_5_port, d => n21_port, outb => n25_port); U26 : inv port map( inb => n26_port, outb => n125); U27 : aoi22 port map( a => x_data_in(4), b => n20_port, c => input_sample_mem_4_port, d => n21_port, outb => n26_port); U28 : inv port map( inb => n27_port, outb => n124); U29 : aoi22 port map( a => x_data_in(3), b => n20_port, c => input_sample_mem_3_port, d => n21_port, outb => n27_port); U30 : inv port map( inb => n28_port, outb => n123); U31 : aoi22 port map( a => x_data_in(2), b => n20_port, c => input_sample_mem_2_port, d => n21_port, outb => n28_port); U32 : inv port map( inb => n29_port, outb => n122); U33 : aoi22 port map( a => x_data_in(1), b => n20_port, c => input_sample_mem_1_port, d => n21_port, outb => n29_port); U34 : inv port map( inb => n30_port, outb => n136); U35 : aoi22 port map( a => x_data_in(15), b => n20_port, c => input_sample_mem_15_port, d => n21_port, outb => n30_port); U36 : inv port map( inb => n31_port, outb => n135); U37 : aoi22 port map( a => x_data_in(14), b => n20_port, c => input_sample_mem_14_port, d => n21_port, outb => n31_port); U38 : inv port map( inb => n32_port, outb => n134); U39 : aoi22 port map( a => x_data_in(13), b => n20_port, c => input_sample_mem_13_port, d => n21_port, outb => n32_port); U40 : inv port map( inb => n33_port, outb => n133); U41 : aoi22 port map( a => x_data_in(12), b => n20_port, c => input_sample_mem_12_port, d => n21_port, outb => n33_port); U42 : inv port map( inb => n34_port, outb => n132); U43 : aoi22 port map( a => x_data_in(11), b => n20_port, c => input_sample_mem_11_port, d => n21_port, outb => n34_port); U44 : inv port map( inb => n35_port, outb => n131); U45 : aoi22 port map( a => x_data_in(10), b => n20_port, c => input_sample_mem_10_port, d => n21_port, outb => n35_port); U46 : inv port map( inb => n36_port, outb => n137); U47 : aoi22 port map( a => x_data_in(0), b => n20_port, c => input_sample_mem_0_port, d => n21_port, outb => n36_port); U48 : inv port map( inb => n21_port, outb => n20_port); U49 : nand2 port map( a => valid_x_in, b => ready_x_out_port, outb => n21_port); U50 : inv port map( inb => n37_port, outb => n175); U51 : aoi22 port map( a => n38_port, b => h_data_in(9), c => n39_port, d => coefficient_mem_array_3_9_port, outb => n37_port); U52 : inv port map( inb => n40_port, outb => n171); U53 : aoi22 port map( a => n38_port, b => h_data_in(8), c => n39_port, d => coefficient_mem_array_3_8_port, outb => n40_port); U54 : inv port map( inb => n41_port, outb => n167); U55 : aoi22 port map( a => n38_port, b => h_data_in(7), c => n39_port, d => coefficient_mem_array_3_7_port, outb => n41_port); U56 : inv port map( inb => n42_port, outb => n163); U57 : aoi22 port map( a => n38_port, b => h_data_in(6), c => n39_port, d => coefficient_mem_array_3_6_port, outb => n42_port); U58 : inv port map( inb => n43_port, outb => n159); U59 : aoi22 port map( a => n38_port, b => h_data_in(5), c => n39_port, d => coefficient_mem_array_3_5_port, outb => n43_port); U60 : inv port map( inb => n44_port, outb => n155); U61 : aoi22 port map( a => n38_port, b => h_data_in(4), c => n39_port, d => coefficient_mem_array_3_4_port, outb => n44_port); U62 : inv port map( inb => n45_port, outb => n151); U63 : aoi22 port map( a => n38_port, b => h_data_in(3), c => n39_port, d => coefficient_mem_array_3_3_port, outb => n45_port); U64 : inv port map( inb => n46_port, outb => n147); U65 : aoi22 port map( a => n38_port, b => h_data_in(2), c => n39_port, d => coefficient_mem_array_3_2_port, outb => n46_port); U66 : inv port map( inb => n47_port, outb => n143); U67 : aoi22 port map( a => n38_port, b => h_data_in(1), c => n39_port, d => coefficient_mem_array_3_1_port, outb => n47_port); U68 : inv port map( inb => n48_port, outb => n199); U69 : aoi22 port map( a => n38_port, b => h_data_in(15), c => n39_port, d => coefficient_mem_array_3_15_port, outb => n48_port); U70 : inv port map( inb => n49_port, outb => n195); U71 : aoi22 port map( a => n38_port, b => h_data_in(14), c => n39_port, d => coefficient_mem_array_3_14_port, outb => n49_port); U72 : inv port map( inb => n50_port, outb => n191); U73 : aoi22 port map( a => n38_port, b => h_data_in(13), c => n39_port, d => coefficient_mem_array_3_13_port, outb => n50_port); U74 : inv port map( inb => n51_port, outb => n187); U75 : aoi22 port map( a => n38_port, b => h_data_in(12), c => n39_port, d => coefficient_mem_array_3_12_port, outb => n51_port); U76 : inv port map( inb => n52_port, outb => n183); U77 : aoi22 port map( a => n38_port, b => h_data_in(11), c => n39_port, d => coefficient_mem_array_3_11_port, outb => n52_port); U78 : inv port map( inb => n53_port, outb => n179); U79 : aoi22 port map( a => n38_port, b => h_data_in(10), c => n39_port, d => coefficient_mem_array_3_10_port, outb => n53_port); U80 : inv port map( inb => n54_port, outb => n203); U81 : aoi22 port map( a => n38_port, b => h_data_in(0), c => n39_port, d => coefficient_mem_array_3_0_port, outb => n54_port); U82 : oai22 port map( a => n55_port, b => n39_port, c => n38_port, d => n56_port, outb => n174); U83 : inv port map( inb => coefficient_mem_array_3_9_port, outb => n55_port) ; U84 : oai22 port map( a => n39_port, b => n57_port, c => n38_port, d => n58_port, outb => n170); U85 : inv port map( inb => coefficient_mem_array_3_8_port, outb => n57_port) ; U86 : oai22 port map( a => n39_port, b => n59_port, c => n38_port, d => n60_port, outb => n166); U87 : inv port map( inb => coefficient_mem_array_3_7_port, outb => n59_port) ; U88 : oai22 port map( a => n39_port, b => n61_port, c => n38_port, d => n62_port, outb => n162); U89 : inv port map( inb => coefficient_mem_array_3_6_port, outb => n61_port) ; U90 : oai22 port map( a => n39_port, b => n63_port, c => n38_port, d => n64_port, outb => n158); U91 : inv port map( inb => coefficient_mem_array_3_5_port, outb => n63_port) ; U92 : oai22 port map( a => n39_port, b => n65_port, c => n38_port, d => n66_port, outb => n154); U93 : inv port map( inb => coefficient_mem_array_3_4_port, outb => n65_port) ; U94 : oai22 port map( a => n39_port, b => n67_port, c => n38_port, d => n68_port, outb => n150); U95 : inv port map( inb => coefficient_mem_array_3_3_port, outb => n67_port) ; U96 : oai22 port map( a => n39_port, b => n69_port, c => n38_port, d => n70_port, outb => n146); U97 : inv port map( inb => coefficient_mem_array_3_2_port, outb => n69_port) ; U98 : oai22 port map( a => n39_port, b => n71_port, c => n38_port, d => n72_port, outb => n142); U99 : inv port map( inb => coefficient_mem_array_3_1_port, outb => n71_port) ; U100 : oai22 port map( a => n39_port, b => n73_port, c => n38_port, d => n74_port, outb => n198); U101 : inv port map( inb => coefficient_mem_array_3_15_port, outb => n73_port); U102 : oai22 port map( a => n39_port, b => n75_port, c => n38_port, d => n76_port, outb => n194); U103 : inv port map( inb => coefficient_mem_array_3_14_port, outb => n75_port); U104 : oai22 port map( a => n39_port, b => n77_port, c => n38_port, d => n78_port, outb => n190); U105 : inv port map( inb => coefficient_mem_array_3_13_port, outb => n77_port); U106 : oai22 port map( a => n39_port, b => n79_port, c => n38_port, d => n80_port, outb => n186); U107 : inv port map( inb => coefficient_mem_array_3_12_port, outb => n79_port); U108 : oai22 port map( a => n39_port, b => n81_port, c => n38_port, d => n82_port, outb => n182); U109 : inv port map( inb => coefficient_mem_array_3_11_port, outb => n81_port); U110 : oai22 port map( a => n39_port, b => n83_port, c => n38_port, d => n84_port, outb => n178); U111 : inv port map( inb => coefficient_mem_array_3_10_port, outb => n83_port); U112 : oai22 port map( a => n39_port, b => n85_port, c => n38_port, d => n86_port, outb => n202); U113 : inv port map( inb => coefficient_mem_array_3_0_port, outb => n85_port ); U114 : oai22 port map( a => n39_port, b => n56_port, c => n38_port, d => n87_port, outb => n173); U115 : inv port map( inb => coefficient_mem_array_2_9_port, outb => n56_port ); U116 : oai22 port map( a => n39_port, b => n58_port, c => n38_port, d => n88_port, outb => n169); U117 : inv port map( inb => coefficient_mem_array_2_8_port, outb => n58_port ); U118 : oai22 port map( a => n39_port, b => n60_port, c => n38_port, d => n89_port, outb => n165); U119 : inv port map( inb => coefficient_mem_array_2_7_port, outb => n60_port ); U120 : oai22 port map( a => n39_port, b => n62_port, c => n38_port, d => n90_port, outb => n161); U121 : inv port map( inb => coefficient_mem_array_2_6_port, outb => n62_port ); U122 : oai22 port map( a => n39_port, b => n64_port, c => n38_port, d => n91_port, outb => n157); U123 : inv port map( inb => coefficient_mem_array_2_5_port, outb => n64_port ); U124 : oai22 port map( a => n39_port, b => n66_port, c => n38_port, d => n92_port, outb => n153); U125 : inv port map( inb => coefficient_mem_array_2_4_port, outb => n66_port ); U126 : oai22 port map( a => n39_port, b => n68_port, c => n38_port, d => n93_port, outb => n149); U127 : inv port map( inb => coefficient_mem_array_2_3_port, outb => n68_port ); U128 : oai22 port map( a => n39_port, b => n70_port, c => n38_port, d => n94_port, outb => n145); U129 : inv port map( inb => coefficient_mem_array_2_2_port, outb => n70_port ); U130 : oai22 port map( a => n39_port, b => n72_port, c => n38_port, d => n95_port, outb => n141); U131 : inv port map( inb => coefficient_mem_array_2_1_port, outb => n72_port ); U132 : oai22 port map( a => n39_port, b => n74_port, c => n38_port, d => n96_port, outb => n197); U133 : inv port map( inb => coefficient_mem_array_2_15_port, outb => n74_port); U134 : oai22 port map( a => n39_port, b => n76_port, c => n38_port, d => n97_port, outb => n193); U135 : inv port map( inb => coefficient_mem_array_2_14_port, outb => n76_port); U136 : oai22 port map( a => n39_port, b => n78_port, c => n38_port, d => n98_port, outb => n189); U137 : inv port map( inb => coefficient_mem_array_2_13_port, outb => n78_port); U138 : oai22 port map( a => n39_port, b => n80_port, c => n38_port, d => n99_port, outb => n185); U139 : inv port map( inb => coefficient_mem_array_2_12_port, outb => n80_port); U140 : oai22 port map( a => n39_port, b => n82_port, c => n38_port, d => n100_port, outb => n181); U141 : inv port map( inb => coefficient_mem_array_2_11_port, outb => n82_port); U142 : oai22 port map( a => n39_port, b => n84_port, c => n38_port, d => n101_port, outb => n177); U143 : inv port map( inb => coefficient_mem_array_2_10_port, outb => n84_port); U144 : oai22 port map( a => n39_port, b => n86_port, c => n38_port, d => n102_port, outb => n201); U145 : inv port map( inb => coefficient_mem_array_2_0_port, outb => n86_port ); U146 : oai12 port map( b => n39_port, c => n87_port, a => n103_port, outb => n172); U147 : nand2 port map( a => coefficient_mem_array_0_9_port, b => n39_port, outb => n103_port); U148 : inv port map( inb => coefficient_mem_array_1_9_port, outb => n87_port ); U149 : oai12 port map( b => n39_port, c => n88_port, a => n104_port, outb => n168); U150 : nand2 port map( a => coefficient_mem_array_0_8_port, b => n39_port, outb => n104_port); U151 : inv port map( inb => coefficient_mem_array_1_8_port, outb => n88_port ); U152 : oai12 port map( b => n39_port, c => n89_port, a => n105, outb => n164 ); U153 : nand2 port map( a => coefficient_mem_array_0_7_port, b => n39_port, outb => n105); U154 : inv port map( inb => coefficient_mem_array_1_7_port, outb => n89_port ); U155 : oai12 port map( b => n39_port, c => n90_port, a => n106, outb => n160 ); U156 : nand2 port map( a => coefficient_mem_array_0_6_port, b => n39_port, outb => n106); U157 : inv port map( inb => coefficient_mem_array_1_6_port, outb => n90_port ); U158 : oai12 port map( b => n39_port, c => n91_port, a => n107, outb => n156 ); U159 : nand2 port map( a => coefficient_mem_array_0_5_port, b => n39_port, outb => n107); U160 : inv port map( inb => coefficient_mem_array_1_5_port, outb => n91_port ); U161 : oai12 port map( b => n39_port, c => n92_port, a => n108, outb => n152 ); U162 : nand2 port map( a => coefficient_mem_array_0_4_port, b => n39_port, outb => n108); U163 : inv port map( inb => coefficient_mem_array_1_4_port, outb => n92_port ); U164 : oai12 port map( b => n39_port, c => n93_port, a => n109, outb => n148 ); U165 : nand2 port map( a => coefficient_mem_array_0_3_port, b => n39_port, outb => n109); U166 : inv port map( inb => coefficient_mem_array_1_3_port, outb => n93_port ); U167 : oai12 port map( b => n39_port, c => n94_port, a => n110, outb => n144 ); U168 : nand2 port map( a => coefficient_mem_array_0_2_port, b => n39_port, outb => n110); U169 : inv port map( inb => coefficient_mem_array_1_2_port, outb => n94_port ); U170 : oai12 port map( b => n39_port, c => n95_port, a => n111, outb => n140 ); U171 : nand2 port map( a => coefficient_mem_array_0_1_port, b => n39_port, outb => n111); U172 : inv port map( inb => coefficient_mem_array_1_1_port, outb => n95_port ); U173 : oai12 port map( b => n39_port, c => n96_port, a => n112, outb => n196 ); U174 : nand2 port map( a => coefficient_mem_array_0_15_port, b => n39_port, outb => n112); U175 : inv port map( inb => coefficient_mem_array_1_15_port, outb => n96_port); U176 : oai12 port map( b => n39_port, c => n97_port, a => n113, outb => n192 ); U177 : nand2 port map( a => coefficient_mem_array_0_14_port, b => n39_port, outb => n113); U178 : inv port map( inb => coefficient_mem_array_1_14_port, outb => n97_port); U179 : oai12 port map( b => n39_port, c => n98_port, a => n114, outb => n188 ); U180 : nand2 port map( a => coefficient_mem_array_0_13_port, b => n39_port, outb => n114); U181 : inv port map( inb => coefficient_mem_array_1_13_port, outb => n98_port); U182 : oai12 port map( b => n39_port, c => n99_port, a => n115, outb => n184 ); U183 : nand2 port map( a => coefficient_mem_array_0_12_port, b => n39_port, outb => n115); U184 : inv port map( inb => coefficient_mem_array_1_12_port, outb => n99_port); U185 : oai12 port map( b => n39_port, c => n100_port, a => n116, outb => n180); U186 : nand2 port map( a => coefficient_mem_array_0_11_port, b => n39_port, outb => n116); U187 : inv port map( inb => coefficient_mem_array_1_11_port, outb => n100_port); U188 : oai12 port map( b => n39_port, c => n101_port, a => n117, outb => n176); U189 : nand2 port map( a => coefficient_mem_array_0_10_port, b => n39_port, outb => n117); U190 : inv port map( inb => coefficient_mem_array_1_10_port, outb => n101_port); U191 : oai12 port map( b => n39_port, c => n102_port, a => n118, outb => n200); U192 : nand2 port map( a => coefficient_mem_array_0_0_port, b => n39_port, outb => n118); U193 : inv port map( inb => coefficient_mem_array_1_0_port, outb => n102_port); U194 : xor2 port map( a => n119, b => n120, outb => n204); U195 : nand2 port map( a => coeff_cnt_0_port, b => n38_port, outb => n120); U196 : inv port map( inb => coeff_cnt_1_port, outb => n119); U197 : inv port map( inb => rst, outb => n121); U198 : xor2 port map( a => coeff_cnt_0_port, b => n38_port, outb => n206); U199 : inv port map( inb => n39_port, outb => n38_port); U200 : nand2 port map( a => valid_h_in, b => ready_h_out_port, outb => n39_port); U201 : inv port map( inb => n207, outb => y_data_out(9)); U202 : nand2 port map( a => valid_out_port, b => adder_mem_array_0_9_port, outb => n207); U203 : inv port map( inb => n208, outb => y_data_out(8)); U204 : nand2 port map( a => adder_mem_array_0_8_port, b => valid_out_port, outb => n208); U205 : inv port map( inb => n209, outb => y_data_out(7)); U206 : nand2 port map( a => adder_mem_array_0_7_port, b => valid_out_port, outb => n209); U207 : inv port map( inb => n210, outb => y_data_out(6)); U208 : nand2 port map( a => adder_mem_array_0_6_port, b => valid_out_port, outb => n210); U209 : inv port map( inb => n211, outb => y_data_out(5)); U210 : nand2 port map( a => adder_mem_array_0_5_port, b => valid_out_port, outb => n211); U211 : inv port map( inb => n212, outb => y_data_out(4)); U212 : nand2 port map( a => adder_mem_array_0_4_port, b => valid_out_port, outb => n212); U213 : inv port map( inb => n213, outb => y_data_out(3)); U214 : nand2 port map( a => adder_mem_array_0_3_port, b => valid_out_port, outb => n213); U215 : inv port map( inb => n214, outb => y_data_out(32)); U216 : nand2 port map( a => adder_mem_array_0_32_port, b => valid_out_port, outb => n214); U217 : inv port map( inb => n215, outb => y_data_out(31)); U218 : nand2 port map( a => adder_mem_array_0_31_port, b => valid_out_port, outb => n215); U219 : inv port map( inb => n216, outb => y_data_out(30)); U220 : nand2 port map( a => adder_mem_array_0_30_port, b => valid_out_port, outb => n216); U221 : inv port map( inb => n217, outb => y_data_out(2)); U222 : nand2 port map( a => adder_mem_array_0_2_port, b => valid_out_port, outb => n217); U223 : inv port map( inb => n218, outb => y_data_out(29)); U224 : nand2 port map( a => adder_mem_array_0_29_port, b => valid_out_port, outb => n218); U225 : inv port map( inb => n219, outb => y_data_out(28)); U226 : nand2 port map( a => adder_mem_array_0_28_port, b => valid_out_port, outb => n219); U227 : inv port map( inb => n220, outb => y_data_out(27)); U228 : nand2 port map( a => adder_mem_array_0_27_port, b => valid_out_port, outb => n220); U229 : inv port map( inb => n221, outb => y_data_out(26)); U230 : nand2 port map( a => adder_mem_array_0_26_port, b => valid_out_port, outb => n221); U231 : inv port map( inb => n222, outb => y_data_out(25)); U232 : nand2 port map( a => adder_mem_array_0_25_port, b => valid_out_port, outb => n222); U233 : inv port map( inb => n223, outb => y_data_out(24)); U234 : nand2 port map( a => adder_mem_array_0_24_port, b => valid_out_port, outb => n223); U235 : inv port map( inb => n224, outb => y_data_out(23)); U236 : nand2 port map( a => adder_mem_array_0_23_port, b => valid_out_port, outb => n224); U237 : inv port map( inb => n225, outb => y_data_out(22)); U238 : nand2 port map( a => adder_mem_array_0_22_port, b => valid_out_port, outb => n225); U239 : inv port map( inb => n226, outb => y_data_out(21)); U240 : nand2 port map( a => adder_mem_array_0_21_port, b => valid_out_port, outb => n226); U241 : inv port map( inb => n227, outb => y_data_out(20)); U242 : nand2 port map( a => adder_mem_array_0_20_port, b => valid_out_port, outb => n227); U243 : inv port map( inb => n228, outb => y_data_out(1)); U244 : nand2 port map( a => adder_mem_array_0_1_port, b => valid_out_port, outb => n228); U245 : inv port map( inb => n229, outb => y_data_out(19)); U246 : nand2 port map( a => adder_mem_array_0_19_port, b => valid_out_port, outb => n229); U247 : inv port map( inb => n230, outb => y_data_out(18)); U248 : nand2 port map( a => adder_mem_array_0_18_port, b => valid_out_port, outb => n230); U249 : inv port map( inb => n231, outb => y_data_out(17)); U250 : nand2 port map( a => adder_mem_array_0_17_port, b => valid_out_port, outb => n231); U251 : inv port map( inb => n232, outb => y_data_out(16)); U252 : nand2 port map( a => adder_mem_array_0_16_port, b => valid_out_port, outb => n232); U253 : inv port map( inb => n233, outb => y_data_out(15)); U254 : nand2 port map( a => adder_mem_array_0_15_port, b => valid_out_port, outb => n233); U255 : inv port map( inb => n234, outb => y_data_out(14)); U256 : nand2 port map( a => adder_mem_array_0_14_port, b => valid_out_port, outb => n234); U257 : inv port map( inb => n235, outb => y_data_out(13)); U258 : nand2 port map( a => adder_mem_array_0_13_port, b => valid_out_port, outb => n235); U259 : inv port map( inb => n236, outb => y_data_out(12)); U260 : nand2 port map( a => adder_mem_array_0_12_port, b => valid_out_port, outb => n236); U261 : inv port map( inb => n237, outb => y_data_out(11)); U262 : nand2 port map( a => adder_mem_array_0_11_port, b => valid_out_port, outb => n237); U263 : inv port map( inb => n238, outb => y_data_out(10)); U264 : nand2 port map( a => adder_mem_array_0_10_port, b => valid_out_port, outb => n238); U265 : inv port map( inb => n239, outb => y_data_out(0)); U266 : nand2 port map( a => adder_mem_array_0_0_port, b => valid_out_port, outb => n239); mult_125_G3_FS_1_U6_1_1_3 : oai12 port map( b => n6032, c => n6033, a => n6034, outb => mult_125_G3_FS_1_C_1_7_0_port); mult_125_G3_FS_1_U6_1_1_2 : oai12 port map( b => n6029, c => n6030, a => n6031, outb => mult_125_G3_FS_1_C_1_6_0_port); mult_125_G3_FS_1_U6_1_1_1 : oai12 port map( b => n6026, c => n6027, a => n6028, outb => mult_125_G3_FS_1_C_1_5_0_port); mult_125_G3_FS_1_U6_0_7_1 : oai12 port map( b => n6023, c => n6024, a => mult_125_G3_FS_1_G_n_int_0_7_0_port, outb => mult_125_G3_FS_1_C_1_7_1_port); mult_125_G3_FS_1_U3_C_0_7_1 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_7_1_port, b => mult_125_G3_FS_1_C_1_7_1_port, outb => multiplier_sigs_2_31_port); mult_125_G3_FS_1_U3_B_0_7_1 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_7_1_port, b => mult_125_G3_FS_1_P_0_7_1_port, outb => n6022); mult_125_G3_FS_1_U2_0_7_1 : nand2 port map( a => mult_125_G3_A1_29_port, b => mult_125_G3_A2_29_port, outb => mult_125_G3_FS_1_G_n_int_0_7_1_port); mult_125_G3_FS_1_U1_0_7_1 : nand2 port map( a => n6020, b => n6021, outb => mult_125_G3_FS_1_P_0_7_1_port); mult_125_G3_FS_1_U3_C_0_7_0 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_7_0_port, b => mult_125_G3_FS_1_C_1_7_0_port, outb => multiplier_sigs_2_30_port); mult_125_G3_FS_1_U3_B_0_7_0 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_7_0_port, b => mult_125_G3_FS_1_TEMP_P_0_7_0_port, outb => n6019); mult_125_G3_FS_1_U2_0_7_0 : nand2 port map( a => mult_125_G3_A1_28_port, b => mult_125_G3_A2_28_port, outb => mult_125_G3_FS_1_G_n_int_0_7_0_port); mult_125_G3_FS_1_U1_0_7_0 : nand2 port map( a => n6017, b => n6018, outb => mult_125_G3_FS_1_TEMP_P_0_7_0_port); mult_125_G3_FS_1_U6_0_6_3 : oai12 port map( b => n6015, c => n6016, a => mult_125_G3_FS_1_G_n_int_0_6_2_port, outb => mult_125_G3_FS_1_C_1_6_3_port); mult_125_G3_FS_1_U5_0_6_3 : oai12 port map( b => n6013, c => n6014, a => mult_125_G3_FS_1_G_n_int_0_6_3_port, outb => mult_125_G3_FS_1_G_1_1_2_port); mult_125_G3_FS_1_U4_0_6_3 : nand2 port map( a => mult_125_G3_FS_1_TEMP_P_0_6_2_port, b => mult_125_G3_FS_1_P_0_6_3_port, outb => n6033); mult_125_G3_FS_1_U3_C_0_6_3 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_6_3_port, b => mult_125_G3_FS_1_C_1_6_3_port, outb => multiplier_sigs_2_29_port); mult_125_G3_FS_1_U3_B_0_6_3 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_6_3_port, b => mult_125_G3_FS_1_P_0_6_3_port, outb => n6012); mult_125_G3_FS_1_U2_0_6_3 : nand2 port map( a => mult_125_G3_A1_27_port, b => mult_125_G3_A2_27_port, outb => mult_125_G3_FS_1_G_n_int_0_6_3_port); mult_125_G3_FS_1_U1_0_6_3 : nand2 port map( a => n6010, b => n6011, outb => mult_125_G3_FS_1_P_0_6_3_port); mult_125_G3_FS_1_U6_0_6_2 : oai12 port map( b => n6008, c => n6009, a => mult_125_G3_FS_1_G_n_int_0_6_1_port, outb => mult_125_G3_FS_1_C_1_6_2_port); mult_125_G3_FS_1_U5_0_6_2 : oai12 port map( b => n6007, c => n6016, a => mult_125_G3_FS_1_G_n_int_0_6_2_port, outb => mult_125_G3_FS_1_TEMP_G_0_6_2_port); mult_125_G3_FS_1_U4_0_6_2 : nand2 port map( a => mult_125_G3_FS_1_TEMP_P_0_6_1_port, b => mult_125_G3_FS_1_P_0_6_2_port, outb => n6006); mult_125_G3_FS_1_U3_C_0_6_2 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_6_2_port, b => mult_125_G3_FS_1_C_1_6_2_port, outb => multiplier_sigs_2_28_port); mult_125_G3_FS_1_U3_B_0_6_2 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_6_2_port, b => mult_125_G3_FS_1_P_0_6_2_port, outb => n6005); mult_125_G3_FS_1_U2_0_6_2 : nand2 port map( a => mult_125_G3_A1_26_port, b => mult_125_G3_A2_26_port, outb => mult_125_G3_FS_1_G_n_int_0_6_2_port); mult_125_G3_FS_1_U1_0_6_2 : nand2 port map( a => n6003, b => n6004, outb => mult_125_G3_FS_1_P_0_6_2_port); mult_125_G3_FS_1_U6_0_6_1 : oai12 port map( b => n6032, c => n6002, a => mult_125_G3_FS_1_G_n_int_0_6_0_port, outb => mult_125_G3_FS_1_C_1_6_1_port); mult_125_G3_FS_1_U5_0_6_1 : oai12 port map( b => mult_125_G3_FS_1_G_n_int_0_6_0_port, c => n6009, a => mult_125_G3_FS_1_G_n_int_0_6_1_port, outb => mult_125_G3_FS_1_TEMP_G_0_6_1_port); mult_125_G3_FS_1_U4_0_6_1 : nand2 port map( a => mult_125_G3_FS_1_TEMP_P_0_6_0_port, b => mult_125_G3_FS_1_P_0_6_1_port, outb => n6001); mult_125_G3_FS_1_U3_C_0_6_1 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_6_1_port, b => mult_125_G3_FS_1_C_1_6_1_port, outb => multiplier_sigs_2_27_port); mult_125_G3_FS_1_U3_B_0_6_1 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_6_1_port, b => mult_125_G3_FS_1_P_0_6_1_port, outb => n6000); mult_125_G3_FS_1_U2_0_6_1 : nand2 port map( a => mult_125_G3_A1_25_port, b => mult_125_G3_A2_25_port, outb => mult_125_G3_FS_1_G_n_int_0_6_1_port); mult_125_G3_FS_1_U1_0_6_1 : nand2 port map( a => n5998, b => n5999, outb => mult_125_G3_FS_1_P_0_6_1_port); mult_125_G3_FS_1_U3_C_0_6_0 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_6_0_port, b => mult_125_G3_FS_1_C_1_6_0_port, outb => multiplier_sigs_2_26_port); mult_125_G3_FS_1_U3_B_0_6_0 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_6_0_port, b => mult_125_G3_FS_1_TEMP_P_0_6_0_port, outb => n5997); mult_125_G3_FS_1_U2_0_6_0 : nand2 port map( a => mult_125_G3_A1_24_port, b => mult_125_G3_A2_24_port, outb => mult_125_G3_FS_1_G_n_int_0_6_0_port); mult_125_G3_FS_1_U1_0_6_0 : nand2 port map( a => n5995, b => n5996, outb => mult_125_G3_FS_1_TEMP_P_0_6_0_port); mult_125_G3_FS_1_U6_0_5_3 : oai12 port map( b => n5993, c => n5994, a => mult_125_G3_FS_1_G_n_int_0_5_2_port, outb => mult_125_G3_FS_1_C_1_5_3_port); mult_125_G3_FS_1_U5_0_5_3 : oai12 port map( b => n5991, c => n5992, a => mult_125_G3_FS_1_G_n_int_0_5_3_port, outb => mult_125_G3_FS_1_G_1_1_1_port); mult_125_G3_FS_1_U4_0_5_3 : nand2 port map( a => mult_125_G3_FS_1_TEMP_P_0_5_2_port, b => mult_125_G3_FS_1_P_0_5_3_port, outb => n6030); mult_125_G3_FS_1_U3_C_0_5_3 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_5_3_port, b => mult_125_G3_FS_1_C_1_5_3_port, outb => multiplier_sigs_2_25_port); mult_125_G3_FS_1_U3_B_0_5_3 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_5_3_port, b => mult_125_G3_FS_1_P_0_5_3_port, outb => n5990); mult_125_G3_FS_1_U2_0_5_3 : nand2 port map( a => mult_125_G3_A1_23_port, b => mult_125_G3_A2_23_port, outb => mult_125_G3_FS_1_G_n_int_0_5_3_port); mult_125_G3_FS_1_U1_0_5_3 : nand2 port map( a => n5988, b => n5989, outb => mult_125_G3_FS_1_P_0_5_3_port); mult_125_G3_FS_1_U6_0_5_2 : oai12 port map( b => n5986, c => n5987, a => mult_125_G3_FS_1_G_n_int_0_5_1_port, outb => mult_125_G3_FS_1_C_1_5_2_port); mult_125_G3_FS_1_U5_0_5_2 : oai12 port map( b => n5985, c => n5994, a => mult_125_G3_FS_1_G_n_int_0_5_2_port, outb => mult_125_G3_FS_1_TEMP_G_0_5_2_port); mult_125_G3_FS_1_U4_0_5_2 : nand2 port map( a => mult_125_G3_FS_1_TEMP_P_0_5_1_port, b => mult_125_G3_FS_1_P_0_5_2_port, outb => n5984); mult_125_G3_FS_1_U3_C_0_5_2 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_5_2_port, b => mult_125_G3_FS_1_C_1_5_2_port, outb => multiplier_sigs_2_24_port); mult_125_G3_FS_1_U3_B_0_5_2 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_5_2_port, b => mult_125_G3_FS_1_P_0_5_2_port, outb => n5983); mult_125_G3_FS_1_U2_0_5_2 : nand2 port map( a => mult_125_G3_A1_22_port, b => mult_125_G3_A2_22_port, outb => mult_125_G3_FS_1_G_n_int_0_5_2_port); mult_125_G3_FS_1_U1_0_5_2 : nand2 port map( a => n5981, b => n5982, outb => mult_125_G3_FS_1_P_0_5_2_port); mult_125_G3_FS_1_U6_0_5_1 : oai12 port map( b => n6029, c => n5980, a => mult_125_G3_FS_1_G_n_int_0_5_0_port, outb => mult_125_G3_FS_1_C_1_5_1_port); mult_125_G3_FS_1_U5_0_5_1 : oai12 port map( b => mult_125_G3_FS_1_G_n_int_0_5_0_port, c => n5987, a => mult_125_G3_FS_1_G_n_int_0_5_1_port, outb => mult_125_G3_FS_1_TEMP_G_0_5_1_port); mult_125_G3_FS_1_U4_0_5_1 : nand2 port map( a => mult_125_G3_FS_1_TEMP_P_0_5_0_port, b => mult_125_G3_FS_1_P_0_5_1_port, outb => n5979); mult_125_G3_FS_1_U3_C_0_5_1 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_5_1_port, b => mult_125_G3_FS_1_C_1_5_1_port, outb => multiplier_sigs_2_23_port); mult_125_G3_FS_1_U3_B_0_5_1 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_5_1_port, b => mult_125_G3_FS_1_P_0_5_1_port, outb => n5978); mult_125_G3_FS_1_U2_0_5_1 : nand2 port map( a => mult_125_G3_A1_21_port, b => mult_125_G3_A2_21_port, outb => mult_125_G3_FS_1_G_n_int_0_5_1_port); mult_125_G3_FS_1_U1_0_5_1 : nand2 port map( a => n5976, b => n5977, outb => mult_125_G3_FS_1_P_0_5_1_port); mult_125_G3_FS_1_U3_C_0_5_0 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_5_0_port, b => mult_125_G3_FS_1_C_1_5_0_port, outb => multiplier_sigs_2_22_port); mult_125_G3_FS_1_U3_B_0_5_0 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_5_0_port, b => mult_125_G3_FS_1_TEMP_P_0_5_0_port, outb => n5975); mult_125_G3_FS_1_U2_0_5_0 : nand2 port map( a => mult_125_G3_A1_20_port, b => mult_125_G3_A2_20_port, outb => mult_125_G3_FS_1_G_n_int_0_5_0_port); mult_125_G3_FS_1_U1_0_5_0 : nand2 port map( a => n5973, b => n5974, outb => mult_125_G3_FS_1_TEMP_P_0_5_0_port); mult_125_G3_FS_1_U6_0_4_3 : oai12 port map( b => n5971, c => n5972, a => mult_125_G3_FS_1_G_n_int_0_4_2_port, outb => mult_125_G3_FS_1_C_1_4_3_port); mult_125_G3_FS_1_U5_0_4_3 : oai12 port map( b => n5969, c => n5970, a => mult_125_G3_FS_1_G_n_int_0_4_3_port, outb => mult_125_G3_FS_1_G_1_1_0_port); mult_125_G3_FS_1_U4_0_4_3 : nand2 port map( a => mult_125_G3_FS_1_TEMP_P_0_4_2_port, b => mult_125_G3_FS_1_P_0_4_3_port, outb => n6027); mult_125_G3_FS_1_U3_C_0_4_3 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_4_3_port, b => mult_125_G3_FS_1_C_1_4_3_port, outb => multiplier_sigs_2_21_port); mult_125_G3_FS_1_U3_B_0_4_3 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_4_3_port, b => mult_125_G3_FS_1_P_0_4_3_port, outb => n5968); mult_125_G3_FS_1_U2_0_4_3 : nand2 port map( a => mult_125_G3_A1_19_port, b => mult_125_G3_A2_19_port, outb => mult_125_G3_FS_1_G_n_int_0_4_3_port); mult_125_G3_FS_1_U1_0_4_3 : nand2 port map( a => n5966, b => n5967, outb => mult_125_G3_FS_1_P_0_4_3_port); mult_125_G3_FS_1_U6_0_4_2 : oai12 port map( b => n5964, c => n5965, a => mult_125_G3_FS_1_G_n_int_0_4_1_port, outb => mult_125_G3_FS_1_C_1_4_2_port); mult_125_G3_FS_1_U5_0_4_2 : oai12 port map( b => n5963, c => n5972, a => mult_125_G3_FS_1_G_n_int_0_4_2_port, outb => mult_125_G3_FS_1_TEMP_G_0_4_2_port); mult_125_G3_FS_1_U4_0_4_2 : nand2 port map( a => mult_125_G3_FS_1_TEMP_P_0_4_1_port, b => mult_125_G3_FS_1_P_0_4_2_port, outb => n5962); mult_125_G3_FS_1_U3_C_0_4_2 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_4_2_port, b => mult_125_G3_FS_1_C_1_4_2_port, outb => multiplier_sigs_2_20_port); mult_125_G3_FS_1_U3_B_0_4_2 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_4_2_port, b => mult_125_G3_FS_1_P_0_4_2_port, outb => n5961); mult_125_G3_FS_1_U2_0_4_2 : nand2 port map( a => mult_125_G3_A1_18_port, b => mult_125_G3_A2_18_port, outb => mult_125_G3_FS_1_G_n_int_0_4_2_port); mult_125_G3_FS_1_U1_0_4_2 : nand2 port map( a => n5959, b => n5960, outb => mult_125_G3_FS_1_P_0_4_2_port); mult_125_G3_FS_1_U6_0_4_1 : oai12 port map( b => n6026, c => n5958, a => mult_125_G3_FS_1_G_n_int_0_4_0_port, outb => mult_125_G3_FS_1_C_1_4_1_port); mult_125_G3_FS_1_U5_0_4_1 : oai12 port map( b => mult_125_G3_FS_1_G_n_int_0_4_0_port, c => n5965, a => mult_125_G3_FS_1_G_n_int_0_4_1_port, outb => mult_125_G3_FS_1_TEMP_G_0_4_1_port); mult_125_G3_FS_1_U4_0_4_1 : nand2 port map( a => mult_125_G3_FS_1_TEMP_P_0_4_0_port, b => mult_125_G3_FS_1_P_0_4_1_port, outb => n5957); mult_125_G3_FS_1_U3_C_0_4_1 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_4_1_port, b => mult_125_G3_FS_1_C_1_4_1_port, outb => multiplier_sigs_2_19_port); mult_125_G3_FS_1_U3_B_0_4_1 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_4_1_port, b => mult_125_G3_FS_1_P_0_4_1_port, outb => n5956); mult_125_G3_FS_1_U2_0_4_1 : nand2 port map( a => mult_125_G3_A1_17_port, b => mult_125_G3_A2_17_port, outb => mult_125_G3_FS_1_G_n_int_0_4_1_port); mult_125_G3_FS_1_U1_0_4_1 : nand2 port map( a => n5954, b => n5955, outb => mult_125_G3_FS_1_P_0_4_1_port); mult_125_G3_FS_1_U3_C_0_4_0 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_4_0_port, b => mult_125_G3_FS_1_C_1_4_0_port, outb => multiplier_sigs_2_18_port); mult_125_G3_FS_1_U3_B_0_4_0 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_4_0_port, b => mult_125_G3_FS_1_TEMP_P_0_4_0_port, outb => n5953); mult_125_G3_FS_1_U2_0_4_0 : nand2 port map( a => mult_125_G3_A1_16_port, b => mult_125_G3_A2_16_port, outb => mult_125_G3_FS_1_G_n_int_0_4_0_port); mult_125_G3_FS_1_U1_0_4_0 : nand2 port map( a => n5951, b => n5952, outb => mult_125_G3_FS_1_TEMP_P_0_4_0_port); mult_125_G3_FS_1_U5_0_3_3 : oai12 port map( b => n5949, c => n5950, a => mult_125_G3_FS_1_G_n_int_0_3_3_port, outb => mult_125_G3_FS_1_G_1_0_3_port); mult_125_G3_FS_1_U3_C_0_3_3 : xor2 port map( a => mult_125_G3_FS_1_PG_int_0_3_3_port, b => mult_125_G3_FS_1_C_1_3_3_port, outb => multiplier_sigs_2_17_port); mult_125_G3_FS_1_U3_B_0_3_3 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_3_3_port, b => mult_125_G3_FS_1_P_0_3_3_port, outb => n5948); mult_125_G3_FS_1_U2_0_3_3 : nand2 port map( a => mult_125_G3_A1_15_port, b => mult_125_G3_A2_15_port, outb => mult_125_G3_FS_1_G_n_int_0_3_3_port); mult_125_G3_FS_1_U1_0_3_3 : nand2 port map( a => n5946, b => n5947, outb => mult_125_G3_FS_1_P_0_3_3_port); mult_125_G3_FS_1_U3_B_0_3_2 : nand2 port map( a => mult_125_G3_FS_1_G_n_int_0_3_2_port, b => mult_125_G3_FS_1_P_0_3_2_port, outb => n5945); mult_125_G3_FS_1_U2_0_3_2 : nand2 port map( a => mult_125_G3_A1_14_port, b => mult_125_G3_A2_14_port, outb => mult_125_G3_FS_1_G_n_int_0_3_2_port); mult_125_G3_FS_1_U1_0_3_2 : nand2 port map( a => n5943, b => n5944, outb => mult_125_G3_FS_1_P_0_3_2_port); mult_125_G3_AN1_15 : inv port map( inb => coefficient_mem_array_2_15_port, outb => mult_125_G3_A_not_15_port); mult_125_G3_AN1_14 : inv port map( inb => coefficient_mem_array_2_14_port, outb => mult_125_G3_A_not_14_port); mult_125_G3_AN1_13 : inv port map( inb => coefficient_mem_array_2_13_port, outb => mult_125_G3_A_not_13_port); mult_125_G3_AN1_12 : inv port map( inb => coefficient_mem_array_2_12_port, outb => mult_125_G3_A_not_12_port); mult_125_G3_AN1_11 : inv port map( inb => coefficient_mem_array_2_11_port, outb => mult_125_G3_A_not_11_port); mult_125_G3_AN1_10 : inv port map( inb => coefficient_mem_array_2_10_port, outb => mult_125_G3_A_not_10_port); mult_125_G3_AN1_9 : inv port map( inb => coefficient_mem_array_2_9_port, outb => mult_125_G3_A_not_9_port); mult_125_G3_AN1_8 : inv port map( inb => coefficient_mem_array_2_8_port, outb => mult_125_G3_A_not_8_port); mult_125_G3_AN1_7 : inv port map( inb => coefficient_mem_array_2_7_port, outb => mult_125_G3_A_not_7_port); mult_125_G3_AN1_6 : inv port map( inb => coefficient_mem_array_2_6_port, outb => mult_125_G3_A_not_6_port); mult_125_G3_AN1_5 : inv port map( inb => coefficient_mem_array_2_5_port, outb => mult_125_G3_A_not_5_port); mult_125_G3_AN1_4 : inv port map( inb => coefficient_mem_array_2_4_port, outb => mult_125_G3_A_not_4_port); mult_125_G3_AN1_3 : inv port map( inb => coefficient_mem_array_2_3_port, outb => mult_125_G3_A_not_3_port); mult_125_G3_AN1_2 : inv port map( inb => coefficient_mem_array_2_2_port, outb => mult_125_G3_A_not_2_port); mult_125_G3_AN1_1 : inv port map( inb => coefficient_mem_array_2_1_port, outb => mult_125_G3_A_not_1_port); mult_125_G3_AN1_0 : inv port map( inb => coefficient_mem_array_2_0_port, outb => mult_125_G3_A_not_0_port); mult_125_G3_AN1_15_0 : inv port map( inb => input_sample_mem_15_port, outb => mult_125_G3_B_not_15_port); mult_125_G3_AN1_14_0 : inv port map( inb => input_sample_mem_14_port, outb => mult_125_G3_B_not_14_port); mult_125_G3_AN1_13_0 : inv port map( inb => input_sample_mem_13_port, outb => mult_125_G3_B_not_13_port); mult_125_G3_AN1_12_0 : inv port map( inb => input_sample_mem_12_port, outb => mult_125_G3_B_not_12_port); mult_125_G3_AN1_11_0 : inv port map( inb => input_sample_mem_11_port, outb => mult_125_G3_B_not_11_port); mult_125_G3_AN1_10_0 : inv port map( inb => input_sample_mem_10_port, outb => mult_125_G3_B_not_10_port); mult_125_G3_AN1_9_0 : inv port map( inb => input_sample_mem_9_port, outb => mult_125_G3_B_not_9_port); mult_125_G3_AN1_8_0 : inv port map( inb => input_sample_mem_8_port, outb => mult_125_G3_B_not_8_port); mult_125_G3_AN1_7_0 : inv port map( inb => input_sample_mem_7_port, outb => mult_125_G3_B_not_7_port); mult_125_G3_AN1_6_0 : inv port map( inb => input_sample_mem_6_port, outb => mult_125_G3_B_not_6_port); mult_125_G3_AN1_5_0 : inv port map( inb => input_sample_mem_5_port, outb => mult_125_G3_B_not_5_port); mult_125_G3_AN1_4_0 : inv port map( inb => input_sample_mem_4_port, outb => mult_125_G3_B_not_4_port); mult_125_G3_AN1_3_0 : inv port map( inb => input_sample_mem_3_port, outb => mult_125_G3_B_not_3_port); mult_125_G3_AN1_2_0 : inv port map( inb => input_sample_mem_2_port, outb => mult_125_G3_B_not_2_port); mult_125_G3_AN1_1_0 : inv port map( inb => input_sample_mem_1_port, outb => mult_125_G3_B_not_1_port); mult_125_G3_AN1_0_0 : inv port map( inb => input_sample_mem_0_port, outb => mult_125_G3_B_not_0_port); mult_125_G3_AN1_15_15 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_15_15_port); mult_125_G3_AN3_15_14 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_14_port, outb => mult_125_G3_ab_15_14_port); mult_125_G3_AN3_15_13 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_13_port, outb => mult_125_G3_ab_15_13_port); mult_125_G3_AN3_15_12 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_12_port, outb => mult_125_G3_ab_15_12_port); mult_125_G3_AN3_15_11 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_11_port, outb => mult_125_G3_ab_15_11_port); mult_125_G3_AN3_15_10 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_10_port, outb => mult_125_G3_ab_15_10_port); mult_125_G3_AN3_15_9 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_9_port, outb => mult_125_G3_ab_15_9_port); mult_125_G3_AN3_15_8 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_8_port, outb => mult_125_G3_ab_15_8_port); mult_125_G3_AN3_15_7 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_7_port, outb => mult_125_G3_ab_15_7_port); mult_125_G3_AN3_15_6 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_6_port, outb => mult_125_G3_ab_15_6_port); mult_125_G3_AN3_15_5 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_5_port, outb => mult_125_G3_ab_15_5_port); mult_125_G3_AN3_15_4 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_4_port, outb => mult_125_G3_ab_15_4_port); mult_125_G3_AN3_15_3 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_3_port, outb => mult_125_G3_ab_15_3_port); mult_125_G3_AN3_15_2 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_2_port, outb => mult_125_G3_ab_15_2_port); mult_125_G3_AN3_15_1 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_1_port, outb => mult_125_G3_ab_15_1_port); mult_125_G3_AN3_15_0 : nor2 port map( a => mult_125_G3_A_not_15_port, b => mult_125_G3_B_notx_0_port, outb => mult_125_G3_ab_15_0_port); mult_125_G3_AN2_14_15 : nor2 port map( a => mult_125_G3_A_notx_14_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_14_15_port); mult_125_G3_AN1_14_14 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_14_14_port); mult_125_G3_AN1_14_13 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_14_13_port); mult_125_G3_AN1_14_12 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_14_12_port); mult_125_G3_AN1_14_11 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_14_11_port); mult_125_G3_AN1_14_10 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_14_10_port); mult_125_G3_AN1_14_9 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_14_9_port); mult_125_G3_AN1_14_8 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_14_8_port); mult_125_G3_AN1_14_7 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_14_7_port); mult_125_G3_AN1_14_6 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_14_6_port); mult_125_G3_AN1_14_5 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_14_5_port); mult_125_G3_AN1_14_4 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_14_4_port); mult_125_G3_AN1_14_3 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_14_3_port); mult_125_G3_AN1_14_2 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_14_2_port); mult_125_G3_AN1_14_1 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_14_1_port); mult_125_G3_AN1_14_0_0 : nor2 port map( a => mult_125_G3_A_not_14_port, b => mult_125_G3_B_not_0_port, outb => mult_125_G3_ab_14_0_port); mult_125_G3_AN2_13_15 : nor2 port map( a => mult_125_G3_A_notx_13_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_13_15_port); mult_125_G3_AN1_13_14 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_13_14_port); mult_125_G3_AN1_13_13 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_13_13_port); mult_125_G3_AN1_13_12 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_13_12_port); mult_125_G3_AN1_13_11 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_13_11_port); mult_125_G3_AN1_13_10 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_13_10_port); mult_125_G3_AN1_13_9 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_13_9_port); mult_125_G3_AN1_13_8 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_13_8_port); mult_125_G3_AN1_13_7 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_13_7_port); mult_125_G3_AN1_13_6 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_13_6_port); mult_125_G3_AN1_13_5 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_13_5_port); mult_125_G3_AN1_13_4 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_13_4_port); mult_125_G3_AN1_13_3 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_13_3_port); mult_125_G3_AN1_13_2 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_13_2_port); mult_125_G3_AN1_13_1 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_13_1_port); mult_125_G3_AN1_13_0_0 : nor2 port map( a => mult_125_G3_A_not_13_port, b => mult_125_G3_B_not_0_port, outb => mult_125_G3_ab_13_0_port); mult_125_G3_AN2_12_15 : nor2 port map( a => mult_125_G3_A_notx_12_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_12_15_port); mult_125_G3_AN1_12_14 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_12_14_port); mult_125_G3_AN1_12_13 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_12_13_port); mult_125_G3_AN1_12_12 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_12_12_port); mult_125_G3_AN1_12_11 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_12_11_port); mult_125_G3_AN1_12_10 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_12_10_port); mult_125_G3_AN1_12_9 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_12_9_port); mult_125_G3_AN1_12_8 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_12_8_port); mult_125_G3_AN1_12_7 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_12_7_port); mult_125_G3_AN1_12_6 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_12_6_port); mult_125_G3_AN1_12_5 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_12_5_port); mult_125_G3_AN1_12_4 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_12_4_port); mult_125_G3_AN1_12_3 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_12_3_port); mult_125_G3_AN1_12_2 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_12_2_port); mult_125_G3_AN1_12_1 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_12_1_port); mult_125_G3_AN1_12_0_0 : nor2 port map( a => mult_125_G3_A_not_12_port, b => mult_125_G3_B_not_0_port, outb => mult_125_G3_ab_12_0_port); mult_125_G3_AN2_11_15 : nor2 port map( a => mult_125_G3_A_notx_11_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_11_15_port); mult_125_G3_AN1_11_14 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_11_14_port); mult_125_G3_AN1_11_13 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_11_13_port); mult_125_G3_AN1_11_12 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_11_12_port); mult_125_G3_AN1_11_11 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_11_11_port); mult_125_G3_AN1_11_10 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_11_10_port); mult_125_G3_AN1_11_9 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_11_9_port); mult_125_G3_AN1_11_8 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_11_8_port); mult_125_G3_AN1_11_7 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_11_7_port); mult_125_G3_AN1_11_6 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_11_6_port); mult_125_G3_AN1_11_5 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_11_5_port); mult_125_G3_AN1_11_4 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_11_4_port); mult_125_G3_AN1_11_3 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_11_3_port); mult_125_G3_AN1_11_2 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_11_2_port); mult_125_G3_AN1_11_1 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_11_1_port); mult_125_G3_AN1_11_0_0 : nor2 port map( a => mult_125_G3_A_not_11_port, b => mult_125_G3_B_not_0_port, outb => mult_125_G3_ab_11_0_port); mult_125_G3_AN2_10_15 : nor2 port map( a => mult_125_G3_A_notx_10_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_10_15_port); mult_125_G3_AN1_10_14 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_10_14_port); mult_125_G3_AN1_10_13 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_10_13_port); mult_125_G3_AN1_10_12 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_10_12_port); mult_125_G3_AN1_10_11 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_10_11_port); mult_125_G3_AN1_10_10 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_10_10_port); mult_125_G3_AN1_10_9 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_10_9_port); mult_125_G3_AN1_10_8 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_10_8_port); mult_125_G3_AN1_10_7 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_10_7_port); mult_125_G3_AN1_10_6 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_10_6_port); mult_125_G3_AN1_10_5 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_10_5_port); mult_125_G3_AN1_10_4 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_10_4_port); mult_125_G3_AN1_10_3 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_10_3_port); mult_125_G3_AN1_10_2 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_10_2_port); mult_125_G3_AN1_10_1 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_10_1_port); mult_125_G3_AN1_10_0_0 : nor2 port map( a => mult_125_G3_A_not_10_port, b => mult_125_G3_B_not_0_port, outb => mult_125_G3_ab_10_0_port); mult_125_G3_AN2_9_15 : nor2 port map( a => mult_125_G3_A_notx_9_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_9_15_port); mult_125_G3_AN1_9_14 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_9_14_port); mult_125_G3_AN1_9_13 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_9_13_port); mult_125_G3_AN1_9_12 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_9_12_port); mult_125_G3_AN1_9_11 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_9_11_port); mult_125_G3_AN1_9_10 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_9_10_port); mult_125_G3_AN1_9_9 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_9_9_port); mult_125_G3_AN1_9_8 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_9_8_port); mult_125_G3_AN1_9_7 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_9_7_port); mult_125_G3_AN1_9_6 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_9_6_port); mult_125_G3_AN1_9_5 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_9_5_port); mult_125_G3_AN1_9_4 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_9_4_port); mult_125_G3_AN1_9_3 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_9_3_port); mult_125_G3_AN1_9_2 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_9_2_port); mult_125_G3_AN1_9_1 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_9_1_port); mult_125_G3_AN1_9_0_0 : nor2 port map( a => mult_125_G3_A_not_9_port, b => mult_125_G3_B_not_0_port, outb => mult_125_G3_ab_9_0_port); mult_125_G3_AN2_8_15 : nor2 port map( a => mult_125_G3_A_notx_8_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_8_15_port); mult_125_G3_AN1_8_14 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_8_14_port); mult_125_G3_AN1_8_13 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_8_13_port); mult_125_G3_AN1_8_12 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_8_12_port); mult_125_G3_AN1_8_11 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_8_11_port); mult_125_G3_AN1_8_10 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_8_10_port); mult_125_G3_AN1_8_9 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_8_9_port); mult_125_G3_AN1_8_8 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_8_8_port); mult_125_G3_AN1_8_7 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_8_7_port); mult_125_G3_AN1_8_6 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_8_6_port); mult_125_G3_AN1_8_5 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_8_5_port); mult_125_G3_AN1_8_4 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_8_4_port); mult_125_G3_AN1_8_3 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_8_3_port); mult_125_G3_AN1_8_2 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_8_2_port); mult_125_G3_AN1_8_1 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_8_1_port); mult_125_G3_AN1_8_0_0 : nor2 port map( a => mult_125_G3_A_not_8_port, b => mult_125_G3_B_not_0_port, outb => mult_125_G3_ab_8_0_port); mult_125_G3_AN2_7_15 : nor2 port map( a => mult_125_G3_A_notx_7_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_7_15_port); mult_125_G3_AN1_7_14 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_7_14_port); mult_125_G3_AN1_7_13 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_7_13_port); mult_125_G3_AN1_7_12 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_7_12_port); mult_125_G3_AN1_7_11 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_7_11_port); mult_125_G3_AN1_7_10 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_7_10_port); mult_125_G3_AN1_7_9 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_7_9_port); mult_125_G3_AN1_7_8 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_7_8_port); mult_125_G3_AN1_7_7 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_7_7_port); mult_125_G3_AN1_7_6 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_7_6_port); mult_125_G3_AN1_7_5 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_7_5_port); mult_125_G3_AN1_7_4 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_7_4_port); mult_125_G3_AN1_7_3 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_7_3_port); mult_125_G3_AN1_7_2 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_7_2_port); mult_125_G3_AN1_7_1 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_7_1_port); mult_125_G3_AN1_7_0_0 : nor2 port map( a => mult_125_G3_A_not_7_port, b => mult_125_G3_B_not_0_port, outb => mult_125_G3_ab_7_0_port); mult_125_G3_AN2_6_15 : nor2 port map( a => mult_125_G3_A_notx_6_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_6_15_port); mult_125_G3_AN1_6_14 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_6_14_port); mult_125_G3_AN1_6_13 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_6_13_port); mult_125_G3_AN1_6_12 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_6_12_port); mult_125_G3_AN1_6_11 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_6_11_port); mult_125_G3_AN1_6_10 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_6_10_port); mult_125_G3_AN1_6_9 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_6_9_port); mult_125_G3_AN1_6_8 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_6_8_port); mult_125_G3_AN1_6_7 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_6_7_port); mult_125_G3_AN1_6_6 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_6_6_port); mult_125_G3_AN1_6_5 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_6_5_port); mult_125_G3_AN1_6_4 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_6_4_port); mult_125_G3_AN1_6_3 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_6_3_port); mult_125_G3_AN1_6_2 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_6_2_port); mult_125_G3_AN1_6_1 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_6_1_port); mult_125_G3_AN1_6_0_0 : nor2 port map( a => mult_125_G3_A_not_6_port, b => mult_125_G3_B_not_0_port, outb => mult_125_G3_ab_6_0_port); mult_125_G3_AN2_5_15 : nor2 port map( a => mult_125_G3_A_notx_5_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_5_15_port); mult_125_G3_AN1_5_14 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_5_14_port); mult_125_G3_AN1_5_13 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_5_13_port); mult_125_G3_AN1_5_12 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_5_12_port); mult_125_G3_AN1_5_11 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_5_11_port); mult_125_G3_AN1_5_10 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_5_10_port); mult_125_G3_AN1_5_9 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_5_9_port); mult_125_G3_AN1_5_8 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_5_8_port); mult_125_G3_AN1_5_7 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_5_7_port); mult_125_G3_AN1_5_6 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_5_6_port); mult_125_G3_AN1_5_5 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_5_5_port); mult_125_G3_AN1_5_4 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_5_4_port); mult_125_G3_AN1_5_3 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_5_3_port); mult_125_G3_AN1_5_2 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_5_2_port); mult_125_G3_AN1_5_1 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_5_1_port); mult_125_G3_AN1_5_0_0 : nor2 port map( a => mult_125_G3_A_not_5_port, b => mult_125_G3_B_not_0_port, outb => mult_125_G3_ab_5_0_port); mult_125_G3_AN2_4_15 : nor2 port map( a => mult_125_G3_A_notx_4_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_4_15_port); mult_125_G3_AN1_4_14 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_4_14_port); mult_125_G3_AN1_4_13 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_4_13_port); mult_125_G3_AN1_4_12 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_4_12_port); mult_125_G3_AN1_4_11 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_4_11_port); mult_125_G3_AN1_4_10 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_4_10_port); mult_125_G3_AN1_4_9 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_4_9_port); mult_125_G3_AN1_4_8 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_4_8_port); mult_125_G3_AN1_4_7 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_4_7_port); mult_125_G3_AN1_4_6 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_4_6_port); mult_125_G3_AN1_4_5 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_4_5_port); mult_125_G3_AN1_4_4 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_4_4_port); mult_125_G3_AN1_4_3 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_4_3_port); mult_125_G3_AN1_4_2 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_4_2_port); mult_125_G3_AN1_4_1 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_4_1_port); mult_125_G3_AN1_4_0_0 : nor2 port map( a => mult_125_G3_A_not_4_port, b => mult_125_G3_B_not_0_port, outb => mult_125_G3_ab_4_0_port); mult_125_G3_AN2_3_15 : nor2 port map( a => mult_125_G3_A_notx_3_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_3_15_port); mult_125_G3_AN1_3_14 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_3_14_port); mult_125_G3_AN1_3_13 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_3_13_port); mult_125_G3_AN1_3_12 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_3_12_port); mult_125_G3_AN1_3_11 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_3_11_port); mult_125_G3_AN1_3_10 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_3_10_port); mult_125_G3_AN1_3_9 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_3_9_port); mult_125_G3_AN1_3_8 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_3_8_port); mult_125_G3_AN1_3_7 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_3_7_port); mult_125_G3_AN1_3_6 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_3_6_port); mult_125_G3_AN1_3_5 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_3_5_port); mult_125_G3_AN1_3_4 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_3_4_port); mult_125_G3_AN1_3_3 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_3_3_port); mult_125_G3_AN1_3_2 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_3_2_port); mult_125_G3_AN1_3_1 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_3_1_port); mult_125_G3_AN1_3_0_0 : nor2 port map( a => mult_125_G3_A_not_3_port, b => mult_125_G3_B_not_0_port, outb => mult_125_G3_ab_3_0_port); mult_125_G3_AN2_2_15 : nor2 port map( a => mult_125_G3_A_notx_2_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_2_15_port); mult_125_G3_AN1_2_14 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_2_14_port); mult_125_G3_AN1_2_13 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_2_13_port); mult_125_G3_AN1_2_12 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_2_12_port); mult_125_G3_AN1_2_11 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_2_11_port); mult_125_G3_AN1_2_10 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_2_10_port); mult_125_G3_AN1_2_9 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_2_9_port); mult_125_G3_AN1_2_8 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_2_8_port); mult_125_G3_AN1_2_7 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_2_7_port); mult_125_G3_AN1_2_6 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_2_6_port); mult_125_G3_AN1_2_5 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_2_5_port); mult_125_G3_AN1_2_4 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_2_4_port); mult_125_G3_AN1_2_3 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_2_3_port); mult_125_G3_AN1_2_2 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_2_2_port); mult_125_G3_AN1_2_1 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_2_1_port); mult_125_G3_AN1_2_0_0 : nor2 port map( a => mult_125_G3_A_not_2_port, b => mult_125_G3_B_not_0_port, outb => mult_125_G3_ab_2_0_port); mult_125_G3_AN2_1_15 : nor2 port map( a => mult_125_G3_A_notx_1_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_1_15_port); mult_125_G3_AN1_1_14 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_1_14_port); mult_125_G3_AN1_1_13 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_1_13_port); mult_125_G3_AN1_1_12 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_1_12_port); mult_125_G3_AN1_1_11 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_1_11_port); mult_125_G3_AN1_1_10 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_1_10_port); mult_125_G3_AN1_1_9 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_1_9_port); mult_125_G3_AN1_1_8 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_1_8_port); mult_125_G3_AN1_1_7 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_1_7_port); mult_125_G3_AN1_1_6 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_1_6_port); mult_125_G3_AN1_1_5 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_1_5_port); mult_125_G3_AN1_1_4 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_1_4_port); mult_125_G3_AN1_1_3 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_1_3_port); mult_125_G3_AN1_1_2 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_1_2_port); mult_125_G3_AN1_1_1 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_1_1_port); mult_125_G3_AN1_1_0_0 : nor2 port map( a => mult_125_G3_A_not_1_port, b => mult_125_G3_B_not_0_port, outb => mult_125_G3_ab_1_0_port); mult_125_G3_AN2_0_15 : nor2 port map( a => mult_125_G3_A_notx_0_port, b => mult_125_G3_B_not_15_port, outb => mult_125_G3_ab_0_15_port); mult_125_G3_AN1_0_14 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_14_port, outb => mult_125_G3_ab_0_14_port); mult_125_G3_AN1_0_13 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_13_port, outb => mult_125_G3_ab_0_13_port); mult_125_G3_AN1_0_12 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_12_port, outb => mult_125_G3_ab_0_12_port); mult_125_G3_AN1_0_11 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_11_port, outb => mult_125_G3_ab_0_11_port); mult_125_G3_AN1_0_10 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_10_port, outb => mult_125_G3_ab_0_10_port); mult_125_G3_AN1_0_9 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_9_port, outb => mult_125_G3_ab_0_9_port); mult_125_G3_AN1_0_8 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_8_port, outb => mult_125_G3_ab_0_8_port); mult_125_G3_AN1_0_7 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_7_port, outb => mult_125_G3_ab_0_7_port); mult_125_G3_AN1_0_6 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_6_port, outb => mult_125_G3_ab_0_6_port); mult_125_G3_AN1_0_5 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_5_port, outb => mult_125_G3_ab_0_5_port); mult_125_G3_AN1_0_4 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_4_port, outb => mult_125_G3_ab_0_4_port); mult_125_G3_AN1_0_3 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_3_port, outb => mult_125_G3_ab_0_3_port); mult_125_G3_AN1_0_2 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_2_port, outb => mult_125_G3_ab_0_2_port); mult_125_G3_AN1_0_1 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_1_port, outb => mult_125_G3_ab_0_1_port); mult_125_G3_AN1_0_0_0 : nor2 port map( a => mult_125_G3_A_not_0_port, b => mult_125_G3_B_not_0_port, outb => multiplier_sigs_2_0_port); mult_125_G2_FS_1_U6_1_1_3 : oai12 port map( b => n5907, c => n5908, a => n5909, outb => mult_125_G2_FS_1_C_1_7_0_port); mult_125_G2_FS_1_U6_1_1_2 : oai12 port map( b => n5904, c => n5905, a => n5906, outb => mult_125_G2_FS_1_C_1_6_0_port); mult_125_G2_FS_1_U6_1_1_1 : oai12 port map( b => n5901, c => n5902, a => n5903, outb => mult_125_G2_FS_1_C_1_5_0_port); mult_125_G2_FS_1_U6_0_7_1 : oai12 port map( b => n5898, c => n5899, a => mult_125_G2_FS_1_G_n_int_0_7_0_port, outb => mult_125_G2_FS_1_C_1_7_1_port); mult_125_G2_FS_1_U3_C_0_7_1 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_7_1_port, b => mult_125_G2_FS_1_C_1_7_1_port, outb => multiplier_sigs_1_31_port); mult_125_G2_FS_1_U3_B_0_7_1 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_7_1_port, b => mult_125_G2_FS_1_P_0_7_1_port, outb => n5897); mult_125_G2_FS_1_U2_0_7_1 : nand2 port map( a => mult_125_G2_A1_29_port, b => mult_125_G2_A2_29_port, outb => mult_125_G2_FS_1_G_n_int_0_7_1_port); mult_125_G2_FS_1_U1_0_7_1 : nand2 port map( a => n5895, b => n5896, outb => mult_125_G2_FS_1_P_0_7_1_port); mult_125_G2_FS_1_U3_C_0_7_0 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_7_0_port, b => mult_125_G2_FS_1_C_1_7_0_port, outb => multiplier_sigs_1_30_port); mult_125_G2_FS_1_U3_B_0_7_0 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_7_0_port, b => mult_125_G2_FS_1_TEMP_P_0_7_0_port, outb => n5894); mult_125_G2_FS_1_U2_0_7_0 : nand2 port map( a => mult_125_G2_A1_28_port, b => mult_125_G2_A2_28_port, outb => mult_125_G2_FS_1_G_n_int_0_7_0_port); mult_125_G2_FS_1_U1_0_7_0 : nand2 port map( a => n5892, b => n5893, outb => mult_125_G2_FS_1_TEMP_P_0_7_0_port); mult_125_G2_FS_1_U6_0_6_3 : oai12 port map( b => n5890, c => n5891, a => mult_125_G2_FS_1_G_n_int_0_6_2_port, outb => mult_125_G2_FS_1_C_1_6_3_port); mult_125_G2_FS_1_U5_0_6_3 : oai12 port map( b => n5888, c => n5889, a => mult_125_G2_FS_1_G_n_int_0_6_3_port, outb => mult_125_G2_FS_1_G_1_1_2_port); mult_125_G2_FS_1_U4_0_6_3 : nand2 port map( a => mult_125_G2_FS_1_TEMP_P_0_6_2_port, b => mult_125_G2_FS_1_P_0_6_3_port, outb => n5908); mult_125_G2_FS_1_U3_C_0_6_3 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_6_3_port, b => mult_125_G2_FS_1_C_1_6_3_port, outb => multiplier_sigs_1_29_port); mult_125_G2_FS_1_U3_B_0_6_3 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_6_3_port, b => mult_125_G2_FS_1_P_0_6_3_port, outb => n5887); mult_125_G2_FS_1_U2_0_6_3 : nand2 port map( a => mult_125_G2_A1_27_port, b => mult_125_G2_A2_27_port, outb => mult_125_G2_FS_1_G_n_int_0_6_3_port); mult_125_G2_FS_1_U1_0_6_3 : nand2 port map( a => n5885, b => n5886, outb => mult_125_G2_FS_1_P_0_6_3_port); mult_125_G2_FS_1_U6_0_6_2 : oai12 port map( b => n5883, c => n5884, a => mult_125_G2_FS_1_G_n_int_0_6_1_port, outb => mult_125_G2_FS_1_C_1_6_2_port); mult_125_G2_FS_1_U5_0_6_2 : oai12 port map( b => n5882, c => n5891, a => mult_125_G2_FS_1_G_n_int_0_6_2_port, outb => mult_125_G2_FS_1_TEMP_G_0_6_2_port); mult_125_G2_FS_1_U4_0_6_2 : nand2 port map( a => mult_125_G2_FS_1_TEMP_P_0_6_1_port, b => mult_125_G2_FS_1_P_0_6_2_port, outb => n5881); mult_125_G2_FS_1_U3_C_0_6_2 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_6_2_port, b => mult_125_G2_FS_1_C_1_6_2_port, outb => multiplier_sigs_1_28_port); mult_125_G2_FS_1_U3_B_0_6_2 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_6_2_port, b => mult_125_G2_FS_1_P_0_6_2_port, outb => n5880); mult_125_G2_FS_1_U2_0_6_2 : nand2 port map( a => mult_125_G2_A1_26_port, b => mult_125_G2_A2_26_port, outb => mult_125_G2_FS_1_G_n_int_0_6_2_port); mult_125_G2_FS_1_U1_0_6_2 : nand2 port map( a => n5878, b => n5879, outb => mult_125_G2_FS_1_P_0_6_2_port); mult_125_G2_FS_1_U6_0_6_1 : oai12 port map( b => n5907, c => n5877, a => mult_125_G2_FS_1_G_n_int_0_6_0_port, outb => mult_125_G2_FS_1_C_1_6_1_port); mult_125_G2_FS_1_U5_0_6_1 : oai12 port map( b => mult_125_G2_FS_1_G_n_int_0_6_0_port, c => n5884, a => mult_125_G2_FS_1_G_n_int_0_6_1_port, outb => mult_125_G2_FS_1_TEMP_G_0_6_1_port); mult_125_G2_FS_1_U4_0_6_1 : nand2 port map( a => mult_125_G2_FS_1_TEMP_P_0_6_0_port, b => mult_125_G2_FS_1_P_0_6_1_port, outb => n5876); mult_125_G2_FS_1_U3_C_0_6_1 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_6_1_port, b => mult_125_G2_FS_1_C_1_6_1_port, outb => multiplier_sigs_1_27_port); mult_125_G2_FS_1_U3_B_0_6_1 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_6_1_port, b => mult_125_G2_FS_1_P_0_6_1_port, outb => n5875); mult_125_G2_FS_1_U2_0_6_1 : nand2 port map( a => mult_125_G2_A1_25_port, b => mult_125_G2_A2_25_port, outb => mult_125_G2_FS_1_G_n_int_0_6_1_port); mult_125_G2_FS_1_U1_0_6_1 : nand2 port map( a => n5873, b => n5874, outb => mult_125_G2_FS_1_P_0_6_1_port); mult_125_G2_FS_1_U3_C_0_6_0 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_6_0_port, b => mult_125_G2_FS_1_C_1_6_0_port, outb => multiplier_sigs_1_26_port); mult_125_G2_FS_1_U3_B_0_6_0 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_6_0_port, b => mult_125_G2_FS_1_TEMP_P_0_6_0_port, outb => n5872); mult_125_G2_FS_1_U2_0_6_0 : nand2 port map( a => mult_125_G2_A1_24_port, b => mult_125_G2_A2_24_port, outb => mult_125_G2_FS_1_G_n_int_0_6_0_port); mult_125_G2_FS_1_U1_0_6_0 : nand2 port map( a => n5870, b => n5871, outb => mult_125_G2_FS_1_TEMP_P_0_6_0_port); mult_125_G2_FS_1_U6_0_5_3 : oai12 port map( b => n5868, c => n5869, a => mult_125_G2_FS_1_G_n_int_0_5_2_port, outb => mult_125_G2_FS_1_C_1_5_3_port); mult_125_G2_FS_1_U5_0_5_3 : oai12 port map( b => n5866, c => n5867, a => mult_125_G2_FS_1_G_n_int_0_5_3_port, outb => mult_125_G2_FS_1_G_1_1_1_port); mult_125_G2_FS_1_U4_0_5_3 : nand2 port map( a => mult_125_G2_FS_1_TEMP_P_0_5_2_port, b => mult_125_G2_FS_1_P_0_5_3_port, outb => n5905); mult_125_G2_FS_1_U3_C_0_5_3 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_5_3_port, b => mult_125_G2_FS_1_C_1_5_3_port, outb => multiplier_sigs_1_25_port); mult_125_G2_FS_1_U3_B_0_5_3 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_5_3_port, b => mult_125_G2_FS_1_P_0_5_3_port, outb => n5865); mult_125_G2_FS_1_U2_0_5_3 : nand2 port map( a => mult_125_G2_A1_23_port, b => mult_125_G2_A2_23_port, outb => mult_125_G2_FS_1_G_n_int_0_5_3_port); mult_125_G2_FS_1_U1_0_5_3 : nand2 port map( a => n5863, b => n5864, outb => mult_125_G2_FS_1_P_0_5_3_port); mult_125_G2_FS_1_U6_0_5_2 : oai12 port map( b => n5861, c => n5862, a => mult_125_G2_FS_1_G_n_int_0_5_1_port, outb => mult_125_G2_FS_1_C_1_5_2_port); mult_125_G2_FS_1_U5_0_5_2 : oai12 port map( b => n5860, c => n5869, a => mult_125_G2_FS_1_G_n_int_0_5_2_port, outb => mult_125_G2_FS_1_TEMP_G_0_5_2_port); mult_125_G2_FS_1_U4_0_5_2 : nand2 port map( a => mult_125_G2_FS_1_TEMP_P_0_5_1_port, b => mult_125_G2_FS_1_P_0_5_2_port, outb => n5859); mult_125_G2_FS_1_U3_C_0_5_2 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_5_2_port, b => mult_125_G2_FS_1_C_1_5_2_port, outb => multiplier_sigs_1_24_port); mult_125_G2_FS_1_U3_B_0_5_2 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_5_2_port, b => mult_125_G2_FS_1_P_0_5_2_port, outb => n5858); mult_125_G2_FS_1_U2_0_5_2 : nand2 port map( a => mult_125_G2_A1_22_port, b => mult_125_G2_A2_22_port, outb => mult_125_G2_FS_1_G_n_int_0_5_2_port); mult_125_G2_FS_1_U1_0_5_2 : nand2 port map( a => n5856, b => n5857, outb => mult_125_G2_FS_1_P_0_5_2_port); mult_125_G2_FS_1_U6_0_5_1 : oai12 port map( b => n5904, c => n5855, a => mult_125_G2_FS_1_G_n_int_0_5_0_port, outb => mult_125_G2_FS_1_C_1_5_1_port); mult_125_G2_FS_1_U5_0_5_1 : oai12 port map( b => mult_125_G2_FS_1_G_n_int_0_5_0_port, c => n5862, a => mult_125_G2_FS_1_G_n_int_0_5_1_port, outb => mult_125_G2_FS_1_TEMP_G_0_5_1_port); mult_125_G2_FS_1_U4_0_5_1 : nand2 port map( a => mult_125_G2_FS_1_TEMP_P_0_5_0_port, b => mult_125_G2_FS_1_P_0_5_1_port, outb => n5854); mult_125_G2_FS_1_U3_C_0_5_1 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_5_1_port, b => mult_125_G2_FS_1_C_1_5_1_port, outb => multiplier_sigs_1_23_port); mult_125_G2_FS_1_U3_B_0_5_1 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_5_1_port, b => mult_125_G2_FS_1_P_0_5_1_port, outb => n5853); mult_125_G2_FS_1_U2_0_5_1 : nand2 port map( a => mult_125_G2_A1_21_port, b => mult_125_G2_A2_21_port, outb => mult_125_G2_FS_1_G_n_int_0_5_1_port); mult_125_G2_FS_1_U1_0_5_1 : nand2 port map( a => n5851, b => n5852, outb => mult_125_G2_FS_1_P_0_5_1_port); mult_125_G2_FS_1_U3_C_0_5_0 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_5_0_port, b => mult_125_G2_FS_1_C_1_5_0_port, outb => multiplier_sigs_1_22_port); mult_125_G2_FS_1_U3_B_0_5_0 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_5_0_port, b => mult_125_G2_FS_1_TEMP_P_0_5_0_port, outb => n5850); mult_125_G2_FS_1_U2_0_5_0 : nand2 port map( a => mult_125_G2_A1_20_port, b => mult_125_G2_A2_20_port, outb => mult_125_G2_FS_1_G_n_int_0_5_0_port); mult_125_G2_FS_1_U1_0_5_0 : nand2 port map( a => n5848, b => n5849, outb => mult_125_G2_FS_1_TEMP_P_0_5_0_port); mult_125_G2_FS_1_U6_0_4_3 : oai12 port map( b => n5846, c => n5847, a => mult_125_G2_FS_1_G_n_int_0_4_2_port, outb => mult_125_G2_FS_1_C_1_4_3_port); mult_125_G2_FS_1_U5_0_4_3 : oai12 port map( b => n5844, c => n5845, a => mult_125_G2_FS_1_G_n_int_0_4_3_port, outb => mult_125_G2_FS_1_G_1_1_0_port); mult_125_G2_FS_1_U4_0_4_3 : nand2 port map( a => mult_125_G2_FS_1_TEMP_P_0_4_2_port, b => mult_125_G2_FS_1_P_0_4_3_port, outb => n5902); mult_125_G2_FS_1_U3_C_0_4_3 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_4_3_port, b => mult_125_G2_FS_1_C_1_4_3_port, outb => multiplier_sigs_1_21_port); mult_125_G2_FS_1_U3_B_0_4_3 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_4_3_port, b => mult_125_G2_FS_1_P_0_4_3_port, outb => n5843); mult_125_G2_FS_1_U2_0_4_3 : nand2 port map( a => mult_125_G2_A1_19_port, b => mult_125_G2_A2_19_port, outb => mult_125_G2_FS_1_G_n_int_0_4_3_port); mult_125_G2_FS_1_U1_0_4_3 : nand2 port map( a => n5841, b => n5842, outb => mult_125_G2_FS_1_P_0_4_3_port); mult_125_G2_FS_1_U6_0_4_2 : oai12 port map( b => n5839, c => n5840, a => mult_125_G2_FS_1_G_n_int_0_4_1_port, outb => mult_125_G2_FS_1_C_1_4_2_port); mult_125_G2_FS_1_U5_0_4_2 : oai12 port map( b => n5838, c => n5847, a => mult_125_G2_FS_1_G_n_int_0_4_2_port, outb => mult_125_G2_FS_1_TEMP_G_0_4_2_port); mult_125_G2_FS_1_U4_0_4_2 : nand2 port map( a => mult_125_G2_FS_1_TEMP_P_0_4_1_port, b => mult_125_G2_FS_1_P_0_4_2_port, outb => n5837); mult_125_G2_FS_1_U3_C_0_4_2 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_4_2_port, b => mult_125_G2_FS_1_C_1_4_2_port, outb => multiplier_sigs_1_20_port); mult_125_G2_FS_1_U3_B_0_4_2 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_4_2_port, b => mult_125_G2_FS_1_P_0_4_2_port, outb => n5836); mult_125_G2_FS_1_U2_0_4_2 : nand2 port map( a => mult_125_G2_A1_18_port, b => mult_125_G2_A2_18_port, outb => mult_125_G2_FS_1_G_n_int_0_4_2_port); mult_125_G2_FS_1_U1_0_4_2 : nand2 port map( a => n5834, b => n5835, outb => mult_125_G2_FS_1_P_0_4_2_port); mult_125_G2_FS_1_U6_0_4_1 : oai12 port map( b => n5901, c => n5833, a => mult_125_G2_FS_1_G_n_int_0_4_0_port, outb => mult_125_G2_FS_1_C_1_4_1_port); mult_125_G2_FS_1_U5_0_4_1 : oai12 port map( b => mult_125_G2_FS_1_G_n_int_0_4_0_port, c => n5840, a => mult_125_G2_FS_1_G_n_int_0_4_1_port, outb => mult_125_G2_FS_1_TEMP_G_0_4_1_port); mult_125_G2_FS_1_U4_0_4_1 : nand2 port map( a => mult_125_G2_FS_1_TEMP_P_0_4_0_port, b => mult_125_G2_FS_1_P_0_4_1_port, outb => n5832); mult_125_G2_FS_1_U3_C_0_4_1 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_4_1_port, b => mult_125_G2_FS_1_C_1_4_1_port, outb => multiplier_sigs_1_19_port); mult_125_G2_FS_1_U3_B_0_4_1 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_4_1_port, b => mult_125_G2_FS_1_P_0_4_1_port, outb => n5831); mult_125_G2_FS_1_U2_0_4_1 : nand2 port map( a => mult_125_G2_A1_17_port, b => mult_125_G2_A2_17_port, outb => mult_125_G2_FS_1_G_n_int_0_4_1_port); mult_125_G2_FS_1_U1_0_4_1 : nand2 port map( a => n5829, b => n5830, outb => mult_125_G2_FS_1_P_0_4_1_port); mult_125_G2_FS_1_U3_C_0_4_0 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_4_0_port, b => mult_125_G2_FS_1_C_1_4_0_port, outb => multiplier_sigs_1_18_port); mult_125_G2_FS_1_U3_B_0_4_0 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_4_0_port, b => mult_125_G2_FS_1_TEMP_P_0_4_0_port, outb => n5828); mult_125_G2_FS_1_U2_0_4_0 : nand2 port map( a => mult_125_G2_A1_16_port, b => mult_125_G2_A2_16_port, outb => mult_125_G2_FS_1_G_n_int_0_4_0_port); mult_125_G2_FS_1_U1_0_4_0 : nand2 port map( a => n5826, b => n5827, outb => mult_125_G2_FS_1_TEMP_P_0_4_0_port); mult_125_G2_FS_1_U5_0_3_3 : oai12 port map( b => n5824, c => n5825, a => mult_125_G2_FS_1_G_n_int_0_3_3_port, outb => mult_125_G2_FS_1_G_1_0_3_port); mult_125_G2_FS_1_U3_C_0_3_3 : xor2 port map( a => mult_125_G2_FS_1_PG_int_0_3_3_port, b => mult_125_G2_FS_1_C_1_3_3_port, outb => multiplier_sigs_1_17_port); mult_125_G2_FS_1_U3_B_0_3_3 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_3_3_port, b => mult_125_G2_FS_1_P_0_3_3_port, outb => n5823); mult_125_G2_FS_1_U2_0_3_3 : nand2 port map( a => mult_125_G2_A1_15_port, b => mult_125_G2_A2_15_port, outb => mult_125_G2_FS_1_G_n_int_0_3_3_port); mult_125_G2_FS_1_U1_0_3_3 : nand2 port map( a => n5821, b => n5822, outb => mult_125_G2_FS_1_P_0_3_3_port); mult_125_G2_FS_1_U3_B_0_3_2 : nand2 port map( a => mult_125_G2_FS_1_G_n_int_0_3_2_port, b => mult_125_G2_FS_1_P_0_3_2_port, outb => n5820); mult_125_G2_FS_1_U2_0_3_2 : nand2 port map( a => mult_125_G2_A1_14_port, b => mult_125_G2_A2_14_port, outb => mult_125_G2_FS_1_G_n_int_0_3_2_port); mult_125_G2_FS_1_U1_0_3_2 : nand2 port map( a => n5818, b => n5819, outb => mult_125_G2_FS_1_P_0_3_2_port); mult_125_G2_AN1_15 : inv port map( inb => coefficient_mem_array_1_15_port, outb => mult_125_G2_A_not_15_port); mult_125_G2_AN1_14 : inv port map( inb => coefficient_mem_array_1_14_port, outb => mult_125_G2_A_not_14_port); mult_125_G2_AN1_13 : inv port map( inb => coefficient_mem_array_1_13_port, outb => mult_125_G2_A_not_13_port); mult_125_G2_AN1_12 : inv port map( inb => coefficient_mem_array_1_12_port, outb => mult_125_G2_A_not_12_port); mult_125_G2_AN1_11 : inv port map( inb => coefficient_mem_array_1_11_port, outb => mult_125_G2_A_not_11_port); mult_125_G2_AN1_10 : inv port map( inb => coefficient_mem_array_1_10_port, outb => mult_125_G2_A_not_10_port); mult_125_G2_AN1_9 : inv port map( inb => coefficient_mem_array_1_9_port, outb => mult_125_G2_A_not_9_port); mult_125_G2_AN1_8 : inv port map( inb => coefficient_mem_array_1_8_port, outb => mult_125_G2_A_not_8_port); mult_125_G2_AN1_7 : inv port map( inb => coefficient_mem_array_1_7_port, outb => mult_125_G2_A_not_7_port); mult_125_G2_AN1_6 : inv port map( inb => coefficient_mem_array_1_6_port, outb => mult_125_G2_A_not_6_port); mult_125_G2_AN1_5 : inv port map( inb => coefficient_mem_array_1_5_port, outb => mult_125_G2_A_not_5_port); mult_125_G2_AN1_4 : inv port map( inb => coefficient_mem_array_1_4_port, outb => mult_125_G2_A_not_4_port); mult_125_G2_AN1_3 : inv port map( inb => coefficient_mem_array_1_3_port, outb => mult_125_G2_A_not_3_port); mult_125_G2_AN1_2 : inv port map( inb => coefficient_mem_array_1_2_port, outb => mult_125_G2_A_not_2_port); mult_125_G2_AN1_1 : inv port map( inb => coefficient_mem_array_1_1_port, outb => mult_125_G2_A_not_1_port); mult_125_G2_AN1_0 : inv port map( inb => coefficient_mem_array_1_0_port, outb => mult_125_G2_A_not_0_port); mult_125_G2_AN1_15_0 : inv port map( inb => input_sample_mem_15_port, outb => mult_125_G2_B_not_15_port); mult_125_G2_AN1_14_0 : inv port map( inb => input_sample_mem_14_port, outb => mult_125_G2_B_not_14_port); mult_125_G2_AN1_13_0 : inv port map( inb => input_sample_mem_13_port, outb => mult_125_G2_B_not_13_port); mult_125_G2_AN1_12_0 : inv port map( inb => input_sample_mem_12_port, outb => mult_125_G2_B_not_12_port); mult_125_G2_AN1_11_0 : inv port map( inb => input_sample_mem_11_port, outb => mult_125_G2_B_not_11_port); mult_125_G2_AN1_10_0 : inv port map( inb => input_sample_mem_10_port, outb => mult_125_G2_B_not_10_port); mult_125_G2_AN1_9_0 : inv port map( inb => input_sample_mem_9_port, outb => mult_125_G2_B_not_9_port); mult_125_G2_AN1_8_0 : inv port map( inb => input_sample_mem_8_port, outb => mult_125_G2_B_not_8_port); mult_125_G2_AN1_7_0 : inv port map( inb => input_sample_mem_7_port, outb => mult_125_G2_B_not_7_port); mult_125_G2_AN1_6_0 : inv port map( inb => input_sample_mem_6_port, outb => mult_125_G2_B_not_6_port); mult_125_G2_AN1_5_0 : inv port map( inb => input_sample_mem_5_port, outb => mult_125_G2_B_not_5_port); mult_125_G2_AN1_4_0 : inv port map( inb => input_sample_mem_4_port, outb => mult_125_G2_B_not_4_port); mult_125_G2_AN1_3_0 : inv port map( inb => input_sample_mem_3_port, outb => mult_125_G2_B_not_3_port); mult_125_G2_AN1_2_0 : inv port map( inb => input_sample_mem_2_port, outb => mult_125_G2_B_not_2_port); mult_125_G2_AN1_1_0 : inv port map( inb => input_sample_mem_1_port, outb => mult_125_G2_B_not_1_port); mult_125_G2_AN1_0_0 : inv port map( inb => input_sample_mem_0_port, outb => mult_125_G2_B_not_0_port); mult_125_G2_AN1_15_15 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_15_15_port); mult_125_G2_AN3_15_14 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_14_port, outb => mult_125_G2_ab_15_14_port); mult_125_G2_AN3_15_13 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_13_port, outb => mult_125_G2_ab_15_13_port); mult_125_G2_AN3_15_12 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_12_port, outb => mult_125_G2_ab_15_12_port); mult_125_G2_AN3_15_11 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_11_port, outb => mult_125_G2_ab_15_11_port); mult_125_G2_AN3_15_10 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_10_port, outb => mult_125_G2_ab_15_10_port); mult_125_G2_AN3_15_9 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_9_port, outb => mult_125_G2_ab_15_9_port); mult_125_G2_AN3_15_8 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_8_port, outb => mult_125_G2_ab_15_8_port); mult_125_G2_AN3_15_7 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_7_port, outb => mult_125_G2_ab_15_7_port); mult_125_G2_AN3_15_6 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_6_port, outb => mult_125_G2_ab_15_6_port); mult_125_G2_AN3_15_5 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_5_port, outb => mult_125_G2_ab_15_5_port); mult_125_G2_AN3_15_4 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_4_port, outb => mult_125_G2_ab_15_4_port); mult_125_G2_AN3_15_3 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_3_port, outb => mult_125_G2_ab_15_3_port); mult_125_G2_AN3_15_2 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_2_port, outb => mult_125_G2_ab_15_2_port); mult_125_G2_AN3_15_1 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_1_port, outb => mult_125_G2_ab_15_1_port); mult_125_G2_AN3_15_0 : nor2 port map( a => mult_125_G2_A_not_15_port, b => mult_125_G2_B_notx_0_port, outb => mult_125_G2_ab_15_0_port); mult_125_G2_AN2_14_15 : nor2 port map( a => mult_125_G2_A_notx_14_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_14_15_port); mult_125_G2_AN1_14_14 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_14_14_port); mult_125_G2_AN1_14_13 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_14_13_port); mult_125_G2_AN1_14_12 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_14_12_port); mult_125_G2_AN1_14_11 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_14_11_port); mult_125_G2_AN1_14_10 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_14_10_port); mult_125_G2_AN1_14_9 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_14_9_port); mult_125_G2_AN1_14_8 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_14_8_port); mult_125_G2_AN1_14_7 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_14_7_port); mult_125_G2_AN1_14_6 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_14_6_port); mult_125_G2_AN1_14_5 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_14_5_port); mult_125_G2_AN1_14_4 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_14_4_port); mult_125_G2_AN1_14_3 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_14_3_port); mult_125_G2_AN1_14_2 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_14_2_port); mult_125_G2_AN1_14_1 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_14_1_port); mult_125_G2_AN1_14_0_0 : nor2 port map( a => mult_125_G2_A_not_14_port, b => mult_125_G2_B_not_0_port, outb => mult_125_G2_ab_14_0_port); mult_125_G2_AN2_13_15 : nor2 port map( a => mult_125_G2_A_notx_13_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_13_15_port); mult_125_G2_AN1_13_14 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_13_14_port); mult_125_G2_AN1_13_13 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_13_13_port); mult_125_G2_AN1_13_12 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_13_12_port); mult_125_G2_AN1_13_11 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_13_11_port); mult_125_G2_AN1_13_10 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_13_10_port); mult_125_G2_AN1_13_9 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_13_9_port); mult_125_G2_AN1_13_8 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_13_8_port); mult_125_G2_AN1_13_7 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_13_7_port); mult_125_G2_AN1_13_6 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_13_6_port); mult_125_G2_AN1_13_5 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_13_5_port); mult_125_G2_AN1_13_4 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_13_4_port); mult_125_G2_AN1_13_3 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_13_3_port); mult_125_G2_AN1_13_2 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_13_2_port); mult_125_G2_AN1_13_1 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_13_1_port); mult_125_G2_AN1_13_0_0 : nor2 port map( a => mult_125_G2_A_not_13_port, b => mult_125_G2_B_not_0_port, outb => mult_125_G2_ab_13_0_port); mult_125_G2_AN2_12_15 : nor2 port map( a => mult_125_G2_A_notx_12_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_12_15_port); mult_125_G2_AN1_12_14 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_12_14_port); mult_125_G2_AN1_12_13 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_12_13_port); mult_125_G2_AN1_12_12 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_12_12_port); mult_125_G2_AN1_12_11 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_12_11_port); mult_125_G2_AN1_12_10 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_12_10_port); mult_125_G2_AN1_12_9 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_12_9_port); mult_125_G2_AN1_12_8 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_12_8_port); mult_125_G2_AN1_12_7 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_12_7_port); mult_125_G2_AN1_12_6 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_12_6_port); mult_125_G2_AN1_12_5 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_12_5_port); mult_125_G2_AN1_12_4 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_12_4_port); mult_125_G2_AN1_12_3 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_12_3_port); mult_125_G2_AN1_12_2 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_12_2_port); mult_125_G2_AN1_12_1 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_12_1_port); mult_125_G2_AN1_12_0_0 : nor2 port map( a => mult_125_G2_A_not_12_port, b => mult_125_G2_B_not_0_port, outb => mult_125_G2_ab_12_0_port); mult_125_G2_AN2_11_15 : nor2 port map( a => mult_125_G2_A_notx_11_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_11_15_port); mult_125_G2_AN1_11_14 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_11_14_port); mult_125_G2_AN1_11_13 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_11_13_port); mult_125_G2_AN1_11_12 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_11_12_port); mult_125_G2_AN1_11_11 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_11_11_port); mult_125_G2_AN1_11_10 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_11_10_port); mult_125_G2_AN1_11_9 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_11_9_port); mult_125_G2_AN1_11_8 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_11_8_port); mult_125_G2_AN1_11_7 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_11_7_port); mult_125_G2_AN1_11_6 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_11_6_port); mult_125_G2_AN1_11_5 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_11_5_port); mult_125_G2_AN1_11_4 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_11_4_port); mult_125_G2_AN1_11_3 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_11_3_port); mult_125_G2_AN1_11_2 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_11_2_port); mult_125_G2_AN1_11_1 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_11_1_port); mult_125_G2_AN1_11_0_0 : nor2 port map( a => mult_125_G2_A_not_11_port, b => mult_125_G2_B_not_0_port, outb => mult_125_G2_ab_11_0_port); mult_125_G2_AN2_10_15 : nor2 port map( a => mult_125_G2_A_notx_10_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_10_15_port); mult_125_G2_AN1_10_14 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_10_14_port); mult_125_G2_AN1_10_13 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_10_13_port); mult_125_G2_AN1_10_12 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_10_12_port); mult_125_G2_AN1_10_11 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_10_11_port); mult_125_G2_AN1_10_10 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_10_10_port); mult_125_G2_AN1_10_9 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_10_9_port); mult_125_G2_AN1_10_8 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_10_8_port); mult_125_G2_AN1_10_7 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_10_7_port); mult_125_G2_AN1_10_6 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_10_6_port); mult_125_G2_AN1_10_5 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_10_5_port); mult_125_G2_AN1_10_4 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_10_4_port); mult_125_G2_AN1_10_3 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_10_3_port); mult_125_G2_AN1_10_2 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_10_2_port); mult_125_G2_AN1_10_1 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_10_1_port); mult_125_G2_AN1_10_0_0 : nor2 port map( a => mult_125_G2_A_not_10_port, b => mult_125_G2_B_not_0_port, outb => mult_125_G2_ab_10_0_port); mult_125_G2_AN2_9_15 : nor2 port map( a => mult_125_G2_A_notx_9_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_9_15_port); mult_125_G2_AN1_9_14 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_9_14_port); mult_125_G2_AN1_9_13 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_9_13_port); mult_125_G2_AN1_9_12 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_9_12_port); mult_125_G2_AN1_9_11 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_9_11_port); mult_125_G2_AN1_9_10 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_9_10_port); mult_125_G2_AN1_9_9 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_9_9_port); mult_125_G2_AN1_9_8 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_9_8_port); mult_125_G2_AN1_9_7 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_9_7_port); mult_125_G2_AN1_9_6 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_9_6_port); mult_125_G2_AN1_9_5 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_9_5_port); mult_125_G2_AN1_9_4 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_9_4_port); mult_125_G2_AN1_9_3 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_9_3_port); mult_125_G2_AN1_9_2 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_9_2_port); mult_125_G2_AN1_9_1 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_9_1_port); mult_125_G2_AN1_9_0_0 : nor2 port map( a => mult_125_G2_A_not_9_port, b => mult_125_G2_B_not_0_port, outb => mult_125_G2_ab_9_0_port); mult_125_G2_AN2_8_15 : nor2 port map( a => mult_125_G2_A_notx_8_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_8_15_port); mult_125_G2_AN1_8_14 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_8_14_port); mult_125_G2_AN1_8_13 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_8_13_port); mult_125_G2_AN1_8_12 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_8_12_port); mult_125_G2_AN1_8_11 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_8_11_port); mult_125_G2_AN1_8_10 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_8_10_port); mult_125_G2_AN1_8_9 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_8_9_port); mult_125_G2_AN1_8_8 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_8_8_port); mult_125_G2_AN1_8_7 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_8_7_port); mult_125_G2_AN1_8_6 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_8_6_port); mult_125_G2_AN1_8_5 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_8_5_port); mult_125_G2_AN1_8_4 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_8_4_port); mult_125_G2_AN1_8_3 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_8_3_port); mult_125_G2_AN1_8_2 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_8_2_port); mult_125_G2_AN1_8_1 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_8_1_port); mult_125_G2_AN1_8_0_0 : nor2 port map( a => mult_125_G2_A_not_8_port, b => mult_125_G2_B_not_0_port, outb => mult_125_G2_ab_8_0_port); mult_125_G2_AN2_7_15 : nor2 port map( a => mult_125_G2_A_notx_7_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_7_15_port); mult_125_G2_AN1_7_14 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_7_14_port); mult_125_G2_AN1_7_13 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_7_13_port); mult_125_G2_AN1_7_12 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_7_12_port); mult_125_G2_AN1_7_11 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_7_11_port); mult_125_G2_AN1_7_10 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_7_10_port); mult_125_G2_AN1_7_9 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_7_9_port); mult_125_G2_AN1_7_8 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_7_8_port); mult_125_G2_AN1_7_7 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_7_7_port); mult_125_G2_AN1_7_6 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_7_6_port); mult_125_G2_AN1_7_5 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_7_5_port); mult_125_G2_AN1_7_4 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_7_4_port); mult_125_G2_AN1_7_3 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_7_3_port); mult_125_G2_AN1_7_2 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_7_2_port); mult_125_G2_AN1_7_1 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_7_1_port); mult_125_G2_AN1_7_0_0 : nor2 port map( a => mult_125_G2_A_not_7_port, b => mult_125_G2_B_not_0_port, outb => mult_125_G2_ab_7_0_port); mult_125_G2_AN2_6_15 : nor2 port map( a => mult_125_G2_A_notx_6_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_6_15_port); mult_125_G2_AN1_6_14 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_6_14_port); mult_125_G2_AN1_6_13 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_6_13_port); mult_125_G2_AN1_6_12 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_6_12_port); mult_125_G2_AN1_6_11 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_6_11_port); mult_125_G2_AN1_6_10 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_6_10_port); mult_125_G2_AN1_6_9 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_6_9_port); mult_125_G2_AN1_6_8 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_6_8_port); mult_125_G2_AN1_6_7 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_6_7_port); mult_125_G2_AN1_6_6 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_6_6_port); mult_125_G2_AN1_6_5 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_6_5_port); mult_125_G2_AN1_6_4 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_6_4_port); mult_125_G2_AN1_6_3 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_6_3_port); mult_125_G2_AN1_6_2 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_6_2_port); mult_125_G2_AN1_6_1 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_6_1_port); mult_125_G2_AN1_6_0_0 : nor2 port map( a => mult_125_G2_A_not_6_port, b => mult_125_G2_B_not_0_port, outb => mult_125_G2_ab_6_0_port); mult_125_G2_AN2_5_15 : nor2 port map( a => mult_125_G2_A_notx_5_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_5_15_port); mult_125_G2_AN1_5_14 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_5_14_port); mult_125_G2_AN1_5_13 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_5_13_port); mult_125_G2_AN1_5_12 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_5_12_port); mult_125_G2_AN1_5_11 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_5_11_port); mult_125_G2_AN1_5_10 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_5_10_port); mult_125_G2_AN1_5_9 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_5_9_port); mult_125_G2_AN1_5_8 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_5_8_port); mult_125_G2_AN1_5_7 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_5_7_port); mult_125_G2_AN1_5_6 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_5_6_port); mult_125_G2_AN1_5_5 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_5_5_port); mult_125_G2_AN1_5_4 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_5_4_port); mult_125_G2_AN1_5_3 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_5_3_port); mult_125_G2_AN1_5_2 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_5_2_port); mult_125_G2_AN1_5_1 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_5_1_port); mult_125_G2_AN1_5_0_0 : nor2 port map( a => mult_125_G2_A_not_5_port, b => mult_125_G2_B_not_0_port, outb => mult_125_G2_ab_5_0_port); mult_125_G2_AN2_4_15 : nor2 port map( a => mult_125_G2_A_notx_4_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_4_15_port); mult_125_G2_AN1_4_14 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_4_14_port); mult_125_G2_AN1_4_13 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_4_13_port); mult_125_G2_AN1_4_12 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_4_12_port); mult_125_G2_AN1_4_11 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_4_11_port); mult_125_G2_AN1_4_10 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_4_10_port); mult_125_G2_AN1_4_9 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_4_9_port); mult_125_G2_AN1_4_8 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_4_8_port); mult_125_G2_AN1_4_7 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_4_7_port); mult_125_G2_AN1_4_6 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_4_6_port); mult_125_G2_AN1_4_5 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_4_5_port); mult_125_G2_AN1_4_4 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_4_4_port); mult_125_G2_AN1_4_3 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_4_3_port); mult_125_G2_AN1_4_2 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_4_2_port); mult_125_G2_AN1_4_1 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_4_1_port); mult_125_G2_AN1_4_0_0 : nor2 port map( a => mult_125_G2_A_not_4_port, b => mult_125_G2_B_not_0_port, outb => mult_125_G2_ab_4_0_port); mult_125_G2_AN2_3_15 : nor2 port map( a => mult_125_G2_A_notx_3_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_3_15_port); mult_125_G2_AN1_3_14 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_3_14_port); mult_125_G2_AN1_3_13 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_3_13_port); mult_125_G2_AN1_3_12 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_3_12_port); mult_125_G2_AN1_3_11 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_3_11_port); mult_125_G2_AN1_3_10 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_3_10_port); mult_125_G2_AN1_3_9 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_3_9_port); mult_125_G2_AN1_3_8 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_3_8_port); mult_125_G2_AN1_3_7 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_3_7_port); mult_125_G2_AN1_3_6 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_3_6_port); mult_125_G2_AN1_3_5 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_3_5_port); mult_125_G2_AN1_3_4 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_3_4_port); mult_125_G2_AN1_3_3 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_3_3_port); mult_125_G2_AN1_3_2 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_3_2_port); mult_125_G2_AN1_3_1 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_3_1_port); mult_125_G2_AN1_3_0_0 : nor2 port map( a => mult_125_G2_A_not_3_port, b => mult_125_G2_B_not_0_port, outb => mult_125_G2_ab_3_0_port); mult_125_G2_AN2_2_15 : nor2 port map( a => mult_125_G2_A_notx_2_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_2_15_port); mult_125_G2_AN1_2_14 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_2_14_port); mult_125_G2_AN1_2_13 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_2_13_port); mult_125_G2_AN1_2_12 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_2_12_port); mult_125_G2_AN1_2_11 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_2_11_port); mult_125_G2_AN1_2_10 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_2_10_port); mult_125_G2_AN1_2_9 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_2_9_port); mult_125_G2_AN1_2_8 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_2_8_port); mult_125_G2_AN1_2_7 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_2_7_port); mult_125_G2_AN1_2_6 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_2_6_port); mult_125_G2_AN1_2_5 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_2_5_port); mult_125_G2_AN1_2_4 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_2_4_port); mult_125_G2_AN1_2_3 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_2_3_port); mult_125_G2_AN1_2_2 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_2_2_port); mult_125_G2_AN1_2_1 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_2_1_port); mult_125_G2_AN1_2_0_0 : nor2 port map( a => mult_125_G2_A_not_2_port, b => mult_125_G2_B_not_0_port, outb => mult_125_G2_ab_2_0_port); mult_125_G2_AN2_1_15 : nor2 port map( a => mult_125_G2_A_notx_1_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_1_15_port); mult_125_G2_AN1_1_14 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_1_14_port); mult_125_G2_AN1_1_13 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_1_13_port); mult_125_G2_AN1_1_12 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_1_12_port); mult_125_G2_AN1_1_11 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_1_11_port); mult_125_G2_AN1_1_10 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_1_10_port); mult_125_G2_AN1_1_9 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_1_9_port); mult_125_G2_AN1_1_8 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_1_8_port); mult_125_G2_AN1_1_7 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_1_7_port); mult_125_G2_AN1_1_6 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_1_6_port); mult_125_G2_AN1_1_5 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_1_5_port); mult_125_G2_AN1_1_4 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_1_4_port); mult_125_G2_AN1_1_3 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_1_3_port); mult_125_G2_AN1_1_2 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_1_2_port); mult_125_G2_AN1_1_1 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_1_1_port); mult_125_G2_AN1_1_0_0 : nor2 port map( a => mult_125_G2_A_not_1_port, b => mult_125_G2_B_not_0_port, outb => mult_125_G2_ab_1_0_port); mult_125_G2_AN2_0_15 : nor2 port map( a => mult_125_G2_A_notx_0_port, b => mult_125_G2_B_not_15_port, outb => mult_125_G2_ab_0_15_port); mult_125_G2_AN1_0_14 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_14_port, outb => mult_125_G2_ab_0_14_port); mult_125_G2_AN1_0_13 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_13_port, outb => mult_125_G2_ab_0_13_port); mult_125_G2_AN1_0_12 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_12_port, outb => mult_125_G2_ab_0_12_port); mult_125_G2_AN1_0_11 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_11_port, outb => mult_125_G2_ab_0_11_port); mult_125_G2_AN1_0_10 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_10_port, outb => mult_125_G2_ab_0_10_port); mult_125_G2_AN1_0_9 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_9_port, outb => mult_125_G2_ab_0_9_port); mult_125_G2_AN1_0_8 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_8_port, outb => mult_125_G2_ab_0_8_port); mult_125_G2_AN1_0_7 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_7_port, outb => mult_125_G2_ab_0_7_port); mult_125_G2_AN1_0_6 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_6_port, outb => mult_125_G2_ab_0_6_port); mult_125_G2_AN1_0_5 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_5_port, outb => mult_125_G2_ab_0_5_port); mult_125_G2_AN1_0_4 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_4_port, outb => mult_125_G2_ab_0_4_port); mult_125_G2_AN1_0_3 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_3_port, outb => mult_125_G2_ab_0_3_port); mult_125_G2_AN1_0_2 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_2_port, outb => mult_125_G2_ab_0_2_port); mult_125_G2_AN1_0_1 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_1_port, outb => mult_125_G2_ab_0_1_port); mult_125_G2_AN1_0_0_0 : nor2 port map( a => mult_125_G2_A_not_0_port, b => mult_125_G2_B_not_0_port, outb => multiplier_sigs_1_0_port); mult_125_FS_1_U6_1_1_3 : oai12 port map( b => n5782, c => n5783, a => n5784, outb => mult_125_FS_1_C_1_7_0_port); mult_125_FS_1_U6_1_1_2 : oai12 port map( b => n5779, c => n5780, a => n5781, outb => mult_125_FS_1_C_1_6_0_port); mult_125_FS_1_U6_1_1_1 : oai12 port map( b => n5776, c => n5777, a => n5778, outb => mult_125_FS_1_C_1_5_0_port); mult_125_FS_1_U6_0_7_1 : oai12 port map( b => n5773, c => n5774, a => mult_125_FS_1_G_n_int_0_7_0_port, outb => mult_125_FS_1_C_1_7_1_port); mult_125_FS_1_U3_C_0_7_1 : xor2 port map( a => mult_125_FS_1_PG_int_0_7_1_port, b => mult_125_FS_1_C_1_7_1_port, outb => multiplier_sigs_0_31_port); mult_125_FS_1_U3_B_0_7_1 : nand2 port map( a => mult_125_FS_1_G_n_int_0_7_1_port, b => mult_125_FS_1_P_0_7_1_port, outb => n5772); mult_125_FS_1_U2_0_7_1 : nand2 port map( a => mult_125_A1_29_port, b => mult_125_A2_29_port, outb => mult_125_FS_1_G_n_int_0_7_1_port); mult_125_FS_1_U1_0_7_1 : nand2 port map( a => n5770, b => n5771, outb => mult_125_FS_1_P_0_7_1_port); mult_125_FS_1_U3_C_0_7_0 : xor2 port map( a => mult_125_FS_1_PG_int_0_7_0_port, b => mult_125_FS_1_C_1_7_0_port, outb => multiplier_sigs_0_30_port); mult_125_FS_1_U3_B_0_7_0 : nand2 port map( a => mult_125_FS_1_G_n_int_0_7_0_port, b => mult_125_FS_1_TEMP_P_0_7_0_port, outb => n5769); mult_125_FS_1_U2_0_7_0 : nand2 port map( a => mult_125_A1_28_port, b => mult_125_A2_28_port, outb => mult_125_FS_1_G_n_int_0_7_0_port); mult_125_FS_1_U1_0_7_0 : nand2 port map( a => n5767, b => n5768, outb => mult_125_FS_1_TEMP_P_0_7_0_port); mult_125_FS_1_U6_0_6_3 : oai12 port map( b => n5765, c => n5766, a => mult_125_FS_1_G_n_int_0_6_2_port, outb => mult_125_FS_1_C_1_6_3_port); mult_125_FS_1_U5_0_6_3 : oai12 port map( b => n5763, c => n5764, a => mult_125_FS_1_G_n_int_0_6_3_port, outb => mult_125_FS_1_G_1_1_2_port); mult_125_FS_1_U4_0_6_3 : nand2 port map( a => mult_125_FS_1_TEMP_P_0_6_2_port, b => mult_125_FS_1_P_0_6_3_port, outb => n5783); mult_125_FS_1_U3_C_0_6_3 : xor2 port map( a => mult_125_FS_1_PG_int_0_6_3_port, b => mult_125_FS_1_C_1_6_3_port, outb => multiplier_sigs_0_29_port); mult_125_FS_1_U3_B_0_6_3 : nand2 port map( a => mult_125_FS_1_G_n_int_0_6_3_port, b => mult_125_FS_1_P_0_6_3_port, outb => n5762); mult_125_FS_1_U2_0_6_3 : nand2 port map( a => mult_125_A1_27_port, b => mult_125_A2_27_port, outb => mult_125_FS_1_G_n_int_0_6_3_port); mult_125_FS_1_U1_0_6_3 : nand2 port map( a => n5760, b => n5761, outb => mult_125_FS_1_P_0_6_3_port); mult_125_FS_1_U6_0_6_2 : oai12 port map( b => n5758, c => n5759, a => mult_125_FS_1_G_n_int_0_6_1_port, outb => mult_125_FS_1_C_1_6_2_port); mult_125_FS_1_U5_0_6_2 : oai12 port map( b => n5757, c => n5766, a => mult_125_FS_1_G_n_int_0_6_2_port, outb => mult_125_FS_1_TEMP_G_0_6_2_port); mult_125_FS_1_U4_0_6_2 : nand2 port map( a => mult_125_FS_1_TEMP_P_0_6_1_port, b => mult_125_FS_1_P_0_6_2_port, outb => n5756); mult_125_FS_1_U3_C_0_6_2 : xor2 port map( a => mult_125_FS_1_PG_int_0_6_2_port, b => mult_125_FS_1_C_1_6_2_port, outb => multiplier_sigs_0_28_port); mult_125_FS_1_U3_B_0_6_2 : nand2 port map( a => mult_125_FS_1_G_n_int_0_6_2_port, b => mult_125_FS_1_P_0_6_2_port, outb => n5755); mult_125_FS_1_U2_0_6_2 : nand2 port map( a => mult_125_A1_26_port, b => mult_125_A2_26_port, outb => mult_125_FS_1_G_n_int_0_6_2_port); mult_125_FS_1_U1_0_6_2 : nand2 port map( a => n5753, b => n5754, outb => mult_125_FS_1_P_0_6_2_port); mult_125_FS_1_U6_0_6_1 : oai12 port map( b => n5782, c => n5752, a => mult_125_FS_1_G_n_int_0_6_0_port, outb => mult_125_FS_1_C_1_6_1_port); mult_125_FS_1_U5_0_6_1 : oai12 port map( b => mult_125_FS_1_G_n_int_0_6_0_port, c => n5759, a => mult_125_FS_1_G_n_int_0_6_1_port, outb => mult_125_FS_1_TEMP_G_0_6_1_port); mult_125_FS_1_U4_0_6_1 : nand2 port map( a => mult_125_FS_1_TEMP_P_0_6_0_port, b => mult_125_FS_1_P_0_6_1_port, outb => n5751); mult_125_FS_1_U3_C_0_6_1 : xor2 port map( a => mult_125_FS_1_PG_int_0_6_1_port, b => mult_125_FS_1_C_1_6_1_port, outb => multiplier_sigs_0_27_port); mult_125_FS_1_U3_B_0_6_1 : nand2 port map( a => mult_125_FS_1_G_n_int_0_6_1_port, b => mult_125_FS_1_P_0_6_1_port, outb => n5750); mult_125_FS_1_U2_0_6_1 : nand2 port map( a => mult_125_A1_25_port, b => mult_125_A2_25_port, outb => mult_125_FS_1_G_n_int_0_6_1_port); mult_125_FS_1_U1_0_6_1 : nand2 port map( a => n5748, b => n5749, outb => mult_125_FS_1_P_0_6_1_port); mult_125_FS_1_U3_C_0_6_0 : xor2 port map( a => mult_125_FS_1_PG_int_0_6_0_port, b => mult_125_FS_1_C_1_6_0_port, outb => multiplier_sigs_0_26_port); mult_125_FS_1_U3_B_0_6_0 : nand2 port map( a => mult_125_FS_1_G_n_int_0_6_0_port, b => mult_125_FS_1_TEMP_P_0_6_0_port, outb => n5747); mult_125_FS_1_U2_0_6_0 : nand2 port map( a => mult_125_A1_24_port, b => mult_125_A2_24_port, outb => mult_125_FS_1_G_n_int_0_6_0_port); mult_125_FS_1_U1_0_6_0 : nand2 port map( a => n5745, b => n5746, outb => mult_125_FS_1_TEMP_P_0_6_0_port); mult_125_FS_1_U6_0_5_3 : oai12 port map( b => n5743, c => n5744, a => mult_125_FS_1_G_n_int_0_5_2_port, outb => mult_125_FS_1_C_1_5_3_port); mult_125_FS_1_U5_0_5_3 : oai12 port map( b => n5741, c => n5742, a => mult_125_FS_1_G_n_int_0_5_3_port, outb => mult_125_FS_1_G_1_1_1_port); mult_125_FS_1_U4_0_5_3 : nand2 port map( a => mult_125_FS_1_TEMP_P_0_5_2_port, b => mult_125_FS_1_P_0_5_3_port, outb => n5780); mult_125_FS_1_U3_C_0_5_3 : xor2 port map( a => mult_125_FS_1_PG_int_0_5_3_port, b => mult_125_FS_1_C_1_5_3_port, outb => multiplier_sigs_0_25_port); mult_125_FS_1_U3_B_0_5_3 : nand2 port map( a => mult_125_FS_1_G_n_int_0_5_3_port, b => mult_125_FS_1_P_0_5_3_port, outb => n5740); mult_125_FS_1_U2_0_5_3 : nand2 port map( a => mult_125_A1_23_port, b => mult_125_A2_23_port, outb => mult_125_FS_1_G_n_int_0_5_3_port); mult_125_FS_1_U1_0_5_3 : nand2 port map( a => n5738, b => n5739, outb => mult_125_FS_1_P_0_5_3_port); mult_125_FS_1_U6_0_5_2 : oai12 port map( b => n5736, c => n5737, a => mult_125_FS_1_G_n_int_0_5_1_port, outb => mult_125_FS_1_C_1_5_2_port); mult_125_FS_1_U5_0_5_2 : oai12 port map( b => n5735, c => n5744, a => mult_125_FS_1_G_n_int_0_5_2_port, outb => mult_125_FS_1_TEMP_G_0_5_2_port); mult_125_FS_1_U4_0_5_2 : nand2 port map( a => mult_125_FS_1_TEMP_P_0_5_1_port, b => mult_125_FS_1_P_0_5_2_port, outb => n5734); mult_125_FS_1_U3_C_0_5_2 : xor2 port map( a => mult_125_FS_1_PG_int_0_5_2_port, b => mult_125_FS_1_C_1_5_2_port, outb => multiplier_sigs_0_24_port); mult_125_FS_1_U3_B_0_5_2 : nand2 port map( a => mult_125_FS_1_G_n_int_0_5_2_port, b => mult_125_FS_1_P_0_5_2_port, outb => n5733); mult_125_FS_1_U2_0_5_2 : nand2 port map( a => mult_125_A1_22_port, b => mult_125_A2_22_port, outb => mult_125_FS_1_G_n_int_0_5_2_port); mult_125_FS_1_U1_0_5_2 : nand2 port map( a => n5731, b => n5732, outb => mult_125_FS_1_P_0_5_2_port); mult_125_FS_1_U6_0_5_1 : oai12 port map( b => n5779, c => n5730, a => mult_125_FS_1_G_n_int_0_5_0_port, outb => mult_125_FS_1_C_1_5_1_port); mult_125_FS_1_U5_0_5_1 : oai12 port map( b => mult_125_FS_1_G_n_int_0_5_0_port, c => n5737, a => mult_125_FS_1_G_n_int_0_5_1_port, outb => mult_125_FS_1_TEMP_G_0_5_1_port); mult_125_FS_1_U4_0_5_1 : nand2 port map( a => mult_125_FS_1_TEMP_P_0_5_0_port, b => mult_125_FS_1_P_0_5_1_port, outb => n5729); mult_125_FS_1_U3_C_0_5_1 : xor2 port map( a => mult_125_FS_1_PG_int_0_5_1_port, b => mult_125_FS_1_C_1_5_1_port, outb => multiplier_sigs_0_23_port); mult_125_FS_1_U3_B_0_5_1 : nand2 port map( a => mult_125_FS_1_G_n_int_0_5_1_port, b => mult_125_FS_1_P_0_5_1_port, outb => n5728); mult_125_FS_1_U2_0_5_1 : nand2 port map( a => mult_125_A1_21_port, b => mult_125_A2_21_port, outb => mult_125_FS_1_G_n_int_0_5_1_port); mult_125_FS_1_U1_0_5_1 : nand2 port map( a => n5726, b => n5727, outb => mult_125_FS_1_P_0_5_1_port); mult_125_FS_1_U3_C_0_5_0 : xor2 port map( a => mult_125_FS_1_PG_int_0_5_0_port, b => mult_125_FS_1_C_1_5_0_port, outb => multiplier_sigs_0_22_port); mult_125_FS_1_U3_B_0_5_0 : nand2 port map( a => mult_125_FS_1_G_n_int_0_5_0_port, b => mult_125_FS_1_TEMP_P_0_5_0_port, outb => n5725); mult_125_FS_1_U2_0_5_0 : nand2 port map( a => mult_125_A1_20_port, b => mult_125_A2_20_port, outb => mult_125_FS_1_G_n_int_0_5_0_port); mult_125_FS_1_U1_0_5_0 : nand2 port map( a => n5723, b => n5724, outb => mult_125_FS_1_TEMP_P_0_5_0_port); mult_125_FS_1_U6_0_4_3 : oai12 port map( b => n5721, c => n5722, a => mult_125_FS_1_G_n_int_0_4_2_port, outb => mult_125_FS_1_C_1_4_3_port); mult_125_FS_1_U5_0_4_3 : oai12 port map( b => n5719, c => n5720, a => mult_125_FS_1_G_n_int_0_4_3_port, outb => mult_125_FS_1_G_1_1_0_port); mult_125_FS_1_U4_0_4_3 : nand2 port map( a => mult_125_FS_1_TEMP_P_0_4_2_port, b => mult_125_FS_1_P_0_4_3_port, outb => n5777); mult_125_FS_1_U3_C_0_4_3 : xor2 port map( a => mult_125_FS_1_PG_int_0_4_3_port, b => mult_125_FS_1_C_1_4_3_port, outb => multiplier_sigs_0_21_port); mult_125_FS_1_U3_B_0_4_3 : nand2 port map( a => mult_125_FS_1_G_n_int_0_4_3_port, b => mult_125_FS_1_P_0_4_3_port, outb => n5718); mult_125_FS_1_U2_0_4_3 : nand2 port map( a => mult_125_A1_19_port, b => mult_125_A2_19_port, outb => mult_125_FS_1_G_n_int_0_4_3_port); mult_125_FS_1_U1_0_4_3 : nand2 port map( a => n5716, b => n5717, outb => mult_125_FS_1_P_0_4_3_port); mult_125_FS_1_U6_0_4_2 : oai12 port map( b => n5714, c => n5715, a => mult_125_FS_1_G_n_int_0_4_1_port, outb => mult_125_FS_1_C_1_4_2_port); mult_125_FS_1_U5_0_4_2 : oai12 port map( b => n5713, c => n5722, a => mult_125_FS_1_G_n_int_0_4_2_port, outb => mult_125_FS_1_TEMP_G_0_4_2_port); mult_125_FS_1_U4_0_4_2 : nand2 port map( a => mult_125_FS_1_TEMP_P_0_4_1_port, b => mult_125_FS_1_P_0_4_2_port, outb => n5712); mult_125_FS_1_U3_C_0_4_2 : xor2 port map( a => mult_125_FS_1_PG_int_0_4_2_port, b => mult_125_FS_1_C_1_4_2_port, outb => multiplier_sigs_0_20_port); mult_125_FS_1_U3_B_0_4_2 : nand2 port map( a => mult_125_FS_1_G_n_int_0_4_2_port, b => mult_125_FS_1_P_0_4_2_port, outb => n5711); mult_125_FS_1_U2_0_4_2 : nand2 port map( a => mult_125_A1_18_port, b => mult_125_A2_18_port, outb => mult_125_FS_1_G_n_int_0_4_2_port); mult_125_FS_1_U1_0_4_2 : nand2 port map( a => n5709, b => n5710, outb => mult_125_FS_1_P_0_4_2_port); mult_125_FS_1_U6_0_4_1 : oai12 port map( b => n5776, c => n5708, a => mult_125_FS_1_G_n_int_0_4_0_port, outb => mult_125_FS_1_C_1_4_1_port); mult_125_FS_1_U5_0_4_1 : oai12 port map( b => mult_125_FS_1_G_n_int_0_4_0_port, c => n5715, a => mult_125_FS_1_G_n_int_0_4_1_port, outb => mult_125_FS_1_TEMP_G_0_4_1_port); mult_125_FS_1_U4_0_4_1 : nand2 port map( a => mult_125_FS_1_TEMP_P_0_4_0_port, b => mult_125_FS_1_P_0_4_1_port, outb => n5707); mult_125_FS_1_U3_C_0_4_1 : xor2 port map( a => mult_125_FS_1_PG_int_0_4_1_port, b => mult_125_FS_1_C_1_4_1_port, outb => multiplier_sigs_0_19_port); mult_125_FS_1_U3_B_0_4_1 : nand2 port map( a => mult_125_FS_1_G_n_int_0_4_1_port, b => mult_125_FS_1_P_0_4_1_port, outb => n5706); mult_125_FS_1_U2_0_4_1 : nand2 port map( a => mult_125_A1_17_port, b => mult_125_A2_17_port, outb => mult_125_FS_1_G_n_int_0_4_1_port); mult_125_FS_1_U1_0_4_1 : nand2 port map( a => n5704, b => n5705, outb => mult_125_FS_1_P_0_4_1_port); mult_125_FS_1_U3_C_0_4_0 : xor2 port map( a => mult_125_FS_1_PG_int_0_4_0_port, b => mult_125_FS_1_C_1_4_0_port, outb => multiplier_sigs_0_18_port); mult_125_FS_1_U3_B_0_4_0 : nand2 port map( a => mult_125_FS_1_G_n_int_0_4_0_port, b => mult_125_FS_1_TEMP_P_0_4_0_port, outb => n5703); mult_125_FS_1_U2_0_4_0 : nand2 port map( a => mult_125_A1_16_port, b => mult_125_A2_16_port, outb => mult_125_FS_1_G_n_int_0_4_0_port); mult_125_FS_1_U1_0_4_0 : nand2 port map( a => n5701, b => n5702, outb => mult_125_FS_1_TEMP_P_0_4_0_port); mult_125_FS_1_U5_0_3_3 : oai12 port map( b => n5699, c => n5700, a => mult_125_FS_1_G_n_int_0_3_3_port, outb => mult_125_FS_1_G_1_0_3_port); mult_125_FS_1_U3_C_0_3_3 : xor2 port map( a => mult_125_FS_1_PG_int_0_3_3_port, b => mult_125_FS_1_C_1_3_3_port, outb => multiplier_sigs_0_17_port); mult_125_FS_1_U3_B_0_3_3 : nand2 port map( a => mult_125_FS_1_G_n_int_0_3_3_port, b => mult_125_FS_1_P_0_3_3_port, outb => n5698); mult_125_FS_1_U2_0_3_3 : nand2 port map( a => mult_125_A1_15_port, b => mult_125_A2_15_port, outb => mult_125_FS_1_G_n_int_0_3_3_port); mult_125_FS_1_U1_0_3_3 : nand2 port map( a => n5696, b => n5697, outb => mult_125_FS_1_P_0_3_3_port); mult_125_FS_1_U3_B_0_3_2 : nand2 port map( a => mult_125_FS_1_G_n_int_0_3_2_port, b => mult_125_FS_1_P_0_3_2_port, outb => n5695); mult_125_FS_1_U2_0_3_2 : nand2 port map( a => mult_125_A1_14_port, b => mult_125_A2_14_port, outb => mult_125_FS_1_G_n_int_0_3_2_port); mult_125_FS_1_U1_0_3_2 : nand2 port map( a => n5693, b => n5694, outb => mult_125_FS_1_P_0_3_2_port); mult_125_AN1_15 : inv port map( inb => coefficient_mem_array_0_15_port, outb => mult_125_A_not_15_port); mult_125_AN1_14 : inv port map( inb => coefficient_mem_array_0_14_port, outb => mult_125_A_not_14_port); mult_125_AN1_13 : inv port map( inb => coefficient_mem_array_0_13_port, outb => mult_125_A_not_13_port); mult_125_AN1_12 : inv port map( inb => coefficient_mem_array_0_12_port, outb => mult_125_A_not_12_port); mult_125_AN1_11 : inv port map( inb => coefficient_mem_array_0_11_port, outb => mult_125_A_not_11_port); mult_125_AN1_10 : inv port map( inb => coefficient_mem_array_0_10_port, outb => mult_125_A_not_10_port); mult_125_AN1_9 : inv port map( inb => coefficient_mem_array_0_9_port, outb => mult_125_A_not_9_port); mult_125_AN1_8 : inv port map( inb => coefficient_mem_array_0_8_port, outb => mult_125_A_not_8_port); mult_125_AN1_7 : inv port map( inb => coefficient_mem_array_0_7_port, outb => mult_125_A_not_7_port); mult_125_AN1_6 : inv port map( inb => coefficient_mem_array_0_6_port, outb => mult_125_A_not_6_port); mult_125_AN1_5 : inv port map( inb => coefficient_mem_array_0_5_port, outb => mult_125_A_not_5_port); mult_125_AN1_4 : inv port map( inb => coefficient_mem_array_0_4_port, outb => mult_125_A_not_4_port); mult_125_AN1_3 : inv port map( inb => coefficient_mem_array_0_3_port, outb => mult_125_A_not_3_port); mult_125_AN1_2 : inv port map( inb => coefficient_mem_array_0_2_port, outb => mult_125_A_not_2_port); mult_125_AN1_1 : inv port map( inb => coefficient_mem_array_0_1_port, outb => mult_125_A_not_1_port); mult_125_AN1_0 : inv port map( inb => coefficient_mem_array_0_0_port, outb => mult_125_A_not_0_port); mult_125_AN1_15_0 : inv port map( inb => input_sample_mem_15_port, outb => mult_125_B_not_15_port); mult_125_AN1_14_0 : inv port map( inb => input_sample_mem_14_port, outb => mult_125_B_not_14_port); mult_125_AN1_13_0 : inv port map( inb => input_sample_mem_13_port, outb => mult_125_B_not_13_port); mult_125_AN1_12_0 : inv port map( inb => input_sample_mem_12_port, outb => mult_125_B_not_12_port); mult_125_AN1_11_0 : inv port map( inb => input_sample_mem_11_port, outb => mult_125_B_not_11_port); mult_125_AN1_10_0 : inv port map( inb => input_sample_mem_10_port, outb => mult_125_B_not_10_port); mult_125_AN1_9_0 : inv port map( inb => input_sample_mem_9_port, outb => mult_125_B_not_9_port); mult_125_AN1_8_0 : inv port map( inb => input_sample_mem_8_port, outb => mult_125_B_not_8_port); mult_125_AN1_7_0 : inv port map( inb => input_sample_mem_7_port, outb => mult_125_B_not_7_port); mult_125_AN1_6_0 : inv port map( inb => input_sample_mem_6_port, outb => mult_125_B_not_6_port); mult_125_AN1_5_0 : inv port map( inb => input_sample_mem_5_port, outb => mult_125_B_not_5_port); mult_125_AN1_4_0 : inv port map( inb => input_sample_mem_4_port, outb => mult_125_B_not_4_port); mult_125_AN1_3_0 : inv port map( inb => input_sample_mem_3_port, outb => mult_125_B_not_3_port); mult_125_AN1_2_0 : inv port map( inb => input_sample_mem_2_port, outb => mult_125_B_not_2_port); mult_125_AN1_1_0 : inv port map( inb => input_sample_mem_1_port, outb => mult_125_B_not_1_port); mult_125_AN1_0_0 : inv port map( inb => input_sample_mem_0_port, outb => mult_125_B_not_0_port); mult_125_AN1_15_15 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_not_15_port, outb => mult_125_ab_15_15_port); mult_125_AN3_15_14 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_14_port, outb => mult_125_ab_15_14_port); mult_125_AN3_15_13 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_13_port, outb => mult_125_ab_15_13_port); mult_125_AN3_15_12 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_12_port, outb => mult_125_ab_15_12_port); mult_125_AN3_15_11 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_11_port, outb => mult_125_ab_15_11_port); mult_125_AN3_15_10 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_10_port, outb => mult_125_ab_15_10_port); mult_125_AN3_15_9 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_9_port, outb => mult_125_ab_15_9_port); mult_125_AN3_15_8 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_8_port, outb => mult_125_ab_15_8_port); mult_125_AN3_15_7 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_7_port, outb => mult_125_ab_15_7_port); mult_125_AN3_15_6 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_6_port, outb => mult_125_ab_15_6_port); mult_125_AN3_15_5 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_5_port, outb => mult_125_ab_15_5_port); mult_125_AN3_15_4 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_4_port, outb => mult_125_ab_15_4_port); mult_125_AN3_15_3 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_3_port, outb => mult_125_ab_15_3_port); mult_125_AN3_15_2 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_2_port, outb => mult_125_ab_15_2_port); mult_125_AN3_15_1 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_1_port, outb => mult_125_ab_15_1_port); mult_125_AN3_15_0 : nor2 port map( a => mult_125_A_not_15_port, b => mult_125_B_notx_0_port, outb => mult_125_ab_15_0_port); mult_125_AN2_14_15 : nor2 port map( a => mult_125_A_notx_14_port, b => mult_125_B_not_15_port, outb => mult_125_ab_14_15_port); mult_125_AN1_14_14 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_14_port, outb => mult_125_ab_14_14_port); mult_125_AN1_14_13 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_13_port, outb => mult_125_ab_14_13_port); mult_125_AN1_14_12 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_12_port, outb => mult_125_ab_14_12_port); mult_125_AN1_14_11 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_11_port, outb => mult_125_ab_14_11_port); mult_125_AN1_14_10 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_10_port, outb => mult_125_ab_14_10_port); mult_125_AN1_14_9 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_9_port, outb => mult_125_ab_14_9_port ); mult_125_AN1_14_8 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_8_port, outb => mult_125_ab_14_8_port ); mult_125_AN1_14_7 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_7_port, outb => mult_125_ab_14_7_port ); mult_125_AN1_14_6 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_6_port, outb => mult_125_ab_14_6_port ); mult_125_AN1_14_5 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_5_port, outb => mult_125_ab_14_5_port ); mult_125_AN1_14_4 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_4_port, outb => mult_125_ab_14_4_port ); mult_125_AN1_14_3 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_3_port, outb => mult_125_ab_14_3_port ); mult_125_AN1_14_2 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_2_port, outb => mult_125_ab_14_2_port ); mult_125_AN1_14_1 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_1_port, outb => mult_125_ab_14_1_port ); mult_125_AN1_14_0_0 : nor2 port map( a => mult_125_A_not_14_port, b => mult_125_B_not_0_port, outb => mult_125_ab_14_0_port ); mult_125_AN2_13_15 : nor2 port map( a => mult_125_A_notx_13_port, b => mult_125_B_not_15_port, outb => mult_125_ab_13_15_port); mult_125_AN1_13_14 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_14_port, outb => mult_125_ab_13_14_port); mult_125_AN1_13_13 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_13_port, outb => mult_125_ab_13_13_port); mult_125_AN1_13_12 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_12_port, outb => mult_125_ab_13_12_port); mult_125_AN1_13_11 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_11_port, outb => mult_125_ab_13_11_port); mult_125_AN1_13_10 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_10_port, outb => mult_125_ab_13_10_port); mult_125_AN1_13_9 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_9_port, outb => mult_125_ab_13_9_port ); mult_125_AN1_13_8 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_8_port, outb => mult_125_ab_13_8_port ); mult_125_AN1_13_7 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_7_port, outb => mult_125_ab_13_7_port ); mult_125_AN1_13_6 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_6_port, outb => mult_125_ab_13_6_port ); mult_125_AN1_13_5 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_5_port, outb => mult_125_ab_13_5_port ); mult_125_AN1_13_4 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_4_port, outb => mult_125_ab_13_4_port ); mult_125_AN1_13_3 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_3_port, outb => mult_125_ab_13_3_port ); mult_125_AN1_13_2 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_2_port, outb => mult_125_ab_13_2_port ); mult_125_AN1_13_1 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_1_port, outb => mult_125_ab_13_1_port ); mult_125_AN1_13_0_0 : nor2 port map( a => mult_125_A_not_13_port, b => mult_125_B_not_0_port, outb => mult_125_ab_13_0_port ); mult_125_AN2_12_15 : nor2 port map( a => mult_125_A_notx_12_port, b => mult_125_B_not_15_port, outb => mult_125_ab_12_15_port); mult_125_AN1_12_14 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_14_port, outb => mult_125_ab_12_14_port); mult_125_AN1_12_13 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_13_port, outb => mult_125_ab_12_13_port); mult_125_AN1_12_12 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_12_port, outb => mult_125_ab_12_12_port); mult_125_AN1_12_11 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_11_port, outb => mult_125_ab_12_11_port); mult_125_AN1_12_10 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_10_port, outb => mult_125_ab_12_10_port); mult_125_AN1_12_9 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_9_port, outb => mult_125_ab_12_9_port ); mult_125_AN1_12_8 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_8_port, outb => mult_125_ab_12_8_port ); mult_125_AN1_12_7 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_7_port, outb => mult_125_ab_12_7_port ); mult_125_AN1_12_6 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_6_port, outb => mult_125_ab_12_6_port ); mult_125_AN1_12_5 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_5_port, outb => mult_125_ab_12_5_port ); mult_125_AN1_12_4 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_4_port, outb => mult_125_ab_12_4_port ); mult_125_AN1_12_3 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_3_port, outb => mult_125_ab_12_3_port ); mult_125_AN1_12_2 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_2_port, outb => mult_125_ab_12_2_port ); mult_125_AN1_12_1 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_1_port, outb => mult_125_ab_12_1_port ); mult_125_AN1_12_0_0 : nor2 port map( a => mult_125_A_not_12_port, b => mult_125_B_not_0_port, outb => mult_125_ab_12_0_port ); mult_125_AN2_11_15 : nor2 port map( a => mult_125_A_notx_11_port, b => mult_125_B_not_15_port, outb => mult_125_ab_11_15_port); mult_125_AN1_11_14 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_14_port, outb => mult_125_ab_11_14_port); mult_125_AN1_11_13 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_13_port, outb => mult_125_ab_11_13_port); mult_125_AN1_11_12 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_12_port, outb => mult_125_ab_11_12_port); mult_125_AN1_11_11 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_11_port, outb => mult_125_ab_11_11_port); mult_125_AN1_11_10 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_10_port, outb => mult_125_ab_11_10_port); mult_125_AN1_11_9 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_9_port, outb => mult_125_ab_11_9_port ); mult_125_AN1_11_8 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_8_port, outb => mult_125_ab_11_8_port ); mult_125_AN1_11_7 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_7_port, outb => mult_125_ab_11_7_port ); mult_125_AN1_11_6 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_6_port, outb => mult_125_ab_11_6_port ); mult_125_AN1_11_5 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_5_port, outb => mult_125_ab_11_5_port ); mult_125_AN1_11_4 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_4_port, outb => mult_125_ab_11_4_port ); mult_125_AN1_11_3 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_3_port, outb => mult_125_ab_11_3_port ); mult_125_AN1_11_2 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_2_port, outb => mult_125_ab_11_2_port ); mult_125_AN1_11_1 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_1_port, outb => mult_125_ab_11_1_port ); mult_125_AN1_11_0_0 : nor2 port map( a => mult_125_A_not_11_port, b => mult_125_B_not_0_port, outb => mult_125_ab_11_0_port ); mult_125_AN2_10_15 : nor2 port map( a => mult_125_A_notx_10_port, b => mult_125_B_not_15_port, outb => mult_125_ab_10_15_port); mult_125_AN1_10_14 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_14_port, outb => mult_125_ab_10_14_port); mult_125_AN1_10_13 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_13_port, outb => mult_125_ab_10_13_port); mult_125_AN1_10_12 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_12_port, outb => mult_125_ab_10_12_port); mult_125_AN1_10_11 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_11_port, outb => mult_125_ab_10_11_port); mult_125_AN1_10_10 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_10_port, outb => mult_125_ab_10_10_port); mult_125_AN1_10_9 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_9_port, outb => mult_125_ab_10_9_port ); mult_125_AN1_10_8 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_8_port, outb => mult_125_ab_10_8_port ); mult_125_AN1_10_7 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_7_port, outb => mult_125_ab_10_7_port ); mult_125_AN1_10_6 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_6_port, outb => mult_125_ab_10_6_port ); mult_125_AN1_10_5 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_5_port, outb => mult_125_ab_10_5_port ); mult_125_AN1_10_4 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_4_port, outb => mult_125_ab_10_4_port ); mult_125_AN1_10_3 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_3_port, outb => mult_125_ab_10_3_port ); mult_125_AN1_10_2 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_2_port, outb => mult_125_ab_10_2_port ); mult_125_AN1_10_1 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_1_port, outb => mult_125_ab_10_1_port ); mult_125_AN1_10_0_0 : nor2 port map( a => mult_125_A_not_10_port, b => mult_125_B_not_0_port, outb => mult_125_ab_10_0_port ); mult_125_AN2_9_15 : nor2 port map( a => mult_125_A_notx_9_port, b => mult_125_B_not_15_port, outb => mult_125_ab_9_15_port); mult_125_AN1_9_14 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_14_port, outb => mult_125_ab_9_14_port); mult_125_AN1_9_13 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_13_port, outb => mult_125_ab_9_13_port); mult_125_AN1_9_12 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_12_port, outb => mult_125_ab_9_12_port); mult_125_AN1_9_11 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_11_port, outb => mult_125_ab_9_11_port); mult_125_AN1_9_10 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_10_port, outb => mult_125_ab_9_10_port); mult_125_AN1_9_9 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_9_port, outb => mult_125_ab_9_9_port) ; mult_125_AN1_9_8 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_8_port, outb => mult_125_ab_9_8_port) ; mult_125_AN1_9_7 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_7_port, outb => mult_125_ab_9_7_port) ; mult_125_AN1_9_6 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_6_port, outb => mult_125_ab_9_6_port) ; mult_125_AN1_9_5 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_5_port, outb => mult_125_ab_9_5_port) ; mult_125_AN1_9_4 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_4_port, outb => mult_125_ab_9_4_port) ; mult_125_AN1_9_3 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_3_port, outb => mult_125_ab_9_3_port) ; mult_125_AN1_9_2 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_2_port, outb => mult_125_ab_9_2_port) ; mult_125_AN1_9_1 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_1_port, outb => mult_125_ab_9_1_port) ; mult_125_AN1_9_0_0 : nor2 port map( a => mult_125_A_not_9_port, b => mult_125_B_not_0_port, outb => mult_125_ab_9_0_port) ; mult_125_AN2_8_15 : nor2 port map( a => mult_125_A_notx_8_port, b => mult_125_B_not_15_port, outb => mult_125_ab_8_15_port); mult_125_AN1_8_14 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_14_port, outb => mult_125_ab_8_14_port); mult_125_AN1_8_13 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_13_port, outb => mult_125_ab_8_13_port); mult_125_AN1_8_12 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_12_port, outb => mult_125_ab_8_12_port); mult_125_AN1_8_11 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_11_port, outb => mult_125_ab_8_11_port); mult_125_AN1_8_10 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_10_port, outb => mult_125_ab_8_10_port); mult_125_AN1_8_9 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_9_port, outb => mult_125_ab_8_9_port) ; mult_125_AN1_8_8 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_8_port, outb => mult_125_ab_8_8_port) ; mult_125_AN1_8_7 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_7_port, outb => mult_125_ab_8_7_port) ; mult_125_AN1_8_6 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_6_port, outb => mult_125_ab_8_6_port) ; mult_125_AN1_8_5 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_5_port, outb => mult_125_ab_8_5_port) ; mult_125_AN1_8_4 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_4_port, outb => mult_125_ab_8_4_port) ; mult_125_AN1_8_3 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_3_port, outb => mult_125_ab_8_3_port) ; mult_125_AN1_8_2 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_2_port, outb => mult_125_ab_8_2_port) ; mult_125_AN1_8_1 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_1_port, outb => mult_125_ab_8_1_port) ; mult_125_AN1_8_0_0 : nor2 port map( a => mult_125_A_not_8_port, b => mult_125_B_not_0_port, outb => mult_125_ab_8_0_port) ; mult_125_AN2_7_15 : nor2 port map( a => mult_125_A_notx_7_port, b => mult_125_B_not_15_port, outb => mult_125_ab_7_15_port); mult_125_AN1_7_14 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_14_port, outb => mult_125_ab_7_14_port); mult_125_AN1_7_13 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_13_port, outb => mult_125_ab_7_13_port); mult_125_AN1_7_12 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_12_port, outb => mult_125_ab_7_12_port); mult_125_AN1_7_11 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_11_port, outb => mult_125_ab_7_11_port); mult_125_AN1_7_10 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_10_port, outb => mult_125_ab_7_10_port); mult_125_AN1_7_9 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_9_port, outb => mult_125_ab_7_9_port) ; mult_125_AN1_7_8 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_8_port, outb => mult_125_ab_7_8_port) ; mult_125_AN1_7_7 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_7_port, outb => mult_125_ab_7_7_port) ; mult_125_AN1_7_6 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_6_port, outb => mult_125_ab_7_6_port) ; mult_125_AN1_7_5 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_5_port, outb => mult_125_ab_7_5_port) ; mult_125_AN1_7_4 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_4_port, outb => mult_125_ab_7_4_port) ; mult_125_AN1_7_3 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_3_port, outb => mult_125_ab_7_3_port) ; mult_125_AN1_7_2 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_2_port, outb => mult_125_ab_7_2_port) ; mult_125_AN1_7_1 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_1_port, outb => mult_125_ab_7_1_port) ; mult_125_AN1_7_0_0 : nor2 port map( a => mult_125_A_not_7_port, b => mult_125_B_not_0_port, outb => mult_125_ab_7_0_port) ; mult_125_AN2_6_15 : nor2 port map( a => mult_125_A_notx_6_port, b => mult_125_B_not_15_port, outb => mult_125_ab_6_15_port); mult_125_AN1_6_14 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_14_port, outb => mult_125_ab_6_14_port); mult_125_AN1_6_13 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_13_port, outb => mult_125_ab_6_13_port); mult_125_AN1_6_12 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_12_port, outb => mult_125_ab_6_12_port); mult_125_AN1_6_11 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_11_port, outb => mult_125_ab_6_11_port); mult_125_AN1_6_10 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_10_port, outb => mult_125_ab_6_10_port); mult_125_AN1_6_9 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_9_port, outb => mult_125_ab_6_9_port) ; mult_125_AN1_6_8 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_8_port, outb => mult_125_ab_6_8_port) ; mult_125_AN1_6_7 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_7_port, outb => mult_125_ab_6_7_port) ; mult_125_AN1_6_6 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_6_port, outb => mult_125_ab_6_6_port) ; mult_125_AN1_6_5 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_5_port, outb => mult_125_ab_6_5_port) ; mult_125_AN1_6_4 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_4_port, outb => mult_125_ab_6_4_port) ; mult_125_AN1_6_3 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_3_port, outb => mult_125_ab_6_3_port) ; mult_125_AN1_6_2 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_2_port, outb => mult_125_ab_6_2_port) ; mult_125_AN1_6_1 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_1_port, outb => mult_125_ab_6_1_port) ; mult_125_AN1_6_0_0 : nor2 port map( a => mult_125_A_not_6_port, b => mult_125_B_not_0_port, outb => mult_125_ab_6_0_port) ; mult_125_AN2_5_15 : nor2 port map( a => mult_125_A_notx_5_port, b => mult_125_B_not_15_port, outb => mult_125_ab_5_15_port); mult_125_AN1_5_14 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_14_port, outb => mult_125_ab_5_14_port); mult_125_AN1_5_13 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_13_port, outb => mult_125_ab_5_13_port); mult_125_AN1_5_12 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_12_port, outb => mult_125_ab_5_12_port); mult_125_AN1_5_11 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_11_port, outb => mult_125_ab_5_11_port); mult_125_AN1_5_10 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_10_port, outb => mult_125_ab_5_10_port); mult_125_AN1_5_9 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_9_port, outb => mult_125_ab_5_9_port) ; mult_125_AN1_5_8 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_8_port, outb => mult_125_ab_5_8_port) ; mult_125_AN1_5_7 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_7_port, outb => mult_125_ab_5_7_port) ; mult_125_AN1_5_6 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_6_port, outb => mult_125_ab_5_6_port) ; mult_125_AN1_5_5 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_5_port, outb => mult_125_ab_5_5_port) ; mult_125_AN1_5_4 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_4_port, outb => mult_125_ab_5_4_port) ; mult_125_AN1_5_3 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_3_port, outb => mult_125_ab_5_3_port) ; mult_125_AN1_5_2 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_2_port, outb => mult_125_ab_5_2_port) ; mult_125_AN1_5_1 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_1_port, outb => mult_125_ab_5_1_port) ; mult_125_AN1_5_0_0 : nor2 port map( a => mult_125_A_not_5_port, b => mult_125_B_not_0_port, outb => mult_125_ab_5_0_port) ; mult_125_AN2_4_15 : nor2 port map( a => mult_125_A_notx_4_port, b => mult_125_B_not_15_port, outb => mult_125_ab_4_15_port); mult_125_AN1_4_14 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_14_port, outb => mult_125_ab_4_14_port); mult_125_AN1_4_13 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_13_port, outb => mult_125_ab_4_13_port); mult_125_AN1_4_12 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_12_port, outb => mult_125_ab_4_12_port); mult_125_AN1_4_11 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_11_port, outb => mult_125_ab_4_11_port); mult_125_AN1_4_10 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_10_port, outb => mult_125_ab_4_10_port); mult_125_AN1_4_9 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_9_port, outb => mult_125_ab_4_9_port) ; mult_125_AN1_4_8 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_8_port, outb => mult_125_ab_4_8_port) ; mult_125_AN1_4_7 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_7_port, outb => mult_125_ab_4_7_port) ; mult_125_AN1_4_6 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_6_port, outb => mult_125_ab_4_6_port) ; mult_125_AN1_4_5 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_5_port, outb => mult_125_ab_4_5_port) ; mult_125_AN1_4_4 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_4_port, outb => mult_125_ab_4_4_port) ; mult_125_AN1_4_3 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_3_port, outb => mult_125_ab_4_3_port) ; mult_125_AN1_4_2 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_2_port, outb => mult_125_ab_4_2_port) ; mult_125_AN1_4_1 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_1_port, outb => mult_125_ab_4_1_port) ; mult_125_AN1_4_0_0 : nor2 port map( a => mult_125_A_not_4_port, b => mult_125_B_not_0_port, outb => mult_125_ab_4_0_port) ; mult_125_AN2_3_15 : nor2 port map( a => mult_125_A_notx_3_port, b => mult_125_B_not_15_port, outb => mult_125_ab_3_15_port); mult_125_AN1_3_14 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_14_port, outb => mult_125_ab_3_14_port); mult_125_AN1_3_13 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_13_port, outb => mult_125_ab_3_13_port); mult_125_AN1_3_12 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_12_port, outb => mult_125_ab_3_12_port); mult_125_AN1_3_11 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_11_port, outb => mult_125_ab_3_11_port); mult_125_AN1_3_10 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_10_port, outb => mult_125_ab_3_10_port); mult_125_AN1_3_9 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_9_port, outb => mult_125_ab_3_9_port) ; mult_125_AN1_3_8 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_8_port, outb => mult_125_ab_3_8_port) ; mult_125_AN1_3_7 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_7_port, outb => mult_125_ab_3_7_port) ; mult_125_AN1_3_6 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_6_port, outb => mult_125_ab_3_6_port) ; mult_125_AN1_3_5 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_5_port, outb => mult_125_ab_3_5_port) ; mult_125_AN1_3_4 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_4_port, outb => mult_125_ab_3_4_port) ; mult_125_AN1_3_3 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_3_port, outb => mult_125_ab_3_3_port) ; mult_125_AN1_3_2 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_2_port, outb => mult_125_ab_3_2_port) ; mult_125_AN1_3_1 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_1_port, outb => mult_125_ab_3_1_port) ; mult_125_AN1_3_0_0 : nor2 port map( a => mult_125_A_not_3_port, b => mult_125_B_not_0_port, outb => mult_125_ab_3_0_port) ; mult_125_AN2_2_15 : nor2 port map( a => mult_125_A_notx_2_port, b => mult_125_B_not_15_port, outb => mult_125_ab_2_15_port); mult_125_AN1_2_14 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_14_port, outb => mult_125_ab_2_14_port); mult_125_AN1_2_13 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_13_port, outb => mult_125_ab_2_13_port); mult_125_AN1_2_12 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_12_port, outb => mult_125_ab_2_12_port); mult_125_AN1_2_11 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_11_port, outb => mult_125_ab_2_11_port); mult_125_AN1_2_10 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_10_port, outb => mult_125_ab_2_10_port); mult_125_AN1_2_9 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_9_port, outb => mult_125_ab_2_9_port) ; mult_125_AN1_2_8 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_8_port, outb => mult_125_ab_2_8_port) ; mult_125_AN1_2_7 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_7_port, outb => mult_125_ab_2_7_port) ; mult_125_AN1_2_6 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_6_port, outb => mult_125_ab_2_6_port) ; mult_125_AN1_2_5 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_5_port, outb => mult_125_ab_2_5_port) ; mult_125_AN1_2_4 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_4_port, outb => mult_125_ab_2_4_port) ; mult_125_AN1_2_3 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_3_port, outb => mult_125_ab_2_3_port) ; mult_125_AN1_2_2 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_2_port, outb => mult_125_ab_2_2_port) ; mult_125_AN1_2_1 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_1_port, outb => mult_125_ab_2_1_port) ; mult_125_AN1_2_0_0 : nor2 port map( a => mult_125_A_not_2_port, b => mult_125_B_not_0_port, outb => mult_125_ab_2_0_port) ; mult_125_AN2_1_15 : nor2 port map( a => mult_125_A_notx_1_port, b => mult_125_B_not_15_port, outb => mult_125_ab_1_15_port); mult_125_AN1_1_14 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_14_port, outb => mult_125_ab_1_14_port); mult_125_AN1_1_13 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_13_port, outb => mult_125_ab_1_13_port); mult_125_AN1_1_12 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_12_port, outb => mult_125_ab_1_12_port); mult_125_AN1_1_11 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_11_port, outb => mult_125_ab_1_11_port); mult_125_AN1_1_10 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_10_port, outb => mult_125_ab_1_10_port); mult_125_AN1_1_9 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_9_port, outb => mult_125_ab_1_9_port) ; mult_125_AN1_1_8 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_8_port, outb => mult_125_ab_1_8_port) ; mult_125_AN1_1_7 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_7_port, outb => mult_125_ab_1_7_port) ; mult_125_AN1_1_6 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_6_port, outb => mult_125_ab_1_6_port) ; mult_125_AN1_1_5 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_5_port, outb => mult_125_ab_1_5_port) ; mult_125_AN1_1_4 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_4_port, outb => mult_125_ab_1_4_port) ; mult_125_AN1_1_3 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_3_port, outb => mult_125_ab_1_3_port) ; mult_125_AN1_1_2 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_2_port, outb => mult_125_ab_1_2_port) ; mult_125_AN1_1_1 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_1_port, outb => mult_125_ab_1_1_port) ; mult_125_AN1_1_0_0 : nor2 port map( a => mult_125_A_not_1_port, b => mult_125_B_not_0_port, outb => mult_125_ab_1_0_port) ; mult_125_AN2_0_15 : nor2 port map( a => mult_125_A_notx_0_port, b => mult_125_B_not_15_port, outb => mult_125_ab_0_15_port); mult_125_AN1_0_14 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_14_port, outb => mult_125_ab_0_14_port); mult_125_AN1_0_13 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_13_port, outb => mult_125_ab_0_13_port); mult_125_AN1_0_12 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_12_port, outb => mult_125_ab_0_12_port); mult_125_AN1_0_11 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_11_port, outb => mult_125_ab_0_11_port); mult_125_AN1_0_10 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_10_port, outb => mult_125_ab_0_10_port); mult_125_AN1_0_9 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_9_port, outb => mult_125_ab_0_9_port) ; mult_125_AN1_0_8 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_8_port, outb => mult_125_ab_0_8_port) ; mult_125_AN1_0_7 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_7_port, outb => mult_125_ab_0_7_port) ; mult_125_AN1_0_6 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_6_port, outb => mult_125_ab_0_6_port) ; mult_125_AN1_0_5 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_5_port, outb => mult_125_ab_0_5_port) ; mult_125_AN1_0_4 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_4_port, outb => mult_125_ab_0_4_port) ; mult_125_AN1_0_3 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_3_port, outb => mult_125_ab_0_3_port) ; mult_125_AN1_0_2 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_2_port, outb => mult_125_ab_0_2_port) ; mult_125_AN1_0_1 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_1_port, outb => mult_125_ab_0_1_port) ; mult_125_AN1_0_0_0 : nor2 port map( a => mult_125_A_not_0_port, b => mult_125_B_not_0_port, outb => multiplier_sigs_0_0_port); mult_125_G4_FS_1_U6_1_1_3 : oai12 port map( b => n5657, c => n5658, a => n5659, outb => mult_125_G4_FS_1_C_1_7_0_port); mult_125_G4_FS_1_U6_1_1_2 : oai12 port map( b => n5654, c => n5655, a => n5656, outb => mult_125_G4_FS_1_C_1_6_0_port); mult_125_G4_FS_1_U6_1_1_1 : oai12 port map( b => n5651, c => n5652, a => n5653, outb => mult_125_G4_FS_1_C_1_5_0_port); mult_125_G4_FS_1_U6_0_7_1 : oai12 port map( b => n5648, c => n5649, a => mult_125_G4_FS_1_G_n_int_0_7_0_port, outb => mult_125_G4_FS_1_C_1_7_1_port); mult_125_G4_FS_1_U3_C_0_7_1 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_7_1_port, b => mult_125_G4_FS_1_C_1_7_1_port, outb => multiplier_sigs_3_31_port); mult_125_G4_FS_1_U3_B_0_7_1 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_7_1_port, b => mult_125_G4_FS_1_P_0_7_1_port, outb => n5647); mult_125_G4_FS_1_U2_0_7_1 : nand2 port map( a => mult_125_G4_A1_29_port, b => mult_125_G4_A2_29_port, outb => mult_125_G4_FS_1_G_n_int_0_7_1_port); mult_125_G4_FS_1_U1_0_7_1 : nand2 port map( a => n5645, b => n5646, outb => mult_125_G4_FS_1_P_0_7_1_port); mult_125_G4_FS_1_U3_C_0_7_0 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_7_0_port, b => mult_125_G4_FS_1_C_1_7_0_port, outb => multiplier_sigs_3_30_port); mult_125_G4_FS_1_U3_B_0_7_0 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_7_0_port, b => mult_125_G4_FS_1_TEMP_P_0_7_0_port, outb => n5644); mult_125_G4_FS_1_U2_0_7_0 : nand2 port map( a => mult_125_G4_A1_28_port, b => mult_125_G4_A2_28_port, outb => mult_125_G4_FS_1_G_n_int_0_7_0_port); mult_125_G4_FS_1_U1_0_7_0 : nand2 port map( a => n5642, b => n5643, outb => mult_125_G4_FS_1_TEMP_P_0_7_0_port); mult_125_G4_FS_1_U6_0_6_3 : oai12 port map( b => n5640, c => n5641, a => mult_125_G4_FS_1_G_n_int_0_6_2_port, outb => mult_125_G4_FS_1_C_1_6_3_port); mult_125_G4_FS_1_U5_0_6_3 : oai12 port map( b => n5638, c => n5639, a => mult_125_G4_FS_1_G_n_int_0_6_3_port, outb => mult_125_G4_FS_1_G_1_1_2_port); mult_125_G4_FS_1_U4_0_6_3 : nand2 port map( a => mult_125_G4_FS_1_TEMP_P_0_6_2_port, b => mult_125_G4_FS_1_P_0_6_3_port, outb => n5658); mult_125_G4_FS_1_U3_C_0_6_3 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_6_3_port, b => mult_125_G4_FS_1_C_1_6_3_port, outb => multiplier_sigs_3_29_port); mult_125_G4_FS_1_U3_B_0_6_3 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_6_3_port, b => mult_125_G4_FS_1_P_0_6_3_port, outb => n5637); mult_125_G4_FS_1_U2_0_6_3 : nand2 port map( a => mult_125_G4_A1_27_port, b => mult_125_G4_A2_27_port, outb => mult_125_G4_FS_1_G_n_int_0_6_3_port); mult_125_G4_FS_1_U1_0_6_3 : nand2 port map( a => n5635, b => n5636, outb => mult_125_G4_FS_1_P_0_6_3_port); mult_125_G4_FS_1_U6_0_6_2 : oai12 port map( b => n5633, c => n5634, a => mult_125_G4_FS_1_G_n_int_0_6_1_port, outb => mult_125_G4_FS_1_C_1_6_2_port); mult_125_G4_FS_1_U5_0_6_2 : oai12 port map( b => n5632, c => n5641, a => mult_125_G4_FS_1_G_n_int_0_6_2_port, outb => mult_125_G4_FS_1_TEMP_G_0_6_2_port); mult_125_G4_FS_1_U4_0_6_2 : nand2 port map( a => mult_125_G4_FS_1_TEMP_P_0_6_1_port, b => mult_125_G4_FS_1_P_0_6_2_port, outb => n5631); mult_125_G4_FS_1_U3_C_0_6_2 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_6_2_port, b => mult_125_G4_FS_1_C_1_6_2_port, outb => multiplier_sigs_3_28_port); mult_125_G4_FS_1_U3_B_0_6_2 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_6_2_port, b => mult_125_G4_FS_1_P_0_6_2_port, outb => n5630); mult_125_G4_FS_1_U2_0_6_2 : nand2 port map( a => mult_125_G4_A1_26_port, b => mult_125_G4_A2_26_port, outb => mult_125_G4_FS_1_G_n_int_0_6_2_port); mult_125_G4_FS_1_U1_0_6_2 : nand2 port map( a => n5628, b => n5629, outb => mult_125_G4_FS_1_P_0_6_2_port); mult_125_G4_FS_1_U6_0_6_1 : oai12 port map( b => n5657, c => n5627, a => mult_125_G4_FS_1_G_n_int_0_6_0_port, outb => mult_125_G4_FS_1_C_1_6_1_port); mult_125_G4_FS_1_U5_0_6_1 : oai12 port map( b => mult_125_G4_FS_1_G_n_int_0_6_0_port, c => n5634, a => mult_125_G4_FS_1_G_n_int_0_6_1_port, outb => mult_125_G4_FS_1_TEMP_G_0_6_1_port); mult_125_G4_FS_1_U4_0_6_1 : nand2 port map( a => mult_125_G4_FS_1_TEMP_P_0_6_0_port, b => mult_125_G4_FS_1_P_0_6_1_port, outb => n5626); mult_125_G4_FS_1_U3_C_0_6_1 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_6_1_port, b => mult_125_G4_FS_1_C_1_6_1_port, outb => multiplier_sigs_3_27_port); mult_125_G4_FS_1_U3_B_0_6_1 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_6_1_port, b => mult_125_G4_FS_1_P_0_6_1_port, outb => n5625); mult_125_G4_FS_1_U2_0_6_1 : nand2 port map( a => mult_125_G4_A1_25_port, b => mult_125_G4_A2_25_port, outb => mult_125_G4_FS_1_G_n_int_0_6_1_port); mult_125_G4_FS_1_U1_0_6_1 : nand2 port map( a => n5623, b => n5624, outb => mult_125_G4_FS_1_P_0_6_1_port); mult_125_G4_FS_1_U3_C_0_6_0 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_6_0_port, b => mult_125_G4_FS_1_C_1_6_0_port, outb => multiplier_sigs_3_26_port); mult_125_G4_FS_1_U3_B_0_6_0 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_6_0_port, b => mult_125_G4_FS_1_TEMP_P_0_6_0_port, outb => n5622); mult_125_G4_FS_1_U2_0_6_0 : nand2 port map( a => mult_125_G4_A1_24_port, b => mult_125_G4_A2_24_port, outb => mult_125_G4_FS_1_G_n_int_0_6_0_port); mult_125_G4_FS_1_U1_0_6_0 : nand2 port map( a => n5620, b => n5621, outb => mult_125_G4_FS_1_TEMP_P_0_6_0_port); mult_125_G4_FS_1_U6_0_5_3 : oai12 port map( b => n5618, c => n5619, a => mult_125_G4_FS_1_G_n_int_0_5_2_port, outb => mult_125_G4_FS_1_C_1_5_3_port); mult_125_G4_FS_1_U5_0_5_3 : oai12 port map( b => n5616, c => n5617, a => mult_125_G4_FS_1_G_n_int_0_5_3_port, outb => mult_125_G4_FS_1_G_1_1_1_port); mult_125_G4_FS_1_U4_0_5_3 : nand2 port map( a => mult_125_G4_FS_1_TEMP_P_0_5_2_port, b => mult_125_G4_FS_1_P_0_5_3_port, outb => n5655); mult_125_G4_FS_1_U3_C_0_5_3 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_5_3_port, b => mult_125_G4_FS_1_C_1_5_3_port, outb => multiplier_sigs_3_25_port); mult_125_G4_FS_1_U3_B_0_5_3 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_5_3_port, b => mult_125_G4_FS_1_P_0_5_3_port, outb => n5615); mult_125_G4_FS_1_U2_0_5_3 : nand2 port map( a => mult_125_G4_A1_23_port, b => mult_125_G4_A2_23_port, outb => mult_125_G4_FS_1_G_n_int_0_5_3_port); mult_125_G4_FS_1_U1_0_5_3 : nand2 port map( a => n5613, b => n5614, outb => mult_125_G4_FS_1_P_0_5_3_port); mult_125_G4_FS_1_U6_0_5_2 : oai12 port map( b => n5611, c => n5612, a => mult_125_G4_FS_1_G_n_int_0_5_1_port, outb => mult_125_G4_FS_1_C_1_5_2_port); mult_125_G4_FS_1_U5_0_5_2 : oai12 port map( b => n5610, c => n5619, a => mult_125_G4_FS_1_G_n_int_0_5_2_port, outb => mult_125_G4_FS_1_TEMP_G_0_5_2_port); mult_125_G4_FS_1_U4_0_5_2 : nand2 port map( a => mult_125_G4_FS_1_TEMP_P_0_5_1_port, b => mult_125_G4_FS_1_P_0_5_2_port, outb => n5609); mult_125_G4_FS_1_U3_C_0_5_2 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_5_2_port, b => mult_125_G4_FS_1_C_1_5_2_port, outb => multiplier_sigs_3_24_port); mult_125_G4_FS_1_U3_B_0_5_2 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_5_2_port, b => mult_125_G4_FS_1_P_0_5_2_port, outb => n5608); mult_125_G4_FS_1_U2_0_5_2 : nand2 port map( a => mult_125_G4_A1_22_port, b => mult_125_G4_A2_22_port, outb => mult_125_G4_FS_1_G_n_int_0_5_2_port); mult_125_G4_FS_1_U1_0_5_2 : nand2 port map( a => n5606, b => n5607, outb => mult_125_G4_FS_1_P_0_5_2_port); mult_125_G4_FS_1_U6_0_5_1 : oai12 port map( b => n5654, c => n5605, a => mult_125_G4_FS_1_G_n_int_0_5_0_port, outb => mult_125_G4_FS_1_C_1_5_1_port); mult_125_G4_FS_1_U5_0_5_1 : oai12 port map( b => mult_125_G4_FS_1_G_n_int_0_5_0_port, c => n5612, a => mult_125_G4_FS_1_G_n_int_0_5_1_port, outb => mult_125_G4_FS_1_TEMP_G_0_5_1_port); mult_125_G4_FS_1_U4_0_5_1 : nand2 port map( a => mult_125_G4_FS_1_TEMP_P_0_5_0_port, b => mult_125_G4_FS_1_P_0_5_1_port, outb => n5604); mult_125_G4_FS_1_U3_C_0_5_1 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_5_1_port, b => mult_125_G4_FS_1_C_1_5_1_port, outb => multiplier_sigs_3_23_port); mult_125_G4_FS_1_U3_B_0_5_1 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_5_1_port, b => mult_125_G4_FS_1_P_0_5_1_port, outb => n5603); mult_125_G4_FS_1_U2_0_5_1 : nand2 port map( a => mult_125_G4_A1_21_port, b => mult_125_G4_A2_21_port, outb => mult_125_G4_FS_1_G_n_int_0_5_1_port); mult_125_G4_FS_1_U1_0_5_1 : nand2 port map( a => n5601, b => n5602, outb => mult_125_G4_FS_1_P_0_5_1_port); mult_125_G4_FS_1_U3_C_0_5_0 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_5_0_port, b => mult_125_G4_FS_1_C_1_5_0_port, outb => multiplier_sigs_3_22_port); mult_125_G4_FS_1_U3_B_0_5_0 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_5_0_port, b => mult_125_G4_FS_1_TEMP_P_0_5_0_port, outb => n5600); mult_125_G4_FS_1_U2_0_5_0 : nand2 port map( a => mult_125_G4_A1_20_port, b => mult_125_G4_A2_20_port, outb => mult_125_G4_FS_1_G_n_int_0_5_0_port); mult_125_G4_FS_1_U1_0_5_0 : nand2 port map( a => n5598, b => n5599, outb => mult_125_G4_FS_1_TEMP_P_0_5_0_port); mult_125_G4_FS_1_U6_0_4_3 : oai12 port map( b => n5596, c => n5597, a => mult_125_G4_FS_1_G_n_int_0_4_2_port, outb => mult_125_G4_FS_1_C_1_4_3_port); mult_125_G4_FS_1_U5_0_4_3 : oai12 port map( b => n5594, c => n5595, a => mult_125_G4_FS_1_G_n_int_0_4_3_port, outb => mult_125_G4_FS_1_G_1_1_0_port); mult_125_G4_FS_1_U4_0_4_3 : nand2 port map( a => mult_125_G4_FS_1_TEMP_P_0_4_2_port, b => mult_125_G4_FS_1_P_0_4_3_port, outb => n5652); mult_125_G4_FS_1_U3_C_0_4_3 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_4_3_port, b => mult_125_G4_FS_1_C_1_4_3_port, outb => multiplier_sigs_3_21_port); mult_125_G4_FS_1_U3_B_0_4_3 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_4_3_port, b => mult_125_G4_FS_1_P_0_4_3_port, outb => n5593); mult_125_G4_FS_1_U2_0_4_3 : nand2 port map( a => mult_125_G4_A1_19_port, b => mult_125_G4_A2_19_port, outb => mult_125_G4_FS_1_G_n_int_0_4_3_port); mult_125_G4_FS_1_U1_0_4_3 : nand2 port map( a => n5591, b => n5592, outb => mult_125_G4_FS_1_P_0_4_3_port); mult_125_G4_FS_1_U6_0_4_2 : oai12 port map( b => n5589, c => n5590, a => mult_125_G4_FS_1_G_n_int_0_4_1_port, outb => mult_125_G4_FS_1_C_1_4_2_port); mult_125_G4_FS_1_U5_0_4_2 : oai12 port map( b => n5588, c => n5597, a => mult_125_G4_FS_1_G_n_int_0_4_2_port, outb => mult_125_G4_FS_1_TEMP_G_0_4_2_port); mult_125_G4_FS_1_U4_0_4_2 : nand2 port map( a => mult_125_G4_FS_1_TEMP_P_0_4_1_port, b => mult_125_G4_FS_1_P_0_4_2_port, outb => n5587); mult_125_G4_FS_1_U3_C_0_4_2 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_4_2_port, b => mult_125_G4_FS_1_C_1_4_2_port, outb => multiplier_sigs_3_20_port); mult_125_G4_FS_1_U3_B_0_4_2 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_4_2_port, b => mult_125_G4_FS_1_P_0_4_2_port, outb => n5586); mult_125_G4_FS_1_U2_0_4_2 : nand2 port map( a => mult_125_G4_A1_18_port, b => mult_125_G4_A2_18_port, outb => mult_125_G4_FS_1_G_n_int_0_4_2_port); mult_125_G4_FS_1_U1_0_4_2 : nand2 port map( a => n5584, b => n5585, outb => mult_125_G4_FS_1_P_0_4_2_port); mult_125_G4_FS_1_U6_0_4_1 : oai12 port map( b => n5651, c => n5583, a => mult_125_G4_FS_1_G_n_int_0_4_0_port, outb => mult_125_G4_FS_1_C_1_4_1_port); mult_125_G4_FS_1_U5_0_4_1 : oai12 port map( b => mult_125_G4_FS_1_G_n_int_0_4_0_port, c => n5590, a => mult_125_G4_FS_1_G_n_int_0_4_1_port, outb => mult_125_G4_FS_1_TEMP_G_0_4_1_port); mult_125_G4_FS_1_U4_0_4_1 : nand2 port map( a => mult_125_G4_FS_1_TEMP_P_0_4_0_port, b => mult_125_G4_FS_1_P_0_4_1_port, outb => n5582); mult_125_G4_FS_1_U3_C_0_4_1 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_4_1_port, b => mult_125_G4_FS_1_C_1_4_1_port, outb => multiplier_sigs_3_19_port); mult_125_G4_FS_1_U3_B_0_4_1 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_4_1_port, b => mult_125_G4_FS_1_P_0_4_1_port, outb => n5581); mult_125_G4_FS_1_U2_0_4_1 : nand2 port map( a => mult_125_G4_A1_17_port, b => mult_125_G4_A2_17_port, outb => mult_125_G4_FS_1_G_n_int_0_4_1_port); mult_125_G4_FS_1_U1_0_4_1 : nand2 port map( a => n5579, b => n5580, outb => mult_125_G4_FS_1_P_0_4_1_port); mult_125_G4_FS_1_U3_C_0_4_0 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_4_0_port, b => mult_125_G4_FS_1_C_1_4_0_port, outb => multiplier_sigs_3_18_port); mult_125_G4_FS_1_U3_B_0_4_0 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_4_0_port, b => mult_125_G4_FS_1_TEMP_P_0_4_0_port, outb => n5578); mult_125_G4_FS_1_U2_0_4_0 : nand2 port map( a => mult_125_G4_A1_16_port, b => mult_125_G4_A2_16_port, outb => mult_125_G4_FS_1_G_n_int_0_4_0_port); mult_125_G4_FS_1_U1_0_4_0 : nand2 port map( a => n5576, b => n5577, outb => mult_125_G4_FS_1_TEMP_P_0_4_0_port); mult_125_G4_FS_1_U5_0_3_3 : oai12 port map( b => n5574, c => n5575, a => mult_125_G4_FS_1_G_n_int_0_3_3_port, outb => mult_125_G4_FS_1_G_1_0_3_port); mult_125_G4_FS_1_U3_C_0_3_3 : xor2 port map( a => mult_125_G4_FS_1_PG_int_0_3_3_port, b => mult_125_G4_FS_1_C_1_3_3_port, outb => multiplier_sigs_3_17_port); mult_125_G4_FS_1_U3_B_0_3_3 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_3_3_port, b => mult_125_G4_FS_1_P_0_3_3_port, outb => n5573); mult_125_G4_FS_1_U2_0_3_3 : nand2 port map( a => mult_125_G4_A1_15_port, b => mult_125_G4_A2_15_port, outb => mult_125_G4_FS_1_G_n_int_0_3_3_port); mult_125_G4_FS_1_U1_0_3_3 : nand2 port map( a => n5571, b => n5572, outb => mult_125_G4_FS_1_P_0_3_3_port); mult_125_G4_FS_1_U3_B_0_3_2 : nand2 port map( a => mult_125_G4_FS_1_G_n_int_0_3_2_port, b => mult_125_G4_FS_1_P_0_3_2_port, outb => n5570); mult_125_G4_FS_1_U2_0_3_2 : nand2 port map( a => mult_125_G4_A1_14_port, b => mult_125_G4_A2_14_port, outb => mult_125_G4_FS_1_G_n_int_0_3_2_port); mult_125_G4_FS_1_U1_0_3_2 : nand2 port map( a => n5568, b => n5569, outb => mult_125_G4_FS_1_P_0_3_2_port); mult_125_G4_AN1_15 : inv port map( inb => coefficient_mem_array_3_15_port, outb => mult_125_G4_A_not_15_port); mult_125_G4_AN1_14 : inv port map( inb => coefficient_mem_array_3_14_port, outb => mult_125_G4_A_not_14_port); mult_125_G4_AN1_13 : inv port map( inb => coefficient_mem_array_3_13_port, outb => mult_125_G4_A_not_13_port); mult_125_G4_AN1_12 : inv port map( inb => coefficient_mem_array_3_12_port, outb => mult_125_G4_A_not_12_port); mult_125_G4_AN1_11 : inv port map( inb => coefficient_mem_array_3_11_port, outb => mult_125_G4_A_not_11_port); mult_125_G4_AN1_10 : inv port map( inb => coefficient_mem_array_3_10_port, outb => mult_125_G4_A_not_10_port); mult_125_G4_AN1_9 : inv port map( inb => coefficient_mem_array_3_9_port, outb => mult_125_G4_A_not_9_port); mult_125_G4_AN1_8 : inv port map( inb => coefficient_mem_array_3_8_port, outb => mult_125_G4_A_not_8_port); mult_125_G4_AN1_7 : inv port map( inb => coefficient_mem_array_3_7_port, outb => mult_125_G4_A_not_7_port); mult_125_G4_AN1_6 : inv port map( inb => coefficient_mem_array_3_6_port, outb => mult_125_G4_A_not_6_port); mult_125_G4_AN1_5 : inv port map( inb => coefficient_mem_array_3_5_port, outb => mult_125_G4_A_not_5_port); mult_125_G4_AN1_4 : inv port map( inb => coefficient_mem_array_3_4_port, outb => mult_125_G4_A_not_4_port); mult_125_G4_AN1_3 : inv port map( inb => coefficient_mem_array_3_3_port, outb => mult_125_G4_A_not_3_port); mult_125_G4_AN1_2 : inv port map( inb => coefficient_mem_array_3_2_port, outb => mult_125_G4_A_not_2_port); mult_125_G4_AN1_1 : inv port map( inb => coefficient_mem_array_3_1_port, outb => mult_125_G4_A_not_1_port); mult_125_G4_AN1_0 : inv port map( inb => coefficient_mem_array_3_0_port, outb => mult_125_G4_A_not_0_port); mult_125_G4_AN1_15_0 : inv port map( inb => input_sample_mem_15_port, outb => mult_125_G4_B_not_15_port); mult_125_G4_AN1_14_0 : inv port map( inb => input_sample_mem_14_port, outb => mult_125_G4_B_not_14_port); mult_125_G4_AN1_13_0 : inv port map( inb => input_sample_mem_13_port, outb => mult_125_G4_B_not_13_port); mult_125_G4_AN1_12_0 : inv port map( inb => input_sample_mem_12_port, outb => mult_125_G4_B_not_12_port); mult_125_G4_AN1_11_0 : inv port map( inb => input_sample_mem_11_port, outb => mult_125_G4_B_not_11_port); mult_125_G4_AN1_10_0 : inv port map( inb => input_sample_mem_10_port, outb => mult_125_G4_B_not_10_port); mult_125_G4_AN1_9_0 : inv port map( inb => input_sample_mem_9_port, outb => mult_125_G4_B_not_9_port); mult_125_G4_AN1_8_0 : inv port map( inb => input_sample_mem_8_port, outb => mult_125_G4_B_not_8_port); mult_125_G4_AN1_7_0 : inv port map( inb => input_sample_mem_7_port, outb => mult_125_G4_B_not_7_port); mult_125_G4_AN1_6_0 : inv port map( inb => input_sample_mem_6_port, outb => mult_125_G4_B_not_6_port); mult_125_G4_AN1_5_0 : inv port map( inb => input_sample_mem_5_port, outb => mult_125_G4_B_not_5_port); mult_125_G4_AN1_4_0 : inv port map( inb => input_sample_mem_4_port, outb => mult_125_G4_B_not_4_port); mult_125_G4_AN1_3_0 : inv port map( inb => input_sample_mem_3_port, outb => mult_125_G4_B_not_3_port); mult_125_G4_AN1_2_0 : inv port map( inb => input_sample_mem_2_port, outb => mult_125_G4_B_not_2_port); mult_125_G4_AN1_1_0 : inv port map( inb => input_sample_mem_1_port, outb => mult_125_G4_B_not_1_port); mult_125_G4_AN1_0_0 : inv port map( inb => input_sample_mem_0_port, outb => mult_125_G4_B_not_0_port); mult_125_G4_AN1_15_15 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_15_15_port); mult_125_G4_AN3_15_14 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_14_port, outb => mult_125_G4_ab_15_14_port); mult_125_G4_AN3_15_13 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_13_port, outb => mult_125_G4_ab_15_13_port); mult_125_G4_AN3_15_12 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_12_port, outb => mult_125_G4_ab_15_12_port); mult_125_G4_AN3_15_11 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_11_port, outb => mult_125_G4_ab_15_11_port); mult_125_G4_AN3_15_10 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_10_port, outb => mult_125_G4_ab_15_10_port); mult_125_G4_AN3_15_9 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_9_port, outb => mult_125_G4_ab_15_9_port); mult_125_G4_AN3_15_8 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_8_port, outb => mult_125_G4_ab_15_8_port); mult_125_G4_AN3_15_7 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_7_port, outb => mult_125_G4_ab_15_7_port); mult_125_G4_AN3_15_6 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_6_port, outb => mult_125_G4_ab_15_6_port); mult_125_G4_AN3_15_5 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_5_port, outb => mult_125_G4_ab_15_5_port); mult_125_G4_AN3_15_4 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_4_port, outb => mult_125_G4_ab_15_4_port); mult_125_G4_AN3_15_3 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_3_port, outb => mult_125_G4_ab_15_3_port); mult_125_G4_AN3_15_2 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_2_port, outb => mult_125_G4_ab_15_2_port); mult_125_G4_AN3_15_1 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_1_port, outb => mult_125_G4_ab_15_1_port); mult_125_G4_AN3_15_0 : nor2 port map( a => mult_125_G4_A_not_15_port, b => mult_125_G4_B_notx_0_port, outb => mult_125_G4_ab_15_0_port); mult_125_G4_AN2_14_15 : nor2 port map( a => mult_125_G4_A_notx_14_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_14_15_port); mult_125_G4_AN1_14_14 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_14_14_port); mult_125_G4_AN1_14_13 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_14_13_port); mult_125_G4_AN1_14_12 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_14_12_port); mult_125_G4_AN1_14_11 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_14_11_port); mult_125_G4_AN1_14_10 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_14_10_port); mult_125_G4_AN1_14_9 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_14_9_port); mult_125_G4_AN1_14_8 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_14_8_port); mult_125_G4_AN1_14_7 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_14_7_port); mult_125_G4_AN1_14_6 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_14_6_port); mult_125_G4_AN1_14_5 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_14_5_port); mult_125_G4_AN1_14_4 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_14_4_port); mult_125_G4_AN1_14_3 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_14_3_port); mult_125_G4_AN1_14_2 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_14_2_port); mult_125_G4_AN1_14_1 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_14_1_port); mult_125_G4_AN1_14_0_0 : nor2 port map( a => mult_125_G4_A_not_14_port, b => mult_125_G4_B_not_0_port, outb => mult_125_G4_ab_14_0_port); mult_125_G4_AN2_13_15 : nor2 port map( a => mult_125_G4_A_notx_13_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_13_15_port); mult_125_G4_AN1_13_14 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_13_14_port); mult_125_G4_AN1_13_13 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_13_13_port); mult_125_G4_AN1_13_12 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_13_12_port); mult_125_G4_AN1_13_11 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_13_11_port); mult_125_G4_AN1_13_10 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_13_10_port); mult_125_G4_AN1_13_9 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_13_9_port); mult_125_G4_AN1_13_8 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_13_8_port); mult_125_G4_AN1_13_7 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_13_7_port); mult_125_G4_AN1_13_6 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_13_6_port); mult_125_G4_AN1_13_5 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_13_5_port); mult_125_G4_AN1_13_4 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_13_4_port); mult_125_G4_AN1_13_3 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_13_3_port); mult_125_G4_AN1_13_2 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_13_2_port); mult_125_G4_AN1_13_1 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_13_1_port); mult_125_G4_AN1_13_0_0 : nor2 port map( a => mult_125_G4_A_not_13_port, b => mult_125_G4_B_not_0_port, outb => mult_125_G4_ab_13_0_port); mult_125_G4_AN2_12_15 : nor2 port map( a => mult_125_G4_A_notx_12_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_12_15_port); mult_125_G4_AN1_12_14 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_12_14_port); mult_125_G4_AN1_12_13 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_12_13_port); mult_125_G4_AN1_12_12 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_12_12_port); mult_125_G4_AN1_12_11 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_12_11_port); mult_125_G4_AN1_12_10 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_12_10_port); mult_125_G4_AN1_12_9 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_12_9_port); mult_125_G4_AN1_12_8 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_12_8_port); mult_125_G4_AN1_12_7 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_12_7_port); mult_125_G4_AN1_12_6 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_12_6_port); mult_125_G4_AN1_12_5 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_12_5_port); mult_125_G4_AN1_12_4 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_12_4_port); mult_125_G4_AN1_12_3 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_12_3_port); mult_125_G4_AN1_12_2 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_12_2_port); mult_125_G4_AN1_12_1 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_12_1_port); mult_125_G4_AN1_12_0_0 : nor2 port map( a => mult_125_G4_A_not_12_port, b => mult_125_G4_B_not_0_port, outb => mult_125_G4_ab_12_0_port); mult_125_G4_AN2_11_15 : nor2 port map( a => mult_125_G4_A_notx_11_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_11_15_port); mult_125_G4_AN1_11_14 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_11_14_port); mult_125_G4_AN1_11_13 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_11_13_port); mult_125_G4_AN1_11_12 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_11_12_port); mult_125_G4_AN1_11_11 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_11_11_port); mult_125_G4_AN1_11_10 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_11_10_port); mult_125_G4_AN1_11_9 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_11_9_port); mult_125_G4_AN1_11_8 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_11_8_port); mult_125_G4_AN1_11_7 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_11_7_port); mult_125_G4_AN1_11_6 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_11_6_port); mult_125_G4_AN1_11_5 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_11_5_port); mult_125_G4_AN1_11_4 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_11_4_port); mult_125_G4_AN1_11_3 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_11_3_port); mult_125_G4_AN1_11_2 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_11_2_port); mult_125_G4_AN1_11_1 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_11_1_port); mult_125_G4_AN1_11_0_0 : nor2 port map( a => mult_125_G4_A_not_11_port, b => mult_125_G4_B_not_0_port, outb => mult_125_G4_ab_11_0_port); mult_125_G4_AN2_10_15 : nor2 port map( a => mult_125_G4_A_notx_10_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_10_15_port); mult_125_G4_AN1_10_14 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_10_14_port); mult_125_G4_AN1_10_13 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_10_13_port); mult_125_G4_AN1_10_12 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_10_12_port); mult_125_G4_AN1_10_11 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_10_11_port); mult_125_G4_AN1_10_10 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_10_10_port); mult_125_G4_AN1_10_9 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_10_9_port); mult_125_G4_AN1_10_8 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_10_8_port); mult_125_G4_AN1_10_7 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_10_7_port); mult_125_G4_AN1_10_6 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_10_6_port); mult_125_G4_AN1_10_5 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_10_5_port); mult_125_G4_AN1_10_4 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_10_4_port); mult_125_G4_AN1_10_3 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_10_3_port); mult_125_G4_AN1_10_2 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_10_2_port); mult_125_G4_AN1_10_1 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_10_1_port); mult_125_G4_AN1_10_0_0 : nor2 port map( a => mult_125_G4_A_not_10_port, b => mult_125_G4_B_not_0_port, outb => mult_125_G4_ab_10_0_port); mult_125_G4_AN2_9_15 : nor2 port map( a => mult_125_G4_A_notx_9_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_9_15_port); mult_125_G4_AN1_9_14 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_9_14_port); mult_125_G4_AN1_9_13 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_9_13_port); mult_125_G4_AN1_9_12 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_9_12_port); mult_125_G4_AN1_9_11 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_9_11_port); mult_125_G4_AN1_9_10 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_9_10_port); mult_125_G4_AN1_9_9 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_9_9_port); mult_125_G4_AN1_9_8 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_9_8_port); mult_125_G4_AN1_9_7 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_9_7_port); mult_125_G4_AN1_9_6 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_9_6_port); mult_125_G4_AN1_9_5 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_9_5_port); mult_125_G4_AN1_9_4 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_9_4_port); mult_125_G4_AN1_9_3 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_9_3_port); mult_125_G4_AN1_9_2 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_9_2_port); mult_125_G4_AN1_9_1 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_9_1_port); mult_125_G4_AN1_9_0_0 : nor2 port map( a => mult_125_G4_A_not_9_port, b => mult_125_G4_B_not_0_port, outb => mult_125_G4_ab_9_0_port); mult_125_G4_AN2_8_15 : nor2 port map( a => mult_125_G4_A_notx_8_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_8_15_port); mult_125_G4_AN1_8_14 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_8_14_port); mult_125_G4_AN1_8_13 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_8_13_port); mult_125_G4_AN1_8_12 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_8_12_port); mult_125_G4_AN1_8_11 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_8_11_port); mult_125_G4_AN1_8_10 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_8_10_port); mult_125_G4_AN1_8_9 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_8_9_port); mult_125_G4_AN1_8_8 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_8_8_port); mult_125_G4_AN1_8_7 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_8_7_port); mult_125_G4_AN1_8_6 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_8_6_port); mult_125_G4_AN1_8_5 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_8_5_port); mult_125_G4_AN1_8_4 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_8_4_port); mult_125_G4_AN1_8_3 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_8_3_port); mult_125_G4_AN1_8_2 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_8_2_port); mult_125_G4_AN1_8_1 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_8_1_port); mult_125_G4_AN1_8_0_0 : nor2 port map( a => mult_125_G4_A_not_8_port, b => mult_125_G4_B_not_0_port, outb => mult_125_G4_ab_8_0_port); mult_125_G4_AN2_7_15 : nor2 port map( a => mult_125_G4_A_notx_7_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_7_15_port); mult_125_G4_AN1_7_14 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_7_14_port); mult_125_G4_AN1_7_13 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_7_13_port); mult_125_G4_AN1_7_12 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_7_12_port); mult_125_G4_AN1_7_11 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_7_11_port); mult_125_G4_AN1_7_10 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_7_10_port); mult_125_G4_AN1_7_9 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_7_9_port); mult_125_G4_AN1_7_8 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_7_8_port); mult_125_G4_AN1_7_7 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_7_7_port); mult_125_G4_AN1_7_6 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_7_6_port); mult_125_G4_AN1_7_5 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_7_5_port); mult_125_G4_AN1_7_4 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_7_4_port); mult_125_G4_AN1_7_3 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_7_3_port); mult_125_G4_AN1_7_2 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_7_2_port); mult_125_G4_AN1_7_1 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_7_1_port); mult_125_G4_AN1_7_0_0 : nor2 port map( a => mult_125_G4_A_not_7_port, b => mult_125_G4_B_not_0_port, outb => mult_125_G4_ab_7_0_port); mult_125_G4_AN2_6_15 : nor2 port map( a => mult_125_G4_A_notx_6_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_6_15_port); mult_125_G4_AN1_6_14 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_6_14_port); mult_125_G4_AN1_6_13 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_6_13_port); mult_125_G4_AN1_6_12 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_6_12_port); mult_125_G4_AN1_6_11 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_6_11_port); mult_125_G4_AN1_6_10 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_6_10_port); mult_125_G4_AN1_6_9 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_6_9_port); mult_125_G4_AN1_6_8 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_6_8_port); mult_125_G4_AN1_6_7 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_6_7_port); mult_125_G4_AN1_6_6 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_6_6_port); mult_125_G4_AN1_6_5 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_6_5_port); mult_125_G4_AN1_6_4 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_6_4_port); mult_125_G4_AN1_6_3 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_6_3_port); mult_125_G4_AN1_6_2 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_6_2_port); mult_125_G4_AN1_6_1 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_6_1_port); mult_125_G4_AN1_6_0_0 : nor2 port map( a => mult_125_G4_A_not_6_port, b => mult_125_G4_B_not_0_port, outb => mult_125_G4_ab_6_0_port); mult_125_G4_AN2_5_15 : nor2 port map( a => mult_125_G4_A_notx_5_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_5_15_port); mult_125_G4_AN1_5_14 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_5_14_port); mult_125_G4_AN1_5_13 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_5_13_port); mult_125_G4_AN1_5_12 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_5_12_port); mult_125_G4_AN1_5_11 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_5_11_port); mult_125_G4_AN1_5_10 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_5_10_port); mult_125_G4_AN1_5_9 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_5_9_port); mult_125_G4_AN1_5_8 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_5_8_port); mult_125_G4_AN1_5_7 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_5_7_port); mult_125_G4_AN1_5_6 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_5_6_port); mult_125_G4_AN1_5_5 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_5_5_port); mult_125_G4_AN1_5_4 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_5_4_port); mult_125_G4_AN1_5_3 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_5_3_port); mult_125_G4_AN1_5_2 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_5_2_port); mult_125_G4_AN1_5_1 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_5_1_port); mult_125_G4_AN1_5_0_0 : nor2 port map( a => mult_125_G4_A_not_5_port, b => mult_125_G4_B_not_0_port, outb => mult_125_G4_ab_5_0_port); mult_125_G4_AN2_4_15 : nor2 port map( a => mult_125_G4_A_notx_4_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_4_15_port); mult_125_G4_AN1_4_14 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_4_14_port); mult_125_G4_AN1_4_13 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_4_13_port); mult_125_G4_AN1_4_12 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_4_12_port); mult_125_G4_AN1_4_11 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_4_11_port); mult_125_G4_AN1_4_10 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_4_10_port); mult_125_G4_AN1_4_9 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_4_9_port); mult_125_G4_AN1_4_8 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_4_8_port); mult_125_G4_AN1_4_7 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_4_7_port); mult_125_G4_AN1_4_6 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_4_6_port); mult_125_G4_AN1_4_5 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_4_5_port); mult_125_G4_AN1_4_4 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_4_4_port); mult_125_G4_AN1_4_3 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_4_3_port); mult_125_G4_AN1_4_2 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_4_2_port); mult_125_G4_AN1_4_1 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_4_1_port); mult_125_G4_AN1_4_0_0 : nor2 port map( a => mult_125_G4_A_not_4_port, b => mult_125_G4_B_not_0_port, outb => mult_125_G4_ab_4_0_port); mult_125_G4_AN2_3_15 : nor2 port map( a => mult_125_G4_A_notx_3_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_3_15_port); mult_125_G4_AN1_3_14 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_3_14_port); mult_125_G4_AN1_3_13 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_3_13_port); mult_125_G4_AN1_3_12 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_3_12_port); mult_125_G4_AN1_3_11 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_3_11_port); mult_125_G4_AN1_3_10 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_3_10_port); mult_125_G4_AN1_3_9 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_3_9_port); mult_125_G4_AN1_3_8 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_3_8_port); mult_125_G4_AN1_3_7 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_3_7_port); mult_125_G4_AN1_3_6 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_3_6_port); mult_125_G4_AN1_3_5 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_3_5_port); mult_125_G4_AN1_3_4 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_3_4_port); mult_125_G4_AN1_3_3 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_3_3_port); mult_125_G4_AN1_3_2 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_3_2_port); mult_125_G4_AN1_3_1 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_3_1_port); mult_125_G4_AN1_3_0_0 : nor2 port map( a => mult_125_G4_A_not_3_port, b => mult_125_G4_B_not_0_port, outb => mult_125_G4_ab_3_0_port); mult_125_G4_AN2_2_15 : nor2 port map( a => mult_125_G4_A_notx_2_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_2_15_port); mult_125_G4_AN1_2_14 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_2_14_port); mult_125_G4_AN1_2_13 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_2_13_port); mult_125_G4_AN1_2_12 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_2_12_port); mult_125_G4_AN1_2_11 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_2_11_port); mult_125_G4_AN1_2_10 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_2_10_port); mult_125_G4_AN1_2_9 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_2_9_port); mult_125_G4_AN1_2_8 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_2_8_port); mult_125_G4_AN1_2_7 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_2_7_port); mult_125_G4_AN1_2_6 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_2_6_port); mult_125_G4_AN1_2_5 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_2_5_port); mult_125_G4_AN1_2_4 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_2_4_port); mult_125_G4_AN1_2_3 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_2_3_port); mult_125_G4_AN1_2_2 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_2_2_port); mult_125_G4_AN1_2_1 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_2_1_port); mult_125_G4_AN1_2_0_0 : nor2 port map( a => mult_125_G4_A_not_2_port, b => mult_125_G4_B_not_0_port, outb => mult_125_G4_ab_2_0_port); mult_125_G4_AN2_1_15 : nor2 port map( a => mult_125_G4_A_notx_1_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_1_15_port); mult_125_G4_AN1_1_14 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_1_14_port); mult_125_G4_AN1_1_13 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_1_13_port); mult_125_G4_AN1_1_12 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_1_12_port); mult_125_G4_AN1_1_11 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_1_11_port); mult_125_G4_AN1_1_10 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_1_10_port); mult_125_G4_AN1_1_9 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_1_9_port); mult_125_G4_AN1_1_8 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_1_8_port); mult_125_G4_AN1_1_7 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_1_7_port); mult_125_G4_AN1_1_6 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_1_6_port); mult_125_G4_AN1_1_5 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_1_5_port); mult_125_G4_AN1_1_4 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_1_4_port); mult_125_G4_AN1_1_3 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_1_3_port); mult_125_G4_AN1_1_2 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_1_2_port); mult_125_G4_AN1_1_1 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_1_1_port); mult_125_G4_AN1_1_0_0 : nor2 port map( a => mult_125_G4_A_not_1_port, b => mult_125_G4_B_not_0_port, outb => mult_125_G4_ab_1_0_port); mult_125_G4_AN2_0_15 : nor2 port map( a => mult_125_G4_A_notx_0_port, b => mult_125_G4_B_not_15_port, outb => mult_125_G4_ab_0_15_port); mult_125_G4_AN1_0_14 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_14_port, outb => mult_125_G4_ab_0_14_port); mult_125_G4_AN1_0_13 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_13_port, outb => mult_125_G4_ab_0_13_port); mult_125_G4_AN1_0_12 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_12_port, outb => mult_125_G4_ab_0_12_port); mult_125_G4_AN1_0_11 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_11_port, outb => mult_125_G4_ab_0_11_port); mult_125_G4_AN1_0_10 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_10_port, outb => mult_125_G4_ab_0_10_port); mult_125_G4_AN1_0_9 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_9_port, outb => mult_125_G4_ab_0_9_port); mult_125_G4_AN1_0_8 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_8_port, outb => mult_125_G4_ab_0_8_port); mult_125_G4_AN1_0_7 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_7_port, outb => mult_125_G4_ab_0_7_port); mult_125_G4_AN1_0_6 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_6_port, outb => mult_125_G4_ab_0_6_port); mult_125_G4_AN1_0_5 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_5_port, outb => mult_125_G4_ab_0_5_port); mult_125_G4_AN1_0_4 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_4_port, outb => mult_125_G4_ab_0_4_port); mult_125_G4_AN1_0_3 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_3_port, outb => mult_125_G4_ab_0_3_port); mult_125_G4_AN1_0_2 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_2_port, outb => mult_125_G4_ab_0_2_port); mult_125_G4_AN1_0_1 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_1_port, outb => mult_125_G4_ab_0_1_port); mult_125_G4_AN1_0_0_0 : nor2 port map( a => mult_125_G4_A_not_0_port, b => mult_125_G4_B_not_0_port, outb => multiplier_sigs_3_0_port); U267 : inv port map( inb => input_sample_mem_15_port, outb => n5911); U268 : inv port map( inb => coefficient_mem_array_2_15_port, outb => n5912); U269 : inv port map( inb => mult_125_G3_B_not_15_port, outb => n5913); U270 : inv port map( inb => mult_125_G3_A_not_15_port, outb => n5914); U271 : inv port map( inb => mult_125_G3_A_not_0_port, outb => mult_125_G3_A_notx_0_port); U272 : inv port map( inb => mult_125_G3_A_not_1_port, outb => mult_125_G3_A_notx_1_port); U273 : inv port map( inb => mult_125_G3_A_not_2_port, outb => mult_125_G3_A_notx_2_port); U274 : inv port map( inb => mult_125_G3_A_not_3_port, outb => mult_125_G3_A_notx_3_port); U275 : inv port map( inb => mult_125_G3_A_not_4_port, outb => mult_125_G3_A_notx_4_port); U276 : inv port map( inb => mult_125_G3_A_not_5_port, outb => mult_125_G3_A_notx_5_port); U277 : inv port map( inb => mult_125_G3_A_not_6_port, outb => mult_125_G3_A_notx_6_port); U278 : inv port map( inb => mult_125_G3_A_not_7_port, outb => mult_125_G3_A_notx_7_port); U279 : inv port map( inb => mult_125_G3_A_not_8_port, outb => mult_125_G3_A_notx_8_port); U280 : inv port map( inb => mult_125_G3_A_not_9_port, outb => mult_125_G3_A_notx_9_port); U281 : inv port map( inb => mult_125_G3_A_not_10_port, outb => mult_125_G3_A_notx_10_port); U282 : inv port map( inb => mult_125_G3_A_not_11_port, outb => mult_125_G3_A_notx_11_port); U283 : inv port map( inb => mult_125_G3_A_not_12_port, outb => mult_125_G3_A_notx_12_port); U284 : inv port map( inb => mult_125_G3_A_not_13_port, outb => mult_125_G3_A_notx_13_port); U285 : inv port map( inb => mult_125_G3_A_not_14_port, outb => mult_125_G3_A_notx_14_port); U286 : inv port map( inb => mult_125_G3_B_not_0_port, outb => mult_125_G3_B_notx_0_port); U287 : inv port map( inb => mult_125_G3_B_not_1_port, outb => mult_125_G3_B_notx_1_port); U288 : inv port map( inb => mult_125_G3_B_not_2_port, outb => mult_125_G3_B_notx_2_port); U289 : inv port map( inb => mult_125_G3_B_not_3_port, outb => mult_125_G3_B_notx_3_port); U290 : inv port map( inb => mult_125_G3_B_not_4_port, outb => mult_125_G3_B_notx_4_port); U291 : inv port map( inb => mult_125_G3_B_not_5_port, outb => mult_125_G3_B_notx_5_port); U292 : inv port map( inb => mult_125_G3_B_not_6_port, outb => mult_125_G3_B_notx_6_port); U293 : inv port map( inb => mult_125_G3_B_not_7_port, outb => mult_125_G3_B_notx_7_port); U294 : inv port map( inb => mult_125_G3_B_not_8_port, outb => mult_125_G3_B_notx_8_port); U295 : inv port map( inb => mult_125_G3_B_not_9_port, outb => mult_125_G3_B_notx_9_port); U296 : inv port map( inb => mult_125_G3_B_not_10_port, outb => mult_125_G3_B_notx_10_port); U297 : inv port map( inb => mult_125_G3_B_not_11_port, outb => mult_125_G3_B_notx_11_port); U298 : inv port map( inb => mult_125_G3_B_not_12_port, outb => mult_125_G3_B_notx_12_port); U299 : inv port map( inb => mult_125_G3_B_not_13_port, outb => mult_125_G3_B_notx_13_port); U300 : inv port map( inb => mult_125_G3_B_not_14_port, outb => mult_125_G3_B_notx_14_port); U301 : inv port map( inb => input_sample_mem_15_port, outb => n5786); U302 : inv port map( inb => coefficient_mem_array_1_15_port, outb => n5787); U303 : inv port map( inb => mult_125_G2_B_not_15_port, outb => n5788); U304 : inv port map( inb => mult_125_G2_A_not_15_port, outb => n5789); U305 : inv port map( inb => mult_125_G2_A_not_0_port, outb => mult_125_G2_A_notx_0_port); U306 : inv port map( inb => mult_125_G2_A_not_1_port, outb => mult_125_G2_A_notx_1_port); U307 : inv port map( inb => mult_125_G2_A_not_2_port, outb => mult_125_G2_A_notx_2_port); U308 : inv port map( inb => mult_125_G2_A_not_3_port, outb => mult_125_G2_A_notx_3_port); U309 : inv port map( inb => mult_125_G2_A_not_4_port, outb => mult_125_G2_A_notx_4_port); U310 : inv port map( inb => mult_125_G2_A_not_5_port, outb => mult_125_G2_A_notx_5_port); U311 : inv port map( inb => mult_125_G2_A_not_6_port, outb => mult_125_G2_A_notx_6_port); U312 : inv port map( inb => mult_125_G2_A_not_7_port, outb => mult_125_G2_A_notx_7_port); U313 : inv port map( inb => mult_125_G2_A_not_8_port, outb => mult_125_G2_A_notx_8_port); U314 : inv port map( inb => mult_125_G2_A_not_9_port, outb => mult_125_G2_A_notx_9_port); U315 : inv port map( inb => mult_125_G2_A_not_10_port, outb => mult_125_G2_A_notx_10_port); U316 : inv port map( inb => mult_125_G2_A_not_11_port, outb => mult_125_G2_A_notx_11_port); U317 : inv port map( inb => mult_125_G2_A_not_12_port, outb => mult_125_G2_A_notx_12_port); U318 : inv port map( inb => mult_125_G2_A_not_13_port, outb => mult_125_G2_A_notx_13_port); U319 : inv port map( inb => mult_125_G2_A_not_14_port, outb => mult_125_G2_A_notx_14_port); U320 : inv port map( inb => mult_125_G2_B_not_0_port, outb => mult_125_G2_B_notx_0_port); U321 : inv port map( inb => mult_125_G2_B_not_1_port, outb => mult_125_G2_B_notx_1_port); U322 : inv port map( inb => mult_125_G2_B_not_2_port, outb => mult_125_G2_B_notx_2_port); U323 : inv port map( inb => mult_125_G2_B_not_3_port, outb => mult_125_G2_B_notx_3_port); U324 : inv port map( inb => mult_125_G2_B_not_4_port, outb => mult_125_G2_B_notx_4_port); U325 : inv port map( inb => mult_125_G2_B_not_5_port, outb => mult_125_G2_B_notx_5_port); U326 : inv port map( inb => mult_125_G2_B_not_6_port, outb => mult_125_G2_B_notx_6_port); U327 : inv port map( inb => mult_125_G2_B_not_7_port, outb => mult_125_G2_B_notx_7_port); U328 : inv port map( inb => mult_125_G2_B_not_8_port, outb => mult_125_G2_B_notx_8_port); U329 : inv port map( inb => mult_125_G2_B_not_9_port, outb => mult_125_G2_B_notx_9_port); U330 : inv port map( inb => mult_125_G2_B_not_10_port, outb => mult_125_G2_B_notx_10_port); U331 : inv port map( inb => mult_125_G2_B_not_11_port, outb => mult_125_G2_B_notx_11_port); U332 : inv port map( inb => mult_125_G2_B_not_12_port, outb => mult_125_G2_B_notx_12_port); U333 : inv port map( inb => mult_125_G2_B_not_13_port, outb => mult_125_G2_B_notx_13_port); U334 : inv port map( inb => mult_125_G2_B_not_14_port, outb => mult_125_G2_B_notx_14_port); U335 : inv port map( inb => input_sample_mem_15_port, outb => n5661); U336 : inv port map( inb => coefficient_mem_array_0_15_port, outb => n5662); U337 : inv port map( inb => mult_125_B_not_15_port, outb => n5663); U338 : inv port map( inb => mult_125_A_not_15_port, outb => n5664); U339 : inv port map( inb => mult_125_A_not_0_port, outb => mult_125_A_notx_0_port); U340 : inv port map( inb => mult_125_A_not_1_port, outb => mult_125_A_notx_1_port); U341 : inv port map( inb => mult_125_A_not_2_port, outb => mult_125_A_notx_2_port); U342 : inv port map( inb => mult_125_A_not_3_port, outb => mult_125_A_notx_3_port); U343 : inv port map( inb => mult_125_A_not_4_port, outb => mult_125_A_notx_4_port); U344 : inv port map( inb => mult_125_A_not_5_port, outb => mult_125_A_notx_5_port); U345 : inv port map( inb => mult_125_A_not_6_port, outb => mult_125_A_notx_6_port); U346 : inv port map( inb => mult_125_A_not_7_port, outb => mult_125_A_notx_7_port); U347 : inv port map( inb => mult_125_A_not_8_port, outb => mult_125_A_notx_8_port); U348 : inv port map( inb => mult_125_A_not_9_port, outb => mult_125_A_notx_9_port); U349 : inv port map( inb => mult_125_A_not_10_port, outb => mult_125_A_notx_10_port); U350 : inv port map( inb => mult_125_A_not_11_port, outb => mult_125_A_notx_11_port); U351 : inv port map( inb => mult_125_A_not_12_port, outb => mult_125_A_notx_12_port); U352 : inv port map( inb => mult_125_A_not_13_port, outb => mult_125_A_notx_13_port); U353 : inv port map( inb => mult_125_A_not_14_port, outb => mult_125_A_notx_14_port); U354 : inv port map( inb => mult_125_B_not_0_port, outb => mult_125_B_notx_0_port); U355 : inv port map( inb => mult_125_B_not_1_port, outb => mult_125_B_notx_1_port); U356 : inv port map( inb => mult_125_B_not_2_port, outb => mult_125_B_notx_2_port); U357 : inv port map( inb => mult_125_B_not_3_port, outb => mult_125_B_notx_3_port); U358 : inv port map( inb => mult_125_B_not_4_port, outb => mult_125_B_notx_4_port); U359 : inv port map( inb => mult_125_B_not_5_port, outb => mult_125_B_notx_5_port); U360 : inv port map( inb => mult_125_B_not_6_port, outb => mult_125_B_notx_6_port); U361 : inv port map( inb => mult_125_B_not_7_port, outb => mult_125_B_notx_7_port); U362 : inv port map( inb => mult_125_B_not_8_port, outb => mult_125_B_notx_8_port); U363 : inv port map( inb => mult_125_B_not_9_port, outb => mult_125_B_notx_9_port); U364 : inv port map( inb => mult_125_B_not_10_port, outb => mult_125_B_notx_10_port); U365 : inv port map( inb => mult_125_B_not_11_port, outb => mult_125_B_notx_11_port); U366 : inv port map( inb => mult_125_B_not_12_port, outb => mult_125_B_notx_12_port); U367 : inv port map( inb => mult_125_B_not_13_port, outb => mult_125_B_notx_13_port); U368 : inv port map( inb => mult_125_B_not_14_port, outb => mult_125_B_notx_14_port); U369 : inv port map( inb => input_sample_mem_15_port, outb => n5536); U370 : inv port map( inb => coefficient_mem_array_3_15_port, outb => n5537); U371 : inv port map( inb => mult_125_G4_B_not_15_port, outb => n5538); U372 : inv port map( inb => mult_125_G4_A_not_15_port, outb => n5539); U373 : inv port map( inb => mult_125_G4_A_not_0_port, outb => mult_125_G4_A_notx_0_port); U374 : inv port map( inb => mult_125_G4_A_not_1_port, outb => mult_125_G4_A_notx_1_port); U375 : inv port map( inb => mult_125_G4_A_not_2_port, outb => mult_125_G4_A_notx_2_port); U376 : inv port map( inb => mult_125_G4_A_not_3_port, outb => mult_125_G4_A_notx_3_port); U377 : inv port map( inb => mult_125_G4_A_not_4_port, outb => mult_125_G4_A_notx_4_port); U378 : inv port map( inb => mult_125_G4_A_not_5_port, outb => mult_125_G4_A_notx_5_port); U379 : inv port map( inb => mult_125_G4_A_not_6_port, outb => mult_125_G4_A_notx_6_port); U380 : inv port map( inb => mult_125_G4_A_not_7_port, outb => mult_125_G4_A_notx_7_port); U381 : inv port map( inb => mult_125_G4_A_not_8_port, outb => mult_125_G4_A_notx_8_port); U382 : inv port map( inb => mult_125_G4_A_not_9_port, outb => mult_125_G4_A_notx_9_port); U383 : inv port map( inb => mult_125_G4_A_not_10_port, outb => mult_125_G4_A_notx_10_port); U384 : inv port map( inb => mult_125_G4_A_not_11_port, outb => mult_125_G4_A_notx_11_port); U385 : inv port map( inb => mult_125_G4_A_not_12_port, outb => mult_125_G4_A_notx_12_port); U386 : inv port map( inb => mult_125_G4_A_not_13_port, outb => mult_125_G4_A_notx_13_port); U387 : inv port map( inb => mult_125_G4_A_not_14_port, outb => mult_125_G4_A_notx_14_port); U388 : inv port map( inb => mult_125_G4_B_not_0_port, outb => mult_125_G4_B_notx_0_port); U389 : inv port map( inb => mult_125_G4_B_not_1_port, outb => mult_125_G4_B_notx_1_port); U390 : inv port map( inb => mult_125_G4_B_not_2_port, outb => mult_125_G4_B_notx_2_port); U391 : inv port map( inb => mult_125_G4_B_not_3_port, outb => mult_125_G4_B_notx_3_port); U392 : inv port map( inb => mult_125_G4_B_not_4_port, outb => mult_125_G4_B_notx_4_port); U393 : inv port map( inb => mult_125_G4_B_not_5_port, outb => mult_125_G4_B_notx_5_port); U394 : inv port map( inb => mult_125_G4_B_not_6_port, outb => mult_125_G4_B_notx_6_port); U395 : inv port map( inb => mult_125_G4_B_not_7_port, outb => mult_125_G4_B_notx_7_port); U396 : inv port map( inb => mult_125_G4_B_not_8_port, outb => mult_125_G4_B_notx_8_port); U397 : inv port map( inb => mult_125_G4_B_not_9_port, outb => mult_125_G4_B_notx_9_port); U398 : inv port map( inb => mult_125_G4_B_not_10_port, outb => mult_125_G4_B_notx_10_port); U399 : inv port map( inb => mult_125_G4_B_not_11_port, outb => mult_125_G4_B_notx_11_port); U400 : inv port map( inb => mult_125_G4_B_not_12_port, outb => mult_125_G4_B_notx_12_port); U401 : inv port map( inb => mult_125_G4_B_not_13_port, outb => mult_125_G4_B_notx_13_port); U402 : inv port map( inb => mult_125_G4_B_not_14_port, outb => mult_125_G4_B_notx_14_port); U403 : inv port map( inb => n5540, outb => mult_125_G4_FS_1_TEMP_P_0_0_0_port); U404 : inv port map( inb => n5660, outb => mult_125_G4_FS_1_C_1_4_0_port); U405 : inv port map( inb => n5665, outb => mult_125_FS_1_TEMP_P_0_0_0_port); U406 : inv port map( inb => n5785, outb => mult_125_FS_1_C_1_4_0_port); U407 : inv port map( inb => n5790, outb => mult_125_G2_FS_1_TEMP_P_0_0_0_port); U408 : inv port map( inb => n5910, outb => mult_125_G2_FS_1_C_1_4_0_port); U409 : inv port map( inb => n5915, outb => mult_125_G3_FS_1_TEMP_P_0_0_0_port); U410 : inv port map( inb => n6035, outb => mult_125_G3_FS_1_C_1_4_0_port); U411 : inv port map( inb => mult_125_FS_1_TEMP_P_0_0_0_port, outb => n5666); U412 : inv port map( inb => n5667, outb => mult_125_FS_1_P_0_0_1_port); U413 : inv port map( inb => mult_125_FS_1_P_0_0_1_port, outb => n5668); U414 : inv port map( inb => n5669, outb => mult_125_FS_1_P_0_0_2_port); U415 : inv port map( inb => mult_125_FS_1_P_0_0_2_port, outb => n5670); U416 : inv port map( inb => n5671, outb => mult_125_FS_1_P_0_0_3_port); U417 : inv port map( inb => mult_125_FS_1_P_0_0_3_port, outb => n5672); U418 : inv port map( inb => n5673, outb => mult_125_FS_1_TEMP_P_0_1_0_port); U419 : inv port map( inb => mult_125_FS_1_TEMP_P_0_1_0_port, outb => n5674); U420 : inv port map( inb => n5675, outb => mult_125_FS_1_P_0_1_1_port); U421 : inv port map( inb => mult_125_FS_1_P_0_1_1_port, outb => n5676); U422 : inv port map( inb => n5677, outb => mult_125_FS_1_P_0_1_2_port); U423 : inv port map( inb => mult_125_FS_1_P_0_1_2_port, outb => n5678); U424 : inv port map( inb => n5679, outb => mult_125_FS_1_P_0_1_3_port); U425 : inv port map( inb => mult_125_FS_1_P_0_1_3_port, outb => n5680); U426 : inv port map( inb => n5681, outb => mult_125_FS_1_TEMP_P_0_2_0_port); U427 : inv port map( inb => mult_125_FS_1_TEMP_P_0_2_0_port, outb => n5682); U428 : inv port map( inb => n5683, outb => mult_125_FS_1_P_0_2_1_port); U429 : inv port map( inb => mult_125_FS_1_P_0_2_1_port, outb => n5684); U430 : inv port map( inb => n5685, outb => mult_125_FS_1_P_0_2_2_port); U431 : inv port map( inb => mult_125_FS_1_P_0_2_2_port, outb => n5686); U432 : inv port map( inb => n5687, outb => mult_125_FS_1_P_0_2_3_port); U433 : inv port map( inb => mult_125_FS_1_P_0_2_3_port, outb => n5688); U434 : inv port map( inb => n5775, outb => mult_125_FS_1_G_2_0_0_port); U435 : inv port map( inb => n5689, outb => mult_125_FS_1_TEMP_P_0_3_0_port); U436 : inv port map( inb => mult_125_FS_1_TEMP_P_0_3_0_port, outb => n5690); U437 : inv port map( inb => n5691, outb => mult_125_FS_1_P_0_3_1_port); U438 : inv port map( inb => mult_125_FS_1_P_0_3_1_port, outb => n5692); U439 : inv port map( inb => mult_125_FS_1_G_n_int_0_3_2_port, outb => mult_125_FS_1_C_1_3_3_port); U440 : inv port map( inb => mult_125_FS_1_G_n_int_0_3_2_port, outb => mult_125_FS_1_TEMP_G_0_3_2_port); U441 : inv port map( inb => mult_125_G2_FS_1_TEMP_P_0_0_0_port, outb => n5791); U442 : inv port map( inb => n5792, outb => mult_125_G2_FS_1_P_0_0_1_port); U443 : inv port map( inb => mult_125_G2_FS_1_P_0_0_1_port, outb => n5793); U444 : inv port map( inb => n5794, outb => mult_125_G2_FS_1_P_0_0_2_port); U445 : inv port map( inb => mult_125_G2_FS_1_P_0_0_2_port, outb => n5795); U446 : inv port map( inb => n5796, outb => mult_125_G2_FS_1_P_0_0_3_port); U447 : inv port map( inb => mult_125_G2_FS_1_P_0_0_3_port, outb => n5797); U448 : inv port map( inb => n5798, outb => mult_125_G2_FS_1_TEMP_P_0_1_0_port); U449 : inv port map( inb => mult_125_G2_FS_1_TEMP_P_0_1_0_port, outb => n5799); U450 : inv port map( inb => n5800, outb => mult_125_G2_FS_1_P_0_1_1_port); U451 : inv port map( inb => mult_125_G2_FS_1_P_0_1_1_port, outb => n5801); U452 : inv port map( inb => n5802, outb => mult_125_G2_FS_1_P_0_1_2_port); U453 : inv port map( inb => mult_125_G2_FS_1_P_0_1_2_port, outb => n5803); U454 : inv port map( inb => n5804, outb => mult_125_G2_FS_1_P_0_1_3_port); U455 : inv port map( inb => mult_125_G2_FS_1_P_0_1_3_port, outb => n5805); U456 : inv port map( inb => n5806, outb => mult_125_G2_FS_1_TEMP_P_0_2_0_port); U457 : inv port map( inb => mult_125_G2_FS_1_TEMP_P_0_2_0_port, outb => n5807); U458 : inv port map( inb => n5808, outb => mult_125_G2_FS_1_P_0_2_1_port); U459 : inv port map( inb => mult_125_G2_FS_1_P_0_2_1_port, outb => n5809); U460 : inv port map( inb => n5810, outb => mult_125_G2_FS_1_P_0_2_2_port); U461 : inv port map( inb => mult_125_G2_FS_1_P_0_2_2_port, outb => n5811); U462 : inv port map( inb => n5812, outb => mult_125_G2_FS_1_P_0_2_3_port); U463 : inv port map( inb => mult_125_G2_FS_1_P_0_2_3_port, outb => n5813); U464 : inv port map( inb => n5900, outb => mult_125_G2_FS_1_G_2_0_0_port); U465 : inv port map( inb => n5814, outb => mult_125_G2_FS_1_TEMP_P_0_3_0_port); U466 : inv port map( inb => mult_125_G2_FS_1_TEMP_P_0_3_0_port, outb => n5815); U467 : inv port map( inb => n5816, outb => mult_125_G2_FS_1_P_0_3_1_port); U468 : inv port map( inb => mult_125_G2_FS_1_P_0_3_1_port, outb => n5817); U469 : inv port map( inb => mult_125_G2_FS_1_G_n_int_0_3_2_port, outb => mult_125_G2_FS_1_C_1_3_3_port); U470 : inv port map( inb => mult_125_G2_FS_1_G_n_int_0_3_2_port, outb => mult_125_G2_FS_1_TEMP_G_0_3_2_port); U471 : inv port map( inb => mult_125_G3_FS_1_TEMP_P_0_0_0_port, outb => n5916); U472 : inv port map( inb => n5917, outb => mult_125_G3_FS_1_P_0_0_1_port); U473 : inv port map( inb => mult_125_G3_FS_1_P_0_0_1_port, outb => n5918); U474 : inv port map( inb => n5919, outb => mult_125_G3_FS_1_P_0_0_2_port); U475 : inv port map( inb => mult_125_G3_FS_1_P_0_0_2_port, outb => n5920); U476 : inv port map( inb => n5921, outb => mult_125_G3_FS_1_P_0_0_3_port); U477 : inv port map( inb => mult_125_G3_FS_1_P_0_0_3_port, outb => n5922); U478 : inv port map( inb => n5923, outb => mult_125_G3_FS_1_TEMP_P_0_1_0_port); U479 : inv port map( inb => mult_125_G3_FS_1_TEMP_P_0_1_0_port, outb => n5924); U480 : inv port map( inb => n5925, outb => mult_125_G3_FS_1_P_0_1_1_port); U481 : inv port map( inb => mult_125_G3_FS_1_P_0_1_1_port, outb => n5926); U482 : inv port map( inb => n5927, outb => mult_125_G3_FS_1_P_0_1_2_port); U483 : inv port map( inb => mult_125_G3_FS_1_P_0_1_2_port, outb => n5928); U484 : inv port map( inb => n5929, outb => mult_125_G3_FS_1_P_0_1_3_port); U485 : inv port map( inb => mult_125_G3_FS_1_P_0_1_3_port, outb => n5930); U486 : inv port map( inb => n5931, outb => mult_125_G3_FS_1_TEMP_P_0_2_0_port); U487 : inv port map( inb => mult_125_G3_FS_1_TEMP_P_0_2_0_port, outb => n5932); U488 : inv port map( inb => n5933, outb => mult_125_G3_FS_1_P_0_2_1_port); U489 : inv port map( inb => mult_125_G3_FS_1_P_0_2_1_port, outb => n5934); U490 : inv port map( inb => n5935, outb => mult_125_G3_FS_1_P_0_2_2_port); U491 : inv port map( inb => mult_125_G3_FS_1_P_0_2_2_port, outb => n5936); U492 : inv port map( inb => n5937, outb => mult_125_G3_FS_1_P_0_2_3_port); U493 : inv port map( inb => mult_125_G3_FS_1_P_0_2_3_port, outb => n5938); U494 : inv port map( inb => n6025, outb => mult_125_G3_FS_1_G_2_0_0_port); U495 : inv port map( inb => n5939, outb => mult_125_G3_FS_1_TEMP_P_0_3_0_port); U496 : inv port map( inb => mult_125_G3_FS_1_TEMP_P_0_3_0_port, outb => n5940); U497 : inv port map( inb => n5941, outb => mult_125_G3_FS_1_P_0_3_1_port); U498 : inv port map( inb => mult_125_G3_FS_1_P_0_3_1_port, outb => n5942); U499 : inv port map( inb => mult_125_G3_FS_1_G_n_int_0_3_2_port, outb => mult_125_G3_FS_1_C_1_3_3_port); U500 : inv port map( inb => mult_125_G3_FS_1_G_n_int_0_3_2_port, outb => mult_125_G3_FS_1_TEMP_G_0_3_2_port); U501 : inv port map( inb => mult_125_G4_FS_1_TEMP_P_0_0_0_port, outb => n5541); U502 : inv port map( inb => n5542, outb => mult_125_G4_FS_1_P_0_0_1_port); U503 : inv port map( inb => mult_125_G4_FS_1_P_0_0_1_port, outb => n5543); U504 : inv port map( inb => n5544, outb => mult_125_G4_FS_1_P_0_0_2_port); U505 : inv port map( inb => mult_125_G4_FS_1_P_0_0_2_port, outb => n5545); U506 : inv port map( inb => n5546, outb => mult_125_G4_FS_1_P_0_0_3_port); U507 : inv port map( inb => mult_125_G4_FS_1_P_0_0_3_port, outb => n5547); U508 : inv port map( inb => n5548, outb => mult_125_G4_FS_1_TEMP_P_0_1_0_port); U509 : inv port map( inb => mult_125_G4_FS_1_TEMP_P_0_1_0_port, outb => n5549); U510 : inv port map( inb => n5550, outb => mult_125_G4_FS_1_P_0_1_1_port); U511 : inv port map( inb => mult_125_G4_FS_1_P_0_1_1_port, outb => n5551); U512 : inv port map( inb => n5552, outb => mult_125_G4_FS_1_P_0_1_2_port); U513 : inv port map( inb => mult_125_G4_FS_1_P_0_1_2_port, outb => n5553); U514 : inv port map( inb => n5554, outb => mult_125_G4_FS_1_P_0_1_3_port); U515 : inv port map( inb => mult_125_G4_FS_1_P_0_1_3_port, outb => n5555); U516 : inv port map( inb => n5556, outb => mult_125_G4_FS_1_TEMP_P_0_2_0_port); U517 : inv port map( inb => mult_125_G4_FS_1_TEMP_P_0_2_0_port, outb => n5557); U518 : inv port map( inb => n5558, outb => mult_125_G4_FS_1_P_0_2_1_port); U519 : inv port map( inb => mult_125_G4_FS_1_P_0_2_1_port, outb => n5559); U520 : inv port map( inb => n5560, outb => mult_125_G4_FS_1_P_0_2_2_port); U521 : inv port map( inb => mult_125_G4_FS_1_P_0_2_2_port, outb => n5561); U522 : inv port map( inb => n5562, outb => mult_125_G4_FS_1_P_0_2_3_port); U523 : inv port map( inb => mult_125_G4_FS_1_P_0_2_3_port, outb => n5563); U524 : inv port map( inb => n5650, outb => mult_125_G4_FS_1_G_2_0_0_port); U525 : inv port map( inb => n5564, outb => mult_125_G4_FS_1_TEMP_P_0_3_0_port); U526 : inv port map( inb => mult_125_G4_FS_1_TEMP_P_0_3_0_port, outb => n5565); U527 : inv port map( inb => n5566, outb => mult_125_G4_FS_1_P_0_3_1_port); U528 : inv port map( inb => mult_125_G4_FS_1_P_0_3_1_port, outb => n5567); U529 : inv port map( inb => mult_125_G4_FS_1_G_n_int_0_3_2_port, outb => mult_125_G4_FS_1_C_1_3_3_port); U530 : inv port map( inb => mult_125_G4_FS_1_G_n_int_0_3_2_port, outb => mult_125_G4_FS_1_TEMP_G_0_3_2_port); U531 : oai22 port map( a => mult_125_G4_QB, b => mult_125_G4_ab_15_15_port, c => mult_125_G4_QA, d => n240, outb => mult_125_G4_A1_29_port); U532 : nor2 port map( a => n241, b => n242, outb => mult_125_G4_A2_29_port); U533 : nor2 port map( a => n243, b => n244, outb => mult_125_G4_A2_28_port); U534 : nor2 port map( a => n245, b => n246, outb => mult_125_G4_A2_27_port); U535 : nor2 port map( a => n247, b => n248, outb => mult_125_G4_A2_26_port); U536 : nor2 port map( a => n249, b => n250, outb => mult_125_G4_A2_25_port); U537 : nor2 port map( a => n251, b => n252, outb => mult_125_G4_A2_24_port); U538 : nor2 port map( a => n253, b => n254, outb => mult_125_G4_A2_23_port); U539 : nor2 port map( a => n255, b => n256, outb => mult_125_G4_A2_22_port); U540 : nor2 port map( a => n257, b => n258, outb => mult_125_G4_A2_21_port); U541 : nor2 port map( a => n259, b => n260, outb => mult_125_G4_A2_20_port); U542 : nor2 port map( a => n261, b => n262, outb => mult_125_G4_A2_19_port); U543 : nor2 port map( a => n263, b => n264, outb => mult_125_G4_A2_18_port); U544 : nand2 port map( a => n266, b => n267, outb => n265); U545 : nor2 port map( a => n268, b => n269, outb => mult_125_G4_A2_16_port); U546 : nor2 port map( a => n270, b => n271, outb => mult_125_G4_A2_15_port); U547 : oai22 port map( a => n272, b => n273, c => n274, d => n275, outb => mult_125_G4_A2_14_port); U548 : oai22 port map( a => mult_125_QB, b => mult_125_ab_15_15_port, c => mult_125_QA, d => n276, outb => mult_125_A1_29_port) ; U549 : nor2 port map( a => n277, b => n278, outb => mult_125_A2_29_port); U550 : nor2 port map( a => n279, b => n280, outb => mult_125_A2_28_port); U551 : nor2 port map( a => n281, b => n282, outb => mult_125_A2_27_port); U552 : nor2 port map( a => n283, b => n284, outb => mult_125_A2_26_port); U553 : nor2 port map( a => n285, b => n286, outb => mult_125_A2_25_port); U554 : nor2 port map( a => n287, b => n288, outb => mult_125_A2_24_port); U555 : nor2 port map( a => n289, b => n290, outb => mult_125_A2_23_port); U556 : nor2 port map( a => n291, b => n292, outb => mult_125_A2_22_port); U557 : nor2 port map( a => n293, b => n294, outb => mult_125_A2_21_port); U558 : nor2 port map( a => n295, b => n296, outb => mult_125_A2_20_port); U559 : nor2 port map( a => n297, b => n298, outb => mult_125_A2_19_port); U560 : nor2 port map( a => n299, b => n300, outb => mult_125_A2_18_port); U561 : nand2 port map( a => n302, b => n303, outb => n301); U562 : nor2 port map( a => n304, b => n305, outb => mult_125_A2_16_port); U563 : nor2 port map( a => n306, b => n307, outb => mult_125_A2_15_port); U564 : oai22 port map( a => n308, b => n309, c => n310, d => n311, outb => mult_125_A2_14_port); U565 : oai22 port map( a => mult_125_G2_QB, b => mult_125_G2_ab_15_15_port, c => mult_125_G2_QA, d => n312, outb => mult_125_G2_A1_29_port); U566 : nor2 port map( a => n313, b => n314, outb => mult_125_G2_A2_29_port); U567 : nor2 port map( a => n315, b => n316, outb => mult_125_G2_A2_28_port); U568 : nor2 port map( a => n317, b => n318, outb => mult_125_G2_A2_27_port); U569 : nor2 port map( a => n319, b => n320, outb => mult_125_G2_A2_26_port); U570 : nor2 port map( a => n321, b => n322, outb => mult_125_G2_A2_25_port); U571 : nor2 port map( a => n323, b => n324, outb => mult_125_G2_A2_24_port); U572 : nor2 port map( a => n325, b => n326, outb => mult_125_G2_A2_23_port); U573 : nor2 port map( a => n327, b => n328, outb => mult_125_G2_A2_22_port); U574 : nor2 port map( a => n329, b => n330, outb => mult_125_G2_A2_21_port); U575 : nor2 port map( a => n331, b => n332, outb => mult_125_G2_A2_20_port); U576 : nor2 port map( a => n333, b => n334, outb => mult_125_G2_A2_19_port); U577 : nor2 port map( a => n335, b => n336, outb => mult_125_G2_A2_18_port); U578 : nand2 port map( a => n338, b => n339, outb => n337); U579 : nor2 port map( a => n340, b => n341, outb => mult_125_G2_A2_16_port); U580 : nor2 port map( a => n342, b => n343, outb => mult_125_G2_A2_15_port); U581 : oai22 port map( a => n344, b => n345, c => n346, d => n347, outb => mult_125_G2_A2_14_port); U582 : oai22 port map( a => mult_125_G3_QB, b => mult_125_G3_ab_15_15_port, c => mult_125_G3_QA, d => n348, outb => mult_125_G3_A1_29_port); U583 : nor2 port map( a => n349, b => n350, outb => mult_125_G3_A2_29_port); U584 : nor2 port map( a => n351, b => n352, outb => mult_125_G3_A2_28_port); U585 : nor2 port map( a => n353, b => n354, outb => mult_125_G3_A2_27_port); U586 : nor2 port map( a => n355, b => n356, outb => mult_125_G3_A2_26_port); U587 : nor2 port map( a => n357, b => n358, outb => mult_125_G3_A2_25_port); U588 : nor2 port map( a => n359, b => n360, outb => mult_125_G3_A2_24_port); U589 : nor2 port map( a => n361, b => n362, outb => mult_125_G3_A2_23_port); U590 : nor2 port map( a => n363, b => n364, outb => mult_125_G3_A2_22_port); U591 : nor2 port map( a => n365, b => n366, outb => mult_125_G3_A2_21_port); U592 : nor2 port map( a => n367, b => n368, outb => mult_125_G3_A2_20_port); U593 : nor2 port map( a => n369, b => n370, outb => mult_125_G3_A2_19_port); U594 : nor2 port map( a => n371, b => n372, outb => mult_125_G3_A2_18_port); U595 : nand2 port map( a => n374, b => n375, outb => n373); U596 : nor2 port map( a => n376, b => n377, outb => mult_125_G3_A2_16_port); U597 : nor2 port map( a => n378, b => n379, outb => mult_125_G3_A2_15_port); U598 : oai22 port map( a => n380, b => n381, c => n382, d => n383, outb => mult_125_G3_A2_14_port); U599 : nor2 port map( a => mult_125_G4_ab_1_15_port, b => mult_125_G4_ab_2_14_port, outb => n384); U600 : nor2 port map( a => mult_125_G4_ab_2_15_port, b => mult_125_G4_ab_3_14_port, outb => n385); U601 : nor2 port map( a => mult_125_G4_ab_3_15_port, b => mult_125_G4_ab_4_14_port, outb => n386); U602 : nor2 port map( a => mult_125_G4_ab_4_15_port, b => mult_125_G4_ab_5_14_port, outb => n387); U603 : nor2 port map( a => mult_125_G4_ab_5_15_port, b => mult_125_G4_ab_6_14_port, outb => n388); U604 : nor2 port map( a => mult_125_G4_ab_6_15_port, b => mult_125_G4_ab_7_14_port, outb => n389); U605 : nor2 port map( a => mult_125_G4_ab_7_15_port, b => mult_125_G4_ab_8_14_port, outb => n390); U606 : nor2 port map( a => mult_125_G4_ab_8_15_port, b => mult_125_G4_ab_9_14_port, outb => n391); U607 : nor2 port map( a => mult_125_G4_ab_9_15_port, b => mult_125_G4_ab_10_14_port, outb => n392); U608 : nor2 port map( a => mult_125_G4_ab_10_15_port, b => mult_125_G4_ab_11_14_port, outb => n393); U609 : nor2 port map( a => mult_125_G4_ab_11_15_port, b => mult_125_G4_ab_12_14_port, outb => n394); U610 : nor2 port map( a => mult_125_G4_ab_12_15_port, b => mult_125_G4_ab_13_14_port, outb => n395); U611 : nor2 port map( a => mult_125_G4_ab_13_15_port, b => mult_125_G4_ab_14_14_port, outb => n396); U612 : nor2 port map( a => mult_125_G4_ab_14_15_port, b => mult_125_G4_ab_15_14_port, outb => n397); U613 : nand2 port map( a => n399, b => n400, outb => n398); U614 : nand2 port map( a => n402, b => n403, outb => n401); U615 : nor2 port map( a => mult_125_G4_ab_4_13_port, b => n405, outb => n404 ); U616 : nor2 port map( a => mult_125_G4_ab_5_13_port, b => n407, outb => n406 ); U617 : nor2 port map( a => mult_125_G4_ab_6_13_port, b => n409, outb => n408 ); U618 : nor2 port map( a => mult_125_G4_ab_7_13_port, b => n411, outb => n410 ); U619 : nor2 port map( a => mult_125_G4_ab_8_13_port, b => n413, outb => n412 ); U620 : nor2 port map( a => mult_125_G4_ab_9_13_port, b => n415, outb => n414 ); U621 : nor2 port map( a => mult_125_G4_ab_10_13_port, b => n417, outb => n416); U622 : nor2 port map( a => mult_125_G4_ab_11_13_port, b => n419, outb => n418); U623 : nor2 port map( a => mult_125_G4_ab_12_13_port, b => n421, outb => n420); U624 : nor2 port map( a => mult_125_G4_ab_13_13_port, b => n423, outb => n422); U625 : nor2 port map( a => mult_125_G4_ab_14_13_port, b => n425, outb => n424); U626 : nor2 port map( a => mult_125_G4_ab_15_13_port, b => n427, outb => n426); U627 : nand2 port map( a => n429, b => n430, outb => n428); U628 : nor2 port map( a => mult_125_G4_ab_3_12_port, b => n432, outb => n431 ); U629 : nor2 port map( a => mult_125_G4_ab_4_12_port, b => n434, outb => n433 ); U630 : nor2 port map( a => mult_125_G4_ab_5_12_port, b => n436, outb => n435 ); U631 : nor2 port map( a => mult_125_G4_ab_6_12_port, b => n438, outb => n437 ); U632 : nor2 port map( a => mult_125_G4_ab_7_12_port, b => n440, outb => n439 ); U633 : nor2 port map( a => mult_125_G4_ab_8_12_port, b => n442, outb => n441 ); U634 : nor2 port map( a => mult_125_G4_ab_9_12_port, b => n444, outb => n443 ); U635 : nor2 port map( a => mult_125_G4_ab_10_12_port, b => n446, outb => n445); U636 : nor2 port map( a => mult_125_G4_ab_11_12_port, b => n448, outb => n447); U637 : nor2 port map( a => mult_125_G4_ab_12_12_port, b => n450, outb => n449); U638 : nor2 port map( a => mult_125_G4_ab_13_12_port, b => n452, outb => n451); U639 : nor2 port map( a => mult_125_G4_ab_14_12_port, b => n454, outb => n453); U640 : nor2 port map( a => mult_125_G4_ab_15_12_port, b => n456, outb => n455); U641 : nand2 port map( a => n458, b => n459, outb => n457); U642 : nand2 port map( a => n461, b => n462, outb => n460); U643 : nor2 port map( a => mult_125_G4_ab_4_11_port, b => n464, outb => n463 ); U644 : nor2 port map( a => mult_125_G4_ab_5_11_port, b => n466, outb => n465 ); U645 : nor2 port map( a => mult_125_G4_ab_6_11_port, b => n468, outb => n467 ); U646 : nor2 port map( a => mult_125_G4_ab_7_11_port, b => n470, outb => n469 ); U647 : nor2 port map( a => mult_125_G4_ab_8_11_port, b => n472, outb => n471 ); U648 : nor2 port map( a => mult_125_G4_ab_9_11_port, b => n474, outb => n473 ); U649 : nor2 port map( a => mult_125_G4_ab_10_11_port, b => n476, outb => n475); U650 : nor2 port map( a => mult_125_G4_ab_11_11_port, b => n478, outb => n477); U651 : nor2 port map( a => mult_125_G4_ab_12_11_port, b => n480, outb => n479); U652 : nor2 port map( a => mult_125_G4_ab_13_11_port, b => n482, outb => n481); U653 : nor2 port map( a => mult_125_G4_ab_14_11_port, b => n484, outb => n483); U654 : nand2 port map( a => n486, b => n487, outb => n485); U655 : nand2 port map( a => n489, b => n490, outb => n488); U656 : nor2 port map( a => mult_125_G4_ab_3_10_port, b => n492, outb => n491 ); U657 : nor2 port map( a => mult_125_G4_ab_4_10_port, b => n494, outb => n493 ); U658 : nand2 port map( a => n496, b => n497, outb => n495); U659 : nor2 port map( a => mult_125_G4_ab_6_10_port, b => n499, outb => n498 ); U660 : nor2 port map( a => mult_125_G4_ab_7_10_port, b => n501, outb => n500 ); U661 : nor2 port map( a => mult_125_G4_ab_8_10_port, b => n503, outb => n502 ); U662 : nor2 port map( a => mult_125_G4_ab_9_10_port, b => n505, outb => n504 ); U663 : nor2 port map( a => mult_125_G4_ab_10_10_port, b => n507, outb => n506); U664 : nor2 port map( a => mult_125_G4_ab_11_10_port, b => n509, outb => n508); U665 : nor2 port map( a => mult_125_G4_ab_12_10_port, b => n511, outb => n510); U666 : nor2 port map( a => mult_125_G4_ab_13_10_port, b => n513, outb => n512); U667 : nor2 port map( a => mult_125_G4_ab_14_10_port, b => n515, outb => n514); U668 : nor2 port map( a => mult_125_G4_ab_15_10_port, b => n517, outb => n516); U669 : nand2 port map( a => n519, b => n520, outb => n518); U670 : nor2 port map( a => mult_125_G4_ab_3_9_port, b => n522, outb => n521) ; U671 : nor2 port map( a => mult_125_G4_ab_4_9_port, b => n524, outb => n523) ; U672 : nor2 port map( a => mult_125_G4_ab_5_9_port, b => n526, outb => n525) ; U673 : nor2 port map( a => mult_125_G4_ab_6_9_port, b => n528, outb => n527) ; U674 : nor2 port map( a => mult_125_G4_ab_7_9_port, b => n530, outb => n529) ; U675 : nor2 port map( a => mult_125_G4_ab_8_9_port, b => n532, outb => n531) ; U676 : nor2 port map( a => mult_125_G4_ab_9_9_port, b => n534, outb => n533) ; U677 : nor2 port map( a => mult_125_G4_ab_10_9_port, b => n536, outb => n535 ); U678 : nor2 port map( a => mult_125_G4_ab_11_9_port, b => n538, outb => n537 ); U679 : nor2 port map( a => mult_125_G4_ab_12_9_port, b => n540, outb => n539 ); U680 : nor2 port map( a => mult_125_G4_ab_13_9_port, b => n542, outb => n541 ); U681 : nor2 port map( a => mult_125_G4_ab_14_9_port, b => n544, outb => n543 ); U682 : nand2 port map( a => n546, b => n547, outb => n545); U683 : nand2 port map( a => n549, b => n550, outb => n548); U684 : nor2 port map( a => mult_125_G4_ab_3_8_port, b => n552, outb => n551) ; U685 : nor2 port map( a => mult_125_G4_ab_4_8_port, b => n554, outb => n553) ; U686 : nor2 port map( a => mult_125_G4_ab_5_8_port, b => n556, outb => n555) ; U687 : nor2 port map( a => mult_125_G4_ab_6_8_port, b => n558, outb => n557) ; U688 : nor2 port map( a => mult_125_G4_ab_7_8_port, b => n560, outb => n559) ; U689 : nor2 port map( a => mult_125_G4_ab_8_8_port, b => n562, outb => n561) ; U690 : nor2 port map( a => mult_125_G4_ab_9_8_port, b => n564, outb => n563) ; U691 : nor2 port map( a => mult_125_G4_ab_10_8_port, b => n566, outb => n565 ); U692 : nor2 port map( a => mult_125_G4_ab_11_8_port, b => n568, outb => n567 ); U693 : nor2 port map( a => mult_125_G4_ab_12_8_port, b => n570, outb => n569 ); U694 : nor2 port map( a => mult_125_G4_ab_13_8_port, b => n572, outb => n571 ); U695 : nor2 port map( a => mult_125_G4_ab_14_8_port, b => n574, outb => n573 ); U696 : nor2 port map( a => mult_125_G4_ab_15_8_port, b => n576, outb => n575 ); U697 : nand2 port map( a => n578, b => n579, outb => n577); U698 : nand2 port map( a => n581, b => n582, outb => n580); U699 : nor2 port map( a => mult_125_G4_ab_4_7_port, b => n584, outb => n583) ; U700 : nor2 port map( a => mult_125_G4_ab_5_7_port, b => n586, outb => n585) ; U701 : nor2 port map( a => mult_125_G4_ab_6_7_port, b => n588, outb => n587) ; U702 : nor2 port map( a => mult_125_G4_ab_7_7_port, b => n590, outb => n589) ; U703 : nor2 port map( a => mult_125_G4_ab_8_7_port, b => n592, outb => n591) ; U704 : nor2 port map( a => mult_125_G4_ab_9_7_port, b => n594, outb => n593) ; U705 : nor2 port map( a => mult_125_G4_ab_10_7_port, b => n596, outb => n595 ); U706 : nor2 port map( a => mult_125_G4_ab_11_7_port, b => n598, outb => n597 ); U707 : nor2 port map( a => mult_125_G4_ab_12_7_port, b => n600, outb => n599 ); U708 : nor2 port map( a => mult_125_G4_ab_13_7_port, b => n602, outb => n601 ); U709 : nor2 port map( a => mult_125_G4_ab_14_7_port, b => n604, outb => n603 ); U710 : nand2 port map( a => n606, b => n607, outb => n605); U711 : nand2 port map( a => n609, b => n610, outb => n608); U712 : nor2 port map( a => mult_125_G4_ab_3_6_port, b => n612, outb => n611) ; U713 : nor2 port map( a => mult_125_G4_ab_4_6_port, b => n614, outb => n613) ; U714 : nand2 port map( a => n616, b => n617, outb => n615); U715 : nor2 port map( a => mult_125_G4_ab_6_6_port, b => n619, outb => n618) ; U716 : nor2 port map( a => mult_125_G4_ab_7_6_port, b => n621, outb => n620) ; U717 : nor2 port map( a => mult_125_G4_ab_8_6_port, b => n623, outb => n622) ; U718 : nand2 port map( a => n625, b => n626, outb => n624); U719 : nor2 port map( a => mult_125_G4_ab_10_6_port, b => n628, outb => n627 ); U720 : nor2 port map( a => mult_125_G4_ab_11_6_port, b => n630, outb => n629 ); U721 : nor2 port map( a => mult_125_G4_ab_12_6_port, b => n632, outb => n631 ); U722 : nor2 port map( a => mult_125_G4_ab_13_6_port, b => n634, outb => n633 ); U723 : nor2 port map( a => mult_125_G4_ab_14_6_port, b => n636, outb => n635 ); U724 : nor2 port map( a => mult_125_G4_ab_15_6_port, b => n638, outb => n637 ); U725 : nand2 port map( a => n640, b => n641, outb => n639); U726 : nand2 port map( a => n643, b => n644, outb => n642); U727 : nor2 port map( a => mult_125_G4_ab_4_5_port, b => n646, outb => n645) ; U728 : nor2 port map( a => mult_125_G4_ab_5_5_port, b => n648, outb => n647) ; U729 : nand2 port map( a => n650, b => n651, outb => n649); U730 : nor2 port map( a => mult_125_G4_ab_7_5_port, b => n653, outb => n652) ; U731 : nor2 port map( a => mult_125_G4_ab_8_5_port, b => n655, outb => n654) ; U732 : nor2 port map( a => mult_125_G4_ab_9_5_port, b => n657, outb => n656) ; U733 : nor2 port map( a => mult_125_G4_ab_10_5_port, b => n659, outb => n658 ); U734 : nor2 port map( a => mult_125_G4_ab_11_5_port, b => n661, outb => n660 ); U735 : nor2 port map( a => mult_125_G4_ab_12_5_port, b => n663, outb => n662 ); U736 : nor2 port map( a => mult_125_G4_ab_13_5_port, b => n665, outb => n664 ); U737 : nor2 port map( a => mult_125_G4_ab_14_5_port, b => n667, outb => n666 ); U738 : nand2 port map( a => n669, b => n670, outb => n668); U739 : nand2 port map( a => n672, b => n673, outb => n671); U740 : nor2 port map( a => mult_125_G4_ab_3_4_port, b => n675, outb => n674) ; U741 : nor2 port map( a => mult_125_G4_ab_4_4_port, b => n677, outb => n676) ; U742 : nand2 port map( a => n679, b => n680, outb => n678); U743 : nor2 port map( a => mult_125_G4_ab_6_4_port, b => n682, outb => n681) ; U744 : nand2 port map( a => n684, b => n685, outb => n683); U745 : nor2 port map( a => mult_125_G4_ab_8_4_port, b => n687, outb => n686) ; U746 : nor2 port map( a => mult_125_G4_ab_9_4_port, b => n689, outb => n688) ; U747 : nor2 port map( a => mult_125_G4_ab_10_4_port, b => n691, outb => n690 ); U748 : nand2 port map( a => n693, b => n694, outb => n692); U749 : nor2 port map( a => mult_125_G4_ab_12_4_port, b => n696, outb => n695 ); U750 : nor2 port map( a => mult_125_G4_ab_13_4_port, b => n698, outb => n697 ); U751 : nor2 port map( a => mult_125_G4_ab_14_4_port, b => n700, outb => n699 ); U752 : nand2 port map( a => n702, b => n703, outb => n701); U753 : nand2 port map( a => n705, b => n706, outb => n704); U754 : nand2 port map( a => n708, b => n709, outb => n707); U755 : nor2 port map( a => mult_125_G4_ab_4_3_port, b => n711, outb => n710) ; U756 : nor2 port map( a => mult_125_G4_ab_5_3_port, b => n713, outb => n712) ; U757 : nor2 port map( a => mult_125_G4_ab_6_3_port, b => n715, outb => n714) ; U758 : nor2 port map( a => mult_125_G4_ab_7_3_port, b => n717, outb => n716) ; U759 : nor2 port map( a => mult_125_G4_ab_8_3_port, b => n719, outb => n718) ; U760 : nor2 port map( a => mult_125_G4_ab_9_3_port, b => n721, outb => n720) ; U761 : nor2 port map( a => mult_125_G4_ab_10_3_port, b => n723, outb => n722 ); U762 : nor2 port map( a => mult_125_G4_ab_11_3_port, b => n725, outb => n724 ); U763 : nor2 port map( a => mult_125_G4_ab_12_3_port, b => n727, outb => n726 ); U764 : nor2 port map( a => mult_125_G4_ab_13_3_port, b => n729, outb => n728 ); U765 : nor2 port map( a => mult_125_G4_ab_14_3_port, b => n731, outb => n730 ); U766 : nor2 port map( a => mult_125_G4_ab_15_3_port, b => n733, outb => n732 ); U767 : nand2 port map( a => n735, b => n736, outb => n734); U768 : nor2 port map( a => mult_125_G4_ab_3_2_port, b => n738, outb => n737) ; U769 : nor2 port map( a => mult_125_G4_ab_4_2_port, b => n740, outb => n739) ; U770 : nor2 port map( a => mult_125_G4_ab_5_2_port, b => n742, outb => n741) ; U771 : nor2 port map( a => mult_125_G4_ab_6_2_port, b => n744, outb => n743) ; U772 : nand2 port map( a => n746, b => n747, outb => n745); U773 : nor2 port map( a => mult_125_G4_ab_8_2_port, b => n749, outb => n748) ; U774 : nor2 port map( a => mult_125_G4_ab_9_2_port, b => n751, outb => n750) ; U775 : nor2 port map( a => mult_125_G4_ab_10_2_port, b => n753, outb => n752 ); U776 : nor2 port map( a => mult_125_G4_ab_11_2_port, b => n755, outb => n754 ); U777 : nor2 port map( a => mult_125_G4_ab_12_2_port, b => n757, outb => n756 ); U778 : nor2 port map( a => mult_125_G4_ab_13_2_port, b => n759, outb => n758 ); U779 : nor2 port map( a => mult_125_G4_ab_14_2_port, b => n761, outb => n760 ); U780 : nor2 port map( a => mult_125_G4_ab_15_2_port, b => n763, outb => n762 ); U781 : nand2 port map( a => n765, b => n766, outb => n764); U782 : nor2 port map( a => mult_125_G4_ab_3_1_port, b => n768, outb => n767) ; U783 : nor2 port map( a => mult_125_G4_ab_4_1_port, b => n770, outb => n769) ; U784 : nor2 port map( a => mult_125_G4_ab_5_1_port, b => n772, outb => n771) ; U785 : nor2 port map( a => mult_125_G4_ab_6_1_port, b => n774, outb => n773) ; U786 : nor2 port map( a => mult_125_G4_ab_7_1_port, b => n776, outb => n775) ; U787 : nor2 port map( a => mult_125_G4_ab_8_1_port, b => n778, outb => n777) ; U788 : nor2 port map( a => mult_125_G4_ab_9_1_port, b => n780, outb => n779) ; U789 : nor2 port map( a => mult_125_G4_ab_10_1_port, b => n782, outb => n781 ); U790 : nor2 port map( a => mult_125_G4_ab_11_1_port, b => n784, outb => n783 ); U791 : nor2 port map( a => mult_125_G4_ab_12_1_port, b => n786, outb => n785 ); U792 : nor2 port map( a => mult_125_G4_ab_13_1_port, b => n788, outb => n787 ); U793 : nor2 port map( a => mult_125_G4_ab_14_1_port, b => n790, outb => n789 ); U794 : nor2 port map( a => mult_125_G4_ab_15_1_port, b => n792, outb => n791 ); U795 : nor2 port map( a => mult_125_G4_ab_2_0_port, b => n794, outb => n793) ; U796 : nor2 port map( a => mult_125_G4_ab_3_0_port, b => n796, outb => n795) ; U797 : nor2 port map( a => mult_125_G4_ab_4_0_port, b => n798, outb => n797) ; U798 : nor2 port map( a => mult_125_G4_ab_5_0_port, b => n800, outb => n799) ; U799 : nor2 port map( a => mult_125_G4_ab_6_0_port, b => n802, outb => n801) ; U800 : nor2 port map( a => mult_125_G4_ab_7_0_port, b => n804, outb => n803) ; U801 : nor2 port map( a => mult_125_G4_ab_8_0_port, b => n806, outb => n805) ; U802 : nor2 port map( a => mult_125_G4_ab_9_0_port, b => n808, outb => n807) ; U803 : nor2 port map( a => mult_125_G4_ab_10_0_port, b => n810, outb => n809 ); U804 : nor2 port map( a => mult_125_G4_ab_11_0_port, b => n812, outb => n811 ); U805 : nor2 port map( a => mult_125_G4_ab_12_0_port, b => n814, outb => n813 ); U806 : nor2 port map( a => mult_125_G4_ab_13_0_port, b => n816, outb => n815 ); U807 : nor2 port map( a => mult_125_G4_ab_14_0_port, b => n818, outb => n817 ); U808 : nor2 port map( a => mult_125_G4_ab_15_0_port, b => n820, outb => n819 ); U809 : nor2 port map( a => mult_125_G4_ZB, b => mult_125_G4_ZA, outb => n274 ); U810 : nand2 port map( a => mult_125_G4_QB, b => mult_125_G4_ab_15_15_port, outb => n821); U811 : nor2 port map( a => mult_125_G3_ab_1_15_port, b => mult_125_G3_ab_2_14_port, outb => n822); U812 : nor2 port map( a => mult_125_G3_ab_2_15_port, b => mult_125_G3_ab_3_14_port, outb => n823); U813 : nor2 port map( a => mult_125_G3_ab_3_15_port, b => mult_125_G3_ab_4_14_port, outb => n824); U814 : nor2 port map( a => mult_125_G3_ab_4_15_port, b => mult_125_G3_ab_5_14_port, outb => n825); U815 : nor2 port map( a => mult_125_G3_ab_5_15_port, b => mult_125_G3_ab_6_14_port, outb => n826); U816 : nor2 port map( a => mult_125_G3_ab_6_15_port, b => mult_125_G3_ab_7_14_port, outb => n827); U817 : nor2 port map( a => mult_125_G3_ab_7_15_port, b => mult_125_G3_ab_8_14_port, outb => n828); U818 : nor2 port map( a => mult_125_G3_ab_8_15_port, b => mult_125_G3_ab_9_14_port, outb => n829); U819 : nor2 port map( a => mult_125_G3_ab_9_15_port, b => mult_125_G3_ab_10_14_port, outb => n830); U820 : nor2 port map( a => mult_125_G3_ab_10_15_port, b => mult_125_G3_ab_11_14_port, outb => n831); U821 : nor2 port map( a => mult_125_G3_ab_11_15_port, b => mult_125_G3_ab_12_14_port, outb => n832); U822 : nor2 port map( a => mult_125_G3_ab_12_15_port, b => mult_125_G3_ab_13_14_port, outb => n833); U823 : nor2 port map( a => mult_125_G3_ab_13_15_port, b => mult_125_G3_ab_14_14_port, outb => n834); U824 : nor2 port map( a => mult_125_G3_ab_14_15_port, b => mult_125_G3_ab_15_14_port, outb => n835); U825 : nand2 port map( a => n837, b => n838, outb => n836); U826 : nand2 port map( a => n840, b => n841, outb => n839); U827 : nor2 port map( a => mult_125_G3_ab_4_13_port, b => n843, outb => n842 ); U828 : nor2 port map( a => mult_125_G3_ab_5_13_port, b => n845, outb => n844 ); U829 : nor2 port map( a => mult_125_G3_ab_6_13_port, b => n847, outb => n846 ); U830 : nor2 port map( a => mult_125_G3_ab_7_13_port, b => n849, outb => n848 ); U831 : nor2 port map( a => mult_125_G3_ab_8_13_port, b => n851, outb => n850 ); U832 : nor2 port map( a => mult_125_G3_ab_9_13_port, b => n853, outb => n852 ); U833 : nor2 port map( a => mult_125_G3_ab_10_13_port, b => n855, outb => n854); U834 : nor2 port map( a => mult_125_G3_ab_11_13_port, b => n857, outb => n856); U835 : nor2 port map( a => mult_125_G3_ab_12_13_port, b => n859, outb => n858); U836 : nor2 port map( a => mult_125_G3_ab_13_13_port, b => n861, outb => n860); U837 : nor2 port map( a => mult_125_G3_ab_14_13_port, b => n863, outb => n862); U838 : nor2 port map( a => mult_125_G3_ab_15_13_port, b => n865, outb => n864); U839 : nand2 port map( a => n867, b => n868, outb => n866); U840 : nor2 port map( a => mult_125_G3_ab_3_12_port, b => n870, outb => n869 ); U841 : nor2 port map( a => mult_125_G3_ab_4_12_port, b => n872, outb => n871 ); U842 : nor2 port map( a => mult_125_G3_ab_5_12_port, b => n874, outb => n873 ); U843 : nor2 port map( a => mult_125_G3_ab_6_12_port, b => n876, outb => n875 ); U844 : nor2 port map( a => mult_125_G3_ab_7_12_port, b => n878, outb => n877 ); U845 : nor2 port map( a => mult_125_G3_ab_8_12_port, b => n880, outb => n879 ); U846 : nor2 port map( a => mult_125_G3_ab_9_12_port, b => n882, outb => n881 ); U847 : nor2 port map( a => mult_125_G3_ab_10_12_port, b => n884, outb => n883); U848 : nor2 port map( a => mult_125_G3_ab_11_12_port, b => n886, outb => n885); U849 : nor2 port map( a => mult_125_G3_ab_12_12_port, b => n888, outb => n887); U850 : nor2 port map( a => mult_125_G3_ab_13_12_port, b => n890, outb => n889); U851 : nor2 port map( a => mult_125_G3_ab_14_12_port, b => n892, outb => n891); U852 : nor2 port map( a => mult_125_G3_ab_15_12_port, b => n894, outb => n893); U853 : nand2 port map( a => n896, b => n897, outb => n895); U854 : nand2 port map( a => n899, b => n900, outb => n898); U855 : nor2 port map( a => mult_125_G3_ab_4_11_port, b => n902, outb => n901 ); U856 : nor2 port map( a => mult_125_G3_ab_5_11_port, b => n904, outb => n903 ); U857 : nor2 port map( a => mult_125_G3_ab_6_11_port, b => n906, outb => n905 ); U858 : nor2 port map( a => mult_125_G3_ab_7_11_port, b => n908, outb => n907 ); U859 : nor2 port map( a => mult_125_G3_ab_8_11_port, b => n910, outb => n909 ); U860 : nor2 port map( a => mult_125_G3_ab_9_11_port, b => n912, outb => n911 ); U861 : nor2 port map( a => mult_125_G3_ab_10_11_port, b => n914, outb => n913); U862 : nor2 port map( a => mult_125_G3_ab_11_11_port, b => n916, outb => n915); U863 : nor2 port map( a => mult_125_G3_ab_12_11_port, b => n918, outb => n917); U864 : nor2 port map( a => mult_125_G3_ab_13_11_port, b => n920, outb => n919); U865 : nor2 port map( a => mult_125_G3_ab_14_11_port, b => n922, outb => n921); U866 : nand2 port map( a => n924, b => n925, outb => n923); U867 : nand2 port map( a => n927, b => n928, outb => n926); U868 : nor2 port map( a => mult_125_G3_ab_3_10_port, b => n930, outb => n929 ); U869 : nor2 port map( a => mult_125_G3_ab_4_10_port, b => n932, outb => n931 ); U870 : nand2 port map( a => n934, b => n935, outb => n933); U871 : nor2 port map( a => mult_125_G3_ab_6_10_port, b => n937, outb => n936 ); U872 : nor2 port map( a => mult_125_G3_ab_7_10_port, b => n939, outb => n938 ); U873 : nor2 port map( a => mult_125_G3_ab_8_10_port, b => n941, outb => n940 ); U874 : nor2 port map( a => mult_125_G3_ab_9_10_port, b => n943, outb => n942 ); U875 : nor2 port map( a => mult_125_G3_ab_10_10_port, b => n945, outb => n944); U876 : nor2 port map( a => mult_125_G3_ab_11_10_port, b => n947, outb => n946); U877 : nor2 port map( a => mult_125_G3_ab_12_10_port, b => n949, outb => n948); U878 : nor2 port map( a => mult_125_G3_ab_13_10_port, b => n951, outb => n950); U879 : nor2 port map( a => mult_125_G3_ab_14_10_port, b => n953, outb => n952); U880 : nor2 port map( a => mult_125_G3_ab_15_10_port, b => n955, outb => n954); U881 : nand2 port map( a => n957, b => n958, outb => n956); U882 : nor2 port map( a => mult_125_G3_ab_3_9_port, b => n960, outb => n959) ; U883 : nor2 port map( a => mult_125_G3_ab_4_9_port, b => n962, outb => n961) ; U884 : nor2 port map( a => mult_125_G3_ab_5_9_port, b => n964, outb => n963) ; U885 : nor2 port map( a => mult_125_G3_ab_6_9_port, b => n966, outb => n965) ; U886 : nor2 port map( a => mult_125_G3_ab_7_9_port, b => n968, outb => n967) ; U887 : nor2 port map( a => mult_125_G3_ab_8_9_port, b => n970, outb => n969) ; U888 : nor2 port map( a => mult_125_G3_ab_9_9_port, b => n972, outb => n971) ; U889 : nor2 port map( a => mult_125_G3_ab_10_9_port, b => n974, outb => n973 ); U890 : nor2 port map( a => mult_125_G3_ab_11_9_port, b => n976, outb => n975 ); U891 : nor2 port map( a => mult_125_G3_ab_12_9_port, b => n978, outb => n977 ); U892 : nor2 port map( a => mult_125_G3_ab_13_9_port, b => n980, outb => n979 ); U893 : nor2 port map( a => mult_125_G3_ab_14_9_port, b => n982, outb => n981 ); U894 : nand2 port map( a => n984, b => n985, outb => n983); U895 : nand2 port map( a => n987, b => n988, outb => n986); U896 : nor2 port map( a => mult_125_G3_ab_3_8_port, b => n990, outb => n989) ; U897 : nor2 port map( a => mult_125_G3_ab_4_8_port, b => n992, outb => n991) ; U898 : nor2 port map( a => mult_125_G3_ab_5_8_port, b => n994, outb => n993) ; U899 : nor2 port map( a => mult_125_G3_ab_6_8_port, b => n996, outb => n995) ; U900 : nor2 port map( a => mult_125_G3_ab_7_8_port, b => n998, outb => n997) ; U901 : nor2 port map( a => mult_125_G3_ab_8_8_port, b => n1000, outb => n999 ); U902 : nor2 port map( a => mult_125_G3_ab_9_8_port, b => n1002, outb => n1001); U903 : nor2 port map( a => mult_125_G3_ab_10_8_port, b => n1004, outb => n1003); U904 : nor2 port map( a => mult_125_G3_ab_11_8_port, b => n1006, outb => n1005); U905 : nor2 port map( a => mult_125_G3_ab_12_8_port, b => n1008, outb => n1007); U906 : nor2 port map( a => mult_125_G3_ab_13_8_port, b => n1010, outb => n1009); U907 : nor2 port map( a => mult_125_G3_ab_14_8_port, b => n1012, outb => n1011); U908 : nor2 port map( a => mult_125_G3_ab_15_8_port, b => n1014, outb => n1013); U909 : nand2 port map( a => n1016, b => n1017, outb => n1015); U910 : nand2 port map( a => n1019, b => n1020, outb => n1018); U911 : nor2 port map( a => mult_125_G3_ab_4_7_port, b => n1022, outb => n1021); U912 : nor2 port map( a => mult_125_G3_ab_5_7_port, b => n1024, outb => n1023); U913 : nor2 port map( a => mult_125_G3_ab_6_7_port, b => n1026, outb => n1025); U914 : nor2 port map( a => mult_125_G3_ab_7_7_port, b => n1028, outb => n1027); U915 : nor2 port map( a => mult_125_G3_ab_8_7_port, b => n1030, outb => n1029); U916 : nor2 port map( a => mult_125_G3_ab_9_7_port, b => n1032, outb => n1031); U917 : nor2 port map( a => mult_125_G3_ab_10_7_port, b => n1034, outb => n1033); U918 : nor2 port map( a => mult_125_G3_ab_11_7_port, b => n1036, outb => n1035); U919 : nor2 port map( a => mult_125_G3_ab_12_7_port, b => n1038, outb => n1037); U920 : nor2 port map( a => mult_125_G3_ab_13_7_port, b => n1040, outb => n1039); U921 : nor2 port map( a => mult_125_G3_ab_14_7_port, b => n1042, outb => n1041); U922 : nand2 port map( a => n1044, b => n1045, outb => n1043); U923 : nand2 port map( a => n1047, b => n1048, outb => n1046); U924 : nor2 port map( a => mult_125_G3_ab_3_6_port, b => n1050, outb => n1049); U925 : nor2 port map( a => mult_125_G3_ab_4_6_port, b => n1052, outb => n1051); U926 : nand2 port map( a => n1054, b => n1055, outb => n1053); U927 : nor2 port map( a => mult_125_G3_ab_6_6_port, b => n1057, outb => n1056); U928 : nor2 port map( a => mult_125_G3_ab_7_6_port, b => n1059, outb => n1058); U929 : nor2 port map( a => mult_125_G3_ab_8_6_port, b => n1061, outb => n1060); U930 : nand2 port map( a => n1063, b => n1064, outb => n1062); U931 : nor2 port map( a => mult_125_G3_ab_10_6_port, b => n1066, outb => n1065); U932 : nor2 port map( a => mult_125_G3_ab_11_6_port, b => n1068, outb => n1067); U933 : nor2 port map( a => mult_125_G3_ab_12_6_port, b => n1070, outb => n1069); U934 : nor2 port map( a => mult_125_G3_ab_13_6_port, b => n1072, outb => n1071); U935 : nor2 port map( a => mult_125_G3_ab_14_6_port, b => n1074, outb => n1073); U936 : nor2 port map( a => mult_125_G3_ab_15_6_port, b => n1076, outb => n1075); U937 : nand2 port map( a => n1078, b => n1079, outb => n1077); U938 : nand2 port map( a => n1081, b => n1082, outb => n1080); U939 : nor2 port map( a => mult_125_G3_ab_4_5_port, b => n1084, outb => n1083); U940 : nor2 port map( a => mult_125_G3_ab_5_5_port, b => n1086, outb => n1085); U941 : nand2 port map( a => n1088, b => n1089, outb => n1087); U942 : nor2 port map( a => mult_125_G3_ab_7_5_port, b => n1091, outb => n1090); U943 : nor2 port map( a => mult_125_G3_ab_8_5_port, b => n1093, outb => n1092); U944 : nor2 port map( a => mult_125_G3_ab_9_5_port, b => n1095, outb => n1094); U945 : nor2 port map( a => mult_125_G3_ab_10_5_port, b => n1097, outb => n1096); U946 : nor2 port map( a => mult_125_G3_ab_11_5_port, b => n1099, outb => n1098); U947 : nor2 port map( a => mult_125_G3_ab_12_5_port, b => n1101, outb => n1100); U948 : nor2 port map( a => mult_125_G3_ab_13_5_port, b => n1103, outb => n1102); U949 : nor2 port map( a => mult_125_G3_ab_14_5_port, b => n1105, outb => n1104); U950 : nand2 port map( a => n1107, b => n1108, outb => n1106); U951 : nand2 port map( a => n1110, b => n1111, outb => n1109); U952 : nor2 port map( a => mult_125_G3_ab_3_4_port, b => n1113, outb => n1112); U953 : nor2 port map( a => mult_125_G3_ab_4_4_port, b => n1115, outb => n1114); U954 : nand2 port map( a => n1117, b => n1118, outb => n1116); U955 : nor2 port map( a => mult_125_G3_ab_6_4_port, b => n1120, outb => n1119); U956 : nand2 port map( a => n1122, b => n1123, outb => n1121); U957 : nor2 port map( a => mult_125_G3_ab_8_4_port, b => n1125, outb => n1124); U958 : nor2 port map( a => mult_125_G3_ab_9_4_port, b => n1127, outb => n1126); U959 : nor2 port map( a => mult_125_G3_ab_10_4_port, b => n1129, outb => n1128); U960 : nand2 port map( a => n1131, b => n1132, outb => n1130); U961 : nor2 port map( a => mult_125_G3_ab_12_4_port, b => n1134, outb => n1133); U962 : nor2 port map( a => mult_125_G3_ab_13_4_port, b => n1136, outb => n1135); U963 : nor2 port map( a => mult_125_G3_ab_14_4_port, b => n1138, outb => n1137); U964 : nand2 port map( a => n1140, b => n1141, outb => n1139); U965 : nand2 port map( a => n1143, b => n1144, outb => n1142); U966 : nand2 port map( a => n1146, b => n1147, outb => n1145); U967 : nor2 port map( a => mult_125_G3_ab_4_3_port, b => n1149, outb => n1148); U968 : nor2 port map( a => mult_125_G3_ab_5_3_port, b => n1151, outb => n1150); U969 : nor2 port map( a => mult_125_G3_ab_6_3_port, b => n1153, outb => n1152); U970 : nor2 port map( a => mult_125_G3_ab_7_3_port, b => n1155, outb => n1154); U971 : nor2 port map( a => mult_125_G3_ab_8_3_port, b => n1157, outb => n1156); U972 : nor2 port map( a => mult_125_G3_ab_9_3_port, b => n1159, outb => n1158); U973 : nor2 port map( a => mult_125_G3_ab_10_3_port, b => n1161, outb => n1160); U974 : nor2 port map( a => mult_125_G3_ab_11_3_port, b => n1163, outb => n1162); U975 : nor2 port map( a => mult_125_G3_ab_12_3_port, b => n1165, outb => n1164); U976 : nor2 port map( a => mult_125_G3_ab_13_3_port, b => n1167, outb => n1166); U977 : nor2 port map( a => mult_125_G3_ab_14_3_port, b => n1169, outb => n1168); U978 : nor2 port map( a => mult_125_G3_ab_15_3_port, b => n1171, outb => n1170); U979 : nand2 port map( a => n1173, b => n1174, outb => n1172); U980 : nor2 port map( a => mult_125_G3_ab_3_2_port, b => n1176, outb => n1175); U981 : nor2 port map( a => mult_125_G3_ab_4_2_port, b => n1178, outb => n1177); U982 : nor2 port map( a => mult_125_G3_ab_5_2_port, b => n1180, outb => n1179); U983 : nor2 port map( a => mult_125_G3_ab_6_2_port, b => n1182, outb => n1181); U984 : nand2 port map( a => n1184, b => n1185, outb => n1183); U985 : nor2 port map( a => mult_125_G3_ab_8_2_port, b => n1187, outb => n1186); U986 : nor2 port map( a => mult_125_G3_ab_9_2_port, b => n1189, outb => n1188); U987 : nor2 port map( a => mult_125_G3_ab_10_2_port, b => n1191, outb => n1190); U988 : nor2 port map( a => mult_125_G3_ab_11_2_port, b => n1193, outb => n1192); U989 : nor2 port map( a => mult_125_G3_ab_12_2_port, b => n1195, outb => n1194); U990 : nor2 port map( a => mult_125_G3_ab_13_2_port, b => n1197, outb => n1196); U991 : nor2 port map( a => mult_125_G3_ab_14_2_port, b => n1199, outb => n1198); U992 : nor2 port map( a => mult_125_G3_ab_15_2_port, b => n1201, outb => n1200); U993 : nand2 port map( a => n1203, b => n1204, outb => n1202); U994 : nor2 port map( a => mult_125_G3_ab_3_1_port, b => n1206, outb => n1205); U995 : nor2 port map( a => mult_125_G3_ab_4_1_port, b => n1208, outb => n1207); U996 : nor2 port map( a => mult_125_G3_ab_5_1_port, b => n1210, outb => n1209); U997 : nor2 port map( a => mult_125_G3_ab_6_1_port, b => n1212, outb => n1211); U998 : nor2 port map( a => mult_125_G3_ab_7_1_port, b => n1214, outb => n1213); U999 : nor2 port map( a => mult_125_G3_ab_8_1_port, b => n1216, outb => n1215); U1000 : nor2 port map( a => mult_125_G3_ab_9_1_port, b => n1218, outb => n1217); U1001 : nor2 port map( a => mult_125_G3_ab_10_1_port, b => n1220, outb => n1219); U1002 : nor2 port map( a => mult_125_G3_ab_11_1_port, b => n1222, outb => n1221); U1003 : nor2 port map( a => mult_125_G3_ab_12_1_port, b => n1224, outb => n1223); U1004 : nor2 port map( a => mult_125_G3_ab_13_1_port, b => n1226, outb => n1225); U1005 : nor2 port map( a => mult_125_G3_ab_14_1_port, b => n1228, outb => n1227); U1006 : nor2 port map( a => mult_125_G3_ab_15_1_port, b => n1230, outb => n1229); U1007 : nor2 port map( a => mult_125_G3_ab_2_0_port, b => n1232, outb => n1231); U1008 : nor2 port map( a => mult_125_G3_ab_3_0_port, b => n1234, outb => n1233); U1009 : nor2 port map( a => mult_125_G3_ab_4_0_port, b => n1236, outb => n1235); U1010 : nor2 port map( a => mult_125_G3_ab_5_0_port, b => n1238, outb => n1237); U1011 : nor2 port map( a => mult_125_G3_ab_6_0_port, b => n1240, outb => n1239); U1012 : nor2 port map( a => mult_125_G3_ab_7_0_port, b => n1242, outb => n1241); U1013 : nor2 port map( a => mult_125_G3_ab_8_0_port, b => n1244, outb => n1243); U1014 : nor2 port map( a => mult_125_G3_ab_9_0_port, b => n1246, outb => n1245); U1015 : nor2 port map( a => mult_125_G3_ab_10_0_port, b => n1248, outb => n1247); U1016 : nor2 port map( a => mult_125_G3_ab_11_0_port, b => n1250, outb => n1249); U1017 : nor2 port map( a => mult_125_G3_ab_12_0_port, b => n1252, outb => n1251); U1018 : nor2 port map( a => mult_125_G3_ab_13_0_port, b => n1254, outb => n1253); U1019 : nor2 port map( a => mult_125_G3_ab_14_0_port, b => n1256, outb => n1255); U1020 : nor2 port map( a => mult_125_G3_ab_15_0_port, b => n1258, outb => n1257); U1021 : nor2 port map( a => mult_125_G3_ZB, b => mult_125_G3_ZA, outb => n382); U1022 : nand2 port map( a => mult_125_G3_QB, b => mult_125_G3_ab_15_15_port, outb => n1259); U1023 : nor2 port map( a => mult_125_G2_ab_1_15_port, b => mult_125_G2_ab_2_14_port, outb => n1260); U1024 : nor2 port map( a => mult_125_G2_ab_2_15_port, b => mult_125_G2_ab_3_14_port, outb => n1261); U1025 : nor2 port map( a => mult_125_G2_ab_3_15_port, b => mult_125_G2_ab_4_14_port, outb => n1262); U1026 : nor2 port map( a => mult_125_G2_ab_4_15_port, b => mult_125_G2_ab_5_14_port, outb => n1263); U1027 : nor2 port map( a => mult_125_G2_ab_5_15_port, b => mult_125_G2_ab_6_14_port, outb => n1264); U1028 : nor2 port map( a => mult_125_G2_ab_6_15_port, b => mult_125_G2_ab_7_14_port, outb => n1265); U1029 : nor2 port map( a => mult_125_G2_ab_7_15_port, b => mult_125_G2_ab_8_14_port, outb => n1266); U1030 : nor2 port map( a => mult_125_G2_ab_8_15_port, b => mult_125_G2_ab_9_14_port, outb => n1267); U1031 : nor2 port map( a => mult_125_G2_ab_9_15_port, b => mult_125_G2_ab_10_14_port, outb => n1268); U1032 : nor2 port map( a => mult_125_G2_ab_10_15_port, b => mult_125_G2_ab_11_14_port, outb => n1269); U1033 : nor2 port map( a => mult_125_G2_ab_11_15_port, b => mult_125_G2_ab_12_14_port, outb => n1270); U1034 : nor2 port map( a => mult_125_G2_ab_12_15_port, b => mult_125_G2_ab_13_14_port, outb => n1271); U1035 : nor2 port map( a => mult_125_G2_ab_13_15_port, b => mult_125_G2_ab_14_14_port, outb => n1272); U1036 : nor2 port map( a => mult_125_G2_ab_14_15_port, b => mult_125_G2_ab_15_14_port, outb => n1273); U1037 : nand2 port map( a => n1275, b => n1276, outb => n1274); U1038 : nand2 port map( a => n1278, b => n1279, outb => n1277); U1039 : nor2 port map( a => mult_125_G2_ab_4_13_port, b => n1281, outb => n1280); U1040 : nor2 port map( a => mult_125_G2_ab_5_13_port, b => n1283, outb => n1282); U1041 : nor2 port map( a => mult_125_G2_ab_6_13_port, b => n1285, outb => n1284); U1042 : nor2 port map( a => mult_125_G2_ab_7_13_port, b => n1287, outb => n1286); U1043 : nor2 port map( a => mult_125_G2_ab_8_13_port, b => n1289, outb => n1288); U1044 : nor2 port map( a => mult_125_G2_ab_9_13_port, b => n1291, outb => n1290); U1045 : nor2 port map( a => mult_125_G2_ab_10_13_port, b => n1293, outb => n1292); U1046 : nor2 port map( a => mult_125_G2_ab_11_13_port, b => n1295, outb => n1294); U1047 : nor2 port map( a => mult_125_G2_ab_12_13_port, b => n1297, outb => n1296); U1048 : nor2 port map( a => mult_125_G2_ab_13_13_port, b => n1299, outb => n1298); U1049 : nor2 port map( a => mult_125_G2_ab_14_13_port, b => n1301, outb => n1300); U1050 : nor2 port map( a => mult_125_G2_ab_15_13_port, b => n1303, outb => n1302); U1051 : nand2 port map( a => n1305, b => n1306, outb => n1304); U1052 : nor2 port map( a => mult_125_G2_ab_3_12_port, b => n1308, outb => n1307); U1053 : nor2 port map( a => mult_125_G2_ab_4_12_port, b => n1310, outb => n1309); U1054 : nor2 port map( a => mult_125_G2_ab_5_12_port, b => n1312, outb => n1311); U1055 : nor2 port map( a => mult_125_G2_ab_6_12_port, b => n1314, outb => n1313); U1056 : nor2 port map( a => mult_125_G2_ab_7_12_port, b => n1316, outb => n1315); U1057 : nor2 port map( a => mult_125_G2_ab_8_12_port, b => n1318, outb => n1317); U1058 : nor2 port map( a => mult_125_G2_ab_9_12_port, b => n1320, outb => n1319); U1059 : nor2 port map( a => mult_125_G2_ab_10_12_port, b => n1322, outb => n1321); U1060 : nor2 port map( a => mult_125_G2_ab_11_12_port, b => n1324, outb => n1323); U1061 : nor2 port map( a => mult_125_G2_ab_12_12_port, b => n1326, outb => n1325); U1062 : nor2 port map( a => mult_125_G2_ab_13_12_port, b => n1328, outb => n1327); U1063 : nor2 port map( a => mult_125_G2_ab_14_12_port, b => n1330, outb => n1329); U1064 : nor2 port map( a => mult_125_G2_ab_15_12_port, b => n1332, outb => n1331); U1065 : nand2 port map( a => n1334, b => n1335, outb => n1333); U1066 : nand2 port map( a => n1337, b => n1338, outb => n1336); U1067 : nor2 port map( a => mult_125_G2_ab_4_11_port, b => n1340, outb => n1339); U1068 : nor2 port map( a => mult_125_G2_ab_5_11_port, b => n1342, outb => n1341); U1069 : nor2 port map( a => mult_125_G2_ab_6_11_port, b => n1344, outb => n1343); U1070 : nor2 port map( a => mult_125_G2_ab_7_11_port, b => n1346, outb => n1345); U1071 : nor2 port map( a => mult_125_G2_ab_8_11_port, b => n1348, outb => n1347); U1072 : nor2 port map( a => mult_125_G2_ab_9_11_port, b => n1350, outb => n1349); U1073 : nor2 port map( a => mult_125_G2_ab_10_11_port, b => n1352, outb => n1351); U1074 : nor2 port map( a => mult_125_G2_ab_11_11_port, b => n1354, outb => n1353); U1075 : nor2 port map( a => mult_125_G2_ab_12_11_port, b => n1356, outb => n1355); U1076 : nor2 port map( a => mult_125_G2_ab_13_11_port, b => n1358, outb => n1357); U1077 : nor2 port map( a => mult_125_G2_ab_14_11_port, b => n1360, outb => n1359); U1078 : nand2 port map( a => n1362, b => n1363, outb => n1361); U1079 : nand2 port map( a => n1365, b => n1366, outb => n1364); U1080 : nor2 port map( a => mult_125_G2_ab_3_10_port, b => n1368, outb => n1367); U1081 : nor2 port map( a => mult_125_G2_ab_4_10_port, b => n1370, outb => n1369); U1082 : nand2 port map( a => n1372, b => n1373, outb => n1371); U1083 : nor2 port map( a => mult_125_G2_ab_6_10_port, b => n1375, outb => n1374); U1084 : nor2 port map( a => mult_125_G2_ab_7_10_port, b => n1377, outb => n1376); U1085 : nor2 port map( a => mult_125_G2_ab_8_10_port, b => n1379, outb => n1378); U1086 : nor2 port map( a => mult_125_G2_ab_9_10_port, b => n1381, outb => n1380); U1087 : nor2 port map( a => mult_125_G2_ab_10_10_port, b => n1383, outb => n1382); U1088 : nor2 port map( a => mult_125_G2_ab_11_10_port, b => n1385, outb => n1384); U1089 : nor2 port map( a => mult_125_G2_ab_12_10_port, b => n1387, outb => n1386); U1090 : nor2 port map( a => mult_125_G2_ab_13_10_port, b => n1389, outb => n1388); U1091 : nor2 port map( a => mult_125_G2_ab_14_10_port, b => n1391, outb => n1390); U1092 : nor2 port map( a => mult_125_G2_ab_15_10_port, b => n1393, outb => n1392); U1093 : nand2 port map( a => n1395, b => n1396, outb => n1394); U1094 : nor2 port map( a => mult_125_G2_ab_3_9_port, b => n1398, outb => n1397); U1095 : nor2 port map( a => mult_125_G2_ab_4_9_port, b => n1400, outb => n1399); U1096 : nor2 port map( a => mult_125_G2_ab_5_9_port, b => n1402, outb => n1401); U1097 : nor2 port map( a => mult_125_G2_ab_6_9_port, b => n1404, outb => n1403); U1098 : nor2 port map( a => mult_125_G2_ab_7_9_port, b => n1406, outb => n1405); U1099 : nor2 port map( a => mult_125_G2_ab_8_9_port, b => n1408, outb => n1407); U1100 : nor2 port map( a => mult_125_G2_ab_9_9_port, b => n1410, outb => n1409); U1101 : nor2 port map( a => mult_125_G2_ab_10_9_port, b => n1412, outb => n1411); U1102 : nor2 port map( a => mult_125_G2_ab_11_9_port, b => n1414, outb => n1413); U1103 : nor2 port map( a => mult_125_G2_ab_12_9_port, b => n1416, outb => n1415); U1104 : nor2 port map( a => mult_125_G2_ab_13_9_port, b => n1418, outb => n1417); U1105 : nor2 port map( a => mult_125_G2_ab_14_9_port, b => n1420, outb => n1419); U1106 : nand2 port map( a => n1422, b => n1423, outb => n1421); U1107 : nand2 port map( a => n1425, b => n1426, outb => n1424); U1108 : nor2 port map( a => mult_125_G2_ab_3_8_port, b => n1428, outb => n1427); U1109 : nor2 port map( a => mult_125_G2_ab_4_8_port, b => n1430, outb => n1429); U1110 : nor2 port map( a => mult_125_G2_ab_5_8_port, b => n1432, outb => n1431); U1111 : nor2 port map( a => mult_125_G2_ab_6_8_port, b => n1434, outb => n1433); U1112 : nor2 port map( a => mult_125_G2_ab_7_8_port, b => n1436, outb => n1435); U1113 : nor2 port map( a => mult_125_G2_ab_8_8_port, b => n1438, outb => n1437); U1114 : nor2 port map( a => mult_125_G2_ab_9_8_port, b => n1440, outb => n1439); U1115 : nor2 port map( a => mult_125_G2_ab_10_8_port, b => n1442, outb => n1441); U1116 : nor2 port map( a => mult_125_G2_ab_11_8_port, b => n1444, outb => n1443); U1117 : nor2 port map( a => mult_125_G2_ab_12_8_port, b => n1446, outb => n1445); U1118 : nor2 port map( a => mult_125_G2_ab_13_8_port, b => n1448, outb => n1447); U1119 : nor2 port map( a => mult_125_G2_ab_14_8_port, b => n1450, outb => n1449); U1120 : nor2 port map( a => mult_125_G2_ab_15_8_port, b => n1452, outb => n1451); U1121 : nand2 port map( a => n1454, b => n1455, outb => n1453); U1122 : nand2 port map( a => n1457, b => n1458, outb => n1456); U1123 : nor2 port map( a => mult_125_G2_ab_4_7_port, b => n1460, outb => n1459); U1124 : nor2 port map( a => mult_125_G2_ab_5_7_port, b => n1462, outb => n1461); U1125 : nor2 port map( a => mult_125_G2_ab_6_7_port, b => n1464, outb => n1463); U1126 : nor2 port map( a => mult_125_G2_ab_7_7_port, b => n1466, outb => n1465); U1127 : nor2 port map( a => mult_125_G2_ab_8_7_port, b => n1468, outb => n1467); U1128 : nor2 port map( a => mult_125_G2_ab_9_7_port, b => n1470, outb => n1469); U1129 : nor2 port map( a => mult_125_G2_ab_10_7_port, b => n1472, outb => n1471); U1130 : nor2 port map( a => mult_125_G2_ab_11_7_port, b => n1474, outb => n1473); U1131 : nor2 port map( a => mult_125_G2_ab_12_7_port, b => n1476, outb => n1475); U1132 : nor2 port map( a => mult_125_G2_ab_13_7_port, b => n1478, outb => n1477); U1133 : nor2 port map( a => mult_125_G2_ab_14_7_port, b => n1480, outb => n1479); U1134 : nand2 port map( a => n1482, b => n1483, outb => n1481); U1135 : nand2 port map( a => n1485, b => n1486, outb => n1484); U1136 : nor2 port map( a => mult_125_G2_ab_3_6_port, b => n1488, outb => n1487); U1137 : nor2 port map( a => mult_125_G2_ab_4_6_port, b => n1490, outb => n1489); U1138 : nand2 port map( a => n1492, b => n1493, outb => n1491); U1139 : nor2 port map( a => mult_125_G2_ab_6_6_port, b => n1495, outb => n1494); U1140 : nor2 port map( a => mult_125_G2_ab_7_6_port, b => n1497, outb => n1496); U1141 : nor2 port map( a => mult_125_G2_ab_8_6_port, b => n1499, outb => n1498); U1142 : nand2 port map( a => n1501, b => n1502, outb => n1500); U1143 : nor2 port map( a => mult_125_G2_ab_10_6_port, b => n1504, outb => n1503); U1144 : nor2 port map( a => mult_125_G2_ab_11_6_port, b => n1506, outb => n1505); U1145 : nor2 port map( a => mult_125_G2_ab_12_6_port, b => n1508, outb => n1507); U1146 : nor2 port map( a => mult_125_G2_ab_13_6_port, b => n1510, outb => n1509); U1147 : nor2 port map( a => mult_125_G2_ab_14_6_port, b => n1512, outb => n1511); U1148 : nor2 port map( a => mult_125_G2_ab_15_6_port, b => n1514, outb => n1513); U1149 : nand2 port map( a => n1516, b => n1517, outb => n1515); U1150 : nand2 port map( a => n1519, b => n1520, outb => n1518); U1151 : nor2 port map( a => mult_125_G2_ab_4_5_port, b => n1522, outb => n1521); U1152 : nor2 port map( a => mult_125_G2_ab_5_5_port, b => n1524, outb => n1523); U1153 : nand2 port map( a => n1526, b => n1527, outb => n1525); U1154 : nor2 port map( a => mult_125_G2_ab_7_5_port, b => n1529, outb => n1528); U1155 : nor2 port map( a => mult_125_G2_ab_8_5_port, b => n1531, outb => n1530); U1156 : nor2 port map( a => mult_125_G2_ab_9_5_port, b => n1533, outb => n1532); U1157 : nor2 port map( a => mult_125_G2_ab_10_5_port, b => n1535, outb => n1534); U1158 : nor2 port map( a => mult_125_G2_ab_11_5_port, b => n1537, outb => n1536); U1159 : nor2 port map( a => mult_125_G2_ab_12_5_port, b => n1539, outb => n1538); U1160 : nor2 port map( a => mult_125_G2_ab_13_5_port, b => n1541, outb => n1540); U1161 : nor2 port map( a => mult_125_G2_ab_14_5_port, b => n1543, outb => n1542); U1162 : nand2 port map( a => n1545, b => n1546, outb => n1544); U1163 : nand2 port map( a => n1548, b => n1549, outb => n1547); U1164 : nor2 port map( a => mult_125_G2_ab_3_4_port, b => n1551, outb => n1550); U1165 : nor2 port map( a => mult_125_G2_ab_4_4_port, b => n1553, outb => n1552); U1166 : nand2 port map( a => n1555, b => n1556, outb => n1554); U1167 : nor2 port map( a => mult_125_G2_ab_6_4_port, b => n1558, outb => n1557); U1168 : nand2 port map( a => n1560, b => n1561, outb => n1559); U1169 : nor2 port map( a => mult_125_G2_ab_8_4_port, b => n1563, outb => n1562); U1170 : nor2 port map( a => mult_125_G2_ab_9_4_port, b => n1565, outb => n1564); U1171 : nor2 port map( a => mult_125_G2_ab_10_4_port, b => n1567, outb => n1566); U1172 : nand2 port map( a => n1569, b => n1570, outb => n1568); U1173 : nor2 port map( a => mult_125_G2_ab_12_4_port, b => n1572, outb => n1571); U1174 : nor2 port map( a => mult_125_G2_ab_13_4_port, b => n1574, outb => n1573); U1175 : nor2 port map( a => mult_125_G2_ab_14_4_port, b => n1576, outb => n1575); U1176 : nand2 port map( a => n1578, b => n1579, outb => n1577); U1177 : nand2 port map( a => n1581, b => n1582, outb => n1580); U1178 : nand2 port map( a => n1584, b => n1585, outb => n1583); U1179 : nor2 port map( a => mult_125_G2_ab_4_3_port, b => n1587, outb => n1586); U1180 : nor2 port map( a => mult_125_G2_ab_5_3_port, b => n1589, outb => n1588); U1181 : nor2 port map( a => mult_125_G2_ab_6_3_port, b => n1591, outb => n1590); U1182 : nor2 port map( a => mult_125_G2_ab_7_3_port, b => n1593, outb => n1592); U1183 : nor2 port map( a => mult_125_G2_ab_8_3_port, b => n1595, outb => n1594); U1184 : nor2 port map( a => mult_125_G2_ab_9_3_port, b => n1597, outb => n1596); U1185 : nor2 port map( a => mult_125_G2_ab_10_3_port, b => n1599, outb => n1598); U1186 : nor2 port map( a => mult_125_G2_ab_11_3_port, b => n1601, outb => n1600); U1187 : nor2 port map( a => mult_125_G2_ab_12_3_port, b => n1603, outb => n1602); U1188 : nor2 port map( a => mult_125_G2_ab_13_3_port, b => n1605, outb => n1604); U1189 : nor2 port map( a => mult_125_G2_ab_14_3_port, b => n1607, outb => n1606); U1190 : nor2 port map( a => mult_125_G2_ab_15_3_port, b => n1609, outb => n1608); U1191 : nand2 port map( a => n1611, b => n1612, outb => n1610); U1192 : nor2 port map( a => mult_125_G2_ab_3_2_port, b => n1614, outb => n1613); U1193 : nor2 port map( a => mult_125_G2_ab_4_2_port, b => n1616, outb => n1615); U1194 : nor2 port map( a => mult_125_G2_ab_5_2_port, b => n1618, outb => n1617); U1195 : nor2 port map( a => mult_125_G2_ab_6_2_port, b => n1620, outb => n1619); U1196 : nand2 port map( a => n1622, b => n1623, outb => n1621); U1197 : nor2 port map( a => mult_125_G2_ab_8_2_port, b => n1625, outb => n1624); U1198 : nor2 port map( a => mult_125_G2_ab_9_2_port, b => n1627, outb => n1626); U1199 : nor2 port map( a => mult_125_G2_ab_10_2_port, b => n1629, outb => n1628); U1200 : nor2 port map( a => mult_125_G2_ab_11_2_port, b => n1631, outb => n1630); U1201 : nor2 port map( a => mult_125_G2_ab_12_2_port, b => n1633, outb => n1632); U1202 : nor2 port map( a => mult_125_G2_ab_13_2_port, b => n1635, outb => n1634); U1203 : nor2 port map( a => mult_125_G2_ab_14_2_port, b => n1637, outb => n1636); U1204 : nor2 port map( a => mult_125_G2_ab_15_2_port, b => n1639, outb => n1638); U1205 : nand2 port map( a => n1641, b => n1642, outb => n1640); U1206 : nor2 port map( a => mult_125_G2_ab_3_1_port, b => n1644, outb => n1643); U1207 : nor2 port map( a => mult_125_G2_ab_4_1_port, b => n1646, outb => n1645); U1208 : nor2 port map( a => mult_125_G2_ab_5_1_port, b => n1648, outb => n1647); U1209 : nor2 port map( a => mult_125_G2_ab_6_1_port, b => n1650, outb => n1649); U1210 : nor2 port map( a => mult_125_G2_ab_7_1_port, b => n1652, outb => n1651); U1211 : nor2 port map( a => mult_125_G2_ab_8_1_port, b => n1654, outb => n1653); U1212 : nor2 port map( a => mult_125_G2_ab_9_1_port, b => n1656, outb => n1655); U1213 : nor2 port map( a => mult_125_G2_ab_10_1_port, b => n1658, outb => n1657); U1214 : nor2 port map( a => mult_125_G2_ab_11_1_port, b => n1660, outb => n1659); U1215 : nor2 port map( a => mult_125_G2_ab_12_1_port, b => n1662, outb => n1661); U1216 : nor2 port map( a => mult_125_G2_ab_13_1_port, b => n1664, outb => n1663); U1217 : nor2 port map( a => mult_125_G2_ab_14_1_port, b => n1666, outb => n1665); U1218 : nor2 port map( a => mult_125_G2_ab_15_1_port, b => n1668, outb => n1667); U1219 : nor2 port map( a => mult_125_G2_ab_2_0_port, b => n1670, outb => n1669); U1220 : nor2 port map( a => mult_125_G2_ab_3_0_port, b => n1672, outb => n1671); U1221 : nor2 port map( a => mult_125_G2_ab_4_0_port, b => n1674, outb => n1673); U1222 : nor2 port map( a => mult_125_G2_ab_5_0_port, b => n1676, outb => n1675); U1223 : nor2 port map( a => mult_125_G2_ab_6_0_port, b => n1678, outb => n1677); U1224 : nor2 port map( a => mult_125_G2_ab_7_0_port, b => n1680, outb => n1679); U1225 : nor2 port map( a => mult_125_G2_ab_8_0_port, b => n1682, outb => n1681); U1226 : nor2 port map( a => mult_125_G2_ab_9_0_port, b => n1684, outb => n1683); U1227 : nor2 port map( a => mult_125_G2_ab_10_0_port, b => n1686, outb => n1685); U1228 : nor2 port map( a => mult_125_G2_ab_11_0_port, b => n1688, outb => n1687); U1229 : nor2 port map( a => mult_125_G2_ab_12_0_port, b => n1690, outb => n1689); U1230 : nor2 port map( a => mult_125_G2_ab_13_0_port, b => n1692, outb => n1691); U1231 : nor2 port map( a => mult_125_G2_ab_14_0_port, b => n1694, outb => n1693); U1232 : nor2 port map( a => mult_125_G2_ab_15_0_port, b => n1696, outb => n1695); U1233 : nor2 port map( a => mult_125_G2_ZB, b => mult_125_G2_ZA, outb => n346); U1234 : nand2 port map( a => mult_125_G2_QB, b => mult_125_G2_ab_15_15_port, outb => n1697); U1235 : nor2 port map( a => mult_125_ab_1_15_port, b => mult_125_ab_2_14_port, outb => n1698); U1236 : nor2 port map( a => mult_125_ab_2_15_port, b => mult_125_ab_3_14_port, outb => n1699); U1237 : nor2 port map( a => mult_125_ab_3_15_port, b => mult_125_ab_4_14_port, outb => n1700); U1238 : nor2 port map( a => mult_125_ab_4_15_port, b => mult_125_ab_5_14_port, outb => n1701); U1239 : nor2 port map( a => mult_125_ab_5_15_port, b => mult_125_ab_6_14_port, outb => n1702); U1240 : nor2 port map( a => mult_125_ab_6_15_port, b => mult_125_ab_7_14_port, outb => n1703); U1241 : nor2 port map( a => mult_125_ab_7_15_port, b => mult_125_ab_8_14_port, outb => n1704); U1242 : nor2 port map( a => mult_125_ab_8_15_port, b => mult_125_ab_9_14_port, outb => n1705); U1243 : nor2 port map( a => mult_125_ab_9_15_port, b => mult_125_ab_10_14_port, outb => n1706); U1244 : nor2 port map( a => mult_125_ab_10_15_port, b => mult_125_ab_11_14_port, outb => n1707); U1245 : nor2 port map( a => mult_125_ab_11_15_port, b => mult_125_ab_12_14_port, outb => n1708); U1246 : nor2 port map( a => mult_125_ab_12_15_port, b => mult_125_ab_13_14_port, outb => n1709); U1247 : nor2 port map( a => mult_125_ab_13_15_port, b => mult_125_ab_14_14_port, outb => n1710); U1248 : nor2 port map( a => mult_125_ab_14_15_port, b => mult_125_ab_15_14_port, outb => n1711); U1249 : nand2 port map( a => n1713, b => n1714, outb => n1712); U1250 : nand2 port map( a => n1716, b => n1717, outb => n1715); U1251 : nor2 port map( a => mult_125_ab_4_13_port, b => n1719, outb => n1718 ); U1252 : nor2 port map( a => mult_125_ab_5_13_port, b => n1721, outb => n1720 ); U1253 : nor2 port map( a => mult_125_ab_6_13_port, b => n1723, outb => n1722 ); U1254 : nor2 port map( a => mult_125_ab_7_13_port, b => n1725, outb => n1724 ); U1255 : nor2 port map( a => mult_125_ab_8_13_port, b => n1727, outb => n1726 ); U1256 : nor2 port map( a => mult_125_ab_9_13_port, b => n1729, outb => n1728 ); U1257 : nor2 port map( a => mult_125_ab_10_13_port, b => n1731, outb => n1730); U1258 : nor2 port map( a => mult_125_ab_11_13_port, b => n1733, outb => n1732); U1259 : nor2 port map( a => mult_125_ab_12_13_port, b => n1735, outb => n1734); U1260 : nor2 port map( a => mult_125_ab_13_13_port, b => n1737, outb => n1736); U1261 : nor2 port map( a => mult_125_ab_14_13_port, b => n1739, outb => n1738); U1262 : nor2 port map( a => mult_125_ab_15_13_port, b => n1741, outb => n1740); U1263 : nand2 port map( a => n1743, b => n1744, outb => n1742); U1264 : nor2 port map( a => mult_125_ab_3_12_port, b => n1746, outb => n1745 ); U1265 : nor2 port map( a => mult_125_ab_4_12_port, b => n1748, outb => n1747 ); U1266 : nor2 port map( a => mult_125_ab_5_12_port, b => n1750, outb => n1749 ); U1267 : nor2 port map( a => mult_125_ab_6_12_port, b => n1752, outb => n1751 ); U1268 : nor2 port map( a => mult_125_ab_7_12_port, b => n1754, outb => n1753 ); U1269 : nor2 port map( a => mult_125_ab_8_12_port, b => n1756, outb => n1755 ); U1270 : nor2 port map( a => mult_125_ab_9_12_port, b => n1758, outb => n1757 ); U1271 : nor2 port map( a => mult_125_ab_10_12_port, b => n1760, outb => n1759); U1272 : nor2 port map( a => mult_125_ab_11_12_port, b => n1762, outb => n1761); U1273 : nor2 port map( a => mult_125_ab_12_12_port, b => n1764, outb => n1763); U1274 : nor2 port map( a => mult_125_ab_13_12_port, b => n1766, outb => n1765); U1275 : nor2 port map( a => mult_125_ab_14_12_port, b => n1768, outb => n1767); U1276 : nor2 port map( a => mult_125_ab_15_12_port, b => n1770, outb => n1769); U1277 : nand2 port map( a => n1772, b => n1773, outb => n1771); U1278 : nand2 port map( a => n1775, b => n1776, outb => n1774); U1279 : nor2 port map( a => mult_125_ab_4_11_port, b => n1778, outb => n1777 ); U1280 : nor2 port map( a => mult_125_ab_5_11_port, b => n1780, outb => n1779 ); U1281 : nor2 port map( a => mult_125_ab_6_11_port, b => n1782, outb => n1781 ); U1282 : nor2 port map( a => mult_125_ab_7_11_port, b => n1784, outb => n1783 ); U1283 : nor2 port map( a => mult_125_ab_8_11_port, b => n1786, outb => n1785 ); U1284 : nor2 port map( a => mult_125_ab_9_11_port, b => n1788, outb => n1787 ); U1285 : nor2 port map( a => mult_125_ab_10_11_port, b => n1790, outb => n1789); U1286 : nor2 port map( a => mult_125_ab_11_11_port, b => n1792, outb => n1791); U1287 : nor2 port map( a => mult_125_ab_12_11_port, b => n1794, outb => n1793); U1288 : nor2 port map( a => mult_125_ab_13_11_port, b => n1796, outb => n1795); U1289 : nor2 port map( a => mult_125_ab_14_11_port, b => n1798, outb => n1797); U1290 : nand2 port map( a => n1800, b => n1801, outb => n1799); U1291 : nand2 port map( a => n1803, b => n1804, outb => n1802); U1292 : nor2 port map( a => mult_125_ab_3_10_port, b => n1806, outb => n1805 ); U1293 : nor2 port map( a => mult_125_ab_4_10_port, b => n1808, outb => n1807 ); U1294 : nand2 port map( a => n1810, b => n1811, outb => n1809); U1295 : nor2 port map( a => mult_125_ab_6_10_port, b => n1813, outb => n1812 ); U1296 : nor2 port map( a => mult_125_ab_7_10_port, b => n1815, outb => n1814 ); U1297 : nor2 port map( a => mult_125_ab_8_10_port, b => n1817, outb => n1816 ); U1298 : nor2 port map( a => mult_125_ab_9_10_port, b => n1819, outb => n1818 ); U1299 : nor2 port map( a => mult_125_ab_10_10_port, b => n1821, outb => n1820); U1300 : nor2 port map( a => mult_125_ab_11_10_port, b => n1823, outb => n1822); U1301 : nor2 port map( a => mult_125_ab_12_10_port, b => n1825, outb => n1824); U1302 : nor2 port map( a => mult_125_ab_13_10_port, b => n1827, outb => n1826); U1303 : nor2 port map( a => mult_125_ab_14_10_port, b => n1829, outb => n1828); U1304 : nor2 port map( a => mult_125_ab_15_10_port, b => n1831, outb => n1830); U1305 : nand2 port map( a => n1833, b => n1834, outb => n1832); U1306 : nor2 port map( a => mult_125_ab_3_9_port, b => n1836, outb => n1835) ; U1307 : nor2 port map( a => mult_125_ab_4_9_port, b => n1838, outb => n1837) ; U1308 : nor2 port map( a => mult_125_ab_5_9_port, b => n1840, outb => n1839) ; U1309 : nor2 port map( a => mult_125_ab_6_9_port, b => n1842, outb => n1841) ; U1310 : nor2 port map( a => mult_125_ab_7_9_port, b => n1844, outb => n1843) ; U1311 : nor2 port map( a => mult_125_ab_8_9_port, b => n1846, outb => n1845) ; U1312 : nor2 port map( a => mult_125_ab_9_9_port, b => n1848, outb => n1847) ; U1313 : nor2 port map( a => mult_125_ab_10_9_port, b => n1850, outb => n1849 ); U1314 : nor2 port map( a => mult_125_ab_11_9_port, b => n1852, outb => n1851 ); U1315 : nor2 port map( a => mult_125_ab_12_9_port, b => n1854, outb => n1853 ); U1316 : nor2 port map( a => mult_125_ab_13_9_port, b => n1856, outb => n1855 ); U1317 : nor2 port map( a => mult_125_ab_14_9_port, b => n1858, outb => n1857 ); U1318 : nand2 port map( a => n1860, b => n1861, outb => n1859); U1319 : nand2 port map( a => n1863, b => n1864, outb => n1862); U1320 : nor2 port map( a => mult_125_ab_3_8_port, b => n1866, outb => n1865) ; U1321 : nor2 port map( a => mult_125_ab_4_8_port, b => n1868, outb => n1867) ; U1322 : nor2 port map( a => mult_125_ab_5_8_port, b => n1870, outb => n1869) ; U1323 : nor2 port map( a => mult_125_ab_6_8_port, b => n1872, outb => n1871) ; U1324 : nor2 port map( a => mult_125_ab_7_8_port, b => n1874, outb => n1873) ; U1325 : nor2 port map( a => mult_125_ab_8_8_port, b => n1876, outb => n1875) ; U1326 : nor2 port map( a => mult_125_ab_9_8_port, b => n1878, outb => n1877) ; U1327 : nor2 port map( a => mult_125_ab_10_8_port, b => n1880, outb => n1879 ); U1328 : nor2 port map( a => mult_125_ab_11_8_port, b => n1882, outb => n1881 ); U1329 : nor2 port map( a => mult_125_ab_12_8_port, b => n1884, outb => n1883 ); U1330 : nor2 port map( a => mult_125_ab_13_8_port, b => n1886, outb => n1885 ); U1331 : nor2 port map( a => mult_125_ab_14_8_port, b => n1888, outb => n1887 ); U1332 : nor2 port map( a => mult_125_ab_15_8_port, b => n1890, outb => n1889 ); U1333 : nand2 port map( a => n1892, b => n1893, outb => n1891); U1334 : nand2 port map( a => n1895, b => n1896, outb => n1894); U1335 : nor2 port map( a => mult_125_ab_4_7_port, b => n1898, outb => n1897) ; U1336 : nor2 port map( a => mult_125_ab_5_7_port, b => n1900, outb => n1899) ; U1337 : nor2 port map( a => mult_125_ab_6_7_port, b => n1902, outb => n1901) ; U1338 : nor2 port map( a => mult_125_ab_7_7_port, b => n1904, outb => n1903) ; U1339 : nor2 port map( a => mult_125_ab_8_7_port, b => n1906, outb => n1905) ; U1340 : nor2 port map( a => mult_125_ab_9_7_port, b => n1908, outb => n1907) ; U1341 : nor2 port map( a => mult_125_ab_10_7_port, b => n1910, outb => n1909 ); U1342 : nor2 port map( a => mult_125_ab_11_7_port, b => n1912, outb => n1911 ); U1343 : nor2 port map( a => mult_125_ab_12_7_port, b => n1914, outb => n1913 ); U1344 : nor2 port map( a => mult_125_ab_13_7_port, b => n1916, outb => n1915 ); U1345 : nor2 port map( a => mult_125_ab_14_7_port, b => n1918, outb => n1917 ); U1346 : nand2 port map( a => n1920, b => n1921, outb => n1919); U1347 : nand2 port map( a => n1923, b => n1924, outb => n1922); U1348 : nor2 port map( a => mult_125_ab_3_6_port, b => n1926, outb => n1925) ; U1349 : nor2 port map( a => mult_125_ab_4_6_port, b => n1928, outb => n1927) ; U1350 : nand2 port map( a => n1930, b => n1931, outb => n1929); U1351 : nor2 port map( a => mult_125_ab_6_6_port, b => n1933, outb => n1932) ; U1352 : nor2 port map( a => mult_125_ab_7_6_port, b => n1935, outb => n1934) ; U1353 : nor2 port map( a => mult_125_ab_8_6_port, b => n1937, outb => n1936) ; U1354 : nand2 port map( a => n1939, b => n1940, outb => n1938); U1355 : nor2 port map( a => mult_125_ab_10_6_port, b => n1942, outb => n1941 ); U1356 : nor2 port map( a => mult_125_ab_11_6_port, b => n1944, outb => n1943 ); U1357 : nor2 port map( a => mult_125_ab_12_6_port, b => n1946, outb => n1945 ); U1358 : nor2 port map( a => mult_125_ab_13_6_port, b => n1948, outb => n1947 ); U1359 : nor2 port map( a => mult_125_ab_14_6_port, b => n1950, outb => n1949 ); U1360 : nor2 port map( a => mult_125_ab_15_6_port, b => n1952, outb => n1951 ); U1361 : nand2 port map( a => n1954, b => n1955, outb => n1953); U1362 : nand2 port map( a => n1957, b => n1958, outb => n1956); U1363 : nor2 port map( a => mult_125_ab_4_5_port, b => n1960, outb => n1959) ; U1364 : nor2 port map( a => mult_125_ab_5_5_port, b => n1962, outb => n1961) ; U1365 : nand2 port map( a => n1964, b => n1965, outb => n1963); U1366 : nor2 port map( a => mult_125_ab_7_5_port, b => n1967, outb => n1966) ; U1367 : nor2 port map( a => mult_125_ab_8_5_port, b => n1969, outb => n1968) ; U1368 : nor2 port map( a => mult_125_ab_9_5_port, b => n1971, outb => n1970) ; U1369 : nor2 port map( a => mult_125_ab_10_5_port, b => n1973, outb => n1972 ); U1370 : nor2 port map( a => mult_125_ab_11_5_port, b => n1975, outb => n1974 ); U1371 : nor2 port map( a => mult_125_ab_12_5_port, b => n1977, outb => n1976 ); U1372 : nor2 port map( a => mult_125_ab_13_5_port, b => n1979, outb => n1978 ); U1373 : nor2 port map( a => mult_125_ab_14_5_port, b => n1981, outb => n1980 ); U1374 : nand2 port map( a => n1983, b => n1984, outb => n1982); U1375 : nand2 port map( a => n1986, b => n1987, outb => n1985); U1376 : nor2 port map( a => mult_125_ab_3_4_port, b => n1989, outb => n1988) ; U1377 : nor2 port map( a => mult_125_ab_4_4_port, b => n1991, outb => n1990) ; U1378 : nand2 port map( a => n1993, b => n1994, outb => n1992); U1379 : nor2 port map( a => mult_125_ab_6_4_port, b => n1996, outb => n1995) ; U1380 : nand2 port map( a => n1998, b => n1999, outb => n1997); U1381 : nor2 port map( a => mult_125_ab_8_4_port, b => n2001, outb => n2000) ; U1382 : nor2 port map( a => mult_125_ab_9_4_port, b => n2003, outb => n2002) ; U1383 : nor2 port map( a => mult_125_ab_10_4_port, b => n2005, outb => n2004 ); U1384 : nand2 port map( a => n2007, b => n2008, outb => n2006); U1385 : nor2 port map( a => mult_125_ab_12_4_port, b => n2010, outb => n2009 ); U1386 : nor2 port map( a => mult_125_ab_13_4_port, b => n2012, outb => n2011 ); U1387 : nor2 port map( a => mult_125_ab_14_4_port, b => n2014, outb => n2013 ); U1388 : nand2 port map( a => n2016, b => n2017, outb => n2015); U1389 : nand2 port map( a => n2019, b => n2020, outb => n2018); U1390 : nand2 port map( a => n2022, b => n2023, outb => n2021); U1391 : nor2 port map( a => mult_125_ab_4_3_port, b => n2025, outb => n2024) ; U1392 : nor2 port map( a => mult_125_ab_5_3_port, b => n2027, outb => n2026) ; U1393 : nor2 port map( a => mult_125_ab_6_3_port, b => n2029, outb => n2028) ; U1394 : nor2 port map( a => mult_125_ab_7_3_port, b => n2031, outb => n2030) ; U1395 : nor2 port map( a => mult_125_ab_8_3_port, b => n2033, outb => n2032) ; U1396 : nor2 port map( a => mult_125_ab_9_3_port, b => n2035, outb => n2034) ; U1397 : nor2 port map( a => mult_125_ab_10_3_port, b => n2037, outb => n2036 ); U1398 : nor2 port map( a => mult_125_ab_11_3_port, b => n2039, outb => n2038 ); U1399 : nor2 port map( a => mult_125_ab_12_3_port, b => n2041, outb => n2040 ); U1400 : nor2 port map( a => mult_125_ab_13_3_port, b => n2043, outb => n2042 ); U1401 : nor2 port map( a => mult_125_ab_14_3_port, b => n2045, outb => n2044 ); U1402 : nor2 port map( a => mult_125_ab_15_3_port, b => n2047, outb => n2046 ); U1403 : nand2 port map( a => n2049, b => n2050, outb => n2048); U1404 : nor2 port map( a => mult_125_ab_3_2_port, b => n2052, outb => n2051) ; U1405 : nor2 port map( a => mult_125_ab_4_2_port, b => n2054, outb => n2053) ; U1406 : nor2 port map( a => mult_125_ab_5_2_port, b => n2056, outb => n2055) ; U1407 : nor2 port map( a => mult_125_ab_6_2_port, b => n2058, outb => n2057) ; U1408 : nand2 port map( a => n2060, b => n2061, outb => n2059); U1409 : nor2 port map( a => mult_125_ab_8_2_port, b => n2063, outb => n2062) ; U1410 : nor2 port map( a => mult_125_ab_9_2_port, b => n2065, outb => n2064) ; U1411 : nor2 port map( a => mult_125_ab_10_2_port, b => n2067, outb => n2066 ); U1412 : nor2 port map( a => mult_125_ab_11_2_port, b => n2069, outb => n2068 ); U1413 : nor2 port map( a => mult_125_ab_12_2_port, b => n2071, outb => n2070 ); U1414 : nor2 port map( a => mult_125_ab_13_2_port, b => n2073, outb => n2072 ); U1415 : nor2 port map( a => mult_125_ab_14_2_port, b => n2075, outb => n2074 ); U1416 : nor2 port map( a => mult_125_ab_15_2_port, b => n2077, outb => n2076 ); U1417 : nand2 port map( a => n2079, b => n2080, outb => n2078); U1418 : nor2 port map( a => mult_125_ab_3_1_port, b => n2082, outb => n2081) ; U1419 : nor2 port map( a => mult_125_ab_4_1_port, b => n2084, outb => n2083) ; U1420 : nor2 port map( a => mult_125_ab_5_1_port, b => n2086, outb => n2085) ; U1421 : nor2 port map( a => mult_125_ab_6_1_port, b => n2088, outb => n2087) ; U1422 : nor2 port map( a => mult_125_ab_7_1_port, b => n2090, outb => n2089) ; U1423 : nor2 port map( a => mult_125_ab_8_1_port, b => n2092, outb => n2091) ; U1424 : nor2 port map( a => mult_125_ab_9_1_port, b => n2094, outb => n2093) ; U1425 : nor2 port map( a => mult_125_ab_10_1_port, b => n2096, outb => n2095 ); U1426 : nor2 port map( a => mult_125_ab_11_1_port, b => n2098, outb => n2097 ); U1427 : nor2 port map( a => mult_125_ab_12_1_port, b => n2100, outb => n2099 ); U1428 : nor2 port map( a => mult_125_ab_13_1_port, b => n2102, outb => n2101 ); U1429 : nor2 port map( a => mult_125_ab_14_1_port, b => n2104, outb => n2103 ); U1430 : nor2 port map( a => mult_125_ab_15_1_port, b => n2106, outb => n2105 ); U1431 : nor2 port map( a => mult_125_ab_2_0_port, b => n2108, outb => n2107) ; U1432 : nor2 port map( a => mult_125_ab_3_0_port, b => n2110, outb => n2109) ; U1433 : nor2 port map( a => mult_125_ab_4_0_port, b => n2112, outb => n2111) ; U1434 : nor2 port map( a => mult_125_ab_5_0_port, b => n2114, outb => n2113) ; U1435 : nor2 port map( a => mult_125_ab_6_0_port, b => n2116, outb => n2115) ; U1436 : nor2 port map( a => mult_125_ab_7_0_port, b => n2118, outb => n2117) ; U1437 : nor2 port map( a => mult_125_ab_8_0_port, b => n2120, outb => n2119) ; U1438 : nor2 port map( a => mult_125_ab_9_0_port, b => n2122, outb => n2121) ; U1439 : nor2 port map( a => mult_125_ab_10_0_port, b => n2124, outb => n2123 ); U1440 : nor2 port map( a => mult_125_ab_11_0_port, b => n2126, outb => n2125 ); U1441 : nor2 port map( a => mult_125_ab_12_0_port, b => n2128, outb => n2127 ); U1442 : nor2 port map( a => mult_125_ab_13_0_port, b => n2130, outb => n2129 ); U1443 : nor2 port map( a => mult_125_ab_14_0_port, b => n2132, outb => n2131 ); U1444 : nor2 port map( a => mult_125_ab_15_0_port, b => n2134, outb => n2133 ); U1445 : nor2 port map( a => mult_125_ZB, b => mult_125_ZA, outb => n310); U1446 : nand2 port map( a => mult_125_QB, b => mult_125_ab_15_15_port, outb => n2135); U1447 : nor2 port map( a => adder_mem_array_3_1_port, b => n2137, outb => n2136); U1448 : nor2 port map( a => multiplier_sigs_2_2_port, b => adder_mem_array_3_2_port, outb => n2138); U1449 : nor2 port map( a => multiplier_sigs_2_3_port, b => adder_mem_array_3_3_port, outb => n2139); U1450 : nor2 port map( a => multiplier_sigs_2_4_port, b => adder_mem_array_3_4_port, outb => n2140); U1451 : nor2 port map( a => multiplier_sigs_2_5_port, b => adder_mem_array_3_5_port, outb => n2141); U1452 : nor2 port map( a => multiplier_sigs_2_6_port, b => adder_mem_array_3_6_port, outb => n2142); U1453 : nor2 port map( a => multiplier_sigs_2_7_port, b => adder_mem_array_3_7_port, outb => n2143); U1454 : nor2 port map( a => multiplier_sigs_2_8_port, b => adder_mem_array_3_8_port, outb => n2144); U1455 : nor2 port map( a => multiplier_sigs_2_9_port, b => adder_mem_array_3_9_port, outb => n2145); U1456 : nor2 port map( a => multiplier_sigs_2_10_port, b => adder_mem_array_3_10_port, outb => n2146); U1457 : nor2 port map( a => multiplier_sigs_2_11_port, b => adder_mem_array_3_11_port, outb => n2147); U1458 : nor2 port map( a => multiplier_sigs_2_12_port, b => adder_mem_array_3_12_port, outb => n2148); U1459 : nor2 port map( a => multiplier_sigs_2_13_port, b => adder_mem_array_3_13_port, outb => n2149); U1460 : nor2 port map( a => multiplier_sigs_2_14_port, b => adder_mem_array_3_14_port, outb => n2150); U1461 : nor2 port map( a => multiplier_sigs_2_15_port, b => adder_mem_array_3_15_port, outb => n2151); U1462 : nor2 port map( a => multiplier_sigs_2_16_port, b => adder_mem_array_3_16_port, outb => n2152); U1463 : nor2 port map( a => multiplier_sigs_2_17_port, b => adder_mem_array_3_17_port, outb => n2153); U1464 : nor2 port map( a => multiplier_sigs_2_18_port, b => adder_mem_array_3_18_port, outb => n2154); U1465 : nor2 port map( a => multiplier_sigs_2_19_port, b => adder_mem_array_3_19_port, outb => n2155); U1466 : nor2 port map( a => multiplier_sigs_2_20_port, b => adder_mem_array_3_20_port, outb => n2156); U1467 : nor2 port map( a => multiplier_sigs_2_21_port, b => adder_mem_array_3_21_port, outb => n2157); U1468 : nor2 port map( a => multiplier_sigs_2_22_port, b => adder_mem_array_3_22_port, outb => n2158); U1469 : nor2 port map( a => multiplier_sigs_2_23_port, b => adder_mem_array_3_23_port, outb => n2159); U1470 : nor2 port map( a => multiplier_sigs_2_24_port, b => adder_mem_array_3_24_port, outb => n2160); U1471 : nor2 port map( a => multiplier_sigs_2_25_port, b => adder_mem_array_3_25_port, outb => n2161); U1472 : nor2 port map( a => multiplier_sigs_2_26_port, b => adder_mem_array_3_26_port, outb => n2162); U1473 : nor2 port map( a => adder_mem_array_1_1_port, b => n2164, outb => n2163); U1474 : nor2 port map( a => multiplier_sigs_0_2_port, b => adder_mem_array_1_2_port, outb => n2165); U1475 : nor2 port map( a => adder_mem_array_2_1_port, b => n2167, outb => n2166); U1476 : nor2 port map( a => multiplier_sigs_1_2_port, b => adder_mem_array_2_2_port, outb => n2168); U1477 : nor2 port map( a => multiplier_sigs_1_3_port, b => adder_mem_array_2_3_port, outb => n2169); U1478 : nor2 port map( a => multiplier_sigs_1_4_port, b => adder_mem_array_2_4_port, outb => n2170); U1479 : nor2 port map( a => multiplier_sigs_1_5_port, b => adder_mem_array_2_5_port, outb => n2171); U1480 : nor2 port map( a => multiplier_sigs_1_6_port, b => adder_mem_array_2_6_port, outb => n2172); U1481 : nor2 port map( a => multiplier_sigs_1_7_port, b => adder_mem_array_2_7_port, outb => n2173); U1482 : nor2 port map( a => multiplier_sigs_1_8_port, b => adder_mem_array_2_8_port, outb => n2174); U1483 : nor2 port map( a => multiplier_sigs_1_9_port, b => adder_mem_array_2_9_port, outb => n2175); U1484 : nor2 port map( a => multiplier_sigs_1_10_port, b => adder_mem_array_2_10_port, outb => n2176); U1485 : nor2 port map( a => multiplier_sigs_1_11_port, b => adder_mem_array_2_11_port, outb => n2177); U1486 : nor2 port map( a => multiplier_sigs_1_12_port, b => adder_mem_array_2_12_port, outb => n2178); U1487 : nor2 port map( a => multiplier_sigs_1_13_port, b => adder_mem_array_2_13_port, outb => n2179); U1488 : nor2 port map( a => multiplier_sigs_1_14_port, b => adder_mem_array_2_14_port, outb => n2180); U1489 : nor2 port map( a => multiplier_sigs_1_15_port, b => adder_mem_array_2_15_port, outb => n2181); U1490 : nor2 port map( a => multiplier_sigs_1_16_port, b => adder_mem_array_2_16_port, outb => n2182); U1491 : nor2 port map( a => multiplier_sigs_1_17_port, b => adder_mem_array_2_17_port, outb => n2183); U1492 : nor2 port map( a => multiplier_sigs_1_18_port, b => adder_mem_array_2_18_port, outb => n2184); U1493 : nor2 port map( a => multiplier_sigs_1_19_port, b => adder_mem_array_2_19_port, outb => n2185); U1494 : nor2 port map( a => multiplier_sigs_1_20_port, b => adder_mem_array_2_20_port, outb => n2186); U1495 : nor2 port map( a => multiplier_sigs_1_21_port, b => adder_mem_array_2_21_port, outb => n2187); U1496 : nor2 port map( a => multiplier_sigs_1_22_port, b => adder_mem_array_2_22_port, outb => n2188); U1497 : nor2 port map( a => multiplier_sigs_1_23_port, b => adder_mem_array_2_23_port, outb => n2189); U1498 : nor2 port map( a => multiplier_sigs_1_24_port, b => adder_mem_array_2_24_port, outb => n2190); U1499 : nor2 port map( a => multiplier_sigs_1_25_port, b => adder_mem_array_2_25_port, outb => n2191); U1500 : nor2 port map( a => multiplier_sigs_1_26_port, b => adder_mem_array_2_26_port, outb => n2192); U1501 : nor2 port map( a => multiplier_sigs_1_27_port, b => adder_mem_array_2_27_port, outb => n2193); U1502 : nor2 port map( a => multiplier_sigs_1_28_port, b => adder_mem_array_2_28_port, outb => n2194); U1503 : nor2 port map( a => multiplier_sigs_1_29_port, b => adder_mem_array_2_29_port, outb => n2195); U1504 : nor2 port map( a => multiplier_sigs_1_30_port, b => adder_mem_array_2_30_port, outb => n2196); U1505 : aoi22 port map( a => n2198, b => n2199, c => adder_mem_array_2_31_port, d => multiplier_sigs_1_31_port, outb => n2197); U1506 : nor2 port map( a => multiplier_sigs_0_3_port, b => adder_mem_array_1_3_port, outb => n2200); U1507 : nor2 port map( a => multiplier_sigs_0_4_port, b => adder_mem_array_1_4_port, outb => n2201); U1508 : nor2 port map( a => multiplier_sigs_0_5_port, b => adder_mem_array_1_5_port, outb => n2202); U1509 : nor2 port map( a => multiplier_sigs_0_6_port, b => adder_mem_array_1_6_port, outb => n2203); U1510 : nor2 port map( a => multiplier_sigs_0_7_port, b => adder_mem_array_1_7_port, outb => n2204); U1511 : nor2 port map( a => multiplier_sigs_0_8_port, b => adder_mem_array_1_8_port, outb => n2205); U1512 : nor2 port map( a => multiplier_sigs_0_9_port, b => adder_mem_array_1_9_port, outb => n2206); U1513 : nor2 port map( a => multiplier_sigs_0_10_port, b => adder_mem_array_1_10_port, outb => n2207); U1514 : nor2 port map( a => multiplier_sigs_0_11_port, b => adder_mem_array_1_11_port, outb => n2208); U1515 : nor2 port map( a => multiplier_sigs_0_12_port, b => adder_mem_array_1_12_port, outb => n2209); U1516 : nor2 port map( a => multiplier_sigs_0_13_port, b => adder_mem_array_1_13_port, outb => n2210); U1517 : nor2 port map( a => multiplier_sigs_0_14_port, b => adder_mem_array_1_14_port, outb => n2211); U1518 : nor2 port map( a => multiplier_sigs_0_15_port, b => adder_mem_array_1_15_port, outb => n2212); U1519 : nor2 port map( a => multiplier_sigs_0_16_port, b => adder_mem_array_1_16_port, outb => n2213); U1520 : nor2 port map( a => multiplier_sigs_0_17_port, b => adder_mem_array_1_17_port, outb => n2214); U1521 : nor2 port map( a => multiplier_sigs_0_18_port, b => adder_mem_array_1_18_port, outb => n2215); U1522 : nor2 port map( a => multiplier_sigs_0_19_port, b => adder_mem_array_1_19_port, outb => n2216); U1523 : nor2 port map( a => multiplier_sigs_0_20_port, b => adder_mem_array_1_20_port, outb => n2217); U1524 : nor2 port map( a => multiplier_sigs_0_21_port, b => adder_mem_array_1_21_port, outb => n2218); U1525 : nor2 port map( a => multiplier_sigs_0_22_port, b => adder_mem_array_1_22_port, outb => n2219); U1526 : nor2 port map( a => multiplier_sigs_0_23_port, b => adder_mem_array_1_23_port, outb => n2220); U1527 : nor2 port map( a => multiplier_sigs_0_24_port, b => adder_mem_array_1_24_port, outb => n2221); U1528 : nor2 port map( a => multiplier_sigs_0_25_port, b => adder_mem_array_1_25_port, outb => n2222); U1529 : nor2 port map( a => multiplier_sigs_0_26_port, b => adder_mem_array_1_26_port, outb => n2223); U1530 : nor2 port map( a => multiplier_sigs_0_27_port, b => adder_mem_array_1_27_port, outb => n2224); U1531 : nor2 port map( a => multiplier_sigs_0_28_port, b => adder_mem_array_1_28_port, outb => n2225); U1532 : nor2 port map( a => multiplier_sigs_0_29_port, b => adder_mem_array_1_29_port, outb => n2226); U1533 : nor2 port map( a => multiplier_sigs_0_30_port, b => adder_mem_array_1_30_port, outb => n2227); U1534 : aoi22 port map( a => n2229, b => n2230, c => adder_mem_array_1_31_port, d => multiplier_sigs_0_31_port, outb => n2228); U1535 : nor2 port map( a => multiplier_sigs_2_27_port, b => adder_mem_array_3_27_port, outb => n2231); U1536 : nor2 port map( a => multiplier_sigs_2_28_port, b => adder_mem_array_3_28_port, outb => n2232); U1537 : nor2 port map( a => multiplier_sigs_2_29_port, b => adder_mem_array_3_29_port, outb => n2233); U1538 : nor2 port map( a => multiplier_sigs_2_30_port, b => adder_mem_array_3_30_port, outb => n2234); U1539 : aoi22 port map( a => n2236, b => n2237, c => adder_mem_array_3_31_port, d => multiplier_sigs_2_31_port, outb => n2235); U1540 : xor2 port map( a => mult_125_G4_ab_15_15_port, b => n2239, outb => n2238); U1541 : xor2 port map( a => mult_125_G4_ab_1_14_port, b => mult_125_G4_ab_0_15_port, outb => n2240); U1542 : xor2 port map( a => n2242, b => mult_125_G4_ab_1_15_port, outb => n2241); U1543 : xor2 port map( a => mult_125_G4_ab_1_13_port, b => mult_125_G4_ab_0_14_port, outb => n2243); U1544 : xor2 port map( a => n2245, b => n2240, outb => n2244); U1545 : xor2 port map( a => n2247, b => n2248, outb => n2246); U1546 : xor2 port map( a => n2250, b => n2251, outb => n2249); U1547 : xor2 port map( a => n2253, b => n2254, outb => n2252); U1548 : xor2 port map( a => n2256, b => n2257, outb => n2255); U1549 : xor2 port map( a => n2259, b => n2260, outb => n2258); U1550 : xor2 port map( a => n2262, b => n2263, outb => n2261); U1551 : xor2 port map( a => n2265, b => n2266, outb => n2264); U1552 : xor2 port map( a => n2268, b => n2269, outb => n2267); U1553 : xor2 port map( a => n2271, b => n2272, outb => n2270); U1554 : xor2 port map( a => n2274, b => n2275, outb => n2273); U1555 : xor2 port map( a => n2277, b => n2278, outb => n2276); U1556 : xor2 port map( a => n2279, b => n2280, outb => n246); U1557 : xor2 port map( a => mult_125_G4_ab_1_12_port, b => mult_125_G4_ab_0_13_port, outb => n2281); U1558 : xor2 port map( a => n2283, b => n2243, outb => n2282); U1559 : xor2 port map( a => n2285, b => n2286, outb => n2284); U1560 : xor2 port map( a => mult_125_G4_ab_1_11_port, b => mult_125_G4_ab_0_12_port, outb => n2287); U1561 : xor2 port map( a => n2289, b => n2281, outb => n2288); U1562 : xor2 port map( a => n2291, b => n2292, outb => n2290); U1563 : xor2 port map( a => n2294, b => n2295, outb => n2293); U1564 : xor2 port map( a => n2297, b => n2298, outb => n2296); U1565 : xor2 port map( a => n2300, b => n2301, outb => n2299); U1566 : xor2 port map( a => n2303, b => n2304, outb => n2302); U1567 : xor2 port map( a => n2306, b => n2307, outb => n2305); U1568 : xor2 port map( a => n2309, b => n2310, outb => n2308); U1569 : xor2 port map( a => n2312, b => n2313, outb => n2311); U1570 : xor2 port map( a => n2315, b => n2316, outb => n2314); U1571 : xor2 port map( a => n2318, b => n2319, outb => n2317); U1572 : xor2 port map( a => n2320, b => n2321, outb => n250); U1573 : xor2 port map( a => mult_125_G4_ab_1_10_port, b => mult_125_G4_ab_0_11_port, outb => n2322); U1574 : xor2 port map( a => n2324, b => n2287, outb => n2323); U1575 : xor2 port map( a => n2326, b => n2327, outb => n2325); U1576 : xor2 port map( a => n2329, b => n2330, outb => n2328); U1577 : xor2 port map( a => mult_125_G4_ab_1_9_port, b => mult_125_G4_ab_0_10_port, outb => n2331); U1578 : xor2 port map( a => n2333, b => n2322, outb => n2332); U1579 : xor2 port map( a => n2335, b => n2336, outb => n2334); U1580 : xor2 port map( a => n2338, b => n2339, outb => n2337); U1581 : xor2 port map( a => n2341, b => n2342, outb => n2340); U1582 : xor2 port map( a => n2344, b => n2345, outb => n2343); U1583 : xor2 port map( a => n2347, b => n2348, outb => n2346); U1584 : xor2 port map( a => n2350, b => n2351, outb => n2349); U1585 : xor2 port map( a => n2353, b => n2354, outb => n2352); U1586 : xor2 port map( a => n2356, b => n2357, outb => n2355); U1587 : xor2 port map( a => n2359, b => n2360, outb => n2358); U1588 : xor2 port map( a => n2361, b => n2362, outb => n254); U1589 : xor2 port map( a => mult_125_G4_ab_1_8_port, b => mult_125_G4_ab_0_9_port, outb => n2363); U1590 : xor2 port map( a => n2365, b => n2331, outb => n2364); U1591 : xor2 port map( a => n2367, b => n2368, outb => n2366); U1592 : xor2 port map( a => n2370, b => n2371, outb => n2369); U1593 : xor2 port map( a => n2373, b => n2374, outb => n2372); U1594 : xor2 port map( a => mult_125_G4_ab_1_7_port, b => mult_125_G4_ab_0_8_port, outb => n2375); U1595 : xor2 port map( a => n2377, b => n2363, outb => n2376); U1596 : xor2 port map( a => n2379, b => n2380, outb => n2378); U1597 : xor2 port map( a => n2382, b => n2383, outb => n2381); U1598 : xor2 port map( a => n2385, b => n2386, outb => n2384); U1599 : xor2 port map( a => n2388, b => n2389, outb => n2387); U1600 : xor2 port map( a => n2391, b => n2392, outb => n2390); U1601 : xor2 port map( a => n2394, b => n2395, outb => n2393); U1602 : xor2 port map( a => n2397, b => n2398, outb => n2396); U1603 : xor2 port map( a => n2400, b => n2401, outb => n2399); U1604 : xor2 port map( a => n2402, b => n2403, outb => n258); U1605 : xor2 port map( a => mult_125_G4_ab_1_6_port, b => mult_125_G4_ab_0_7_port, outb => n2404); U1606 : xor2 port map( a => n2406, b => n2375, outb => n2405); U1607 : xor2 port map( a => n2408, b => n2409, outb => n2407); U1608 : xor2 port map( a => n2411, b => n2412, outb => n2410); U1609 : xor2 port map( a => n2414, b => n2415, outb => n2413); U1610 : xor2 port map( a => n2417, b => n2418, outb => n2416); U1611 : xor2 port map( a => mult_125_G4_ab_1_5_port, b => mult_125_G4_ab_0_6_port, outb => n2419); U1612 : xor2 port map( a => n2421, b => n2404, outb => n2420); U1613 : xor2 port map( a => n2423, b => n2424, outb => n2422); U1614 : xor2 port map( a => n2426, b => n2427, outb => n2425); U1615 : xor2 port map( a => n2429, b => n2430, outb => n2428); U1616 : xor2 port map( a => n2432, b => n2433, outb => n2431); U1617 : xor2 port map( a => n2435, b => n2436, outb => n2434); U1618 : xor2 port map( a => n2438, b => n2439, outb => n2437); U1619 : xor2 port map( a => n2441, b => n2442, outb => n2440); U1620 : xor2 port map( a => n2443, b => n2444, outb => n262); U1621 : xor2 port map( a => mult_125_G4_ab_1_4_port, b => mult_125_G4_ab_0_5_port, outb => n2445); U1622 : xor2 port map( a => n2447, b => n2419, outb => n2446); U1623 : xor2 port map( a => n2449, b => n2450, outb => n2448); U1624 : xor2 port map( a => n2452, b => n2453, outb => n2451); U1625 : xor2 port map( a => n2455, b => n2456, outb => n2454); U1626 : xor2 port map( a => n2458, b => n2459, outb => n2457); U1627 : xor2 port map( a => n2461, b => n2462, outb => n2460); U1628 : xor2 port map( a => mult_125_G4_ab_1_3_port, b => mult_125_G4_ab_0_4_port, outb => n2463); U1629 : xor2 port map( a => n2465, b => n2445, outb => n2464); U1630 : xor2 port map( a => n2467, b => n2468, outb => n2466); U1631 : xor2 port map( a => n2470, b => n2471, outb => n2469); U1632 : xor2 port map( a => n2473, b => n2474, outb => n2472); U1633 : xor2 port map( a => n2476, b => n2477, outb => n2475); U1634 : xor2 port map( a => n2479, b => n2480, outb => n2478); U1635 : xor2 port map( a => n2482, b => n2483, outb => n2481); U1636 : xor2 port map( a => n2484, b => n2485, outb => n267); U1637 : xor2 port map( a => mult_125_G4_ab_1_2_port, b => mult_125_G4_ab_0_3_port, outb => n2486); U1638 : xor2 port map( a => n2488, b => n2463, outb => n2487); U1639 : xor2 port map( a => n2490, b => n2491, outb => n2489); U1640 : xor2 port map( a => n2493, b => n2494, outb => n2492); U1641 : xor2 port map( a => n2496, b => n2497, outb => n2495); U1642 : xor2 port map( a => n2499, b => n2500, outb => n2498); U1643 : xor2 port map( a => n2502, b => n2503, outb => n2501); U1644 : xor2 port map( a => n2505, b => n2506, outb => n2504); U1645 : xor2 port map( a => mult_125_G4_ab_1_1_port, b => mult_125_G4_ab_0_2_port, outb => n2507); U1646 : xor2 port map( a => n2509, b => n2486, outb => n2508); U1647 : xor2 port map( a => n2511, b => n2512, outb => n2510); U1648 : xor2 port map( a => n2514, b => n2515, outb => n2513); U1649 : xor2 port map( a => n2517, b => n2518, outb => n2516); U1650 : xor2 port map( a => n2520, b => n2521, outb => n2519); U1651 : xor2 port map( a => n2523, b => n2524, outb => n2522); U1652 : xor2 port map( a => n2526, b => n2527, outb => n2525); U1653 : xor2 port map( a => n2528, b => n2519, outb => mult_125_G4_A1_9_port ); U1654 : xor2 port map( a => n2529, b => n2516, outb => mult_125_G4_A1_7_port ); U1655 : xor2 port map( a => n2530, b => n2513, outb => mult_125_G4_A1_5_port ); U1656 : xor2 port map( a => n2531, b => n2510, outb => mult_125_G4_A1_3_port ); U1657 : xor2 port map( a => n242, b => n241, outb => mult_125_G4_A1_28_port) ; U1658 : xor2 port map( a => n246, b => n245, outb => mult_125_G4_A1_26_port) ; U1659 : xor2 port map( a => n250, b => n249, outb => mult_125_G4_A1_24_port) ; U1660 : xor2 port map( a => n254, b => n253, outb => mult_125_G4_A1_22_port) ; U1661 : xor2 port map( a => n258, b => n257, outb => mult_125_G4_A1_20_port) ; U1662 : xor2 port map( a => n2532, b => n2508, outb => mult_125_G4_A1_1_port ); U1663 : xor2 port map( a => n262, b => n261, outb => mult_125_G4_A1_18_port) ; U1664 : xor2 port map( a => n267, b => n266, outb => mult_125_G4_A1_16_port) ; U1665 : xor2 port map( a => n2533, b => n275, outb => mult_125_G4_A1_13_port ); U1666 : xor2 port map( a => n2534, b => n2522, outb => mult_125_G4_A1_11_port); U1667 : xor2 port map( a => mult_125_G3_ab_15_15_port, b => n2536, outb => n2535); U1668 : xor2 port map( a => mult_125_G3_ab_1_14_port, b => mult_125_G3_ab_0_15_port, outb => n2537); U1669 : xor2 port map( a => n2539, b => mult_125_G3_ab_1_15_port, outb => n2538); U1670 : xor2 port map( a => mult_125_G3_ab_1_13_port, b => mult_125_G3_ab_0_14_port, outb => n2540); U1671 : xor2 port map( a => n2542, b => n2537, outb => n2541); U1672 : xor2 port map( a => n2544, b => n2545, outb => n2543); U1673 : xor2 port map( a => n2547, b => n2548, outb => n2546); U1674 : xor2 port map( a => n2550, b => n2551, outb => n2549); U1675 : xor2 port map( a => n2553, b => n2554, outb => n2552); U1676 : xor2 port map( a => n2556, b => n2557, outb => n2555); U1677 : xor2 port map( a => n2559, b => n2560, outb => n2558); U1678 : xor2 port map( a => n2562, b => n2563, outb => n2561); U1679 : xor2 port map( a => n2565, b => n2566, outb => n2564); U1680 : xor2 port map( a => n2568, b => n2569, outb => n2567); U1681 : xor2 port map( a => n2571, b => n2572, outb => n2570); U1682 : xor2 port map( a => n2574, b => n2575, outb => n2573); U1683 : xor2 port map( a => n2576, b => n2577, outb => n354); U1684 : xor2 port map( a => mult_125_G3_ab_1_12_port, b => mult_125_G3_ab_0_13_port, outb => n2578); U1685 : xor2 port map( a => n2580, b => n2540, outb => n2579); U1686 : xor2 port map( a => n2582, b => n2583, outb => n2581); U1687 : xor2 port map( a => mult_125_G3_ab_1_11_port, b => mult_125_G3_ab_0_12_port, outb => n2584); U1688 : xor2 port map( a => n2586, b => n2578, outb => n2585); U1689 : xor2 port map( a => n2588, b => n2589, outb => n2587); U1690 : xor2 port map( a => n2591, b => n2592, outb => n2590); U1691 : xor2 port map( a => n2594, b => n2595, outb => n2593); U1692 : xor2 port map( a => n2597, b => n2598, outb => n2596); U1693 : xor2 port map( a => n2600, b => n2601, outb => n2599); U1694 : xor2 port map( a => n2603, b => n2604, outb => n2602); U1695 : xor2 port map( a => n2606, b => n2607, outb => n2605); U1696 : xor2 port map( a => n2609, b => n2610, outb => n2608); U1697 : xor2 port map( a => n2612, b => n2613, outb => n2611); U1698 : xor2 port map( a => n2615, b => n2616, outb => n2614); U1699 : xor2 port map( a => n2617, b => n2618, outb => n358); U1700 : xor2 port map( a => mult_125_G3_ab_1_10_port, b => mult_125_G3_ab_0_11_port, outb => n2619); U1701 : xor2 port map( a => n2621, b => n2584, outb => n2620); U1702 : xor2 port map( a => n2623, b => n2624, outb => n2622); U1703 : xor2 port map( a => n2626, b => n2627, outb => n2625); U1704 : xor2 port map( a => mult_125_G3_ab_1_9_port, b => mult_125_G3_ab_0_10_port, outb => n2628); U1705 : xor2 port map( a => n2630, b => n2619, outb => n2629); U1706 : xor2 port map( a => n2632, b => n2633, outb => n2631); U1707 : xor2 port map( a => n2635, b => n2636, outb => n2634); U1708 : xor2 port map( a => n2638, b => n2639, outb => n2637); U1709 : xor2 port map( a => n2641, b => n2642, outb => n2640); U1710 : xor2 port map( a => n2644, b => n2645, outb => n2643); U1711 : xor2 port map( a => n2647, b => n2648, outb => n2646); U1712 : xor2 port map( a => n2650, b => n2651, outb => n2649); U1713 : xor2 port map( a => n2653, b => n2654, outb => n2652); U1714 : xor2 port map( a => n2656, b => n2657, outb => n2655); U1715 : xor2 port map( a => n2658, b => n2659, outb => n362); U1716 : xor2 port map( a => mult_125_G3_ab_1_8_port, b => mult_125_G3_ab_0_9_port, outb => n2660); U1717 : xor2 port map( a => n2662, b => n2628, outb => n2661); U1718 : xor2 port map( a => n2664, b => n2665, outb => n2663); U1719 : xor2 port map( a => n2667, b => n2668, outb => n2666); U1720 : xor2 port map( a => n2670, b => n2671, outb => n2669); U1721 : xor2 port map( a => mult_125_G3_ab_1_7_port, b => mult_125_G3_ab_0_8_port, outb => n2672); U1722 : xor2 port map( a => n2674, b => n2660, outb => n2673); U1723 : xor2 port map( a => n2676, b => n2677, outb => n2675); U1724 : xor2 port map( a => n2679, b => n2680, outb => n2678); U1725 : xor2 port map( a => n2682, b => n2683, outb => n2681); U1726 : xor2 port map( a => n2685, b => n2686, outb => n2684); U1727 : xor2 port map( a => n2688, b => n2689, outb => n2687); U1728 : xor2 port map( a => n2691, b => n2692, outb => n2690); U1729 : xor2 port map( a => n2694, b => n2695, outb => n2693); U1730 : xor2 port map( a => n2697, b => n2698, outb => n2696); U1731 : xor2 port map( a => n2699, b => n2700, outb => n366); U1732 : xor2 port map( a => mult_125_G3_ab_1_6_port, b => mult_125_G3_ab_0_7_port, outb => n2701); U1733 : xor2 port map( a => n2703, b => n2672, outb => n2702); U1734 : xor2 port map( a => n2705, b => n2706, outb => n2704); U1735 : xor2 port map( a => n2708, b => n2709, outb => n2707); U1736 : xor2 port map( a => n2711, b => n2712, outb => n2710); U1737 : xor2 port map( a => n2714, b => n2715, outb => n2713); U1738 : xor2 port map( a => mult_125_G3_ab_1_5_port, b => mult_125_G3_ab_0_6_port, outb => n2716); U1739 : xor2 port map( a => n2718, b => n2701, outb => n2717); U1740 : xor2 port map( a => n2720, b => n2721, outb => n2719); U1741 : xor2 port map( a => n2723, b => n2724, outb => n2722); U1742 : xor2 port map( a => n2726, b => n2727, outb => n2725); U1743 : xor2 port map( a => n2729, b => n2730, outb => n2728); U1744 : xor2 port map( a => n2732, b => n2733, outb => n2731); U1745 : xor2 port map( a => n2735, b => n2736, outb => n2734); U1746 : xor2 port map( a => n2738, b => n2739, outb => n2737); U1747 : xor2 port map( a => n2740, b => n2741, outb => n370); U1748 : xor2 port map( a => mult_125_G3_ab_1_4_port, b => mult_125_G3_ab_0_5_port, outb => n2742); U1749 : xor2 port map( a => n2744, b => n2716, outb => n2743); U1750 : xor2 port map( a => n2746, b => n2747, outb => n2745); U1751 : xor2 port map( a => n2749, b => n2750, outb => n2748); U1752 : xor2 port map( a => n2752, b => n2753, outb => n2751); U1753 : xor2 port map( a => n2755, b => n2756, outb => n2754); U1754 : xor2 port map( a => n2758, b => n2759, outb => n2757); U1755 : xor2 port map( a => mult_125_G3_ab_1_3_port, b => mult_125_G3_ab_0_4_port, outb => n2760); U1756 : xor2 port map( a => n2762, b => n2742, outb => n2761); U1757 : xor2 port map( a => n2764, b => n2765, outb => n2763); U1758 : xor2 port map( a => n2767, b => n2768, outb => n2766); U1759 : xor2 port map( a => n2770, b => n2771, outb => n2769); U1760 : xor2 port map( a => n2773, b => n2774, outb => n2772); U1761 : xor2 port map( a => n2776, b => n2777, outb => n2775); U1762 : xor2 port map( a => n2779, b => n2780, outb => n2778); U1763 : xor2 port map( a => n2781, b => n2782, outb => n375); U1764 : xor2 port map( a => mult_125_G3_ab_1_2_port, b => mult_125_G3_ab_0_3_port, outb => n2783); U1765 : xor2 port map( a => n2785, b => n2760, outb => n2784); U1766 : xor2 port map( a => n2787, b => n2788, outb => n2786); U1767 : xor2 port map( a => n2790, b => n2791, outb => n2789); U1768 : xor2 port map( a => n2793, b => n2794, outb => n2792); U1769 : xor2 port map( a => n2796, b => n2797, outb => n2795); U1770 : xor2 port map( a => n2799, b => n2800, outb => n2798); U1771 : xor2 port map( a => n2802, b => n2803, outb => n2801); U1772 : xor2 port map( a => mult_125_G3_ab_1_1_port, b => mult_125_G3_ab_0_2_port, outb => n2804); U1773 : xor2 port map( a => n2806, b => n2783, outb => n2805); U1774 : xor2 port map( a => n2808, b => n2809, outb => n2807); U1775 : xor2 port map( a => n2811, b => n2812, outb => n2810); U1776 : xor2 port map( a => n2814, b => n2815, outb => n2813); U1777 : xor2 port map( a => n2817, b => n2818, outb => n2816); U1778 : xor2 port map( a => n2820, b => n2821, outb => n2819); U1779 : xor2 port map( a => n2823, b => n2824, outb => n2822); U1780 : xor2 port map( a => n2825, b => n2816, outb => mult_125_G3_A1_9_port ); U1781 : xor2 port map( a => n2826, b => n2813, outb => mult_125_G3_A1_7_port ); U1782 : xor2 port map( a => n2827, b => n2810, outb => mult_125_G3_A1_5_port ); U1783 : xor2 port map( a => n2828, b => n2807, outb => mult_125_G3_A1_3_port ); U1784 : xor2 port map( a => n350, b => n349, outb => mult_125_G3_A1_28_port) ; U1785 : xor2 port map( a => n354, b => n353, outb => mult_125_G3_A1_26_port) ; U1786 : xor2 port map( a => n358, b => n357, outb => mult_125_G3_A1_24_port) ; U1787 : xor2 port map( a => n362, b => n361, outb => mult_125_G3_A1_22_port) ; U1788 : xor2 port map( a => n366, b => n365, outb => mult_125_G3_A1_20_port) ; U1789 : xor2 port map( a => n2829, b => n2805, outb => mult_125_G3_A1_1_port ); U1790 : xor2 port map( a => n370, b => n369, outb => mult_125_G3_A1_18_port) ; U1791 : xor2 port map( a => n375, b => n374, outb => mult_125_G3_A1_16_port) ; U1792 : xor2 port map( a => n2830, b => n383, outb => mult_125_G3_A1_13_port ); U1793 : xor2 port map( a => n2831, b => n2819, outb => mult_125_G3_A1_11_port); U1794 : xor2 port map( a => mult_125_G2_ab_15_15_port, b => n2833, outb => n2832); U1795 : xor2 port map( a => mult_125_G2_ab_1_14_port, b => mult_125_G2_ab_0_15_port, outb => n2834); U1796 : xor2 port map( a => n2836, b => mult_125_G2_ab_1_15_port, outb => n2835); U1797 : xor2 port map( a => mult_125_G2_ab_1_13_port, b => mult_125_G2_ab_0_14_port, outb => n2837); U1798 : xor2 port map( a => n2839, b => n2834, outb => n2838); U1799 : xor2 port map( a => n2841, b => n2842, outb => n2840); U1800 : xor2 port map( a => n2844, b => n2845, outb => n2843); U1801 : xor2 port map( a => n2847, b => n2848, outb => n2846); U1802 : xor2 port map( a => n2850, b => n2851, outb => n2849); U1803 : xor2 port map( a => n2853, b => n2854, outb => n2852); U1804 : xor2 port map( a => n2856, b => n2857, outb => n2855); U1805 : xor2 port map( a => n2859, b => n2860, outb => n2858); U1806 : xor2 port map( a => n2862, b => n2863, outb => n2861); U1807 : xor2 port map( a => n2865, b => n2866, outb => n2864); U1808 : xor2 port map( a => n2868, b => n2869, outb => n2867); U1809 : xor2 port map( a => n2871, b => n2872, outb => n2870); U1810 : xor2 port map( a => n2873, b => n2874, outb => n318); U1811 : xor2 port map( a => mult_125_G2_ab_1_12_port, b => mult_125_G2_ab_0_13_port, outb => n2875); U1812 : xor2 port map( a => n2877, b => n2837, outb => n2876); U1813 : xor2 port map( a => n2879, b => n2880, outb => n2878); U1814 : xor2 port map( a => mult_125_G2_ab_1_11_port, b => mult_125_G2_ab_0_12_port, outb => n2881); U1815 : xor2 port map( a => n2883, b => n2875, outb => n2882); U1816 : xor2 port map( a => n2885, b => n2886, outb => n2884); U1817 : xor2 port map( a => n2888, b => n2889, outb => n2887); U1818 : xor2 port map( a => n2891, b => n2892, outb => n2890); U1819 : xor2 port map( a => n2894, b => n2895, outb => n2893); U1820 : xor2 port map( a => n2897, b => n2898, outb => n2896); U1821 : xor2 port map( a => n2900, b => n2901, outb => n2899); U1822 : xor2 port map( a => n2903, b => n2904, outb => n2902); U1823 : xor2 port map( a => n2906, b => n2907, outb => n2905); U1824 : xor2 port map( a => n2909, b => n2910, outb => n2908); U1825 : xor2 port map( a => n2912, b => n2913, outb => n2911); U1826 : xor2 port map( a => n2914, b => n2915, outb => n322); U1827 : xor2 port map( a => mult_125_G2_ab_1_10_port, b => mult_125_G2_ab_0_11_port, outb => n2916); U1828 : xor2 port map( a => n2918, b => n2881, outb => n2917); U1829 : xor2 port map( a => n2920, b => n2921, outb => n2919); U1830 : xor2 port map( a => n2923, b => n2924, outb => n2922); U1831 : xor2 port map( a => mult_125_G2_ab_1_9_port, b => mult_125_G2_ab_0_10_port, outb => n2925); U1832 : xor2 port map( a => n2927, b => n2916, outb => n2926); U1833 : xor2 port map( a => n2929, b => n2930, outb => n2928); U1834 : xor2 port map( a => n2932, b => n2933, outb => n2931); U1835 : xor2 port map( a => n2935, b => n2936, outb => n2934); U1836 : xor2 port map( a => n2938, b => n2939, outb => n2937); U1837 : xor2 port map( a => n2941, b => n2942, outb => n2940); U1838 : xor2 port map( a => n2944, b => n2945, outb => n2943); U1839 : xor2 port map( a => n2947, b => n2948, outb => n2946); U1840 : xor2 port map( a => n2950, b => n2951, outb => n2949); U1841 : xor2 port map( a => n2953, b => n2954, outb => n2952); U1842 : xor2 port map( a => n2955, b => n2956, outb => n326); U1843 : xor2 port map( a => mult_125_G2_ab_1_8_port, b => mult_125_G2_ab_0_9_port, outb => n2957); U1844 : xor2 port map( a => n2959, b => n2925, outb => n2958); U1845 : xor2 port map( a => n2961, b => n2962, outb => n2960); U1846 : xor2 port map( a => n2964, b => n2965, outb => n2963); U1847 : xor2 port map( a => n2967, b => n2968, outb => n2966); U1848 : xor2 port map( a => mult_125_G2_ab_1_7_port, b => mult_125_G2_ab_0_8_port, outb => n2969); U1849 : xor2 port map( a => n2971, b => n2957, outb => n2970); U1850 : xor2 port map( a => n2973, b => n2974, outb => n2972); U1851 : xor2 port map( a => n2976, b => n2977, outb => n2975); U1852 : xor2 port map( a => n2979, b => n2980, outb => n2978); U1853 : xor2 port map( a => n2982, b => n2983, outb => n2981); U1854 : xor2 port map( a => n2985, b => n2986, outb => n2984); U1855 : xor2 port map( a => n2988, b => n2989, outb => n2987); U1856 : xor2 port map( a => n2991, b => n2992, outb => n2990); U1857 : xor2 port map( a => n2994, b => n2995, outb => n2993); U1858 : xor2 port map( a => n2996, b => n2997, outb => n330); U1859 : xor2 port map( a => mult_125_G2_ab_1_6_port, b => mult_125_G2_ab_0_7_port, outb => n2998); U1860 : xor2 port map( a => n3000, b => n2969, outb => n2999); U1861 : xor2 port map( a => n3002, b => n3003, outb => n3001); U1862 : xor2 port map( a => n3005, b => n3006, outb => n3004); U1863 : xor2 port map( a => n3008, b => n3009, outb => n3007); U1864 : xor2 port map( a => n3011, b => n3012, outb => n3010); U1865 : xor2 port map( a => mult_125_G2_ab_1_5_port, b => mult_125_G2_ab_0_6_port, outb => n3013); U1866 : xor2 port map( a => n3015, b => n2998, outb => n3014); U1867 : xor2 port map( a => n3017, b => n3018, outb => n3016); U1868 : xor2 port map( a => n3020, b => n3021, outb => n3019); U1869 : xor2 port map( a => n3023, b => n3024, outb => n3022); U1870 : xor2 port map( a => n3026, b => n3027, outb => n3025); U1871 : xor2 port map( a => n3029, b => n3030, outb => n3028); U1872 : xor2 port map( a => n3032, b => n3033, outb => n3031); U1873 : xor2 port map( a => n3035, b => n3036, outb => n3034); U1874 : xor2 port map( a => n3037, b => n3038, outb => n334); U1875 : xor2 port map( a => mult_125_G2_ab_1_4_port, b => mult_125_G2_ab_0_5_port, outb => n3039); U1876 : xor2 port map( a => n3041, b => n3013, outb => n3040); U1877 : xor2 port map( a => n3043, b => n3044, outb => n3042); U1878 : xor2 port map( a => n3046, b => n3047, outb => n3045); U1879 : xor2 port map( a => n3049, b => n3050, outb => n3048); U1880 : xor2 port map( a => n3052, b => n3053, outb => n3051); U1881 : xor2 port map( a => n3055, b => n3056, outb => n3054); U1882 : xor2 port map( a => mult_125_G2_ab_1_3_port, b => mult_125_G2_ab_0_4_port, outb => n3057); U1883 : xor2 port map( a => n3059, b => n3039, outb => n3058); U1884 : xor2 port map( a => n3061, b => n3062, outb => n3060); U1885 : xor2 port map( a => n3064, b => n3065, outb => n3063); U1886 : xor2 port map( a => n3067, b => n3068, outb => n3066); U1887 : xor2 port map( a => n3070, b => n3071, outb => n3069); U1888 : xor2 port map( a => n3073, b => n3074, outb => n3072); U1889 : xor2 port map( a => n3076, b => n3077, outb => n3075); U1890 : xor2 port map( a => n3078, b => n3079, outb => n339); U1891 : xor2 port map( a => mult_125_G2_ab_1_2_port, b => mult_125_G2_ab_0_3_port, outb => n3080); U1892 : xor2 port map( a => n3082, b => n3057, outb => n3081); U1893 : xor2 port map( a => n3084, b => n3085, outb => n3083); U1894 : xor2 port map( a => n3087, b => n3088, outb => n3086); U1895 : xor2 port map( a => n3090, b => n3091, outb => n3089); U1896 : xor2 port map( a => n3093, b => n3094, outb => n3092); U1897 : xor2 port map( a => n3096, b => n3097, outb => n3095); U1898 : xor2 port map( a => n3099, b => n3100, outb => n3098); U1899 : xor2 port map( a => mult_125_G2_ab_1_1_port, b => mult_125_G2_ab_0_2_port, outb => n3101); U1900 : xor2 port map( a => n3103, b => n3080, outb => n3102); U1901 : xor2 port map( a => n3105, b => n3106, outb => n3104); U1902 : xor2 port map( a => n3108, b => n3109, outb => n3107); U1903 : xor2 port map( a => n3111, b => n3112, outb => n3110); U1904 : xor2 port map( a => n3114, b => n3115, outb => n3113); U1905 : xor2 port map( a => n3117, b => n3118, outb => n3116); U1906 : xor2 port map( a => n3120, b => n3121, outb => n3119); U1907 : xor2 port map( a => n3122, b => n3113, outb => mult_125_G2_A1_9_port ); U1908 : xor2 port map( a => n3123, b => n3110, outb => mult_125_G2_A1_7_port ); U1909 : xor2 port map( a => n3124, b => n3107, outb => mult_125_G2_A1_5_port ); U1910 : xor2 port map( a => n3125, b => n3104, outb => mult_125_G2_A1_3_port ); U1911 : xor2 port map( a => n314, b => n313, outb => mult_125_G2_A1_28_port) ; U1912 : xor2 port map( a => n318, b => n317, outb => mult_125_G2_A1_26_port) ; U1913 : xor2 port map( a => n322, b => n321, outb => mult_125_G2_A1_24_port) ; U1914 : xor2 port map( a => n326, b => n325, outb => mult_125_G2_A1_22_port) ; U1915 : xor2 port map( a => n330, b => n329, outb => mult_125_G2_A1_20_port) ; U1916 : xor2 port map( a => n3126, b => n3102, outb => mult_125_G2_A1_1_port ); U1917 : xor2 port map( a => n334, b => n333, outb => mult_125_G2_A1_18_port) ; U1918 : xor2 port map( a => n339, b => n338, outb => mult_125_G2_A1_16_port) ; U1919 : xor2 port map( a => n3127, b => n347, outb => mult_125_G2_A1_13_port ); U1920 : xor2 port map( a => n3128, b => n3116, outb => mult_125_G2_A1_11_port); U1921 : xor2 port map( a => mult_125_ab_15_15_port, b => n3130, outb => n3129); U1922 : xor2 port map( a => mult_125_ab_1_14_port, b => mult_125_ab_0_15_port, outb => n3131); U1923 : xor2 port map( a => n3133, b => mult_125_ab_1_15_port, outb => n3132 ); U1924 : xor2 port map( a => mult_125_ab_1_13_port, b => mult_125_ab_0_14_port, outb => n3134); U1925 : xor2 port map( a => n3136, b => n3131, outb => n3135); U1926 : xor2 port map( a => n3138, b => n3139, outb => n3137); U1927 : xor2 port map( a => n3141, b => n3142, outb => n3140); U1928 : xor2 port map( a => n3144, b => n3145, outb => n3143); U1929 : xor2 port map( a => n3147, b => n3148, outb => n3146); U1930 : xor2 port map( a => n3150, b => n3151, outb => n3149); U1931 : xor2 port map( a => n3153, b => n3154, outb => n3152); U1932 : xor2 port map( a => n3156, b => n3157, outb => n3155); U1933 : xor2 port map( a => n3159, b => n3160, outb => n3158); U1934 : xor2 port map( a => n3162, b => n3163, outb => n3161); U1935 : xor2 port map( a => n3165, b => n3166, outb => n3164); U1936 : xor2 port map( a => n3168, b => n3169, outb => n3167); U1937 : xor2 port map( a => n3170, b => n3171, outb => n282); U1938 : xor2 port map( a => mult_125_ab_1_12_port, b => mult_125_ab_0_13_port, outb => n3172); U1939 : xor2 port map( a => n3174, b => n3134, outb => n3173); U1940 : xor2 port map( a => n3176, b => n3177, outb => n3175); U1941 : xor2 port map( a => mult_125_ab_1_11_port, b => mult_125_ab_0_12_port, outb => n3178); U1942 : xor2 port map( a => n3180, b => n3172, outb => n3179); U1943 : xor2 port map( a => n3182, b => n3183, outb => n3181); U1944 : xor2 port map( a => n3185, b => n3186, outb => n3184); U1945 : xor2 port map( a => n3188, b => n3189, outb => n3187); U1946 : xor2 port map( a => n3191, b => n3192, outb => n3190); U1947 : xor2 port map( a => n3194, b => n3195, outb => n3193); U1948 : xor2 port map( a => n3197, b => n3198, outb => n3196); U1949 : xor2 port map( a => n3200, b => n3201, outb => n3199); U1950 : xor2 port map( a => n3203, b => n3204, outb => n3202); U1951 : xor2 port map( a => n3206, b => n3207, outb => n3205); U1952 : xor2 port map( a => n3209, b => n3210, outb => n3208); U1953 : xor2 port map( a => n3211, b => n3212, outb => n286); U1954 : xor2 port map( a => mult_125_ab_1_10_port, b => mult_125_ab_0_11_port, outb => n3213); U1955 : xor2 port map( a => n3215, b => n3178, outb => n3214); U1956 : xor2 port map( a => n3217, b => n3218, outb => n3216); U1957 : xor2 port map( a => n3220, b => n3221, outb => n3219); U1958 : xor2 port map( a => mult_125_ab_1_9_port, b => mult_125_ab_0_10_port , outb => n3222); U1959 : xor2 port map( a => n3224, b => n3213, outb => n3223); U1960 : xor2 port map( a => n3226, b => n3227, outb => n3225); U1961 : xor2 port map( a => n3229, b => n3230, outb => n3228); U1962 : xor2 port map( a => n3232, b => n3233, outb => n3231); U1963 : xor2 port map( a => n3235, b => n3236, outb => n3234); U1964 : xor2 port map( a => n3238, b => n3239, outb => n3237); U1965 : xor2 port map( a => n3241, b => n3242, outb => n3240); U1966 : xor2 port map( a => n3244, b => n3245, outb => n3243); U1967 : xor2 port map( a => n3247, b => n3248, outb => n3246); U1968 : xor2 port map( a => n3250, b => n3251, outb => n3249); U1969 : xor2 port map( a => n3252, b => n3253, outb => n290); U1970 : xor2 port map( a => mult_125_ab_1_8_port, b => mult_125_ab_0_9_port, outb => n3254); U1971 : xor2 port map( a => n3256, b => n3222, outb => n3255); U1972 : xor2 port map( a => n3258, b => n3259, outb => n3257); U1973 : xor2 port map( a => n3261, b => n3262, outb => n3260); U1974 : xor2 port map( a => n3264, b => n3265, outb => n3263); U1975 : xor2 port map( a => mult_125_ab_1_7_port, b => mult_125_ab_0_8_port, outb => n3266); U1976 : xor2 port map( a => n3268, b => n3254, outb => n3267); U1977 : xor2 port map( a => n3270, b => n3271, outb => n3269); U1978 : xor2 port map( a => n3273, b => n3274, outb => n3272); U1979 : xor2 port map( a => n3276, b => n3277, outb => n3275); U1980 : xor2 port map( a => n3279, b => n3280, outb => n3278); U1981 : xor2 port map( a => n3282, b => n3283, outb => n3281); U1982 : xor2 port map( a => n3285, b => n3286, outb => n3284); U1983 : xor2 port map( a => n3288, b => n3289, outb => n3287); U1984 : xor2 port map( a => n3291, b => n3292, outb => n3290); U1985 : xor2 port map( a => n3293, b => n3294, outb => n294); U1986 : xor2 port map( a => mult_125_ab_1_6_port, b => mult_125_ab_0_7_port, outb => n3295); U1987 : xor2 port map( a => n3297, b => n3266, outb => n3296); U1988 : xor2 port map( a => n3299, b => n3300, outb => n3298); U1989 : xor2 port map( a => n3302, b => n3303, outb => n3301); U1990 : xor2 port map( a => n3305, b => n3306, outb => n3304); U1991 : xor2 port map( a => n3308, b => n3309, outb => n3307); U1992 : xor2 port map( a => mult_125_ab_1_5_port, b => mult_125_ab_0_6_port, outb => n3310); U1993 : xor2 port map( a => n3312, b => n3295, outb => n3311); U1994 : xor2 port map( a => n3314, b => n3315, outb => n3313); U1995 : xor2 port map( a => n3317, b => n3318, outb => n3316); U1996 : xor2 port map( a => n3320, b => n3321, outb => n3319); U1997 : xor2 port map( a => n3323, b => n3324, outb => n3322); U1998 : xor2 port map( a => n3326, b => n3327, outb => n3325); U1999 : xor2 port map( a => n3329, b => n3330, outb => n3328); U2000 : xor2 port map( a => n3332, b => n3333, outb => n3331); U2001 : xor2 port map( a => n3334, b => n3335, outb => n298); U2002 : xor2 port map( a => mult_125_ab_1_4_port, b => mult_125_ab_0_5_port, outb => n3336); U2003 : xor2 port map( a => n3338, b => n3310, outb => n3337); U2004 : xor2 port map( a => n3340, b => n3341, outb => n3339); U2005 : xor2 port map( a => n3343, b => n3344, outb => n3342); U2006 : xor2 port map( a => n3346, b => n3347, outb => n3345); U2007 : xor2 port map( a => n3349, b => n3350, outb => n3348); U2008 : xor2 port map( a => n3352, b => n3353, outb => n3351); U2009 : xor2 port map( a => mult_125_ab_1_3_port, b => mult_125_ab_0_4_port, outb => n3354); U2010 : xor2 port map( a => n3356, b => n3336, outb => n3355); U2011 : xor2 port map( a => n3358, b => n3359, outb => n3357); U2012 : xor2 port map( a => n3361, b => n3362, outb => n3360); U2013 : xor2 port map( a => n3364, b => n3365, outb => n3363); U2014 : xor2 port map( a => n3367, b => n3368, outb => n3366); U2015 : xor2 port map( a => n3370, b => n3371, outb => n3369); U2016 : xor2 port map( a => n3373, b => n3374, outb => n3372); U2017 : xor2 port map( a => n3375, b => n3376, outb => n303); U2018 : xor2 port map( a => mult_125_ab_1_2_port, b => mult_125_ab_0_3_port, outb => n3377); U2019 : xor2 port map( a => n3379, b => n3354, outb => n3378); U2020 : xor2 port map( a => n3381, b => n3382, outb => n3380); U2021 : xor2 port map( a => n3384, b => n3385, outb => n3383); U2022 : xor2 port map( a => n3387, b => n3388, outb => n3386); U2023 : xor2 port map( a => n3390, b => n3391, outb => n3389); U2024 : xor2 port map( a => n3393, b => n3394, outb => n3392); U2025 : xor2 port map( a => n3396, b => n3397, outb => n3395); U2026 : xor2 port map( a => mult_125_ab_1_1_port, b => mult_125_ab_0_2_port, outb => n3398); U2027 : xor2 port map( a => n3400, b => n3377, outb => n3399); U2028 : xor2 port map( a => n3402, b => n3403, outb => n3401); U2029 : xor2 port map( a => n3405, b => n3406, outb => n3404); U2030 : xor2 port map( a => n3408, b => n3409, outb => n3407); U2031 : xor2 port map( a => n3411, b => n3412, outb => n3410); U2032 : xor2 port map( a => n3414, b => n3415, outb => n3413); U2033 : xor2 port map( a => n3417, b => n3418, outb => n3416); U2034 : xor2 port map( a => n3419, b => n3410, outb => mult_125_A1_9_port); U2035 : xor2 port map( a => n3420, b => n3407, outb => mult_125_A1_7_port); U2036 : xor2 port map( a => n3421, b => n3404, outb => mult_125_A1_5_port); U2037 : xor2 port map( a => n3422, b => n3401, outb => mult_125_A1_3_port); U2038 : xor2 port map( a => n278, b => n277, outb => mult_125_A1_28_port); U2039 : xor2 port map( a => n282, b => n281, outb => mult_125_A1_26_port); U2040 : xor2 port map( a => n286, b => n285, outb => mult_125_A1_24_port); U2041 : xor2 port map( a => n290, b => n289, outb => mult_125_A1_22_port); U2042 : xor2 port map( a => n294, b => n293, outb => mult_125_A1_20_port); U2043 : xor2 port map( a => n3423, b => n3399, outb => mult_125_A1_1_port); U2044 : xor2 port map( a => n298, b => n297, outb => mult_125_A1_18_port); U2045 : xor2 port map( a => n303, b => n302, outb => mult_125_A1_16_port); U2046 : xor2 port map( a => n3424, b => n311, outb => mult_125_A1_13_port); U2047 : xor2 port map( a => n3425, b => n3413, outb => mult_125_A1_11_port); U2048 : xor2 port map( a => mult_125_G3_ab_1_0_port, b => mult_125_G3_ab_0_1_port, outb => n3426); U2049 : xor2 port map( a => n3427, b => n3428, outb => N99); U2050 : xor2 port map( a => n3429, b => n3430, outb => N98); U2051 : xor2 port map( a => n3431, b => n3432, outb => N97); U2052 : xor2 port map( a => n3433, b => n3434, outb => N96); U2053 : xor2 port map( a => n3435, b => n3436, outb => N95); U2054 : xor2 port map( a => n3437, b => n3438, outb => N94); U2055 : xor2 port map( a => n3439, b => n3440, outb => N93); U2056 : xor2 port map( a => n3441, b => n3442, outb => N92); U2057 : xor2 port map( a => n3443, b => n3444, outb => N91); U2058 : xor2 port map( a => n3445, b => n3446, outb => N90); U2059 : xor2 port map( a => mult_125_ab_1_0_port, b => mult_125_ab_0_1_port, outb => n3447); U2060 : xor2 port map( a => n3448, b => n3449, outb => N9); U2061 : xor2 port map( a => n3450, b => n3451, outb => N89); U2062 : xor2 port map( a => n3452, b => n3453, outb => N88); U2063 : xor2 port map( a => n3454, b => n3455, outb => N87); U2064 : xor2 port map( a => n3456, b => n3457, outb => N86); U2065 : xor2 port map( a => n3458, b => n3459, outb => N85); U2066 : xor2 port map( a => n3460, b => n3461, outb => N84); U2067 : xor2 port map( a => n3462, b => n3463, outb => N83); U2068 : xor2 port map( a => n3464, b => n3465, outb => N82); U2069 : xor2 port map( a => n3466, b => n3467, outb => N81); U2070 : xor2 port map( a => n3468, b => n3469, outb => N80); U2071 : xor2 port map( a => n3470, b => n3471, outb => N8); U2072 : xor2 port map( a => n3472, b => n3473, outb => N79); U2073 : xor2 port map( a => n3474, b => n3475, outb => N78); U2074 : xor2 port map( a => n3476, b => n3477, outb => N77); U2075 : xor2 port map( a => n3478, b => n3479, outb => N76); U2076 : xor2 port map( a => n3480, b => n3481, outb => N75); U2077 : xor2 port map( a => n3482, b => n3483, outb => N74); U2078 : xor2 port map( a => mult_125_G2_ab_1_0_port, b => mult_125_G2_ab_0_1_port, outb => n3484); U2079 : xor2 port map( a => n3485, b => n2197, outb => N71); U2080 : xor2 port map( a => n2199, b => n3486, outb => N70); U2081 : xor2 port map( a => n3487, b => n3488, outb => N69); U2082 : xor2 port map( a => n3489, b => n3490, outb => N68); U2083 : xor2 port map( a => n3491, b => n3492, outb => N67); U2084 : xor2 port map( a => n3493, b => n3494, outb => N66); U2085 : xor2 port map( a => n3495, b => n3496, outb => N65); U2086 : xor2 port map( a => n3497, b => n3498, outb => N64); U2087 : xor2 port map( a => n3499, b => n3500, outb => N63); U2088 : xor2 port map( a => n3501, b => n3502, outb => N62); U2089 : xor2 port map( a => n3503, b => n3504, outb => N61); U2090 : xor2 port map( a => n3505, b => n3506, outb => N60); U2091 : xor2 port map( a => n3507, b => n3508, outb => N59); U2092 : xor2 port map( a => n3509, b => n3510, outb => N58); U2093 : xor2 port map( a => n3511, b => n3512, outb => N57); U2094 : xor2 port map( a => n3513, b => n3514, outb => N56); U2095 : xor2 port map( a => n3515, b => n3516, outb => N55); U2096 : xor2 port map( a => n3517, b => n3518, outb => N54); U2097 : xor2 port map( a => n3519, b => n3520, outb => N53); U2098 : xor2 port map( a => n3521, b => n3522, outb => N52); U2099 : xor2 port map( a => n3523, b => n3524, outb => N51); U2100 : xor2 port map( a => n3525, b => n3526, outb => N50); U2101 : xor2 port map( a => n3527, b => n3528, outb => N49); U2102 : xor2 port map( a => n3529, b => n3530, outb => N48); U2103 : xor2 port map( a => n3531, b => n3532, outb => N47); U2104 : xor2 port map( a => n3533, b => n3534, outb => N46); U2105 : xor2 port map( a => n3535, b => n3536, outb => N45); U2106 : xor2 port map( a => n3537, b => n3538, outb => N44); U2107 : xor2 port map( a => n3539, b => n3540, outb => N43); U2108 : xor2 port map( a => n3541, b => n3542, outb => N42); U2109 : xor2 port map( a => n3543, b => n3544, outb => N41); U2110 : xor2 port map( a => n3545, b => n2228, outb => N38); U2111 : xor2 port map( a => n2230, b => n3546, outb => N37); U2112 : xor2 port map( a => n3547, b => n3548, outb => N36); U2113 : xor2 port map( a => n3549, b => n3550, outb => N35); U2114 : xor2 port map( a => n3551, b => n3552, outb => N34); U2115 : xor2 port map( a => n3553, b => n3554, outb => N33); U2116 : xor2 port map( a => n3555, b => n3556, outb => N32); U2117 : xor2 port map( a => n3557, b => n3558, outb => N31); U2118 : xor2 port map( a => n3559, b => n3560, outb => N30); U2119 : xor2 port map( a => n3561, b => n3562, outb => N29); U2120 : xor2 port map( a => n3563, b => n3564, outb => N28); U2121 : xor2 port map( a => n3565, b => n3566, outb => N27); U2122 : xor2 port map( a => n3567, b => n3568, outb => N26); U2123 : xor2 port map( a => n3569, b => n3570, outb => N25); U2124 : xor2 port map( a => n3571, b => n3572, outb => N24); U2125 : xor2 port map( a => n3573, b => n3574, outb => N23); U2126 : xor2 port map( a => n3575, b => n3576, outb => N22); U2127 : xor2 port map( a => n3577, b => n3578, outb => N21); U2128 : xor2 port map( a => n3579, b => n3580, outb => N20); U2129 : xor2 port map( a => n3581, b => n3582, outb => N19); U2130 : xor2 port map( a => n3583, b => n3584, outb => N18); U2131 : xor2 port map( a => n3585, b => n3586, outb => N17); U2132 : xor2 port map( a => n3587, b => n3588, outb => N16); U2133 : xor2 port map( a => n3589, b => n3590, outb => N15); U2134 : xor2 port map( a => n3591, b => n3592, outb => N14); U2135 : xor2 port map( a => n3593, b => n3594, outb => N13); U2136 : xor2 port map( a => n3595, b => n3596, outb => N12); U2137 : xor2 port map( a => n3597, b => n3598, outb => N11); U2138 : xor2 port map( a => n3599, b => n2235, outb => N104); U2139 : xor2 port map( a => n2237, b => n3600, outb => N103); U2140 : xor2 port map( a => n3601, b => n3602, outb => N102); U2141 : xor2 port map( a => n3603, b => n3604, outb => N101); U2142 : xor2 port map( a => n3605, b => n3606, outb => N100); U2143 : xor2 port map( a => n3607, b => n3608, outb => N10); U2144 : nand2 port map( a => mult_125_G4_ab_0_15_port, b => mult_125_G4_ab_1_14_port, outb => n3609); U2145 : inv port map( inb => mult_125_G4_ab_3_15_port, outb => n3610); U2146 : inv port map( inb => mult_125_G4_ab_4_14_port, outb => n3611); U2147 : inv port map( inb => mult_125_G4_ab_5_15_port, outb => n3612); U2148 : inv port map( inb => mult_125_G4_ab_6_14_port, outb => n3613); U2149 : inv port map( inb => mult_125_G4_ab_7_15_port, outb => n3614); U2150 : inv port map( inb => mult_125_G4_ab_8_14_port, outb => n3615); U2151 : inv port map( inb => mult_125_G4_ab_9_15_port, outb => n3616); U2152 : inv port map( inb => mult_125_G4_ab_10_14_port, outb => n3617); U2153 : inv port map( inb => mult_125_G4_ab_11_15_port, outb => n3618); U2154 : inv port map( inb => mult_125_G4_ab_12_14_port, outb => n3619); U2155 : nand2 port map( a => mult_125_G4_ab_0_14_port, b => mult_125_G4_ab_1_13_port, outb => n400); U2156 : aoi22 port map( a => mult_125_G4_ab_2_13_port, b => n3620, c => n398 , d => n2240, outb => n403); U2157 : oai22 port map( a => n403, b => n402, c => n3621, d => n2241, outb => n405); U2158 : aoi22 port map( a => n405, b => mult_125_G4_ab_4_13_port, c => n3623 , d => n2248, outb => n3622); U2159 : oai22 port map( a => n3622, b => n3624, c => n406, d => n2251, outb => n409); U2160 : aoi22 port map( a => n409, b => mult_125_G4_ab_6_13_port, c => n3626 , d => n2254, outb => n3625); U2161 : inv port map( inb => mult_125_G4_ab_7_13_port, outb => n3627); U2162 : oai22 port map( a => n3625, b => n3627, c => n410, d => n2257, outb => n413); U2163 : aoi22 port map( a => n413, b => mult_125_G4_ab_8_13_port, c => n3629 , d => n2260, outb => n3628); U2164 : inv port map( inb => mult_125_G4_ab_9_13_port, outb => n3630); U2165 : oai22 port map( a => n3628, b => n3630, c => n414, d => n2263, outb => n417); U2166 : aoi22 port map( a => n417, b => mult_125_G4_ab_10_13_port, c => n3632, d => n2266, outb => n3631); U2167 : inv port map( inb => mult_125_G4_ab_11_13_port, outb => n3633); U2168 : oai22 port map( a => n3631, b => n3633, c => n418, d => n2269, outb => n421); U2169 : aoi22 port map( a => n421, b => mult_125_G4_ab_12_13_port, c => n3635, d => n2272, outb => n3634); U2170 : inv port map( inb => mult_125_G4_ab_13_13_port, outb => n3636); U2171 : oai22 port map( a => n3634, b => n3636, c => n422, d => n2275, outb => n425); U2172 : aoi22 port map( a => n425, b => mult_125_G4_ab_14_13_port, c => n3638, d => n2278, outb => n3637); U2173 : nand2 port map( a => mult_125_G4_ab_0_13_port, b => mult_125_G4_ab_1_12_port, outb => n430); U2174 : aoi22 port map( a => mult_125_G4_ab_2_12_port, b => n3640, c => n428 , d => n2243, outb => n3639); U2175 : oai22 port map( a => n3639, b => n3641, c => n431, d => n2244, outb => n434); U2176 : aoi22 port map( a => n434, b => mult_125_G4_ab_4_12_port, c => n3643 , d => n2286, outb => n3642); U2177 : aoi22 port map( a => n436, b => mult_125_G4_ab_5_12_port, c => n3645 , d => n2246, outb => n3644); U2178 : inv port map( inb => mult_125_G4_ab_6_12_port, outb => n3646); U2179 : oai22 port map( a => n3644, b => n3646, c => n437, d => n2249, outb => n440); U2180 : aoi22 port map( a => n440, b => mult_125_G4_ab_7_12_port, c => n3648 , d => n2252, outb => n3647); U2181 : inv port map( inb => mult_125_G4_ab_8_12_port, outb => n3649); U2182 : oai22 port map( a => n3647, b => n3649, c => n441, d => n2255, outb => n444); U2183 : aoi22 port map( a => n444, b => mult_125_G4_ab_9_12_port, c => n3651 , d => n2258, outb => n3650); U2184 : inv port map( inb => mult_125_G4_ab_10_12_port, outb => n3652); U2185 : oai22 port map( a => n3650, b => n3652, c => n445, d => n2261, outb => n448); U2186 : aoi22 port map( a => n448, b => mult_125_G4_ab_11_12_port, c => n3654, d => n2264, outb => n3653); U2187 : inv port map( inb => mult_125_G4_ab_12_12_port, outb => n3655); U2188 : oai22 port map( a => n3653, b => n3655, c => n449, d => n2267, outb => n452); U2189 : aoi22 port map( a => n452, b => mult_125_G4_ab_13_12_port, c => n3657, d => n2270, outb => n3656); U2190 : inv port map( inb => mult_125_G4_ab_14_12_port, outb => n3658); U2191 : oai22 port map( a => n3656, b => n3658, c => n453, d => n2273, outb => n456); U2192 : nand2 port map( a => mult_125_G4_ab_0_12_port, b => mult_125_G4_ab_1_11_port, outb => n459); U2193 : aoi22 port map( a => mult_125_G4_ab_2_11_port, b => n3659, c => n457 , d => n2281, outb => n462); U2194 : oai22 port map( a => n462, b => n461, c => n3660, d => n2282, outb => n464); U2195 : oai22 port map( a => n3661, b => n3662, c => n463, d => n2292, outb => n466); U2196 : aoi22 port map( a => n466, b => mult_125_G4_ab_5_11_port, c => n3664 , d => n2284, outb => n3663); U2197 : oai22 port map( a => n3663, b => n3665, c => n467, d => n2295, outb => n470); U2198 : oai22 port map( a => n3666, b => n3667, c => n469, d => n2298, outb => n472); U2199 : aoi22 port map( a => n472, b => mult_125_G4_ab_8_11_port, c => n3669 , d => n2301, outb => n3668); U2200 : inv port map( inb => mult_125_G4_ab_9_11_port, outb => n3670); U2201 : oai22 port map( a => n3668, b => n3670, c => n473, d => n2304, outb => n476); U2202 : aoi22 port map( a => n476, b => mult_125_G4_ab_10_11_port, c => n3672, d => n2307, outb => n3671); U2203 : inv port map( inb => mult_125_G4_ab_11_11_port, outb => n3673); U2204 : oai22 port map( a => n3671, b => n3673, c => n477, d => n2310, outb => n480); U2205 : aoi22 port map( a => n480, b => mult_125_G4_ab_12_11_port, c => n3675, d => n2313, outb => n3674); U2206 : inv port map( inb => mult_125_G4_ab_13_11_port, outb => n3676); U2207 : oai22 port map( a => n3674, b => n3676, c => n481, d => n2316, outb => n484); U2208 : aoi22 port map( a => n484, b => mult_125_G4_ab_14_11_port, c => n3677, d => n2319, outb => n487); U2209 : nand2 port map( a => mult_125_G4_ab_0_11_port, b => mult_125_G4_ab_1_10_port, outb => n490); U2210 : aoi22 port map( a => mult_125_G4_ab_2_10_port, b => n3679, c => n488 , d => n2287, outb => n3678); U2211 : oai22 port map( a => n3678, b => n3680, c => n491, d => n2288, outb => n494); U2212 : aoi22 port map( a => n494, b => mult_125_G4_ab_4_10_port, c => n3681 , d => n2327, outb => n497); U2213 : oai22 port map( a => n497, b => n496, c => n3682, d => n2290, outb => n499); U2214 : aoi22 port map( a => n499, b => mult_125_G4_ab_6_10_port, c => n3684 , d => n2330, outb => n3683); U2215 : oai22 port map( a => n3683, b => n3685, c => n500, d => n2293, outb => n503); U2216 : inv port map( inb => mult_125_G4_ab_8_10_port, outb => n3686); U2217 : oai22 port map( a => n3687, b => n3686, c => n502, d => n2296, outb => n505); U2218 : aoi22 port map( a => n505, b => mult_125_G4_ab_9_10_port, c => n3689 , d => n2299, outb => n3688); U2219 : inv port map( inb => mult_125_G4_ab_10_10_port, outb => n3690); U2220 : oai22 port map( a => n3688, b => n3690, c => n506, d => n2302, outb => n509); U2221 : aoi22 port map( a => n509, b => mult_125_G4_ab_11_10_port, c => n3692, d => n2305, outb => n3691); U2222 : inv port map( inb => mult_125_G4_ab_12_10_port, outb => n3693); U2223 : oai22 port map( a => n3691, b => n3693, c => n510, d => n2308, outb => n513); U2224 : aoi22 port map( a => n513, b => mult_125_G4_ab_13_10_port, c => n3695, d => n2311, outb => n3694); U2225 : inv port map( inb => mult_125_G4_ab_14_10_port, outb => n3696); U2226 : oai22 port map( a => n3694, b => n3696, c => n514, d => n2314, outb => n517); U2227 : nand2 port map( a => mult_125_G4_ab_0_10_port, b => mult_125_G4_ab_1_9_port, outb => n520); U2228 : aoi22 port map( a => mult_125_G4_ab_2_9_port, b => n3698, c => n518, d => n2322, outb => n3697); U2229 : oai22 port map( a => n3697, b => n3699, c => n521, d => n2323, outb => n524); U2230 : oai22 port map( a => n3700, b => n3701, c => n523, d => n2336, outb => n526); U2231 : aoi22 port map( a => n526, b => mult_125_G4_ab_5_9_port, c => n3703, d => n2325, outb => n3702); U2232 : oai22 port map( a => n3702, b => n3704, c => n527, d => n2339, outb => n530); U2233 : aoi22 port map( a => n530, b => mult_125_G4_ab_7_9_port, c => n3706, d => n2328, outb => n3705); U2234 : oai22 port map( a => n3705, b => n3707, c => n531, d => n2342, outb => n534); U2235 : oai22 port map( a => n3708, b => n3709, c => n533, d => n2345, outb => n536); U2236 : aoi22 port map( a => n536, b => mult_125_G4_ab_10_9_port, c => n3711 , d => n2348, outb => n3710); U2237 : inv port map( inb => mult_125_G4_ab_11_9_port, outb => n3712); U2238 : oai22 port map( a => n3710, b => n3712, c => n537, d => n2351, outb => n540); U2239 : aoi22 port map( a => n540, b => mult_125_G4_ab_12_9_port, c => n3714 , d => n2354, outb => n3713); U2240 : inv port map( inb => mult_125_G4_ab_13_9_port, outb => n3715); U2241 : oai22 port map( a => n3713, b => n3715, c => n541, d => n2357, outb => n544); U2242 : aoi22 port map( a => n544, b => mult_125_G4_ab_14_9_port, c => n3716 , d => n2360, outb => n547); U2243 : nand2 port map( a => mult_125_G4_ab_0_9_port, b => mult_125_G4_ab_1_8_port, outb => n550); U2244 : aoi22 port map( a => mult_125_G4_ab_2_8_port, b => n3718, c => n548, d => n2331, outb => n3717); U2245 : oai22 port map( a => n3717, b => n3719, c => n551, d => n2332, outb => n554); U2246 : oai22 port map( a => n3720, b => n3721, c => n553, d => n2368, outb => n556); U2247 : oai22 port map( a => n3722, b => n3723, c => n555, d => n2334, outb => n558); U2248 : aoi22 port map( a => n558, b => mult_125_G4_ab_6_8_port, c => n3725, d => n2371, outb => n3724); U2249 : oai22 port map( a => n3724, b => n3726, c => n559, d => n2337, outb => n562); U2250 : aoi22 port map( a => n562, b => mult_125_G4_ab_8_8_port, c => n3728, d => n2374, outb => n3727); U2251 : oai22 port map( a => n3727, b => n3729, c => n563, d => n2340, outb => n566); U2252 : inv port map( inb => mult_125_G4_ab_10_8_port, outb => n3730); U2253 : oai22 port map( a => n3731, b => n3730, c => n565, d => n2343, outb => n568); U2254 : aoi22 port map( a => n568, b => mult_125_G4_ab_11_8_port, c => n3733 , d => n2346, outb => n3732); U2255 : inv port map( inb => mult_125_G4_ab_12_8_port, outb => n3734); U2256 : oai22 port map( a => n3732, b => n3734, c => n569, d => n2349, outb => n572); U2257 : aoi22 port map( a => n572, b => mult_125_G4_ab_13_8_port, c => n3736 , d => n2352, outb => n3735); U2258 : inv port map( inb => mult_125_G4_ab_14_8_port, outb => n3737); U2259 : oai22 port map( a => n3735, b => n3737, c => n573, d => n2355, outb => n576); U2260 : nand2 port map( a => mult_125_G4_ab_0_8_port, b => mult_125_G4_ab_1_7_port, outb => n579); U2261 : aoi22 port map( a => mult_125_G4_ab_2_7_port, b => n3738, c => n577, d => n2363, outb => n582); U2262 : oai22 port map( a => n582, b => n581, c => n3739, d => n2364, outb => n584); U2263 : oai22 port map( a => n3740, b => n3741, c => n583, d => n2380, outb => n586); U2264 : aoi22 port map( a => n586, b => mult_125_G4_ab_5_7_port, c => n3743, d => n2366, outb => n3742); U2265 : oai22 port map( a => n3742, b => n3744, c => n587, d => n2383, outb => n590); U2266 : aoi22 port map( a => n590, b => mult_125_G4_ab_7_7_port, c => n3746, d => n2369, outb => n3745); U2267 : oai22 port map( a => n3745, b => n3747, c => n591, d => n2386, outb => n594); U2268 : aoi22 port map( a => n594, b => mult_125_G4_ab_9_7_port, c => n3749, d => n2372, outb => n3748); U2269 : oai22 port map( a => n3748, b => n3750, c => n595, d => n2389, outb => n598); U2270 : oai22 port map( a => n3751, b => n3752, c => n597, d => n2392, outb => n600); U2271 : aoi22 port map( a => n600, b => mult_125_G4_ab_12_7_port, c => n3754 , d => n2395, outb => n3753); U2272 : inv port map( inb => mult_125_G4_ab_13_7_port, outb => n3755); U2273 : oai22 port map( a => n3753, b => n3755, c => n601, d => n2398, outb => n604); U2274 : aoi22 port map( a => n604, b => mult_125_G4_ab_14_7_port, c => n3756 , d => n2401, outb => n607); U2275 : nand2 port map( a => mult_125_G4_ab_0_7_port, b => mult_125_G4_ab_1_6_port, outb => n610); U2276 : aoi22 port map( a => mult_125_G4_ab_2_6_port, b => n3758, c => n608, d => n2375, outb => n3757); U2277 : oai22 port map( a => n3757, b => n3759, c => n611, d => n2376, outb => n614); U2278 : aoi22 port map( a => n614, b => mult_125_G4_ab_4_6_port, c => n3760, d => n2409, outb => n617); U2279 : oai22 port map( a => n617, b => n616, c => n3761, d => n2378, outb => n619); U2280 : aoi22 port map( a => n619, b => mult_125_G4_ab_6_6_port, c => n3763, d => n2412, outb => n3762); U2281 : oai22 port map( a => n3762, b => n3764, c => n620, d => n2381, outb => n623); U2282 : aoi22 port map( a => n623, b => mult_125_G4_ab_8_6_port, c => n3765, d => n2415, outb => n626); U2283 : oai22 port map( a => n626, b => n625, c => n3766, d => n2384, outb => n628); U2284 : aoi22 port map( a => n628, b => mult_125_G4_ab_10_6_port, c => n3768 , d => n2418, outb => n3767); U2285 : oai22 port map( a => n3767, b => n3769, c => n629, d => n2387, outb => n632); U2286 : inv port map( inb => mult_125_G4_ab_12_6_port, outb => n3770); U2287 : oai22 port map( a => n3771, b => n3770, c => n631, d => n2390, outb => n634); U2288 : aoi22 port map( a => n634, b => mult_125_G4_ab_13_6_port, c => n3773 , d => n2393, outb => n3772); U2289 : inv port map( inb => mult_125_G4_ab_14_6_port, outb => n3774); U2290 : oai22 port map( a => n3772, b => n3774, c => n635, d => n2396, outb => n638); U2291 : nand2 port map( a => mult_125_G4_ab_0_6_port, b => mult_125_G4_ab_1_5_port, outb => n641); U2292 : aoi22 port map( a => mult_125_G4_ab_2_5_port, b => n3775, c => n639, d => n2404, outb => n644); U2293 : oai22 port map( a => n644, b => n643, c => n3776, d => n2405, outb => n646); U2294 : oai22 port map( a => n3777, b => n3778, c => n645, d => n2424, outb => n648); U2295 : aoi22 port map( a => n648, b => mult_125_G4_ab_5_5_port, c => n3779, d => n2407, outb => n651); U2296 : oai22 port map( a => n651, b => n650, c => n3780, d => n2427, outb => n653); U2297 : aoi22 port map( a => n653, b => mult_125_G4_ab_7_5_port, c => n3782, d => n2410, outb => n3781); U2298 : oai22 port map( a => n3781, b => n3783, c => n654, d => n2430, outb => n657); U2299 : aoi22 port map( a => n657, b => mult_125_G4_ab_9_5_port, c => n3785, d => n2413, outb => n3784); U2300 : oai22 port map( a => n3784, b => n3786, c => n658, d => n2433, outb => n661); U2301 : aoi22 port map( a => n661, b => mult_125_G4_ab_11_5_port, c => n3788 , d => n2416, outb => n3787); U2302 : oai22 port map( a => n3787, b => n3789, c => n662, d => n2436, outb => n665); U2303 : oai22 port map( a => n3790, b => n3791, c => n664, d => n2439, outb => n667); U2304 : aoi22 port map( a => n667, b => mult_125_G4_ab_14_5_port, c => n3792 , d => n2442, outb => n670); U2305 : nand2 port map( a => mult_125_G4_ab_0_5_port, b => mult_125_G4_ab_1_4_port, outb => n673); U2306 : aoi22 port map( a => mult_125_G4_ab_2_4_port, b => n3794, c => n671, d => n2419, outb => n3793); U2307 : oai22 port map( a => n3793, b => n3795, c => n674, d => n2420, outb => n677); U2308 : aoi22 port map( a => n677, b => mult_125_G4_ab_4_4_port, c => n3796, d => n2450, outb => n680); U2309 : oai22 port map( a => n680, b => n679, c => n3797, d => n2422, outb => n682); U2310 : aoi22 port map( a => n682, b => mult_125_G4_ab_6_4_port, c => n3798, d => n2453, outb => n685); U2311 : oai22 port map( a => n685, b => n684, c => n3799, d => n2425, outb => n687); U2312 : aoi22 port map( a => n687, b => mult_125_G4_ab_8_4_port, c => n3801, d => n2456, outb => n3800); U2313 : oai22 port map( a => n3800, b => n3802, c => n688, d => n2428, outb => n691); U2314 : aoi22 port map( a => n691, b => mult_125_G4_ab_10_4_port, c => n3803 , d => n2459, outb => n694); U2315 : oai22 port map( a => n694, b => n693, c => n3804, d => n2431, outb => n696); U2316 : aoi22 port map( a => n696, b => mult_125_G4_ab_12_4_port, c => n3806 , d => n2462, outb => n3805); U2317 : oai22 port map( a => n3805, b => n3807, c => n697, d => n2434, outb => n700); U2318 : aoi22 port map( a => n700, b => mult_125_G4_ab_14_4_port, c => n3808 , d => n2437, outb => n703); U2319 : nand2 port map( a => mult_125_G4_ab_0_4_port, b => mult_125_G4_ab_1_3_port, outb => n706); U2320 : aoi22 port map( a => mult_125_G4_ab_2_3_port, b => n3809, c => n704, d => n2445, outb => n709); U2321 : oai22 port map( a => n709, b => n708, c => n3810, d => n2446, outb => n711); U2322 : oai22 port map( a => n3811, b => n3812, c => n710, d => n2468, outb => n713); U2323 : aoi22 port map( a => n713, b => mult_125_G4_ab_5_3_port, c => n3814, d => n2448, outb => n3813); U2324 : oai22 port map( a => n3813, b => n3815, c => n714, d => n2471, outb => n717); U2325 : aoi22 port map( a => n717, b => mult_125_G4_ab_7_3_port, c => n3817, d => n2451, outb => n3816); U2326 : oai22 port map( a => n3816, b => n3818, c => n718, d => n2474, outb => n721); U2327 : aoi22 port map( a => n721, b => mult_125_G4_ab_9_3_port, c => n3820, d => n2454, outb => n3819); U2328 : oai22 port map( a => n3819, b => n3821, c => n722, d => n2477, outb => n725); U2329 : aoi22 port map( a => n725, b => mult_125_G4_ab_11_3_port, c => n3823 , d => n2457, outb => n3822); U2330 : oai22 port map( a => n3822, b => n3824, c => n726, d => n2480, outb => n729); U2331 : aoi22 port map( a => n729, b => mult_125_G4_ab_13_3_port, c => n3826 , d => n2460, outb => n3825); U2332 : inv port map( inb => mult_125_G4_ab_14_3_port, outb => n3827); U2333 : oai22 port map( a => n3825, b => n3827, c => n730, d => n2483, outb => n733); U2334 : nand2 port map( a => mult_125_G4_ab_0_3_port, b => mult_125_G4_ab_1_2_port, outb => n736); U2335 : aoi22 port map( a => mult_125_G4_ab_2_2_port, b => n3829, c => n734, d => n2463, outb => n3828); U2336 : oai22 port map( a => n3828, b => n3830, c => n737, d => n2464, outb => n740); U2337 : aoi22 port map( a => n740, b => mult_125_G4_ab_4_2_port, c => n3832, d => n2491, outb => n3831); U2338 : oai22 port map( a => n3831, b => n3833, c => n741, d => n2466, outb => n744); U2339 : aoi22 port map( a => n744, b => mult_125_G4_ab_6_2_port, c => n3834, d => n2494, outb => n747); U2340 : oai22 port map( a => n747, b => n746, c => n3835, d => n2469, outb => n749); U2341 : aoi22 port map( a => n749, b => mult_125_G4_ab_8_2_port, c => n3837, d => n2497, outb => n3836); U2342 : oai22 port map( a => n3836, b => n3838, c => n750, d => n2472, outb => n753); U2343 : aoi22 port map( a => n753, b => mult_125_G4_ab_10_2_port, c => n3840 , d => n2500, outb => n3839); U2344 : oai22 port map( a => n3839, b => n3841, c => n754, d => n2475, outb => n757); U2345 : aoi22 port map( a => n757, b => mult_125_G4_ab_12_2_port, c => n3843 , d => n2503, outb => n3842); U2346 : oai22 port map( a => n3842, b => n3844, c => n758, d => n2478, outb => n761); U2347 : aoi22 port map( a => n761, b => mult_125_G4_ab_14_2_port, c => n3846 , d => n2506, outb => n3845); U2348 : nand2 port map( a => mult_125_G4_ab_0_2_port, b => mult_125_G4_ab_1_1_port, outb => n766); U2349 : aoi22 port map( a => mult_125_G4_ab_2_1_port, b => n3848, c => n764, d => n2486, outb => n3847); U2350 : oai22 port map( a => n3847, b => n3849, c => n767, d => n2487, outb => n770); U2351 : inv port map( inb => mult_125_G4_ab_4_1_port, outb => n3850); U2352 : oai22 port map( a => n3851, b => n3850, c => n769, d => n2512, outb => n772); U2353 : aoi22 port map( a => n772, b => mult_125_G4_ab_5_1_port, c => n3853, d => n2489, outb => n3852); U2354 : oai22 port map( a => n3852, b => n3854, c => n773, d => n2515, outb => n776); U2355 : aoi22 port map( a => n776, b => mult_125_G4_ab_7_1_port, c => n3856, d => n2492, outb => n3855); U2356 : oai22 port map( a => n3855, b => n3857, c => n777, d => n2518, outb => n780); U2357 : aoi22 port map( a => n780, b => mult_125_G4_ab_9_1_port, c => n3859, d => n2495, outb => n3858); U2358 : oai22 port map( a => n3858, b => n3860, c => n781, d => n2521, outb => n784); U2359 : aoi22 port map( a => n784, b => mult_125_G4_ab_11_1_port, c => n3862 , d => n2498, outb => n3861); U2360 : oai22 port map( a => n3861, b => n3863, c => n785, d => n2524, outb => n788); U2361 : aoi22 port map( a => n788, b => mult_125_G4_ab_13_1_port, c => n3865 , d => n2501, outb => n3864); U2362 : inv port map( inb => mult_125_G4_ab_14_1_port, outb => n3866); U2363 : oai22 port map( a => n3864, b => n3866, c => n789, d => n2527, outb => n792); U2364 : nand2 port map( a => mult_125_G4_ab_1_0_port, b => mult_125_G4_ab_0_1_port, outb => n3867); U2365 : aoi22 port map( a => mult_125_G4_ab_2_0_port, b => n794, c => n3869, d => n2507, outb => n3868); U2366 : aoi22 port map( a => n796, b => mult_125_G4_ab_3_0_port, c => n3871, d => n2508, outb => n3870); U2367 : inv port map( inb => mult_125_G4_ab_4_0_port, outb => n3872); U2368 : oai22 port map( a => n3870, b => n3872, c => n797, d => n3873, outb => n800); U2369 : aoi22 port map( a => n800, b => mult_125_G4_ab_5_0_port, c => n3875, d => n2510, outb => n3874); U2370 : inv port map( inb => mult_125_G4_ab_6_0_port, outb => n3876); U2371 : oai22 port map( a => n3874, b => n3876, c => n801, d => n3877, outb => n804); U2372 : aoi22 port map( a => n804, b => mult_125_G4_ab_7_0_port, c => n3879, d => n2513, outb => n3878); U2373 : inv port map( inb => mult_125_G4_ab_8_0_port, outb => n3880); U2374 : oai22 port map( a => n3878, b => n3880, c => n805, d => n3881, outb => n808); U2375 : aoi22 port map( a => n808, b => mult_125_G4_ab_9_0_port, c => n3883, d => n2516, outb => n3882); U2376 : inv port map( inb => mult_125_G4_ab_10_0_port, outb => n3884); U2377 : oai22 port map( a => n3882, b => n3884, c => n809, d => n3885, outb => n812); U2378 : aoi22 port map( a => n812, b => mult_125_G4_ab_11_0_port, c => n3887 , d => n2519, outb => n3886); U2379 : inv port map( inb => mult_125_G4_ab_12_0_port, outb => n3888); U2380 : oai22 port map( a => n3886, b => n3888, c => n813, d => n3889, outb => n816); U2381 : aoi22 port map( a => n816, b => mult_125_G4_ab_13_0_port, c => n3891 , d => n2522, outb => n3890); U2382 : inv port map( inb => mult_125_G4_ab_14_0_port, outb => n3892); U2383 : oai22 port map( a => n3890, b => n3892, c => n817, d => n3893, outb => n820); U2384 : inv port map( inb => mult_125_G4_ZB, outb => n272); U2385 : inv port map( inb => mult_125_G4_ZA, outb => n273); U2386 : nand2 port map( a => mult_125_G3_ab_0_15_port, b => mult_125_G3_ab_1_14_port, outb => n3894); U2387 : inv port map( inb => mult_125_G3_ab_3_15_port, outb => n3895); U2388 : inv port map( inb => mult_125_G3_ab_4_14_port, outb => n3896); U2389 : inv port map( inb => mult_125_G3_ab_5_15_port, outb => n3897); U2390 : inv port map( inb => mult_125_G3_ab_6_14_port, outb => n3898); U2391 : inv port map( inb => mult_125_G3_ab_7_15_port, outb => n3899); U2392 : inv port map( inb => mult_125_G3_ab_8_14_port, outb => n3900); U2393 : inv port map( inb => mult_125_G3_ab_9_15_port, outb => n3901); U2394 : inv port map( inb => mult_125_G3_ab_10_14_port, outb => n3902); U2395 : inv port map( inb => mult_125_G3_ab_11_15_port, outb => n3903); U2396 : inv port map( inb => mult_125_G3_ab_12_14_port, outb => n3904); U2397 : nand2 port map( a => mult_125_G3_ab_0_14_port, b => mult_125_G3_ab_1_13_port, outb => n838); U2398 : aoi22 port map( a => mult_125_G3_ab_2_13_port, b => n3905, c => n836 , d => n2537, outb => n841); U2399 : oai22 port map( a => n841, b => n840, c => n3906, d => n2538, outb => n843); U2400 : aoi22 port map( a => n843, b => mult_125_G3_ab_4_13_port, c => n3908 , d => n2545, outb => n3907); U2401 : oai22 port map( a => n3907, b => n3909, c => n844, d => n2548, outb => n847); U2402 : aoi22 port map( a => n847, b => mult_125_G3_ab_6_13_port, c => n3911 , d => n2551, outb => n3910); U2403 : inv port map( inb => mult_125_G3_ab_7_13_port, outb => n3912); U2404 : oai22 port map( a => n3910, b => n3912, c => n848, d => n2554, outb => n851); U2405 : aoi22 port map( a => n851, b => mult_125_G3_ab_8_13_port, c => n3914 , d => n2557, outb => n3913); U2406 : inv port map( inb => mult_125_G3_ab_9_13_port, outb => n3915); U2407 : oai22 port map( a => n3913, b => n3915, c => n852, d => n2560, outb => n855); U2408 : aoi22 port map( a => n855, b => mult_125_G3_ab_10_13_port, c => n3917, d => n2563, outb => n3916); U2409 : inv port map( inb => mult_125_G3_ab_11_13_port, outb => n3918); U2410 : oai22 port map( a => n3916, b => n3918, c => n856, d => n2566, outb => n859); U2411 : aoi22 port map( a => n859, b => mult_125_G3_ab_12_13_port, c => n3920, d => n2569, outb => n3919); U2412 : inv port map( inb => mult_125_G3_ab_13_13_port, outb => n3921); U2413 : oai22 port map( a => n3919, b => n3921, c => n860, d => n2572, outb => n863); U2414 : aoi22 port map( a => n863, b => mult_125_G3_ab_14_13_port, c => n3923, d => n2575, outb => n3922); U2415 : nand2 port map( a => mult_125_G3_ab_0_13_port, b => mult_125_G3_ab_1_12_port, outb => n868); U2416 : aoi22 port map( a => mult_125_G3_ab_2_12_port, b => n3925, c => n866 , d => n2540, outb => n3924); U2417 : oai22 port map( a => n3924, b => n3926, c => n869, d => n2541, outb => n872); U2418 : aoi22 port map( a => n872, b => mult_125_G3_ab_4_12_port, c => n3928 , d => n2583, outb => n3927); U2419 : aoi22 port map( a => n874, b => mult_125_G3_ab_5_12_port, c => n3930 , d => n2543, outb => n3929); U2420 : inv port map( inb => mult_125_G3_ab_6_12_port, outb => n3931); U2421 : oai22 port map( a => n3929, b => n3931, c => n875, d => n2546, outb => n878); U2422 : aoi22 port map( a => n878, b => mult_125_G3_ab_7_12_port, c => n3933 , d => n2549, outb => n3932); U2423 : inv port map( inb => mult_125_G3_ab_8_12_port, outb => n3934); U2424 : oai22 port map( a => n3932, b => n3934, c => n879, d => n2552, outb => n882); U2425 : aoi22 port map( a => n882, b => mult_125_G3_ab_9_12_port, c => n3936 , d => n2555, outb => n3935); U2426 : inv port map( inb => mult_125_G3_ab_10_12_port, outb => n3937); U2427 : oai22 port map( a => n3935, b => n3937, c => n883, d => n2558, outb => n886); U2428 : aoi22 port map( a => n886, b => mult_125_G3_ab_11_12_port, c => n3939, d => n2561, outb => n3938); U2429 : inv port map( inb => mult_125_G3_ab_12_12_port, outb => n3940); U2430 : oai22 port map( a => n3938, b => n3940, c => n887, d => n2564, outb => n890); U2431 : aoi22 port map( a => n890, b => mult_125_G3_ab_13_12_port, c => n3942, d => n2567, outb => n3941); U2432 : inv port map( inb => mult_125_G3_ab_14_12_port, outb => n3943); U2433 : oai22 port map( a => n3941, b => n3943, c => n891, d => n2570, outb => n894); U2434 : nand2 port map( a => mult_125_G3_ab_0_12_port, b => mult_125_G3_ab_1_11_port, outb => n897); U2435 : aoi22 port map( a => mult_125_G3_ab_2_11_port, b => n3944, c => n895 , d => n2578, outb => n900); U2436 : oai22 port map( a => n900, b => n899, c => n3945, d => n2579, outb => n902); U2437 : oai22 port map( a => n3946, b => n3947, c => n901, d => n2589, outb => n904); U2438 : aoi22 port map( a => n904, b => mult_125_G3_ab_5_11_port, c => n3949 , d => n2581, outb => n3948); U2439 : oai22 port map( a => n3948, b => n3950, c => n905, d => n2592, outb => n908); U2440 : oai22 port map( a => n3951, b => n3952, c => n907, d => n2595, outb => n910); U2441 : aoi22 port map( a => n910, b => mult_125_G3_ab_8_11_port, c => n3954 , d => n2598, outb => n3953); U2442 : inv port map( inb => mult_125_G3_ab_9_11_port, outb => n3955); U2443 : oai22 port map( a => n3953, b => n3955, c => n911, d => n2601, outb => n914); U2444 : aoi22 port map( a => n914, b => mult_125_G3_ab_10_11_port, c => n3957, d => n2604, outb => n3956); U2445 : inv port map( inb => mult_125_G3_ab_11_11_port, outb => n3958); U2446 : oai22 port map( a => n3956, b => n3958, c => n915, d => n2607, outb => n918); U2447 : aoi22 port map( a => n918, b => mult_125_G3_ab_12_11_port, c => n3960, d => n2610, outb => n3959); U2448 : inv port map( inb => mult_125_G3_ab_13_11_port, outb => n3961); U2449 : oai22 port map( a => n3959, b => n3961, c => n919, d => n2613, outb => n922); U2450 : aoi22 port map( a => n922, b => mult_125_G3_ab_14_11_port, c => n3962, d => n2616, outb => n925); U2451 : nand2 port map( a => mult_125_G3_ab_0_11_port, b => mult_125_G3_ab_1_10_port, outb => n928); U2452 : aoi22 port map( a => mult_125_G3_ab_2_10_port, b => n3964, c => n926 , d => n2584, outb => n3963); U2453 : oai22 port map( a => n3963, b => n3965, c => n929, d => n2585, outb => n932); U2454 : aoi22 port map( a => n932, b => mult_125_G3_ab_4_10_port, c => n3966 , d => n2624, outb => n935); U2455 : oai22 port map( a => n935, b => n934, c => n3967, d => n2587, outb => n937); U2456 : aoi22 port map( a => n937, b => mult_125_G3_ab_6_10_port, c => n3969 , d => n2627, outb => n3968); U2457 : oai22 port map( a => n3968, b => n3970, c => n938, d => n2590, outb => n941); U2458 : inv port map( inb => mult_125_G3_ab_8_10_port, outb => n3971); U2459 : oai22 port map( a => n3972, b => n3971, c => n940, d => n2593, outb => n943); U2460 : aoi22 port map( a => n943, b => mult_125_G3_ab_9_10_port, c => n3974 , d => n2596, outb => n3973); U2461 : inv port map( inb => mult_125_G3_ab_10_10_port, outb => n3975); U2462 : oai22 port map( a => n3973, b => n3975, c => n944, d => n2599, outb => n947); U2463 : aoi22 port map( a => n947, b => mult_125_G3_ab_11_10_port, c => n3977, d => n2602, outb => n3976); U2464 : inv port map( inb => mult_125_G3_ab_12_10_port, outb => n3978); U2465 : oai22 port map( a => n3976, b => n3978, c => n948, d => n2605, outb => n951); U2466 : aoi22 port map( a => n951, b => mult_125_G3_ab_13_10_port, c => n3980, d => n2608, outb => n3979); U2467 : inv port map( inb => mult_125_G3_ab_14_10_port, outb => n3981); U2468 : oai22 port map( a => n3979, b => n3981, c => n952, d => n2611, outb => n955); U2469 : nand2 port map( a => mult_125_G3_ab_0_10_port, b => mult_125_G3_ab_1_9_port, outb => n958); U2470 : aoi22 port map( a => mult_125_G3_ab_2_9_port, b => n3983, c => n956, d => n2619, outb => n3982); U2471 : oai22 port map( a => n3982, b => n3984, c => n959, d => n2620, outb => n962); U2472 : oai22 port map( a => n3985, b => n3986, c => n961, d => n2633, outb => n964); U2473 : aoi22 port map( a => n964, b => mult_125_G3_ab_5_9_port, c => n3988, d => n2622, outb => n3987); U2474 : oai22 port map( a => n3987, b => n3989, c => n965, d => n2636, outb => n968); U2475 : aoi22 port map( a => n968, b => mult_125_G3_ab_7_9_port, c => n3991, d => n2625, outb => n3990); U2476 : oai22 port map( a => n3990, b => n3992, c => n969, d => n2639, outb => n972); U2477 : oai22 port map( a => n3993, b => n3994, c => n971, d => n2642, outb => n974); U2478 : aoi22 port map( a => n974, b => mult_125_G3_ab_10_9_port, c => n3996 , d => n2645, outb => n3995); U2479 : inv port map( inb => mult_125_G3_ab_11_9_port, outb => n3997); U2480 : oai22 port map( a => n3995, b => n3997, c => n975, d => n2648, outb => n978); U2481 : aoi22 port map( a => n978, b => mult_125_G3_ab_12_9_port, c => n3999 , d => n2651, outb => n3998); U2482 : inv port map( inb => mult_125_G3_ab_13_9_port, outb => n4000); U2483 : oai22 port map( a => n3998, b => n4000, c => n979, d => n2654, outb => n982); U2484 : aoi22 port map( a => n982, b => mult_125_G3_ab_14_9_port, c => n4001 , d => n2657, outb => n985); U2485 : nand2 port map( a => mult_125_G3_ab_0_9_port, b => mult_125_G3_ab_1_8_port, outb => n988); U2486 : aoi22 port map( a => mult_125_G3_ab_2_8_port, b => n4003, c => n986, d => n2628, outb => n4002); U2487 : oai22 port map( a => n4002, b => n4004, c => n989, d => n2629, outb => n992); U2488 : oai22 port map( a => n4005, b => n4006, c => n991, d => n2665, outb => n994); U2489 : oai22 port map( a => n4007, b => n4008, c => n993, d => n2631, outb => n996); U2490 : aoi22 port map( a => n996, b => mult_125_G3_ab_6_8_port, c => n4010, d => n2668, outb => n4009); U2491 : oai22 port map( a => n4009, b => n4011, c => n997, d => n2634, outb => n1000); U2492 : aoi22 port map( a => n1000, b => mult_125_G3_ab_8_8_port, c => n4013 , d => n2671, outb => n4012); U2493 : oai22 port map( a => n4012, b => n4014, c => n1001, d => n2637, outb => n1004); U2494 : inv port map( inb => mult_125_G3_ab_10_8_port, outb => n4015); U2495 : oai22 port map( a => n4016, b => n4015, c => n1003, d => n2640, outb => n1006); U2496 : aoi22 port map( a => n1006, b => mult_125_G3_ab_11_8_port, c => n4018, d => n2643, outb => n4017); U2497 : inv port map( inb => mult_125_G3_ab_12_8_port, outb => n4019); U2498 : oai22 port map( a => n4017, b => n4019, c => n1007, d => n2646, outb => n1010); U2499 : aoi22 port map( a => n1010, b => mult_125_G3_ab_13_8_port, c => n4021, d => n2649, outb => n4020); U2500 : inv port map( inb => mult_125_G3_ab_14_8_port, outb => n4022); U2501 : oai22 port map( a => n4020, b => n4022, c => n1011, d => n2652, outb => n1014); U2502 : nand2 port map( a => mult_125_G3_ab_0_8_port, b => mult_125_G3_ab_1_7_port, outb => n1017); U2503 : aoi22 port map( a => mult_125_G3_ab_2_7_port, b => n4023, c => n1015 , d => n2660, outb => n1020); U2504 : oai22 port map( a => n1020, b => n1019, c => n4024, d => n2661, outb => n1022); U2505 : oai22 port map( a => n4025, b => n4026, c => n1021, d => n2677, outb => n1024); U2506 : aoi22 port map( a => n1024, b => mult_125_G3_ab_5_7_port, c => n4028 , d => n2663, outb => n4027); U2507 : oai22 port map( a => n4027, b => n4029, c => n1025, d => n2680, outb => n1028); U2508 : aoi22 port map( a => n1028, b => mult_125_G3_ab_7_7_port, c => n4031 , d => n2666, outb => n4030); U2509 : oai22 port map( a => n4030, b => n4032, c => n1029, d => n2683, outb => n1032); U2510 : aoi22 port map( a => n1032, b => mult_125_G3_ab_9_7_port, c => n4034 , d => n2669, outb => n4033); U2511 : oai22 port map( a => n4033, b => n4035, c => n1033, d => n2686, outb => n1036); U2512 : oai22 port map( a => n4036, b => n4037, c => n1035, d => n2689, outb => n1038); U2513 : aoi22 port map( a => n1038, b => mult_125_G3_ab_12_7_port, c => n4039, d => n2692, outb => n4038); U2514 : inv port map( inb => mult_125_G3_ab_13_7_port, outb => n4040); U2515 : oai22 port map( a => n4038, b => n4040, c => n1039, d => n2695, outb => n1042); U2516 : aoi22 port map( a => n1042, b => mult_125_G3_ab_14_7_port, c => n4041, d => n2698, outb => n1045); U2517 : nand2 port map( a => mult_125_G3_ab_0_7_port, b => mult_125_G3_ab_1_6_port, outb => n1048); U2518 : aoi22 port map( a => mult_125_G3_ab_2_6_port, b => n4043, c => n1046 , d => n2672, outb => n4042); U2519 : oai22 port map( a => n4042, b => n4044, c => n1049, d => n2673, outb => n1052); U2520 : aoi22 port map( a => n1052, b => mult_125_G3_ab_4_6_port, c => n4045 , d => n2706, outb => n1055); U2521 : oai22 port map( a => n1055, b => n1054, c => n4046, d => n2675, outb => n1057); U2522 : aoi22 port map( a => n1057, b => mult_125_G3_ab_6_6_port, c => n4048 , d => n2709, outb => n4047); U2523 : oai22 port map( a => n4047, b => n4049, c => n1058, d => n2678, outb => n1061); U2524 : aoi22 port map( a => n1061, b => mult_125_G3_ab_8_6_port, c => n4050 , d => n2712, outb => n1064); U2525 : oai22 port map( a => n1064, b => n1063, c => n4051, d => n2681, outb => n1066); U2526 : aoi22 port map( a => n1066, b => mult_125_G3_ab_10_6_port, c => n4053, d => n2715, outb => n4052); U2527 : oai22 port map( a => n4052, b => n4054, c => n1067, d => n2684, outb => n1070); U2528 : inv port map( inb => mult_125_G3_ab_12_6_port, outb => n4055); U2529 : oai22 port map( a => n4056, b => n4055, c => n1069, d => n2687, outb => n1072); U2530 : aoi22 port map( a => n1072, b => mult_125_G3_ab_13_6_port, c => n4058, d => n2690, outb => n4057); U2531 : inv port map( inb => mult_125_G3_ab_14_6_port, outb => n4059); U2532 : oai22 port map( a => n4057, b => n4059, c => n1073, d => n2693, outb => n1076); U2533 : nand2 port map( a => mult_125_G3_ab_0_6_port, b => mult_125_G3_ab_1_5_port, outb => n1079); U2534 : aoi22 port map( a => mult_125_G3_ab_2_5_port, b => n4060, c => n1077 , d => n2701, outb => n1082); U2535 : oai22 port map( a => n1082, b => n1081, c => n4061, d => n2702, outb => n1084); U2536 : oai22 port map( a => n4062, b => n4063, c => n1083, d => n2721, outb => n1086); U2537 : aoi22 port map( a => n1086, b => mult_125_G3_ab_5_5_port, c => n4064 , d => n2704, outb => n1089); U2538 : oai22 port map( a => n1089, b => n1088, c => n4065, d => n2724, outb => n1091); U2539 : aoi22 port map( a => n1091, b => mult_125_G3_ab_7_5_port, c => n4067 , d => n2707, outb => n4066); U2540 : oai22 port map( a => n4066, b => n4068, c => n1092, d => n2727, outb => n1095); U2541 : aoi22 port map( a => n1095, b => mult_125_G3_ab_9_5_port, c => n4070 , d => n2710, outb => n4069); U2542 : oai22 port map( a => n4069, b => n4071, c => n1096, d => n2730, outb => n1099); U2543 : aoi22 port map( a => n1099, b => mult_125_G3_ab_11_5_port, c => n4073, d => n2713, outb => n4072); U2544 : oai22 port map( a => n4072, b => n4074, c => n1100, d => n2733, outb => n1103); U2545 : oai22 port map( a => n4075, b => n4076, c => n1102, d => n2736, outb => n1105); U2546 : aoi22 port map( a => n1105, b => mult_125_G3_ab_14_5_port, c => n4077, d => n2739, outb => n1108); U2547 : nand2 port map( a => mult_125_G3_ab_0_5_port, b => mult_125_G3_ab_1_4_port, outb => n1111); U2548 : aoi22 port map( a => mult_125_G3_ab_2_4_port, b => n4079, c => n1109 , d => n2716, outb => n4078); U2549 : oai22 port map( a => n4078, b => n4080, c => n1112, d => n2717, outb => n1115); U2550 : aoi22 port map( a => n1115, b => mult_125_G3_ab_4_4_port, c => n4081 , d => n2747, outb => n1118); U2551 : oai22 port map( a => n1118, b => n1117, c => n4082, d => n2719, outb => n1120); U2552 : aoi22 port map( a => n1120, b => mult_125_G3_ab_6_4_port, c => n4083 , d => n2750, outb => n1123); U2553 : oai22 port map( a => n1123, b => n1122, c => n4084, d => n2722, outb => n1125); U2554 : aoi22 port map( a => n1125, b => mult_125_G3_ab_8_4_port, c => n4086 , d => n2753, outb => n4085); U2555 : oai22 port map( a => n4085, b => n4087, c => n1126, d => n2725, outb => n1129); U2556 : aoi22 port map( a => n1129, b => mult_125_G3_ab_10_4_port, c => n4088, d => n2756, outb => n1132); U2557 : oai22 port map( a => n1132, b => n1131, c => n4089, d => n2728, outb => n1134); U2558 : aoi22 port map( a => n1134, b => mult_125_G3_ab_12_4_port, c => n4091, d => n2759, outb => n4090); U2559 : oai22 port map( a => n4090, b => n4092, c => n1135, d => n2731, outb => n1138); U2560 : aoi22 port map( a => n1138, b => mult_125_G3_ab_14_4_port, c => n4093, d => n2734, outb => n1141); U2561 : nand2 port map( a => mult_125_G3_ab_0_4_port, b => mult_125_G3_ab_1_3_port, outb => n1144); U2562 : aoi22 port map( a => mult_125_G3_ab_2_3_port, b => n4094, c => n1142 , d => n2742, outb => n1147); U2563 : oai22 port map( a => n1147, b => n1146, c => n4095, d => n2743, outb => n1149); U2564 : oai22 port map( a => n4096, b => n4097, c => n1148, d => n2765, outb => n1151); U2565 : aoi22 port map( a => n1151, b => mult_125_G3_ab_5_3_port, c => n4099 , d => n2745, outb => n4098); U2566 : oai22 port map( a => n4098, b => n4100, c => n1152, d => n2768, outb => n1155); U2567 : aoi22 port map( a => n1155, b => mult_125_G3_ab_7_3_port, c => n4102 , d => n2748, outb => n4101); U2568 : oai22 port map( a => n4101, b => n4103, c => n1156, d => n2771, outb => n1159); U2569 : aoi22 port map( a => n1159, b => mult_125_G3_ab_9_3_port, c => n4105 , d => n2751, outb => n4104); U2570 : oai22 port map( a => n4104, b => n4106, c => n1160, d => n2774, outb => n1163); U2571 : aoi22 port map( a => n1163, b => mult_125_G3_ab_11_3_port, c => n4108, d => n2754, outb => n4107); U2572 : oai22 port map( a => n4107, b => n4109, c => n1164, d => n2777, outb => n1167); U2573 : aoi22 port map( a => n1167, b => mult_125_G3_ab_13_3_port, c => n4111, d => n2757, outb => n4110); U2574 : inv port map( inb => mult_125_G3_ab_14_3_port, outb => n4112); U2575 : oai22 port map( a => n4110, b => n4112, c => n1168, d => n2780, outb => n1171); U2576 : nand2 port map( a => mult_125_G3_ab_0_3_port, b => mult_125_G3_ab_1_2_port, outb => n1174); U2577 : aoi22 port map( a => mult_125_G3_ab_2_2_port, b => n4114, c => n1172 , d => n2760, outb => n4113); U2578 : oai22 port map( a => n4113, b => n4115, c => n1175, d => n2761, outb => n1178); U2579 : aoi22 port map( a => n1178, b => mult_125_G3_ab_4_2_port, c => n4117 , d => n2788, outb => n4116); U2580 : oai22 port map( a => n4116, b => n4118, c => n1179, d => n2763, outb => n1182); U2581 : aoi22 port map( a => n1182, b => mult_125_G3_ab_6_2_port, c => n4119 , d => n2791, outb => n1185); U2582 : oai22 port map( a => n1185, b => n1184, c => n4120, d => n2766, outb => n1187); U2583 : aoi22 port map( a => n1187, b => mult_125_G3_ab_8_2_port, c => n4122 , d => n2794, outb => n4121); U2584 : oai22 port map( a => n4121, b => n4123, c => n1188, d => n2769, outb => n1191); U2585 : aoi22 port map( a => n1191, b => mult_125_G3_ab_10_2_port, c => n4125, d => n2797, outb => n4124); U2586 : oai22 port map( a => n4124, b => n4126, c => n1192, d => n2772, outb => n1195); U2587 : aoi22 port map( a => n1195, b => mult_125_G3_ab_12_2_port, c => n4128, d => n2800, outb => n4127); U2588 : oai22 port map( a => n4127, b => n4129, c => n1196, d => n2775, outb => n1199); U2589 : aoi22 port map( a => n1199, b => mult_125_G3_ab_14_2_port, c => n4131, d => n2803, outb => n4130); U2590 : nand2 port map( a => mult_125_G3_ab_0_2_port, b => mult_125_G3_ab_1_1_port, outb => n1204); U2591 : aoi22 port map( a => mult_125_G3_ab_2_1_port, b => n4133, c => n1202 , d => n2783, outb => n4132); U2592 : oai22 port map( a => n4132, b => n4134, c => n1205, d => n2784, outb => n1208); U2593 : inv port map( inb => mult_125_G3_ab_4_1_port, outb => n4135); U2594 : oai22 port map( a => n4136, b => n4135, c => n1207, d => n2809, outb => n1210); U2595 : aoi22 port map( a => n1210, b => mult_125_G3_ab_5_1_port, c => n4138 , d => n2786, outb => n4137); U2596 : oai22 port map( a => n4137, b => n4139, c => n1211, d => n2812, outb => n1214); U2597 : aoi22 port map( a => n1214, b => mult_125_G3_ab_7_1_port, c => n4141 , d => n2789, outb => n4140); U2598 : oai22 port map( a => n4140, b => n4142, c => n1215, d => n2815, outb => n1218); U2599 : aoi22 port map( a => n1218, b => mult_125_G3_ab_9_1_port, c => n4144 , d => n2792, outb => n4143); U2600 : oai22 port map( a => n4143, b => n4145, c => n1219, d => n2818, outb => n1222); U2601 : aoi22 port map( a => n1222, b => mult_125_G3_ab_11_1_port, c => n4147, d => n2795, outb => n4146); U2602 : oai22 port map( a => n4146, b => n4148, c => n1223, d => n2821, outb => n1226); U2603 : aoi22 port map( a => n1226, b => mult_125_G3_ab_13_1_port, c => n4150, d => n2798, outb => n4149); U2604 : inv port map( inb => mult_125_G3_ab_14_1_port, outb => n4151); U2605 : oai22 port map( a => n4149, b => n4151, c => n1227, d => n2824, outb => n1230); U2606 : nand2 port map( a => mult_125_G3_ab_0_1_port, b => mult_125_G3_ab_1_0_port, outb => n4152); U2607 : aoi22 port map( a => mult_125_G3_ab_2_0_port, b => n1232, c => n4154 , d => n2804, outb => n4153); U2608 : aoi22 port map( a => n1234, b => mult_125_G3_ab_3_0_port, c => n4156 , d => n2805, outb => n4155); U2609 : inv port map( inb => mult_125_G3_ab_4_0_port, outb => n4157); U2610 : oai22 port map( a => n4155, b => n4157, c => n1235, d => n4158, outb => n1238); U2611 : aoi22 port map( a => n1238, b => mult_125_G3_ab_5_0_port, c => n4160 , d => n2807, outb => n4159); U2612 : inv port map( inb => mult_125_G3_ab_6_0_port, outb => n4161); U2613 : oai22 port map( a => n4159, b => n4161, c => n1239, d => n4162, outb => n1242); U2614 : aoi22 port map( a => n1242, b => mult_125_G3_ab_7_0_port, c => n4164 , d => n2810, outb => n4163); U2615 : inv port map( inb => mult_125_G3_ab_8_0_port, outb => n4165); U2616 : oai22 port map( a => n4163, b => n4165, c => n1243, d => n4166, outb => n1246); U2617 : aoi22 port map( a => n1246, b => mult_125_G3_ab_9_0_port, c => n4168 , d => n2813, outb => n4167); U2618 : inv port map( inb => mult_125_G3_ab_10_0_port, outb => n4169); U2619 : oai22 port map( a => n4167, b => n4169, c => n1247, d => n4170, outb => n1250); U2620 : aoi22 port map( a => n1250, b => mult_125_G3_ab_11_0_port, c => n4172, d => n2816, outb => n4171); U2621 : inv port map( inb => mult_125_G3_ab_12_0_port, outb => n4173); U2622 : oai22 port map( a => n4171, b => n4173, c => n1251, d => n4174, outb => n1254); U2623 : aoi22 port map( a => n1254, b => mult_125_G3_ab_13_0_port, c => n4176, d => n2819, outb => n4175); U2624 : inv port map( inb => mult_125_G3_ab_14_0_port, outb => n4177); U2625 : oai22 port map( a => n4175, b => n4177, c => n1255, d => n4178, outb => n1258); U2626 : inv port map( inb => mult_125_G3_ZB, outb => n380); U2627 : inv port map( inb => mult_125_G3_ZA, outb => n381); U2628 : nand2 port map( a => mult_125_G2_ab_0_15_port, b => mult_125_G2_ab_1_14_port, outb => n4179); U2629 : inv port map( inb => mult_125_G2_ab_3_15_port, outb => n4180); U2630 : inv port map( inb => mult_125_G2_ab_4_14_port, outb => n4181); U2631 : inv port map( inb => mult_125_G2_ab_5_15_port, outb => n4182); U2632 : inv port map( inb => mult_125_G2_ab_6_14_port, outb => n4183); U2633 : inv port map( inb => mult_125_G2_ab_7_15_port, outb => n4184); U2634 : inv port map( inb => mult_125_G2_ab_8_14_port, outb => n4185); U2635 : inv port map( inb => mult_125_G2_ab_9_15_port, outb => n4186); U2636 : inv port map( inb => mult_125_G2_ab_10_14_port, outb => n4187); U2637 : inv port map( inb => mult_125_G2_ab_11_15_port, outb => n4188); U2638 : inv port map( inb => mult_125_G2_ab_12_14_port, outb => n4189); U2639 : nand2 port map( a => mult_125_G2_ab_0_14_port, b => mult_125_G2_ab_1_13_port, outb => n1276); U2640 : aoi22 port map( a => mult_125_G2_ab_2_13_port, b => n4190, c => n1274, d => n2834, outb => n1279); U2641 : oai22 port map( a => n1279, b => n1278, c => n4191, d => n2835, outb => n1281); U2642 : aoi22 port map( a => n1281, b => mult_125_G2_ab_4_13_port, c => n4193, d => n2842, outb => n4192); U2643 : oai22 port map( a => n4192, b => n4194, c => n1282, d => n2845, outb => n1285); U2644 : aoi22 port map( a => n1285, b => mult_125_G2_ab_6_13_port, c => n4196, d => n2848, outb => n4195); U2645 : inv port map( inb => mult_125_G2_ab_7_13_port, outb => n4197); U2646 : oai22 port map( a => n4195, b => n4197, c => n1286, d => n2851, outb => n1289); U2647 : aoi22 port map( a => n1289, b => mult_125_G2_ab_8_13_port, c => n4199, d => n2854, outb => n4198); U2648 : inv port map( inb => mult_125_G2_ab_9_13_port, outb => n4200); U2649 : oai22 port map( a => n4198, b => n4200, c => n1290, d => n2857, outb => n1293); U2650 : aoi22 port map( a => n1293, b => mult_125_G2_ab_10_13_port, c => n4202, d => n2860, outb => n4201); U2651 : inv port map( inb => mult_125_G2_ab_11_13_port, outb => n4203); U2652 : oai22 port map( a => n4201, b => n4203, c => n1294, d => n2863, outb => n1297); U2653 : aoi22 port map( a => n1297, b => mult_125_G2_ab_12_13_port, c => n4205, d => n2866, outb => n4204); U2654 : inv port map( inb => mult_125_G2_ab_13_13_port, outb => n4206); U2655 : oai22 port map( a => n4204, b => n4206, c => n1298, d => n2869, outb => n1301); U2656 : aoi22 port map( a => n1301, b => mult_125_G2_ab_14_13_port, c => n4208, d => n2872, outb => n4207); U2657 : nand2 port map( a => mult_125_G2_ab_0_13_port, b => mult_125_G2_ab_1_12_port, outb => n1306); U2658 : aoi22 port map( a => mult_125_G2_ab_2_12_port, b => n4210, c => n1304, d => n2837, outb => n4209); U2659 : oai22 port map( a => n4209, b => n4211, c => n1307, d => n2838, outb => n1310); U2660 : aoi22 port map( a => n1310, b => mult_125_G2_ab_4_12_port, c => n4213, d => n2880, outb => n4212); U2661 : aoi22 port map( a => n1312, b => mult_125_G2_ab_5_12_port, c => n4215, d => n2840, outb => n4214); U2662 : inv port map( inb => mult_125_G2_ab_6_12_port, outb => n4216); U2663 : oai22 port map( a => n4214, b => n4216, c => n1313, d => n2843, outb => n1316); U2664 : aoi22 port map( a => n1316, b => mult_125_G2_ab_7_12_port, c => n4218, d => n2846, outb => n4217); U2665 : inv port map( inb => mult_125_G2_ab_8_12_port, outb => n4219); U2666 : oai22 port map( a => n4217, b => n4219, c => n1317, d => n2849, outb => n1320); U2667 : aoi22 port map( a => n1320, b => mult_125_G2_ab_9_12_port, c => n4221, d => n2852, outb => n4220); U2668 : inv port map( inb => mult_125_G2_ab_10_12_port, outb => n4222); U2669 : oai22 port map( a => n4220, b => n4222, c => n1321, d => n2855, outb => n1324); U2670 : aoi22 port map( a => n1324, b => mult_125_G2_ab_11_12_port, c => n4224, d => n2858, outb => n4223); U2671 : inv port map( inb => mult_125_G2_ab_12_12_port, outb => n4225); U2672 : oai22 port map( a => n4223, b => n4225, c => n1325, d => n2861, outb => n1328); U2673 : aoi22 port map( a => n1328, b => mult_125_G2_ab_13_12_port, c => n4227, d => n2864, outb => n4226); U2674 : inv port map( inb => mult_125_G2_ab_14_12_port, outb => n4228); U2675 : oai22 port map( a => n4226, b => n4228, c => n1329, d => n2867, outb => n1332); U2676 : nand2 port map( a => mult_125_G2_ab_0_12_port, b => mult_125_G2_ab_1_11_port, outb => n1335); U2677 : aoi22 port map( a => mult_125_G2_ab_2_11_port, b => n4229, c => n1333, d => n2875, outb => n1338); U2678 : oai22 port map( a => n1338, b => n1337, c => n4230, d => n2876, outb => n1340); U2679 : oai22 port map( a => n4231, b => n4232, c => n1339, d => n2886, outb => n1342); U2680 : aoi22 port map( a => n1342, b => mult_125_G2_ab_5_11_port, c => n4234, d => n2878, outb => n4233); U2681 : oai22 port map( a => n4233, b => n4235, c => n1343, d => n2889, outb => n1346); U2682 : oai22 port map( a => n4236, b => n4237, c => n1345, d => n2892, outb => n1348); U2683 : aoi22 port map( a => n1348, b => mult_125_G2_ab_8_11_port, c => n4239, d => n2895, outb => n4238); U2684 : inv port map( inb => mult_125_G2_ab_9_11_port, outb => n4240); U2685 : oai22 port map( a => n4238, b => n4240, c => n1349, d => n2898, outb => n1352); U2686 : aoi22 port map( a => n1352, b => mult_125_G2_ab_10_11_port, c => n4242, d => n2901, outb => n4241); U2687 : inv port map( inb => mult_125_G2_ab_11_11_port, outb => n4243); U2688 : oai22 port map( a => n4241, b => n4243, c => n1353, d => n2904, outb => n1356); U2689 : aoi22 port map( a => n1356, b => mult_125_G2_ab_12_11_port, c => n4245, d => n2907, outb => n4244); U2690 : inv port map( inb => mult_125_G2_ab_13_11_port, outb => n4246); U2691 : oai22 port map( a => n4244, b => n4246, c => n1357, d => n2910, outb => n1360); U2692 : aoi22 port map( a => n1360, b => mult_125_G2_ab_14_11_port, c => n4247, d => n2913, outb => n1363); U2693 : nand2 port map( a => mult_125_G2_ab_0_11_port, b => mult_125_G2_ab_1_10_port, outb => n1366); U2694 : aoi22 port map( a => mult_125_G2_ab_2_10_port, b => n4249, c => n1364, d => n2881, outb => n4248); U2695 : oai22 port map( a => n4248, b => n4250, c => n1367, d => n2882, outb => n1370); U2696 : aoi22 port map( a => n1370, b => mult_125_G2_ab_4_10_port, c => n4251, d => n2921, outb => n1373); U2697 : oai22 port map( a => n1373, b => n1372, c => n4252, d => n2884, outb => n1375); U2698 : aoi22 port map( a => n1375, b => mult_125_G2_ab_6_10_port, c => n4254, d => n2924, outb => n4253); U2699 : oai22 port map( a => n4253, b => n4255, c => n1376, d => n2887, outb => n1379); U2700 : inv port map( inb => mult_125_G2_ab_8_10_port, outb => n4256); U2701 : oai22 port map( a => n4257, b => n4256, c => n1378, d => n2890, outb => n1381); U2702 : aoi22 port map( a => n1381, b => mult_125_G2_ab_9_10_port, c => n4259, d => n2893, outb => n4258); U2703 : inv port map( inb => mult_125_G2_ab_10_10_port, outb => n4260); U2704 : oai22 port map( a => n4258, b => n4260, c => n1382, d => n2896, outb => n1385); U2705 : aoi22 port map( a => n1385, b => mult_125_G2_ab_11_10_port, c => n4262, d => n2899, outb => n4261); U2706 : inv port map( inb => mult_125_G2_ab_12_10_port, outb => n4263); U2707 : oai22 port map( a => n4261, b => n4263, c => n1386, d => n2902, outb => n1389); U2708 : aoi22 port map( a => n1389, b => mult_125_G2_ab_13_10_port, c => n4265, d => n2905, outb => n4264); U2709 : inv port map( inb => mult_125_G2_ab_14_10_port, outb => n4266); U2710 : oai22 port map( a => n4264, b => n4266, c => n1390, d => n2908, outb => n1393); U2711 : nand2 port map( a => mult_125_G2_ab_0_10_port, b => mult_125_G2_ab_1_9_port, outb => n1396); U2712 : aoi22 port map( a => mult_125_G2_ab_2_9_port, b => n4268, c => n1394 , d => n2916, outb => n4267); U2713 : oai22 port map( a => n4267, b => n4269, c => n1397, d => n2917, outb => n1400); U2714 : oai22 port map( a => n4270, b => n4271, c => n1399, d => n2930, outb => n1402); U2715 : aoi22 port map( a => n1402, b => mult_125_G2_ab_5_9_port, c => n4273 , d => n2919, outb => n4272); U2716 : oai22 port map( a => n4272, b => n4274, c => n1403, d => n2933, outb => n1406); U2717 : aoi22 port map( a => n1406, b => mult_125_G2_ab_7_9_port, c => n4276 , d => n2922, outb => n4275); U2718 : oai22 port map( a => n4275, b => n4277, c => n1407, d => n2936, outb => n1410); U2719 : oai22 port map( a => n4278, b => n4279, c => n1409, d => n2939, outb => n1412); U2720 : aoi22 port map( a => n1412, b => mult_125_G2_ab_10_9_port, c => n4281, d => n2942, outb => n4280); U2721 : inv port map( inb => mult_125_G2_ab_11_9_port, outb => n4282); U2722 : oai22 port map( a => n4280, b => n4282, c => n1413, d => n2945, outb => n1416); U2723 : aoi22 port map( a => n1416, b => mult_125_G2_ab_12_9_port, c => n4284, d => n2948, outb => n4283); U2724 : inv port map( inb => mult_125_G2_ab_13_9_port, outb => n4285); U2725 : oai22 port map( a => n4283, b => n4285, c => n1417, d => n2951, outb => n1420); U2726 : aoi22 port map( a => n1420, b => mult_125_G2_ab_14_9_port, c => n4286, d => n2954, outb => n1423); U2727 : nand2 port map( a => mult_125_G2_ab_0_9_port, b => mult_125_G2_ab_1_8_port, outb => n1426); U2728 : aoi22 port map( a => mult_125_G2_ab_2_8_port, b => n4288, c => n1424 , d => n2925, outb => n4287); U2729 : oai22 port map( a => n4287, b => n4289, c => n1427, d => n2926, outb => n1430); U2730 : oai22 port map( a => n4290, b => n4291, c => n1429, d => n2962, outb => n1432); U2731 : oai22 port map( a => n4292, b => n4293, c => n1431, d => n2928, outb => n1434); U2732 : aoi22 port map( a => n1434, b => mult_125_G2_ab_6_8_port, c => n4295 , d => n2965, outb => n4294); U2733 : oai22 port map( a => n4294, b => n4296, c => n1435, d => n2931, outb => n1438); U2734 : aoi22 port map( a => n1438, b => mult_125_G2_ab_8_8_port, c => n4298 , d => n2968, outb => n4297); U2735 : oai22 port map( a => n4297, b => n4299, c => n1439, d => n2934, outb => n1442); U2736 : inv port map( inb => mult_125_G2_ab_10_8_port, outb => n4300); U2737 : oai22 port map( a => n4301, b => n4300, c => n1441, d => n2937, outb => n1444); U2738 : aoi22 port map( a => n1444, b => mult_125_G2_ab_11_8_port, c => n4303, d => n2940, outb => n4302); U2739 : inv port map( inb => mult_125_G2_ab_12_8_port, outb => n4304); U2740 : oai22 port map( a => n4302, b => n4304, c => n1445, d => n2943, outb => n1448); U2741 : aoi22 port map( a => n1448, b => mult_125_G2_ab_13_8_port, c => n4306, d => n2946, outb => n4305); U2742 : inv port map( inb => mult_125_G2_ab_14_8_port, outb => n4307); U2743 : oai22 port map( a => n4305, b => n4307, c => n1449, d => n2949, outb => n1452); U2744 : nand2 port map( a => mult_125_G2_ab_0_8_port, b => mult_125_G2_ab_1_7_port, outb => n1455); U2745 : aoi22 port map( a => mult_125_G2_ab_2_7_port, b => n4308, c => n1453 , d => n2957, outb => n1458); U2746 : oai22 port map( a => n1458, b => n1457, c => n4309, d => n2958, outb => n1460); U2747 : oai22 port map( a => n4310, b => n4311, c => n1459, d => n2974, outb => n1462); U2748 : aoi22 port map( a => n1462, b => mult_125_G2_ab_5_7_port, c => n4313 , d => n2960, outb => n4312); U2749 : oai22 port map( a => n4312, b => n4314, c => n1463, d => n2977, outb => n1466); U2750 : aoi22 port map( a => n1466, b => mult_125_G2_ab_7_7_port, c => n4316 , d => n2963, outb => n4315); U2751 : oai22 port map( a => n4315, b => n4317, c => n1467, d => n2980, outb => n1470); U2752 : aoi22 port map( a => n1470, b => mult_125_G2_ab_9_7_port, c => n4319 , d => n2966, outb => n4318); U2753 : oai22 port map( a => n4318, b => n4320, c => n1471, d => n2983, outb => n1474); U2754 : oai22 port map( a => n4321, b => n4322, c => n1473, d => n2986, outb => n1476); U2755 : aoi22 port map( a => n1476, b => mult_125_G2_ab_12_7_port, c => n4324, d => n2989, outb => n4323); U2756 : inv port map( inb => mult_125_G2_ab_13_7_port, outb => n4325); U2757 : oai22 port map( a => n4323, b => n4325, c => n1477, d => n2992, outb => n1480); U2758 : aoi22 port map( a => n1480, b => mult_125_G2_ab_14_7_port, c => n4326, d => n2995, outb => n1483); U2759 : nand2 port map( a => mult_125_G2_ab_0_7_port, b => mult_125_G2_ab_1_6_port, outb => n1486); U2760 : aoi22 port map( a => mult_125_G2_ab_2_6_port, b => n4328, c => n1484 , d => n2969, outb => n4327); U2761 : oai22 port map( a => n4327, b => n4329, c => n1487, d => n2970, outb => n1490); U2762 : aoi22 port map( a => n1490, b => mult_125_G2_ab_4_6_port, c => n4330 , d => n3003, outb => n1493); U2763 : oai22 port map( a => n1493, b => n1492, c => n4331, d => n2972, outb => n1495); U2764 : aoi22 port map( a => n1495, b => mult_125_G2_ab_6_6_port, c => n4333 , d => n3006, outb => n4332); U2765 : oai22 port map( a => n4332, b => n4334, c => n1496, d => n2975, outb => n1499); U2766 : aoi22 port map( a => n1499, b => mult_125_G2_ab_8_6_port, c => n4335 , d => n3009, outb => n1502); U2767 : oai22 port map( a => n1502, b => n1501, c => n4336, d => n2978, outb => n1504); U2768 : aoi22 port map( a => n1504, b => mult_125_G2_ab_10_6_port, c => n4338, d => n3012, outb => n4337); U2769 : oai22 port map( a => n4337, b => n4339, c => n1505, d => n2981, outb => n1508); U2770 : inv port map( inb => mult_125_G2_ab_12_6_port, outb => n4340); U2771 : oai22 port map( a => n4341, b => n4340, c => n1507, d => n2984, outb => n1510); U2772 : aoi22 port map( a => n1510, b => mult_125_G2_ab_13_6_port, c => n4343, d => n2987, outb => n4342); U2773 : inv port map( inb => mult_125_G2_ab_14_6_port, outb => n4344); U2774 : oai22 port map( a => n4342, b => n4344, c => n1511, d => n2990, outb => n1514); U2775 : nand2 port map( a => mult_125_G2_ab_0_6_port, b => mult_125_G2_ab_1_5_port, outb => n1517); U2776 : aoi22 port map( a => mult_125_G2_ab_2_5_port, b => n4345, c => n1515 , d => n2998, outb => n1520); U2777 : oai22 port map( a => n1520, b => n1519, c => n4346, d => n2999, outb => n1522); U2778 : oai22 port map( a => n4347, b => n4348, c => n1521, d => n3018, outb => n1524); U2779 : aoi22 port map( a => n1524, b => mult_125_G2_ab_5_5_port, c => n4349 , d => n3001, outb => n1527); U2780 : oai22 port map( a => n1527, b => n1526, c => n4350, d => n3021, outb => n1529); U2781 : aoi22 port map( a => n1529, b => mult_125_G2_ab_7_5_port, c => n4352 , d => n3004, outb => n4351); U2782 : oai22 port map( a => n4351, b => n4353, c => n1530, d => n3024, outb => n1533); U2783 : aoi22 port map( a => n1533, b => mult_125_G2_ab_9_5_port, c => n4355 , d => n3007, outb => n4354); U2784 : oai22 port map( a => n4354, b => n4356, c => n1534, d => n3027, outb => n1537); U2785 : aoi22 port map( a => n1537, b => mult_125_G2_ab_11_5_port, c => n4358, d => n3010, outb => n4357); U2786 : oai22 port map( a => n4357, b => n4359, c => n1538, d => n3030, outb => n1541); U2787 : oai22 port map( a => n4360, b => n4361, c => n1540, d => n3033, outb => n1543); U2788 : aoi22 port map( a => n1543, b => mult_125_G2_ab_14_5_port, c => n4362, d => n3036, outb => n1546); U2789 : nand2 port map( a => mult_125_G2_ab_0_5_port, b => mult_125_G2_ab_1_4_port, outb => n1549); U2790 : aoi22 port map( a => mult_125_G2_ab_2_4_port, b => n4364, c => n1547 , d => n3013, outb => n4363); U2791 : oai22 port map( a => n4363, b => n4365, c => n1550, d => n3014, outb => n1553); U2792 : aoi22 port map( a => n1553, b => mult_125_G2_ab_4_4_port, c => n4366 , d => n3044, outb => n1556); U2793 : oai22 port map( a => n1556, b => n1555, c => n4367, d => n3016, outb => n1558); U2794 : aoi22 port map( a => n1558, b => mult_125_G2_ab_6_4_port, c => n4368 , d => n3047, outb => n1561); U2795 : oai22 port map( a => n1561, b => n1560, c => n4369, d => n3019, outb => n1563); U2796 : aoi22 port map( a => n1563, b => mult_125_G2_ab_8_4_port, c => n4371 , d => n3050, outb => n4370); U2797 : oai22 port map( a => n4370, b => n4372, c => n1564, d => n3022, outb => n1567); U2798 : aoi22 port map( a => n1567, b => mult_125_G2_ab_10_4_port, c => n4373, d => n3053, outb => n1570); U2799 : oai22 port map( a => n1570, b => n1569, c => n4374, d => n3025, outb => n1572); U2800 : aoi22 port map( a => n1572, b => mult_125_G2_ab_12_4_port, c => n4376, d => n3056, outb => n4375); U2801 : oai22 port map( a => n4375, b => n4377, c => n1573, d => n3028, outb => n1576); U2802 : aoi22 port map( a => n1576, b => mult_125_G2_ab_14_4_port, c => n4378, d => n3031, outb => n1579); U2803 : nand2 port map( a => mult_125_G2_ab_0_4_port, b => mult_125_G2_ab_1_3_port, outb => n1582); U2804 : aoi22 port map( a => mult_125_G2_ab_2_3_port, b => n4379, c => n1580 , d => n3039, outb => n1585); U2805 : oai22 port map( a => n1585, b => n1584, c => n4380, d => n3040, outb => n1587); U2806 : oai22 port map( a => n4381, b => n4382, c => n1586, d => n3062, outb => n1589); U2807 : aoi22 port map( a => n1589, b => mult_125_G2_ab_5_3_port, c => n4384 , d => n3042, outb => n4383); U2808 : oai22 port map( a => n4383, b => n4385, c => n1590, d => n3065, outb => n1593); U2809 : aoi22 port map( a => n1593, b => mult_125_G2_ab_7_3_port, c => n4387 , d => n3045, outb => n4386); U2810 : oai22 port map( a => n4386, b => n4388, c => n1594, d => n3068, outb => n1597); U2811 : aoi22 port map( a => n1597, b => mult_125_G2_ab_9_3_port, c => n4390 , d => n3048, outb => n4389); U2812 : oai22 port map( a => n4389, b => n4391, c => n1598, d => n3071, outb => n1601); U2813 : aoi22 port map( a => n1601, b => mult_125_G2_ab_11_3_port, c => n4393, d => n3051, outb => n4392); U2814 : oai22 port map( a => n4392, b => n4394, c => n1602, d => n3074, outb => n1605); U2815 : aoi22 port map( a => n1605, b => mult_125_G2_ab_13_3_port, c => n4396, d => n3054, outb => n4395); U2816 : inv port map( inb => mult_125_G2_ab_14_3_port, outb => n4397); U2817 : oai22 port map( a => n4395, b => n4397, c => n1606, d => n3077, outb => n1609); U2818 : nand2 port map( a => mult_125_G2_ab_0_3_port, b => mult_125_G2_ab_1_2_port, outb => n1612); U2819 : aoi22 port map( a => mult_125_G2_ab_2_2_port, b => n4399, c => n1610 , d => n3057, outb => n4398); U2820 : oai22 port map( a => n4398, b => n4400, c => n1613, d => n3058, outb => n1616); U2821 : aoi22 port map( a => n1616, b => mult_125_G2_ab_4_2_port, c => n4402 , d => n3085, outb => n4401); U2822 : oai22 port map( a => n4401, b => n4403, c => n1617, d => n3060, outb => n1620); U2823 : aoi22 port map( a => n1620, b => mult_125_G2_ab_6_2_port, c => n4404 , d => n3088, outb => n1623); U2824 : oai22 port map( a => n1623, b => n1622, c => n4405, d => n3063, outb => n1625); U2825 : aoi22 port map( a => n1625, b => mult_125_G2_ab_8_2_port, c => n4407 , d => n3091, outb => n4406); U2826 : oai22 port map( a => n4406, b => n4408, c => n1626, d => n3066, outb => n1629); U2827 : aoi22 port map( a => n1629, b => mult_125_G2_ab_10_2_port, c => n4410, d => n3094, outb => n4409); U2828 : oai22 port map( a => n4409, b => n4411, c => n1630, d => n3069, outb => n1633); U2829 : aoi22 port map( a => n1633, b => mult_125_G2_ab_12_2_port, c => n4413, d => n3097, outb => n4412); U2830 : oai22 port map( a => n4412, b => n4414, c => n1634, d => n3072, outb => n1637); U2831 : aoi22 port map( a => n1637, b => mult_125_G2_ab_14_2_port, c => n4416, d => n3100, outb => n4415); U2832 : nand2 port map( a => mult_125_G2_ab_0_2_port, b => mult_125_G2_ab_1_1_port, outb => n1642); U2833 : aoi22 port map( a => mult_125_G2_ab_2_1_port, b => n4418, c => n1640 , d => n3080, outb => n4417); U2834 : oai22 port map( a => n4417, b => n4419, c => n1643, d => n3081, outb => n1646); U2835 : inv port map( inb => mult_125_G2_ab_4_1_port, outb => n4420); U2836 : oai22 port map( a => n4421, b => n4420, c => n1645, d => n3106, outb => n1648); U2837 : aoi22 port map( a => n1648, b => mult_125_G2_ab_5_1_port, c => n4423 , d => n3083, outb => n4422); U2838 : oai22 port map( a => n4422, b => n4424, c => n1649, d => n3109, outb => n1652); U2839 : aoi22 port map( a => n1652, b => mult_125_G2_ab_7_1_port, c => n4426 , d => n3086, outb => n4425); U2840 : oai22 port map( a => n4425, b => n4427, c => n1653, d => n3112, outb => n1656); U2841 : aoi22 port map( a => n1656, b => mult_125_G2_ab_9_1_port, c => n4429 , d => n3089, outb => n4428); U2842 : oai22 port map( a => n4428, b => n4430, c => n1657, d => n3115, outb => n1660); U2843 : aoi22 port map( a => n1660, b => mult_125_G2_ab_11_1_port, c => n4432, d => n3092, outb => n4431); U2844 : oai22 port map( a => n4431, b => n4433, c => n1661, d => n3118, outb => n1664); U2845 : aoi22 port map( a => n1664, b => mult_125_G2_ab_13_1_port, c => n4435, d => n3095, outb => n4434); U2846 : inv port map( inb => mult_125_G2_ab_14_1_port, outb => n4436); U2847 : oai22 port map( a => n4434, b => n4436, c => n1665, d => n3121, outb => n1668); U2848 : nand2 port map( a => mult_125_G2_ab_0_1_port, b => mult_125_G2_ab_1_0_port, outb => n4437); U2849 : aoi22 port map( a => mult_125_G2_ab_2_0_port, b => n1670, c => n4439 , d => n3101, outb => n4438); U2850 : aoi22 port map( a => n1672, b => mult_125_G2_ab_3_0_port, c => n4441 , d => n3102, outb => n4440); U2851 : inv port map( inb => mult_125_G2_ab_4_0_port, outb => n4442); U2852 : oai22 port map( a => n4440, b => n4442, c => n1673, d => n4443, outb => n1676); U2853 : aoi22 port map( a => n1676, b => mult_125_G2_ab_5_0_port, c => n4445 , d => n3104, outb => n4444); U2854 : inv port map( inb => mult_125_G2_ab_6_0_port, outb => n4446); U2855 : oai22 port map( a => n4444, b => n4446, c => n1677, d => n4447, outb => n1680); U2856 : aoi22 port map( a => n1680, b => mult_125_G2_ab_7_0_port, c => n4449 , d => n3107, outb => n4448); U2857 : inv port map( inb => mult_125_G2_ab_8_0_port, outb => n4450); U2858 : oai22 port map( a => n4448, b => n4450, c => n1681, d => n4451, outb => n1684); U2859 : aoi22 port map( a => n1684, b => mult_125_G2_ab_9_0_port, c => n4453 , d => n3110, outb => n4452); U2860 : inv port map( inb => mult_125_G2_ab_10_0_port, outb => n4454); U2861 : oai22 port map( a => n4452, b => n4454, c => n1685, d => n4455, outb => n1688); U2862 : aoi22 port map( a => n1688, b => mult_125_G2_ab_11_0_port, c => n4457, d => n3113, outb => n4456); U2863 : inv port map( inb => mult_125_G2_ab_12_0_port, outb => n4458); U2864 : oai22 port map( a => n4456, b => n4458, c => n1689, d => n4459, outb => n1692); U2865 : aoi22 port map( a => n1692, b => mult_125_G2_ab_13_0_port, c => n4461, d => n3116, outb => n4460); U2866 : inv port map( inb => mult_125_G2_ab_14_0_port, outb => n4462); U2867 : oai22 port map( a => n4460, b => n4462, c => n1693, d => n4463, outb => n1696); U2868 : inv port map( inb => mult_125_G2_ZB, outb => n344); U2869 : inv port map( inb => mult_125_G2_ZA, outb => n345); U2870 : nand2 port map( a => mult_125_ab_0_15_port, b => mult_125_ab_1_14_port, outb => n4464); U2871 : inv port map( inb => mult_125_ab_3_15_port, outb => n4465); U2872 : inv port map( inb => mult_125_ab_4_14_port, outb => n4466); U2873 : inv port map( inb => mult_125_ab_5_15_port, outb => n4467); U2874 : inv port map( inb => mult_125_ab_6_14_port, outb => n4468); U2875 : inv port map( inb => mult_125_ab_7_15_port, outb => n4469); U2876 : inv port map( inb => mult_125_ab_8_14_port, outb => n4470); U2877 : inv port map( inb => mult_125_ab_9_15_port, outb => n4471); U2878 : inv port map( inb => mult_125_ab_10_14_port, outb => n4472); U2879 : inv port map( inb => mult_125_ab_11_15_port, outb => n4473); U2880 : inv port map( inb => mult_125_ab_12_14_port, outb => n4474); U2881 : nand2 port map( a => mult_125_ab_0_14_port, b => mult_125_ab_1_13_port, outb => n1714); U2882 : aoi22 port map( a => mult_125_ab_2_13_port, b => n4475, c => n1712, d => n3131, outb => n1717); U2883 : oai22 port map( a => n1717, b => n1716, c => n4476, d => n3132, outb => n1719); U2884 : aoi22 port map( a => n1719, b => mult_125_ab_4_13_port, c => n4478, d => n3139, outb => n4477); U2885 : oai22 port map( a => n4477, b => n4479, c => n1720, d => n3142, outb => n1723); U2886 : aoi22 port map( a => n1723, b => mult_125_ab_6_13_port, c => n4481, d => n3145, outb => n4480); U2887 : inv port map( inb => mult_125_ab_7_13_port, outb => n4482); U2888 : oai22 port map( a => n4480, b => n4482, c => n1724, d => n3148, outb => n1727); U2889 : aoi22 port map( a => n1727, b => mult_125_ab_8_13_port, c => n4484, d => n3151, outb => n4483); U2890 : inv port map( inb => mult_125_ab_9_13_port, outb => n4485); U2891 : oai22 port map( a => n4483, b => n4485, c => n1728, d => n3154, outb => n1731); U2892 : aoi22 port map( a => n1731, b => mult_125_ab_10_13_port, c => n4487, d => n3157, outb => n4486); U2893 : inv port map( inb => mult_125_ab_11_13_port, outb => n4488); U2894 : oai22 port map( a => n4486, b => n4488, c => n1732, d => n3160, outb => n1735); U2895 : aoi22 port map( a => n1735, b => mult_125_ab_12_13_port, c => n4490, d => n3163, outb => n4489); U2896 : inv port map( inb => mult_125_ab_13_13_port, outb => n4491); U2897 : oai22 port map( a => n4489, b => n4491, c => n1736, d => n3166, outb => n1739); U2898 : aoi22 port map( a => n1739, b => mult_125_ab_14_13_port, c => n4493, d => n3169, outb => n4492); U2899 : nand2 port map( a => mult_125_ab_0_13_port, b => mult_125_ab_1_12_port, outb => n1744); U2900 : aoi22 port map( a => mult_125_ab_2_12_port, b => n4495, c => n1742, d => n3134, outb => n4494); U2901 : oai22 port map( a => n4494, b => n4496, c => n1745, d => n3135, outb => n1748); U2902 : aoi22 port map( a => n1748, b => mult_125_ab_4_12_port, c => n4498, d => n3177, outb => n4497); U2903 : aoi22 port map( a => n1750, b => mult_125_ab_5_12_port, c => n4500, d => n3137, outb => n4499); U2904 : inv port map( inb => mult_125_ab_6_12_port, outb => n4501); U2905 : oai22 port map( a => n4499, b => n4501, c => n1751, d => n3140, outb => n1754); U2906 : aoi22 port map( a => n1754, b => mult_125_ab_7_12_port, c => n4503, d => n3143, outb => n4502); U2907 : inv port map( inb => mult_125_ab_8_12_port, outb => n4504); U2908 : oai22 port map( a => n4502, b => n4504, c => n1755, d => n3146, outb => n1758); U2909 : aoi22 port map( a => n1758, b => mult_125_ab_9_12_port, c => n4506, d => n3149, outb => n4505); U2910 : inv port map( inb => mult_125_ab_10_12_port, outb => n4507); U2911 : oai22 port map( a => n4505, b => n4507, c => n1759, d => n3152, outb => n1762); U2912 : aoi22 port map( a => n1762, b => mult_125_ab_11_12_port, c => n4509, d => n3155, outb => n4508); U2913 : inv port map( inb => mult_125_ab_12_12_port, outb => n4510); U2914 : oai22 port map( a => n4508, b => n4510, c => n1763, d => n3158, outb => n1766); U2915 : aoi22 port map( a => n1766, b => mult_125_ab_13_12_port, c => n4512, d => n3161, outb => n4511); U2916 : inv port map( inb => mult_125_ab_14_12_port, outb => n4513); U2917 : oai22 port map( a => n4511, b => n4513, c => n1767, d => n3164, outb => n1770); U2918 : nand2 port map( a => mult_125_ab_0_12_port, b => mult_125_ab_1_11_port, outb => n1773); U2919 : aoi22 port map( a => mult_125_ab_2_11_port, b => n4514, c => n1771, d => n3172, outb => n1776); U2920 : oai22 port map( a => n1776, b => n1775, c => n4515, d => n3173, outb => n1778); U2921 : oai22 port map( a => n4516, b => n4517, c => n1777, d => n3183, outb => n1780); U2922 : aoi22 port map( a => n1780, b => mult_125_ab_5_11_port, c => n4519, d => n3175, outb => n4518); U2923 : oai22 port map( a => n4518, b => n4520, c => n1781, d => n3186, outb => n1784); U2924 : oai22 port map( a => n4521, b => n4522, c => n1783, d => n3189, outb => n1786); U2925 : aoi22 port map( a => n1786, b => mult_125_ab_8_11_port, c => n4524, d => n3192, outb => n4523); U2926 : inv port map( inb => mult_125_ab_9_11_port, outb => n4525); U2927 : oai22 port map( a => n4523, b => n4525, c => n1787, d => n3195, outb => n1790); U2928 : aoi22 port map( a => n1790, b => mult_125_ab_10_11_port, c => n4527, d => n3198, outb => n4526); U2929 : inv port map( inb => mult_125_ab_11_11_port, outb => n4528); U2930 : oai22 port map( a => n4526, b => n4528, c => n1791, d => n3201, outb => n1794); U2931 : aoi22 port map( a => n1794, b => mult_125_ab_12_11_port, c => n4530, d => n3204, outb => n4529); U2932 : inv port map( inb => mult_125_ab_13_11_port, outb => n4531); U2933 : oai22 port map( a => n4529, b => n4531, c => n1795, d => n3207, outb => n1798); U2934 : aoi22 port map( a => n1798, b => mult_125_ab_14_11_port, c => n4532, d => n3210, outb => n1801); U2935 : nand2 port map( a => mult_125_ab_0_11_port, b => mult_125_ab_1_10_port, outb => n1804); U2936 : aoi22 port map( a => mult_125_ab_2_10_port, b => n4534, c => n1802, d => n3178, outb => n4533); U2937 : oai22 port map( a => n4533, b => n4535, c => n1805, d => n3179, outb => n1808); U2938 : aoi22 port map( a => n1808, b => mult_125_ab_4_10_port, c => n4536, d => n3218, outb => n1811); U2939 : oai22 port map( a => n1811, b => n1810, c => n4537, d => n3181, outb => n1813); U2940 : aoi22 port map( a => n1813, b => mult_125_ab_6_10_port, c => n4539, d => n3221, outb => n4538); U2941 : oai22 port map( a => n4538, b => n4540, c => n1814, d => n3184, outb => n1817); U2942 : inv port map( inb => mult_125_ab_8_10_port, outb => n4541); U2943 : oai22 port map( a => n4542, b => n4541, c => n1816, d => n3187, outb => n1819); U2944 : aoi22 port map( a => n1819, b => mult_125_ab_9_10_port, c => n4544, d => n3190, outb => n4543); U2945 : inv port map( inb => mult_125_ab_10_10_port, outb => n4545); U2946 : oai22 port map( a => n4543, b => n4545, c => n1820, d => n3193, outb => n1823); U2947 : aoi22 port map( a => n1823, b => mult_125_ab_11_10_port, c => n4547, d => n3196, outb => n4546); U2948 : inv port map( inb => mult_125_ab_12_10_port, outb => n4548); U2949 : oai22 port map( a => n4546, b => n4548, c => n1824, d => n3199, outb => n1827); U2950 : aoi22 port map( a => n1827, b => mult_125_ab_13_10_port, c => n4550, d => n3202, outb => n4549); U2951 : inv port map( inb => mult_125_ab_14_10_port, outb => n4551); U2952 : oai22 port map( a => n4549, b => n4551, c => n1828, d => n3205, outb => n1831); U2953 : nand2 port map( a => mult_125_ab_0_10_port, b => mult_125_ab_1_9_port, outb => n1834); U2954 : aoi22 port map( a => mult_125_ab_2_9_port, b => n4553, c => n1832, d => n3213, outb => n4552); U2955 : oai22 port map( a => n4552, b => n4554, c => n1835, d => n3214, outb => n1838); U2956 : oai22 port map( a => n4555, b => n4556, c => n1837, d => n3227, outb => n1840); U2957 : aoi22 port map( a => n1840, b => mult_125_ab_5_9_port, c => n4558, d => n3216, outb => n4557); U2958 : oai22 port map( a => n4557, b => n4559, c => n1841, d => n3230, outb => n1844); U2959 : aoi22 port map( a => n1844, b => mult_125_ab_7_9_port, c => n4561, d => n3219, outb => n4560); U2960 : oai22 port map( a => n4560, b => n4562, c => n1845, d => n3233, outb => n1848); U2961 : oai22 port map( a => n4563, b => n4564, c => n1847, d => n3236, outb => n1850); U2962 : aoi22 port map( a => n1850, b => mult_125_ab_10_9_port, c => n4566, d => n3239, outb => n4565); U2963 : inv port map( inb => mult_125_ab_11_9_port, outb => n4567); U2964 : oai22 port map( a => n4565, b => n4567, c => n1851, d => n3242, outb => n1854); U2965 : aoi22 port map( a => n1854, b => mult_125_ab_12_9_port, c => n4569, d => n3245, outb => n4568); U2966 : inv port map( inb => mult_125_ab_13_9_port, outb => n4570); U2967 : oai22 port map( a => n4568, b => n4570, c => n1855, d => n3248, outb => n1858); U2968 : aoi22 port map( a => n1858, b => mult_125_ab_14_9_port, c => n4571, d => n3251, outb => n1861); U2969 : nand2 port map( a => mult_125_ab_0_9_port, b => mult_125_ab_1_8_port , outb => n1864); U2970 : aoi22 port map( a => mult_125_ab_2_8_port, b => n4573, c => n1862, d => n3222, outb => n4572); U2971 : oai22 port map( a => n4572, b => n4574, c => n1865, d => n3223, outb => n1868); U2972 : oai22 port map( a => n4575, b => n4576, c => n1867, d => n3259, outb => n1870); U2973 : oai22 port map( a => n4577, b => n4578, c => n1869, d => n3225, outb => n1872); U2974 : aoi22 port map( a => n1872, b => mult_125_ab_6_8_port, c => n4580, d => n3262, outb => n4579); U2975 : oai22 port map( a => n4579, b => n4581, c => n1873, d => n3228, outb => n1876); U2976 : aoi22 port map( a => n1876, b => mult_125_ab_8_8_port, c => n4583, d => n3265, outb => n4582); U2977 : oai22 port map( a => n4582, b => n4584, c => n1877, d => n3231, outb => n1880); U2978 : inv port map( inb => mult_125_ab_10_8_port, outb => n4585); U2979 : oai22 port map( a => n4586, b => n4585, c => n1879, d => n3234, outb => n1882); U2980 : aoi22 port map( a => n1882, b => mult_125_ab_11_8_port, c => n4588, d => n3237, outb => n4587); U2981 : inv port map( inb => mult_125_ab_12_8_port, outb => n4589); U2982 : oai22 port map( a => n4587, b => n4589, c => n1883, d => n3240, outb => n1886); U2983 : aoi22 port map( a => n1886, b => mult_125_ab_13_8_port, c => n4591, d => n3243, outb => n4590); U2984 : inv port map( inb => mult_125_ab_14_8_port, outb => n4592); U2985 : oai22 port map( a => n4590, b => n4592, c => n1887, d => n3246, outb => n1890); U2986 : nand2 port map( a => mult_125_ab_0_8_port, b => mult_125_ab_1_7_port , outb => n1893); U2987 : aoi22 port map( a => mult_125_ab_2_7_port, b => n4593, c => n1891, d => n3254, outb => n1896); U2988 : oai22 port map( a => n1896, b => n1895, c => n4594, d => n3255, outb => n1898); U2989 : oai22 port map( a => n4595, b => n4596, c => n1897, d => n3271, outb => n1900); U2990 : aoi22 port map( a => n1900, b => mult_125_ab_5_7_port, c => n4598, d => n3257, outb => n4597); U2991 : oai22 port map( a => n4597, b => n4599, c => n1901, d => n3274, outb => n1904); U2992 : aoi22 port map( a => n1904, b => mult_125_ab_7_7_port, c => n4601, d => n3260, outb => n4600); U2993 : oai22 port map( a => n4600, b => n4602, c => n1905, d => n3277, outb => n1908); U2994 : aoi22 port map( a => n1908, b => mult_125_ab_9_7_port, c => n4604, d => n3263, outb => n4603); U2995 : oai22 port map( a => n4603, b => n4605, c => n1909, d => n3280, outb => n1912); U2996 : oai22 port map( a => n4606, b => n4607, c => n1911, d => n3283, outb => n1914); U2997 : aoi22 port map( a => n1914, b => mult_125_ab_12_7_port, c => n4609, d => n3286, outb => n4608); U2998 : inv port map( inb => mult_125_ab_13_7_port, outb => n4610); U2999 : oai22 port map( a => n4608, b => n4610, c => n1915, d => n3289, outb => n1918); U3000 : aoi22 port map( a => n1918, b => mult_125_ab_14_7_port, c => n4611, d => n3292, outb => n1921); U3001 : nand2 port map( a => mult_125_ab_0_7_port, b => mult_125_ab_1_6_port , outb => n1924); U3002 : aoi22 port map( a => mult_125_ab_2_6_port, b => n4613, c => n1922, d => n3266, outb => n4612); U3003 : oai22 port map( a => n4612, b => n4614, c => n1925, d => n3267, outb => n1928); U3004 : aoi22 port map( a => n1928, b => mult_125_ab_4_6_port, c => n4615, d => n3300, outb => n1931); U3005 : oai22 port map( a => n1931, b => n1930, c => n4616, d => n3269, outb => n1933); U3006 : aoi22 port map( a => n1933, b => mult_125_ab_6_6_port, c => n4618, d => n3303, outb => n4617); U3007 : oai22 port map( a => n4617, b => n4619, c => n1934, d => n3272, outb => n1937); U3008 : aoi22 port map( a => n1937, b => mult_125_ab_8_6_port, c => n4620, d => n3306, outb => n1940); U3009 : oai22 port map( a => n1940, b => n1939, c => n4621, d => n3275, outb => n1942); U3010 : aoi22 port map( a => n1942, b => mult_125_ab_10_6_port, c => n4623, d => n3309, outb => n4622); U3011 : oai22 port map( a => n4622, b => n4624, c => n1943, d => n3278, outb => n1946); U3012 : inv port map( inb => mult_125_ab_12_6_port, outb => n4625); U3013 : oai22 port map( a => n4626, b => n4625, c => n1945, d => n3281, outb => n1948); U3014 : aoi22 port map( a => n1948, b => mult_125_ab_13_6_port, c => n4628, d => n3284, outb => n4627); U3015 : inv port map( inb => mult_125_ab_14_6_port, outb => n4629); U3016 : oai22 port map( a => n4627, b => n4629, c => n1949, d => n3287, outb => n1952); U3017 : nand2 port map( a => mult_125_ab_0_6_port, b => mult_125_ab_1_5_port , outb => n1955); U3018 : aoi22 port map( a => mult_125_ab_2_5_port, b => n4630, c => n1953, d => n3295, outb => n1958); U3019 : oai22 port map( a => n1958, b => n1957, c => n4631, d => n3296, outb => n1960); U3020 : oai22 port map( a => n4632, b => n4633, c => n1959, d => n3315, outb => n1962); U3021 : aoi22 port map( a => n1962, b => mult_125_ab_5_5_port, c => n4634, d => n3298, outb => n1965); U3022 : oai22 port map( a => n1965, b => n1964, c => n4635, d => n3318, outb => n1967); U3023 : aoi22 port map( a => n1967, b => mult_125_ab_7_5_port, c => n4637, d => n3301, outb => n4636); U3024 : oai22 port map( a => n4636, b => n4638, c => n1968, d => n3321, outb => n1971); U3025 : aoi22 port map( a => n1971, b => mult_125_ab_9_5_port, c => n4640, d => n3304, outb => n4639); U3026 : oai22 port map( a => n4639, b => n4641, c => n1972, d => n3324, outb => n1975); U3027 : aoi22 port map( a => n1975, b => mult_125_ab_11_5_port, c => n4643, d => n3307, outb => n4642); U3028 : oai22 port map( a => n4642, b => n4644, c => n1976, d => n3327, outb => n1979); U3029 : oai22 port map( a => n4645, b => n4646, c => n1978, d => n3330, outb => n1981); U3030 : aoi22 port map( a => n1981, b => mult_125_ab_14_5_port, c => n4647, d => n3333, outb => n1984); U3031 : nand2 port map( a => mult_125_ab_0_5_port, b => mult_125_ab_1_4_port , outb => n1987); U3032 : aoi22 port map( a => mult_125_ab_2_4_port, b => n4649, c => n1985, d => n3310, outb => n4648); U3033 : oai22 port map( a => n4648, b => n4650, c => n1988, d => n3311, outb => n1991); U3034 : aoi22 port map( a => n1991, b => mult_125_ab_4_4_port, c => n4651, d => n3341, outb => n1994); U3035 : oai22 port map( a => n1994, b => n1993, c => n4652, d => n3313, outb => n1996); U3036 : aoi22 port map( a => n1996, b => mult_125_ab_6_4_port, c => n4653, d => n3344, outb => n1999); U3037 : oai22 port map( a => n1999, b => n1998, c => n4654, d => n3316, outb => n2001); U3038 : aoi22 port map( a => n2001, b => mult_125_ab_8_4_port, c => n4656, d => n3347, outb => n4655); U3039 : oai22 port map( a => n4655, b => n4657, c => n2002, d => n3319, outb => n2005); U3040 : aoi22 port map( a => n2005, b => mult_125_ab_10_4_port, c => n4658, d => n3350, outb => n2008); U3041 : oai22 port map( a => n2008, b => n2007, c => n4659, d => n3322, outb => n2010); U3042 : aoi22 port map( a => n2010, b => mult_125_ab_12_4_port, c => n4661, d => n3353, outb => n4660); U3043 : oai22 port map( a => n4660, b => n4662, c => n2011, d => n3325, outb => n2014); U3044 : aoi22 port map( a => n2014, b => mult_125_ab_14_4_port, c => n4663, d => n3328, outb => n2017); U3045 : nand2 port map( a => mult_125_ab_0_4_port, b => mult_125_ab_1_3_port , outb => n2020); U3046 : aoi22 port map( a => mult_125_ab_2_3_port, b => n4664, c => n2018, d => n3336, outb => n2023); U3047 : oai22 port map( a => n2023, b => n2022, c => n4665, d => n3337, outb => n2025); U3048 : oai22 port map( a => n4666, b => n4667, c => n2024, d => n3359, outb => n2027); U3049 : aoi22 port map( a => n2027, b => mult_125_ab_5_3_port, c => n4669, d => n3339, outb => n4668); U3050 : oai22 port map( a => n4668, b => n4670, c => n2028, d => n3362, outb => n2031); U3051 : aoi22 port map( a => n2031, b => mult_125_ab_7_3_port, c => n4672, d => n3342, outb => n4671); U3052 : oai22 port map( a => n4671, b => n4673, c => n2032, d => n3365, outb => n2035); U3053 : aoi22 port map( a => n2035, b => mult_125_ab_9_3_port, c => n4675, d => n3345, outb => n4674); U3054 : oai22 port map( a => n4674, b => n4676, c => n2036, d => n3368, outb => n2039); U3055 : aoi22 port map( a => n2039, b => mult_125_ab_11_3_port, c => n4678, d => n3348, outb => n4677); U3056 : oai22 port map( a => n4677, b => n4679, c => n2040, d => n3371, outb => n2043); U3057 : aoi22 port map( a => n2043, b => mult_125_ab_13_3_port, c => n4681, d => n3351, outb => n4680); U3058 : inv port map( inb => mult_125_ab_14_3_port, outb => n4682); U3059 : oai22 port map( a => n4680, b => n4682, c => n2044, d => n3374, outb => n2047); U3060 : nand2 port map( a => mult_125_ab_0_3_port, b => mult_125_ab_1_2_port , outb => n2050); U3061 : aoi22 port map( a => mult_125_ab_2_2_port, b => n4684, c => n2048, d => n3354, outb => n4683); U3062 : oai22 port map( a => n4683, b => n4685, c => n2051, d => n3355, outb => n2054); U3063 : aoi22 port map( a => n2054, b => mult_125_ab_4_2_port, c => n4687, d => n3382, outb => n4686); U3064 : oai22 port map( a => n4686, b => n4688, c => n2055, d => n3357, outb => n2058); U3065 : aoi22 port map( a => n2058, b => mult_125_ab_6_2_port, c => n4689, d => n3385, outb => n2061); U3066 : oai22 port map( a => n2061, b => n2060, c => n4690, d => n3360, outb => n2063); U3067 : aoi22 port map( a => n2063, b => mult_125_ab_8_2_port, c => n4692, d => n3388, outb => n4691); U3068 : oai22 port map( a => n4691, b => n4693, c => n2064, d => n3363, outb => n2067); U3069 : aoi22 port map( a => n2067, b => mult_125_ab_10_2_port, c => n4695, d => n3391, outb => n4694); U3070 : oai22 port map( a => n4694, b => n4696, c => n2068, d => n3366, outb => n2071); U3071 : aoi22 port map( a => n2071, b => mult_125_ab_12_2_port, c => n4698, d => n3394, outb => n4697); U3072 : oai22 port map( a => n4697, b => n4699, c => n2072, d => n3369, outb => n2075); U3073 : aoi22 port map( a => n2075, b => mult_125_ab_14_2_port, c => n4701, d => n3397, outb => n4700); U3074 : nand2 port map( a => mult_125_ab_0_2_port, b => mult_125_ab_1_1_port , outb => n2080); U3075 : aoi22 port map( a => mult_125_ab_2_1_port, b => n4703, c => n2078, d => n3377, outb => n4702); U3076 : oai22 port map( a => n4702, b => n4704, c => n2081, d => n3378, outb => n2084); U3077 : inv port map( inb => mult_125_ab_4_1_port, outb => n4705); U3078 : oai22 port map( a => n4706, b => n4705, c => n2083, d => n3403, outb => n2086); U3079 : aoi22 port map( a => n2086, b => mult_125_ab_5_1_port, c => n4708, d => n3380, outb => n4707); U3080 : oai22 port map( a => n4707, b => n4709, c => n2087, d => n3406, outb => n2090); U3081 : aoi22 port map( a => n2090, b => mult_125_ab_7_1_port, c => n4711, d => n3383, outb => n4710); U3082 : oai22 port map( a => n4710, b => n4712, c => n2091, d => n3409, outb => n2094); U3083 : aoi22 port map( a => n2094, b => mult_125_ab_9_1_port, c => n4714, d => n3386, outb => n4713); U3084 : oai22 port map( a => n4713, b => n4715, c => n2095, d => n3412, outb => n2098); U3085 : aoi22 port map( a => n2098, b => mult_125_ab_11_1_port, c => n4717, d => n3389, outb => n4716); U3086 : oai22 port map( a => n4716, b => n4718, c => n2099, d => n3415, outb => n2102); U3087 : aoi22 port map( a => n2102, b => mult_125_ab_13_1_port, c => n4720, d => n3392, outb => n4719); U3088 : inv port map( inb => mult_125_ab_14_1_port, outb => n4721); U3089 : oai22 port map( a => n4719, b => n4721, c => n2103, d => n3418, outb => n2106); U3090 : nand2 port map( a => mult_125_ab_0_1_port, b => mult_125_ab_1_0_port , outb => n4722); U3091 : aoi22 port map( a => mult_125_ab_2_0_port, b => n2108, c => n4724, d => n3398, outb => n4723); U3092 : aoi22 port map( a => n2110, b => mult_125_ab_3_0_port, c => n4726, d => n3399, outb => n4725); U3093 : inv port map( inb => mult_125_ab_4_0_port, outb => n4727); U3094 : oai22 port map( a => n4725, b => n4727, c => n2111, d => n4728, outb => n2114); U3095 : aoi22 port map( a => n2114, b => mult_125_ab_5_0_port, c => n4730, d => n3401, outb => n4729); U3096 : inv port map( inb => mult_125_ab_6_0_port, outb => n4731); U3097 : oai22 port map( a => n4729, b => n4731, c => n2115, d => n4732, outb => n2118); U3098 : aoi22 port map( a => n2118, b => mult_125_ab_7_0_port, c => n4734, d => n3404, outb => n4733); U3099 : inv port map( inb => mult_125_ab_8_0_port, outb => n4735); U3100 : oai22 port map( a => n4733, b => n4735, c => n2119, d => n4736, outb => n2122); U3101 : aoi22 port map( a => n2122, b => mult_125_ab_9_0_port, c => n4738, d => n3407, outb => n4737); U3102 : inv port map( inb => mult_125_ab_10_0_port, outb => n4739); U3103 : oai22 port map( a => n4737, b => n4739, c => n2123, d => n4740, outb => n2126); U3104 : aoi22 port map( a => n2126, b => mult_125_ab_11_0_port, c => n4742, d => n3410, outb => n4741); U3105 : inv port map( inb => mult_125_ab_12_0_port, outb => n4743); U3106 : oai22 port map( a => n4741, b => n4743, c => n2127, d => n4744, outb => n2130); U3107 : aoi22 port map( a => n2130, b => mult_125_ab_13_0_port, c => n4746, d => n3413, outb => n4745); U3108 : inv port map( inb => mult_125_ab_14_0_port, outb => n4747); U3109 : oai22 port map( a => n4745, b => n4747, c => n2131, d => n4748, outb => n2134); U3110 : inv port map( inb => mult_125_ZB, outb => n308); U3111 : inv port map( inb => mult_125_ZA, outb => n309); U3112 : nand2 port map( a => adder_mem_array_3_0_port, b => multiplier_sigs_2_0_port, outb => n4749); U3113 : inv port map( inb => multiplier_sigs_2_2_port, outb => n4750); U3114 : inv port map( inb => adder_mem_array_3_2_port, outb => n4751); U3115 : inv port map( inb => multiplier_sigs_2_4_port, outb => n4752); U3116 : inv port map( inb => adder_mem_array_3_4_port, outb => n4753); U3117 : inv port map( inb => multiplier_sigs_2_6_port, outb => n4754); U3118 : inv port map( inb => adder_mem_array_3_6_port, outb => n4755); U3119 : inv port map( inb => multiplier_sigs_2_8_port, outb => n4756); U3120 : inv port map( inb => adder_mem_array_3_8_port, outb => n4757); U3121 : inv port map( inb => multiplier_sigs_2_10_port, outb => n4758); U3122 : inv port map( inb => adder_mem_array_3_10_port, outb => n4759); U3123 : inv port map( inb => multiplier_sigs_2_12_port, outb => n4760); U3124 : inv port map( inb => adder_mem_array_3_12_port, outb => n4761); U3125 : inv port map( inb => multiplier_sigs_2_14_port, outb => n4762); U3126 : inv port map( inb => adder_mem_array_3_14_port, outb => n4763); U3127 : inv port map( inb => multiplier_sigs_2_16_port, outb => n4764); U3128 : inv port map( inb => adder_mem_array_3_16_port, outb => n4765); U3129 : inv port map( inb => multiplier_sigs_2_18_port, outb => n4766); U3130 : inv port map( inb => adder_mem_array_3_18_port, outb => n4767); U3131 : inv port map( inb => multiplier_sigs_2_20_port, outb => n4768); U3132 : inv port map( inb => adder_mem_array_3_20_port, outb => n4769); U3133 : inv port map( inb => multiplier_sigs_2_22_port, outb => n4770); U3134 : inv port map( inb => adder_mem_array_3_22_port, outb => n4771); U3135 : inv port map( inb => multiplier_sigs_2_24_port, outb => n4772); U3136 : inv port map( inb => adder_mem_array_3_24_port, outb => n4773); U3137 : inv port map( inb => multiplier_sigs_2_26_port, outb => n4774); U3138 : inv port map( inb => adder_mem_array_3_26_port, outb => n4775); U3139 : nand2 port map( a => adder_mem_array_1_0_port, b => multiplier_sigs_0_0_port, outb => n4776); U3140 : inv port map( inb => multiplier_sigs_0_2_port, outb => n4777); U3141 : inv port map( inb => adder_mem_array_1_2_port, outb => n4778); U3142 : nand2 port map( a => adder_mem_array_2_0_port, b => multiplier_sigs_1_0_port, outb => n4779); U3143 : inv port map( inb => multiplier_sigs_1_2_port, outb => n4780); U3144 : inv port map( inb => adder_mem_array_2_2_port, outb => n4781); U3145 : inv port map( inb => multiplier_sigs_1_4_port, outb => n4782); U3146 : inv port map( inb => adder_mem_array_2_4_port, outb => n4783); U3147 : inv port map( inb => multiplier_sigs_1_6_port, outb => n4784); U3148 : inv port map( inb => adder_mem_array_2_6_port, outb => n4785); U3149 : inv port map( inb => multiplier_sigs_1_8_port, outb => n4786); U3150 : inv port map( inb => adder_mem_array_2_8_port, outb => n4787); U3151 : inv port map( inb => multiplier_sigs_1_10_port, outb => n4788); U3152 : inv port map( inb => adder_mem_array_2_10_port, outb => n4789); U3153 : inv port map( inb => multiplier_sigs_1_12_port, outb => n4790); U3154 : inv port map( inb => adder_mem_array_2_12_port, outb => n4791); U3155 : inv port map( inb => multiplier_sigs_1_14_port, outb => n4792); U3156 : inv port map( inb => adder_mem_array_2_14_port, outb => n4793); U3157 : inv port map( inb => multiplier_sigs_1_16_port, outb => n4794); U3158 : inv port map( inb => adder_mem_array_2_16_port, outb => n4795); U3159 : inv port map( inb => multiplier_sigs_1_18_port, outb => n4796); U3160 : inv port map( inb => adder_mem_array_2_18_port, outb => n4797); U3161 : inv port map( inb => multiplier_sigs_1_20_port, outb => n4798); U3162 : inv port map( inb => adder_mem_array_2_20_port, outb => n4799); U3163 : inv port map( inb => multiplier_sigs_1_22_port, outb => n4800); U3164 : inv port map( inb => adder_mem_array_2_22_port, outb => n4801); U3165 : inv port map( inb => multiplier_sigs_1_24_port, outb => n4802); U3166 : inv port map( inb => adder_mem_array_2_24_port, outb => n4803); U3167 : inv port map( inb => multiplier_sigs_1_26_port, outb => n4804); U3168 : inv port map( inb => adder_mem_array_2_26_port, outb => n4805); U3169 : inv port map( inb => multiplier_sigs_1_28_port, outb => n4806); U3170 : inv port map( inb => adder_mem_array_2_28_port, outb => n4807); U3171 : inv port map( inb => multiplier_sigs_1_30_port, outb => n4808); U3172 : inv port map( inb => adder_mem_array_2_30_port, outb => n4809); U3173 : inv port map( inb => multiplier_sigs_0_4_port, outb => n4810); U3174 : inv port map( inb => adder_mem_array_1_4_port, outb => n4811); U3175 : inv port map( inb => multiplier_sigs_0_6_port, outb => n4812); U3176 : inv port map( inb => adder_mem_array_1_6_port, outb => n4813); U3177 : inv port map( inb => multiplier_sigs_0_8_port, outb => n4814); U3178 : inv port map( inb => adder_mem_array_1_8_port, outb => n4815); U3179 : inv port map( inb => multiplier_sigs_0_10_port, outb => n4816); U3180 : inv port map( inb => adder_mem_array_1_10_port, outb => n4817); U3181 : inv port map( inb => multiplier_sigs_0_12_port, outb => n4818); U3182 : inv port map( inb => adder_mem_array_1_12_port, outb => n4819); U3183 : inv port map( inb => multiplier_sigs_0_14_port, outb => n4820); U3184 : inv port map( inb => adder_mem_array_1_14_port, outb => n4821); U3185 : inv port map( inb => multiplier_sigs_0_16_port, outb => n4822); U3186 : inv port map( inb => adder_mem_array_1_16_port, outb => n4823); U3187 : inv port map( inb => multiplier_sigs_0_18_port, outb => n4824); U3188 : inv port map( inb => adder_mem_array_1_18_port, outb => n4825); U3189 : inv port map( inb => multiplier_sigs_0_20_port, outb => n4826); U3190 : inv port map( inb => adder_mem_array_1_20_port, outb => n4827); U3191 : inv port map( inb => multiplier_sigs_0_22_port, outb => n4828); U3192 : inv port map( inb => adder_mem_array_1_22_port, outb => n4829); U3193 : inv port map( inb => multiplier_sigs_0_24_port, outb => n4830); U3194 : inv port map( inb => adder_mem_array_1_24_port, outb => n4831); U3195 : inv port map( inb => multiplier_sigs_0_26_port, outb => n4832); U3196 : inv port map( inb => adder_mem_array_1_26_port, outb => n4833); U3197 : inv port map( inb => multiplier_sigs_0_28_port, outb => n4834); U3198 : inv port map( inb => adder_mem_array_1_28_port, outb => n4835); U3199 : inv port map( inb => multiplier_sigs_0_30_port, outb => n4836); U3200 : inv port map( inb => adder_mem_array_1_30_port, outb => n4837); U3201 : inv port map( inb => multiplier_sigs_2_28_port, outb => n4838); U3202 : inv port map( inb => adder_mem_array_3_28_port, outb => n4839); U3203 : inv port map( inb => multiplier_sigs_2_30_port, outb => n4840); U3204 : inv port map( inb => adder_mem_array_3_30_port, outb => n4841); U3205 : xor2 port map( a => mult_125_G4_ab_0_1_port, b => mult_125_G4_ab_1_0_port, outb => multiplier_sigs_3_1_port); U3206 : xor2 port map( a => n3885, b => n4842, outb => mult_125_G4_A1_8_port ); U3207 : xor2 port map( a => n3881, b => n4843, outb => mult_125_G4_A1_6_port ); U3208 : xor2 port map( a => n3877, b => n4844, outb => mult_125_G4_A1_4_port ); U3209 : xor2 port map( a => n3873, b => n4845, outb => mult_125_G4_A1_2_port ); U3210 : xor2 port map( a => n243, b => n244, outb => mult_125_G4_A1_27_port) ; U3211 : xor2 port map( a => n247, b => n248, outb => mult_125_G4_A1_25_port) ; U3212 : xor2 port map( a => n251, b => n252, outb => mult_125_G4_A1_23_port) ; U3213 : xor2 port map( a => n255, b => n256, outb => mult_125_G4_A1_21_port) ; U3214 : xor2 port map( a => n259, b => n260, outb => mult_125_G4_A1_19_port) ; U3215 : xor2 port map( a => n263, b => n264, outb => mult_125_G4_A1_17_port) ; U3216 : xor2 port map( a => n268, b => n269, outb => mult_125_G4_A1_15_port) ; U3217 : xor2 port map( a => n270, b => n271, outb => mult_125_G4_A1_14_port) ; U3218 : xor2 port map( a => n3893, b => n4846, outb => mult_125_G4_A1_12_port); U3219 : xor2 port map( a => n3889, b => n4847, outb => mult_125_G4_A1_10_port); U3220 : xor2 port map( a => n2507, b => n4848, outb => mult_125_G4_A1_0_port ); U3221 : xor2 port map( a => n4170, b => n4849, outb => mult_125_G3_A1_8_port ); U3222 : xor2 port map( a => n4166, b => n4850, outb => mult_125_G3_A1_6_port ); U3223 : xor2 port map( a => n4162, b => n4851, outb => mult_125_G3_A1_4_port ); U3224 : xor2 port map( a => n4158, b => n4852, outb => mult_125_G3_A1_2_port ); U3225 : xor2 port map( a => n351, b => n352, outb => mult_125_G3_A1_27_port) ; U3226 : xor2 port map( a => n355, b => n356, outb => mult_125_G3_A1_25_port) ; U3227 : xor2 port map( a => n359, b => n360, outb => mult_125_G3_A1_23_port) ; U3228 : xor2 port map( a => n363, b => n364, outb => mult_125_G3_A1_21_port) ; U3229 : xor2 port map( a => n367, b => n368, outb => mult_125_G3_A1_19_port) ; U3230 : xor2 port map( a => n371, b => n372, outb => mult_125_G3_A1_17_port) ; U3231 : xor2 port map( a => n376, b => n377, outb => mult_125_G3_A1_15_port) ; U3232 : xor2 port map( a => n378, b => n379, outb => mult_125_G3_A1_14_port) ; U3233 : xor2 port map( a => n4178, b => n4853, outb => mult_125_G3_A1_12_port); U3234 : xor2 port map( a => n4174, b => n4854, outb => mult_125_G3_A1_10_port); U3235 : xor2 port map( a => n2804, b => n4855, outb => mult_125_G3_A1_0_port ); U3236 : xor2 port map( a => n4455, b => n4856, outb => mult_125_G2_A1_8_port ); U3237 : xor2 port map( a => n4451, b => n4857, outb => mult_125_G2_A1_6_port ); U3238 : xor2 port map( a => n4447, b => n4858, outb => mult_125_G2_A1_4_port ); U3239 : xor2 port map( a => n4443, b => n4859, outb => mult_125_G2_A1_2_port ); U3240 : xor2 port map( a => n315, b => n316, outb => mult_125_G2_A1_27_port) ; U3241 : xor2 port map( a => n319, b => n320, outb => mult_125_G2_A1_25_port) ; U3242 : xor2 port map( a => n323, b => n324, outb => mult_125_G2_A1_23_port) ; U3243 : xor2 port map( a => n327, b => n328, outb => mult_125_G2_A1_21_port) ; U3244 : xor2 port map( a => n331, b => n332, outb => mult_125_G2_A1_19_port) ; U3245 : xor2 port map( a => n335, b => n336, outb => mult_125_G2_A1_17_port) ; U3246 : xor2 port map( a => n340, b => n341, outb => mult_125_G2_A1_15_port) ; U3247 : xor2 port map( a => n342, b => n343, outb => mult_125_G2_A1_14_port) ; U3248 : xor2 port map( a => n4463, b => n4860, outb => mult_125_G2_A1_12_port); U3249 : xor2 port map( a => n4459, b => n4861, outb => mult_125_G2_A1_10_port); U3250 : xor2 port map( a => n3101, b => n4862, outb => mult_125_G2_A1_0_port ); U3251 : xor2 port map( a => n4740, b => n4863, outb => mult_125_A1_8_port); U3252 : xor2 port map( a => n4736, b => n4864, outb => mult_125_A1_6_port); U3253 : xor2 port map( a => n4732, b => n4865, outb => mult_125_A1_4_port); U3254 : xor2 port map( a => n4728, b => n4866, outb => mult_125_A1_2_port); U3255 : xor2 port map( a => n279, b => n280, outb => mult_125_A1_27_port); U3256 : xor2 port map( a => n283, b => n284, outb => mult_125_A1_25_port); U3257 : xor2 port map( a => n287, b => n288, outb => mult_125_A1_23_port); U3258 : xor2 port map( a => n291, b => n292, outb => mult_125_A1_21_port); U3259 : xor2 port map( a => n295, b => n296, outb => mult_125_A1_19_port); U3260 : xor2 port map( a => n299, b => n300, outb => mult_125_A1_17_port); U3261 : xor2 port map( a => n304, b => n305, outb => mult_125_A1_15_port); U3262 : xor2 port map( a => n306, b => n307, outb => mult_125_A1_14_port); U3263 : xor2 port map( a => n4748, b => n4867, outb => mult_125_A1_12_port); U3264 : xor2 port map( a => n4744, b => n4868, outb => mult_125_A1_10_port); U3265 : xor2 port map( a => n3398, b => n4869, outb => mult_125_A1_0_port); U3266 : xor2 port map( a => n3426, b => n4870, outb => N73); U3267 : xor2 port map( a => adder_mem_array_3_0_port, b => multiplier_sigs_2_0_port, outb => N72); U3268 : xor2 port map( a => n3447, b => n4871, outb => N7); U3269 : xor2 port map( a => adder_mem_array_1_0_port, b => multiplier_sigs_0_0_port, outb => N6); U3270 : xor2 port map( a => n3484, b => n4872, outb => N40); U3271 : xor2 port map( a => adder_mem_array_2_0_port, b => multiplier_sigs_1_0_port, outb => N39); U3272 : xor2 port map( a => mult_125_G4_QA, b => mult_125_G4_QB, outb => n2239); U3273 : xor2 port map( a => mult_125_G4_ab_3_14_port, b => mult_125_G4_ab_2_15_port, outb => n4873); U3274 : xor2 port map( a => mult_125_G4_ab_5_14_port, b => mult_125_G4_ab_4_15_port, outb => n4874); U3275 : xor2 port map( a => mult_125_G4_ab_7_14_port, b => mult_125_G4_ab_6_15_port, outb => n4875); U3276 : xor2 port map( a => mult_125_G4_ab_9_14_port, b => mult_125_G4_ab_8_15_port, outb => n4876); U3277 : xor2 port map( a => mult_125_G4_ab_11_14_port, b => mult_125_G4_ab_10_15_port, outb => n4877); U3278 : xor2 port map( a => mult_125_G4_ab_13_14_port, b => mult_125_G4_ab_12_15_port, outb => n4878); U3279 : xor2 port map( a => mult_125_G4_ab_15_14_port, b => mult_125_G4_ab_14_15_port, outb => n4879); U3280 : xor2 port map( a => mult_125_G4_ab_10_0_port, b => n3882, outb => n4842); U3281 : xor2 port map( a => mult_125_G4_ab_8_0_port, b => n3878, outb => n4843); U3282 : xor2 port map( a => mult_125_G4_ab_6_0_port, b => n3874, outb => n4844); U3283 : xor2 port map( a => n3872, b => n798, outb => n4845); U3284 : xor2 port map( a => mult_125_G4_ab_14_0_port, b => n3890, outb => n4846); U3285 : xor2 port map( a => mult_125_G4_ab_12_0_port, b => n3886, outb => n4847); U3286 : xor2 port map( a => n794, b => mult_125_G4_ab_2_0_port, outb => n4848); U3287 : xor2 port map( a => mult_125_G3_QA, b => mult_125_G3_QB, outb => n2536); U3288 : xor2 port map( a => mult_125_G3_ab_3_14_port, b => mult_125_G3_ab_2_15_port, outb => n4880); U3289 : xor2 port map( a => mult_125_G3_ab_5_14_port, b => mult_125_G3_ab_4_15_port, outb => n4881); U3290 : xor2 port map( a => mult_125_G3_ab_7_14_port, b => mult_125_G3_ab_6_15_port, outb => n4882); U3291 : xor2 port map( a => mult_125_G3_ab_9_14_port, b => mult_125_G3_ab_8_15_port, outb => n4883); U3292 : xor2 port map( a => mult_125_G3_ab_11_14_port, b => mult_125_G3_ab_10_15_port, outb => n4884); U3293 : xor2 port map( a => mult_125_G3_ab_13_14_port, b => mult_125_G3_ab_12_15_port, outb => n4885); U3294 : xor2 port map( a => mult_125_G3_ab_15_14_port, b => mult_125_G3_ab_14_15_port, outb => n4886); U3295 : xor2 port map( a => mult_125_G3_ab_10_0_port, b => n4167, outb => n4849); U3296 : xor2 port map( a => mult_125_G3_ab_8_0_port, b => n4163, outb => n4850); U3297 : xor2 port map( a => mult_125_G3_ab_6_0_port, b => n4159, outb => n4851); U3298 : xor2 port map( a => n4157, b => n1236, outb => n4852); U3299 : xor2 port map( a => mult_125_G3_ab_14_0_port, b => n4175, outb => n4853); U3300 : xor2 port map( a => mult_125_G3_ab_12_0_port, b => n4171, outb => n4854); U3301 : xor2 port map( a => n1232, b => mult_125_G3_ab_2_0_port, outb => n4855); U3302 : xor2 port map( a => mult_125_G2_QA, b => mult_125_G2_QB, outb => n2833); U3303 : xor2 port map( a => mult_125_G2_ab_3_14_port, b => mult_125_G2_ab_2_15_port, outb => n4887); U3304 : xor2 port map( a => mult_125_G2_ab_5_14_port, b => mult_125_G2_ab_4_15_port, outb => n4888); U3305 : xor2 port map( a => mult_125_G2_ab_7_14_port, b => mult_125_G2_ab_6_15_port, outb => n4889); U3306 : xor2 port map( a => mult_125_G2_ab_9_14_port, b => mult_125_G2_ab_8_15_port, outb => n4890); U3307 : xor2 port map( a => mult_125_G2_ab_11_14_port, b => mult_125_G2_ab_10_15_port, outb => n4891); U3308 : xor2 port map( a => mult_125_G2_ab_13_14_port, b => mult_125_G2_ab_12_15_port, outb => n4892); U3309 : xor2 port map( a => mult_125_G2_ab_15_14_port, b => mult_125_G2_ab_14_15_port, outb => n4893); U3310 : xor2 port map( a => mult_125_G2_ab_10_0_port, b => n4452, outb => n4856); U3311 : xor2 port map( a => mult_125_G2_ab_8_0_port, b => n4448, outb => n4857); U3312 : xor2 port map( a => mult_125_G2_ab_6_0_port, b => n4444, outb => n4858); U3313 : xor2 port map( a => n4442, b => n1674, outb => n4859); U3314 : xor2 port map( a => mult_125_G2_ab_14_0_port, b => n4460, outb => n4860); U3315 : xor2 port map( a => mult_125_G2_ab_12_0_port, b => n4456, outb => n4861); U3316 : xor2 port map( a => n1670, b => mult_125_G2_ab_2_0_port, outb => n4862); U3317 : xor2 port map( a => mult_125_QA, b => mult_125_QB, outb => n3130); U3318 : xor2 port map( a => mult_125_ab_3_14_port, b => mult_125_ab_2_15_port, outb => n4894); U3319 : xor2 port map( a => mult_125_ab_5_14_port, b => mult_125_ab_4_15_port, outb => n4895); U3320 : xor2 port map( a => mult_125_ab_7_14_port, b => mult_125_ab_6_15_port, outb => n4896); U3321 : xor2 port map( a => mult_125_ab_9_14_port, b => mult_125_ab_8_15_port, outb => n4897); U3322 : xor2 port map( a => mult_125_ab_11_14_port, b => mult_125_ab_10_15_port, outb => n4898); U3323 : xor2 port map( a => mult_125_ab_13_14_port, b => mult_125_ab_12_15_port, outb => n4899); U3324 : xor2 port map( a => mult_125_ab_15_14_port, b => mult_125_ab_14_15_port, outb => n4900); U3325 : xor2 port map( a => mult_125_ab_10_0_port, b => n4737, outb => n4863 ); U3326 : xor2 port map( a => mult_125_ab_8_0_port, b => n4733, outb => n4864) ; U3327 : xor2 port map( a => mult_125_ab_6_0_port, b => n4729, outb => n4865) ; U3328 : xor2 port map( a => n4727, b => n2112, outb => n4866); U3329 : xor2 port map( a => mult_125_ab_14_0_port, b => n4745, outb => n4867 ); U3330 : xor2 port map( a => mult_125_ab_12_0_port, b => n4741, outb => n4868 ); U3331 : xor2 port map( a => n2108, b => mult_125_ab_2_0_port, outb => n4869) ; U3332 : xor2 port map( a => adder_mem_array_3_27_port, b => multiplier_sigs_2_27_port, outb => n3428); U3333 : xor2 port map( a => adder_mem_array_3_25_port, b => multiplier_sigs_2_25_port, outb => n3432); U3334 : xor2 port map( a => adder_mem_array_3_23_port, b => multiplier_sigs_2_23_port, outb => n3436); U3335 : xor2 port map( a => adder_mem_array_3_21_port, b => multiplier_sigs_2_21_port, outb => n3440); U3336 : xor2 port map( a => adder_mem_array_3_19_port, b => multiplier_sigs_2_19_port, outb => n3444); U3337 : xor2 port map( a => adder_mem_array_1_3_port, b => multiplier_sigs_0_3_port, outb => n3449); U3338 : xor2 port map( a => adder_mem_array_3_17_port, b => multiplier_sigs_2_17_port, outb => n3451); U3339 : xor2 port map( a => adder_mem_array_3_15_port, b => multiplier_sigs_2_15_port, outb => n3455); U3340 : xor2 port map( a => adder_mem_array_3_13_port, b => multiplier_sigs_2_13_port, outb => n3459); U3341 : xor2 port map( a => adder_mem_array_3_11_port, b => multiplier_sigs_2_11_port, outb => n3463); U3342 : xor2 port map( a => adder_mem_array_3_9_port, b => multiplier_sigs_2_9_port, outb => n3467); U3343 : xor2 port map( a => adder_mem_array_3_7_port, b => multiplier_sigs_2_7_port, outb => n3473); U3344 : xor2 port map( a => adder_mem_array_3_5_port, b => multiplier_sigs_2_5_port, outb => n3477); U3345 : xor2 port map( a => adder_mem_array_3_3_port, b => multiplier_sigs_2_3_port, outb => n3481); U3346 : xor2 port map( a => n2137, b => adder_mem_array_3_1_port, outb => n4870); U3347 : xor2 port map( a => adder_mem_array_2_31_port, b => multiplier_sigs_1_31_port, outb => n3486); U3348 : xor2 port map( a => n2164, b => adder_mem_array_1_1_port, outb => n4871); U3349 : xor2 port map( a => adder_mem_array_2_29_port, b => multiplier_sigs_1_29_port, outb => n3490); U3350 : xor2 port map( a => adder_mem_array_2_27_port, b => multiplier_sigs_1_27_port, outb => n3494); U3351 : xor2 port map( a => adder_mem_array_2_25_port, b => multiplier_sigs_1_25_port, outb => n3498); U3352 : xor2 port map( a => adder_mem_array_2_23_port, b => multiplier_sigs_1_23_port, outb => n3502); U3353 : xor2 port map( a => adder_mem_array_2_21_port, b => multiplier_sigs_1_21_port, outb => n3506); U3354 : xor2 port map( a => adder_mem_array_2_19_port, b => multiplier_sigs_1_19_port, outb => n3510); U3355 : xor2 port map( a => adder_mem_array_2_17_port, b => multiplier_sigs_1_17_port, outb => n3514); U3356 : xor2 port map( a => adder_mem_array_2_15_port, b => multiplier_sigs_1_15_port, outb => n3518); U3357 : xor2 port map( a => adder_mem_array_2_13_port, b => multiplier_sigs_1_13_port, outb => n3522); U3358 : xor2 port map( a => adder_mem_array_2_11_port, b => multiplier_sigs_1_11_port, outb => n3526); U3359 : xor2 port map( a => adder_mem_array_2_9_port, b => multiplier_sigs_1_9_port, outb => n3530); U3360 : xor2 port map( a => adder_mem_array_2_7_port, b => multiplier_sigs_1_7_port, outb => n3534); U3361 : xor2 port map( a => adder_mem_array_2_5_port, b => multiplier_sigs_1_5_port, outb => n3538); U3362 : xor2 port map( a => adder_mem_array_2_3_port, b => multiplier_sigs_1_3_port, outb => n3542); U3363 : xor2 port map( a => n2167, b => adder_mem_array_2_1_port, outb => n4872); U3364 : xor2 port map( a => adder_mem_array_1_31_port, b => multiplier_sigs_0_31_port, outb => n3546); U3365 : xor2 port map( a => adder_mem_array_1_29_port, b => multiplier_sigs_0_29_port, outb => n3550); U3366 : xor2 port map( a => adder_mem_array_1_27_port, b => multiplier_sigs_0_27_port, outb => n3554); U3367 : xor2 port map( a => adder_mem_array_1_25_port, b => multiplier_sigs_0_25_port, outb => n3558); U3368 : xor2 port map( a => adder_mem_array_1_23_port, b => multiplier_sigs_0_23_port, outb => n3562); U3369 : xor2 port map( a => adder_mem_array_1_21_port, b => multiplier_sigs_0_21_port, outb => n3566); U3370 : xor2 port map( a => adder_mem_array_1_19_port, b => multiplier_sigs_0_19_port, outb => n3570); U3371 : xor2 port map( a => adder_mem_array_1_17_port, b => multiplier_sigs_0_17_port, outb => n3574); U3372 : xor2 port map( a => adder_mem_array_1_15_port, b => multiplier_sigs_0_15_port, outb => n3578); U3373 : xor2 port map( a => adder_mem_array_1_13_port, b => multiplier_sigs_0_13_port, outb => n3582); U3374 : xor2 port map( a => adder_mem_array_1_11_port, b => multiplier_sigs_0_11_port, outb => n3586); U3375 : xor2 port map( a => adder_mem_array_1_9_port, b => multiplier_sigs_0_9_port, outb => n3590); U3376 : xor2 port map( a => adder_mem_array_1_7_port, b => multiplier_sigs_0_7_port, outb => n3594); U3377 : xor2 port map( a => adder_mem_array_1_5_port, b => multiplier_sigs_0_5_port, outb => n3598); U3378 : xor2 port map( a => adder_mem_array_3_31_port, b => multiplier_sigs_2_31_port, outb => n3600); U3379 : xor2 port map( a => adder_mem_array_3_29_port, b => multiplier_sigs_2_29_port, outb => n3604); U3380 : oai22 port map( a => n4902, b => n4903, c => n384, d => n3609, outb => n4901); U3381 : aoi22 port map( a => mult_125_G4_ab_2_15_port, b => mult_125_G4_ab_3_14_port, c => n4901, d => n4905, outb => n4904); U3382 : oai22 port map( a => n3610, b => n3611, c => n4904, d => n386, outb => n4906); U3383 : aoi22 port map( a => mult_125_G4_ab_4_15_port, b => mult_125_G4_ab_5_14_port, c => n4906, d => n4908, outb => n4907); U3384 : oai22 port map( a => n3612, b => n3613, c => n4907, d => n388, outb => n4909); U3385 : aoi22 port map( a => mult_125_G4_ab_6_15_port, b => mult_125_G4_ab_7_14_port, c => n4909, d => n4911, outb => n4910); U3386 : oai22 port map( a => n3614, b => n3615, c => n4910, d => n390, outb => n4912); U3387 : aoi22 port map( a => mult_125_G4_ab_8_15_port, b => mult_125_G4_ab_9_14_port, c => n4912, d => n4914, outb => n4913); U3388 : oai22 port map( a => n3616, b => n3617, c => n4913, d => n392, outb => n4915); U3389 : aoi22 port map( a => mult_125_G4_ab_10_15_port, b => mult_125_G4_ab_11_14_port, c => n4915, d => n4917, outb => n4916); U3390 : oai22 port map( a => n3618, b => n3619, c => n4916, d => n394, outb => n4918); U3391 : aoi22 port map( a => mult_125_G4_ab_12_15_port, b => mult_125_G4_ab_13_14_port, c => n4918, d => n4920, outb => n4919); U3392 : aoi22 port map( a => mult_125_G4_ab_13_15_port, b => mult_125_G4_ab_14_14_port, c => n4922, d => n4923, outb => n4921); U3393 : aoi22 port map( a => mult_125_G4_ab_14_15_port, b => mult_125_G4_ab_15_14_port, c => n4924, d => n4925, outb => n241); U3394 : inv port map( inb => n3637, outb => n427); U3395 : aoi22 port map( a => n427, b => mult_125_G4_ab_15_13_port, c => n4926, d => n2280, outb => n243); U3396 : aoi22 port map( a => n456, b => mult_125_G4_ab_15_12_port, c => n4927, d => n2276, outb => n245); U3397 : oai22 port map( a => n487, b => n486, c => n4929, d => n2321, outb => n4928); U3398 : inv port map( inb => n503, outb => n3687); U3399 : aoi22 port map( a => n517, b => mult_125_G4_ab_15_10_port, c => n4930, d => n2317, outb => n249); U3400 : oai22 port map( a => n547, b => n546, c => n4932, d => n2362, outb => n4931); U3401 : inv port map( inb => n566, outb => n3731); U3402 : aoi22 port map( a => n576, b => mult_125_G4_ab_15_8_port, c => n4933 , d => n2358, outb => n253); U3403 : oai22 port map( a => n607, b => n606, c => n4935, d => n2403, outb => n4934); U3404 : inv port map( inb => n632, outb => n3771); U3405 : aoi22 port map( a => n638, b => mult_125_G4_ab_15_6_port, c => n4936 , d => n2399, outb => n257); U3406 : oai22 port map( a => n670, b => n669, c => n4938, d => n2444, outb => n4937); U3407 : aoi22 port map( a => n4939, b => mult_125_G4_ab_15_4_port, c => n701 , d => n2440, outb => n261); U3408 : aoi22 port map( a => n733, b => mult_125_G4_ab_15_3_port, c => n4940 , d => n2485, outb => n263); U3409 : oai22 port map( a => n3845, b => n4941, c => n762, d => n2481, outb => n266); U3410 : aoi22 port map( a => n792, b => mult_125_G4_ab_15_1_port, c => n4942 , d => n2504, outb => n268); U3411 : aoi22 port map( a => n820, b => mult_125_G4_ab_15_0_port, c => n4943 , d => n4944, outb => n270); U3412 : xor2 port map( a => n4901, b => n4873, outb => n2248); U3413 : xor2 port map( a => n4945, b => n4904, outb => n2251); U3414 : xor2 port map( a => n4906, b => n4874, outb => n2254); U3415 : xor2 port map( a => n4946, b => n4907, outb => n2257); U3416 : xor2 port map( a => n4909, b => n4875, outb => n2260); U3417 : xor2 port map( a => n4947, b => n4910, outb => n2263); U3418 : xor2 port map( a => n4912, b => n4876, outb => n2266); U3419 : xor2 port map( a => n4948, b => n4913, outb => n2269); U3420 : xor2 port map( a => n4915, b => n4877, outb => n2272); U3421 : xor2 port map( a => n4949, b => n4916, outb => n2275); U3422 : xor2 port map( a => n4918, b => n4878, outb => n2278); U3423 : xor2 port map( a => n4950, b => n4922, outb => n2280); U3424 : xor2 port map( a => n4921, b => n4879, outb => n244); U3425 : xor2 port map( a => n4951, b => n2241, outb => n2286); U3426 : xor2 port map( a => n4952, b => n2244, outb => n2292); U3427 : xor2 port map( a => n4953, b => n2246, outb => n2295); U3428 : xor2 port map( a => n4954, b => n2249, outb => n2298); U3429 : xor2 port map( a => n4955, b => n2252, outb => n2301); U3430 : xor2 port map( a => n4956, b => n2255, outb => n2304); U3431 : xor2 port map( a => n4957, b => n2258, outb => n2307); U3432 : xor2 port map( a => n4958, b => n2261, outb => n2310); U3433 : xor2 port map( a => n4959, b => n2264, outb => n2313); U3434 : xor2 port map( a => n4960, b => n2267, outb => n2316); U3435 : xor2 port map( a => n4961, b => n2270, outb => n2319); U3436 : xor2 port map( a => n4962, b => n2273, outb => n2321); U3437 : xor2 port map( a => n4963, b => n2276, outb => n248); U3438 : xor2 port map( a => n4964, b => n2282, outb => n2327); U3439 : xor2 port map( a => n4965, b => n2284, outb => n2330); U3440 : xor2 port map( a => n4966, b => n2288, outb => n2336); U3441 : xor2 port map( a => n4967, b => n2290, outb => n2339); U3442 : xor2 port map( a => n4968, b => n2293, outb => n2342); U3443 : xor2 port map( a => n4969, b => n2296, outb => n2345); U3444 : xor2 port map( a => n4970, b => n2299, outb => n2348); U3445 : xor2 port map( a => n4971, b => n2302, outb => n2351); U3446 : xor2 port map( a => n4972, b => n2305, outb => n2354); U3447 : xor2 port map( a => n4973, b => n2308, outb => n2357); U3448 : xor2 port map( a => n4974, b => n2311, outb => n2360); U3449 : xor2 port map( a => n4975, b => n2314, outb => n2362); U3450 : xor2 port map( a => n4976, b => n2317, outb => n252); U3451 : xor2 port map( a => n4977, b => n2323, outb => n2368); U3452 : xor2 port map( a => n4978, b => n2325, outb => n2371); U3453 : xor2 port map( a => n4979, b => n2328, outb => n2374); U3454 : xor2 port map( a => n4980, b => n2332, outb => n2380); U3455 : xor2 port map( a => n4981, b => n2334, outb => n2383); U3456 : xor2 port map( a => n4982, b => n2337, outb => n2386); U3457 : xor2 port map( a => n4983, b => n2340, outb => n2389); U3458 : xor2 port map( a => n4984, b => n2343, outb => n2392); U3459 : xor2 port map( a => n4985, b => n2346, outb => n2395); U3460 : xor2 port map( a => n4986, b => n2349, outb => n2398); U3461 : xor2 port map( a => n4987, b => n2352, outb => n2401); U3462 : xor2 port map( a => n4988, b => n2355, outb => n2403); U3463 : xor2 port map( a => n4989, b => n2358, outb => n256); U3464 : xor2 port map( a => n4990, b => n2364, outb => n2409); U3465 : xor2 port map( a => n4991, b => n2366, outb => n2412); U3466 : xor2 port map( a => n4992, b => n2369, outb => n2415); U3467 : xor2 port map( a => n4993, b => n2372, outb => n2418); U3468 : xor2 port map( a => n4994, b => n2376, outb => n2424); U3469 : xor2 port map( a => n4995, b => n2378, outb => n2427); U3470 : xor2 port map( a => n4996, b => n2381, outb => n2430); U3471 : xor2 port map( a => n4997, b => n2384, outb => n2433); U3472 : xor2 port map( a => n4998, b => n2387, outb => n2436); U3473 : xor2 port map( a => n4999, b => n2390, outb => n2439); U3474 : xor2 port map( a => n5000, b => n2393, outb => n2442); U3475 : xor2 port map( a => n5001, b => n2396, outb => n2444); U3476 : xor2 port map( a => n5002, b => n2399, outb => n260); U3477 : xor2 port map( a => n5003, b => n2405, outb => n2450); U3478 : xor2 port map( a => n5004, b => n2407, outb => n2453); U3479 : xor2 port map( a => n5005, b => n2410, outb => n2456); U3480 : xor2 port map( a => n5006, b => n2413, outb => n2459); U3481 : xor2 port map( a => n5007, b => n2416, outb => n2462); U3482 : xor2 port map( a => n5008, b => n2420, outb => n2468); U3483 : xor2 port map( a => n5009, b => n2422, outb => n2471); U3484 : xor2 port map( a => n5010, b => n2425, outb => n2474); U3485 : xor2 port map( a => n5011, b => n2428, outb => n2477); U3486 : xor2 port map( a => n5012, b => n2431, outb => n2480); U3487 : xor2 port map( a => n5013, b => n2434, outb => n2483); U3488 : xor2 port map( a => n5014, b => n2437, outb => n2485); U3489 : xor2 port map( a => n5015, b => n2440, outb => n264); U3490 : xor2 port map( a => n5016, b => n2446, outb => n2491); U3491 : xor2 port map( a => n5017, b => n2448, outb => n2494); U3492 : xor2 port map( a => n5018, b => n2451, outb => n2497); U3493 : xor2 port map( a => n5019, b => n2454, outb => n2500); U3494 : xor2 port map( a => n5020, b => n2457, outb => n2503); U3495 : xor2 port map( a => n5021, b => n2460, outb => n2506); U3496 : xor2 port map( a => n5022, b => n2464, outb => n2512); U3497 : xor2 port map( a => n5023, b => n2466, outb => n2515); U3498 : xor2 port map( a => n5024, b => n2469, outb => n2518); U3499 : xor2 port map( a => n5025, b => n2472, outb => n2521); U3500 : xor2 port map( a => n5026, b => n2475, outb => n2524); U3501 : xor2 port map( a => n5027, b => n2478, outb => n2527); U3502 : xor2 port map( a => n5028, b => n2481, outb => n269); U3503 : xor2 port map( a => n5029, b => n2487, outb => n3873); U3504 : xor2 port map( a => n5030, b => n2489, outb => n3877); U3505 : xor2 port map( a => n5031, b => n2492, outb => n3881); U3506 : xor2 port map( a => n5032, b => n2495, outb => n3885); U3507 : xor2 port map( a => n5033, b => n2498, outb => n3889); U3508 : xor2 port map( a => n5034, b => n2501, outb => n3893); U3509 : inv port map( inb => n2525, outb => n4944); U3510 : xor2 port map( a => n5035, b => n2504, outb => n271); U3511 : xor2 port map( a => n5036, b => n2525, outb => n275); U3512 : xor2 port map( a => n3609, b => mult_125_G4_ab_2_14_port, outb => n2242); U3513 : xor2 port map( a => n3610, b => n3611, outb => n4945); U3514 : xor2 port map( a => n3612, b => n3613, outb => n4946); U3515 : xor2 port map( a => n3614, b => n3615, outb => n4947); U3516 : xor2 port map( a => n3616, b => n3617, outb => n4948); U3517 : xor2 port map( a => n3618, b => n3619, outb => n4949); U3518 : xor2 port map( a => mult_125_G4_ab_13_15_port, b => mult_125_G4_ab_14_14_port, outb => n4950); U3519 : xor2 port map( a => n3620, b => n399, outb => n2245); U3520 : xor2 port map( a => mult_125_G4_ab_3_13_port, b => n403, outb => n4951); U3521 : xor2 port map( a => mult_125_G4_ab_4_13_port, b => n405, outb => n2247); U3522 : xor2 port map( a => mult_125_G4_ab_5_13_port, b => n407, outb => n2250); U3523 : xor2 port map( a => mult_125_G4_ab_6_13_port, b => n409, outb => n2253); U3524 : xor2 port map( a => n3627, b => n3625, outb => n2256); U3525 : xor2 port map( a => mult_125_G4_ab_8_13_port, b => n413, outb => n2259); U3526 : xor2 port map( a => n3630, b => n3628, outb => n2262); U3527 : xor2 port map( a => mult_125_G4_ab_10_13_port, b => n417, outb => n2265); U3528 : xor2 port map( a => n3633, b => n3631, outb => n2268); U3529 : xor2 port map( a => mult_125_G4_ab_12_13_port, b => n421, outb => n2271); U3530 : xor2 port map( a => n3636, b => n3634, outb => n2274); U3531 : xor2 port map( a => mult_125_G4_ab_14_13_port, b => n425, outb => n2277); U3532 : xor2 port map( a => mult_125_G4_ab_15_13_port, b => n3637, outb => n2279); U3533 : xor2 port map( a => n430, b => mult_125_G4_ab_2_12_port, outb => n2283); U3534 : xor2 port map( a => n3641, b => n3639, outb => n4952); U3535 : xor2 port map( a => mult_125_G4_ab_4_12_port, b => n434, outb => n2285); U3536 : xor2 port map( a => mult_125_G4_ab_5_12_port, b => n3642, outb => n4953); U3537 : xor2 port map( a => n3646, b => n3644, outb => n4954); U3538 : xor2 port map( a => mult_125_G4_ab_7_12_port, b => n440, outb => n4955); U3539 : xor2 port map( a => n3649, b => n3647, outb => n4956); U3540 : xor2 port map( a => mult_125_G4_ab_9_12_port, b => n444, outb => n4957); U3541 : xor2 port map( a => n3652, b => n3650, outb => n4958); U3542 : xor2 port map( a => mult_125_G4_ab_11_12_port, b => n448, outb => n4959); U3543 : xor2 port map( a => n3655, b => n3653, outb => n4960); U3544 : xor2 port map( a => mult_125_G4_ab_13_12_port, b => n452, outb => n4961); U3545 : xor2 port map( a => n3658, b => n3656, outb => n4962); U3546 : xor2 port map( a => n5037, b => n456, outb => n4963); U3547 : xor2 port map( a => n459, b => mult_125_G4_ab_2_11_port, outb => n2289); U3548 : xor2 port map( a => mult_125_G4_ab_3_11_port, b => n462, outb => n4964); U3549 : xor2 port map( a => n3662, b => n3661, outb => n2291); U3550 : xor2 port map( a => mult_125_G4_ab_5_11_port, b => n466, outb => n4965); U3551 : xor2 port map( a => mult_125_G4_ab_6_11_port, b => n468, outb => n2294); U3552 : xor2 port map( a => n3667, b => n3666, outb => n2297); U3553 : xor2 port map( a => mult_125_G4_ab_8_11_port, b => n472, outb => n2300); U3554 : xor2 port map( a => n3670, b => n3668, outb => n2303); U3555 : xor2 port map( a => mult_125_G4_ab_10_11_port, b => n476, outb => n2306); U3556 : xor2 port map( a => n3673, b => n3671, outb => n2309); U3557 : xor2 port map( a => mult_125_G4_ab_12_11_port, b => n480, outb => n2312); U3558 : xor2 port map( a => n3676, b => n3674, outb => n2315); U3559 : xor2 port map( a => mult_125_G4_ab_14_11_port, b => n484, outb => n2318); U3560 : xor2 port map( a => n486, b => n487, outb => n2320); U3561 : xor2 port map( a => n490, b => mult_125_G4_ab_2_10_port, outb => n2324); U3562 : xor2 port map( a => n3680, b => n3678, outb => n4966); U3563 : xor2 port map( a => mult_125_G4_ab_4_10_port, b => n494, outb => n2326); U3564 : xor2 port map( a => n496, b => n497, outb => n4967); U3565 : xor2 port map( a => mult_125_G4_ab_6_10_port, b => n499, outb => n2329); U3566 : xor2 port map( a => mult_125_G4_ab_7_10_port, b => n501, outb => n4968); U3567 : xor2 port map( a => n3686, b => n3687, outb => n4969); U3568 : xor2 port map( a => mult_125_G4_ab_9_10_port, b => n505, outb => n4970); U3569 : xor2 port map( a => n3690, b => n3688, outb => n4971); U3570 : xor2 port map( a => mult_125_G4_ab_11_10_port, b => n509, outb => n4972); U3571 : xor2 port map( a => n3693, b => n3691, outb => n4973); U3572 : xor2 port map( a => mult_125_G4_ab_13_10_port, b => n513, outb => n4974); U3573 : xor2 port map( a => n3696, b => n3694, outb => n4975); U3574 : xor2 port map( a => n5038, b => n517, outb => n4976); U3575 : xor2 port map( a => n520, b => mult_125_G4_ab_2_9_port, outb => n2333); U3576 : xor2 port map( a => n3699, b => n3697, outb => n4977); U3577 : xor2 port map( a => mult_125_G4_ab_4_9_port, b => n524, outb => n2335); U3578 : xor2 port map( a => mult_125_G4_ab_5_9_port, b => n526, outb => n4978); U3579 : xor2 port map( a => mult_125_G4_ab_6_9_port, b => n528, outb => n2338); U3580 : xor2 port map( a => mult_125_G4_ab_7_9_port, b => n530, outb => n4979); U3581 : xor2 port map( a => n3707, b => n3705, outb => n2341); U3582 : xor2 port map( a => n3709, b => n3708, outb => n2344); U3583 : xor2 port map( a => mult_125_G4_ab_10_9_port, b => n536, outb => n2347); U3584 : xor2 port map( a => n3712, b => n3710, outb => n2350); U3585 : xor2 port map( a => mult_125_G4_ab_12_9_port, b => n540, outb => n2353); U3586 : xor2 port map( a => n3715, b => n3713, outb => n2356); U3587 : xor2 port map( a => mult_125_G4_ab_14_9_port, b => n544, outb => n2359); U3588 : xor2 port map( a => n546, b => n547, outb => n2361); U3589 : xor2 port map( a => n550, b => mult_125_G4_ab_2_8_port, outb => n2365); U3590 : xor2 port map( a => n3719, b => n3717, outb => n4980); U3591 : xor2 port map( a => n3721, b => n554, outb => n2367); U3592 : xor2 port map( a => n3723, b => n3722, outb => n4981); U3593 : xor2 port map( a => mult_125_G4_ab_6_8_port, b => n558, outb => n2370); U3594 : xor2 port map( a => n3726, b => n3724, outb => n4982); U3595 : xor2 port map( a => mult_125_G4_ab_8_8_port, b => n562, outb => n2373); U3596 : xor2 port map( a => mult_125_G4_ab_9_8_port, b => n564, outb => n4983); U3597 : xor2 port map( a => n3730, b => n3731, outb => n4984); U3598 : xor2 port map( a => mult_125_G4_ab_11_8_port, b => n568, outb => n4985); U3599 : xor2 port map( a => n3734, b => n3732, outb => n4986); U3600 : xor2 port map( a => mult_125_G4_ab_13_8_port, b => n572, outb => n4987); U3601 : xor2 port map( a => n3737, b => n3735, outb => n4988); U3602 : xor2 port map( a => n5039, b => n576, outb => n4989); U3603 : xor2 port map( a => n579, b => mult_125_G4_ab_2_7_port, outb => n2377); U3604 : xor2 port map( a => mult_125_G4_ab_3_7_port, b => n582, outb => n4990); U3605 : xor2 port map( a => n3741, b => n3740, outb => n2379); U3606 : xor2 port map( a => mult_125_G4_ab_5_7_port, b => n586, outb => n4991); U3607 : xor2 port map( a => n3744, b => n3742, outb => n2382); U3608 : xor2 port map( a => mult_125_G4_ab_7_7_port, b => n590, outb => n4992); U3609 : xor2 port map( a => n3747, b => n3745, outb => n2385); U3610 : xor2 port map( a => mult_125_G4_ab_9_7_port, b => n594, outb => n4993); U3611 : xor2 port map( a => n3750, b => n3748, outb => n2388); U3612 : xor2 port map( a => n3752, b => n3751, outb => n2391); U3613 : xor2 port map( a => mult_125_G4_ab_12_7_port, b => n600, outb => n2394); U3614 : xor2 port map( a => n3755, b => n3753, outb => n2397); U3615 : xor2 port map( a => mult_125_G4_ab_14_7_port, b => n604, outb => n2400); U3616 : xor2 port map( a => n606, b => n607, outb => n2402); U3617 : xor2 port map( a => n610, b => mult_125_G4_ab_2_6_port, outb => n2406); U3618 : xor2 port map( a => n3759, b => n3757, outb => n4994); U3619 : xor2 port map( a => mult_125_G4_ab_4_6_port, b => n614, outb => n2408); U3620 : xor2 port map( a => n616, b => n617, outb => n4995); U3621 : xor2 port map( a => mult_125_G4_ab_6_6_port, b => n619, outb => n2411); U3622 : xor2 port map( a => n3764, b => n3762, outb => n4996); U3623 : xor2 port map( a => mult_125_G4_ab_8_6_port, b => n623, outb => n2414); U3624 : xor2 port map( a => n625, b => n626, outb => n4997); U3625 : xor2 port map( a => mult_125_G4_ab_10_6_port, b => n628, outb => n2417); U3626 : xor2 port map( a => mult_125_G4_ab_11_6_port, b => n630, outb => n4998); U3627 : xor2 port map( a => n3770, b => n3771, outb => n4999); U3628 : xor2 port map( a => mult_125_G4_ab_13_6_port, b => n634, outb => n5000); U3629 : xor2 port map( a => n3774, b => n3772, outb => n5001); U3630 : xor2 port map( a => n5040, b => n638, outb => n5002); U3631 : xor2 port map( a => n641, b => mult_125_G4_ab_2_5_port, outb => n2421); U3632 : xor2 port map( a => mult_125_G4_ab_3_5_port, b => n644, outb => n5003); U3633 : xor2 port map( a => mult_125_G4_ab_4_5_port, b => n646, outb => n2423); U3634 : xor2 port map( a => mult_125_G4_ab_5_5_port, b => n648, outb => n5004); U3635 : xor2 port map( a => n650, b => n651, outb => n2426); U3636 : xor2 port map( a => mult_125_G4_ab_7_5_port, b => n653, outb => n5005); U3637 : xor2 port map( a => mult_125_G4_ab_8_5_port, b => n655, outb => n2429); U3638 : xor2 port map( a => mult_125_G4_ab_9_5_port, b => n657, outb => n5006); U3639 : xor2 port map( a => n3786, b => n3784, outb => n2432); U3640 : xor2 port map( a => mult_125_G4_ab_11_5_port, b => n661, outb => n5007); U3641 : xor2 port map( a => n3789, b => n3787, outb => n2435); U3642 : xor2 port map( a => n3791, b => n665, outb => n2438); U3643 : xor2 port map( a => mult_125_G4_ab_14_5_port, b => n667, outb => n2441); U3644 : xor2 port map( a => n669, b => n670, outb => n2443); U3645 : xor2 port map( a => n673, b => mult_125_G4_ab_2_4_port, outb => n2447); U3646 : xor2 port map( a => n3795, b => n3793, outb => n5008); U3647 : xor2 port map( a => mult_125_G4_ab_4_4_port, b => n677, outb => n2449); U3648 : xor2 port map( a => n679, b => n680, outb => n5009); U3649 : xor2 port map( a => mult_125_G4_ab_6_4_port, b => n682, outb => n2452); U3650 : xor2 port map( a => n684, b => n685, outb => n5010); U3651 : xor2 port map( a => mult_125_G4_ab_8_4_port, b => n687, outb => n2455); U3652 : xor2 port map( a => mult_125_G4_ab_9_4_port, b => n689, outb => n5011); U3653 : xor2 port map( a => mult_125_G4_ab_10_4_port, b => n691, outb => n2458); U3654 : xor2 port map( a => n693, b => n694, outb => n5012); U3655 : xor2 port map( a => mult_125_G4_ab_12_4_port, b => n696, outb => n2461); U3656 : xor2 port map( a => mult_125_G4_ab_13_4_port, b => n698, outb => n5013); U3657 : xor2 port map( a => mult_125_G4_ab_14_4_port, b => n700, outb => n5014); U3658 : xor2 port map( a => mult_125_G4_ab_15_4_port, b => n703, outb => n5015); U3659 : xor2 port map( a => n706, b => mult_125_G4_ab_2_3_port, outb => n2465); U3660 : xor2 port map( a => mult_125_G4_ab_3_3_port, b => n709, outb => n5016); U3661 : xor2 port map( a => mult_125_G4_ab_4_3_port, b => n711, outb => n2467); U3662 : xor2 port map( a => mult_125_G4_ab_5_3_port, b => n713, outb => n5017); U3663 : xor2 port map( a => mult_125_G4_ab_6_3_port, b => n715, outb => n2470); U3664 : xor2 port map( a => mult_125_G4_ab_7_3_port, b => n717, outb => n5018); U3665 : xor2 port map( a => mult_125_G4_ab_8_3_port, b => n719, outb => n2473); U3666 : xor2 port map( a => mult_125_G4_ab_9_3_port, b => n721, outb => n5019); U3667 : xor2 port map( a => mult_125_G4_ab_10_3_port, b => n723, outb => n2476); U3668 : xor2 port map( a => mult_125_G4_ab_11_3_port, b => n725, outb => n5020); U3669 : xor2 port map( a => n3824, b => n3822, outb => n2479); U3670 : xor2 port map( a => mult_125_G4_ab_13_3_port, b => n729, outb => n5021); U3671 : xor2 port map( a => mult_125_G4_ab_14_3_port, b => n731, outb => n2482); U3672 : xor2 port map( a => mult_125_G4_ab_15_3_port, b => n733, outb => n2484); U3673 : xor2 port map( a => n736, b => mult_125_G4_ab_2_2_port, outb => n2488); U3674 : xor2 port map( a => n3830, b => n3828, outb => n5022); U3675 : xor2 port map( a => mult_125_G4_ab_4_2_port, b => n740, outb => n2490); U3676 : xor2 port map( a => mult_125_G4_ab_5_2_port, b => n742, outb => n5023); U3677 : xor2 port map( a => mult_125_G4_ab_6_2_port, b => n744, outb => n2493); U3678 : xor2 port map( a => n746, b => n747, outb => n5024); U3679 : xor2 port map( a => mult_125_G4_ab_8_2_port, b => n749, outb => n2496); U3680 : xor2 port map( a => mult_125_G4_ab_9_2_port, b => n751, outb => n5025); U3681 : xor2 port map( a => mult_125_G4_ab_10_2_port, b => n753, outb => n2499); U3682 : xor2 port map( a => mult_125_G4_ab_11_2_port, b => n755, outb => n5026); U3683 : xor2 port map( a => mult_125_G4_ab_12_2_port, b => n757, outb => n2502); U3684 : xor2 port map( a => mult_125_G4_ab_13_2_port, b => n759, outb => n5027); U3685 : xor2 port map( a => mult_125_G4_ab_14_2_port, b => n761, outb => n2505); U3686 : xor2 port map( a => n4941, b => n3845, outb => n5028); U3687 : xor2 port map( a => n3848, b => mult_125_G4_ab_2_1_port, outb => n2509); U3688 : xor2 port map( a => n3849, b => n3847, outb => n5029); U3689 : xor2 port map( a => mult_125_G4_ab_4_1_port, b => n3851, outb => n2511); U3690 : xor2 port map( a => mult_125_G4_ab_5_1_port, b => n772, outb => n5041); U3691 : xor2 port map( a => n3854, b => n774, outb => n2514); U3692 : xor2 port map( a => n5042, b => n776, outb => n5031); U3693 : xor2 port map( a => mult_125_G4_ab_8_1_port, b => n3855, outb => n2517); U3694 : xor2 port map( a => n5043, b => n780, outb => n5032); U3695 : xor2 port map( a => n3860, b => n782, outb => n2520); U3696 : xor2 port map( a => n5044, b => n784, outb => n5033); U3697 : xor2 port map( a => n3863, b => n786, outb => n2523); U3698 : xor2 port map( a => n5045, b => n788, outb => n5034); U3699 : xor2 port map( a => n3866, b => n3864, outb => n2526); U3700 : xor2 port map( a => n5046, b => n792, outb => n5035); U3701 : xor2 port map( a => mult_125_G4_ab_15_0_port, b => n820, outb => n5036); U3702 : xor2 port map( a => mult_125_G4_ab_11_0_port, b => n812, outb => n2528); U3703 : xor2 port map( a => mult_125_G4_ab_9_0_port, b => n808, outb => n2529); U3704 : xor2 port map( a => mult_125_G4_ab_7_0_port, b => n804, outb => n2530); U3705 : xor2 port map( a => mult_125_G4_ab_5_0_port, b => n800, outb => n2531); U3706 : xor2 port map( a => mult_125_G4_ab_3_0_port, b => n796, outb => n2532); U3707 : xor2 port map( a => n272, b => mult_125_G4_ZA, outb => n2533); U3708 : xor2 port map( a => mult_125_G4_ab_13_0_port, b => n816, outb => n2534); U3709 : oai22 port map( a => n5048, b => n5049, c => n822, d => n3894, outb => n5047); U3710 : aoi22 port map( a => mult_125_G3_ab_2_15_port, b => mult_125_G3_ab_3_14_port, c => n5047, d => n5051, outb => n5050); U3711 : oai22 port map( a => n3895, b => n3896, c => n5050, d => n824, outb => n5052); U3712 : aoi22 port map( a => mult_125_G3_ab_4_15_port, b => mult_125_G3_ab_5_14_port, c => n5052, d => n5054, outb => n5053); U3713 : oai22 port map( a => n3897, b => n3898, c => n5053, d => n826, outb => n5055); U3714 : aoi22 port map( a => mult_125_G3_ab_6_15_port, b => mult_125_G3_ab_7_14_port, c => n5055, d => n5057, outb => n5056); U3715 : oai22 port map( a => n3899, b => n3900, c => n5056, d => n828, outb => n5058); U3716 : aoi22 port map( a => mult_125_G3_ab_8_15_port, b => mult_125_G3_ab_9_14_port, c => n5058, d => n5060, outb => n5059); U3717 : oai22 port map( a => n3901, b => n3902, c => n5059, d => n830, outb => n5061); U3718 : aoi22 port map( a => mult_125_G3_ab_10_15_port, b => mult_125_G3_ab_11_14_port, c => n5061, d => n5063, outb => n5062); U3719 : oai22 port map( a => n3903, b => n3904, c => n5062, d => n832, outb => n5064); U3720 : aoi22 port map( a => mult_125_G3_ab_12_15_port, b => mult_125_G3_ab_13_14_port, c => n5064, d => n5066, outb => n5065); U3721 : aoi22 port map( a => mult_125_G3_ab_13_15_port, b => mult_125_G3_ab_14_14_port, c => n5068, d => n5069, outb => n5067); U3722 : aoi22 port map( a => mult_125_G3_ab_14_15_port, b => mult_125_G3_ab_15_14_port, c => n5070, d => n5071, outb => n349); U3723 : inv port map( inb => n3922, outb => n865); U3724 : aoi22 port map( a => n865, b => mult_125_G3_ab_15_13_port, c => n5072, d => n2577, outb => n351); U3725 : aoi22 port map( a => n894, b => mult_125_G3_ab_15_12_port, c => n5073, d => n2573, outb => n353); U3726 : oai22 port map( a => n925, b => n924, c => n5075, d => n2618, outb => n5074); U3727 : inv port map( inb => n941, outb => n3972); U3728 : aoi22 port map( a => n955, b => mult_125_G3_ab_15_10_port, c => n5076, d => n2614, outb => n357); U3729 : oai22 port map( a => n985, b => n984, c => n5078, d => n2659, outb => n5077); U3730 : inv port map( inb => n1004, outb => n4016); U3731 : aoi22 port map( a => n1014, b => mult_125_G3_ab_15_8_port, c => n5079, d => n2655, outb => n361); U3732 : oai22 port map( a => n1045, b => n1044, c => n5081, d => n2700, outb => n5080); U3733 : inv port map( inb => n1070, outb => n4056); U3734 : aoi22 port map( a => n1076, b => mult_125_G3_ab_15_6_port, c => n5082, d => n2696, outb => n365); U3735 : oai22 port map( a => n1108, b => n1107, c => n5084, d => n2741, outb => n5083); U3736 : aoi22 port map( a => n5085, b => mult_125_G3_ab_15_4_port, c => n1139, d => n2737, outb => n369); U3737 : aoi22 port map( a => n1171, b => mult_125_G3_ab_15_3_port, c => n5086, d => n2782, outb => n371); U3738 : oai22 port map( a => n4130, b => n5087, c => n1200, d => n2778, outb => n374); U3739 : aoi22 port map( a => n1230, b => mult_125_G3_ab_15_1_port, c => n5088, d => n2801, outb => n376); U3740 : aoi22 port map( a => n1258, b => mult_125_G3_ab_15_0_port, c => n5089, d => n5090, outb => n378); U3741 : aoi22 port map( a => adder_mem_array_3_1_port, b => n2137, c => n5091, d => n3426, outb => n3483); U3742 : oai22 port map( a => n4750, b => n4751, c => n3483, d => n2138, outb => n3480); U3743 : aoi22 port map( a => multiplier_sigs_2_3_port, b => adder_mem_array_3_3_port, c => n3480, d => n5092, outb => n3479); U3744 : oai22 port map( a => n4752, b => n4753, c => n3479, d => n2140, outb => n3476); U3745 : aoi22 port map( a => multiplier_sigs_2_5_port, b => adder_mem_array_3_5_port, c => n3476, d => n5093, outb => n3475); U3746 : oai22 port map( a => n4754, b => n4755, c => n3475, d => n2142, outb => n3472); U3747 : aoi22 port map( a => multiplier_sigs_2_7_port, b => adder_mem_array_3_7_port, c => n3472, d => n5094, outb => n3469); U3748 : oai22 port map( a => n4756, b => n4757, c => n3469, d => n2144, outb => n3466); U3749 : aoi22 port map( a => multiplier_sigs_2_9_port, b => adder_mem_array_3_9_port, c => n3466, d => n5095, outb => n3465); U3750 : oai22 port map( a => n4758, b => n4759, c => n3465, d => n2146, outb => n3462); U3751 : aoi22 port map( a => multiplier_sigs_2_11_port, b => adder_mem_array_3_11_port, c => n3462, d => n5096, outb => n3461); U3752 : oai22 port map( a => n4760, b => n4761, c => n3461, d => n2148, outb => n3458); U3753 : aoi22 port map( a => multiplier_sigs_2_13_port, b => adder_mem_array_3_13_port, c => n3458, d => n5097, outb => n3457); U3754 : oai22 port map( a => n4762, b => n4763, c => n3457, d => n2150, outb => n3454); U3755 : aoi22 port map( a => multiplier_sigs_2_15_port, b => adder_mem_array_3_15_port, c => n3454, d => n5098, outb => n3453); U3756 : oai22 port map( a => n4764, b => n4765, c => n3453, d => n2152, outb => n3450); U3757 : aoi22 port map( a => multiplier_sigs_2_17_port, b => adder_mem_array_3_17_port, c => n3450, d => n5099, outb => n3446); U3758 : oai22 port map( a => n4766, b => n4767, c => n3446, d => n2154, outb => n3443); U3759 : aoi22 port map( a => multiplier_sigs_2_19_port, b => adder_mem_array_3_19_port, c => n3443, d => n5100, outb => n3442); U3760 : oai22 port map( a => n4768, b => n4769, c => n3442, d => n2156, outb => n3439); U3761 : aoi22 port map( a => multiplier_sigs_2_21_port, b => adder_mem_array_3_21_port, c => n3439, d => n5101, outb => n3438); U3762 : oai22 port map( a => n4770, b => n4771, c => n3438, d => n2158, outb => n3435); U3763 : aoi22 port map( a => multiplier_sigs_2_23_port, b => adder_mem_array_3_23_port, c => n3435, d => n5102, outb => n3434); U3764 : oai22 port map( a => n4772, b => n4773, c => n3434, d => n2160, outb => n3431); U3765 : aoi22 port map( a => multiplier_sigs_2_25_port, b => adder_mem_array_3_25_port, c => n3431, d => n5103, outb => n3430); U3766 : oai22 port map( a => n4774, b => n4775, c => n3430, d => n2162, outb => n3427); U3767 : aoi22 port map( a => adder_mem_array_3_27_port, b => multiplier_sigs_2_27_port, c => n3427, d => n5104, outb => n3606); U3768 : oai22 port map( a => n4838, b => n4839, c => n3606, d => n2232, outb => n3603); U3769 : aoi22 port map( a => multiplier_sigs_2_29_port, b => adder_mem_array_3_29_port, c => n3603, d => n5105, outb => n3602); U3770 : oai22 port map( a => n4840, b => n4841, c => n3602, d => n2234, outb => n2237); U3771 : nand2 port map( a => n5106, b => n5107, outb => n2236); U3772 : xor2 port map( a => n5047, b => n4880, outb => n2545); U3773 : xor2 port map( a => n5108, b => n5050, outb => n2548); U3774 : xor2 port map( a => n5052, b => n4881, outb => n2551); U3775 : xor2 port map( a => n5109, b => n5053, outb => n2554); U3776 : xor2 port map( a => n5055, b => n4882, outb => n2557); U3777 : xor2 port map( a => n5110, b => n5056, outb => n2560); U3778 : xor2 port map( a => n5058, b => n4883, outb => n2563); U3779 : xor2 port map( a => n5111, b => n5059, outb => n2566); U3780 : xor2 port map( a => n5061, b => n4884, outb => n2569); U3781 : xor2 port map( a => n5112, b => n5062, outb => n2572); U3782 : xor2 port map( a => n5064, b => n4885, outb => n2575); U3783 : xor2 port map( a => n5113, b => n5068, outb => n2577); U3784 : xor2 port map( a => n5067, b => n4886, outb => n352); U3785 : xor2 port map( a => n5114, b => n2538, outb => n2583); U3786 : xor2 port map( a => n5115, b => n2541, outb => n2589); U3787 : xor2 port map( a => n5116, b => n2543, outb => n2592); U3788 : xor2 port map( a => n5117, b => n2546, outb => n2595); U3789 : xor2 port map( a => n5118, b => n2549, outb => n2598); U3790 : xor2 port map( a => n5119, b => n2552, outb => n2601); U3791 : xor2 port map( a => n5120, b => n2555, outb => n2604); U3792 : xor2 port map( a => n5121, b => n2558, outb => n2607); U3793 : xor2 port map( a => n5122, b => n2561, outb => n2610); U3794 : xor2 port map( a => n5123, b => n2564, outb => n2613); U3795 : xor2 port map( a => n5124, b => n2567, outb => n2616); U3796 : xor2 port map( a => n5125, b => n2570, outb => n2618); U3797 : xor2 port map( a => n5126, b => n2573, outb => n356); U3798 : xor2 port map( a => n5127, b => n2579, outb => n2624); U3799 : xor2 port map( a => n5128, b => n2581, outb => n2627); U3800 : xor2 port map( a => n5129, b => n2585, outb => n2633); U3801 : xor2 port map( a => n5130, b => n2587, outb => n2636); U3802 : xor2 port map( a => n5131, b => n2590, outb => n2639); U3803 : xor2 port map( a => n5132, b => n2593, outb => n2642); U3804 : xor2 port map( a => n5133, b => n2596, outb => n2645); U3805 : xor2 port map( a => n5134, b => n2599, outb => n2648); U3806 : xor2 port map( a => n5135, b => n2602, outb => n2651); U3807 : xor2 port map( a => n5136, b => n2605, outb => n2654); U3808 : xor2 port map( a => n5137, b => n2608, outb => n2657); U3809 : xor2 port map( a => n5138, b => n2611, outb => n2659); U3810 : xor2 port map( a => n5139, b => n2614, outb => n360); U3811 : xor2 port map( a => n5140, b => n2620, outb => n2665); U3812 : xor2 port map( a => n5141, b => n2622, outb => n2668); U3813 : xor2 port map( a => n5142, b => n2625, outb => n2671); U3814 : xor2 port map( a => n5143, b => n2629, outb => n2677); U3815 : xor2 port map( a => n5144, b => n2631, outb => n2680); U3816 : xor2 port map( a => n5145, b => n2634, outb => n2683); U3817 : xor2 port map( a => n5146, b => n2637, outb => n2686); U3818 : xor2 port map( a => n5147, b => n2640, outb => n2689); U3819 : xor2 port map( a => n5148, b => n2643, outb => n2692); U3820 : xor2 port map( a => n5149, b => n2646, outb => n2695); U3821 : xor2 port map( a => n5150, b => n2649, outb => n2698); U3822 : xor2 port map( a => n5151, b => n2652, outb => n2700); U3823 : xor2 port map( a => n5152, b => n2655, outb => n364); U3824 : xor2 port map( a => n5153, b => n2661, outb => n2706); U3825 : xor2 port map( a => n5154, b => n2663, outb => n2709); U3826 : xor2 port map( a => n5155, b => n2666, outb => n2712); U3827 : xor2 port map( a => n5156, b => n2669, outb => n2715); U3828 : xor2 port map( a => n5157, b => n2673, outb => n2721); U3829 : xor2 port map( a => n5158, b => n2675, outb => n2724); U3830 : xor2 port map( a => n5159, b => n2678, outb => n2727); U3831 : xor2 port map( a => n5160, b => n2681, outb => n2730); U3832 : xor2 port map( a => n5161, b => n2684, outb => n2733); U3833 : xor2 port map( a => n5162, b => n2687, outb => n2736); U3834 : xor2 port map( a => n5163, b => n2690, outb => n2739); U3835 : xor2 port map( a => n5164, b => n2693, outb => n2741); U3836 : xor2 port map( a => n5165, b => n2696, outb => n368); U3837 : xor2 port map( a => n5166, b => n2702, outb => n2747); U3838 : xor2 port map( a => n5167, b => n2704, outb => n2750); U3839 : xor2 port map( a => n5168, b => n2707, outb => n2753); U3840 : xor2 port map( a => n5169, b => n2710, outb => n2756); U3841 : xor2 port map( a => n5170, b => n2713, outb => n2759); U3842 : xor2 port map( a => n5171, b => n2717, outb => n2765); U3843 : xor2 port map( a => n5172, b => n2719, outb => n2768); U3844 : xor2 port map( a => n5173, b => n2722, outb => n2771); U3845 : xor2 port map( a => n5174, b => n2725, outb => n2774); U3846 : xor2 port map( a => n5175, b => n2728, outb => n2777); U3847 : xor2 port map( a => n5176, b => n2731, outb => n2780); U3848 : xor2 port map( a => n5177, b => n2734, outb => n2782); U3849 : xor2 port map( a => n5178, b => n2737, outb => n372); U3850 : xor2 port map( a => n5179, b => n2743, outb => n2788); U3851 : xor2 port map( a => n5180, b => n2745, outb => n2791); U3852 : xor2 port map( a => n5181, b => n2748, outb => n2794); U3853 : xor2 port map( a => n5182, b => n2751, outb => n2797); U3854 : xor2 port map( a => n5183, b => n2754, outb => n2800); U3855 : xor2 port map( a => n5184, b => n2757, outb => n2803); U3856 : xor2 port map( a => n5185, b => n2761, outb => n2809); U3857 : xor2 port map( a => n5186, b => n2763, outb => n2812); U3858 : xor2 port map( a => n5187, b => n2766, outb => n2815); U3859 : xor2 port map( a => n5188, b => n2769, outb => n2818); U3860 : xor2 port map( a => n5189, b => n2772, outb => n2821); U3861 : xor2 port map( a => n5190, b => n2775, outb => n2824); U3862 : xor2 port map( a => n5191, b => n2778, outb => n377); U3863 : xor2 port map( a => n5192, b => n2784, outb => n4158); U3864 : xor2 port map( a => n5193, b => n2786, outb => n4162); U3865 : xor2 port map( a => n5194, b => n2789, outb => n4166); U3866 : xor2 port map( a => n5195, b => n2792, outb => n4170); U3867 : xor2 port map( a => n5196, b => n2795, outb => n4174); U3868 : xor2 port map( a => n5197, b => n2798, outb => n4178); U3869 : inv port map( inb => n2822, outb => n5090); U3870 : xor2 port map( a => n5198, b => n2801, outb => n379); U3871 : xor2 port map( a => n5199, b => n2822, outb => n383); U3872 : xor2 port map( a => n3894, b => mult_125_G3_ab_2_14_port, outb => n2539); U3873 : xor2 port map( a => n3895, b => n3896, outb => n5108); U3874 : xor2 port map( a => n3897, b => n3898, outb => n5109); U3875 : xor2 port map( a => n3899, b => n3900, outb => n5110); U3876 : xor2 port map( a => n3901, b => n3902, outb => n5111); U3877 : xor2 port map( a => n3903, b => n3904, outb => n5112); U3878 : xor2 port map( a => mult_125_G3_ab_13_15_port, b => mult_125_G3_ab_14_14_port, outb => n5113); U3879 : xor2 port map( a => n3905, b => n837, outb => n2542); U3880 : xor2 port map( a => mult_125_G3_ab_3_13_port, b => n841, outb => n5114); U3881 : xor2 port map( a => mult_125_G3_ab_4_13_port, b => n843, outb => n2544); U3882 : xor2 port map( a => mult_125_G3_ab_5_13_port, b => n845, outb => n2547); U3883 : xor2 port map( a => mult_125_G3_ab_6_13_port, b => n847, outb => n2550); U3884 : xor2 port map( a => n3912, b => n3910, outb => n2553); U3885 : xor2 port map( a => mult_125_G3_ab_8_13_port, b => n851, outb => n2556); U3886 : xor2 port map( a => n3915, b => n3913, outb => n2559); U3887 : xor2 port map( a => mult_125_G3_ab_10_13_port, b => n855, outb => n2562); U3888 : xor2 port map( a => n3918, b => n3916, outb => n2565); U3889 : xor2 port map( a => mult_125_G3_ab_12_13_port, b => n859, outb => n2568); U3890 : xor2 port map( a => n3921, b => n3919, outb => n2571); U3891 : xor2 port map( a => mult_125_G3_ab_14_13_port, b => n863, outb => n2574); U3892 : xor2 port map( a => mult_125_G3_ab_15_13_port, b => n3922, outb => n2576); U3893 : xor2 port map( a => n868, b => mult_125_G3_ab_2_12_port, outb => n2580); U3894 : xor2 port map( a => n3926, b => n3924, outb => n5115); U3895 : xor2 port map( a => mult_125_G3_ab_4_12_port, b => n872, outb => n2582); U3896 : xor2 port map( a => mult_125_G3_ab_5_12_port, b => n3927, outb => n5116); U3897 : xor2 port map( a => n3931, b => n3929, outb => n5117); U3898 : xor2 port map( a => mult_125_G3_ab_7_12_port, b => n878, outb => n5118); U3899 : xor2 port map( a => n3934, b => n3932, outb => n5119); U3900 : xor2 port map( a => mult_125_G3_ab_9_12_port, b => n882, outb => n5120); U3901 : xor2 port map( a => n3937, b => n3935, outb => n5121); U3902 : xor2 port map( a => mult_125_G3_ab_11_12_port, b => n886, outb => n5122); U3903 : xor2 port map( a => n3940, b => n3938, outb => n5123); U3904 : xor2 port map( a => mult_125_G3_ab_13_12_port, b => n890, outb => n5124); U3905 : xor2 port map( a => n3943, b => n3941, outb => n5125); U3906 : xor2 port map( a => n5200, b => n894, outb => n5126); U3907 : xor2 port map( a => n897, b => mult_125_G3_ab_2_11_port, outb => n2586); U3908 : xor2 port map( a => mult_125_G3_ab_3_11_port, b => n900, outb => n5127); U3909 : xor2 port map( a => n3947, b => n3946, outb => n2588); U3910 : xor2 port map( a => mult_125_G3_ab_5_11_port, b => n904, outb => n5128); U3911 : xor2 port map( a => mult_125_G3_ab_6_11_port, b => n906, outb => n2591); U3912 : xor2 port map( a => n3952, b => n3951, outb => n2594); U3913 : xor2 port map( a => mult_125_G3_ab_8_11_port, b => n910, outb => n2597); U3914 : xor2 port map( a => n3955, b => n3953, outb => n2600); U3915 : xor2 port map( a => mult_125_G3_ab_10_11_port, b => n914, outb => n2603); U3916 : xor2 port map( a => n3958, b => n3956, outb => n2606); U3917 : xor2 port map( a => mult_125_G3_ab_12_11_port, b => n918, outb => n2609); U3918 : xor2 port map( a => n3961, b => n3959, outb => n2612); U3919 : xor2 port map( a => mult_125_G3_ab_14_11_port, b => n922, outb => n2615); U3920 : xor2 port map( a => n924, b => n925, outb => n2617); U3921 : xor2 port map( a => n928, b => mult_125_G3_ab_2_10_port, outb => n2621); U3922 : xor2 port map( a => n3965, b => n3963, outb => n5129); U3923 : xor2 port map( a => mult_125_G3_ab_4_10_port, b => n932, outb => n2623); U3924 : xor2 port map( a => n934, b => n935, outb => n5130); U3925 : xor2 port map( a => mult_125_G3_ab_6_10_port, b => n937, outb => n2626); U3926 : xor2 port map( a => mult_125_G3_ab_7_10_port, b => n939, outb => n5131); U3927 : xor2 port map( a => n3971, b => n3972, outb => n5132); U3928 : xor2 port map( a => mult_125_G3_ab_9_10_port, b => n943, outb => n5133); U3929 : xor2 port map( a => n3975, b => n3973, outb => n5134); U3930 : xor2 port map( a => mult_125_G3_ab_11_10_port, b => n947, outb => n5135); U3931 : xor2 port map( a => n3978, b => n3976, outb => n5136); U3932 : xor2 port map( a => mult_125_G3_ab_13_10_port, b => n951, outb => n5137); U3933 : xor2 port map( a => n3981, b => n3979, outb => n5138); U3934 : xor2 port map( a => n5201, b => n955, outb => n5139); U3935 : xor2 port map( a => n958, b => mult_125_G3_ab_2_9_port, outb => n2630); U3936 : xor2 port map( a => n3984, b => n3982, outb => n5140); U3937 : xor2 port map( a => mult_125_G3_ab_4_9_port, b => n962, outb => n2632); U3938 : xor2 port map( a => mult_125_G3_ab_5_9_port, b => n964, outb => n5141); U3939 : xor2 port map( a => mult_125_G3_ab_6_9_port, b => n966, outb => n2635); U3940 : xor2 port map( a => mult_125_G3_ab_7_9_port, b => n968, outb => n5142); U3941 : xor2 port map( a => n3992, b => n3990, outb => n2638); U3942 : xor2 port map( a => n3994, b => n3993, outb => n2641); U3943 : xor2 port map( a => mult_125_G3_ab_10_9_port, b => n974, outb => n2644); U3944 : xor2 port map( a => n3997, b => n3995, outb => n2647); U3945 : xor2 port map( a => mult_125_G3_ab_12_9_port, b => n978, outb => n2650); U3946 : xor2 port map( a => n4000, b => n3998, outb => n2653); U3947 : xor2 port map( a => mult_125_G3_ab_14_9_port, b => n982, outb => n2656); U3948 : xor2 port map( a => n984, b => n985, outb => n2658); U3949 : xor2 port map( a => n988, b => mult_125_G3_ab_2_8_port, outb => n2662); U3950 : xor2 port map( a => n4004, b => n4002, outb => n5143); U3951 : xor2 port map( a => n4006, b => n992, outb => n2664); U3952 : xor2 port map( a => n4008, b => n4007, outb => n5144); U3953 : xor2 port map( a => mult_125_G3_ab_6_8_port, b => n996, outb => n2667); U3954 : xor2 port map( a => n4011, b => n4009, outb => n5145); U3955 : xor2 port map( a => mult_125_G3_ab_8_8_port, b => n1000, outb => n2670); U3956 : xor2 port map( a => mult_125_G3_ab_9_8_port, b => n1002, outb => n5146); U3957 : xor2 port map( a => n4015, b => n4016, outb => n5147); U3958 : xor2 port map( a => mult_125_G3_ab_11_8_port, b => n1006, outb => n5148); U3959 : xor2 port map( a => n4019, b => n4017, outb => n5149); U3960 : xor2 port map( a => mult_125_G3_ab_13_8_port, b => n1010, outb => n5150); U3961 : xor2 port map( a => n4022, b => n4020, outb => n5151); U3962 : xor2 port map( a => n5202, b => n1014, outb => n5152); U3963 : xor2 port map( a => n1017, b => mult_125_G3_ab_2_7_port, outb => n2674); U3964 : xor2 port map( a => mult_125_G3_ab_3_7_port, b => n1020, outb => n5153); U3965 : xor2 port map( a => n4026, b => n4025, outb => n2676); U3966 : xor2 port map( a => mult_125_G3_ab_5_7_port, b => n1024, outb => n5154); U3967 : xor2 port map( a => n4029, b => n4027, outb => n2679); U3968 : xor2 port map( a => mult_125_G3_ab_7_7_port, b => n1028, outb => n5155); U3969 : xor2 port map( a => n4032, b => n4030, outb => n2682); U3970 : xor2 port map( a => mult_125_G3_ab_9_7_port, b => n1032, outb => n5156); U3971 : xor2 port map( a => n4035, b => n4033, outb => n2685); U3972 : xor2 port map( a => n4037, b => n4036, outb => n2688); U3973 : xor2 port map( a => mult_125_G3_ab_12_7_port, b => n1038, outb => n2691); U3974 : xor2 port map( a => n4040, b => n4038, outb => n2694); U3975 : xor2 port map( a => mult_125_G3_ab_14_7_port, b => n1042, outb => n2697); U3976 : xor2 port map( a => n1044, b => n1045, outb => n2699); U3977 : xor2 port map( a => n1048, b => mult_125_G3_ab_2_6_port, outb => n2703); U3978 : xor2 port map( a => n4044, b => n4042, outb => n5157); U3979 : xor2 port map( a => mult_125_G3_ab_4_6_port, b => n1052, outb => n2705); U3980 : xor2 port map( a => n1054, b => n1055, outb => n5158); U3981 : xor2 port map( a => mult_125_G3_ab_6_6_port, b => n1057, outb => n2708); U3982 : xor2 port map( a => n4049, b => n4047, outb => n5159); U3983 : xor2 port map( a => mult_125_G3_ab_8_6_port, b => n1061, outb => n2711); U3984 : xor2 port map( a => n1063, b => n1064, outb => n5160); U3985 : xor2 port map( a => mult_125_G3_ab_10_6_port, b => n1066, outb => n2714); U3986 : xor2 port map( a => mult_125_G3_ab_11_6_port, b => n1068, outb => n5161); U3987 : xor2 port map( a => n4055, b => n4056, outb => n5162); U3988 : xor2 port map( a => mult_125_G3_ab_13_6_port, b => n1072, outb => n5163); U3989 : xor2 port map( a => n4059, b => n4057, outb => n5164); U3990 : xor2 port map( a => n5203, b => n1076, outb => n5165); U3991 : xor2 port map( a => n1079, b => mult_125_G3_ab_2_5_port, outb => n2718); U3992 : xor2 port map( a => mult_125_G3_ab_3_5_port, b => n1082, outb => n5166); U3993 : xor2 port map( a => mult_125_G3_ab_4_5_port, b => n1084, outb => n2720); U3994 : xor2 port map( a => mult_125_G3_ab_5_5_port, b => n1086, outb => n5167); U3995 : xor2 port map( a => n1088, b => n1089, outb => n2723); U3996 : xor2 port map( a => mult_125_G3_ab_7_5_port, b => n1091, outb => n5168); U3997 : xor2 port map( a => mult_125_G3_ab_8_5_port, b => n1093, outb => n2726); U3998 : xor2 port map( a => mult_125_G3_ab_9_5_port, b => n1095, outb => n5169); U3999 : xor2 port map( a => n4071, b => n4069, outb => n2729); U4000 : xor2 port map( a => mult_125_G3_ab_11_5_port, b => n1099, outb => n5170); U4001 : xor2 port map( a => n4074, b => n4072, outb => n2732); U4002 : xor2 port map( a => n4076, b => n1103, outb => n2735); U4003 : xor2 port map( a => mult_125_G3_ab_14_5_port, b => n1105, outb => n2738); U4004 : xor2 port map( a => n1107, b => n1108, outb => n2740); U4005 : xor2 port map( a => n1111, b => mult_125_G3_ab_2_4_port, outb => n2744); U4006 : xor2 port map( a => n4080, b => n4078, outb => n5171); U4007 : xor2 port map( a => mult_125_G3_ab_4_4_port, b => n1115, outb => n2746); U4008 : xor2 port map( a => n1117, b => n1118, outb => n5172); U4009 : xor2 port map( a => mult_125_G3_ab_6_4_port, b => n1120, outb => n2749); U4010 : xor2 port map( a => n1122, b => n1123, outb => n5173); U4011 : xor2 port map( a => mult_125_G3_ab_8_4_port, b => n1125, outb => n2752); U4012 : xor2 port map( a => mult_125_G3_ab_9_4_port, b => n1127, outb => n5174); U4013 : xor2 port map( a => mult_125_G3_ab_10_4_port, b => n1129, outb => n2755); U4014 : xor2 port map( a => n1131, b => n1132, outb => n5175); U4015 : xor2 port map( a => mult_125_G3_ab_12_4_port, b => n1134, outb => n2758); U4016 : xor2 port map( a => mult_125_G3_ab_13_4_port, b => n1136, outb => n5176); U4017 : xor2 port map( a => mult_125_G3_ab_14_4_port, b => n1138, outb => n5177); U4018 : xor2 port map( a => mult_125_G3_ab_15_4_port, b => n1141, outb => n5178); U4019 : xor2 port map( a => n1144, b => mult_125_G3_ab_2_3_port, outb => n2762); U4020 : xor2 port map( a => mult_125_G3_ab_3_3_port, b => n1147, outb => n5179); U4021 : xor2 port map( a => mult_125_G3_ab_4_3_port, b => n1149, outb => n2764); U4022 : xor2 port map( a => mult_125_G3_ab_5_3_port, b => n1151, outb => n5180); U4023 : xor2 port map( a => mult_125_G3_ab_6_3_port, b => n1153, outb => n2767); U4024 : xor2 port map( a => mult_125_G3_ab_7_3_port, b => n1155, outb => n5181); U4025 : xor2 port map( a => mult_125_G3_ab_8_3_port, b => n1157, outb => n2770); U4026 : xor2 port map( a => mult_125_G3_ab_9_3_port, b => n1159, outb => n5182); U4027 : xor2 port map( a => mult_125_G3_ab_10_3_port, b => n1161, outb => n2773); U4028 : xor2 port map( a => mult_125_G3_ab_11_3_port, b => n1163, outb => n5183); U4029 : xor2 port map( a => n4109, b => n4107, outb => n2776); U4030 : xor2 port map( a => mult_125_G3_ab_13_3_port, b => n1167, outb => n5184); U4031 : xor2 port map( a => mult_125_G3_ab_14_3_port, b => n1169, outb => n2779); U4032 : xor2 port map( a => mult_125_G3_ab_15_3_port, b => n1171, outb => n2781); U4033 : xor2 port map( a => n1174, b => mult_125_G3_ab_2_2_port, outb => n2785); U4034 : xor2 port map( a => n4115, b => n4113, outb => n5185); U4035 : xor2 port map( a => mult_125_G3_ab_4_2_port, b => n1178, outb => n2787); U4036 : xor2 port map( a => mult_125_G3_ab_5_2_port, b => n1180, outb => n5186); U4037 : xor2 port map( a => mult_125_G3_ab_6_2_port, b => n1182, outb => n2790); U4038 : xor2 port map( a => n1184, b => n1185, outb => n5187); U4039 : xor2 port map( a => mult_125_G3_ab_8_2_port, b => n1187, outb => n2793); U4040 : xor2 port map( a => mult_125_G3_ab_9_2_port, b => n1189, outb => n5188); U4041 : xor2 port map( a => mult_125_G3_ab_10_2_port, b => n1191, outb => n2796); U4042 : xor2 port map( a => mult_125_G3_ab_11_2_port, b => n1193, outb => n5189); U4043 : xor2 port map( a => mult_125_G3_ab_12_2_port, b => n1195, outb => n2799); U4044 : xor2 port map( a => mult_125_G3_ab_13_2_port, b => n1197, outb => n5190); U4045 : xor2 port map( a => mult_125_G3_ab_14_2_port, b => n1199, outb => n2802); U4046 : xor2 port map( a => n5087, b => n4130, outb => n5191); U4047 : xor2 port map( a => n4133, b => mult_125_G3_ab_2_1_port, outb => n2806); U4048 : xor2 port map( a => n4134, b => n4132, outb => n5192); U4049 : xor2 port map( a => mult_125_G3_ab_4_1_port, b => n4136, outb => n2808); U4050 : xor2 port map( a => mult_125_G3_ab_5_1_port, b => n1210, outb => n5204); U4051 : xor2 port map( a => n4139, b => n1212, outb => n2811); U4052 : xor2 port map( a => n5205, b => n1214, outb => n5194); U4053 : xor2 port map( a => mult_125_G3_ab_8_1_port, b => n4140, outb => n2814); U4054 : xor2 port map( a => n5206, b => n1218, outb => n5195); U4055 : xor2 port map( a => n4145, b => n1220, outb => n2817); U4056 : xor2 port map( a => n5207, b => n1222, outb => n5196); U4057 : xor2 port map( a => n4148, b => n1224, outb => n2820); U4058 : xor2 port map( a => n5208, b => n1226, outb => n5197); U4059 : xor2 port map( a => n4151, b => n4149, outb => n2823); U4060 : xor2 port map( a => n5209, b => n1230, outb => n5198); U4061 : xor2 port map( a => mult_125_G3_ab_15_0_port, b => n1258, outb => n5199); U4062 : xor2 port map( a => mult_125_G3_ab_11_0_port, b => n1250, outb => n2825); U4063 : xor2 port map( a => mult_125_G3_ab_9_0_port, b => n1246, outb => n2826); U4064 : xor2 port map( a => mult_125_G3_ab_7_0_port, b => n1242, outb => n2827); U4065 : xor2 port map( a => mult_125_G3_ab_5_0_port, b => n1238, outb => n2828); U4066 : xor2 port map( a => mult_125_G3_ab_3_0_port, b => n1234, outb => n2829); U4067 : xor2 port map( a => n380, b => mult_125_G3_ZA, outb => n2830); U4068 : xor2 port map( a => mult_125_G3_ab_13_0_port, b => n1254, outb => n2831); U4069 : xor2 port map( a => n4774, b => adder_mem_array_3_26_port, outb => n3429); U4070 : xor2 port map( a => n4772, b => adder_mem_array_3_24_port, outb => n3433); U4071 : xor2 port map( a => n4770, b => adder_mem_array_3_22_port, outb => n3437); U4072 : xor2 port map( a => n4768, b => adder_mem_array_3_20_port, outb => n3441); U4073 : xor2 port map( a => n4766, b => adder_mem_array_3_18_port, outb => n3445); U4074 : xor2 port map( a => n4764, b => adder_mem_array_3_16_port, outb => n3452); U4075 : xor2 port map( a => n4762, b => adder_mem_array_3_14_port, outb => n3456); U4076 : xor2 port map( a => n4760, b => adder_mem_array_3_12_port, outb => n3460); U4077 : xor2 port map( a => n4758, b => adder_mem_array_3_10_port, outb => n3464); U4078 : xor2 port map( a => n4756, b => adder_mem_array_3_8_port, outb => n3468); U4079 : xor2 port map( a => n4754, b => adder_mem_array_3_6_port, outb => n3474); U4080 : xor2 port map( a => n4752, b => adder_mem_array_3_4_port, outb => n3478); U4081 : xor2 port map( a => n4750, b => adder_mem_array_3_2_port, outb => n3482); U4082 : xor2 port map( a => n5107, b => adder_mem_array_3_32_port, outb => n3599); U4083 : xor2 port map( a => n4840, b => adder_mem_array_3_30_port, outb => n3601); U4084 : xor2 port map( a => n4838, b => adder_mem_array_3_28_port, outb => n3605); U4085 : oai22 port map( a => n5211, b => n5212, c => n1260, d => n4179, outb => n5210); U4086 : aoi22 port map( a => mult_125_G2_ab_2_15_port, b => mult_125_G2_ab_3_14_port, c => n5210, d => n5214, outb => n5213); U4087 : oai22 port map( a => n4180, b => n4181, c => n5213, d => n1262, outb => n5215); U4088 : aoi22 port map( a => mult_125_G2_ab_4_15_port, b => mult_125_G2_ab_5_14_port, c => n5215, d => n5217, outb => n5216); U4089 : oai22 port map( a => n4182, b => n4183, c => n5216, d => n1264, outb => n5218); U4090 : aoi22 port map( a => mult_125_G2_ab_6_15_port, b => mult_125_G2_ab_7_14_port, c => n5218, d => n5220, outb => n5219); U4091 : oai22 port map( a => n4184, b => n4185, c => n5219, d => n1266, outb => n5221); U4092 : aoi22 port map( a => mult_125_G2_ab_8_15_port, b => mult_125_G2_ab_9_14_port, c => n5221, d => n5223, outb => n5222); U4093 : oai22 port map( a => n4186, b => n4187, c => n5222, d => n1268, outb => n5224); U4094 : aoi22 port map( a => mult_125_G2_ab_10_15_port, b => mult_125_G2_ab_11_14_port, c => n5224, d => n5226, outb => n5225); U4095 : oai22 port map( a => n4188, b => n4189, c => n5225, d => n1270, outb => n5227); U4096 : aoi22 port map( a => mult_125_G2_ab_12_15_port, b => mult_125_G2_ab_13_14_port, c => n5227, d => n5229, outb => n5228); U4097 : aoi22 port map( a => mult_125_G2_ab_13_15_port, b => mult_125_G2_ab_14_14_port, c => n5231, d => n5232, outb => n5230); U4098 : aoi22 port map( a => mult_125_G2_ab_14_15_port, b => mult_125_G2_ab_15_14_port, c => n5233, d => n5234, outb => n313); U4099 : inv port map( inb => n4207, outb => n1303); U4100 : aoi22 port map( a => n1303, b => mult_125_G2_ab_15_13_port, c => n5235, d => n2874, outb => n315); U4101 : aoi22 port map( a => n1332, b => mult_125_G2_ab_15_12_port, c => n5236, d => n2870, outb => n317); U4102 : oai22 port map( a => n1363, b => n1362, c => n5238, d => n2915, outb => n5237); U4103 : inv port map( inb => n1379, outb => n4257); U4104 : aoi22 port map( a => n1393, b => mult_125_G2_ab_15_10_port, c => n5239, d => n2911, outb => n321); U4105 : oai22 port map( a => n1423, b => n1422, c => n5241, d => n2956, outb => n5240); U4106 : inv port map( inb => n1442, outb => n4301); U4107 : aoi22 port map( a => n1452, b => mult_125_G2_ab_15_8_port, c => n5242, d => n2952, outb => n325); U4108 : oai22 port map( a => n1483, b => n1482, c => n5244, d => n2997, outb => n5243); U4109 : inv port map( inb => n1508, outb => n4341); U4110 : aoi22 port map( a => n1514, b => mult_125_G2_ab_15_6_port, c => n5245, d => n2993, outb => n329); U4111 : oai22 port map( a => n1546, b => n1545, c => n5247, d => n3038, outb => n5246); U4112 : aoi22 port map( a => n5248, b => mult_125_G2_ab_15_4_port, c => n1577, d => n3034, outb => n333); U4113 : aoi22 port map( a => n1609, b => mult_125_G2_ab_15_3_port, c => n5249, d => n3079, outb => n335); U4114 : oai22 port map( a => n4415, b => n5250, c => n1638, d => n3075, outb => n338); U4115 : aoi22 port map( a => n1668, b => mult_125_G2_ab_15_1_port, c => n5251, d => n3098, outb => n340); U4116 : aoi22 port map( a => n1696, b => mult_125_G2_ab_15_0_port, c => n5252, d => n5253, outb => n342); U4117 : aoi22 port map( a => adder_mem_array_2_1_port, b => n2167, c => n5254, d => n3484, outb => n3544); U4118 : oai22 port map( a => n4780, b => n4781, c => n3544, d => n2168, outb => n3541); U4119 : aoi22 port map( a => multiplier_sigs_1_3_port, b => adder_mem_array_2_3_port, c => n3541, d => n5255, outb => n3540); U4120 : oai22 port map( a => n4782, b => n4783, c => n3540, d => n2170, outb => n3537); U4121 : aoi22 port map( a => multiplier_sigs_1_5_port, b => adder_mem_array_2_5_port, c => n3537, d => n5256, outb => n3536); U4122 : oai22 port map( a => n4784, b => n4785, c => n3536, d => n2172, outb => n3533); U4123 : aoi22 port map( a => multiplier_sigs_1_7_port, b => adder_mem_array_2_7_port, c => n3533, d => n5257, outb => n3532); U4124 : oai22 port map( a => n4786, b => n4787, c => n3532, d => n2174, outb => n3529); U4125 : aoi22 port map( a => multiplier_sigs_1_9_port, b => adder_mem_array_2_9_port, c => n3529, d => n5258, outb => n3528); U4126 : oai22 port map( a => n4788, b => n4789, c => n3528, d => n2176, outb => n3525); U4127 : aoi22 port map( a => multiplier_sigs_1_11_port, b => adder_mem_array_2_11_port, c => n3525, d => n5259, outb => n3524); U4128 : oai22 port map( a => n4790, b => n4791, c => n3524, d => n2178, outb => n3521); U4129 : aoi22 port map( a => multiplier_sigs_1_13_port, b => adder_mem_array_2_13_port, c => n3521, d => n5260, outb => n3520); U4130 : oai22 port map( a => n4792, b => n4793, c => n3520, d => n2180, outb => n3517); U4131 : aoi22 port map( a => multiplier_sigs_1_15_port, b => adder_mem_array_2_15_port, c => n3517, d => n5261, outb => n3516); U4132 : oai22 port map( a => n4794, b => n4795, c => n3516, d => n2182, outb => n3513); U4133 : aoi22 port map( a => multiplier_sigs_1_17_port, b => adder_mem_array_2_17_port, c => n3513, d => n5262, outb => n3512); U4134 : oai22 port map( a => n4796, b => n4797, c => n3512, d => n2184, outb => n3509); U4135 : aoi22 port map( a => multiplier_sigs_1_19_port, b => adder_mem_array_2_19_port, c => n3509, d => n5263, outb => n3508); U4136 : oai22 port map( a => n4798, b => n4799, c => n3508, d => n2186, outb => n3505); U4137 : aoi22 port map( a => multiplier_sigs_1_21_port, b => adder_mem_array_2_21_port, c => n3505, d => n5264, outb => n3504); U4138 : oai22 port map( a => n4800, b => n4801, c => n3504, d => n2188, outb => n3501); U4139 : aoi22 port map( a => multiplier_sigs_1_23_port, b => adder_mem_array_2_23_port, c => n3501, d => n5265, outb => n3500); U4140 : oai22 port map( a => n4802, b => n4803, c => n3500, d => n2190, outb => n3497); U4141 : aoi22 port map( a => multiplier_sigs_1_25_port, b => adder_mem_array_2_25_port, c => n3497, d => n5266, outb => n3496); U4142 : oai22 port map( a => n4804, b => n4805, c => n3496, d => n2192, outb => n3493); U4143 : aoi22 port map( a => multiplier_sigs_1_27_port, b => adder_mem_array_2_27_port, c => n3493, d => n5267, outb => n3492); U4144 : oai22 port map( a => n4806, b => n4807, c => n3492, d => n2194, outb => n3489); U4145 : aoi22 port map( a => multiplier_sigs_1_29_port, b => adder_mem_array_2_29_port, c => n3489, d => n5268, outb => n3488); U4146 : oai22 port map( a => n4808, b => n4809, c => n3488, d => n2196, outb => n2199); U4147 : nand2 port map( a => n5269, b => n5270, outb => n2198); U4148 : xor2 port map( a => n5210, b => n4887, outb => n2842); U4149 : xor2 port map( a => n5271, b => n5213, outb => n2845); U4150 : xor2 port map( a => n5215, b => n4888, outb => n2848); U4151 : xor2 port map( a => n5272, b => n5216, outb => n2851); U4152 : xor2 port map( a => n5218, b => n4889, outb => n2854); U4153 : xor2 port map( a => n5273, b => n5219, outb => n2857); U4154 : xor2 port map( a => n5221, b => n4890, outb => n2860); U4155 : xor2 port map( a => n5274, b => n5222, outb => n2863); U4156 : xor2 port map( a => n5224, b => n4891, outb => n2866); U4157 : xor2 port map( a => n5275, b => n5225, outb => n2869); U4158 : xor2 port map( a => n5227, b => n4892, outb => n2872); U4159 : xor2 port map( a => n5276, b => n5231, outb => n2874); U4160 : xor2 port map( a => n5230, b => n4893, outb => n316); U4161 : xor2 port map( a => n5277, b => n2835, outb => n2880); U4162 : xor2 port map( a => n5278, b => n2838, outb => n2886); U4163 : xor2 port map( a => n5279, b => n2840, outb => n2889); U4164 : xor2 port map( a => n5280, b => n2843, outb => n2892); U4165 : xor2 port map( a => n5281, b => n2846, outb => n2895); U4166 : xor2 port map( a => n5282, b => n2849, outb => n2898); U4167 : xor2 port map( a => n5283, b => n2852, outb => n2901); U4168 : xor2 port map( a => n5284, b => n2855, outb => n2904); U4169 : xor2 port map( a => n5285, b => n2858, outb => n2907); U4170 : xor2 port map( a => n5286, b => n2861, outb => n2910); U4171 : xor2 port map( a => n5287, b => n2864, outb => n2913); U4172 : xor2 port map( a => n5288, b => n2867, outb => n2915); U4173 : xor2 port map( a => n5289, b => n2870, outb => n320); U4174 : xor2 port map( a => n5290, b => n2876, outb => n2921); U4175 : xor2 port map( a => n5291, b => n2878, outb => n2924); U4176 : xor2 port map( a => n5292, b => n2882, outb => n2930); U4177 : xor2 port map( a => n5293, b => n2884, outb => n2933); U4178 : xor2 port map( a => n5294, b => n2887, outb => n2936); U4179 : xor2 port map( a => n5295, b => n2890, outb => n2939); U4180 : xor2 port map( a => n5296, b => n2893, outb => n2942); U4181 : xor2 port map( a => n5297, b => n2896, outb => n2945); U4182 : xor2 port map( a => n5298, b => n2899, outb => n2948); U4183 : xor2 port map( a => n5299, b => n2902, outb => n2951); U4184 : xor2 port map( a => n5300, b => n2905, outb => n2954); U4185 : xor2 port map( a => n5301, b => n2908, outb => n2956); U4186 : xor2 port map( a => n5302, b => n2911, outb => n324); U4187 : xor2 port map( a => n5303, b => n2917, outb => n2962); U4188 : xor2 port map( a => n5304, b => n2919, outb => n2965); U4189 : xor2 port map( a => n5305, b => n2922, outb => n2968); U4190 : xor2 port map( a => n5306, b => n2926, outb => n2974); U4191 : xor2 port map( a => n5307, b => n2928, outb => n2977); U4192 : xor2 port map( a => n5308, b => n2931, outb => n2980); U4193 : xor2 port map( a => n5309, b => n2934, outb => n2983); U4194 : xor2 port map( a => n5310, b => n2937, outb => n2986); U4195 : xor2 port map( a => n5311, b => n2940, outb => n2989); U4196 : xor2 port map( a => n5312, b => n2943, outb => n2992); U4197 : xor2 port map( a => n5313, b => n2946, outb => n2995); U4198 : xor2 port map( a => n5314, b => n2949, outb => n2997); U4199 : xor2 port map( a => n5315, b => n2952, outb => n328); U4200 : xor2 port map( a => n5316, b => n2958, outb => n3003); U4201 : xor2 port map( a => n5317, b => n2960, outb => n3006); U4202 : xor2 port map( a => n5318, b => n2963, outb => n3009); U4203 : xor2 port map( a => n5319, b => n2966, outb => n3012); U4204 : xor2 port map( a => n5320, b => n2970, outb => n3018); U4205 : xor2 port map( a => n5321, b => n2972, outb => n3021); U4206 : xor2 port map( a => n5322, b => n2975, outb => n3024); U4207 : xor2 port map( a => n5323, b => n2978, outb => n3027); U4208 : xor2 port map( a => n5324, b => n2981, outb => n3030); U4209 : xor2 port map( a => n5325, b => n2984, outb => n3033); U4210 : xor2 port map( a => n5326, b => n2987, outb => n3036); U4211 : xor2 port map( a => n5327, b => n2990, outb => n3038); U4212 : xor2 port map( a => n5328, b => n2993, outb => n332); U4213 : xor2 port map( a => n5329, b => n2999, outb => n3044); U4214 : xor2 port map( a => n5330, b => n3001, outb => n3047); U4215 : xor2 port map( a => n5331, b => n3004, outb => n3050); U4216 : xor2 port map( a => n5332, b => n3007, outb => n3053); U4217 : xor2 port map( a => n5333, b => n3010, outb => n3056); U4218 : xor2 port map( a => n5334, b => n3014, outb => n3062); U4219 : xor2 port map( a => n5335, b => n3016, outb => n3065); U4220 : xor2 port map( a => n5336, b => n3019, outb => n3068); U4221 : xor2 port map( a => n5337, b => n3022, outb => n3071); U4222 : xor2 port map( a => n5338, b => n3025, outb => n3074); U4223 : xor2 port map( a => n5339, b => n3028, outb => n3077); U4224 : xor2 port map( a => n5340, b => n3031, outb => n3079); U4225 : xor2 port map( a => n5341, b => n3034, outb => n336); U4226 : xor2 port map( a => n5342, b => n3040, outb => n3085); U4227 : xor2 port map( a => n5343, b => n3042, outb => n3088); U4228 : xor2 port map( a => n5344, b => n3045, outb => n3091); U4229 : xor2 port map( a => n5345, b => n3048, outb => n3094); U4230 : xor2 port map( a => n5346, b => n3051, outb => n3097); U4231 : xor2 port map( a => n5347, b => n3054, outb => n3100); U4232 : xor2 port map( a => n5348, b => n3058, outb => n3106); U4233 : xor2 port map( a => n5349, b => n3060, outb => n3109); U4234 : xor2 port map( a => n5350, b => n3063, outb => n3112); U4235 : xor2 port map( a => n5351, b => n3066, outb => n3115); U4236 : xor2 port map( a => n5352, b => n3069, outb => n3118); U4237 : xor2 port map( a => n5353, b => n3072, outb => n3121); U4238 : xor2 port map( a => n5354, b => n3075, outb => n341); U4239 : xor2 port map( a => n5355, b => n3081, outb => n4443); U4240 : xor2 port map( a => n5356, b => n3083, outb => n4447); U4241 : xor2 port map( a => n5357, b => n3086, outb => n4451); U4242 : xor2 port map( a => n5358, b => n3089, outb => n4455); U4243 : xor2 port map( a => n5359, b => n3092, outb => n4459); U4244 : xor2 port map( a => n5360, b => n3095, outb => n4463); U4245 : inv port map( inb => n3119, outb => n5253); U4246 : xor2 port map( a => n5361, b => n3098, outb => n343); U4247 : xor2 port map( a => n5362, b => n3119, outb => n347); U4248 : xor2 port map( a => n4179, b => mult_125_G2_ab_2_14_port, outb => n2836); U4249 : xor2 port map( a => n4180, b => n4181, outb => n5271); U4250 : xor2 port map( a => n4182, b => n4183, outb => n5272); U4251 : xor2 port map( a => n4184, b => n4185, outb => n5273); U4252 : xor2 port map( a => n4186, b => n4187, outb => n5274); U4253 : xor2 port map( a => n4188, b => n4189, outb => n5275); U4254 : xor2 port map( a => mult_125_G2_ab_13_15_port, b => mult_125_G2_ab_14_14_port, outb => n5276); U4255 : xor2 port map( a => n4190, b => n1275, outb => n2839); U4256 : xor2 port map( a => mult_125_G2_ab_3_13_port, b => n1279, outb => n5277); U4257 : xor2 port map( a => mult_125_G2_ab_4_13_port, b => n1281, outb => n2841); U4258 : xor2 port map( a => mult_125_G2_ab_5_13_port, b => n1283, outb => n2844); U4259 : xor2 port map( a => mult_125_G2_ab_6_13_port, b => n1285, outb => n2847); U4260 : xor2 port map( a => n4197, b => n4195, outb => n2850); U4261 : xor2 port map( a => mult_125_G2_ab_8_13_port, b => n1289, outb => n2853); U4262 : xor2 port map( a => n4200, b => n4198, outb => n2856); U4263 : xor2 port map( a => mult_125_G2_ab_10_13_port, b => n1293, outb => n2859); U4264 : xor2 port map( a => n4203, b => n4201, outb => n2862); U4265 : xor2 port map( a => mult_125_G2_ab_12_13_port, b => n1297, outb => n2865); U4266 : xor2 port map( a => n4206, b => n4204, outb => n2868); U4267 : xor2 port map( a => mult_125_G2_ab_14_13_port, b => n1301, outb => n2871); U4268 : xor2 port map( a => mult_125_G2_ab_15_13_port, b => n4207, outb => n2873); U4269 : xor2 port map( a => n1306, b => mult_125_G2_ab_2_12_port, outb => n2877); U4270 : xor2 port map( a => n4211, b => n4209, outb => n5278); U4271 : xor2 port map( a => mult_125_G2_ab_4_12_port, b => n1310, outb => n2879); U4272 : xor2 port map( a => mult_125_G2_ab_5_12_port, b => n4212, outb => n5279); U4273 : xor2 port map( a => n4216, b => n4214, outb => n5280); U4274 : xor2 port map( a => mult_125_G2_ab_7_12_port, b => n1316, outb => n5281); U4275 : xor2 port map( a => n4219, b => n4217, outb => n5282); U4276 : xor2 port map( a => mult_125_G2_ab_9_12_port, b => n1320, outb => n5283); U4277 : xor2 port map( a => n4222, b => n4220, outb => n5284); U4278 : xor2 port map( a => mult_125_G2_ab_11_12_port, b => n1324, outb => n5285); U4279 : xor2 port map( a => n4225, b => n4223, outb => n5286); U4280 : xor2 port map( a => mult_125_G2_ab_13_12_port, b => n1328, outb => n5287); U4281 : xor2 port map( a => n4228, b => n4226, outb => n5288); U4282 : xor2 port map( a => n5363, b => n1332, outb => n5289); U4283 : xor2 port map( a => n1335, b => mult_125_G2_ab_2_11_port, outb => n2883); U4284 : xor2 port map( a => mult_125_G2_ab_3_11_port, b => n1338, outb => n5290); U4285 : xor2 port map( a => n4232, b => n4231, outb => n2885); U4286 : xor2 port map( a => mult_125_G2_ab_5_11_port, b => n1342, outb => n5291); U4287 : xor2 port map( a => mult_125_G2_ab_6_11_port, b => n1344, outb => n2888); U4288 : xor2 port map( a => n4237, b => n4236, outb => n2891); U4289 : xor2 port map( a => mult_125_G2_ab_8_11_port, b => n1348, outb => n2894); U4290 : xor2 port map( a => n4240, b => n4238, outb => n2897); U4291 : xor2 port map( a => mult_125_G2_ab_10_11_port, b => n1352, outb => n2900); U4292 : xor2 port map( a => n4243, b => n4241, outb => n2903); U4293 : xor2 port map( a => mult_125_G2_ab_12_11_port, b => n1356, outb => n2906); U4294 : xor2 port map( a => n4246, b => n4244, outb => n2909); U4295 : xor2 port map( a => mult_125_G2_ab_14_11_port, b => n1360, outb => n2912); U4296 : xor2 port map( a => n1362, b => n1363, outb => n2914); U4297 : xor2 port map( a => n1366, b => mult_125_G2_ab_2_10_port, outb => n2918); U4298 : xor2 port map( a => n4250, b => n4248, outb => n5292); U4299 : xor2 port map( a => mult_125_G2_ab_4_10_port, b => n1370, outb => n2920); U4300 : xor2 port map( a => n1372, b => n1373, outb => n5293); U4301 : xor2 port map( a => mult_125_G2_ab_6_10_port, b => n1375, outb => n2923); U4302 : xor2 port map( a => mult_125_G2_ab_7_10_port, b => n1377, outb => n5294); U4303 : xor2 port map( a => n4256, b => n4257, outb => n5295); U4304 : xor2 port map( a => mult_125_G2_ab_9_10_port, b => n1381, outb => n5296); U4305 : xor2 port map( a => n4260, b => n4258, outb => n5297); U4306 : xor2 port map( a => mult_125_G2_ab_11_10_port, b => n1385, outb => n5298); U4307 : xor2 port map( a => n4263, b => n4261, outb => n5299); U4308 : xor2 port map( a => mult_125_G2_ab_13_10_port, b => n1389, outb => n5300); U4309 : xor2 port map( a => n4266, b => n4264, outb => n5301); U4310 : xor2 port map( a => n5364, b => n1393, outb => n5302); U4311 : xor2 port map( a => n1396, b => mult_125_G2_ab_2_9_port, outb => n2927); U4312 : xor2 port map( a => n4269, b => n4267, outb => n5303); U4313 : xor2 port map( a => mult_125_G2_ab_4_9_port, b => n1400, outb => n2929); U4314 : xor2 port map( a => mult_125_G2_ab_5_9_port, b => n1402, outb => n5304); U4315 : xor2 port map( a => mult_125_G2_ab_6_9_port, b => n1404, outb => n2932); U4316 : xor2 port map( a => mult_125_G2_ab_7_9_port, b => n1406, outb => n5305); U4317 : xor2 port map( a => n4277, b => n4275, outb => n2935); U4318 : xor2 port map( a => n4279, b => n4278, outb => n2938); U4319 : xor2 port map( a => mult_125_G2_ab_10_9_port, b => n1412, outb => n2941); U4320 : xor2 port map( a => n4282, b => n4280, outb => n2944); U4321 : xor2 port map( a => mult_125_G2_ab_12_9_port, b => n1416, outb => n2947); U4322 : xor2 port map( a => n4285, b => n4283, outb => n2950); U4323 : xor2 port map( a => mult_125_G2_ab_14_9_port, b => n1420, outb => n2953); U4324 : xor2 port map( a => n1422, b => n1423, outb => n2955); U4325 : xor2 port map( a => n1426, b => mult_125_G2_ab_2_8_port, outb => n2959); U4326 : xor2 port map( a => n4289, b => n4287, outb => n5306); U4327 : xor2 port map( a => n4291, b => n1430, outb => n2961); U4328 : xor2 port map( a => n4293, b => n4292, outb => n5307); U4329 : xor2 port map( a => mult_125_G2_ab_6_8_port, b => n1434, outb => n2964); U4330 : xor2 port map( a => n4296, b => n4294, outb => n5308); U4331 : xor2 port map( a => mult_125_G2_ab_8_8_port, b => n1438, outb => n2967); U4332 : xor2 port map( a => mult_125_G2_ab_9_8_port, b => n1440, outb => n5309); U4333 : xor2 port map( a => n4300, b => n4301, outb => n5310); U4334 : xor2 port map( a => mult_125_G2_ab_11_8_port, b => n1444, outb => n5311); U4335 : xor2 port map( a => n4304, b => n4302, outb => n5312); U4336 : xor2 port map( a => mult_125_G2_ab_13_8_port, b => n1448, outb => n5313); U4337 : xor2 port map( a => n4307, b => n4305, outb => n5314); U4338 : xor2 port map( a => n5365, b => n1452, outb => n5315); U4339 : xor2 port map( a => n1455, b => mult_125_G2_ab_2_7_port, outb => n2971); U4340 : xor2 port map( a => mult_125_G2_ab_3_7_port, b => n1458, outb => n5316); U4341 : xor2 port map( a => n4311, b => n4310, outb => n2973); U4342 : xor2 port map( a => mult_125_G2_ab_5_7_port, b => n1462, outb => n5317); U4343 : xor2 port map( a => n4314, b => n4312, outb => n2976); U4344 : xor2 port map( a => mult_125_G2_ab_7_7_port, b => n1466, outb => n5318); U4345 : xor2 port map( a => n4317, b => n4315, outb => n2979); U4346 : xor2 port map( a => mult_125_G2_ab_9_7_port, b => n1470, outb => n5319); U4347 : xor2 port map( a => n4320, b => n4318, outb => n2982); U4348 : xor2 port map( a => n4322, b => n4321, outb => n2985); U4349 : xor2 port map( a => mult_125_G2_ab_12_7_port, b => n1476, outb => n2988); U4350 : xor2 port map( a => n4325, b => n4323, outb => n2991); U4351 : xor2 port map( a => mult_125_G2_ab_14_7_port, b => n1480, outb => n2994); U4352 : xor2 port map( a => n1482, b => n1483, outb => n2996); U4353 : xor2 port map( a => n1486, b => mult_125_G2_ab_2_6_port, outb => n3000); U4354 : xor2 port map( a => n4329, b => n4327, outb => n5320); U4355 : xor2 port map( a => mult_125_G2_ab_4_6_port, b => n1490, outb => n3002); U4356 : xor2 port map( a => n1492, b => n1493, outb => n5321); U4357 : xor2 port map( a => mult_125_G2_ab_6_6_port, b => n1495, outb => n3005); U4358 : xor2 port map( a => n4334, b => n4332, outb => n5322); U4359 : xor2 port map( a => mult_125_G2_ab_8_6_port, b => n1499, outb => n3008); U4360 : xor2 port map( a => n1501, b => n1502, outb => n5323); U4361 : xor2 port map( a => mult_125_G2_ab_10_6_port, b => n1504, outb => n3011); U4362 : xor2 port map( a => mult_125_G2_ab_11_6_port, b => n1506, outb => n5324); U4363 : xor2 port map( a => n4340, b => n4341, outb => n5325); U4364 : xor2 port map( a => mult_125_G2_ab_13_6_port, b => n1510, outb => n5326); U4365 : xor2 port map( a => n4344, b => n4342, outb => n5327); U4366 : xor2 port map( a => n5366, b => n1514, outb => n5328); U4367 : xor2 port map( a => n1517, b => mult_125_G2_ab_2_5_port, outb => n3015); U4368 : xor2 port map( a => mult_125_G2_ab_3_5_port, b => n1520, outb => n5329); U4369 : xor2 port map( a => mult_125_G2_ab_4_5_port, b => n1522, outb => n3017); U4370 : xor2 port map( a => mult_125_G2_ab_5_5_port, b => n1524, outb => n5330); U4371 : xor2 port map( a => n1526, b => n1527, outb => n3020); U4372 : xor2 port map( a => mult_125_G2_ab_7_5_port, b => n1529, outb => n5331); U4373 : xor2 port map( a => mult_125_G2_ab_8_5_port, b => n1531, outb => n3023); U4374 : xor2 port map( a => mult_125_G2_ab_9_5_port, b => n1533, outb => n5332); U4375 : xor2 port map( a => n4356, b => n4354, outb => n3026); U4376 : xor2 port map( a => mult_125_G2_ab_11_5_port, b => n1537, outb => n5333); U4377 : xor2 port map( a => n4359, b => n4357, outb => n3029); U4378 : xor2 port map( a => n4361, b => n1541, outb => n3032); U4379 : xor2 port map( a => mult_125_G2_ab_14_5_port, b => n1543, outb => n3035); U4380 : xor2 port map( a => n1545, b => n1546, outb => n3037); U4381 : xor2 port map( a => n1549, b => mult_125_G2_ab_2_4_port, outb => n3041); U4382 : xor2 port map( a => n4365, b => n4363, outb => n5334); U4383 : xor2 port map( a => mult_125_G2_ab_4_4_port, b => n1553, outb => n3043); U4384 : xor2 port map( a => n1555, b => n1556, outb => n5335); U4385 : xor2 port map( a => mult_125_G2_ab_6_4_port, b => n1558, outb => n3046); U4386 : xor2 port map( a => n1560, b => n1561, outb => n5336); U4387 : xor2 port map( a => mult_125_G2_ab_8_4_port, b => n1563, outb => n3049); U4388 : xor2 port map( a => mult_125_G2_ab_9_4_port, b => n1565, outb => n5337); U4389 : xor2 port map( a => mult_125_G2_ab_10_4_port, b => n1567, outb => n3052); U4390 : xor2 port map( a => n1569, b => n1570, outb => n5338); U4391 : xor2 port map( a => mult_125_G2_ab_12_4_port, b => n1572, outb => n3055); U4392 : xor2 port map( a => mult_125_G2_ab_13_4_port, b => n1574, outb => n5339); U4393 : xor2 port map( a => mult_125_G2_ab_14_4_port, b => n1576, outb => n5340); U4394 : xor2 port map( a => mult_125_G2_ab_15_4_port, b => n1579, outb => n5341); U4395 : xor2 port map( a => n1582, b => mult_125_G2_ab_2_3_port, outb => n3059); U4396 : xor2 port map( a => mult_125_G2_ab_3_3_port, b => n1585, outb => n5342); U4397 : xor2 port map( a => mult_125_G2_ab_4_3_port, b => n1587, outb => n3061); U4398 : xor2 port map( a => mult_125_G2_ab_5_3_port, b => n1589, outb => n5343); U4399 : xor2 port map( a => mult_125_G2_ab_6_3_port, b => n1591, outb => n3064); U4400 : xor2 port map( a => mult_125_G2_ab_7_3_port, b => n1593, outb => n5344); U4401 : xor2 port map( a => mult_125_G2_ab_8_3_port, b => n1595, outb => n3067); U4402 : xor2 port map( a => mult_125_G2_ab_9_3_port, b => n1597, outb => n5345); U4403 : xor2 port map( a => mult_125_G2_ab_10_3_port, b => n1599, outb => n3070); U4404 : xor2 port map( a => mult_125_G2_ab_11_3_port, b => n1601, outb => n5346); U4405 : xor2 port map( a => n4394, b => n4392, outb => n3073); U4406 : xor2 port map( a => mult_125_G2_ab_13_3_port, b => n1605, outb => n5347); U4407 : xor2 port map( a => mult_125_G2_ab_14_3_port, b => n1607, outb => n3076); U4408 : xor2 port map( a => mult_125_G2_ab_15_3_port, b => n1609, outb => n3078); U4409 : xor2 port map( a => n1612, b => mult_125_G2_ab_2_2_port, outb => n3082); U4410 : xor2 port map( a => n4400, b => n4398, outb => n5348); U4411 : xor2 port map( a => mult_125_G2_ab_4_2_port, b => n1616, outb => n3084); U4412 : xor2 port map( a => mult_125_G2_ab_5_2_port, b => n1618, outb => n5349); U4413 : xor2 port map( a => mult_125_G2_ab_6_2_port, b => n1620, outb => n3087); U4414 : xor2 port map( a => n1622, b => n1623, outb => n5350); U4415 : xor2 port map( a => mult_125_G2_ab_8_2_port, b => n1625, outb => n3090); U4416 : xor2 port map( a => mult_125_G2_ab_9_2_port, b => n1627, outb => n5351); U4417 : xor2 port map( a => mult_125_G2_ab_10_2_port, b => n1629, outb => n3093); U4418 : xor2 port map( a => mult_125_G2_ab_11_2_port, b => n1631, outb => n5352); U4419 : xor2 port map( a => mult_125_G2_ab_12_2_port, b => n1633, outb => n3096); U4420 : xor2 port map( a => mult_125_G2_ab_13_2_port, b => n1635, outb => n5353); U4421 : xor2 port map( a => mult_125_G2_ab_14_2_port, b => n1637, outb => n3099); U4422 : xor2 port map( a => n5250, b => n4415, outb => n5354); U4423 : xor2 port map( a => n4418, b => mult_125_G2_ab_2_1_port, outb => n3103); U4424 : xor2 port map( a => n4419, b => n4417, outb => n5355); U4425 : xor2 port map( a => mult_125_G2_ab_4_1_port, b => n4421, outb => n3105); U4426 : xor2 port map( a => mult_125_G2_ab_5_1_port, b => n1648, outb => n5367); U4427 : xor2 port map( a => n4424, b => n1650, outb => n3108); U4428 : xor2 port map( a => n5368, b => n1652, outb => n5357); U4429 : xor2 port map( a => mult_125_G2_ab_8_1_port, b => n4425, outb => n3111); U4430 : xor2 port map( a => n5369, b => n1656, outb => n5358); U4431 : xor2 port map( a => n4430, b => n1658, outb => n3114); U4432 : xor2 port map( a => n5370, b => n1660, outb => n5359); U4433 : xor2 port map( a => n4433, b => n1662, outb => n3117); U4434 : xor2 port map( a => n5371, b => n1664, outb => n5360); U4435 : xor2 port map( a => n4436, b => n4434, outb => n3120); U4436 : xor2 port map( a => n5372, b => n1668, outb => n5361); U4437 : xor2 port map( a => mult_125_G2_ab_15_0_port, b => n1696, outb => n5362); U4438 : xor2 port map( a => mult_125_G2_ab_11_0_port, b => n1688, outb => n3122); U4439 : xor2 port map( a => mult_125_G2_ab_9_0_port, b => n1684, outb => n3123); U4440 : xor2 port map( a => mult_125_G2_ab_7_0_port, b => n1680, outb => n3124); U4441 : xor2 port map( a => mult_125_G2_ab_5_0_port, b => n1676, outb => n3125); U4442 : xor2 port map( a => mult_125_G2_ab_3_0_port, b => n1672, outb => n3126); U4443 : xor2 port map( a => n344, b => mult_125_G2_ZA, outb => n3127); U4444 : xor2 port map( a => mult_125_G2_ab_13_0_port, b => n1692, outb => n3128); U4445 : xor2 port map( a => n5270, b => adder_mem_array_2_32_port, outb => n3485); U4446 : xor2 port map( a => n4808, b => adder_mem_array_2_30_port, outb => n3487); U4447 : xor2 port map( a => n4806, b => adder_mem_array_2_28_port, outb => n3491); U4448 : xor2 port map( a => n4804, b => adder_mem_array_2_26_port, outb => n3495); U4449 : xor2 port map( a => n4802, b => adder_mem_array_2_24_port, outb => n3499); U4450 : xor2 port map( a => n4800, b => adder_mem_array_2_22_port, outb => n3503); U4451 : xor2 port map( a => n4798, b => adder_mem_array_2_20_port, outb => n3507); U4452 : xor2 port map( a => n4796, b => adder_mem_array_2_18_port, outb => n3511); U4453 : xor2 port map( a => n4794, b => adder_mem_array_2_16_port, outb => n3515); U4454 : xor2 port map( a => n4792, b => adder_mem_array_2_14_port, outb => n3519); U4455 : xor2 port map( a => n4790, b => adder_mem_array_2_12_port, outb => n3523); U4456 : xor2 port map( a => n4788, b => adder_mem_array_2_10_port, outb => n3527); U4457 : xor2 port map( a => n4786, b => adder_mem_array_2_8_port, outb => n3531); U4458 : xor2 port map( a => n4784, b => adder_mem_array_2_6_port, outb => n3535); U4459 : xor2 port map( a => n4782, b => adder_mem_array_2_4_port, outb => n3539); U4460 : xor2 port map( a => n4780, b => adder_mem_array_2_2_port, outb => n3543); U4461 : oai22 port map( a => n5374, b => n5375, c => n1698, d => n4464, outb => n5373); U4462 : aoi22 port map( a => mult_125_ab_2_15_port, b => mult_125_ab_3_14_port, c => n5373, d => n5377, outb => n5376); U4463 : oai22 port map( a => n4465, b => n4466, c => n5376, d => n1700, outb => n5378); U4464 : aoi22 port map( a => mult_125_ab_4_15_port, b => mult_125_ab_5_14_port, c => n5378, d => n5380, outb => n5379); U4465 : oai22 port map( a => n4467, b => n4468, c => n5379, d => n1702, outb => n5381); U4466 : aoi22 port map( a => mult_125_ab_6_15_port, b => mult_125_ab_7_14_port, c => n5381, d => n5383, outb => n5382); U4467 : oai22 port map( a => n4469, b => n4470, c => n5382, d => n1704, outb => n5384); U4468 : aoi22 port map( a => mult_125_ab_8_15_port, b => mult_125_ab_9_14_port, c => n5384, d => n5386, outb => n5385); U4469 : oai22 port map( a => n4471, b => n4472, c => n5385, d => n1706, outb => n5387); U4470 : aoi22 port map( a => mult_125_ab_10_15_port, b => mult_125_ab_11_14_port, c => n5387, d => n5389, outb => n5388); U4471 : oai22 port map( a => n4473, b => n4474, c => n5388, d => n1708, outb => n5390); U4472 : aoi22 port map( a => mult_125_ab_12_15_port, b => mult_125_ab_13_14_port, c => n5390, d => n5392, outb => n5391); U4473 : aoi22 port map( a => mult_125_ab_13_15_port, b => mult_125_ab_14_14_port, c => n5394, d => n5395, outb => n5393); U4474 : aoi22 port map( a => mult_125_ab_14_15_port, b => mult_125_ab_15_14_port, c => n5396, d => n5397, outb => n277); U4475 : inv port map( inb => n4492, outb => n1741); U4476 : aoi22 port map( a => n1741, b => mult_125_ab_15_13_port, c => n5398, d => n3171, outb => n279); U4477 : aoi22 port map( a => n1770, b => mult_125_ab_15_12_port, c => n5399, d => n3167, outb => n281); U4478 : oai22 port map( a => n1801, b => n1800, c => n5401, d => n3212, outb => n5400); U4479 : inv port map( inb => n1817, outb => n4542); U4480 : aoi22 port map( a => n1831, b => mult_125_ab_15_10_port, c => n5402, d => n3208, outb => n285); U4481 : oai22 port map( a => n1861, b => n1860, c => n5404, d => n3253, outb => n5403); U4482 : inv port map( inb => n1880, outb => n4586); U4483 : aoi22 port map( a => n1890, b => mult_125_ab_15_8_port, c => n5405, d => n3249, outb => n289); U4484 : oai22 port map( a => n1921, b => n1920, c => n5407, d => n3294, outb => n5406); U4485 : inv port map( inb => n1946, outb => n4626); U4486 : aoi22 port map( a => n1952, b => mult_125_ab_15_6_port, c => n5408, d => n3290, outb => n293); U4487 : oai22 port map( a => n1984, b => n1983, c => n5410, d => n3335, outb => n5409); U4488 : aoi22 port map( a => n5411, b => mult_125_ab_15_4_port, c => n2015, d => n3331, outb => n297); U4489 : aoi22 port map( a => n2047, b => mult_125_ab_15_3_port, c => n5412, d => n3376, outb => n299); U4490 : oai22 port map( a => n4700, b => n5413, c => n2076, d => n3372, outb => n302); U4491 : aoi22 port map( a => n2106, b => mult_125_ab_15_1_port, c => n5414, d => n3395, outb => n304); U4492 : aoi22 port map( a => n2134, b => mult_125_ab_15_0_port, c => n5415, d => n5416, outb => n306); U4493 : aoi22 port map( a => adder_mem_array_1_1_port, b => n2164, c => n5417, d => n3447, outb => n3471); U4494 : oai22 port map( a => n4777, b => n4778, c => n3471, d => n2165, outb => n3448); U4495 : aoi22 port map( a => adder_mem_array_1_3_port, b => multiplier_sigs_0_3_port, c => n3448, d => n5418, outb => n3608); U4496 : oai22 port map( a => n4810, b => n4811, c => n3608, d => n2201, outb => n3597); U4497 : aoi22 port map( a => multiplier_sigs_0_5_port, b => adder_mem_array_1_5_port, c => n3597, d => n5419, outb => n3596); U4498 : oai22 port map( a => n4812, b => n4813, c => n3596, d => n2203, outb => n3593); U4499 : aoi22 port map( a => multiplier_sigs_0_7_port, b => adder_mem_array_1_7_port, c => n3593, d => n5420, outb => n3592); U4500 : oai22 port map( a => n4814, b => n4815, c => n3592, d => n2205, outb => n3589); U4501 : aoi22 port map( a => multiplier_sigs_0_9_port, b => adder_mem_array_1_9_port, c => n3589, d => n5421, outb => n3588); U4502 : oai22 port map( a => n4816, b => n4817, c => n3588, d => n2207, outb => n3585); U4503 : aoi22 port map( a => multiplier_sigs_0_11_port, b => adder_mem_array_1_11_port, c => n3585, d => n5422, outb => n3584); U4504 : oai22 port map( a => n4818, b => n4819, c => n3584, d => n2209, outb => n3581); U4505 : aoi22 port map( a => multiplier_sigs_0_13_port, b => adder_mem_array_1_13_port, c => n3581, d => n5423, outb => n3580); U4506 : oai22 port map( a => n4820, b => n4821, c => n3580, d => n2211, outb => n3577); U4507 : aoi22 port map( a => multiplier_sigs_0_15_port, b => adder_mem_array_1_15_port, c => n3577, d => n5424, outb => n3576); U4508 : oai22 port map( a => n4822, b => n4823, c => n3576, d => n2213, outb => n3573); U4509 : aoi22 port map( a => multiplier_sigs_0_17_port, b => adder_mem_array_1_17_port, c => n3573, d => n5425, outb => n3572); U4510 : oai22 port map( a => n4824, b => n4825, c => n3572, d => n2215, outb => n3569); U4511 : aoi22 port map( a => multiplier_sigs_0_19_port, b => adder_mem_array_1_19_port, c => n3569, d => n5426, outb => n3568); U4512 : oai22 port map( a => n4826, b => n4827, c => n3568, d => n2217, outb => n3565); U4513 : aoi22 port map( a => multiplier_sigs_0_21_port, b => adder_mem_array_1_21_port, c => n3565, d => n5427, outb => n3564); U4514 : oai22 port map( a => n4828, b => n4829, c => n3564, d => n2219, outb => n3561); U4515 : aoi22 port map( a => multiplier_sigs_0_23_port, b => adder_mem_array_1_23_port, c => n3561, d => n5428, outb => n3560); U4516 : oai22 port map( a => n4830, b => n4831, c => n3560, d => n2221, outb => n3557); U4517 : aoi22 port map( a => multiplier_sigs_0_25_port, b => adder_mem_array_1_25_port, c => n3557, d => n5429, outb => n3556); U4518 : oai22 port map( a => n4832, b => n4833, c => n3556, d => n2223, outb => n3553); U4519 : aoi22 port map( a => multiplier_sigs_0_27_port, b => adder_mem_array_1_27_port, c => n3553, d => n5430, outb => n3552); U4520 : oai22 port map( a => n4834, b => n4835, c => n3552, d => n2225, outb => n3549); U4521 : aoi22 port map( a => multiplier_sigs_0_29_port, b => adder_mem_array_1_29_port, c => n3549, d => n5431, outb => n3548); U4522 : oai22 port map( a => n4836, b => n4837, c => n3548, d => n2227, outb => n2230); U4523 : nand2 port map( a => n5432, b => n5433, outb => n2229); U4524 : xor2 port map( a => n5373, b => n4894, outb => n3139); U4525 : xor2 port map( a => n5434, b => n5376, outb => n3142); U4526 : xor2 port map( a => n5378, b => n4895, outb => n3145); U4527 : xor2 port map( a => n5435, b => n5379, outb => n3148); U4528 : xor2 port map( a => n5381, b => n4896, outb => n3151); U4529 : xor2 port map( a => n5436, b => n5382, outb => n3154); U4530 : xor2 port map( a => n5384, b => n4897, outb => n3157); U4531 : xor2 port map( a => n5437, b => n5385, outb => n3160); U4532 : xor2 port map( a => n5387, b => n4898, outb => n3163); U4533 : xor2 port map( a => n5438, b => n5388, outb => n3166); U4534 : xor2 port map( a => n5390, b => n4899, outb => n3169); U4535 : xor2 port map( a => n5439, b => n5394, outb => n3171); U4536 : xor2 port map( a => n5393, b => n4900, outb => n280); U4537 : xor2 port map( a => n5440, b => n3132, outb => n3177); U4538 : xor2 port map( a => n5441, b => n3135, outb => n3183); U4539 : xor2 port map( a => n5442, b => n3137, outb => n3186); U4540 : xor2 port map( a => n5443, b => n3140, outb => n3189); U4541 : xor2 port map( a => n5444, b => n3143, outb => n3192); U4542 : xor2 port map( a => n5445, b => n3146, outb => n3195); U4543 : xor2 port map( a => n5446, b => n3149, outb => n3198); U4544 : xor2 port map( a => n5447, b => n3152, outb => n3201); U4545 : xor2 port map( a => n5448, b => n3155, outb => n3204); U4546 : xor2 port map( a => n5449, b => n3158, outb => n3207); U4547 : xor2 port map( a => n5450, b => n3161, outb => n3210); U4548 : xor2 port map( a => n5451, b => n3164, outb => n3212); U4549 : xor2 port map( a => n5452, b => n3167, outb => n284); U4550 : xor2 port map( a => n5453, b => n3173, outb => n3218); U4551 : xor2 port map( a => n5454, b => n3175, outb => n3221); U4552 : xor2 port map( a => n5455, b => n3179, outb => n3227); U4553 : xor2 port map( a => n5456, b => n3181, outb => n3230); U4554 : xor2 port map( a => n5457, b => n3184, outb => n3233); U4555 : xor2 port map( a => n5458, b => n3187, outb => n3236); U4556 : xor2 port map( a => n5459, b => n3190, outb => n3239); U4557 : xor2 port map( a => n5460, b => n3193, outb => n3242); U4558 : xor2 port map( a => n5461, b => n3196, outb => n3245); U4559 : xor2 port map( a => n5462, b => n3199, outb => n3248); U4560 : xor2 port map( a => n5463, b => n3202, outb => n3251); U4561 : xor2 port map( a => n5464, b => n3205, outb => n3253); U4562 : xor2 port map( a => n5465, b => n3208, outb => n288); U4563 : xor2 port map( a => n5466, b => n3214, outb => n3259); U4564 : xor2 port map( a => n5467, b => n3216, outb => n3262); U4565 : xor2 port map( a => n5468, b => n3219, outb => n3265); U4566 : xor2 port map( a => n5469, b => n3223, outb => n3271); U4567 : xor2 port map( a => n5470, b => n3225, outb => n3274); U4568 : xor2 port map( a => n5471, b => n3228, outb => n3277); U4569 : xor2 port map( a => n5472, b => n3231, outb => n3280); U4570 : xor2 port map( a => n5473, b => n3234, outb => n3283); U4571 : xor2 port map( a => n5474, b => n3237, outb => n3286); U4572 : xor2 port map( a => n5475, b => n3240, outb => n3289); U4573 : xor2 port map( a => n5476, b => n3243, outb => n3292); U4574 : xor2 port map( a => n5477, b => n3246, outb => n3294); U4575 : xor2 port map( a => n5478, b => n3249, outb => n292); U4576 : xor2 port map( a => n5479, b => n3255, outb => n3300); U4577 : xor2 port map( a => n5480, b => n3257, outb => n3303); U4578 : xor2 port map( a => n5481, b => n3260, outb => n3306); U4579 : xor2 port map( a => n5482, b => n3263, outb => n3309); U4580 : xor2 port map( a => n5483, b => n3267, outb => n3315); U4581 : xor2 port map( a => n5484, b => n3269, outb => n3318); U4582 : xor2 port map( a => n5485, b => n3272, outb => n3321); U4583 : xor2 port map( a => n5486, b => n3275, outb => n3324); U4584 : xor2 port map( a => n5487, b => n3278, outb => n3327); U4585 : xor2 port map( a => n5488, b => n3281, outb => n3330); U4586 : xor2 port map( a => n5489, b => n3284, outb => n3333); U4587 : xor2 port map( a => n5490, b => n3287, outb => n3335); U4588 : xor2 port map( a => n5491, b => n3290, outb => n296); U4589 : xor2 port map( a => n5492, b => n3296, outb => n3341); U4590 : xor2 port map( a => n5493, b => n3298, outb => n3344); U4591 : xor2 port map( a => n5494, b => n3301, outb => n3347); U4592 : xor2 port map( a => n5495, b => n3304, outb => n3350); U4593 : xor2 port map( a => n5496, b => n3307, outb => n3353); U4594 : xor2 port map( a => n5497, b => n3311, outb => n3359); U4595 : xor2 port map( a => n5498, b => n3313, outb => n3362); U4596 : xor2 port map( a => n5499, b => n3316, outb => n3365); U4597 : xor2 port map( a => n5500, b => n3319, outb => n3368); U4598 : xor2 port map( a => n5501, b => n3322, outb => n3371); U4599 : xor2 port map( a => n5502, b => n3325, outb => n3374); U4600 : xor2 port map( a => n5503, b => n3328, outb => n3376); U4601 : xor2 port map( a => n5504, b => n3331, outb => n300); U4602 : xor2 port map( a => n5505, b => n3337, outb => n3382); U4603 : xor2 port map( a => n5506, b => n3339, outb => n3385); U4604 : xor2 port map( a => n5507, b => n3342, outb => n3388); U4605 : xor2 port map( a => n5508, b => n3345, outb => n3391); U4606 : xor2 port map( a => n5509, b => n3348, outb => n3394); U4607 : xor2 port map( a => n5510, b => n3351, outb => n3397); U4608 : xor2 port map( a => n5511, b => n3355, outb => n3403); U4609 : xor2 port map( a => n5512, b => n3357, outb => n3406); U4610 : xor2 port map( a => n5513, b => n3360, outb => n3409); U4611 : xor2 port map( a => n5514, b => n3363, outb => n3412); U4612 : xor2 port map( a => n5515, b => n3366, outb => n3415); U4613 : xor2 port map( a => n5516, b => n3369, outb => n3418); U4614 : xor2 port map( a => n5517, b => n3372, outb => n305); U4615 : xor2 port map( a => n5518, b => n3378, outb => n4728); U4616 : xor2 port map( a => n5519, b => n3380, outb => n4732); U4617 : xor2 port map( a => n5520, b => n3383, outb => n4736); U4618 : xor2 port map( a => n5521, b => n3386, outb => n4740); U4619 : xor2 port map( a => n5522, b => n3389, outb => n4744); U4620 : xor2 port map( a => n5523, b => n3392, outb => n4748); U4621 : inv port map( inb => n3416, outb => n5416); U4622 : xor2 port map( a => n5524, b => n3395, outb => n307); U4623 : xor2 port map( a => n5525, b => n3416, outb => n311); U4624 : xor2 port map( a => n4464, b => mult_125_ab_2_14_port, outb => n3133 ); U4625 : xor2 port map( a => n4465, b => n4466, outb => n5434); U4626 : xor2 port map( a => n4467, b => n4468, outb => n5435); U4627 : xor2 port map( a => n4469, b => n4470, outb => n5436); U4628 : xor2 port map( a => n4471, b => n4472, outb => n5437); U4629 : xor2 port map( a => n4473, b => n4474, outb => n5438); U4630 : xor2 port map( a => mult_125_ab_13_15_port, b => mult_125_ab_14_14_port, outb => n5439); U4631 : xor2 port map( a => n4475, b => n1713, outb => n3136); U4632 : xor2 port map( a => mult_125_ab_3_13_port, b => n1717, outb => n5440 ); U4633 : xor2 port map( a => mult_125_ab_4_13_port, b => n1719, outb => n3138 ); U4634 : xor2 port map( a => mult_125_ab_5_13_port, b => n1721, outb => n3141 ); U4635 : xor2 port map( a => mult_125_ab_6_13_port, b => n1723, outb => n3144 ); U4636 : xor2 port map( a => n4482, b => n4480, outb => n3147); U4637 : xor2 port map( a => mult_125_ab_8_13_port, b => n1727, outb => n3150 ); U4638 : xor2 port map( a => n4485, b => n4483, outb => n3153); U4639 : xor2 port map( a => mult_125_ab_10_13_port, b => n1731, outb => n3156); U4640 : xor2 port map( a => n4488, b => n4486, outb => n3159); U4641 : xor2 port map( a => mult_125_ab_12_13_port, b => n1735, outb => n3162); U4642 : xor2 port map( a => n4491, b => n4489, outb => n3165); U4643 : xor2 port map( a => mult_125_ab_14_13_port, b => n1739, outb => n3168); U4644 : xor2 port map( a => mult_125_ab_15_13_port, b => n4492, outb => n3170); U4645 : xor2 port map( a => n1744, b => mult_125_ab_2_12_port, outb => n3174 ); U4646 : xor2 port map( a => n4496, b => n4494, outb => n5441); U4647 : xor2 port map( a => mult_125_ab_4_12_port, b => n1748, outb => n3176 ); U4648 : xor2 port map( a => mult_125_ab_5_12_port, b => n4497, outb => n5442 ); U4649 : xor2 port map( a => n4501, b => n4499, outb => n5443); U4650 : xor2 port map( a => mult_125_ab_7_12_port, b => n1754, outb => n5444 ); U4651 : xor2 port map( a => n4504, b => n4502, outb => n5445); U4652 : xor2 port map( a => mult_125_ab_9_12_port, b => n1758, outb => n5446 ); U4653 : xor2 port map( a => n4507, b => n4505, outb => n5447); U4654 : xor2 port map( a => mult_125_ab_11_12_port, b => n1762, outb => n5448); U4655 : xor2 port map( a => n4510, b => n4508, outb => n5449); U4656 : xor2 port map( a => mult_125_ab_13_12_port, b => n1766, outb => n5450); U4657 : xor2 port map( a => n4513, b => n4511, outb => n5451); U4658 : xor2 port map( a => n5526, b => n1770, outb => n5452); U4659 : xor2 port map( a => n1773, b => mult_125_ab_2_11_port, outb => n3180 ); U4660 : xor2 port map( a => mult_125_ab_3_11_port, b => n1776, outb => n5453 ); U4661 : xor2 port map( a => n4517, b => n4516, outb => n3182); U4662 : xor2 port map( a => mult_125_ab_5_11_port, b => n1780, outb => n5454 ); U4663 : xor2 port map( a => mult_125_ab_6_11_port, b => n1782, outb => n3185 ); U4664 : xor2 port map( a => n4522, b => n4521, outb => n3188); U4665 : xor2 port map( a => mult_125_ab_8_11_port, b => n1786, outb => n3191 ); U4666 : xor2 port map( a => n4525, b => n4523, outb => n3194); U4667 : xor2 port map( a => mult_125_ab_10_11_port, b => n1790, outb => n3197); U4668 : xor2 port map( a => n4528, b => n4526, outb => n3200); U4669 : xor2 port map( a => mult_125_ab_12_11_port, b => n1794, outb => n3203); U4670 : xor2 port map( a => n4531, b => n4529, outb => n3206); U4671 : xor2 port map( a => mult_125_ab_14_11_port, b => n1798, outb => n3209); U4672 : xor2 port map( a => n1800, b => n1801, outb => n3211); U4673 : xor2 port map( a => n1804, b => mult_125_ab_2_10_port, outb => n3215 ); U4674 : xor2 port map( a => n4535, b => n4533, outb => n5455); U4675 : xor2 port map( a => mult_125_ab_4_10_port, b => n1808, outb => n3217 ); U4676 : xor2 port map( a => n1810, b => n1811, outb => n5456); U4677 : xor2 port map( a => mult_125_ab_6_10_port, b => n1813, outb => n3220 ); U4678 : xor2 port map( a => mult_125_ab_7_10_port, b => n1815, outb => n5457 ); U4679 : xor2 port map( a => n4541, b => n4542, outb => n5458); U4680 : xor2 port map( a => mult_125_ab_9_10_port, b => n1819, outb => n5459 ); U4681 : xor2 port map( a => n4545, b => n4543, outb => n5460); U4682 : xor2 port map( a => mult_125_ab_11_10_port, b => n1823, outb => n5461); U4683 : xor2 port map( a => n4548, b => n4546, outb => n5462); U4684 : xor2 port map( a => mult_125_ab_13_10_port, b => n1827, outb => n5463); U4685 : xor2 port map( a => n4551, b => n4549, outb => n5464); U4686 : xor2 port map( a => n5527, b => n1831, outb => n5465); U4687 : xor2 port map( a => n1834, b => mult_125_ab_2_9_port, outb => n3224) ; U4688 : xor2 port map( a => n4554, b => n4552, outb => n5466); U4689 : xor2 port map( a => mult_125_ab_4_9_port, b => n1838, outb => n3226) ; U4690 : xor2 port map( a => mult_125_ab_5_9_port, b => n1840, outb => n5467) ; U4691 : xor2 port map( a => mult_125_ab_6_9_port, b => n1842, outb => n3229) ; U4692 : xor2 port map( a => mult_125_ab_7_9_port, b => n1844, outb => n5468) ; U4693 : xor2 port map( a => n4562, b => n4560, outb => n3232); U4694 : xor2 port map( a => n4564, b => n4563, outb => n3235); U4695 : xor2 port map( a => mult_125_ab_10_9_port, b => n1850, outb => n3238 ); U4696 : xor2 port map( a => n4567, b => n4565, outb => n3241); U4697 : xor2 port map( a => mult_125_ab_12_9_port, b => n1854, outb => n3244 ); U4698 : xor2 port map( a => n4570, b => n4568, outb => n3247); U4699 : xor2 port map( a => mult_125_ab_14_9_port, b => n1858, outb => n3250 ); U4700 : xor2 port map( a => n1860, b => n1861, outb => n3252); U4701 : xor2 port map( a => n1864, b => mult_125_ab_2_8_port, outb => n3256) ; U4702 : xor2 port map( a => n4574, b => n4572, outb => n5469); U4703 : xor2 port map( a => n4576, b => n1868, outb => n3258); U4704 : xor2 port map( a => n4578, b => n4577, outb => n5470); U4705 : xor2 port map( a => mult_125_ab_6_8_port, b => n1872, outb => n3261) ; U4706 : xor2 port map( a => n4581, b => n4579, outb => n5471); U4707 : xor2 port map( a => mult_125_ab_8_8_port, b => n1876, outb => n3264) ; U4708 : xor2 port map( a => mult_125_ab_9_8_port, b => n1878, outb => n5472) ; U4709 : xor2 port map( a => n4585, b => n4586, outb => n5473); U4710 : xor2 port map( a => mult_125_ab_11_8_port, b => n1882, outb => n5474 ); U4711 : xor2 port map( a => n4589, b => n4587, outb => n5475); U4712 : xor2 port map( a => mult_125_ab_13_8_port, b => n1886, outb => n5476 ); U4713 : xor2 port map( a => n4592, b => n4590, outb => n5477); U4714 : xor2 port map( a => n5528, b => n1890, outb => n5478); U4715 : xor2 port map( a => n1893, b => mult_125_ab_2_7_port, outb => n3268) ; U4716 : xor2 port map( a => mult_125_ab_3_7_port, b => n1896, outb => n5479) ; U4717 : xor2 port map( a => n4596, b => n4595, outb => n3270); U4718 : xor2 port map( a => mult_125_ab_5_7_port, b => n1900, outb => n5480) ; U4719 : xor2 port map( a => n4599, b => n4597, outb => n3273); U4720 : xor2 port map( a => mult_125_ab_7_7_port, b => n1904, outb => n5481) ; U4721 : xor2 port map( a => n4602, b => n4600, outb => n3276); U4722 : xor2 port map( a => mult_125_ab_9_7_port, b => n1908, outb => n5482) ; U4723 : xor2 port map( a => n4605, b => n4603, outb => n3279); U4724 : xor2 port map( a => n4607, b => n4606, outb => n3282); U4725 : xor2 port map( a => mult_125_ab_12_7_port, b => n1914, outb => n3285 ); U4726 : xor2 port map( a => n4610, b => n4608, outb => n3288); U4727 : xor2 port map( a => mult_125_ab_14_7_port, b => n1918, outb => n3291 ); U4728 : xor2 port map( a => n1920, b => n1921, outb => n3293); U4729 : xor2 port map( a => n1924, b => mult_125_ab_2_6_port, outb => n3297) ; U4730 : xor2 port map( a => n4614, b => n4612, outb => n5483); U4731 : xor2 port map( a => mult_125_ab_4_6_port, b => n1928, outb => n3299) ; U4732 : xor2 port map( a => n1930, b => n1931, outb => n5484); U4733 : xor2 port map( a => mult_125_ab_6_6_port, b => n1933, outb => n3302) ; U4734 : xor2 port map( a => n4619, b => n4617, outb => n5485); U4735 : xor2 port map( a => mult_125_ab_8_6_port, b => n1937, outb => n3305) ; U4736 : xor2 port map( a => n1939, b => n1940, outb => n5486); U4737 : xor2 port map( a => mult_125_ab_10_6_port, b => n1942, outb => n3308 ); U4738 : xor2 port map( a => mult_125_ab_11_6_port, b => n1944, outb => n5487 ); U4739 : xor2 port map( a => n4625, b => n4626, outb => n5488); U4740 : xor2 port map( a => mult_125_ab_13_6_port, b => n1948, outb => n5489 ); U4741 : xor2 port map( a => n4629, b => n4627, outb => n5490); U4742 : xor2 port map( a => n5529, b => n1952, outb => n5491); U4743 : xor2 port map( a => n1955, b => mult_125_ab_2_5_port, outb => n3312) ; U4744 : xor2 port map( a => mult_125_ab_3_5_port, b => n1958, outb => n5492) ; U4745 : xor2 port map( a => mult_125_ab_4_5_port, b => n1960, outb => n3314) ; U4746 : xor2 port map( a => mult_125_ab_5_5_port, b => n1962, outb => n5493) ; U4747 : xor2 port map( a => n1964, b => n1965, outb => n3317); U4748 : xor2 port map( a => mult_125_ab_7_5_port, b => n1967, outb => n5494) ; U4749 : xor2 port map( a => mult_125_ab_8_5_port, b => n1969, outb => n3320) ; U4750 : xor2 port map( a => mult_125_ab_9_5_port, b => n1971, outb => n5495) ; U4751 : xor2 port map( a => n4641, b => n4639, outb => n3323); U4752 : xor2 port map( a => mult_125_ab_11_5_port, b => n1975, outb => n5496 ); U4753 : xor2 port map( a => n4644, b => n4642, outb => n3326); U4754 : xor2 port map( a => n4646, b => n1979, outb => n3329); U4755 : xor2 port map( a => mult_125_ab_14_5_port, b => n1981, outb => n3332 ); U4756 : xor2 port map( a => n1983, b => n1984, outb => n3334); U4757 : xor2 port map( a => n1987, b => mult_125_ab_2_4_port, outb => n3338) ; U4758 : xor2 port map( a => n4650, b => n4648, outb => n5497); U4759 : xor2 port map( a => mult_125_ab_4_4_port, b => n1991, outb => n3340) ; U4760 : xor2 port map( a => n1993, b => n1994, outb => n5498); U4761 : xor2 port map( a => mult_125_ab_6_4_port, b => n1996, outb => n3343) ; U4762 : xor2 port map( a => n1998, b => n1999, outb => n5499); U4763 : xor2 port map( a => mult_125_ab_8_4_port, b => n2001, outb => n3346) ; U4764 : xor2 port map( a => mult_125_ab_9_4_port, b => n2003, outb => n5500) ; U4765 : xor2 port map( a => mult_125_ab_10_4_port, b => n2005, outb => n3349 ); U4766 : xor2 port map( a => n2007, b => n2008, outb => n5501); U4767 : xor2 port map( a => mult_125_ab_12_4_port, b => n2010, outb => n3352 ); U4768 : xor2 port map( a => mult_125_ab_13_4_port, b => n2012, outb => n5502 ); U4769 : xor2 port map( a => mult_125_ab_14_4_port, b => n2014, outb => n5503 ); U4770 : xor2 port map( a => mult_125_ab_15_4_port, b => n2017, outb => n5504 ); U4771 : xor2 port map( a => n2020, b => mult_125_ab_2_3_port, outb => n3356) ; U4772 : xor2 port map( a => mult_125_ab_3_3_port, b => n2023, outb => n5505) ; U4773 : xor2 port map( a => mult_125_ab_4_3_port, b => n2025, outb => n3358) ; U4774 : xor2 port map( a => mult_125_ab_5_3_port, b => n2027, outb => n5506) ; U4775 : xor2 port map( a => mult_125_ab_6_3_port, b => n2029, outb => n3361) ; U4776 : xor2 port map( a => mult_125_ab_7_3_port, b => n2031, outb => n5507) ; U4777 : xor2 port map( a => mult_125_ab_8_3_port, b => n2033, outb => n3364) ; U4778 : xor2 port map( a => mult_125_ab_9_3_port, b => n2035, outb => n5508) ; U4779 : xor2 port map( a => mult_125_ab_10_3_port, b => n2037, outb => n3367 ); U4780 : xor2 port map( a => mult_125_ab_11_3_port, b => n2039, outb => n5509 ); U4781 : xor2 port map( a => n4679, b => n4677, outb => n3370); U4782 : xor2 port map( a => mult_125_ab_13_3_port, b => n2043, outb => n5510 ); U4783 : xor2 port map( a => mult_125_ab_14_3_port, b => n2045, outb => n3373 ); U4784 : xor2 port map( a => mult_125_ab_15_3_port, b => n2047, outb => n3375 ); U4785 : xor2 port map( a => n2050, b => mult_125_ab_2_2_port, outb => n3379) ; U4786 : xor2 port map( a => n4685, b => n4683, outb => n5511); U4787 : xor2 port map( a => mult_125_ab_4_2_port, b => n2054, outb => n3381) ; U4788 : xor2 port map( a => mult_125_ab_5_2_port, b => n2056, outb => n5512) ; U4789 : xor2 port map( a => mult_125_ab_6_2_port, b => n2058, outb => n3384) ; U4790 : xor2 port map( a => n2060, b => n2061, outb => n5513); U4791 : xor2 port map( a => mult_125_ab_8_2_port, b => n2063, outb => n3387) ; U4792 : xor2 port map( a => mult_125_ab_9_2_port, b => n2065, outb => n5514) ; U4793 : xor2 port map( a => mult_125_ab_10_2_port, b => n2067, outb => n3390 ); U4794 : xor2 port map( a => mult_125_ab_11_2_port, b => n2069, outb => n5515 ); U4795 : xor2 port map( a => mult_125_ab_12_2_port, b => n2071, outb => n3393 ); U4796 : xor2 port map( a => mult_125_ab_13_2_port, b => n2073, outb => n5516 ); U4797 : xor2 port map( a => mult_125_ab_14_2_port, b => n2075, outb => n3396 ); U4798 : xor2 port map( a => n5413, b => n4700, outb => n5517); U4799 : xor2 port map( a => n4703, b => mult_125_ab_2_1_port, outb => n3400) ; U4800 : xor2 port map( a => n4704, b => n4702, outb => n5518); U4801 : xor2 port map( a => mult_125_ab_4_1_port, b => n4706, outb => n3402) ; U4802 : xor2 port map( a => mult_125_ab_5_1_port, b => n2086, outb => n5530) ; U4803 : xor2 port map( a => n4709, b => n2088, outb => n3405); U4804 : xor2 port map( a => n5531, b => n2090, outb => n5520); U4805 : xor2 port map( a => mult_125_ab_8_1_port, b => n4710, outb => n3408) ; U4806 : xor2 port map( a => n5532, b => n2094, outb => n5521); U4807 : xor2 port map( a => n4715, b => n2096, outb => n3411); U4808 : xor2 port map( a => n5533, b => n2098, outb => n5522); U4809 : xor2 port map( a => n4718, b => n2100, outb => n3414); U4810 : xor2 port map( a => n5534, b => n2102, outb => n5523); U4811 : xor2 port map( a => n4721, b => n4719, outb => n3417); U4812 : xor2 port map( a => n5535, b => n2106, outb => n5524); U4813 : xor2 port map( a => mult_125_ab_15_0_port, b => n2134, outb => n5525 ); U4814 : xor2 port map( a => mult_125_ab_11_0_port, b => n2126, outb => n3419 ); U4815 : xor2 port map( a => mult_125_ab_9_0_port, b => n2122, outb => n3420) ; U4816 : xor2 port map( a => mult_125_ab_7_0_port, b => n2118, outb => n3421) ; U4817 : xor2 port map( a => mult_125_ab_5_0_port, b => n2114, outb => n3422) ; U4818 : xor2 port map( a => mult_125_ab_3_0_port, b => n2110, outb => n3423) ; U4819 : xor2 port map( a => n308, b => mult_125_ZA, outb => n3424); U4820 : xor2 port map( a => mult_125_ab_13_0_port, b => n2130, outb => n3425 ); U4821 : xor2 port map( a => n4777, b => adder_mem_array_1_2_port, outb => n3470); U4822 : xor2 port map( a => n5433, b => adder_mem_array_1_32_port, outb => n3545); U4823 : xor2 port map( a => n4836, b => adder_mem_array_1_30_port, outb => n3547); U4824 : xor2 port map( a => n4834, b => adder_mem_array_1_28_port, outb => n3551); U4825 : xor2 port map( a => n4832, b => adder_mem_array_1_26_port, outb => n3555); U4826 : xor2 port map( a => n4830, b => adder_mem_array_1_24_port, outb => n3559); U4827 : xor2 port map( a => n4828, b => adder_mem_array_1_22_port, outb => n3563); U4828 : xor2 port map( a => n4826, b => adder_mem_array_1_20_port, outb => n3567); U4829 : xor2 port map( a => n4824, b => adder_mem_array_1_18_port, outb => n3571); U4830 : xor2 port map( a => n4822, b => adder_mem_array_1_16_port, outb => n3575); U4831 : xor2 port map( a => n4820, b => adder_mem_array_1_14_port, outb => n3579); U4832 : xor2 port map( a => n4818, b => adder_mem_array_1_12_port, outb => n3583); U4833 : xor2 port map( a => n4816, b => adder_mem_array_1_10_port, outb => n3587); U4834 : xor2 port map( a => n4814, b => adder_mem_array_1_8_port, outb => n3591); U4835 : xor2 port map( a => n4812, b => adder_mem_array_1_6_port, outb => n3595); U4836 : xor2 port map( a => n4810, b => adder_mem_array_1_4_port, outb => n3607); U4837 : inv port map( inb => n385, outb => n4905); U4838 : inv port map( inb => n387, outb => n4908); U4839 : inv port map( inb => n389, outb => n4911); U4840 : inv port map( inb => n391, outb => n4914); U4841 : inv port map( inb => n393, outb => n4917); U4842 : inv port map( inb => n395, outb => n4920); U4843 : inv port map( inb => n397, outb => n4925); U4844 : inv port map( inb => n430, outb => n3640); U4845 : inv port map( inb => n459, outb => n3659); U4846 : inv port map( inb => n490, outb => n3679); U4847 : inv port map( inb => n520, outb => n3698); U4848 : inv port map( inb => n550, outb => n3718); U4849 : inv port map( inb => n579, outb => n3738); U4850 : inv port map( inb => n610, outb => n3758); U4851 : inv port map( inb => n641, outb => n3775); U4852 : inv port map( inb => n673, outb => n3794); U4853 : inv port map( inb => n706, outb => n3809); U4854 : inv port map( inb => n736, outb => n3829); U4855 : inv port map( inb => n766, outb => n3848); U4856 : inv port map( inb => n3867, outb => n794); U4857 : inv port map( inb => n3868, outb => n796); U4858 : inv port map( inb => n819, outb => n4943); U4859 : inv port map( inb => n823, outb => n5051); U4860 : inv port map( inb => n825, outb => n5054); U4861 : inv port map( inb => n827, outb => n5057); U4862 : inv port map( inb => n829, outb => n5060); U4863 : inv port map( inb => n831, outb => n5063); U4864 : inv port map( inb => n833, outb => n5066); U4865 : inv port map( inb => n835, outb => n5071); U4866 : inv port map( inb => n868, outb => n3925); U4867 : inv port map( inb => n897, outb => n3944); U4868 : inv port map( inb => n928, outb => n3964); U4869 : inv port map( inb => n958, outb => n3983); U4870 : inv port map( inb => n988, outb => n4003); U4871 : inv port map( inb => n1017, outb => n4023); U4872 : inv port map( inb => n1048, outb => n4043); U4873 : inv port map( inb => n1079, outb => n4060); U4874 : inv port map( inb => n1111, outb => n4079); U4875 : inv port map( inb => n1144, outb => n4094); U4876 : inv port map( inb => n1174, outb => n4114); U4877 : inv port map( inb => n1204, outb => n4133); U4878 : inv port map( inb => n4152, outb => n1232); U4879 : inv port map( inb => n4153, outb => n1234); U4880 : inv port map( inb => n1257, outb => n5089); U4881 : inv port map( inb => n1261, outb => n5214); U4882 : inv port map( inb => n1263, outb => n5217); U4883 : inv port map( inb => n1265, outb => n5220); U4884 : inv port map( inb => n1267, outb => n5223); U4885 : inv port map( inb => n1269, outb => n5226); U4886 : inv port map( inb => n1271, outb => n5229); U4887 : inv port map( inb => n1273, outb => n5234); U4888 : inv port map( inb => n1306, outb => n4210); U4889 : inv port map( inb => n1335, outb => n4229); U4890 : inv port map( inb => n1366, outb => n4249); U4891 : inv port map( inb => n1396, outb => n4268); U4892 : inv port map( inb => n1426, outb => n4288); U4893 : inv port map( inb => n1455, outb => n4308); U4894 : inv port map( inb => n1486, outb => n4328); U4895 : inv port map( inb => n1517, outb => n4345); U4896 : inv port map( inb => n1549, outb => n4364); U4897 : inv port map( inb => n1582, outb => n4379); U4898 : inv port map( inb => n1612, outb => n4399); U4899 : inv port map( inb => n1642, outb => n4418); U4900 : inv port map( inb => n4437, outb => n1670); U4901 : inv port map( inb => n4438, outb => n1672); U4902 : inv port map( inb => n1695, outb => n5252); U4903 : inv port map( inb => n1699, outb => n5377); U4904 : inv port map( inb => n1701, outb => n5380); U4905 : inv port map( inb => n1703, outb => n5383); U4906 : inv port map( inb => n1705, outb => n5386); U4907 : inv port map( inb => n1707, outb => n5389); U4908 : inv port map( inb => n1709, outb => n5392); U4909 : inv port map( inb => n1711, outb => n5397); U4910 : inv port map( inb => n1744, outb => n4495); U4911 : inv port map( inb => n1773, outb => n4514); U4912 : inv port map( inb => n1804, outb => n4534); U4913 : inv port map( inb => n1834, outb => n4553); U4914 : inv port map( inb => n1864, outb => n4573); U4915 : inv port map( inb => n1893, outb => n4593); U4916 : inv port map( inb => n1924, outb => n4613); U4917 : inv port map( inb => n1955, outb => n4630); U4918 : inv port map( inb => n1987, outb => n4649); U4919 : inv port map( inb => n2020, outb => n4664); U4920 : inv port map( inb => n2050, outb => n4684); U4921 : inv port map( inb => n2080, outb => n4703); U4922 : inv port map( inb => n4722, outb => n2108); U4923 : inv port map( inb => n4723, outb => n2110); U4924 : inv port map( inb => n2133, outb => n5415); U4925 : inv port map( inb => n4749, outb => n2137); U4926 : inv port map( inb => n2139, outb => n5092); U4927 : inv port map( inb => n2141, outb => n5093); U4928 : inv port map( inb => n2143, outb => n5094); U4929 : inv port map( inb => n2145, outb => n5095); U4930 : inv port map( inb => n2147, outb => n5096); U4931 : inv port map( inb => n2149, outb => n5097); U4932 : inv port map( inb => n2151, outb => n5098); U4933 : inv port map( inb => n2153, outb => n5099); U4934 : inv port map( inb => n2155, outb => n5100); U4935 : inv port map( inb => n2157, outb => n5101); U4936 : inv port map( inb => n2159, outb => n5102); U4937 : inv port map( inb => n2161, outb => n5103); U4938 : inv port map( inb => n4776, outb => n2164); U4939 : inv port map( inb => n4779, outb => n2167); U4940 : inv port map( inb => n2169, outb => n5255); U4941 : inv port map( inb => n2171, outb => n5256); U4942 : inv port map( inb => n2173, outb => n5257); U4943 : inv port map( inb => n2175, outb => n5258); U4944 : inv port map( inb => n2177, outb => n5259); U4945 : inv port map( inb => n2179, outb => n5260); U4946 : inv port map( inb => n2181, outb => n5261); U4947 : inv port map( inb => n2183, outb => n5262); U4948 : inv port map( inb => n2185, outb => n5263); U4949 : inv port map( inb => n2187, outb => n5264); U4950 : inv port map( inb => n2189, outb => n5265); U4951 : inv port map( inb => n2191, outb => n5266); U4952 : inv port map( inb => n2193, outb => n5267); U4953 : inv port map( inb => n2195, outb => n5268); U4954 : inv port map( inb => n2200, outb => n5418); U4955 : inv port map( inb => n2202, outb => n5419); U4956 : inv port map( inb => n2204, outb => n5420); U4957 : inv port map( inb => n2206, outb => n5421); U4958 : inv port map( inb => n2208, outb => n5422); U4959 : inv port map( inb => n2210, outb => n5423); U4960 : inv port map( inb => n2212, outb => n5424); U4961 : inv port map( inb => n2214, outb => n5425); U4962 : inv port map( inb => n2216, outb => n5426); U4963 : inv port map( inb => n2218, outb => n5427); U4964 : inv port map( inb => n2220, outb => n5428); U4965 : inv port map( inb => n2222, outb => n5429); U4966 : inv port map( inb => n2224, outb => n5430); U4967 : inv port map( inb => n2226, outb => n5431); U4968 : inv port map( inb => n2231, outb => n5104); U4969 : inv port map( inb => n2233, outb => n5105); U4970 : inv port map( inb => mult_125_G4_ab_1_15_port, outb => n4902); U4971 : inv port map( inb => mult_125_G4_ab_2_14_port, outb => n4903); U4972 : inv port map( inb => n408, outb => n3626); U4973 : inv port map( inb => n412, outb => n3629); U4974 : inv port map( inb => n416, outb => n3632); U4975 : inv port map( inb => n420, outb => n3635); U4976 : inv port map( inb => n424, outb => n3638); U4977 : inv port map( inb => mult_125_G4_ab_3_12_port, outb => n3641); U4978 : inv port map( inb => n439, outb => n3648); U4979 : inv port map( inb => n443, outb => n3651); U4980 : inv port map( inb => n447, outb => n3654); U4981 : inv port map( inb => n451, outb => n3657); U4982 : inv port map( inb => mult_125_G4_ab_3_11_port, outb => n461); U4983 : inv port map( inb => n471, outb => n3669); U4984 : inv port map( inb => n475, outb => n3672); U4985 : inv port map( inb => n479, outb => n3675); U4986 : inv port map( inb => n483, outb => n3677); U4987 : inv port map( inb => mult_125_G4_ab_3_10_port, outb => n3680); U4988 : inv port map( inb => n504, outb => n3689); U4989 : inv port map( inb => n508, outb => n3692); U4990 : inv port map( inb => n512, outb => n3695); U4991 : inv port map( inb => mult_125_G4_ab_3_9_port, outb => n3699); U4992 : inv port map( inb => n535, outb => n3711); U4993 : inv port map( inb => n539, outb => n3714); U4994 : inv port map( inb => n543, outb => n3716); U4995 : inv port map( inb => mult_125_G4_ab_3_8_port, outb => n3719); U4996 : inv port map( inb => n567, outb => n3733); U4997 : inv port map( inb => n571, outb => n3736); U4998 : inv port map( inb => mult_125_G4_ab_3_7_port, outb => n581); U4999 : inv port map( inb => n599, outb => n3754); U5000 : inv port map( inb => n603, outb => n3756); U5001 : inv port map( inb => mult_125_G4_ab_3_6_port, outb => n3759); U5002 : inv port map( inb => n633, outb => n3773); U5003 : inv port map( inb => mult_125_G4_ab_3_5_port, outb => n643); U5004 : inv port map( inb => n666, outb => n3792); U5005 : inv port map( inb => mult_125_G4_ab_3_4_port, outb => n3795); U5006 : inv port map( inb => mult_125_G4_ab_3_3_port, outb => n708); U5007 : inv port map( inb => mult_125_G4_ab_3_2_port, outb => n3830); U5008 : inv port map( inb => mult_125_G4_ab_3_1_port, outb => n3849); U5009 : inv port map( inb => n770, outb => n3851); U5010 : inv port map( inb => n799, outb => n3875); U5011 : inv port map( inb => n803, outb => n3879); U5012 : inv port map( inb => n807, outb => n3883); U5013 : inv port map( inb => n811, outb => n3887); U5014 : inv port map( inb => n815, outb => n3891); U5015 : inv port map( inb => mult_125_G3_ab_1_15_port, outb => n5048); U5016 : inv port map( inb => mult_125_G3_ab_2_14_port, outb => n5049); U5017 : inv port map( inb => n846, outb => n3911); U5018 : inv port map( inb => n850, outb => n3914); U5019 : inv port map( inb => n854, outb => n3917); U5020 : inv port map( inb => n858, outb => n3920); U5021 : inv port map( inb => n862, outb => n3923); U5022 : inv port map( inb => mult_125_G3_ab_3_12_port, outb => n3926); U5023 : inv port map( inb => n877, outb => n3933); U5024 : inv port map( inb => n881, outb => n3936); U5025 : inv port map( inb => n885, outb => n3939); U5026 : inv port map( inb => n889, outb => n3942); U5027 : inv port map( inb => mult_125_G3_ab_3_11_port, outb => n899); U5028 : inv port map( inb => n909, outb => n3954); U5029 : inv port map( inb => n913, outb => n3957); U5030 : inv port map( inb => n917, outb => n3960); U5031 : inv port map( inb => n921, outb => n3962); U5032 : inv port map( inb => mult_125_G3_ab_3_10_port, outb => n3965); U5033 : inv port map( inb => n942, outb => n3974); U5034 : inv port map( inb => n946, outb => n3977); U5035 : inv port map( inb => n950, outb => n3980); U5036 : inv port map( inb => mult_125_G3_ab_3_9_port, outb => n3984); U5037 : inv port map( inb => n973, outb => n3996); U5038 : inv port map( inb => n977, outb => n3999); U5039 : inv port map( inb => n981, outb => n4001); U5040 : inv port map( inb => mult_125_G3_ab_3_8_port, outb => n4004); U5041 : inv port map( inb => n1005, outb => n4018); U5042 : inv port map( inb => n1009, outb => n4021); U5043 : inv port map( inb => mult_125_G3_ab_3_7_port, outb => n1019); U5044 : inv port map( inb => n1037, outb => n4039); U5045 : inv port map( inb => n1041, outb => n4041); U5046 : inv port map( inb => mult_125_G3_ab_3_6_port, outb => n4044); U5047 : inv port map( inb => n1071, outb => n4058); U5048 : inv port map( inb => mult_125_G3_ab_3_5_port, outb => n1081); U5049 : inv port map( inb => n1104, outb => n4077); U5050 : inv port map( inb => mult_125_G3_ab_3_4_port, outb => n4080); U5051 : inv port map( inb => mult_125_G3_ab_3_3_port, outb => n1146); U5052 : inv port map( inb => mult_125_G3_ab_3_2_port, outb => n4115); U5053 : inv port map( inb => mult_125_G3_ab_3_1_port, outb => n4134); U5054 : inv port map( inb => n1208, outb => n4136); U5055 : inv port map( inb => n1237, outb => n4160); U5056 : inv port map( inb => n1241, outb => n4164); U5057 : inv port map( inb => n1245, outb => n4168); U5058 : inv port map( inb => n1249, outb => n4172); U5059 : inv port map( inb => n1253, outb => n4176); U5060 : inv port map( inb => mult_125_G2_ab_1_15_port, outb => n5211); U5061 : inv port map( inb => mult_125_G2_ab_2_14_port, outb => n5212); U5062 : inv port map( inb => n1284, outb => n4196); U5063 : inv port map( inb => n1288, outb => n4199); U5064 : inv port map( inb => n1292, outb => n4202); U5065 : inv port map( inb => n1296, outb => n4205); U5066 : inv port map( inb => n1300, outb => n4208); U5067 : inv port map( inb => mult_125_G2_ab_3_12_port, outb => n4211); U5068 : inv port map( inb => n1315, outb => n4218); U5069 : inv port map( inb => n1319, outb => n4221); U5070 : inv port map( inb => n1323, outb => n4224); U5071 : inv port map( inb => n1327, outb => n4227); U5072 : inv port map( inb => mult_125_G2_ab_3_11_port, outb => n1337); U5073 : inv port map( inb => n1347, outb => n4239); U5074 : inv port map( inb => n1351, outb => n4242); U5075 : inv port map( inb => n1355, outb => n4245); U5076 : inv port map( inb => n1359, outb => n4247); U5077 : inv port map( inb => mult_125_G2_ab_3_10_port, outb => n4250); U5078 : inv port map( inb => n1380, outb => n4259); U5079 : inv port map( inb => n1384, outb => n4262); U5080 : inv port map( inb => n1388, outb => n4265); U5081 : inv port map( inb => mult_125_G2_ab_3_9_port, outb => n4269); U5082 : inv port map( inb => n1411, outb => n4281); U5083 : inv port map( inb => n1415, outb => n4284); U5084 : inv port map( inb => n1419, outb => n4286); U5085 : inv port map( inb => mult_125_G2_ab_3_8_port, outb => n4289); U5086 : inv port map( inb => n1443, outb => n4303); U5087 : inv port map( inb => n1447, outb => n4306); U5088 : inv port map( inb => mult_125_G2_ab_3_7_port, outb => n1457); U5089 : inv port map( inb => n1475, outb => n4324); U5090 : inv port map( inb => n1479, outb => n4326); U5091 : inv port map( inb => mult_125_G2_ab_3_6_port, outb => n4329); U5092 : inv port map( inb => n1509, outb => n4343); U5093 : inv port map( inb => mult_125_G2_ab_3_5_port, outb => n1519); U5094 : inv port map( inb => n1542, outb => n4362); U5095 : inv port map( inb => mult_125_G2_ab_3_4_port, outb => n4365); U5096 : inv port map( inb => mult_125_G2_ab_3_3_port, outb => n1584); U5097 : inv port map( inb => mult_125_G2_ab_3_2_port, outb => n4400); U5098 : inv port map( inb => mult_125_G2_ab_3_1_port, outb => n4419); U5099 : inv port map( inb => n1646, outb => n4421); U5100 : inv port map( inb => n1675, outb => n4445); U5101 : inv port map( inb => n1679, outb => n4449); U5102 : inv port map( inb => n1683, outb => n4453); U5103 : inv port map( inb => n1687, outb => n4457); U5104 : inv port map( inb => n1691, outb => n4461); U5105 : inv port map( inb => mult_125_ab_1_15_port, outb => n5374); U5106 : inv port map( inb => mult_125_ab_2_14_port, outb => n5375); U5107 : inv port map( inb => n1722, outb => n4481); U5108 : inv port map( inb => n1726, outb => n4484); U5109 : inv port map( inb => n1730, outb => n4487); U5110 : inv port map( inb => n1734, outb => n4490); U5111 : inv port map( inb => n1738, outb => n4493); U5112 : inv port map( inb => mult_125_ab_3_12_port, outb => n4496); U5113 : inv port map( inb => n1753, outb => n4503); U5114 : inv port map( inb => n1757, outb => n4506); U5115 : inv port map( inb => n1761, outb => n4509); U5116 : inv port map( inb => n1765, outb => n4512); U5117 : inv port map( inb => mult_125_ab_3_11_port, outb => n1775); U5118 : inv port map( inb => n1785, outb => n4524); U5119 : inv port map( inb => n1789, outb => n4527); U5120 : inv port map( inb => n1793, outb => n4530); U5121 : inv port map( inb => n1797, outb => n4532); U5122 : inv port map( inb => mult_125_ab_3_10_port, outb => n4535); U5123 : inv port map( inb => n1818, outb => n4544); U5124 : inv port map( inb => n1822, outb => n4547); U5125 : inv port map( inb => n1826, outb => n4550); U5126 : inv port map( inb => mult_125_ab_3_9_port, outb => n4554); U5127 : inv port map( inb => n1849, outb => n4566); U5128 : inv port map( inb => n1853, outb => n4569); U5129 : inv port map( inb => n1857, outb => n4571); U5130 : inv port map( inb => mult_125_ab_3_8_port, outb => n4574); U5131 : inv port map( inb => n1881, outb => n4588); U5132 : inv port map( inb => n1885, outb => n4591); U5133 : inv port map( inb => mult_125_ab_3_7_port, outb => n1895); U5134 : inv port map( inb => n1913, outb => n4609); U5135 : inv port map( inb => n1917, outb => n4611); U5136 : inv port map( inb => mult_125_ab_3_6_port, outb => n4614); U5137 : inv port map( inb => n1947, outb => n4628); U5138 : inv port map( inb => mult_125_ab_3_5_port, outb => n1957); U5139 : inv port map( inb => n1980, outb => n4647); U5140 : inv port map( inb => mult_125_ab_3_4_port, outb => n4650); U5141 : inv port map( inb => mult_125_ab_3_3_port, outb => n2022); U5142 : inv port map( inb => mult_125_ab_3_2_port, outb => n4685); U5143 : inv port map( inb => mult_125_ab_3_1_port, outb => n4704); U5144 : inv port map( inb => n2084, outb => n4706); U5145 : inv port map( inb => n2113, outb => n4730); U5146 : inv port map( inb => n2117, outb => n4734); U5147 : inv port map( inb => n2121, outb => n4738); U5148 : inv port map( inb => n2125, outb => n4742); U5149 : inv port map( inb => n2129, outb => n4746); U5150 : inv port map( inb => mult_125_G4_ab_5_13_port, outb => n3624); U5151 : inv port map( inb => n4921, outb => n4924); U5152 : inv port map( inb => mult_125_G4_ab_7_11_port, outb => n3667); U5153 : inv port map( inb => mult_125_G4_ab_5_10_port, outb => n496); U5154 : inv port map( inb => mult_125_G4_ab_7_10_port, outb => n3685); U5155 : inv port map( inb => mult_125_G4_ab_9_9_port, outb => n3709); U5156 : inv port map( inb => mult_125_G4_ab_7_8_port, outb => n3726); U5157 : inv port map( inb => mult_125_G4_ab_9_8_port, outb => n3729); U5158 : inv port map( inb => mult_125_G4_ab_11_7_port, outb => n3752); U5159 : inv port map( inb => mult_125_G4_ab_9_6_port, outb => n625); U5160 : inv port map( inb => mult_125_G4_ab_11_6_port, outb => n3769); U5161 : inv port map( inb => mult_125_G4_ab_13_5_port, outb => n3791); U5162 : inv port map( inb => mult_125_G4_ab_11_4_port, outb => n693); U5163 : inv port map( inb => mult_125_G4_ab_13_4_port, outb => n3807); U5164 : inv port map( inb => mult_125_G3_ab_5_13_port, outb => n3909); U5165 : inv port map( inb => n5067, outb => n5070); U5166 : inv port map( inb => mult_125_G3_ab_7_11_port, outb => n3952); U5167 : inv port map( inb => mult_125_G3_ab_5_10_port, outb => n934); U5168 : inv port map( inb => mult_125_G3_ab_7_10_port, outb => n3970); U5169 : inv port map( inb => mult_125_G3_ab_9_9_port, outb => n3994); U5170 : inv port map( inb => mult_125_G3_ab_7_8_port, outb => n4011); U5171 : inv port map( inb => mult_125_G3_ab_9_8_port, outb => n4014); U5172 : inv port map( inb => mult_125_G3_ab_11_7_port, outb => n4037); U5173 : inv port map( inb => mult_125_G3_ab_9_6_port, outb => n1063); U5174 : inv port map( inb => mult_125_G3_ab_11_6_port, outb => n4054); U5175 : inv port map( inb => mult_125_G3_ab_13_5_port, outb => n4076); U5176 : inv port map( inb => mult_125_G3_ab_11_4_port, outb => n1131); U5177 : inv port map( inb => mult_125_G3_ab_13_4_port, outb => n4092); U5178 : inv port map( inb => mult_125_G2_ab_5_13_port, outb => n4194); U5179 : inv port map( inb => n5230, outb => n5233); U5180 : inv port map( inb => mult_125_G2_ab_7_11_port, outb => n4237); U5181 : inv port map( inb => mult_125_G2_ab_5_10_port, outb => n1372); U5182 : inv port map( inb => mult_125_G2_ab_7_10_port, outb => n4255); U5183 : inv port map( inb => mult_125_G2_ab_9_9_port, outb => n4279); U5184 : inv port map( inb => mult_125_G2_ab_7_8_port, outb => n4296); U5185 : inv port map( inb => mult_125_G2_ab_9_8_port, outb => n4299); U5186 : inv port map( inb => mult_125_G2_ab_11_7_port, outb => n4322); U5187 : inv port map( inb => mult_125_G2_ab_9_6_port, outb => n1501); U5188 : inv port map( inb => mult_125_G2_ab_11_6_port, outb => n4339); U5189 : inv port map( inb => mult_125_G2_ab_13_5_port, outb => n4361); U5190 : inv port map( inb => mult_125_G2_ab_11_4_port, outb => n1569); U5191 : inv port map( inb => mult_125_G2_ab_13_4_port, outb => n4377); U5192 : inv port map( inb => mult_125_ab_5_13_port, outb => n4479); U5193 : inv port map( inb => n5393, outb => n5396); U5194 : inv port map( inb => mult_125_ab_7_11_port, outb => n4522); U5195 : inv port map( inb => mult_125_ab_5_10_port, outb => n1810); U5196 : inv port map( inb => mult_125_ab_7_10_port, outb => n4540); U5197 : inv port map( inb => mult_125_ab_9_9_port, outb => n4564); U5198 : inv port map( inb => mult_125_ab_7_8_port, outb => n4581); U5199 : inv port map( inb => mult_125_ab_9_8_port, outb => n4584); U5200 : inv port map( inb => mult_125_ab_11_7_port, outb => n4607); U5201 : inv port map( inb => mult_125_ab_9_6_port, outb => n1939); U5202 : inv port map( inb => mult_125_ab_11_6_port, outb => n4624); U5203 : inv port map( inb => mult_125_ab_13_5_port, outb => n4646); U5204 : inv port map( inb => mult_125_ab_11_4_port, outb => n2007); U5205 : inv port map( inb => mult_125_ab_13_4_port, outb => n4662); U5206 : inv port map( inb => n4919, outb => n4922); U5207 : inv port map( inb => n396, outb => n4923); U5208 : inv port map( inb => n498, outb => n3684); U5209 : inv port map( inb => n561, outb => n3728); U5210 : inv port map( inb => n627, outb => n3768); U5211 : inv port map( inb => n695, outb => n3806); U5212 : inv port map( inb => n5065, outb => n5068); U5213 : inv port map( inb => n834, outb => n5069); U5214 : inv port map( inb => n936, outb => n3969); U5215 : inv port map( inb => n999, outb => n4013); U5216 : inv port map( inb => n1065, outb => n4053); U5217 : inv port map( inb => n1133, outb => n4091); U5218 : inv port map( inb => n5228, outb => n5231); U5219 : inv port map( inb => n1272, outb => n5232); U5220 : inv port map( inb => n1374, outb => n4254); U5221 : inv port map( inb => n1437, outb => n4298); U5222 : inv port map( inb => n1503, outb => n4338); U5223 : inv port map( inb => n1571, outb => n4376); U5224 : inv port map( inb => n5391, outb => n5394); U5225 : inv port map( inb => n1710, outb => n5395); U5226 : inv port map( inb => n1812, outb => n4539); U5227 : inv port map( inb => n1875, outb => n4583); U5228 : inv port map( inb => n1941, outb => n4623); U5229 : inv port map( inb => n2009, outb => n4661); U5230 : inv port map( inb => n400, outb => n3620); U5231 : inv port map( inb => n433, outb => n3643); U5232 : inv port map( inb => n470, outb => n3666); U5233 : inv port map( inb => n534, outb => n3708); U5234 : inv port map( inb => n598, outb => n3751); U5235 : inv port map( inb => n665, outb => n3790); U5236 : inv port map( inb => n703, outb => n4939); U5237 : inv port map( inb => n838, outb => n3905); U5238 : inv port map( inb => n871, outb => n3928); U5239 : inv port map( inb => n908, outb => n3951); U5240 : inv port map( inb => n972, outb => n3993); U5241 : inv port map( inb => n1036, outb => n4036); U5242 : inv port map( inb => n1103, outb => n4075); U5243 : inv port map( inb => n1141, outb => n5085); U5244 : inv port map( inb => n1276, outb => n4190); U5245 : inv port map( inb => n1309, outb => n4213); U5246 : inv port map( inb => n1346, outb => n4236); U5247 : inv port map( inb => n1410, outb => n4278); U5248 : inv port map( inb => n1474, outb => n4321); U5249 : inv port map( inb => n1541, outb => n4360); U5250 : inv port map( inb => n1579, outb => n5248); U5251 : inv port map( inb => n1714, outb => n4475); U5252 : inv port map( inb => n1747, outb => n4498); U5253 : inv port map( inb => n1784, outb => n4521); U5254 : inv port map( inb => n1848, outb => n4563); U5255 : inv port map( inb => n1912, outb => n4606); U5256 : inv port map( inb => n1979, outb => n4645); U5257 : inv port map( inb => n2017, outb => n5411); U5258 : inv port map( inb => mult_125_G4_ab_3_13_port, outb => n402); U5259 : inv port map( inb => n464, outb => n3661); U5260 : inv port map( inb => mult_125_G4_ab_4_11_port, outb => n3662); U5261 : inv port map( inb => mult_125_G4_ab_6_11_port, outb => n3665); U5262 : inv port map( inb => mult_125_G4_ab_6_9_port, outb => n3704); U5263 : inv port map( inb => n529, outb => n3706); U5264 : inv port map( inb => mult_125_G4_ab_8_9_port, outb => n3707); U5265 : inv port map( inb => mult_125_G4_ab_6_7_port, outb => n3744); U5266 : inv port map( inb => mult_125_G4_ab_8_7_port, outb => n3747); U5267 : inv port map( inb => n593, outb => n3749); U5268 : inv port map( inb => mult_125_G4_ab_10_7_port, outb => n3750); U5269 : inv port map( inb => mult_125_G4_ab_8_5_port, outb => n3783); U5270 : inv port map( inb => mult_125_G4_ab_10_5_port, outb => n3786); U5271 : inv port map( inb => n660, outb => n3788); U5272 : inv port map( inb => mult_125_G4_ab_12_5_port, outb => n3789); U5273 : inv port map( inb => n699, outb => n3808); U5274 : inv port map( inb => mult_125_G4_ab_10_3_port, outb => n3821); U5275 : inv port map( inb => mult_125_G4_ab_12_3_port, outb => n3824); U5276 : inv port map( inb => n728, outb => n3826); U5277 : inv port map( inb => mult_125_G4_ab_6_1_port, outb => n3854); U5278 : inv port map( inb => mult_125_G4_ab_8_1_port, outb => n3857); U5279 : inv port map( inb => mult_125_G4_ab_10_1_port, outb => n3860); U5280 : inv port map( inb => mult_125_G4_ab_12_1_port, outb => n3863); U5281 : inv port map( inb => mult_125_G3_ab_3_13_port, outb => n840); U5282 : inv port map( inb => n902, outb => n3946); U5283 : inv port map( inb => mult_125_G3_ab_4_11_port, outb => n3947); U5284 : inv port map( inb => mult_125_G3_ab_6_11_port, outb => n3950); U5285 : inv port map( inb => mult_125_G3_ab_6_9_port, outb => n3989); U5286 : inv port map( inb => n967, outb => n3991); U5287 : inv port map( inb => mult_125_G3_ab_8_9_port, outb => n3992); U5288 : inv port map( inb => mult_125_G3_ab_6_7_port, outb => n4029); U5289 : inv port map( inb => mult_125_G3_ab_8_7_port, outb => n4032); U5290 : inv port map( inb => n1031, outb => n4034); U5291 : inv port map( inb => mult_125_G3_ab_10_7_port, outb => n4035); U5292 : inv port map( inb => mult_125_G3_ab_8_5_port, outb => n4068); U5293 : inv port map( inb => mult_125_G3_ab_10_5_port, outb => n4071); U5294 : inv port map( inb => n1098, outb => n4073); U5295 : inv port map( inb => mult_125_G3_ab_12_5_port, outb => n4074); U5296 : inv port map( inb => n1137, outb => n4093); U5297 : inv port map( inb => mult_125_G3_ab_10_3_port, outb => n4106); U5298 : inv port map( inb => mult_125_G3_ab_12_3_port, outb => n4109); U5299 : inv port map( inb => n1166, outb => n4111); U5300 : inv port map( inb => mult_125_G3_ab_6_1_port, outb => n4139); U5301 : inv port map( inb => mult_125_G3_ab_8_1_port, outb => n4142); U5302 : inv port map( inb => mult_125_G3_ab_10_1_port, outb => n4145); U5303 : inv port map( inb => mult_125_G3_ab_12_1_port, outb => n4148); U5304 : inv port map( inb => mult_125_G2_ab_3_13_port, outb => n1278); U5305 : inv port map( inb => n1340, outb => n4231); U5306 : inv port map( inb => mult_125_G2_ab_4_11_port, outb => n4232); U5307 : inv port map( inb => mult_125_G2_ab_6_11_port, outb => n4235); U5308 : inv port map( inb => mult_125_G2_ab_6_9_port, outb => n4274); U5309 : inv port map( inb => n1405, outb => n4276); U5310 : inv port map( inb => mult_125_G2_ab_8_9_port, outb => n4277); U5311 : inv port map( inb => mult_125_G2_ab_6_7_port, outb => n4314); U5312 : inv port map( inb => mult_125_G2_ab_8_7_port, outb => n4317); U5313 : inv port map( inb => n1469, outb => n4319); U5314 : inv port map( inb => mult_125_G2_ab_10_7_port, outb => n4320); U5315 : inv port map( inb => mult_125_G2_ab_8_5_port, outb => n4353); U5316 : inv port map( inb => mult_125_G2_ab_10_5_port, outb => n4356); U5317 : inv port map( inb => n1536, outb => n4358); U5318 : inv port map( inb => mult_125_G2_ab_12_5_port, outb => n4359); U5319 : inv port map( inb => n1575, outb => n4378); U5320 : inv port map( inb => mult_125_G2_ab_10_3_port, outb => n4391); U5321 : inv port map( inb => mult_125_G2_ab_12_3_port, outb => n4394); U5322 : inv port map( inb => n1604, outb => n4396); U5323 : inv port map( inb => mult_125_G2_ab_6_1_port, outb => n4424); U5324 : inv port map( inb => mult_125_G2_ab_8_1_port, outb => n4427); U5325 : inv port map( inb => mult_125_G2_ab_10_1_port, outb => n4430); U5326 : inv port map( inb => mult_125_G2_ab_12_1_port, outb => n4433); U5327 : inv port map( inb => mult_125_ab_3_13_port, outb => n1716); U5328 : inv port map( inb => n1778, outb => n4516); U5329 : inv port map( inb => mult_125_ab_4_11_port, outb => n4517); U5330 : inv port map( inb => mult_125_ab_6_11_port, outb => n4520); U5331 : inv port map( inb => mult_125_ab_6_9_port, outb => n4559); U5332 : inv port map( inb => n1843, outb => n4561); U5333 : inv port map( inb => mult_125_ab_8_9_port, outb => n4562); U5334 : inv port map( inb => mult_125_ab_6_7_port, outb => n4599); U5335 : inv port map( inb => mult_125_ab_8_7_port, outb => n4602); U5336 : inv port map( inb => n1907, outb => n4604); U5337 : inv port map( inb => mult_125_ab_10_7_port, outb => n4605); U5338 : inv port map( inb => mult_125_ab_8_5_port, outb => n4638); U5339 : inv port map( inb => mult_125_ab_10_5_port, outb => n4641); U5340 : inv port map( inb => n1974, outb => n4643); U5341 : inv port map( inb => mult_125_ab_12_5_port, outb => n4644); U5342 : inv port map( inb => n2013, outb => n4663); U5343 : inv port map( inb => mult_125_ab_10_3_port, outb => n4676); U5344 : inv port map( inb => mult_125_ab_12_3_port, outb => n4679); U5345 : inv port map( inb => n2042, outb => n4681); U5346 : inv port map( inb => mult_125_ab_6_1_port, outb => n4709); U5347 : inv port map( inb => mult_125_ab_8_1_port, outb => n4712); U5348 : inv port map( inb => mult_125_ab_10_1_port, outb => n4715); U5349 : inv port map( inb => mult_125_ab_12_1_port, outb => n4718); U5350 : inv port map( inb => n3642, outb => n436); U5351 : inv port map( inb => n465, outb => n3664); U5352 : inv port map( inb => mult_125_G4_ab_13_2_port, outb => n3844); U5353 : inv port map( inb => n3927, outb => n874); U5354 : inv port map( inb => n903, outb => n3949); U5355 : inv port map( inb => mult_125_G3_ab_13_2_port, outb => n4129); U5356 : inv port map( inb => n4212, outb => n1312); U5357 : inv port map( inb => n1341, outb => n4234); U5358 : inv port map( inb => mult_125_G2_ab_13_2_port, outb => n4414); U5359 : inv port map( inb => n4497, outb => n1750); U5360 : inv port map( inb => n1779, outb => n4519); U5361 : inv port map( inb => mult_125_ab_13_2_port, outb => n4699); U5362 : inv port map( inb => n404, outb => n3623); U5363 : inv port map( inb => n493, outb => n3681); U5364 : inv port map( inb => n589, outb => n3746); U5365 : inv port map( inb => n656, outb => n3785); U5366 : inv port map( inb => n760, outb => n3846); U5367 : inv port map( inb => mult_125_G4_ab_15_2_port, outb => n4941); U5368 : inv port map( inb => n842, outb => n3908); U5369 : inv port map( inb => n931, outb => n3966); U5370 : inv port map( inb => n1027, outb => n4031); U5371 : inv port map( inb => n1094, outb => n4070); U5372 : inv port map( inb => n1198, outb => n4131); U5373 : inv port map( inb => mult_125_G3_ab_15_2_port, outb => n5087); U5374 : inv port map( inb => n1280, outb => n4193); U5375 : inv port map( inb => n1369, outb => n4251); U5376 : inv port map( inb => n1465, outb => n4316); U5377 : inv port map( inb => n1532, outb => n4355); U5378 : inv port map( inb => n1636, outb => n4416); U5379 : inv port map( inb => mult_125_G2_ab_15_2_port, outb => n5250); U5380 : inv port map( inb => n1718, outb => n4478); U5381 : inv port map( inb => n1807, outb => n4536); U5382 : inv port map( inb => n1903, outb => n4601); U5383 : inv port map( inb => n1970, outb => n4640); U5384 : inv port map( inb => n2074, outb => n4701); U5385 : inv port map( inb => mult_125_ab_15_2_port, outb => n5413); U5386 : inv port map( inb => mult_125_G4_ab_5_8_port, outb => n3723); U5387 : inv port map( inb => n557, outb => n3725); U5388 : inv port map( inb => mult_125_G4_ab_5_6_port, outb => n616); U5389 : inv port map( inb => mult_125_G4_ab_7_6_port, outb => n3764); U5390 : inv port map( inb => mult_125_G4_ab_5_4_port, outb => n679); U5391 : inv port map( inb => mult_125_G4_ab_7_4_port, outb => n684); U5392 : inv port map( inb => mult_125_G4_ab_9_4_port, outb => n3802); U5393 : inv port map( inb => mult_125_G4_ab_5_2_port, outb => n3833); U5394 : inv port map( inb => mult_125_G4_ab_7_2_port, outb => n746); U5395 : inv port map( inb => mult_125_G4_ab_9_2_port, outb => n3838); U5396 : inv port map( inb => mult_125_G4_ab_11_2_port, outb => n3841); U5397 : inv port map( inb => mult_125_G3_ab_5_8_port, outb => n4008); U5398 : inv port map( inb => n995, outb => n4010); U5399 : inv port map( inb => mult_125_G3_ab_5_6_port, outb => n1054); U5400 : inv port map( inb => mult_125_G3_ab_7_6_port, outb => n4049); U5401 : inv port map( inb => mult_125_G3_ab_5_4_port, outb => n1117); U5402 : inv port map( inb => mult_125_G3_ab_7_4_port, outb => n1122); U5403 : inv port map( inb => mult_125_G3_ab_9_4_port, outb => n4087); U5404 : inv port map( inb => mult_125_G3_ab_5_2_port, outb => n4118); U5405 : inv port map( inb => mult_125_G3_ab_7_2_port, outb => n1184); U5406 : inv port map( inb => mult_125_G3_ab_9_2_port, outb => n4123); U5407 : inv port map( inb => mult_125_G3_ab_11_2_port, outb => n4126); U5408 : inv port map( inb => mult_125_G2_ab_5_8_port, outb => n4293); U5409 : inv port map( inb => n1433, outb => n4295); U5410 : inv port map( inb => mult_125_G2_ab_5_6_port, outb => n1492); U5411 : inv port map( inb => mult_125_G2_ab_7_6_port, outb => n4334); U5412 : inv port map( inb => mult_125_G2_ab_5_4_port, outb => n1555); U5413 : inv port map( inb => mult_125_G2_ab_7_4_port, outb => n1560); U5414 : inv port map( inb => mult_125_G2_ab_9_4_port, outb => n4372); U5415 : inv port map( inb => mult_125_G2_ab_5_2_port, outb => n4403); U5416 : inv port map( inb => mult_125_G2_ab_7_2_port, outb => n1622); U5417 : inv port map( inb => mult_125_G2_ab_9_2_port, outb => n4408); U5418 : inv port map( inb => mult_125_G2_ab_11_2_port, outb => n4411); U5419 : inv port map( inb => mult_125_ab_5_8_port, outb => n4578); U5420 : inv port map( inb => n1871, outb => n4580); U5421 : inv port map( inb => mult_125_ab_5_6_port, outb => n1930); U5422 : inv port map( inb => mult_125_ab_7_6_port, outb => n4619); U5423 : inv port map( inb => mult_125_ab_5_4_port, outb => n1993); U5424 : inv port map( inb => mult_125_ab_7_4_port, outb => n1998); U5425 : inv port map( inb => mult_125_ab_9_4_port, outb => n4657); U5426 : inv port map( inb => mult_125_ab_5_2_port, outb => n4688); U5427 : inv port map( inb => mult_125_ab_7_2_port, outb => n2060); U5428 : inv port map( inb => mult_125_ab_9_2_port, outb => n4693); U5429 : inv port map( inb => mult_125_ab_11_2_port, outb => n4696); U5430 : inv port map( inb => n622, outb => n3765); U5431 : inv port map( inb => n686, outb => n3801); U5432 : inv port map( inb => n690, outb => n3803); U5433 : inv port map( inb => n732, outb => n4940); U5434 : inv port map( inb => n739, outb => n3832); U5435 : inv port map( inb => n748, outb => n3837); U5436 : inv port map( inb => n752, outb => n3840); U5437 : inv port map( inb => n756, outb => n3843); U5438 : inv port map( inb => n1060, outb => n4050); U5439 : inv port map( inb => n1124, outb => n4086); U5440 : inv port map( inb => n1128, outb => n4088); U5441 : inv port map( inb => n1170, outb => n5086); U5442 : inv port map( inb => n1177, outb => n4117); U5443 : inv port map( inb => n1186, outb => n4122); U5444 : inv port map( inb => n1190, outb => n4125); U5445 : inv port map( inb => n1194, outb => n4128); U5446 : inv port map( inb => n1498, outb => n4335); U5447 : inv port map( inb => n1562, outb => n4371); U5448 : inv port map( inb => n1566, outb => n4373); U5449 : inv port map( inb => n1608, outb => n5249); U5450 : inv port map( inb => n1615, outb => n4402); U5451 : inv port map( inb => n1624, outb => n4407); U5452 : inv port map( inb => n1628, outb => n4410); U5453 : inv port map( inb => n1632, outb => n4413); U5454 : inv port map( inb => n1936, outb => n4620); U5455 : inv port map( inb => n2000, outb => n4656); U5456 : inv port map( inb => n2004, outb => n4658); U5457 : inv port map( inb => n2046, outb => n5412); U5458 : inv port map( inb => n2053, outb => n4687); U5459 : inv port map( inb => n2062, outb => n4692); U5460 : inv port map( inb => n2066, outb => n4695); U5461 : inv port map( inb => n2070, outb => n4698); U5462 : inv port map( inb => n556, outb => n3722); U5463 : inv port map( inb => n618, outb => n3763); U5464 : inv port map( inb => n265, outb => mult_125_G4_A2_17_port); U5465 : inv port map( inb => n994, outb => n4007); U5466 : inv port map( inb => n1056, outb => n4048); U5467 : inv port map( inb => n373, outb => mult_125_G3_A2_17_port); U5468 : inv port map( inb => n1432, outb => n4292); U5469 : inv port map( inb => n1494, outb => n4333); U5470 : inv port map( inb => n337, outb => mult_125_G2_A2_17_port); U5471 : inv port map( inb => n1870, outb => n4577); U5472 : inv port map( inb => n1932, outb => n4618); U5473 : inv port map( inb => n301, outb => mult_125_A2_17_port); U5474 : inv port map( inb => n525, outb => n3703); U5475 : inv port map( inb => n584, outb => n3740); U5476 : inv port map( inb => mult_125_G4_ab_4_7_port, outb => n3741); U5477 : inv port map( inb => n585, outb => n3743); U5478 : inv port map( inb => mult_125_G4_ab_6_5_port, outb => n650); U5479 : inv port map( inb => n963, outb => n3988); U5480 : inv port map( inb => n1022, outb => n4025); U5481 : inv port map( inb => mult_125_G3_ab_4_7_port, outb => n4026); U5482 : inv port map( inb => n1023, outb => n4028); U5483 : inv port map( inb => mult_125_G3_ab_6_5_port, outb => n1088); U5484 : inv port map( inb => n1401, outb => n4273); U5485 : inv port map( inb => n1460, outb => n4310); U5486 : inv port map( inb => mult_125_G2_ab_4_7_port, outb => n4311); U5487 : inv port map( inb => n1461, outb => n4313); U5488 : inv port map( inb => mult_125_G2_ab_6_5_port, outb => n1526); U5489 : inv port map( inb => n1839, outb => n4558); U5490 : inv port map( inb => n1898, outb => n4595); U5491 : inv port map( inb => mult_125_ab_4_7_port, outb => n4596); U5492 : inv port map( inb => n1899, outb => n4598); U5493 : inv port map( inb => mult_125_ab_6_5_port, outb => n1964); U5494 : inv port map( inb => n524, outb => n3700); U5495 : inv port map( inb => mult_125_G4_ab_4_9_port, outb => n3701); U5496 : inv port map( inb => n652, outb => n3782); U5497 : inv port map( inb => n724, outb => n3823); U5498 : inv port map( inb => n962, outb => n3985); U5499 : inv port map( inb => mult_125_G3_ab_4_9_port, outb => n3986); U5500 : inv port map( inb => n1090, outb => n4067); U5501 : inv port map( inb => n1162, outb => n4108); U5502 : inv port map( inb => n1400, outb => n4270); U5503 : inv port map( inb => mult_125_G2_ab_4_9_port, outb => n4271); U5504 : inv port map( inb => n1528, outb => n4352); U5505 : inv port map( inb => n1600, outb => n4393); U5506 : inv port map( inb => n1838, outb => n4555); U5507 : inv port map( inb => mult_125_ab_4_9_port, outb => n4556); U5508 : inv port map( inb => n1966, outb => n4637); U5509 : inv port map( inb => n2038, outb => n4678); U5510 : inv port map( inb => mult_125_G4_ab_4_8_port, outb => n3721); U5511 : inv port map( inb => n681, outb => n3798); U5512 : inv port map( inb => n720, outb => n3820); U5513 : inv port map( inb => n743, outb => n3834); U5514 : inv port map( inb => mult_125_G3_ab_4_8_port, outb => n4006); U5515 : inv port map( inb => n1119, outb => n4083); U5516 : inv port map( inb => n1158, outb => n4105); U5517 : inv port map( inb => n1181, outb => n4119); U5518 : inv port map( inb => mult_125_G2_ab_4_8_port, outb => n4291); U5519 : inv port map( inb => n1557, outb => n4368); U5520 : inv port map( inb => n1596, outb => n4390); U5521 : inv port map( inb => n1619, outb => n4404); U5522 : inv port map( inb => mult_125_ab_4_8_port, outb => n4576); U5523 : inv port map( inb => n1995, outb => n4653); U5524 : inv port map( inb => n2034, outb => n4675); U5525 : inv port map( inb => n2057, outb => n4689); U5526 : inv port map( inb => n554, outb => n3720); U5527 : inv port map( inb => n646, outb => n3777); U5528 : inv port map( inb => mult_125_G4_ab_4_5_port, outb => n3778); U5529 : inv port map( inb => n711, outb => n3811); U5530 : inv port map( inb => mult_125_G4_ab_4_3_port, outb => n3812); U5531 : inv port map( inb => mult_125_G4_ab_6_3_port, outb => n3815); U5532 : inv port map( inb => mult_125_G4_ab_8_3_port, outb => n3818); U5533 : inv port map( inb => n992, outb => n4005); U5534 : inv port map( inb => n1084, outb => n4062); U5535 : inv port map( inb => mult_125_G3_ab_4_5_port, outb => n4063); U5536 : inv port map( inb => n1149, outb => n4096); U5537 : inv port map( inb => mult_125_G3_ab_4_3_port, outb => n4097); U5538 : inv port map( inb => mult_125_G3_ab_6_3_port, outb => n4100); U5539 : inv port map( inb => mult_125_G3_ab_8_3_port, outb => n4103); U5540 : inv port map( inb => n1430, outb => n4290); U5541 : inv port map( inb => n1522, outb => n4347); U5542 : inv port map( inb => mult_125_G2_ab_4_5_port, outb => n4348); U5543 : inv port map( inb => n1587, outb => n4381); U5544 : inv port map( inb => mult_125_G2_ab_4_3_port, outb => n4382); U5545 : inv port map( inb => mult_125_G2_ab_6_3_port, outb => n4385); U5546 : inv port map( inb => mult_125_G2_ab_8_3_port, outb => n4388); U5547 : inv port map( inb => n1868, outb => n4575); U5548 : inv port map( inb => n1960, outb => n4632); U5549 : inv port map( inb => mult_125_ab_4_5_port, outb => n4633); U5550 : inv port map( inb => n2025, outb => n4666); U5551 : inv port map( inb => mult_125_ab_4_3_port, outb => n4667); U5552 : inv port map( inb => mult_125_ab_6_3_port, outb => n4670); U5553 : inv port map( inb => mult_125_ab_8_3_port, outb => n4673); U5554 : inv port map( inb => n647, outb => n3779); U5555 : inv port map( inb => n716, outb => n3817); U5556 : inv port map( inb => n1085, outb => n4064); U5557 : inv port map( inb => n1154, outb => n4102); U5558 : inv port map( inb => n1523, outb => n4349); U5559 : inv port map( inb => n1592, outb => n4387); U5560 : inv port map( inb => n1961, outb => n4634); U5561 : inv port map( inb => n2030, outb => n4672); U5562 : inv port map( inb => n613, outb => n3760); U5563 : inv port map( inb => n676, outb => n3796); U5564 : inv port map( inb => n1051, outb => n4045); U5565 : inv port map( inb => n1114, outb => n4081); U5566 : inv port map( inb => n1489, outb => n4330); U5567 : inv port map( inb => n1552, outb => n4366); U5568 : inv port map( inb => n1927, outb => n4615); U5569 : inv port map( inb => n1990, outb => n4651); U5570 : inv port map( inb => n455, outb => n4927); U5571 : inv port map( inb => n516, outb => n4930); U5572 : inv port map( inb => n575, outb => n4933); U5573 : inv port map( inb => n637, outb => n4936); U5574 : inv port map( inb => n712, outb => n3814); U5575 : inv port map( inb => n775, outb => n3856); U5576 : inv port map( inb => n779, outb => n3859); U5577 : inv port map( inb => n783, outb => n3862); U5578 : inv port map( inb => n787, outb => n3865); U5579 : inv port map( inb => n791, outb => n4942); U5580 : inv port map( inb => n893, outb => n5073); U5581 : inv port map( inb => n954, outb => n5076); U5582 : inv port map( inb => n1013, outb => n5079); U5583 : inv port map( inb => n1075, outb => n5082); U5584 : inv port map( inb => n1150, outb => n4099); U5585 : inv port map( inb => n1213, outb => n4141); U5586 : inv port map( inb => n1217, outb => n4144); U5587 : inv port map( inb => n1221, outb => n4147); U5588 : inv port map( inb => n1225, outb => n4150); U5589 : inv port map( inb => n1229, outb => n5088); U5590 : inv port map( inb => n1331, outb => n5236); U5591 : inv port map( inb => n1392, outb => n5239); U5592 : inv port map( inb => n1451, outb => n5242); U5593 : inv port map( inb => n1513, outb => n5245); U5594 : inv port map( inb => n1588, outb => n4384); U5595 : inv port map( inb => n1651, outb => n4426); U5596 : inv port map( inb => n1655, outb => n4429); U5597 : inv port map( inb => n1659, outb => n4432); U5598 : inv port map( inb => n1663, outb => n4435); U5599 : inv port map( inb => n1667, outb => n5251); U5600 : inv port map( inb => n1769, outb => n5399); U5601 : inv port map( inb => n1830, outb => n5402); U5602 : inv port map( inb => n1889, outb => n5405); U5603 : inv port map( inb => n1951, outb => n5408); U5604 : inv port map( inb => n2026, outb => n4669); U5605 : inv port map( inb => n2089, outb => n4711); U5606 : inv port map( inb => n2093, outb => n4714); U5607 : inv port map( inb => n2097, outb => n4717); U5608 : inv port map( inb => n2101, outb => n4720); U5609 : inv port map( inb => n2105, outb => n5414); U5610 : inv port map( inb => n3625, outb => n411); U5611 : inv port map( inb => n3628, outb => n415); U5612 : inv port map( inb => n3631, outb => n419); U5613 : inv port map( inb => n3634, outb => n423); U5614 : inv port map( inb => mult_125_G4_ab_2_12_port, outb => n429); U5615 : inv port map( inb => n3639, outb => n432); U5616 : inv port map( inb => n3644, outb => n438); U5617 : inv port map( inb => n3647, outb => n442); U5618 : inv port map( inb => n3650, outb => n446); U5619 : inv port map( inb => n3653, outb => n450); U5620 : inv port map( inb => n3656, outb => n454); U5621 : inv port map( inb => mult_125_G4_ab_2_11_port, outb => n458); U5622 : inv port map( inb => n3668, outb => n474); U5623 : inv port map( inb => n3671, outb => n478); U5624 : inv port map( inb => n3674, outb => n482); U5625 : inv port map( inb => mult_125_G4_ab_15_11_port, outb => n486); U5626 : inv port map( inb => mult_125_G4_ab_2_10_port, outb => n489); U5627 : inv port map( inb => n3678, outb => n492); U5628 : inv port map( inb => n3688, outb => n507); U5629 : inv port map( inb => n3691, outb => n511); U5630 : inv port map( inb => n3694, outb => n515); U5631 : inv port map( inb => mult_125_G4_ab_2_9_port, outb => n519); U5632 : inv port map( inb => n3697, outb => n522); U5633 : inv port map( inb => n3705, outb => n532); U5634 : inv port map( inb => n3710, outb => n538); U5635 : inv port map( inb => n3713, outb => n542); U5636 : inv port map( inb => mult_125_G4_ab_15_9_port, outb => n546); U5637 : inv port map( inb => mult_125_G4_ab_2_8_port, outb => n549); U5638 : inv port map( inb => n3717, outb => n552); U5639 : inv port map( inb => n3724, outb => n560); U5640 : inv port map( inb => n3732, outb => n570); U5641 : inv port map( inb => n3735, outb => n574); U5642 : inv port map( inb => mult_125_G4_ab_2_7_port, outb => n578); U5643 : inv port map( inb => n3742, outb => n588); U5644 : inv port map( inb => n3745, outb => n592); U5645 : inv port map( inb => n3748, outb => n596); U5646 : inv port map( inb => n3753, outb => n602); U5647 : inv port map( inb => mult_125_G4_ab_15_7_port, outb => n606); U5648 : inv port map( inb => mult_125_G4_ab_2_6_port, outb => n609); U5649 : inv port map( inb => n3757, outb => n612); U5650 : inv port map( inb => n3762, outb => n621); U5651 : inv port map( inb => n3772, outb => n636); U5652 : inv port map( inb => mult_125_G4_ab_2_5_port, outb => n640); U5653 : inv port map( inb => n3784, outb => n659); U5654 : inv port map( inb => n3787, outb => n663); U5655 : inv port map( inb => mult_125_G4_ab_15_5_port, outb => n669); U5656 : inv port map( inb => mult_125_G4_ab_2_4_port, outb => n672); U5657 : inv port map( inb => n3793, outb => n675); U5658 : inv port map( inb => mult_125_G4_ab_15_4_port, outb => n702); U5659 : inv port map( inb => mult_125_G4_ab_2_3_port, outb => n705); U5660 : inv port map( inb => n3822, outb => n727); U5661 : inv port map( inb => mult_125_G4_ab_2_2_port, outb => n735); U5662 : inv port map( inb => n3828, outb => n738); U5663 : inv port map( inb => n3845, outb => n763); U5664 : inv port map( inb => mult_125_G4_ab_2_1_port, outb => n765); U5665 : inv port map( inb => n3847, outb => n768); U5666 : inv port map( inb => n771, outb => n3853); U5667 : inv port map( inb => n3855, outb => n778); U5668 : inv port map( inb => n3864, outb => n790); U5669 : inv port map( inb => n3874, outb => n802); U5670 : inv port map( inb => n3878, outb => n806); U5671 : inv port map( inb => n3882, outb => n810); U5672 : inv port map( inb => n3886, outb => n814); U5673 : inv port map( inb => n3890, outb => n818); U5674 : inv port map( inb => n821, outb => n240); U5675 : inv port map( inb => n3910, outb => n849); U5676 : inv port map( inb => n3913, outb => n853); U5677 : inv port map( inb => n3916, outb => n857); U5678 : inv port map( inb => n3919, outb => n861); U5679 : inv port map( inb => mult_125_G3_ab_2_12_port, outb => n867); U5680 : inv port map( inb => n3924, outb => n870); U5681 : inv port map( inb => n3929, outb => n876); U5682 : inv port map( inb => n3932, outb => n880); U5683 : inv port map( inb => n3935, outb => n884); U5684 : inv port map( inb => n3938, outb => n888); U5685 : inv port map( inb => n3941, outb => n892); U5686 : inv port map( inb => mult_125_G3_ab_2_11_port, outb => n896); U5687 : inv port map( inb => n3953, outb => n912); U5688 : inv port map( inb => n3956, outb => n916); U5689 : inv port map( inb => n3959, outb => n920); U5690 : inv port map( inb => mult_125_G3_ab_15_11_port, outb => n924); U5691 : inv port map( inb => mult_125_G3_ab_2_10_port, outb => n927); U5692 : inv port map( inb => n3963, outb => n930); U5693 : inv port map( inb => n3973, outb => n945); U5694 : inv port map( inb => n3976, outb => n949); U5695 : inv port map( inb => n3979, outb => n953); U5696 : inv port map( inb => mult_125_G3_ab_2_9_port, outb => n957); U5697 : inv port map( inb => n3982, outb => n960); U5698 : inv port map( inb => n3990, outb => n970); U5699 : inv port map( inb => n3995, outb => n976); U5700 : inv port map( inb => n3998, outb => n980); U5701 : inv port map( inb => mult_125_G3_ab_15_9_port, outb => n984); U5702 : inv port map( inb => mult_125_G3_ab_2_8_port, outb => n987); U5703 : inv port map( inb => n4002, outb => n990); U5704 : inv port map( inb => n4009, outb => n998); U5705 : inv port map( inb => n4017, outb => n1008); U5706 : inv port map( inb => n4020, outb => n1012); U5707 : inv port map( inb => mult_125_G3_ab_2_7_port, outb => n1016); U5708 : inv port map( inb => n4027, outb => n1026); U5709 : inv port map( inb => n4030, outb => n1030); U5710 : inv port map( inb => n4033, outb => n1034); U5711 : inv port map( inb => n4038, outb => n1040); U5712 : inv port map( inb => mult_125_G3_ab_15_7_port, outb => n1044); U5713 : inv port map( inb => mult_125_G3_ab_2_6_port, outb => n1047); U5714 : inv port map( inb => n4042, outb => n1050); U5715 : inv port map( inb => n4047, outb => n1059); U5716 : inv port map( inb => n4057, outb => n1074); U5717 : inv port map( inb => mult_125_G3_ab_2_5_port, outb => n1078); U5718 : inv port map( inb => n4069, outb => n1097); U5719 : inv port map( inb => n4072, outb => n1101); U5720 : inv port map( inb => mult_125_G3_ab_15_5_port, outb => n1107); U5721 : inv port map( inb => mult_125_G3_ab_2_4_port, outb => n1110); U5722 : inv port map( inb => n4078, outb => n1113); U5723 : inv port map( inb => mult_125_G3_ab_15_4_port, outb => n1140); U5724 : inv port map( inb => mult_125_G3_ab_2_3_port, outb => n1143); U5725 : inv port map( inb => n4107, outb => n1165); U5726 : inv port map( inb => mult_125_G3_ab_2_2_port, outb => n1173); U5727 : inv port map( inb => n4113, outb => n1176); U5728 : inv port map( inb => n4130, outb => n1201); U5729 : inv port map( inb => mult_125_G3_ab_2_1_port, outb => n1203); U5730 : inv port map( inb => n4132, outb => n1206); U5731 : inv port map( inb => n1209, outb => n4138); U5732 : inv port map( inb => n4140, outb => n1216); U5733 : inv port map( inb => n4149, outb => n1228); U5734 : inv port map( inb => n4159, outb => n1240); U5735 : inv port map( inb => n4163, outb => n1244); U5736 : inv port map( inb => n4167, outb => n1248); U5737 : inv port map( inb => n4171, outb => n1252); U5738 : inv port map( inb => n4175, outb => n1256); U5739 : inv port map( inb => n1259, outb => n348); U5740 : inv port map( inb => n4195, outb => n1287); U5741 : inv port map( inb => n4198, outb => n1291); U5742 : inv port map( inb => n4201, outb => n1295); U5743 : inv port map( inb => n4204, outb => n1299); U5744 : inv port map( inb => mult_125_G2_ab_2_12_port, outb => n1305); U5745 : inv port map( inb => n4209, outb => n1308); U5746 : inv port map( inb => n4214, outb => n1314); U5747 : inv port map( inb => n4217, outb => n1318); U5748 : inv port map( inb => n4220, outb => n1322); U5749 : inv port map( inb => n4223, outb => n1326); U5750 : inv port map( inb => n4226, outb => n1330); U5751 : inv port map( inb => mult_125_G2_ab_2_11_port, outb => n1334); U5752 : inv port map( inb => n4238, outb => n1350); U5753 : inv port map( inb => n4241, outb => n1354); U5754 : inv port map( inb => n4244, outb => n1358); U5755 : inv port map( inb => mult_125_G2_ab_15_11_port, outb => n1362); U5756 : inv port map( inb => mult_125_G2_ab_2_10_port, outb => n1365); U5757 : inv port map( inb => n4248, outb => n1368); U5758 : inv port map( inb => n4258, outb => n1383); U5759 : inv port map( inb => n4261, outb => n1387); U5760 : inv port map( inb => n4264, outb => n1391); U5761 : inv port map( inb => mult_125_G2_ab_2_9_port, outb => n1395); U5762 : inv port map( inb => n4267, outb => n1398); U5763 : inv port map( inb => n4275, outb => n1408); U5764 : inv port map( inb => n4280, outb => n1414); U5765 : inv port map( inb => n4283, outb => n1418); U5766 : inv port map( inb => mult_125_G2_ab_15_9_port, outb => n1422); U5767 : inv port map( inb => mult_125_G2_ab_2_8_port, outb => n1425); U5768 : inv port map( inb => n4287, outb => n1428); U5769 : inv port map( inb => n4294, outb => n1436); U5770 : inv port map( inb => n4302, outb => n1446); U5771 : inv port map( inb => n4305, outb => n1450); U5772 : inv port map( inb => mult_125_G2_ab_2_7_port, outb => n1454); U5773 : inv port map( inb => n4312, outb => n1464); U5774 : inv port map( inb => n4315, outb => n1468); U5775 : inv port map( inb => n4318, outb => n1472); U5776 : inv port map( inb => n4323, outb => n1478); U5777 : inv port map( inb => mult_125_G2_ab_15_7_port, outb => n1482); U5778 : inv port map( inb => mult_125_G2_ab_2_6_port, outb => n1485); U5779 : inv port map( inb => n4327, outb => n1488); U5780 : inv port map( inb => n4332, outb => n1497); U5781 : inv port map( inb => n4342, outb => n1512); U5782 : inv port map( inb => mult_125_G2_ab_2_5_port, outb => n1516); U5783 : inv port map( inb => n4354, outb => n1535); U5784 : inv port map( inb => n4357, outb => n1539); U5785 : inv port map( inb => mult_125_G2_ab_15_5_port, outb => n1545); U5786 : inv port map( inb => mult_125_G2_ab_2_4_port, outb => n1548); U5787 : inv port map( inb => n4363, outb => n1551); U5788 : inv port map( inb => mult_125_G2_ab_15_4_port, outb => n1578); U5789 : inv port map( inb => mult_125_G2_ab_2_3_port, outb => n1581); U5790 : inv port map( inb => n4392, outb => n1603); U5791 : inv port map( inb => mult_125_G2_ab_2_2_port, outb => n1611); U5792 : inv port map( inb => n4398, outb => n1614); U5793 : inv port map( inb => n4415, outb => n1639); U5794 : inv port map( inb => mult_125_G2_ab_2_1_port, outb => n1641); U5795 : inv port map( inb => n4417, outb => n1644); U5796 : inv port map( inb => n1647, outb => n4423); U5797 : inv port map( inb => n4425, outb => n1654); U5798 : inv port map( inb => n4434, outb => n1666); U5799 : inv port map( inb => n4444, outb => n1678); U5800 : inv port map( inb => n4448, outb => n1682); U5801 : inv port map( inb => n4452, outb => n1686); U5802 : inv port map( inb => n4456, outb => n1690); U5803 : inv port map( inb => n4460, outb => n1694); U5804 : inv port map( inb => n1697, outb => n312); U5805 : inv port map( inb => n4480, outb => n1725); U5806 : inv port map( inb => n4483, outb => n1729); U5807 : inv port map( inb => n4486, outb => n1733); U5808 : inv port map( inb => n4489, outb => n1737); U5809 : inv port map( inb => mult_125_ab_2_12_port, outb => n1743); U5810 : inv port map( inb => n4494, outb => n1746); U5811 : inv port map( inb => n4499, outb => n1752); U5812 : inv port map( inb => n4502, outb => n1756); U5813 : inv port map( inb => n4505, outb => n1760); U5814 : inv port map( inb => n4508, outb => n1764); U5815 : inv port map( inb => n4511, outb => n1768); U5816 : inv port map( inb => mult_125_ab_2_11_port, outb => n1772); U5817 : inv port map( inb => n4523, outb => n1788); U5818 : inv port map( inb => n4526, outb => n1792); U5819 : inv port map( inb => n4529, outb => n1796); U5820 : inv port map( inb => mult_125_ab_15_11_port, outb => n1800); U5821 : inv port map( inb => mult_125_ab_2_10_port, outb => n1803); U5822 : inv port map( inb => n4533, outb => n1806); U5823 : inv port map( inb => n4543, outb => n1821); U5824 : inv port map( inb => n4546, outb => n1825); U5825 : inv port map( inb => n4549, outb => n1829); U5826 : inv port map( inb => mult_125_ab_2_9_port, outb => n1833); U5827 : inv port map( inb => n4552, outb => n1836); U5828 : inv port map( inb => n4560, outb => n1846); U5829 : inv port map( inb => n4565, outb => n1852); U5830 : inv port map( inb => n4568, outb => n1856); U5831 : inv port map( inb => mult_125_ab_15_9_port, outb => n1860); U5832 : inv port map( inb => mult_125_ab_2_8_port, outb => n1863); U5833 : inv port map( inb => n4572, outb => n1866); U5834 : inv port map( inb => n4579, outb => n1874); U5835 : inv port map( inb => n4587, outb => n1884); U5836 : inv port map( inb => n4590, outb => n1888); U5837 : inv port map( inb => mult_125_ab_2_7_port, outb => n1892); U5838 : inv port map( inb => n4597, outb => n1902); U5839 : inv port map( inb => n4600, outb => n1906); U5840 : inv port map( inb => n4603, outb => n1910); U5841 : inv port map( inb => n4608, outb => n1916); U5842 : inv port map( inb => mult_125_ab_15_7_port, outb => n1920); U5843 : inv port map( inb => mult_125_ab_2_6_port, outb => n1923); U5844 : inv port map( inb => n4612, outb => n1926); U5845 : inv port map( inb => n4617, outb => n1935); U5846 : inv port map( inb => n4627, outb => n1950); U5847 : inv port map( inb => mult_125_ab_2_5_port, outb => n1954); U5848 : inv port map( inb => n4639, outb => n1973); U5849 : inv port map( inb => n4642, outb => n1977); U5850 : inv port map( inb => mult_125_ab_15_5_port, outb => n1983); U5851 : inv port map( inb => mult_125_ab_2_4_port, outb => n1986); U5852 : inv port map( inb => n4648, outb => n1989); U5853 : inv port map( inb => mult_125_ab_15_4_port, outb => n2016); U5854 : inv port map( inb => mult_125_ab_2_3_port, outb => n2019); U5855 : inv port map( inb => n4677, outb => n2041); U5856 : inv port map( inb => mult_125_ab_2_2_port, outb => n2049); U5857 : inv port map( inb => n4683, outb => n2052); U5858 : inv port map( inb => n4700, outb => n2077); U5859 : inv port map( inb => mult_125_ab_2_1_port, outb => n2079); U5860 : inv port map( inb => n4702, outb => n2082); U5861 : inv port map( inb => n2085, outb => n4708); U5862 : inv port map( inb => n4710, outb => n2092); U5863 : inv port map( inb => n4719, outb => n2104); U5864 : inv port map( inb => n4729, outb => n2116); U5865 : inv port map( inb => n4733, outb => n2120); U5866 : inv port map( inb => n4737, outb => n2124); U5867 : inv port map( inb => n4741, outb => n2128); U5868 : inv port map( inb => n4745, outb => n2132); U5869 : inv port map( inb => n2135, outb => n276); U5870 : inv port map( inb => multiplier_sigs_1_31_port, outb => n5270); U5871 : inv port map( inb => adder_mem_array_2_31_port, outb => n5269); U5872 : inv port map( inb => multiplier_sigs_0_31_port, outb => n5433); U5873 : inv port map( inb => adder_mem_array_1_31_port, outb => n5432); U5874 : inv port map( inb => multiplier_sigs_2_31_port, outb => n5107); U5875 : inv port map( inb => adder_mem_array_3_31_port, outb => n5106); U5876 : inv port map( inb => n2238, outb => n242); U5877 : inv port map( inb => mult_125_G4_ab_2_13_port, outb => n399); U5878 : inv port map( inb => n401, outb => n3621); U5879 : inv port map( inb => n3622, outb => n407); U5880 : inv port map( inb => n426, outb => n4926); U5881 : inv port map( inb => n435, outb => n3645); U5882 : inv port map( inb => n460, outb => n3660); U5883 : inv port map( inb => n3663, outb => n468); U5884 : inv port map( inb => n485, outb => n4929); U5885 : inv port map( inb => n4928, outb => n247); U5886 : inv port map( inb => mult_125_G4_ab_15_12_port, outb => n5037); U5887 : inv port map( inb => n495, outb => n3682); U5888 : inv port map( inb => n3683, outb => n501); U5889 : inv port map( inb => n3702, outb => n528); U5890 : inv port map( inb => n545, outb => n4932); U5891 : inv port map( inb => n4931, outb => n251); U5892 : inv port map( inb => mult_125_G4_ab_15_10_port, outb => n5038); U5893 : inv port map( inb => n3727, outb => n564); U5894 : inv port map( inb => n580, outb => n3739); U5895 : inv port map( inb => n605, outb => n4935); U5896 : inv port map( inb => n4934, outb => n255); U5897 : inv port map( inb => mult_125_G4_ab_15_8_port, outb => n5039); U5898 : inv port map( inb => n615, outb => n3761); U5899 : inv port map( inb => n624, outb => n3766); U5900 : inv port map( inb => n3767, outb => n630); U5901 : inv port map( inb => n642, outb => n3776); U5902 : inv port map( inb => n649, outb => n3780); U5903 : inv port map( inb => n3781, outb => n655); U5904 : inv port map( inb => n668, outb => n4938); U5905 : inv port map( inb => n4937, outb => n259); U5906 : inv port map( inb => mult_125_G4_ab_15_6_port, outb => n5040); U5907 : inv port map( inb => n678, outb => n3797); U5908 : inv port map( inb => n683, outb => n3799); U5909 : inv port map( inb => n3800, outb => n689); U5910 : inv port map( inb => n692, outb => n3804); U5911 : inv port map( inb => n3805, outb => n698); U5912 : inv port map( inb => n707, outb => n3810); U5913 : inv port map( inb => n3813, outb => n715); U5914 : inv port map( inb => n3816, outb => n719); U5915 : inv port map( inb => n3819, outb => n723); U5916 : inv port map( inb => n3825, outb => n731); U5917 : inv port map( inb => n3831, outb => n742); U5918 : inv port map( inb => n745, outb => n3835); U5919 : inv port map( inb => n3836, outb => n751); U5920 : inv port map( inb => n3839, outb => n755); U5921 : inv port map( inb => n3842, outb => n759); U5922 : inv port map( inb => n3852, outb => n774); U5923 : inv port map( inb => n3858, outb => n782); U5924 : inv port map( inb => n3861, outb => n786); U5925 : inv port map( inb => n793, outb => n3869); U5926 : inv port map( inb => n795, outb => n3871); U5927 : inv port map( inb => n3870, outb => n798); U5928 : inv port map( inb => n5041, outb => n5030); U5929 : inv port map( inb => mult_125_G4_ab_7_1_port, outb => n5042); U5930 : inv port map( inb => mult_125_G4_ab_9_1_port, outb => n5043); U5931 : inv port map( inb => mult_125_G4_ab_11_1_port, outb => n5044); U5932 : inv port map( inb => mult_125_G4_ab_13_1_port, outb => n5045); U5933 : inv port map( inb => mult_125_G4_ab_15_1_port, outb => n5046); U5934 : inv port map( inb => n2535, outb => n350); U5935 : inv port map( inb => mult_125_G3_ab_2_13_port, outb => n837); U5936 : inv port map( inb => n839, outb => n3906); U5937 : inv port map( inb => n3907, outb => n845); U5938 : inv port map( inb => n864, outb => n5072); U5939 : inv port map( inb => n873, outb => n3930); U5940 : inv port map( inb => n898, outb => n3945); U5941 : inv port map( inb => n3948, outb => n906); U5942 : inv port map( inb => n923, outb => n5075); U5943 : inv port map( inb => n5074, outb => n355); U5944 : inv port map( inb => mult_125_G3_ab_15_12_port, outb => n5200); U5945 : inv port map( inb => n933, outb => n3967); U5946 : inv port map( inb => n3968, outb => n939); U5947 : inv port map( inb => n3987, outb => n966); U5948 : inv port map( inb => n983, outb => n5078); U5949 : inv port map( inb => n5077, outb => n359); U5950 : inv port map( inb => mult_125_G3_ab_15_10_port, outb => n5201); U5951 : inv port map( inb => n4012, outb => n1002); U5952 : inv port map( inb => n1018, outb => n4024); U5953 : inv port map( inb => n1043, outb => n5081); U5954 : inv port map( inb => n5080, outb => n363); U5955 : inv port map( inb => mult_125_G3_ab_15_8_port, outb => n5202); U5956 : inv port map( inb => n1053, outb => n4046); U5957 : inv port map( inb => n1062, outb => n4051); U5958 : inv port map( inb => n4052, outb => n1068); U5959 : inv port map( inb => n1080, outb => n4061); U5960 : inv port map( inb => n1087, outb => n4065); U5961 : inv port map( inb => n4066, outb => n1093); U5962 : inv port map( inb => n1106, outb => n5084); U5963 : inv port map( inb => n5083, outb => n367); U5964 : inv port map( inb => mult_125_G3_ab_15_6_port, outb => n5203); U5965 : inv port map( inb => n1116, outb => n4082); U5966 : inv port map( inb => n1121, outb => n4084); U5967 : inv port map( inb => n4085, outb => n1127); U5968 : inv port map( inb => n1130, outb => n4089); U5969 : inv port map( inb => n4090, outb => n1136); U5970 : inv port map( inb => n1145, outb => n4095); U5971 : inv port map( inb => n4098, outb => n1153); U5972 : inv port map( inb => n4101, outb => n1157); U5973 : inv port map( inb => n4104, outb => n1161); U5974 : inv port map( inb => n4110, outb => n1169); U5975 : inv port map( inb => n4116, outb => n1180); U5976 : inv port map( inb => n1183, outb => n4120); U5977 : inv port map( inb => n4121, outb => n1189); U5978 : inv port map( inb => n4124, outb => n1193); U5979 : inv port map( inb => n4127, outb => n1197); U5980 : inv port map( inb => n4137, outb => n1212); U5981 : inv port map( inb => n4143, outb => n1220); U5982 : inv port map( inb => n4146, outb => n1224); U5983 : inv port map( inb => n1231, outb => n4154); U5984 : inv port map( inb => n1233, outb => n4156); U5985 : inv port map( inb => n4155, outb => n1236); U5986 : inv port map( inb => n5204, outb => n5193); U5987 : inv port map( inb => mult_125_G3_ab_7_1_port, outb => n5205); U5988 : inv port map( inb => mult_125_G3_ab_9_1_port, outb => n5206); U5989 : inv port map( inb => mult_125_G3_ab_11_1_port, outb => n5207); U5990 : inv port map( inb => mult_125_G3_ab_13_1_port, outb => n5208); U5991 : inv port map( inb => mult_125_G3_ab_15_1_port, outb => n5209); U5992 : inv port map( inb => n2832, outb => n314); U5993 : inv port map( inb => mult_125_G2_ab_2_13_port, outb => n1275); U5994 : inv port map( inb => n1277, outb => n4191); U5995 : inv port map( inb => n4192, outb => n1283); U5996 : inv port map( inb => n1302, outb => n5235); U5997 : inv port map( inb => n1311, outb => n4215); U5998 : inv port map( inb => n1336, outb => n4230); U5999 : inv port map( inb => n4233, outb => n1344); U6000 : inv port map( inb => n1361, outb => n5238); U6001 : inv port map( inb => n5237, outb => n319); U6002 : inv port map( inb => mult_125_G2_ab_15_12_port, outb => n5363); U6003 : inv port map( inb => n1371, outb => n4252); U6004 : inv port map( inb => n4253, outb => n1377); U6005 : inv port map( inb => n4272, outb => n1404); U6006 : inv port map( inb => n1421, outb => n5241); U6007 : inv port map( inb => n5240, outb => n323); U6008 : inv port map( inb => mult_125_G2_ab_15_10_port, outb => n5364); U6009 : inv port map( inb => n4297, outb => n1440); U6010 : inv port map( inb => n1456, outb => n4309); U6011 : inv port map( inb => n1481, outb => n5244); U6012 : inv port map( inb => n5243, outb => n327); U6013 : inv port map( inb => mult_125_G2_ab_15_8_port, outb => n5365); U6014 : inv port map( inb => n1491, outb => n4331); U6015 : inv port map( inb => n1500, outb => n4336); U6016 : inv port map( inb => n4337, outb => n1506); U6017 : inv port map( inb => n1518, outb => n4346); U6018 : inv port map( inb => n1525, outb => n4350); U6019 : inv port map( inb => n4351, outb => n1531); U6020 : inv port map( inb => n1544, outb => n5247); U6021 : inv port map( inb => n5246, outb => n331); U6022 : inv port map( inb => mult_125_G2_ab_15_6_port, outb => n5366); U6023 : inv port map( inb => n1554, outb => n4367); U6024 : inv port map( inb => n1559, outb => n4369); U6025 : inv port map( inb => n4370, outb => n1565); U6026 : inv port map( inb => n1568, outb => n4374); U6027 : inv port map( inb => n4375, outb => n1574); U6028 : inv port map( inb => n1583, outb => n4380); U6029 : inv port map( inb => n4383, outb => n1591); U6030 : inv port map( inb => n4386, outb => n1595); U6031 : inv port map( inb => n4389, outb => n1599); U6032 : inv port map( inb => n4395, outb => n1607); U6033 : inv port map( inb => n4401, outb => n1618); U6034 : inv port map( inb => n1621, outb => n4405); U6035 : inv port map( inb => n4406, outb => n1627); U6036 : inv port map( inb => n4409, outb => n1631); U6037 : inv port map( inb => n4412, outb => n1635); U6038 : inv port map( inb => n4422, outb => n1650); U6039 : inv port map( inb => n4428, outb => n1658); U6040 : inv port map( inb => n4431, outb => n1662); U6041 : inv port map( inb => n1669, outb => n4439); U6042 : inv port map( inb => n1671, outb => n4441); U6043 : inv port map( inb => n4440, outb => n1674); U6044 : inv port map( inb => n5367, outb => n5356); U6045 : inv port map( inb => mult_125_G2_ab_7_1_port, outb => n5368); U6046 : inv port map( inb => mult_125_G2_ab_9_1_port, outb => n5369); U6047 : inv port map( inb => mult_125_G2_ab_11_1_port, outb => n5370); U6048 : inv port map( inb => mult_125_G2_ab_13_1_port, outb => n5371); U6049 : inv port map( inb => mult_125_G2_ab_15_1_port, outb => n5372); U6050 : inv port map( inb => n3129, outb => n278); U6051 : inv port map( inb => mult_125_ab_2_13_port, outb => n1713); U6052 : inv port map( inb => n1715, outb => n4476); U6053 : inv port map( inb => n4477, outb => n1721); U6054 : inv port map( inb => n1740, outb => n5398); U6055 : inv port map( inb => n1749, outb => n4500); U6056 : inv port map( inb => n1774, outb => n4515); U6057 : inv port map( inb => n4518, outb => n1782); U6058 : inv port map( inb => n1799, outb => n5401); U6059 : inv port map( inb => n5400, outb => n283); U6060 : inv port map( inb => mult_125_ab_15_12_port, outb => n5526); U6061 : inv port map( inb => n1809, outb => n4537); U6062 : inv port map( inb => n4538, outb => n1815); U6063 : inv port map( inb => n4557, outb => n1842); U6064 : inv port map( inb => n1859, outb => n5404); U6065 : inv port map( inb => n5403, outb => n287); U6066 : inv port map( inb => mult_125_ab_15_10_port, outb => n5527); U6067 : inv port map( inb => n4582, outb => n1878); U6068 : inv port map( inb => n1894, outb => n4594); U6069 : inv port map( inb => n1919, outb => n5407); U6070 : inv port map( inb => n5406, outb => n291); U6071 : inv port map( inb => mult_125_ab_15_8_port, outb => n5528); U6072 : inv port map( inb => n1929, outb => n4616); U6073 : inv port map( inb => n1938, outb => n4621); U6074 : inv port map( inb => n4622, outb => n1944); U6075 : inv port map( inb => n1956, outb => n4631); U6076 : inv port map( inb => n1963, outb => n4635); U6077 : inv port map( inb => n4636, outb => n1969); U6078 : inv port map( inb => n1982, outb => n5410); U6079 : inv port map( inb => n5409, outb => n295); U6080 : inv port map( inb => mult_125_ab_15_6_port, outb => n5529); U6081 : inv port map( inb => n1992, outb => n4652); U6082 : inv port map( inb => n1997, outb => n4654); U6083 : inv port map( inb => n4655, outb => n2003); U6084 : inv port map( inb => n2006, outb => n4659); U6085 : inv port map( inb => n4660, outb => n2012); U6086 : inv port map( inb => n2021, outb => n4665); U6087 : inv port map( inb => n4668, outb => n2029); U6088 : inv port map( inb => n4671, outb => n2033); U6089 : inv port map( inb => n4674, outb => n2037); U6090 : inv port map( inb => n4680, outb => n2045); U6091 : inv port map( inb => n4686, outb => n2056); U6092 : inv port map( inb => n2059, outb => n4690); U6093 : inv port map( inb => n4691, outb => n2065); U6094 : inv port map( inb => n4694, outb => n2069); U6095 : inv port map( inb => n4697, outb => n2073); U6096 : inv port map( inb => n4707, outb => n2088); U6097 : inv port map( inb => n4713, outb => n2096); U6098 : inv port map( inb => n4716, outb => n2100); U6099 : inv port map( inb => n2107, outb => n4724); U6100 : inv port map( inb => n2109, outb => n4726); U6101 : inv port map( inb => n4725, outb => n2112); U6102 : inv port map( inb => n5530, outb => n5519); U6103 : inv port map( inb => mult_125_ab_7_1_port, outb => n5531); U6104 : inv port map( inb => mult_125_ab_9_1_port, outb => n5532); U6105 : inv port map( inb => mult_125_ab_11_1_port, outb => n5533); U6106 : inv port map( inb => mult_125_ab_13_1_port, outb => n5534); U6107 : inv port map( inb => mult_125_ab_15_1_port, outb => n5535); U6108 : inv port map( inb => n2136, outb => n5091); U6109 : inv port map( inb => n2163, outb => n5417); U6110 : inv port map( inb => n2166, outb => n5254); U6111 : inv port map( inb => n5536, outb => mult_125_G4_ZB); U6112 : inv port map( inb => n5537, outb => mult_125_G4_ZA); U6113 : inv port map( inb => n5538, outb => mult_125_G4_QB); U6114 : inv port map( inb => n5539, outb => mult_125_G4_QA); U6115 : inv port map( inb => mult_125_G4_A1_0_port, outb => n5540); U6116 : inv port map( inb => n5541, outb => multiplier_sigs_3_2_port); U6117 : inv port map( inb => mult_125_G4_A1_1_port, outb => n5542); U6118 : inv port map( inb => n5543, outb => multiplier_sigs_3_3_port); U6119 : inv port map( inb => mult_125_G4_A1_2_port, outb => n5544); U6120 : inv port map( inb => n5545, outb => multiplier_sigs_3_4_port); U6121 : inv port map( inb => mult_125_G4_A1_3_port, outb => n5546); U6122 : inv port map( inb => n5547, outb => multiplier_sigs_3_5_port); U6123 : inv port map( inb => mult_125_G4_A1_4_port, outb => n5548); U6124 : inv port map( inb => n5549, outb => multiplier_sigs_3_6_port); U6125 : inv port map( inb => mult_125_G4_A1_5_port, outb => n5550); U6126 : inv port map( inb => n5551, outb => multiplier_sigs_3_7_port); U6127 : inv port map( inb => mult_125_G4_A1_6_port, outb => n5552); U6128 : inv port map( inb => n5553, outb => multiplier_sigs_3_8_port); U6129 : inv port map( inb => mult_125_G4_A1_7_port, outb => n5554); U6130 : inv port map( inb => n5555, outb => multiplier_sigs_3_9_port); U6131 : inv port map( inb => mult_125_G4_A1_8_port, outb => n5556); U6132 : inv port map( inb => n5557, outb => multiplier_sigs_3_10_port); U6133 : inv port map( inb => mult_125_G4_A1_9_port, outb => n5558); U6134 : inv port map( inb => n5559, outb => multiplier_sigs_3_11_port); U6135 : inv port map( inb => mult_125_G4_A1_10_port, outb => n5560); U6136 : inv port map( inb => n5561, outb => multiplier_sigs_3_12_port); U6137 : inv port map( inb => mult_125_G4_A1_11_port, outb => n5562); U6138 : inv port map( inb => n5563, outb => multiplier_sigs_3_13_port); U6139 : inv port map( inb => mult_125_G4_A1_12_port, outb => n5564); U6140 : inv port map( inb => n5565, outb => multiplier_sigs_3_14_port); U6141 : inv port map( inb => mult_125_G4_A1_13_port, outb => n5566); U6142 : inv port map( inb => n5567, outb => multiplier_sigs_3_15_port); U6143 : inv port map( inb => mult_125_G4_A1_14_port, outb => n5568); U6144 : inv port map( inb => mult_125_G4_A2_14_port, outb => n5569); U6145 : inv port map( inb => n5570, outb => multiplier_sigs_3_16_port); U6146 : inv port map( inb => mult_125_G4_A1_15_port, outb => n5571); U6147 : inv port map( inb => mult_125_G4_A2_15_port, outb => n5572); U6148 : inv port map( inb => n5573, outb => mult_125_G4_FS_1_PG_int_0_3_3_port); U6149 : inv port map( inb => mult_125_G4_FS_1_TEMP_G_0_3_2_port, outb => n5574); U6150 : inv port map( inb => mult_125_G4_FS_1_P_0_3_3_port, outb => n5575); U6151 : inv port map( inb => mult_125_G4_A1_16_port, outb => n5576); U6152 : inv port map( inb => mult_125_G4_A2_16_port, outb => n5577); U6153 : inv port map( inb => n5578, outb => mult_125_G4_FS_1_PG_int_0_4_0_port); U6154 : inv port map( inb => mult_125_G4_A1_17_port, outb => n5579); U6155 : inv port map( inb => mult_125_G4_A2_17_port, outb => n5580); U6156 : inv port map( inb => n5581, outb => mult_125_G4_FS_1_PG_int_0_4_1_port); U6157 : inv port map( inb => n5582, outb => mult_125_G4_FS_1_TEMP_P_0_4_1_port); U6158 : inv port map( inb => mult_125_G4_FS_1_TEMP_P_0_4_0_port, outb => n5583); U6159 : inv port map( inb => mult_125_G4_A1_18_port, outb => n5584); U6160 : inv port map( inb => mult_125_G4_A2_18_port, outb => n5585); U6161 : inv port map( inb => n5586, outb => mult_125_G4_FS_1_PG_int_0_4_2_port); U6162 : inv port map( inb => n5587, outb => mult_125_G4_FS_1_TEMP_P_0_4_2_port); U6163 : inv port map( inb => mult_125_G4_FS_1_TEMP_G_0_4_1_port, outb => n5588); U6164 : inv port map( inb => mult_125_G4_FS_1_C_1_4_1_port, outb => n5589); U6165 : inv port map( inb => mult_125_G4_FS_1_P_0_4_1_port, outb => n5590); U6166 : inv port map( inb => mult_125_G4_A1_19_port, outb => n5591); U6167 : inv port map( inb => mult_125_G4_A2_19_port, outb => n5592); U6168 : inv port map( inb => n5593, outb => mult_125_G4_FS_1_PG_int_0_4_3_port); U6169 : inv port map( inb => mult_125_G4_FS_1_TEMP_G_0_4_2_port, outb => n5594); U6170 : inv port map( inb => mult_125_G4_FS_1_P_0_4_3_port, outb => n5595); U6171 : inv port map( inb => mult_125_G4_FS_1_C_1_4_2_port, outb => n5596); U6172 : inv port map( inb => mult_125_G4_FS_1_P_0_4_2_port, outb => n5597); U6173 : inv port map( inb => mult_125_G4_A1_20_port, outb => n5598); U6174 : inv port map( inb => mult_125_G4_A2_20_port, outb => n5599); U6175 : inv port map( inb => n5600, outb => mult_125_G4_FS_1_PG_int_0_5_0_port); U6176 : inv port map( inb => mult_125_G4_A1_21_port, outb => n5601); U6177 : inv port map( inb => mult_125_G4_A2_21_port, outb => n5602); U6178 : inv port map( inb => n5603, outb => mult_125_G4_FS_1_PG_int_0_5_1_port); U6179 : inv port map( inb => n5604, outb => mult_125_G4_FS_1_TEMP_P_0_5_1_port); U6180 : inv port map( inb => mult_125_G4_FS_1_TEMP_P_0_5_0_port, outb => n5605); U6181 : inv port map( inb => mult_125_G4_A1_22_port, outb => n5606); U6182 : inv port map( inb => mult_125_G4_A2_22_port, outb => n5607); U6183 : inv port map( inb => n5608, outb => mult_125_G4_FS_1_PG_int_0_5_2_port); U6184 : inv port map( inb => n5609, outb => mult_125_G4_FS_1_TEMP_P_0_5_2_port); U6185 : inv port map( inb => mult_125_G4_FS_1_TEMP_G_0_5_1_port, outb => n5610); U6186 : inv port map( inb => mult_125_G4_FS_1_C_1_5_1_port, outb => n5611); U6187 : inv port map( inb => mult_125_G4_FS_1_P_0_5_1_port, outb => n5612); U6188 : inv port map( inb => mult_125_G4_A1_23_port, outb => n5613); U6189 : inv port map( inb => mult_125_G4_A2_23_port, outb => n5614); U6190 : inv port map( inb => n5615, outb => mult_125_G4_FS_1_PG_int_0_5_3_port); U6191 : inv port map( inb => mult_125_G4_FS_1_TEMP_G_0_5_2_port, outb => n5616); U6192 : inv port map( inb => mult_125_G4_FS_1_P_0_5_3_port, outb => n5617); U6193 : inv port map( inb => mult_125_G4_FS_1_C_1_5_2_port, outb => n5618); U6194 : inv port map( inb => mult_125_G4_FS_1_P_0_5_2_port, outb => n5619); U6195 : inv port map( inb => mult_125_G4_A1_24_port, outb => n5620); U6196 : inv port map( inb => mult_125_G4_A2_24_port, outb => n5621); U6197 : inv port map( inb => n5622, outb => mult_125_G4_FS_1_PG_int_0_6_0_port); U6198 : inv port map( inb => mult_125_G4_A1_25_port, outb => n5623); U6199 : inv port map( inb => mult_125_G4_A2_25_port, outb => n5624); U6200 : inv port map( inb => n5625, outb => mult_125_G4_FS_1_PG_int_0_6_1_port); U6201 : inv port map( inb => n5626, outb => mult_125_G4_FS_1_TEMP_P_0_6_1_port); U6202 : inv port map( inb => mult_125_G4_FS_1_TEMP_P_0_6_0_port, outb => n5627); U6203 : inv port map( inb => mult_125_G4_A1_26_port, outb => n5628); U6204 : inv port map( inb => mult_125_G4_A2_26_port, outb => n5629); U6205 : inv port map( inb => n5630, outb => mult_125_G4_FS_1_PG_int_0_6_2_port); U6206 : inv port map( inb => n5631, outb => mult_125_G4_FS_1_TEMP_P_0_6_2_port); U6207 : inv port map( inb => mult_125_G4_FS_1_TEMP_G_0_6_1_port, outb => n5632); U6208 : inv port map( inb => mult_125_G4_FS_1_C_1_6_1_port, outb => n5633); U6209 : inv port map( inb => mult_125_G4_FS_1_P_0_6_1_port, outb => n5634); U6210 : inv port map( inb => mult_125_G4_A1_27_port, outb => n5635); U6211 : inv port map( inb => mult_125_G4_A2_27_port, outb => n5636); U6212 : inv port map( inb => n5637, outb => mult_125_G4_FS_1_PG_int_0_6_3_port); U6213 : inv port map( inb => mult_125_G4_FS_1_TEMP_G_0_6_2_port, outb => n5638); U6214 : inv port map( inb => mult_125_G4_FS_1_P_0_6_3_port, outb => n5639); U6215 : inv port map( inb => mult_125_G4_FS_1_C_1_6_2_port, outb => n5640); U6216 : inv port map( inb => mult_125_G4_FS_1_P_0_6_2_port, outb => n5641); U6217 : inv port map( inb => mult_125_G4_A1_28_port, outb => n5642); U6218 : inv port map( inb => mult_125_G4_A2_28_port, outb => n5643); U6219 : inv port map( inb => n5644, outb => mult_125_G4_FS_1_PG_int_0_7_0_port); U6220 : inv port map( inb => mult_125_G4_A1_29_port, outb => n5645); U6221 : inv port map( inb => mult_125_G4_A2_29_port, outb => n5646); U6222 : inv port map( inb => n5647, outb => mult_125_G4_FS_1_PG_int_0_7_1_port); U6223 : inv port map( inb => mult_125_G4_FS_1_C_1_7_0_port, outb => n5648); U6224 : inv port map( inb => mult_125_G4_FS_1_TEMP_P_0_7_0_port, outb => n5649); U6225 : inv port map( inb => mult_125_G4_FS_1_G_1_0_3_port, outb => n5650); U6226 : inv port map( inb => mult_125_G4_FS_1_C_1_4_0_port, outb => n5651); U6227 : inv port map( inb => mult_125_G4_FS_1_G_1_1_0_port, outb => n5653); U6228 : inv port map( inb => mult_125_G4_FS_1_C_1_5_0_port, outb => n5654); U6229 : inv port map( inb => mult_125_G4_FS_1_G_1_1_1_port, outb => n5656); U6230 : inv port map( inb => mult_125_G4_FS_1_C_1_6_0_port, outb => n5657); U6231 : inv port map( inb => mult_125_G4_FS_1_G_1_1_2_port, outb => n5659); U6232 : inv port map( inb => mult_125_G4_FS_1_G_2_0_0_port, outb => n5660); U6233 : inv port map( inb => n5661, outb => mult_125_ZB); U6234 : inv port map( inb => n5662, outb => mult_125_ZA); U6235 : inv port map( inb => n5663, outb => mult_125_QB); U6236 : inv port map( inb => n5664, outb => mult_125_QA); U6237 : inv port map( inb => mult_125_A1_0_port, outb => n5665); U6238 : inv port map( inb => n5666, outb => multiplier_sigs_0_2_port); U6239 : inv port map( inb => mult_125_A1_1_port, outb => n5667); U6240 : inv port map( inb => n5668, outb => multiplier_sigs_0_3_port); U6241 : inv port map( inb => mult_125_A1_2_port, outb => n5669); U6242 : inv port map( inb => n5670, outb => multiplier_sigs_0_4_port); U6243 : inv port map( inb => mult_125_A1_3_port, outb => n5671); U6244 : inv port map( inb => n5672, outb => multiplier_sigs_0_5_port); U6245 : inv port map( inb => mult_125_A1_4_port, outb => n5673); U6246 : inv port map( inb => n5674, outb => multiplier_sigs_0_6_port); U6247 : inv port map( inb => mult_125_A1_5_port, outb => n5675); U6248 : inv port map( inb => n5676, outb => multiplier_sigs_0_7_port); U6249 : inv port map( inb => mult_125_A1_6_port, outb => n5677); U6250 : inv port map( inb => n5678, outb => multiplier_sigs_0_8_port); U6251 : inv port map( inb => mult_125_A1_7_port, outb => n5679); U6252 : inv port map( inb => n5680, outb => multiplier_sigs_0_9_port); U6253 : inv port map( inb => mult_125_A1_8_port, outb => n5681); U6254 : inv port map( inb => n5682, outb => multiplier_sigs_0_10_port); U6255 : inv port map( inb => mult_125_A1_9_port, outb => n5683); U6256 : inv port map( inb => n5684, outb => multiplier_sigs_0_11_port); U6257 : inv port map( inb => mult_125_A1_10_port, outb => n5685); U6258 : inv port map( inb => n5686, outb => multiplier_sigs_0_12_port); U6259 : inv port map( inb => mult_125_A1_11_port, outb => n5687); U6260 : inv port map( inb => n5688, outb => multiplier_sigs_0_13_port); U6261 : inv port map( inb => mult_125_A1_12_port, outb => n5689); U6262 : inv port map( inb => n5690, outb => multiplier_sigs_0_14_port); U6263 : inv port map( inb => mult_125_A1_13_port, outb => n5691); U6264 : inv port map( inb => n5692, outb => multiplier_sigs_0_15_port); U6265 : inv port map( inb => mult_125_A1_14_port, outb => n5693); U6266 : inv port map( inb => mult_125_A2_14_port, outb => n5694); U6267 : inv port map( inb => n5695, outb => multiplier_sigs_0_16_port); U6268 : inv port map( inb => mult_125_A1_15_port, outb => n5696); U6269 : inv port map( inb => mult_125_A2_15_port, outb => n5697); U6270 : inv port map( inb => n5698, outb => mult_125_FS_1_PG_int_0_3_3_port) ; U6271 : inv port map( inb => mult_125_FS_1_TEMP_G_0_3_2_port, outb => n5699) ; U6272 : inv port map( inb => mult_125_FS_1_P_0_3_3_port, outb => n5700); U6273 : inv port map( inb => mult_125_A1_16_port, outb => n5701); U6274 : inv port map( inb => mult_125_A2_16_port, outb => n5702); U6275 : inv port map( inb => n5703, outb => mult_125_FS_1_PG_int_0_4_0_port) ; U6276 : inv port map( inb => mult_125_A1_17_port, outb => n5704); U6277 : inv port map( inb => mult_125_A2_17_port, outb => n5705); U6278 : inv port map( inb => n5706, outb => mult_125_FS_1_PG_int_0_4_1_port) ; U6279 : inv port map( inb => n5707, outb => mult_125_FS_1_TEMP_P_0_4_1_port) ; U6280 : inv port map( inb => mult_125_FS_1_TEMP_P_0_4_0_port, outb => n5708) ; U6281 : inv port map( inb => mult_125_A1_18_port, outb => n5709); U6282 : inv port map( inb => mult_125_A2_18_port, outb => n5710); U6283 : inv port map( inb => n5711, outb => mult_125_FS_1_PG_int_0_4_2_port) ; U6284 : inv port map( inb => n5712, outb => mult_125_FS_1_TEMP_P_0_4_2_port) ; U6285 : inv port map( inb => mult_125_FS_1_TEMP_G_0_4_1_port, outb => n5713) ; U6286 : inv port map( inb => mult_125_FS_1_C_1_4_1_port, outb => n5714); U6287 : inv port map( inb => mult_125_FS_1_P_0_4_1_port, outb => n5715); U6288 : inv port map( inb => mult_125_A1_19_port, outb => n5716); U6289 : inv port map( inb => mult_125_A2_19_port, outb => n5717); U6290 : inv port map( inb => n5718, outb => mult_125_FS_1_PG_int_0_4_3_port) ; U6291 : inv port map( inb => mult_125_FS_1_TEMP_G_0_4_2_port, outb => n5719) ; U6292 : inv port map( inb => mult_125_FS_1_P_0_4_3_port, outb => n5720); U6293 : inv port map( inb => mult_125_FS_1_C_1_4_2_port, outb => n5721); U6294 : inv port map( inb => mult_125_FS_1_P_0_4_2_port, outb => n5722); U6295 : inv port map( inb => mult_125_A1_20_port, outb => n5723); U6296 : inv port map( inb => mult_125_A2_20_port, outb => n5724); U6297 : inv port map( inb => n5725, outb => mult_125_FS_1_PG_int_0_5_0_port) ; U6298 : inv port map( inb => mult_125_A1_21_port, outb => n5726); U6299 : inv port map( inb => mult_125_A2_21_port, outb => n5727); U6300 : inv port map( inb => n5728, outb => mult_125_FS_1_PG_int_0_5_1_port) ; U6301 : inv port map( inb => n5729, outb => mult_125_FS_1_TEMP_P_0_5_1_port) ; U6302 : inv port map( inb => mult_125_FS_1_TEMP_P_0_5_0_port, outb => n5730) ; U6303 : inv port map( inb => mult_125_A1_22_port, outb => n5731); U6304 : inv port map( inb => mult_125_A2_22_port, outb => n5732); U6305 : inv port map( inb => n5733, outb => mult_125_FS_1_PG_int_0_5_2_port) ; U6306 : inv port map( inb => n5734, outb => mult_125_FS_1_TEMP_P_0_5_2_port) ; U6307 : inv port map( inb => mult_125_FS_1_TEMP_G_0_5_1_port, outb => n5735) ; U6308 : inv port map( inb => mult_125_FS_1_C_1_5_1_port, outb => n5736); U6309 : inv port map( inb => mult_125_FS_1_P_0_5_1_port, outb => n5737); U6310 : inv port map( inb => mult_125_A1_23_port, outb => n5738); U6311 : inv port map( inb => mult_125_A2_23_port, outb => n5739); U6312 : inv port map( inb => n5740, outb => mult_125_FS_1_PG_int_0_5_3_port) ; U6313 : inv port map( inb => mult_125_FS_1_TEMP_G_0_5_2_port, outb => n5741) ; U6314 : inv port map( inb => mult_125_FS_1_P_0_5_3_port, outb => n5742); U6315 : inv port map( inb => mult_125_FS_1_C_1_5_2_port, outb => n5743); U6316 : inv port map( inb => mult_125_FS_1_P_0_5_2_port, outb => n5744); U6317 : inv port map( inb => mult_125_A1_24_port, outb => n5745); U6318 : inv port map( inb => mult_125_A2_24_port, outb => n5746); U6319 : inv port map( inb => n5747, outb => mult_125_FS_1_PG_int_0_6_0_port) ; U6320 : inv port map( inb => mult_125_A1_25_port, outb => n5748); U6321 : inv port map( inb => mult_125_A2_25_port, outb => n5749); U6322 : inv port map( inb => n5750, outb => mult_125_FS_1_PG_int_0_6_1_port) ; U6323 : inv port map( inb => n5751, outb => mult_125_FS_1_TEMP_P_0_6_1_port) ; U6324 : inv port map( inb => mult_125_FS_1_TEMP_P_0_6_0_port, outb => n5752) ; U6325 : inv port map( inb => mult_125_A1_26_port, outb => n5753); U6326 : inv port map( inb => mult_125_A2_26_port, outb => n5754); U6327 : inv port map( inb => n5755, outb => mult_125_FS_1_PG_int_0_6_2_port) ; U6328 : inv port map( inb => n5756, outb => mult_125_FS_1_TEMP_P_0_6_2_port) ; U6329 : inv port map( inb => mult_125_FS_1_TEMP_G_0_6_1_port, outb => n5757) ; U6330 : inv port map( inb => mult_125_FS_1_C_1_6_1_port, outb => n5758); U6331 : inv port map( inb => mult_125_FS_1_P_0_6_1_port, outb => n5759); U6332 : inv port map( inb => mult_125_A1_27_port, outb => n5760); U6333 : inv port map( inb => mult_125_A2_27_port, outb => n5761); U6334 : inv port map( inb => n5762, outb => mult_125_FS_1_PG_int_0_6_3_port) ; U6335 : inv port map( inb => mult_125_FS_1_TEMP_G_0_6_2_port, outb => n5763) ; U6336 : inv port map( inb => mult_125_FS_1_P_0_6_3_port, outb => n5764); U6337 : inv port map( inb => mult_125_FS_1_C_1_6_2_port, outb => n5765); U6338 : inv port map( inb => mult_125_FS_1_P_0_6_2_port, outb => n5766); U6339 : inv port map( inb => mult_125_A1_28_port, outb => n5767); U6340 : inv port map( inb => mult_125_A2_28_port, outb => n5768); U6341 : inv port map( inb => n5769, outb => mult_125_FS_1_PG_int_0_7_0_port) ; U6342 : inv port map( inb => mult_125_A1_29_port, outb => n5770); U6343 : inv port map( inb => mult_125_A2_29_port, outb => n5771); U6344 : inv port map( inb => n5772, outb => mult_125_FS_1_PG_int_0_7_1_port) ; U6345 : inv port map( inb => mult_125_FS_1_C_1_7_0_port, outb => n5773); U6346 : inv port map( inb => mult_125_FS_1_TEMP_P_0_7_0_port, outb => n5774) ; U6347 : inv port map( inb => mult_125_FS_1_G_1_0_3_port, outb => n5775); U6348 : inv port map( inb => mult_125_FS_1_C_1_4_0_port, outb => n5776); U6349 : inv port map( inb => mult_125_FS_1_G_1_1_0_port, outb => n5778); U6350 : inv port map( inb => mult_125_FS_1_C_1_5_0_port, outb => n5779); U6351 : inv port map( inb => mult_125_FS_1_G_1_1_1_port, outb => n5781); U6352 : inv port map( inb => mult_125_FS_1_C_1_6_0_port, outb => n5782); U6353 : inv port map( inb => mult_125_FS_1_G_1_1_2_port, outb => n5784); U6354 : inv port map( inb => mult_125_FS_1_G_2_0_0_port, outb => n5785); U6355 : inv port map( inb => n5786, outb => mult_125_G2_ZB); U6356 : inv port map( inb => n5787, outb => mult_125_G2_ZA); U6357 : inv port map( inb => n5788, outb => mult_125_G2_QB); U6358 : inv port map( inb => n5789, outb => mult_125_G2_QA); U6359 : inv port map( inb => mult_125_G2_A1_0_port, outb => n5790); U6360 : inv port map( inb => n5791, outb => multiplier_sigs_1_2_port); U6361 : inv port map( inb => mult_125_G2_A1_1_port, outb => n5792); U6362 : inv port map( inb => n5793, outb => multiplier_sigs_1_3_port); U6363 : inv port map( inb => mult_125_G2_A1_2_port, outb => n5794); U6364 : inv port map( inb => n5795, outb => multiplier_sigs_1_4_port); U6365 : inv port map( inb => mult_125_G2_A1_3_port, outb => n5796); U6366 : inv port map( inb => n5797, outb => multiplier_sigs_1_5_port); U6367 : inv port map( inb => mult_125_G2_A1_4_port, outb => n5798); U6368 : inv port map( inb => n5799, outb => multiplier_sigs_1_6_port); U6369 : inv port map( inb => mult_125_G2_A1_5_port, outb => n5800); U6370 : inv port map( inb => n5801, outb => multiplier_sigs_1_7_port); U6371 : inv port map( inb => mult_125_G2_A1_6_port, outb => n5802); U6372 : inv port map( inb => n5803, outb => multiplier_sigs_1_8_port); U6373 : inv port map( inb => mult_125_G2_A1_7_port, outb => n5804); U6374 : inv port map( inb => n5805, outb => multiplier_sigs_1_9_port); U6375 : inv port map( inb => mult_125_G2_A1_8_port, outb => n5806); U6376 : inv port map( inb => n5807, outb => multiplier_sigs_1_10_port); U6377 : inv port map( inb => mult_125_G2_A1_9_port, outb => n5808); U6378 : inv port map( inb => n5809, outb => multiplier_sigs_1_11_port); U6379 : inv port map( inb => mult_125_G2_A1_10_port, outb => n5810); U6380 : inv port map( inb => n5811, outb => multiplier_sigs_1_12_port); U6381 : inv port map( inb => mult_125_G2_A1_11_port, outb => n5812); U6382 : inv port map( inb => n5813, outb => multiplier_sigs_1_13_port); U6383 : inv port map( inb => mult_125_G2_A1_12_port, outb => n5814); U6384 : inv port map( inb => n5815, outb => multiplier_sigs_1_14_port); U6385 : inv port map( inb => mult_125_G2_A1_13_port, outb => n5816); U6386 : inv port map( inb => n5817, outb => multiplier_sigs_1_15_port); U6387 : inv port map( inb => mult_125_G2_A1_14_port, outb => n5818); U6388 : inv port map( inb => mult_125_G2_A2_14_port, outb => n5819); U6389 : inv port map( inb => n5820, outb => multiplier_sigs_1_16_port); U6390 : inv port map( inb => mult_125_G2_A1_15_port, outb => n5821); U6391 : inv port map( inb => mult_125_G2_A2_15_port, outb => n5822); U6392 : inv port map( inb => n5823, outb => mult_125_G2_FS_1_PG_int_0_3_3_port); U6393 : inv port map( inb => mult_125_G2_FS_1_TEMP_G_0_3_2_port, outb => n5824); U6394 : inv port map( inb => mult_125_G2_FS_1_P_0_3_3_port, outb => n5825); U6395 : inv port map( inb => mult_125_G2_A1_16_port, outb => n5826); U6396 : inv port map( inb => mult_125_G2_A2_16_port, outb => n5827); U6397 : inv port map( inb => n5828, outb => mult_125_G2_FS_1_PG_int_0_4_0_port); U6398 : inv port map( inb => mult_125_G2_A1_17_port, outb => n5829); U6399 : inv port map( inb => mult_125_G2_A2_17_port, outb => n5830); U6400 : inv port map( inb => n5831, outb => mult_125_G2_FS_1_PG_int_0_4_1_port); U6401 : inv port map( inb => n5832, outb => mult_125_G2_FS_1_TEMP_P_0_4_1_port); U6402 : inv port map( inb => mult_125_G2_FS_1_TEMP_P_0_4_0_port, outb => n5833); U6403 : inv port map( inb => mult_125_G2_A1_18_port, outb => n5834); U6404 : inv port map( inb => mult_125_G2_A2_18_port, outb => n5835); U6405 : inv port map( inb => n5836, outb => mult_125_G2_FS_1_PG_int_0_4_2_port); U6406 : inv port map( inb => n5837, outb => mult_125_G2_FS_1_TEMP_P_0_4_2_port); U6407 : inv port map( inb => mult_125_G2_FS_1_TEMP_G_0_4_1_port, outb => n5838); U6408 : inv port map( inb => mult_125_G2_FS_1_C_1_4_1_port, outb => n5839); U6409 : inv port map( inb => mult_125_G2_FS_1_P_0_4_1_port, outb => n5840); U6410 : inv port map( inb => mult_125_G2_A1_19_port, outb => n5841); U6411 : inv port map( inb => mult_125_G2_A2_19_port, outb => n5842); U6412 : inv port map( inb => n5843, outb => mult_125_G2_FS_1_PG_int_0_4_3_port); U6413 : inv port map( inb => mult_125_G2_FS_1_TEMP_G_0_4_2_port, outb => n5844); U6414 : inv port map( inb => mult_125_G2_FS_1_P_0_4_3_port, outb => n5845); U6415 : inv port map( inb => mult_125_G2_FS_1_C_1_4_2_port, outb => n5846); U6416 : inv port map( inb => mult_125_G2_FS_1_P_0_4_2_port, outb => n5847); U6417 : inv port map( inb => mult_125_G2_A1_20_port, outb => n5848); U6418 : inv port map( inb => mult_125_G2_A2_20_port, outb => n5849); U6419 : inv port map( inb => n5850, outb => mult_125_G2_FS_1_PG_int_0_5_0_port); U6420 : inv port map( inb => mult_125_G2_A1_21_port, outb => n5851); U6421 : inv port map( inb => mult_125_G2_A2_21_port, outb => n5852); U6422 : inv port map( inb => n5853, outb => mult_125_G2_FS_1_PG_int_0_5_1_port); U6423 : inv port map( inb => n5854, outb => mult_125_G2_FS_1_TEMP_P_0_5_1_port); U6424 : inv port map( inb => mult_125_G2_FS_1_TEMP_P_0_5_0_port, outb => n5855); U6425 : inv port map( inb => mult_125_G2_A1_22_port, outb => n5856); U6426 : inv port map( inb => mult_125_G2_A2_22_port, outb => n5857); U6427 : inv port map( inb => n5858, outb => mult_125_G2_FS_1_PG_int_0_5_2_port); U6428 : inv port map( inb => n5859, outb => mult_125_G2_FS_1_TEMP_P_0_5_2_port); U6429 : inv port map( inb => mult_125_G2_FS_1_TEMP_G_0_5_1_port, outb => n5860); U6430 : inv port map( inb => mult_125_G2_FS_1_C_1_5_1_port, outb => n5861); U6431 : inv port map( inb => mult_125_G2_FS_1_P_0_5_1_port, outb => n5862); U6432 : inv port map( inb => mult_125_G2_A1_23_port, outb => n5863); U6433 : inv port map( inb => mult_125_G2_A2_23_port, outb => n5864); U6434 : inv port map( inb => n5865, outb => mult_125_G2_FS_1_PG_int_0_5_3_port); U6435 : inv port map( inb => mult_125_G2_FS_1_TEMP_G_0_5_2_port, outb => n5866); U6436 : inv port map( inb => mult_125_G2_FS_1_P_0_5_3_port, outb => n5867); U6437 : inv port map( inb => mult_125_G2_FS_1_C_1_5_2_port, outb => n5868); U6438 : inv port map( inb => mult_125_G2_FS_1_P_0_5_2_port, outb => n5869); U6439 : inv port map( inb => mult_125_G2_A1_24_port, outb => n5870); U6440 : inv port map( inb => mult_125_G2_A2_24_port, outb => n5871); U6441 : inv port map( inb => n5872, outb => mult_125_G2_FS_1_PG_int_0_6_0_port); U6442 : inv port map( inb => mult_125_G2_A1_25_port, outb => n5873); U6443 : inv port map( inb => mult_125_G2_A2_25_port, outb => n5874); U6444 : inv port map( inb => n5875, outb => mult_125_G2_FS_1_PG_int_0_6_1_port); U6445 : inv port map( inb => n5876, outb => mult_125_G2_FS_1_TEMP_P_0_6_1_port); U6446 : inv port map( inb => mult_125_G2_FS_1_TEMP_P_0_6_0_port, outb => n5877); U6447 : inv port map( inb => mult_125_G2_A1_26_port, outb => n5878); U6448 : inv port map( inb => mult_125_G2_A2_26_port, outb => n5879); U6449 : inv port map( inb => n5880, outb => mult_125_G2_FS_1_PG_int_0_6_2_port); U6450 : inv port map( inb => n5881, outb => mult_125_G2_FS_1_TEMP_P_0_6_2_port); U6451 : inv port map( inb => mult_125_G2_FS_1_TEMP_G_0_6_1_port, outb => n5882); U6452 : inv port map( inb => mult_125_G2_FS_1_C_1_6_1_port, outb => n5883); U6453 : inv port map( inb => mult_125_G2_FS_1_P_0_6_1_port, outb => n5884); U6454 : inv port map( inb => mult_125_G2_A1_27_port, outb => n5885); U6455 : inv port map( inb => mult_125_G2_A2_27_port, outb => n5886); U6456 : inv port map( inb => n5887, outb => mult_125_G2_FS_1_PG_int_0_6_3_port); U6457 : inv port map( inb => mult_125_G2_FS_1_TEMP_G_0_6_2_port, outb => n5888); U6458 : inv port map( inb => mult_125_G2_FS_1_P_0_6_3_port, outb => n5889); U6459 : inv port map( inb => mult_125_G2_FS_1_C_1_6_2_port, outb => n5890); U6460 : inv port map( inb => mult_125_G2_FS_1_P_0_6_2_port, outb => n5891); U6461 : inv port map( inb => mult_125_G2_A1_28_port, outb => n5892); U6462 : inv port map( inb => mult_125_G2_A2_28_port, outb => n5893); U6463 : inv port map( inb => n5894, outb => mult_125_G2_FS_1_PG_int_0_7_0_port); U6464 : inv port map( inb => mult_125_G2_A1_29_port, outb => n5895); U6465 : inv port map( inb => mult_125_G2_A2_29_port, outb => n5896); U6466 : inv port map( inb => n5897, outb => mult_125_G2_FS_1_PG_int_0_7_1_port); U6467 : inv port map( inb => mult_125_G2_FS_1_C_1_7_0_port, outb => n5898); U6468 : inv port map( inb => mult_125_G2_FS_1_TEMP_P_0_7_0_port, outb => n5899); U6469 : inv port map( inb => mult_125_G2_FS_1_G_1_0_3_port, outb => n5900); U6470 : inv port map( inb => mult_125_G2_FS_1_C_1_4_0_port, outb => n5901); U6471 : inv port map( inb => mult_125_G2_FS_1_G_1_1_0_port, outb => n5903); U6472 : inv port map( inb => mult_125_G2_FS_1_C_1_5_0_port, outb => n5904); U6473 : inv port map( inb => mult_125_G2_FS_1_G_1_1_1_port, outb => n5906); U6474 : inv port map( inb => mult_125_G2_FS_1_C_1_6_0_port, outb => n5907); U6475 : inv port map( inb => mult_125_G2_FS_1_G_1_1_2_port, outb => n5909); U6476 : inv port map( inb => mult_125_G2_FS_1_G_2_0_0_port, outb => n5910); U6477 : inv port map( inb => n5911, outb => mult_125_G3_ZB); U6478 : inv port map( inb => n5912, outb => mult_125_G3_ZA); U6479 : inv port map( inb => n5913, outb => mult_125_G3_QB); U6480 : inv port map( inb => n5914, outb => mult_125_G3_QA); U6481 : inv port map( inb => mult_125_G3_A1_0_port, outb => n5915); U6482 : inv port map( inb => n5916, outb => multiplier_sigs_2_2_port); U6483 : inv port map( inb => mult_125_G3_A1_1_port, outb => n5917); U6484 : inv port map( inb => n5918, outb => multiplier_sigs_2_3_port); U6485 : inv port map( inb => mult_125_G3_A1_2_port, outb => n5919); U6486 : inv port map( inb => n5920, outb => multiplier_sigs_2_4_port); U6487 : inv port map( inb => mult_125_G3_A1_3_port, outb => n5921); U6488 : inv port map( inb => n5922, outb => multiplier_sigs_2_5_port); U6489 : inv port map( inb => mult_125_G3_A1_4_port, outb => n5923); U6490 : inv port map( inb => n5924, outb => multiplier_sigs_2_6_port); U6491 : inv port map( inb => mult_125_G3_A1_5_port, outb => n5925); U6492 : inv port map( inb => n5926, outb => multiplier_sigs_2_7_port); U6493 : inv port map( inb => mult_125_G3_A1_6_port, outb => n5927); U6494 : inv port map( inb => n5928, outb => multiplier_sigs_2_8_port); U6495 : inv port map( inb => mult_125_G3_A1_7_port, outb => n5929); U6496 : inv port map( inb => n5930, outb => multiplier_sigs_2_9_port); U6497 : inv port map( inb => mult_125_G3_A1_8_port, outb => n5931); U6498 : inv port map( inb => n5932, outb => multiplier_sigs_2_10_port); U6499 : inv port map( inb => mult_125_G3_A1_9_port, outb => n5933); U6500 : inv port map( inb => n5934, outb => multiplier_sigs_2_11_port); U6501 : inv port map( inb => mult_125_G3_A1_10_port, outb => n5935); U6502 : inv port map( inb => n5936, outb => multiplier_sigs_2_12_port); U6503 : inv port map( inb => mult_125_G3_A1_11_port, outb => n5937); U6504 : inv port map( inb => n5938, outb => multiplier_sigs_2_13_port); U6505 : inv port map( inb => mult_125_G3_A1_12_port, outb => n5939); U6506 : inv port map( inb => n5940, outb => multiplier_sigs_2_14_port); U6507 : inv port map( inb => mult_125_G3_A1_13_port, outb => n5941); U6508 : inv port map( inb => n5942, outb => multiplier_sigs_2_15_port); U6509 : inv port map( inb => mult_125_G3_A1_14_port, outb => n5943); U6510 : inv port map( inb => mult_125_G3_A2_14_port, outb => n5944); U6511 : inv port map( inb => n5945, outb => multiplier_sigs_2_16_port); U6512 : inv port map( inb => mult_125_G3_A1_15_port, outb => n5946); U6513 : inv port map( inb => mult_125_G3_A2_15_port, outb => n5947); U6514 : inv port map( inb => n5948, outb => mult_125_G3_FS_1_PG_int_0_3_3_port); U6515 : inv port map( inb => mult_125_G3_FS_1_TEMP_G_0_3_2_port, outb => n5949); U6516 : inv port map( inb => mult_125_G3_FS_1_P_0_3_3_port, outb => n5950); U6517 : inv port map( inb => mult_125_G3_A1_16_port, outb => n5951); U6518 : inv port map( inb => mult_125_G3_A2_16_port, outb => n5952); U6519 : inv port map( inb => n5953, outb => mult_125_G3_FS_1_PG_int_0_4_0_port); U6520 : inv port map( inb => mult_125_G3_A1_17_port, outb => n5954); U6521 : inv port map( inb => mult_125_G3_A2_17_port, outb => n5955); U6522 : inv port map( inb => n5956, outb => mult_125_G3_FS_1_PG_int_0_4_1_port); U6523 : inv port map( inb => n5957, outb => mult_125_G3_FS_1_TEMP_P_0_4_1_port); U6524 : inv port map( inb => mult_125_G3_FS_1_TEMP_P_0_4_0_port, outb => n5958); U6525 : inv port map( inb => mult_125_G3_A1_18_port, outb => n5959); U6526 : inv port map( inb => mult_125_G3_A2_18_port, outb => n5960); U6527 : inv port map( inb => n5961, outb => mult_125_G3_FS_1_PG_int_0_4_2_port); U6528 : inv port map( inb => n5962, outb => mult_125_G3_FS_1_TEMP_P_0_4_2_port); U6529 : inv port map( inb => mult_125_G3_FS_1_TEMP_G_0_4_1_port, outb => n5963); U6530 : inv port map( inb => mult_125_G3_FS_1_C_1_4_1_port, outb => n5964); U6531 : inv port map( inb => mult_125_G3_FS_1_P_0_4_1_port, outb => n5965); U6532 : inv port map( inb => mult_125_G3_A1_19_port, outb => n5966); U6533 : inv port map( inb => mult_125_G3_A2_19_port, outb => n5967); U6534 : inv port map( inb => n5968, outb => mult_125_G3_FS_1_PG_int_0_4_3_port); U6535 : inv port map( inb => mult_125_G3_FS_1_TEMP_G_0_4_2_port, outb => n5969); U6536 : inv port map( inb => mult_125_G3_FS_1_P_0_4_3_port, outb => n5970); U6537 : inv port map( inb => mult_125_G3_FS_1_C_1_4_2_port, outb => n5971); U6538 : inv port map( inb => mult_125_G3_FS_1_P_0_4_2_port, outb => n5972); U6539 : inv port map( inb => mult_125_G3_A1_20_port, outb => n5973); U6540 : inv port map( inb => mult_125_G3_A2_20_port, outb => n5974); U6541 : inv port map( inb => n5975, outb => mult_125_G3_FS_1_PG_int_0_5_0_port); U6542 : inv port map( inb => mult_125_G3_A1_21_port, outb => n5976); U6543 : inv port map( inb => mult_125_G3_A2_21_port, outb => n5977); U6544 : inv port map( inb => n5978, outb => mult_125_G3_FS_1_PG_int_0_5_1_port); U6545 : inv port map( inb => n5979, outb => mult_125_G3_FS_1_TEMP_P_0_5_1_port); U6546 : inv port map( inb => mult_125_G3_FS_1_TEMP_P_0_5_0_port, outb => n5980); U6547 : inv port map( inb => mult_125_G3_A1_22_port, outb => n5981); U6548 : inv port map( inb => mult_125_G3_A2_22_port, outb => n5982); U6549 : inv port map( inb => n5983, outb => mult_125_G3_FS_1_PG_int_0_5_2_port); U6550 : inv port map( inb => n5984, outb => mult_125_G3_FS_1_TEMP_P_0_5_2_port); U6551 : inv port map( inb => mult_125_G3_FS_1_TEMP_G_0_5_1_port, outb => n5985); U6552 : inv port map( inb => mult_125_G3_FS_1_C_1_5_1_port, outb => n5986); U6553 : inv port map( inb => mult_125_G3_FS_1_P_0_5_1_port, outb => n5987); U6554 : inv port map( inb => mult_125_G3_A1_23_port, outb => n5988); U6555 : inv port map( inb => mult_125_G3_A2_23_port, outb => n5989); U6556 : inv port map( inb => n5990, outb => mult_125_G3_FS_1_PG_int_0_5_3_port); U6557 : inv port map( inb => mult_125_G3_FS_1_TEMP_G_0_5_2_port, outb => n5991); U6558 : inv port map( inb => mult_125_G3_FS_1_P_0_5_3_port, outb => n5992); U6559 : inv port map( inb => mult_125_G3_FS_1_C_1_5_2_port, outb => n5993); U6560 : inv port map( inb => mult_125_G3_FS_1_P_0_5_2_port, outb => n5994); U6561 : inv port map( inb => mult_125_G3_A1_24_port, outb => n5995); U6562 : inv port map( inb => mult_125_G3_A2_24_port, outb => n5996); U6563 : inv port map( inb => n5997, outb => mult_125_G3_FS_1_PG_int_0_6_0_port); U6564 : inv port map( inb => mult_125_G3_A1_25_port, outb => n5998); U6565 : inv port map( inb => mult_125_G3_A2_25_port, outb => n5999); U6566 : inv port map( inb => n6000, outb => mult_125_G3_FS_1_PG_int_0_6_1_port); U6567 : inv port map( inb => n6001, outb => mult_125_G3_FS_1_TEMP_P_0_6_1_port); U6568 : inv port map( inb => mult_125_G3_FS_1_TEMP_P_0_6_0_port, outb => n6002); U6569 : inv port map( inb => mult_125_G3_A1_26_port, outb => n6003); U6570 : inv port map( inb => mult_125_G3_A2_26_port, outb => n6004); U6571 : inv port map( inb => n6005, outb => mult_125_G3_FS_1_PG_int_0_6_2_port); U6572 : inv port map( inb => n6006, outb => mult_125_G3_FS_1_TEMP_P_0_6_2_port); U6573 : inv port map( inb => mult_125_G3_FS_1_TEMP_G_0_6_1_port, outb => n6007); U6574 : inv port map( inb => mult_125_G3_FS_1_C_1_6_1_port, outb => n6008); U6575 : inv port map( inb => mult_125_G3_FS_1_P_0_6_1_port, outb => n6009); U6576 : inv port map( inb => mult_125_G3_A1_27_port, outb => n6010); U6577 : inv port map( inb => mult_125_G3_A2_27_port, outb => n6011); U6578 : inv port map( inb => n6012, outb => mult_125_G3_FS_1_PG_int_0_6_3_port); U6579 : inv port map( inb => mult_125_G3_FS_1_TEMP_G_0_6_2_port, outb => n6013); U6580 : inv port map( inb => mult_125_G3_FS_1_P_0_6_3_port, outb => n6014); U6581 : inv port map( inb => mult_125_G3_FS_1_C_1_6_2_port, outb => n6015); U6582 : inv port map( inb => mult_125_G3_FS_1_P_0_6_2_port, outb => n6016); U6583 : inv port map( inb => mult_125_G3_A1_28_port, outb => n6017); U6584 : inv port map( inb => mult_125_G3_A2_28_port, outb => n6018); U6585 : inv port map( inb => n6019, outb => mult_125_G3_FS_1_PG_int_0_7_0_port); U6586 : inv port map( inb => mult_125_G3_A1_29_port, outb => n6020); U6587 : inv port map( inb => mult_125_G3_A2_29_port, outb => n6021); U6588 : inv port map( inb => n6022, outb => mult_125_G3_FS_1_PG_int_0_7_1_port); U6589 : inv port map( inb => mult_125_G3_FS_1_C_1_7_0_port, outb => n6023); U6590 : inv port map( inb => mult_125_G3_FS_1_TEMP_P_0_7_0_port, outb => n6024); U6591 : inv port map( inb => mult_125_G3_FS_1_G_1_0_3_port, outb => n6025); U6592 : inv port map( inb => mult_125_G3_FS_1_C_1_4_0_port, outb => n6026); U6593 : inv port map( inb => mult_125_G3_FS_1_G_1_1_0_port, outb => n6028); U6594 : inv port map( inb => mult_125_G3_FS_1_C_1_5_0_port, outb => n6029); U6595 : inv port map( inb => mult_125_G3_FS_1_G_1_1_1_port, outb => n6031); U6596 : inv port map( inb => mult_125_G3_FS_1_C_1_6_0_port, outb => n6032); U6597 : inv port map( inb => mult_125_G3_FS_1_G_1_1_2_port, outb => n6034); U6598 : inv port map( inb => mult_125_G3_FS_1_G_2_0_0_port, outb => n6035); end SYN_fir_rtl_arch;
mit
e30da3c5c351862c2024a68b101cf098
0.497127
2.653507
false
false
false
false
Feuerwerk/fpgaNES
i2c.vhd
1
9,105
/* This file is part of fpgaNES. fpgaNES is free software: you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version. fpgaNES is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with fpgaNES. If not, see <http://www.gnu.org/licenses/>. */ -- inspired by http://opencores.org/project,i2c library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity i2c is generic ( input_clk : integer := 50_000_000; -- input clock speed from user logic in Hz bus_clk : integer := 400_000 -- speed the i2c bus (scl) will run at in Hz ); port ( i_clk : in std_logic; i_reset_n : in std_logic; i_enable : in std_logic; i_flag : in std_logic; i_start_condition : in std_logic; i_stop_condition : in std_logic; i_enable_ack : in std_logic; i_data : in std_logic_vector(7 downto 0); io_sda : inout std_logic; io_scl : inout std_logic; o_q : out std_logic_vector(7 downto 0); o_status : out std_logic_vector(4 downto 0); o_busy : out std_logic; o_ack_error : out std_logic ); end i2c; architecture behavioral of i2c is constant divider: integer := (input_clk / bus_clk) / 4; --number of clocks in 1/4 cycle of scl type state_t is (starting1, starting2, started, restarting1, restarting2, write_addr_for_read, write_addr_for_write, await_ack1, await_ack2, await_ack3, await_ack4, await_ack5, await_ack6, write_ack1, write_ack2, addr_written_for_write, addr_written_for_read, read_data, prepare_read, write_data, stopping1, stopping2, stopped); signal s_state : state_t := stopped; signal s_data_clk : std_logic; signal s_data_clk_prev : std_logic; signal s_scl_clk : std_logic; signal s_sda : std_logic := '1'; signal s_scl : std_logic := '1'; signal s_scl_enable : std_logic := '0'; signal s_scl_int : std_logic; signal s_busy : std_logic; signal s_ack : std_logic := '0'; signal s_buffer : std_logic_vector(7 downto 0); signal s_q : std_logic_vector(7 downto 0) := x"00"; signal s_index : integer range 0 to 7 := 7; signal s_stretch : std_logic := '0'; signal s_status : std_logic_vector(4 downto 0) := "00000"; signal s_ack_error :std_logic := '0'; begin -- generate the timing for the bus clock (s_scl_clk) and the data clock (data_clk) process (i_clk) variable count: integer range 0 to divider * 4; -- timing for clock generation begin if rising_edge(i_clk) then if i_reset_n = '0' then -- reset asserted s_stretch <= '0'; count := 0; else s_data_clk_prev <= s_data_clk; if count = divider * 4 - 1 then -- end of timing cycle count := 0; -- reset timer elsif s_stretch = '0' then -- clock stretching from slave not detected count := count + 1; -- continue clock generation timing end if; case count is when 0 to divider - 1 => -- first 1/4 cycle of clocking s_scl_clk <= '0'; s_data_clk <= '0'; when divider to divider * 2 - 1 => -- second 1/4 cycle of clocking s_scl_clk <= '0'; s_data_clk <= '1'; when divider * 2 to divider * 3 - 1 => -- third 1/4 cycle of clocking s_scl_clk <= '1'; -- release scl /* if io_scl = '0' then -- detect if slave is stretching clock s_stretch <= '1'; else s_stretch <= '0'; end if; */ s_stretch <= '0'; s_data_clk <= '1'; when others => -- last 1/4 cycle of clocking s_scl_clk <= '1'; s_data_clk <= '0'; end case; end if; end if; end process; process (i_clk) begin if rising_edge(i_clk) then if i_reset_n = '0' then s_sda <= '1'; s_scl <= '1'; s_state <= stopped; s_scl_enable <= '0'; s_ack_error <= '0'; else if i_flag = '1' then if s_busy = '0' then if i_start_condition = '1' then case s_state is when stopped => s_state <= starting1; when others => s_state <= restarting1; end case; elsif i_stop_condition = '1' then s_state <= stopping1; else case s_state is when started => if i_data(0) = '1' then s_state <= write_addr_for_read; else s_state <= write_addr_for_write; end if; s_buffer <= i_data; s_index <= 7; when addr_written_for_write => s_state <= write_data; s_buffer <= i_data; s_index <= 7; when addr_written_for_read => s_state <= prepare_read; s_ack <= i_enable_ack; when others => null; end case; end if; end if; end if; if (s_data_clk = '1') and (s_data_clk_prev = '0') then case s_state is when starting2 => s_scl <= '0'; s_scl_enable <= '0'; s_state <= started; s_status <= "00001"; when restarting1 => s_sda <= '1'; s_scl_enable <= '1'; s_state <= restarting2; when restarting2 => s_scl <= '0'; s_scl_enable <= '0'; s_state <= started; s_status <= "00010"; when stopping1 => s_sda <= '0'; s_scl_enable <= '1'; s_state <= stopping2; when write_addr_for_read => s_scl_enable <= '1'; s_sda <= s_buffer(s_index); if s_index = 0 then s_state <= await_ack5; else s_index <= s_index - 1; end if; when write_addr_for_write => s_scl_enable <= '1'; s_sda <= s_buffer(s_index); if s_index = 0 then s_state <= await_ack1; else s_index <= s_index - 1; end if; when write_data => s_scl_enable <= '1'; s_sda <= s_buffer(s_index); if s_index = 0 then s_state <= await_ack3; else s_index <= s_index - 1; end if; when await_ack1 => s_sda <= '1'; s_state <= await_ack2; when await_ack2 => s_sda <= '0'; s_scl <= '0'; s_scl_enable <= '0'; s_state <= addr_written_for_write; when await_ack3 => s_sda <= '1'; s_state <= await_ack4; when await_ack4 => s_sda <= '0'; s_scl <= '0'; s_scl_enable <= '0'; s_state <= addr_written_for_write; when await_ack5 => s_sda <= '1'; s_state <= await_ack6; when await_ack6 => s_sda <= '0'; s_scl <= '0'; s_scl_enable <= '0'; s_state <= addr_written_for_read; when prepare_read => s_index <= 7; s_sda <= '1'; s_scl_enable <= '1'; s_state <= read_data; when write_ack1 => s_sda <= not s_ack; s_state <= write_ack2; when write_ack2 => s_sda <= '0'; s_scl <= '0'; s_scl_enable <= '0'; s_state <= addr_written_for_read; s_status <= "0101" & not s_ack; when others => null; end case; elsif (s_data_clk = '0') and (s_data_clk_prev = '1') then case s_state is when starting1 => s_sda <= '0'; s_scl_enable <= '1'; s_state <= starting2; when restarting2 => s_sda <= '0'; when stopping2 => s_sda <= '1'; s_scl <= '1'; s_scl_enable <= '0'; s_state <= stopped; s_status <= "00000"; when await_ack2 => s_status <= "00" & io_sda & not io_sda & not io_sda; if io_sda = '1' then s_ack_error <= '1'; end if; when await_ack4 => s_status <= "001" & io_sda & not io_sda; if io_sda = '1' then s_ack_error <= '1'; end if; when await_ack6 => s_status <= "0100" & io_sda; if io_sda = '1' then s_ack_error <= '1'; end if; when read_data => if s_index = 0 then s_state <= write_ack1; else s_index <= s_index - 1; end if; s_q <= s_q(6 downto 0) & io_sda; when others => null; end case; end if; end if; if s_scl_enable = '1' then s_scl_int <= s_scl_clk; else s_scl_int <= s_scl; end if; end if; end process; with s_state select s_busy <= '0' when started, '0' when stopped, '0' when addr_written_for_read, '0' when addr_written_for_write, '1' when others; o_q <= s_q; o_status <= s_status; o_ack_error <= s_ack_error; o_busy <= s_busy; io_scl <= '0' when (s_scl_int = '0') and (i_enable = '1') else 'Z'; io_sda <= '0' when (s_sda = '0') and (i_enable = '1') else 'Z'; end behavioral;
gpl-3.0
7681a69f75d6c5ce1f84f56c50e05061
0.523229
2.93048
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
xilinx-vivado/hls_tutorial_lab1/hls_tutorial_lab1.cache/ip/2018.2/ddc26209722952ee/zybo_zynq_design_processing_system7_0_0_sim_netlist.vhdl
1
204,716
-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved. -- -------------------------------------------------------------------------------- -- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018 -- Date : Sun Sep 22 02:34:37 2019 -- Host : varun-laptop running 64-bit Service Pack 1 (build 7601) -- Command : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix -- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ zybo_zynq_design_processing_system7_0_0_sim_netlist.vhdl -- Design : zybo_zynq_design_processing_system7_0_0 -- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or -- synthesized. This netlist cannot be used for SDF annotated simulation. -- Device : xc7z010clg400-1 -- -------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 is port ( CAN0_PHY_TX : out STD_LOGIC; CAN0_PHY_RX : in STD_LOGIC; CAN1_PHY_TX : out STD_LOGIC; CAN1_PHY_RX : in STD_LOGIC; ENET0_GMII_TX_EN : out STD_LOGIC; ENET0_GMII_TX_ER : out STD_LOGIC; ENET0_MDIO_MDC : out STD_LOGIC; ENET0_MDIO_O : out STD_LOGIC; ENET0_MDIO_T : out STD_LOGIC; ENET0_PTP_DELAY_REQ_RX : out STD_LOGIC; ENET0_PTP_DELAY_REQ_TX : out STD_LOGIC; ENET0_PTP_PDELAY_REQ_RX : out STD_LOGIC; ENET0_PTP_PDELAY_REQ_TX : out STD_LOGIC; ENET0_PTP_PDELAY_RESP_RX : out STD_LOGIC; ENET0_PTP_PDELAY_RESP_TX : out STD_LOGIC; ENET0_PTP_SYNC_FRAME_RX : out STD_LOGIC; ENET0_PTP_SYNC_FRAME_TX : out STD_LOGIC; ENET0_SOF_RX : out STD_LOGIC; ENET0_SOF_TX : out STD_LOGIC; ENET0_GMII_TXD : out STD_LOGIC_VECTOR ( 7 downto 0 ); ENET0_GMII_COL : in STD_LOGIC; ENET0_GMII_CRS : in STD_LOGIC; ENET0_GMII_RX_CLK : in STD_LOGIC; ENET0_GMII_RX_DV : in STD_LOGIC; ENET0_GMII_RX_ER : in STD_LOGIC; ENET0_GMII_TX_CLK : in STD_LOGIC; ENET0_MDIO_I : in STD_LOGIC; ENET0_EXT_INTIN : in STD_LOGIC; ENET0_GMII_RXD : in STD_LOGIC_VECTOR ( 7 downto 0 ); ENET1_GMII_TX_EN : out STD_LOGIC; ENET1_GMII_TX_ER : out STD_LOGIC; ENET1_MDIO_MDC : out STD_LOGIC; ENET1_MDIO_O : out STD_LOGIC; ENET1_MDIO_T : out STD_LOGIC; ENET1_PTP_DELAY_REQ_RX : out STD_LOGIC; ENET1_PTP_DELAY_REQ_TX : out STD_LOGIC; ENET1_PTP_PDELAY_REQ_RX : out STD_LOGIC; ENET1_PTP_PDELAY_REQ_TX : out STD_LOGIC; ENET1_PTP_PDELAY_RESP_RX : out STD_LOGIC; ENET1_PTP_PDELAY_RESP_TX : out STD_LOGIC; ENET1_PTP_SYNC_FRAME_RX : out STD_LOGIC; ENET1_PTP_SYNC_FRAME_TX : out STD_LOGIC; ENET1_SOF_RX : out STD_LOGIC; ENET1_SOF_TX : out STD_LOGIC; ENET1_GMII_TXD : out STD_LOGIC_VECTOR ( 7 downto 0 ); ENET1_GMII_COL : in STD_LOGIC; ENET1_GMII_CRS : in STD_LOGIC; ENET1_GMII_RX_CLK : in STD_LOGIC; ENET1_GMII_RX_DV : in STD_LOGIC; ENET1_GMII_RX_ER : in STD_LOGIC; ENET1_GMII_TX_CLK : in STD_LOGIC; ENET1_MDIO_I : in STD_LOGIC; ENET1_EXT_INTIN : in STD_LOGIC; ENET1_GMII_RXD : in STD_LOGIC_VECTOR ( 7 downto 0 ); GPIO_I : in STD_LOGIC_VECTOR ( 63 downto 0 ); GPIO_O : out STD_LOGIC_VECTOR ( 63 downto 0 ); GPIO_T : out STD_LOGIC_VECTOR ( 63 downto 0 ); I2C0_SDA_I : in STD_LOGIC; I2C0_SDA_O : out STD_LOGIC; I2C0_SDA_T : out STD_LOGIC; I2C0_SCL_I : in STD_LOGIC; I2C0_SCL_O : out STD_LOGIC; I2C0_SCL_T : out STD_LOGIC; I2C1_SDA_I : in STD_LOGIC; I2C1_SDA_O : out STD_LOGIC; I2C1_SDA_T : out STD_LOGIC; I2C1_SCL_I : in STD_LOGIC; I2C1_SCL_O : out STD_LOGIC; I2C1_SCL_T : out STD_LOGIC; PJTAG_TCK : in STD_LOGIC; PJTAG_TMS : in STD_LOGIC; PJTAG_TDI : in STD_LOGIC; PJTAG_TDO : out STD_LOGIC; SDIO0_CLK : out STD_LOGIC; SDIO0_CLK_FB : in STD_LOGIC; SDIO0_CMD_O : out STD_LOGIC; SDIO0_CMD_I : in STD_LOGIC; SDIO0_CMD_T : out STD_LOGIC; SDIO0_DATA_I : in STD_LOGIC_VECTOR ( 3 downto 0 ); SDIO0_DATA_O : out STD_LOGIC_VECTOR ( 3 downto 0 ); SDIO0_DATA_T : out STD_LOGIC_VECTOR ( 3 downto 0 ); SDIO0_LED : out STD_LOGIC; SDIO0_CDN : in STD_LOGIC; SDIO0_WP : in STD_LOGIC; SDIO0_BUSPOW : out STD_LOGIC; SDIO0_BUSVOLT : out STD_LOGIC_VECTOR ( 2 downto 0 ); SDIO1_CLK : out STD_LOGIC; SDIO1_CLK_FB : in STD_LOGIC; SDIO1_CMD_O : out STD_LOGIC; SDIO1_CMD_I : in STD_LOGIC; SDIO1_CMD_T : out STD_LOGIC; SDIO1_DATA_I : in STD_LOGIC_VECTOR ( 3 downto 0 ); SDIO1_DATA_O : out STD_LOGIC_VECTOR ( 3 downto 0 ); SDIO1_DATA_T : out STD_LOGIC_VECTOR ( 3 downto 0 ); SDIO1_LED : out STD_LOGIC; SDIO1_CDN : in STD_LOGIC; SDIO1_WP : in STD_LOGIC; SDIO1_BUSPOW : out STD_LOGIC; SDIO1_BUSVOLT : out STD_LOGIC_VECTOR ( 2 downto 0 ); SPI0_SCLK_I : in STD_LOGIC; SPI0_SCLK_O : out STD_LOGIC; SPI0_SCLK_T : out STD_LOGIC; SPI0_MOSI_I : in STD_LOGIC; SPI0_MOSI_O : out STD_LOGIC; SPI0_MOSI_T : out STD_LOGIC; SPI0_MISO_I : in STD_LOGIC; SPI0_MISO_O : out STD_LOGIC; SPI0_MISO_T : out STD_LOGIC; SPI0_SS_I : in STD_LOGIC; SPI0_SS_O : out STD_LOGIC; SPI0_SS1_O : out STD_LOGIC; SPI0_SS2_O : out STD_LOGIC; SPI0_SS_T : out STD_LOGIC; SPI1_SCLK_I : in STD_LOGIC; SPI1_SCLK_O : out STD_LOGIC; SPI1_SCLK_T : out STD_LOGIC; SPI1_MOSI_I : in STD_LOGIC; SPI1_MOSI_O : out STD_LOGIC; SPI1_MOSI_T : out STD_LOGIC; SPI1_MISO_I : in STD_LOGIC; SPI1_MISO_O : out STD_LOGIC; SPI1_MISO_T : out STD_LOGIC; SPI1_SS_I : in STD_LOGIC; SPI1_SS_O : out STD_LOGIC; SPI1_SS1_O : out STD_LOGIC; SPI1_SS2_O : out STD_LOGIC; SPI1_SS_T : out STD_LOGIC; UART0_DTRN : out STD_LOGIC; UART0_RTSN : out STD_LOGIC; UART0_TX : out STD_LOGIC; UART0_CTSN : in STD_LOGIC; UART0_DCDN : in STD_LOGIC; UART0_DSRN : in STD_LOGIC; UART0_RIN : in STD_LOGIC; UART0_RX : in STD_LOGIC; UART1_DTRN : out STD_LOGIC; UART1_RTSN : out STD_LOGIC; UART1_TX : out STD_LOGIC; UART1_CTSN : in STD_LOGIC; UART1_DCDN : in STD_LOGIC; UART1_DSRN : in STD_LOGIC; UART1_RIN : in STD_LOGIC; UART1_RX : in STD_LOGIC; TTC0_WAVE0_OUT : out STD_LOGIC; TTC0_WAVE1_OUT : out STD_LOGIC; TTC0_WAVE2_OUT : out STD_LOGIC; TTC0_CLK0_IN : in STD_LOGIC; TTC0_CLK1_IN : in STD_LOGIC; TTC0_CLK2_IN : in STD_LOGIC; TTC1_WAVE0_OUT : out STD_LOGIC; TTC1_WAVE1_OUT : out STD_LOGIC; TTC1_WAVE2_OUT : out STD_LOGIC; TTC1_CLK0_IN : in STD_LOGIC; TTC1_CLK1_IN : in STD_LOGIC; TTC1_CLK2_IN : in STD_LOGIC; WDT_CLK_IN : in STD_LOGIC; WDT_RST_OUT : out STD_LOGIC; TRACE_CLK : in STD_LOGIC; TRACE_CTL : out STD_LOGIC; TRACE_DATA : out STD_LOGIC_VECTOR ( 1 downto 0 ); TRACE_CLK_OUT : out STD_LOGIC; USB0_PORT_INDCTL : out STD_LOGIC_VECTOR ( 1 downto 0 ); USB0_VBUS_PWRSELECT : out STD_LOGIC; USB0_VBUS_PWRFAULT : in STD_LOGIC; USB1_PORT_INDCTL : out STD_LOGIC_VECTOR ( 1 downto 0 ); USB1_VBUS_PWRSELECT : out STD_LOGIC; USB1_VBUS_PWRFAULT : in STD_LOGIC; SRAM_INTIN : in STD_LOGIC; M_AXI_GP0_ARESETN : out STD_LOGIC; M_AXI_GP0_ARVALID : out STD_LOGIC; M_AXI_GP0_AWVALID : out STD_LOGIC; M_AXI_GP0_BREADY : out STD_LOGIC; M_AXI_GP0_RREADY : out STD_LOGIC; M_AXI_GP0_WLAST : out STD_LOGIC; M_AXI_GP0_WVALID : out STD_LOGIC; M_AXI_GP0_ARID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_AWID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_WID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_ACLK : in STD_LOGIC; M_AXI_GP0_ARREADY : in STD_LOGIC; M_AXI_GP0_AWREADY : in STD_LOGIC; M_AXI_GP0_BVALID : in STD_LOGIC; M_AXI_GP0_RLAST : in STD_LOGIC; M_AXI_GP0_RVALID : in STD_LOGIC; M_AXI_GP0_WREADY : in STD_LOGIC; M_AXI_GP0_BID : in STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_RID : in STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP1_ARESETN : out STD_LOGIC; M_AXI_GP1_ARVALID : out STD_LOGIC; M_AXI_GP1_AWVALID : out STD_LOGIC; M_AXI_GP1_BREADY : out STD_LOGIC; M_AXI_GP1_RREADY : out STD_LOGIC; M_AXI_GP1_WLAST : out STD_LOGIC; M_AXI_GP1_WVALID : out STD_LOGIC; M_AXI_GP1_ARID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP1_AWID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP1_WID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP1_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP1_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP1_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP1_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP1_ACLK : in STD_LOGIC; M_AXI_GP1_ARREADY : in STD_LOGIC; M_AXI_GP1_AWREADY : in STD_LOGIC; M_AXI_GP1_BVALID : in STD_LOGIC; M_AXI_GP1_RLAST : in STD_LOGIC; M_AXI_GP1_RVALID : in STD_LOGIC; M_AXI_GP1_WREADY : in STD_LOGIC; M_AXI_GP1_BID : in STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP1_RID : in STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP0_ARESETN : out STD_LOGIC; S_AXI_GP0_ARREADY : out STD_LOGIC; S_AXI_GP0_AWREADY : out STD_LOGIC; S_AXI_GP0_BVALID : out STD_LOGIC; S_AXI_GP0_RLAST : out STD_LOGIC; S_AXI_GP0_RVALID : out STD_LOGIC; S_AXI_GP0_WREADY : out STD_LOGIC; S_AXI_GP0_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP0_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP0_BID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP0_RID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP0_ACLK : in STD_LOGIC; S_AXI_GP0_ARVALID : in STD_LOGIC; S_AXI_GP0_AWVALID : in STD_LOGIC; S_AXI_GP0_BREADY : in STD_LOGIC; S_AXI_GP0_RREADY : in STD_LOGIC; S_AXI_GP0_WLAST : in STD_LOGIC; S_AXI_GP0_WVALID : in STD_LOGIC; S_AXI_GP0_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP0_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP0_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP0_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP0_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP0_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP0_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP0_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP0_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP0_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP0_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP0_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP0_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP0_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP0_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP0_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP0_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP0_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP0_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP0_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP0_WID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP1_ARESETN : out STD_LOGIC; S_AXI_GP1_ARREADY : out STD_LOGIC; S_AXI_GP1_AWREADY : out STD_LOGIC; S_AXI_GP1_BVALID : out STD_LOGIC; S_AXI_GP1_RLAST : out STD_LOGIC; S_AXI_GP1_RVALID : out STD_LOGIC; S_AXI_GP1_WREADY : out STD_LOGIC; S_AXI_GP1_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP1_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP1_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP1_BID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP1_RID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP1_ACLK : in STD_LOGIC; S_AXI_GP1_ARVALID : in STD_LOGIC; S_AXI_GP1_AWVALID : in STD_LOGIC; S_AXI_GP1_BREADY : in STD_LOGIC; S_AXI_GP1_RREADY : in STD_LOGIC; S_AXI_GP1_WLAST : in STD_LOGIC; S_AXI_GP1_WVALID : in STD_LOGIC; S_AXI_GP1_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP1_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP1_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP1_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP1_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP1_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP1_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP1_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP1_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP1_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP1_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP1_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP1_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP1_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP1_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP1_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP1_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP1_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP1_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP1_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP1_WID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_ACP_ARESETN : out STD_LOGIC; S_AXI_ACP_ARREADY : out STD_LOGIC; S_AXI_ACP_AWREADY : out STD_LOGIC; S_AXI_ACP_BVALID : out STD_LOGIC; S_AXI_ACP_RLAST : out STD_LOGIC; S_AXI_ACP_RVALID : out STD_LOGIC; S_AXI_ACP_WREADY : out STD_LOGIC; S_AXI_ACP_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_ACP_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_ACP_BID : out STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_RID : out STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_ACP_ACLK : in STD_LOGIC; S_AXI_ACP_ARVALID : in STD_LOGIC; S_AXI_ACP_AWVALID : in STD_LOGIC; S_AXI_ACP_BREADY : in STD_LOGIC; S_AXI_ACP_RREADY : in STD_LOGIC; S_AXI_ACP_WLAST : in STD_LOGIC; S_AXI_ACP_WVALID : in STD_LOGIC; S_AXI_ACP_ARID : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_AWID : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_WID : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_ACP_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_ACP_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_ACP_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_ACP_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_ACP_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_ACP_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_ACP_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_ACP_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_ACP_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_ACP_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_ACP_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_ACP_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_ARUSER : in STD_LOGIC_VECTOR ( 4 downto 0 ); S_AXI_ACP_AWUSER : in STD_LOGIC_VECTOR ( 4 downto 0 ); S_AXI_ACP_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_ACP_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP0_ARESETN : out STD_LOGIC; S_AXI_HP0_ARREADY : out STD_LOGIC; S_AXI_HP0_AWREADY : out STD_LOGIC; S_AXI_HP0_BVALID : out STD_LOGIC; S_AXI_HP0_RLAST : out STD_LOGIC; S_AXI_HP0_RVALID : out STD_LOGIC; S_AXI_HP0_WREADY : out STD_LOGIC; S_AXI_HP0_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP0_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP0_BID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP0_RID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP0_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP0_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP0_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP0_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP0_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP0_ACLK : in STD_LOGIC; S_AXI_HP0_ARVALID : in STD_LOGIC; S_AXI_HP0_AWVALID : in STD_LOGIC; S_AXI_HP0_BREADY : in STD_LOGIC; S_AXI_HP0_RDISSUECAP1_EN : in STD_LOGIC; S_AXI_HP0_RREADY : in STD_LOGIC; S_AXI_HP0_WLAST : in STD_LOGIC; S_AXI_HP0_WRISSUECAP1_EN : in STD_LOGIC; S_AXI_HP0_WVALID : in STD_LOGIC; S_AXI_HP0_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP0_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP0_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP0_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP0_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP0_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP0_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP0_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP0_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP0_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP0_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP0_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP0_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP0_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP0_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP0_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP0_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP0_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP0_WID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP0_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP0_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP1_ARESETN : out STD_LOGIC; S_AXI_HP1_ARREADY : out STD_LOGIC; S_AXI_HP1_AWREADY : out STD_LOGIC; S_AXI_HP1_BVALID : out STD_LOGIC; S_AXI_HP1_RLAST : out STD_LOGIC; S_AXI_HP1_RVALID : out STD_LOGIC; S_AXI_HP1_WREADY : out STD_LOGIC; S_AXI_HP1_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP1_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP1_BID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP1_RID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP1_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP1_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP1_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP1_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP1_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP1_ACLK : in STD_LOGIC; S_AXI_HP1_ARVALID : in STD_LOGIC; S_AXI_HP1_AWVALID : in STD_LOGIC; S_AXI_HP1_BREADY : in STD_LOGIC; S_AXI_HP1_RDISSUECAP1_EN : in STD_LOGIC; S_AXI_HP1_RREADY : in STD_LOGIC; S_AXI_HP1_WLAST : in STD_LOGIC; S_AXI_HP1_WRISSUECAP1_EN : in STD_LOGIC; S_AXI_HP1_WVALID : in STD_LOGIC; S_AXI_HP1_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP1_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP1_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP1_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP1_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP1_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP1_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP1_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP1_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP1_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP1_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP1_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP1_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP1_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP1_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP1_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP1_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP1_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP1_WID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP1_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP1_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP2_ARESETN : out STD_LOGIC; S_AXI_HP2_ARREADY : out STD_LOGIC; S_AXI_HP2_AWREADY : out STD_LOGIC; S_AXI_HP2_BVALID : out STD_LOGIC; S_AXI_HP2_RLAST : out STD_LOGIC; S_AXI_HP2_RVALID : out STD_LOGIC; S_AXI_HP2_WREADY : out STD_LOGIC; S_AXI_HP2_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP2_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP2_BID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP2_RID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP2_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP2_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP2_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP2_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP2_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP2_ACLK : in STD_LOGIC; S_AXI_HP2_ARVALID : in STD_LOGIC; S_AXI_HP2_AWVALID : in STD_LOGIC; S_AXI_HP2_BREADY : in STD_LOGIC; S_AXI_HP2_RDISSUECAP1_EN : in STD_LOGIC; S_AXI_HP2_RREADY : in STD_LOGIC; S_AXI_HP2_WLAST : in STD_LOGIC; S_AXI_HP2_WRISSUECAP1_EN : in STD_LOGIC; S_AXI_HP2_WVALID : in STD_LOGIC; S_AXI_HP2_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP2_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP2_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP2_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP2_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP2_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP2_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP2_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP2_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP2_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP2_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP2_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP2_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP2_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP2_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP2_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP2_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP2_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP2_WID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP2_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP2_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP3_ARESETN : out STD_LOGIC; S_AXI_HP3_ARREADY : out STD_LOGIC; S_AXI_HP3_AWREADY : out STD_LOGIC; S_AXI_HP3_BVALID : out STD_LOGIC; S_AXI_HP3_RLAST : out STD_LOGIC; S_AXI_HP3_RVALID : out STD_LOGIC; S_AXI_HP3_WREADY : out STD_LOGIC; S_AXI_HP3_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP3_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP3_BID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP3_RID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP3_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP3_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP3_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP3_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP3_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP3_ACLK : in STD_LOGIC; S_AXI_HP3_ARVALID : in STD_LOGIC; S_AXI_HP3_AWVALID : in STD_LOGIC; S_AXI_HP3_BREADY : in STD_LOGIC; S_AXI_HP3_RDISSUECAP1_EN : in STD_LOGIC; S_AXI_HP3_RREADY : in STD_LOGIC; S_AXI_HP3_WLAST : in STD_LOGIC; S_AXI_HP3_WRISSUECAP1_EN : in STD_LOGIC; S_AXI_HP3_WVALID : in STD_LOGIC; S_AXI_HP3_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP3_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP3_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP3_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP3_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP3_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP3_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP3_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP3_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP3_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP3_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP3_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP3_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP3_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP3_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP3_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP3_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP3_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP3_WID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP3_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP3_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 ); IRQ_P2F_DMAC_ABORT : out STD_LOGIC; IRQ_P2F_DMAC0 : out STD_LOGIC; IRQ_P2F_DMAC1 : out STD_LOGIC; IRQ_P2F_DMAC2 : out STD_LOGIC; IRQ_P2F_DMAC3 : out STD_LOGIC; IRQ_P2F_DMAC4 : out STD_LOGIC; IRQ_P2F_DMAC5 : out STD_LOGIC; IRQ_P2F_DMAC6 : out STD_LOGIC; IRQ_P2F_DMAC7 : out STD_LOGIC; IRQ_P2F_SMC : out STD_LOGIC; IRQ_P2F_QSPI : out STD_LOGIC; IRQ_P2F_CTI : out STD_LOGIC; IRQ_P2F_GPIO : out STD_LOGIC; IRQ_P2F_USB0 : out STD_LOGIC; IRQ_P2F_ENET0 : out STD_LOGIC; IRQ_P2F_ENET_WAKE0 : out STD_LOGIC; IRQ_P2F_SDIO0 : out STD_LOGIC; IRQ_P2F_I2C0 : out STD_LOGIC; IRQ_P2F_SPI0 : out STD_LOGIC; IRQ_P2F_UART0 : out STD_LOGIC; IRQ_P2F_CAN0 : out STD_LOGIC; IRQ_P2F_USB1 : out STD_LOGIC; IRQ_P2F_ENET1 : out STD_LOGIC; IRQ_P2F_ENET_WAKE1 : out STD_LOGIC; IRQ_P2F_SDIO1 : out STD_LOGIC; IRQ_P2F_I2C1 : out STD_LOGIC; IRQ_P2F_SPI1 : out STD_LOGIC; IRQ_P2F_UART1 : out STD_LOGIC; IRQ_P2F_CAN1 : out STD_LOGIC; IRQ_F2P : in STD_LOGIC_VECTOR ( 0 to 0 ); Core0_nFIQ : in STD_LOGIC; Core0_nIRQ : in STD_LOGIC; Core1_nFIQ : in STD_LOGIC; Core1_nIRQ : in STD_LOGIC; DMA0_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 ); DMA0_DAVALID : out STD_LOGIC; DMA0_DRREADY : out STD_LOGIC; DMA0_RSTN : out STD_LOGIC; DMA1_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 ); DMA1_DAVALID : out STD_LOGIC; DMA1_DRREADY : out STD_LOGIC; DMA1_RSTN : out STD_LOGIC; DMA2_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 ); DMA2_DAVALID : out STD_LOGIC; DMA2_DRREADY : out STD_LOGIC; DMA2_RSTN : out STD_LOGIC; DMA3_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 ); DMA3_DAVALID : out STD_LOGIC; DMA3_DRREADY : out STD_LOGIC; DMA3_RSTN : out STD_LOGIC; DMA0_ACLK : in STD_LOGIC; DMA0_DAREADY : in STD_LOGIC; DMA0_DRLAST : in STD_LOGIC; DMA0_DRVALID : in STD_LOGIC; DMA1_ACLK : in STD_LOGIC; DMA1_DAREADY : in STD_LOGIC; DMA1_DRLAST : in STD_LOGIC; DMA1_DRVALID : in STD_LOGIC; DMA2_ACLK : in STD_LOGIC; DMA2_DAREADY : in STD_LOGIC; DMA2_DRLAST : in STD_LOGIC; DMA2_DRVALID : in STD_LOGIC; DMA3_ACLK : in STD_LOGIC; DMA3_DAREADY : in STD_LOGIC; DMA3_DRLAST : in STD_LOGIC; DMA3_DRVALID : in STD_LOGIC; DMA0_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 ); DMA1_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 ); DMA2_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 ); DMA3_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 ); FCLK_CLK3 : out STD_LOGIC; FCLK_CLK2 : out STD_LOGIC; FCLK_CLK1 : out STD_LOGIC; FCLK_CLK0 : out STD_LOGIC; FCLK_CLKTRIG3_N : in STD_LOGIC; FCLK_CLKTRIG2_N : in STD_LOGIC; FCLK_CLKTRIG1_N : in STD_LOGIC; FCLK_CLKTRIG0_N : in STD_LOGIC; FCLK_RESET3_N : out STD_LOGIC; FCLK_RESET2_N : out STD_LOGIC; FCLK_RESET1_N : out STD_LOGIC; FCLK_RESET0_N : out STD_LOGIC; FTMD_TRACEIN_DATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); FTMD_TRACEIN_VALID : in STD_LOGIC; FTMD_TRACEIN_CLK : in STD_LOGIC; FTMD_TRACEIN_ATID : in STD_LOGIC_VECTOR ( 3 downto 0 ); FTMT_F2P_TRIG_0 : in STD_LOGIC; FTMT_F2P_TRIGACK_0 : out STD_LOGIC; FTMT_F2P_TRIG_1 : in STD_LOGIC; FTMT_F2P_TRIGACK_1 : out STD_LOGIC; FTMT_F2P_TRIG_2 : in STD_LOGIC; FTMT_F2P_TRIGACK_2 : out STD_LOGIC; FTMT_F2P_TRIG_3 : in STD_LOGIC; FTMT_F2P_TRIGACK_3 : out STD_LOGIC; FTMT_F2P_DEBUG : in STD_LOGIC_VECTOR ( 31 downto 0 ); FTMT_P2F_TRIGACK_0 : in STD_LOGIC; FTMT_P2F_TRIG_0 : out STD_LOGIC; FTMT_P2F_TRIGACK_1 : in STD_LOGIC; FTMT_P2F_TRIG_1 : out STD_LOGIC; FTMT_P2F_TRIGACK_2 : in STD_LOGIC; FTMT_P2F_TRIG_2 : out STD_LOGIC; FTMT_P2F_TRIGACK_3 : in STD_LOGIC; FTMT_P2F_TRIG_3 : out STD_LOGIC; FTMT_P2F_DEBUG : out STD_LOGIC_VECTOR ( 31 downto 0 ); FPGA_IDLE_N : in STD_LOGIC; EVENT_EVENTO : out STD_LOGIC; EVENT_STANDBYWFE : out STD_LOGIC_VECTOR ( 1 downto 0 ); EVENT_STANDBYWFI : out STD_LOGIC_VECTOR ( 1 downto 0 ); EVENT_EVENTI : in STD_LOGIC; DDR_ARB : in STD_LOGIC_VECTOR ( 3 downto 0 ); MIO : inout STD_LOGIC_VECTOR ( 53 downto 0 ); DDR_CAS_n : inout STD_LOGIC; DDR_CKE : inout STD_LOGIC; DDR_Clk_n : inout STD_LOGIC; DDR_Clk : inout STD_LOGIC; DDR_CS_n : inout STD_LOGIC; DDR_DRSTB : inout STD_LOGIC; DDR_ODT : inout STD_LOGIC; DDR_RAS_n : inout STD_LOGIC; DDR_WEB : inout STD_LOGIC; DDR_BankAddr : inout STD_LOGIC_VECTOR ( 2 downto 0 ); DDR_Addr : inout STD_LOGIC_VECTOR ( 14 downto 0 ); DDR_VRN : inout STD_LOGIC; DDR_VRP : inout STD_LOGIC; DDR_DM : inout STD_LOGIC_VECTOR ( 3 downto 0 ); DDR_DQ : inout STD_LOGIC_VECTOR ( 31 downto 0 ); DDR_DQS_n : inout STD_LOGIC_VECTOR ( 3 downto 0 ); DDR_DQS : inout STD_LOGIC_VECTOR ( 3 downto 0 ); PS_SRSTB : inout STD_LOGIC; PS_CLK : inout STD_LOGIC; PS_PORB : inout STD_LOGIC ); attribute C_DM_WIDTH : integer; attribute C_DM_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 4; attribute C_DQS_WIDTH : integer; attribute C_DQS_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 4; attribute C_DQ_WIDTH : integer; attribute C_DQ_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 32; attribute C_EMIO_GPIO_WIDTH : integer; attribute C_EMIO_GPIO_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 64; attribute C_EN_EMIO_ENET0 : integer; attribute C_EN_EMIO_ENET0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_EN_EMIO_ENET1 : integer; attribute C_EN_EMIO_ENET1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_EN_EMIO_PJTAG : integer; attribute C_EN_EMIO_PJTAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_EN_EMIO_TRACE : integer; attribute C_EN_EMIO_TRACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_FCLK_CLK0_BUF : string; attribute C_FCLK_CLK0_BUF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "TRUE"; attribute C_FCLK_CLK1_BUF : string; attribute C_FCLK_CLK1_BUF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "FALSE"; attribute C_FCLK_CLK2_BUF : string; attribute C_FCLK_CLK2_BUF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "FALSE"; attribute C_FCLK_CLK3_BUF : string; attribute C_FCLK_CLK3_BUF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "FALSE"; attribute C_GP0_EN_MODIFIABLE_TXN : integer; attribute C_GP0_EN_MODIFIABLE_TXN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_GP1_EN_MODIFIABLE_TXN : integer; attribute C_GP1_EN_MODIFIABLE_TXN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_INCLUDE_ACP_TRANS_CHECK : integer; attribute C_INCLUDE_ACP_TRANS_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_INCLUDE_TRACE_BUFFER : integer; attribute C_INCLUDE_TRACE_BUFFER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_IRQ_F2P_MODE : string; attribute C_IRQ_F2P_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "DIRECT"; attribute C_MIO_PRIMITIVE : integer; attribute C_MIO_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 54; attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP : integer; attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_M_AXI_GP0_ID_WIDTH : integer; attribute C_M_AXI_GP0_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 12; attribute C_M_AXI_GP0_THREAD_ID_WIDTH : integer; attribute C_M_AXI_GP0_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 12; attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP : integer; attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_M_AXI_GP1_ID_WIDTH : integer; attribute C_M_AXI_GP1_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 12; attribute C_M_AXI_GP1_THREAD_ID_WIDTH : integer; attribute C_M_AXI_GP1_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 12; attribute C_NUM_F2P_INTR_INPUTS : integer; attribute C_NUM_F2P_INTR_INPUTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 1; attribute C_PACKAGE_NAME : string; attribute C_PACKAGE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "clg400"; attribute C_PS7_SI_REV : string; attribute C_PS7_SI_REV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "PRODUCTION"; attribute C_S_AXI_ACP_ARUSER_VAL : integer; attribute C_S_AXI_ACP_ARUSER_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 31; attribute C_S_AXI_ACP_AWUSER_VAL : integer; attribute C_S_AXI_ACP_AWUSER_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 31; attribute C_S_AXI_ACP_ID_WIDTH : integer; attribute C_S_AXI_ACP_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 3; attribute C_S_AXI_GP0_ID_WIDTH : integer; attribute C_S_AXI_GP0_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 6; attribute C_S_AXI_GP1_ID_WIDTH : integer; attribute C_S_AXI_GP1_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 6; attribute C_S_AXI_HP0_DATA_WIDTH : integer; attribute C_S_AXI_HP0_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 64; attribute C_S_AXI_HP0_ID_WIDTH : integer; attribute C_S_AXI_HP0_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 6; attribute C_S_AXI_HP1_DATA_WIDTH : integer; attribute C_S_AXI_HP1_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 64; attribute C_S_AXI_HP1_ID_WIDTH : integer; attribute C_S_AXI_HP1_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 6; attribute C_S_AXI_HP2_DATA_WIDTH : integer; attribute C_S_AXI_HP2_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 64; attribute C_S_AXI_HP2_ID_WIDTH : integer; attribute C_S_AXI_HP2_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 6; attribute C_S_AXI_HP3_DATA_WIDTH : integer; attribute C_S_AXI_HP3_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 64; attribute C_S_AXI_HP3_ID_WIDTH : integer; attribute C_S_AXI_HP3_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 6; attribute C_TRACE_BUFFER_CLOCK_DELAY : integer; attribute C_TRACE_BUFFER_CLOCK_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 12; attribute C_TRACE_BUFFER_FIFO_SIZE : integer; attribute C_TRACE_BUFFER_FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 128; attribute C_TRACE_INTERNAL_WIDTH : integer; attribute C_TRACE_INTERNAL_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 2; attribute C_TRACE_PIPELINE_WIDTH : integer; attribute C_TRACE_PIPELINE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 8; attribute C_USE_AXI_NONSECURE : integer; attribute C_USE_AXI_NONSECURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_DEFAULT_ACP_USER_VAL : integer; attribute C_USE_DEFAULT_ACP_USER_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_M_AXI_GP0 : integer; attribute C_USE_M_AXI_GP0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 1; attribute C_USE_M_AXI_GP1 : integer; attribute C_USE_M_AXI_GP1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_S_AXI_ACP : integer; attribute C_USE_S_AXI_ACP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_S_AXI_GP0 : integer; attribute C_USE_S_AXI_GP0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_S_AXI_GP1 : integer; attribute C_USE_S_AXI_GP1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_S_AXI_HP0 : integer; attribute C_USE_S_AXI_HP0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_S_AXI_HP1 : integer; attribute C_USE_S_AXI_HP1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_S_AXI_HP2 : integer; attribute C_USE_S_AXI_HP2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_S_AXI_HP3 : integer; attribute C_USE_S_AXI_HP3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; attribute HW_HANDOFF : string; attribute HW_HANDOFF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "zybo_zynq_design_processing_system7_0_0.hwdef"; attribute POWER : string; attribute POWER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is "<PROCESSOR name={system} numA9Cores={2} clockFreq={650} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={525} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={9} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={Timer} ioStandard={} bidis={0} ioBank={} clockFreq={108.333336} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={100.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={7} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={HSTL_I_18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1300.000} /><PLL domain={Memory} vco={1050.000} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={100} usageRate={0.5} />/>"; attribute USE_TRACE_DATA_EDGE_DETECTOR : integer; attribute USE_TRACE_DATA_EDGE_DETECTOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 : entity is 0; end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 is signal \<const0>\ : STD_LOGIC; signal ENET0_MDIO_T_n : STD_LOGIC; signal ENET1_MDIO_T_n : STD_LOGIC; signal FCLK_CLK_unbuffered : STD_LOGIC_VECTOR ( 0 to 0 ); signal I2C0_SCL_T_n : STD_LOGIC; signal I2C0_SDA_T_n : STD_LOGIC; signal I2C1_SCL_T_n : STD_LOGIC; signal I2C1_SDA_T_n : STD_LOGIC; signal \^m_axi_gp0_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal \^m_axi_gp0_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal \^m_axi_gp1_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal \^m_axi_gp1_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal SDIO0_CMD_T_n : STD_LOGIC; signal SDIO0_DATA_T_n : STD_LOGIC_VECTOR ( 3 downto 0 ); signal SDIO1_CMD_T_n : STD_LOGIC; signal SDIO1_DATA_T_n : STD_LOGIC_VECTOR ( 3 downto 0 ); signal SPI0_MISO_T_n : STD_LOGIC; signal SPI0_MOSI_T_n : STD_LOGIC; signal SPI0_SCLK_T_n : STD_LOGIC; signal SPI0_SS_T_n : STD_LOGIC; signal SPI1_MISO_T_n : STD_LOGIC; signal SPI1_MOSI_T_n : STD_LOGIC; signal SPI1_SCLK_T_n : STD_LOGIC; signal SPI1_SS_T_n : STD_LOGIC; signal \TRACE_CTL_PIPE[0]\ : STD_LOGIC; attribute RTL_KEEP : string; attribute RTL_KEEP of \TRACE_CTL_PIPE[0]\ : signal is "true"; signal \TRACE_CTL_PIPE[1]\ : STD_LOGIC; attribute RTL_KEEP of \TRACE_CTL_PIPE[1]\ : signal is "true"; signal \TRACE_CTL_PIPE[2]\ : STD_LOGIC; attribute RTL_KEEP of \TRACE_CTL_PIPE[2]\ : signal is "true"; signal \TRACE_CTL_PIPE[3]\ : STD_LOGIC; attribute RTL_KEEP of \TRACE_CTL_PIPE[3]\ : signal is "true"; signal \TRACE_CTL_PIPE[4]\ : STD_LOGIC; attribute RTL_KEEP of \TRACE_CTL_PIPE[4]\ : signal is "true"; signal \TRACE_CTL_PIPE[5]\ : STD_LOGIC; attribute RTL_KEEP of \TRACE_CTL_PIPE[5]\ : signal is "true"; signal \TRACE_CTL_PIPE[6]\ : STD_LOGIC; attribute RTL_KEEP of \TRACE_CTL_PIPE[6]\ : signal is "true"; signal \TRACE_CTL_PIPE[7]\ : STD_LOGIC; attribute RTL_KEEP of \TRACE_CTL_PIPE[7]\ : signal is "true"; signal \TRACE_DATA_PIPE[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[0]\ : signal is "true"; signal \TRACE_DATA_PIPE[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[1]\ : signal is "true"; signal \TRACE_DATA_PIPE[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[2]\ : signal is "true"; signal \TRACE_DATA_PIPE[3]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[3]\ : signal is "true"; signal \TRACE_DATA_PIPE[4]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[4]\ : signal is "true"; signal \TRACE_DATA_PIPE[5]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[5]\ : signal is "true"; signal \TRACE_DATA_PIPE[6]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[6]\ : signal is "true"; signal \TRACE_DATA_PIPE[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[7]\ : signal is "true"; signal buffered_DDR_Addr : STD_LOGIC_VECTOR ( 14 downto 0 ); signal buffered_DDR_BankAddr : STD_LOGIC_VECTOR ( 2 downto 0 ); signal buffered_DDR_CAS_n : STD_LOGIC; signal buffered_DDR_CKE : STD_LOGIC; signal buffered_DDR_CS_n : STD_LOGIC; signal buffered_DDR_Clk : STD_LOGIC; signal buffered_DDR_Clk_n : STD_LOGIC; signal buffered_DDR_DM : STD_LOGIC_VECTOR ( 3 downto 0 ); signal buffered_DDR_DQ : STD_LOGIC_VECTOR ( 31 downto 0 ); signal buffered_DDR_DQS : STD_LOGIC_VECTOR ( 3 downto 0 ); signal buffered_DDR_DQS_n : STD_LOGIC_VECTOR ( 3 downto 0 ); signal buffered_DDR_DRSTB : STD_LOGIC; signal buffered_DDR_ODT : STD_LOGIC; signal buffered_DDR_RAS_n : STD_LOGIC; signal buffered_DDR_VRN : STD_LOGIC; signal buffered_DDR_VRP : STD_LOGIC; signal buffered_DDR_WEB : STD_LOGIC; signal buffered_MIO : STD_LOGIC_VECTOR ( 53 downto 0 ); signal buffered_PS_CLK : STD_LOGIC; signal buffered_PS_PORB : STD_LOGIC; signal buffered_PS_SRSTB : STD_LOGIC; signal gpio_out_t_n : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED : STD_LOGIC; signal NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED : STD_LOGIC; signal NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED : STD_LOGIC; signal NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED : STD_LOGIC; signal NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED : STD_LOGIC; signal NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED : STD_LOGIC; signal NLW_PS7_i_EMIOTRACECTL_UNCONNECTED : STD_LOGIC; signal NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 ); attribute BOX_TYPE : string; attribute BOX_TYPE of DDR_CAS_n_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_CKE_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_CS_n_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_Clk_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_Clk_n_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_DRSTB_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_ODT_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_RAS_n_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_VRN_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_VRP_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_WEB_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of PS7_i : label is "PRIMITIVE"; attribute BOX_TYPE of PS_CLK_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of PS_PORB_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of PS_SRSTB_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of \buffer_fclk_clk_0.FCLK_CLK_0_BUFG\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[0].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[10].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[11].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[12].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[13].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[14].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[15].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[16].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[17].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[18].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[19].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[1].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[20].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[21].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[22].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[23].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[24].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[25].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[26].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[27].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[28].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[29].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[2].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[30].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[31].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[32].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[33].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[34].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[35].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[36].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[37].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[38].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[39].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[3].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[40].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[41].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[42].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[43].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[44].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[45].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[46].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[47].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[48].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[49].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[4].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[50].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[51].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[52].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[53].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[5].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[6].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[7].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[8].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[9].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk14[0].DDR_BankAddr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk14[1].DDR_BankAddr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk14[2].DDR_BankAddr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[0].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[10].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[11].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[12].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[13].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[14].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[1].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[2].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[3].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[4].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[5].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[6].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[7].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[8].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[9].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk16[0].DDR_DM_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk16[1].DDR_DM_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk16[2].DDR_DM_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk16[3].DDR_DM_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[0].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[10].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[11].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[12].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[13].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[14].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[15].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[16].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[17].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[18].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[19].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[1].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[20].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[21].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[22].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[23].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[24].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[25].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[26].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[27].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[28].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[29].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[2].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[30].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[31].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[3].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[4].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[5].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[6].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[7].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[8].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[9].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk18[0].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk18[1].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk18[2].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk18[3].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk19[0].DDR_DQS_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk19[1].DDR_DQS_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk19[2].DDR_DQS_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk19[3].DDR_DQS_BIBUF\ : label is "PRIMITIVE"; begin ENET0_GMII_TXD(7) <= \<const0>\; ENET0_GMII_TXD(6) <= \<const0>\; ENET0_GMII_TXD(5) <= \<const0>\; ENET0_GMII_TXD(4) <= \<const0>\; ENET0_GMII_TXD(3) <= \<const0>\; ENET0_GMII_TXD(2) <= \<const0>\; ENET0_GMII_TXD(1) <= \<const0>\; ENET0_GMII_TXD(0) <= \<const0>\; ENET0_GMII_TX_EN <= \<const0>\; ENET0_GMII_TX_ER <= \<const0>\; ENET1_GMII_TXD(7) <= \<const0>\; ENET1_GMII_TXD(6) <= \<const0>\; ENET1_GMII_TXD(5) <= \<const0>\; ENET1_GMII_TXD(4) <= \<const0>\; ENET1_GMII_TXD(3) <= \<const0>\; ENET1_GMII_TXD(2) <= \<const0>\; ENET1_GMII_TXD(1) <= \<const0>\; ENET1_GMII_TXD(0) <= \<const0>\; ENET1_GMII_TX_EN <= \<const0>\; ENET1_GMII_TX_ER <= \<const0>\; M_AXI_GP0_ARSIZE(2) <= \<const0>\; M_AXI_GP0_ARSIZE(1 downto 0) <= \^m_axi_gp0_arsize\(1 downto 0); M_AXI_GP0_AWSIZE(2) <= \<const0>\; M_AXI_GP0_AWSIZE(1 downto 0) <= \^m_axi_gp0_awsize\(1 downto 0); M_AXI_GP1_ARSIZE(2) <= \<const0>\; M_AXI_GP1_ARSIZE(1 downto 0) <= \^m_axi_gp1_arsize\(1 downto 0); M_AXI_GP1_AWSIZE(2) <= \<const0>\; M_AXI_GP1_AWSIZE(1 downto 0) <= \^m_axi_gp1_awsize\(1 downto 0); PJTAG_TDO <= \<const0>\; TRACE_CLK_OUT <= \<const0>\; TRACE_CTL <= \TRACE_CTL_PIPE[0]\; TRACE_DATA(1 downto 0) <= \TRACE_DATA_PIPE[0]\(1 downto 0); DDR_CAS_n_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_CAS_n, PAD => DDR_CAS_n ); DDR_CKE_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_CKE, PAD => DDR_CKE ); DDR_CS_n_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_CS_n, PAD => DDR_CS_n ); DDR_Clk_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Clk, PAD => DDR_Clk ); DDR_Clk_n_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Clk_n, PAD => DDR_Clk_n ); DDR_DRSTB_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DRSTB, PAD => DDR_DRSTB ); DDR_ODT_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_ODT, PAD => DDR_ODT ); DDR_RAS_n_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_RAS_n, PAD => DDR_RAS_n ); DDR_VRN_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_VRN, PAD => DDR_VRN ); DDR_VRP_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_VRP, PAD => DDR_VRP ); DDR_WEB_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_WEB, PAD => DDR_WEB ); ENET0_MDIO_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => ENET0_MDIO_T_n, O => ENET0_MDIO_T ); ENET1_MDIO_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => ENET1_MDIO_T_n, O => ENET1_MDIO_T ); GND: unisim.vcomponents.GND port map ( G => \<const0>\ ); \GPIO_T[0]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(0), O => GPIO_T(0) ); \GPIO_T[10]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(10), O => GPIO_T(10) ); \GPIO_T[11]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(11), O => GPIO_T(11) ); \GPIO_T[12]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(12), O => GPIO_T(12) ); \GPIO_T[13]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(13), O => GPIO_T(13) ); \GPIO_T[14]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(14), O => GPIO_T(14) ); \GPIO_T[15]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(15), O => GPIO_T(15) ); \GPIO_T[16]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(16), O => GPIO_T(16) ); \GPIO_T[17]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(17), O => GPIO_T(17) ); \GPIO_T[18]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(18), O => GPIO_T(18) ); \GPIO_T[19]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(19), O => GPIO_T(19) ); \GPIO_T[1]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(1), O => GPIO_T(1) ); \GPIO_T[20]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(20), O => GPIO_T(20) ); \GPIO_T[21]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(21), O => GPIO_T(21) ); \GPIO_T[22]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(22), O => GPIO_T(22) ); \GPIO_T[23]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(23), O => GPIO_T(23) ); \GPIO_T[24]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(24), O => GPIO_T(24) ); \GPIO_T[25]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(25), O => GPIO_T(25) ); \GPIO_T[26]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(26), O => GPIO_T(26) ); \GPIO_T[27]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(27), O => GPIO_T(27) ); \GPIO_T[28]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(28), O => GPIO_T(28) ); \GPIO_T[29]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(29), O => GPIO_T(29) ); \GPIO_T[2]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(2), O => GPIO_T(2) ); \GPIO_T[30]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(30), O => GPIO_T(30) ); \GPIO_T[31]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(31), O => GPIO_T(31) ); \GPIO_T[32]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(32), O => GPIO_T(32) ); \GPIO_T[33]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(33), O => GPIO_T(33) ); \GPIO_T[34]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(34), O => GPIO_T(34) ); \GPIO_T[35]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(35), O => GPIO_T(35) ); \GPIO_T[36]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(36), O => GPIO_T(36) ); \GPIO_T[37]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(37), O => GPIO_T(37) ); \GPIO_T[38]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(38), O => GPIO_T(38) ); \GPIO_T[39]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(39), O => GPIO_T(39) ); \GPIO_T[3]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(3), O => GPIO_T(3) ); \GPIO_T[40]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(40), O => GPIO_T(40) ); \GPIO_T[41]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(41), O => GPIO_T(41) ); \GPIO_T[42]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(42), O => GPIO_T(42) ); \GPIO_T[43]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(43), O => GPIO_T(43) ); \GPIO_T[44]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(44), O => GPIO_T(44) ); \GPIO_T[45]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(45), O => GPIO_T(45) ); \GPIO_T[46]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(46), O => GPIO_T(46) ); \GPIO_T[47]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(47), O => GPIO_T(47) ); \GPIO_T[48]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(48), O => GPIO_T(48) ); \GPIO_T[49]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(49), O => GPIO_T(49) ); \GPIO_T[4]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(4), O => GPIO_T(4) ); \GPIO_T[50]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(50), O => GPIO_T(50) ); \GPIO_T[51]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(51), O => GPIO_T(51) ); \GPIO_T[52]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(52), O => GPIO_T(52) ); \GPIO_T[53]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(53), O => GPIO_T(53) ); \GPIO_T[54]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(54), O => GPIO_T(54) ); \GPIO_T[55]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(55), O => GPIO_T(55) ); \GPIO_T[56]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(56), O => GPIO_T(56) ); \GPIO_T[57]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(57), O => GPIO_T(57) ); \GPIO_T[58]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(58), O => GPIO_T(58) ); \GPIO_T[59]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(59), O => GPIO_T(59) ); \GPIO_T[5]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(5), O => GPIO_T(5) ); \GPIO_T[60]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(60), O => GPIO_T(60) ); \GPIO_T[61]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(61), O => GPIO_T(61) ); \GPIO_T[62]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(62), O => GPIO_T(62) ); \GPIO_T[63]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(63), O => GPIO_T(63) ); \GPIO_T[6]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(6), O => GPIO_T(6) ); \GPIO_T[7]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(7), O => GPIO_T(7) ); \GPIO_T[8]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(8), O => GPIO_T(8) ); \GPIO_T[9]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(9), O => GPIO_T(9) ); I2C0_SCL_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => I2C0_SCL_T_n, O => I2C0_SCL_T ); I2C0_SDA_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => I2C0_SDA_T_n, O => I2C0_SDA_T ); I2C1_SCL_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => I2C1_SCL_T_n, O => I2C1_SCL_T ); I2C1_SDA_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => I2C1_SDA_T_n, O => I2C1_SDA_T ); PS7_i: unisim.vcomponents.PS7 port map ( DDRA(14 downto 0) => buffered_DDR_Addr(14 downto 0), DDRARB(3 downto 0) => DDR_ARB(3 downto 0), DDRBA(2 downto 0) => buffered_DDR_BankAddr(2 downto 0), DDRCASB => buffered_DDR_CAS_n, DDRCKE => buffered_DDR_CKE, DDRCKN => buffered_DDR_Clk_n, DDRCKP => buffered_DDR_Clk, DDRCSB => buffered_DDR_CS_n, DDRDM(3 downto 0) => buffered_DDR_DM(3 downto 0), DDRDQ(31 downto 0) => buffered_DDR_DQ(31 downto 0), DDRDQSN(3 downto 0) => buffered_DDR_DQS_n(3 downto 0), DDRDQSP(3 downto 0) => buffered_DDR_DQS(3 downto 0), DDRDRSTB => buffered_DDR_DRSTB, DDRODT => buffered_DDR_ODT, DDRRASB => buffered_DDR_RAS_n, DDRVRN => buffered_DDR_VRN, DDRVRP => buffered_DDR_VRP, DDRWEB => buffered_DDR_WEB, DMA0ACLK => DMA0_ACLK, DMA0DAREADY => DMA0_DAREADY, DMA0DATYPE(1 downto 0) => DMA0_DATYPE(1 downto 0), DMA0DAVALID => DMA0_DAVALID, DMA0DRLAST => DMA0_DRLAST, DMA0DRREADY => DMA0_DRREADY, DMA0DRTYPE(1 downto 0) => DMA0_DRTYPE(1 downto 0), DMA0DRVALID => DMA0_DRVALID, DMA0RSTN => DMA0_RSTN, DMA1ACLK => DMA1_ACLK, DMA1DAREADY => DMA1_DAREADY, DMA1DATYPE(1 downto 0) => DMA1_DATYPE(1 downto 0), DMA1DAVALID => DMA1_DAVALID, DMA1DRLAST => DMA1_DRLAST, DMA1DRREADY => DMA1_DRREADY, DMA1DRTYPE(1 downto 0) => DMA1_DRTYPE(1 downto 0), DMA1DRVALID => DMA1_DRVALID, DMA1RSTN => DMA1_RSTN, DMA2ACLK => DMA2_ACLK, DMA2DAREADY => DMA2_DAREADY, DMA2DATYPE(1 downto 0) => DMA2_DATYPE(1 downto 0), DMA2DAVALID => DMA2_DAVALID, DMA2DRLAST => DMA2_DRLAST, DMA2DRREADY => DMA2_DRREADY, DMA2DRTYPE(1 downto 0) => DMA2_DRTYPE(1 downto 0), DMA2DRVALID => DMA2_DRVALID, DMA2RSTN => DMA2_RSTN, DMA3ACLK => DMA3_ACLK, DMA3DAREADY => DMA3_DAREADY, DMA3DATYPE(1 downto 0) => DMA3_DATYPE(1 downto 0), DMA3DAVALID => DMA3_DAVALID, DMA3DRLAST => DMA3_DRLAST, DMA3DRREADY => DMA3_DRREADY, DMA3DRTYPE(1 downto 0) => DMA3_DRTYPE(1 downto 0), DMA3DRVALID => DMA3_DRVALID, DMA3RSTN => DMA3_RSTN, EMIOCAN0PHYRX => CAN0_PHY_RX, EMIOCAN0PHYTX => CAN0_PHY_TX, EMIOCAN1PHYRX => CAN1_PHY_RX, EMIOCAN1PHYTX => CAN1_PHY_TX, EMIOENET0EXTINTIN => ENET0_EXT_INTIN, EMIOENET0GMIICOL => '0', EMIOENET0GMIICRS => '0', EMIOENET0GMIIRXCLK => ENET0_GMII_RX_CLK, EMIOENET0GMIIRXD(7 downto 0) => B"00000000", EMIOENET0GMIIRXDV => '0', EMIOENET0GMIIRXER => '0', EMIOENET0GMIITXCLK => ENET0_GMII_TX_CLK, EMIOENET0GMIITXD(7 downto 0) => NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED(7 downto 0), EMIOENET0GMIITXEN => NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED, EMIOENET0GMIITXER => NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED, EMIOENET0MDIOI => ENET0_MDIO_I, EMIOENET0MDIOMDC => ENET0_MDIO_MDC, EMIOENET0MDIOO => ENET0_MDIO_O, EMIOENET0MDIOTN => ENET0_MDIO_T_n, EMIOENET0PTPDELAYREQRX => ENET0_PTP_DELAY_REQ_RX, EMIOENET0PTPDELAYREQTX => ENET0_PTP_DELAY_REQ_TX, EMIOENET0PTPPDELAYREQRX => ENET0_PTP_PDELAY_REQ_RX, EMIOENET0PTPPDELAYREQTX => ENET0_PTP_PDELAY_REQ_TX, EMIOENET0PTPPDELAYRESPRX => ENET0_PTP_PDELAY_RESP_RX, EMIOENET0PTPPDELAYRESPTX => ENET0_PTP_PDELAY_RESP_TX, EMIOENET0PTPSYNCFRAMERX => ENET0_PTP_SYNC_FRAME_RX, EMIOENET0PTPSYNCFRAMETX => ENET0_PTP_SYNC_FRAME_TX, EMIOENET0SOFRX => ENET0_SOF_RX, EMIOENET0SOFTX => ENET0_SOF_TX, EMIOENET1EXTINTIN => ENET1_EXT_INTIN, EMIOENET1GMIICOL => '0', EMIOENET1GMIICRS => '0', EMIOENET1GMIIRXCLK => ENET1_GMII_RX_CLK, EMIOENET1GMIIRXD(7 downto 0) => B"00000000", EMIOENET1GMIIRXDV => '0', EMIOENET1GMIIRXER => '0', EMIOENET1GMIITXCLK => ENET1_GMII_TX_CLK, EMIOENET1GMIITXD(7 downto 0) => NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED(7 downto 0), EMIOENET1GMIITXEN => NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED, EMIOENET1GMIITXER => NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED, EMIOENET1MDIOI => ENET1_MDIO_I, EMIOENET1MDIOMDC => ENET1_MDIO_MDC, EMIOENET1MDIOO => ENET1_MDIO_O, EMIOENET1MDIOTN => ENET1_MDIO_T_n, EMIOENET1PTPDELAYREQRX => ENET1_PTP_DELAY_REQ_RX, EMIOENET1PTPDELAYREQTX => ENET1_PTP_DELAY_REQ_TX, EMIOENET1PTPPDELAYREQRX => ENET1_PTP_PDELAY_REQ_RX, EMIOENET1PTPPDELAYREQTX => ENET1_PTP_PDELAY_REQ_TX, EMIOENET1PTPPDELAYRESPRX => ENET1_PTP_PDELAY_RESP_RX, EMIOENET1PTPPDELAYRESPTX => ENET1_PTP_PDELAY_RESP_TX, EMIOENET1PTPSYNCFRAMERX => ENET1_PTP_SYNC_FRAME_RX, EMIOENET1PTPSYNCFRAMETX => ENET1_PTP_SYNC_FRAME_TX, EMIOENET1SOFRX => ENET1_SOF_RX, EMIOENET1SOFTX => ENET1_SOF_TX, EMIOGPIOI(63 downto 0) => GPIO_I(63 downto 0), EMIOGPIOO(63 downto 0) => GPIO_O(63 downto 0), EMIOGPIOTN(63 downto 0) => gpio_out_t_n(63 downto 0), EMIOI2C0SCLI => I2C0_SCL_I, EMIOI2C0SCLO => I2C0_SCL_O, EMIOI2C0SCLTN => I2C0_SCL_T_n, EMIOI2C0SDAI => I2C0_SDA_I, EMIOI2C0SDAO => I2C0_SDA_O, EMIOI2C0SDATN => I2C0_SDA_T_n, EMIOI2C1SCLI => I2C1_SCL_I, EMIOI2C1SCLO => I2C1_SCL_O, EMIOI2C1SCLTN => I2C1_SCL_T_n, EMIOI2C1SDAI => I2C1_SDA_I, EMIOI2C1SDAO => I2C1_SDA_O, EMIOI2C1SDATN => I2C1_SDA_T_n, EMIOPJTAGTCK => PJTAG_TCK, EMIOPJTAGTDI => PJTAG_TDI, EMIOPJTAGTDO => NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED, EMIOPJTAGTDTN => NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED, EMIOPJTAGTMS => PJTAG_TMS, EMIOSDIO0BUSPOW => SDIO0_BUSPOW, EMIOSDIO0BUSVOLT(2 downto 0) => SDIO0_BUSVOLT(2 downto 0), EMIOSDIO0CDN => SDIO0_CDN, EMIOSDIO0CLK => SDIO0_CLK, EMIOSDIO0CLKFB => SDIO0_CLK_FB, EMIOSDIO0CMDI => SDIO0_CMD_I, EMIOSDIO0CMDO => SDIO0_CMD_O, EMIOSDIO0CMDTN => SDIO0_CMD_T_n, EMIOSDIO0DATAI(3 downto 0) => SDIO0_DATA_I(3 downto 0), EMIOSDIO0DATAO(3 downto 0) => SDIO0_DATA_O(3 downto 0), EMIOSDIO0DATATN(3 downto 0) => SDIO0_DATA_T_n(3 downto 0), EMIOSDIO0LED => SDIO0_LED, EMIOSDIO0WP => SDIO0_WP, EMIOSDIO1BUSPOW => SDIO1_BUSPOW, EMIOSDIO1BUSVOLT(2 downto 0) => SDIO1_BUSVOLT(2 downto 0), EMIOSDIO1CDN => SDIO1_CDN, EMIOSDIO1CLK => SDIO1_CLK, EMIOSDIO1CLKFB => SDIO1_CLK_FB, EMIOSDIO1CMDI => SDIO1_CMD_I, EMIOSDIO1CMDO => SDIO1_CMD_O, EMIOSDIO1CMDTN => SDIO1_CMD_T_n, EMIOSDIO1DATAI(3 downto 0) => SDIO1_DATA_I(3 downto 0), EMIOSDIO1DATAO(3 downto 0) => SDIO1_DATA_O(3 downto 0), EMIOSDIO1DATATN(3 downto 0) => SDIO1_DATA_T_n(3 downto 0), EMIOSDIO1LED => SDIO1_LED, EMIOSDIO1WP => SDIO1_WP, EMIOSPI0MI => SPI0_MISO_I, EMIOSPI0MO => SPI0_MOSI_O, EMIOSPI0MOTN => SPI0_MOSI_T_n, EMIOSPI0SCLKI => SPI0_SCLK_I, EMIOSPI0SCLKO => SPI0_SCLK_O, EMIOSPI0SCLKTN => SPI0_SCLK_T_n, EMIOSPI0SI => SPI0_MOSI_I, EMIOSPI0SO => SPI0_MISO_O, EMIOSPI0SSIN => SPI0_SS_I, EMIOSPI0SSNTN => SPI0_SS_T_n, EMIOSPI0SSON(2) => SPI0_SS2_O, EMIOSPI0SSON(1) => SPI0_SS1_O, EMIOSPI0SSON(0) => SPI0_SS_O, EMIOSPI0STN => SPI0_MISO_T_n, EMIOSPI1MI => SPI1_MISO_I, EMIOSPI1MO => SPI1_MOSI_O, EMIOSPI1MOTN => SPI1_MOSI_T_n, EMIOSPI1SCLKI => SPI1_SCLK_I, EMIOSPI1SCLKO => SPI1_SCLK_O, EMIOSPI1SCLKTN => SPI1_SCLK_T_n, EMIOSPI1SI => SPI1_MOSI_I, EMIOSPI1SO => SPI1_MISO_O, EMIOSPI1SSIN => SPI1_SS_I, EMIOSPI1SSNTN => SPI1_SS_T_n, EMIOSPI1SSON(2) => SPI1_SS2_O, EMIOSPI1SSON(1) => SPI1_SS1_O, EMIOSPI1SSON(0) => SPI1_SS_O, EMIOSPI1STN => SPI1_MISO_T_n, EMIOSRAMINTIN => SRAM_INTIN, EMIOTRACECLK => TRACE_CLK, EMIOTRACECTL => NLW_PS7_i_EMIOTRACECTL_UNCONNECTED, EMIOTRACEDATA(31 downto 0) => NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED(31 downto 0), EMIOTTC0CLKI(2) => TTC0_CLK2_IN, EMIOTTC0CLKI(1) => TTC0_CLK1_IN, EMIOTTC0CLKI(0) => TTC0_CLK0_IN, EMIOTTC0WAVEO(2) => TTC0_WAVE2_OUT, EMIOTTC0WAVEO(1) => TTC0_WAVE1_OUT, EMIOTTC0WAVEO(0) => TTC0_WAVE0_OUT, EMIOTTC1CLKI(2) => TTC1_CLK2_IN, EMIOTTC1CLKI(1) => TTC1_CLK1_IN, EMIOTTC1CLKI(0) => TTC1_CLK0_IN, EMIOTTC1WAVEO(2) => TTC1_WAVE2_OUT, EMIOTTC1WAVEO(1) => TTC1_WAVE1_OUT, EMIOTTC1WAVEO(0) => TTC1_WAVE0_OUT, EMIOUART0CTSN => UART0_CTSN, EMIOUART0DCDN => UART0_DCDN, EMIOUART0DSRN => UART0_DSRN, EMIOUART0DTRN => UART0_DTRN, EMIOUART0RIN => UART0_RIN, EMIOUART0RTSN => UART0_RTSN, EMIOUART0RX => UART0_RX, EMIOUART0TX => UART0_TX, EMIOUART1CTSN => UART1_CTSN, EMIOUART1DCDN => UART1_DCDN, EMIOUART1DSRN => UART1_DSRN, EMIOUART1DTRN => UART1_DTRN, EMIOUART1RIN => UART1_RIN, EMIOUART1RTSN => UART1_RTSN, EMIOUART1RX => UART1_RX, EMIOUART1TX => UART1_TX, EMIOUSB0PORTINDCTL(1 downto 0) => USB0_PORT_INDCTL(1 downto 0), EMIOUSB0VBUSPWRFAULT => USB0_VBUS_PWRFAULT, EMIOUSB0VBUSPWRSELECT => USB0_VBUS_PWRSELECT, EMIOUSB1PORTINDCTL(1 downto 0) => USB1_PORT_INDCTL(1 downto 0), EMIOUSB1VBUSPWRFAULT => USB1_VBUS_PWRFAULT, EMIOUSB1VBUSPWRSELECT => USB1_VBUS_PWRSELECT, EMIOWDTCLKI => WDT_CLK_IN, EMIOWDTRSTO => WDT_RST_OUT, EVENTEVENTI => EVENT_EVENTI, EVENTEVENTO => EVENT_EVENTO, EVENTSTANDBYWFE(1 downto 0) => EVENT_STANDBYWFE(1 downto 0), EVENTSTANDBYWFI(1 downto 0) => EVENT_STANDBYWFI(1 downto 0), FCLKCLK(3) => FCLK_CLK3, FCLKCLK(2) => FCLK_CLK2, FCLKCLK(1) => FCLK_CLK1, FCLKCLK(0) => FCLK_CLK_unbuffered(0), FCLKCLKTRIGN(3 downto 0) => B"0000", FCLKRESETN(3) => FCLK_RESET3_N, FCLKRESETN(2) => FCLK_RESET2_N, FCLKRESETN(1) => FCLK_RESET1_N, FCLKRESETN(0) => FCLK_RESET0_N, FPGAIDLEN => FPGA_IDLE_N, FTMDTRACEINATID(3 downto 0) => B"0000", FTMDTRACEINCLOCK => FTMD_TRACEIN_CLK, FTMDTRACEINDATA(31 downto 0) => B"00000000000000000000000000000000", FTMDTRACEINVALID => '0', FTMTF2PDEBUG(31 downto 0) => FTMT_F2P_DEBUG(31 downto 0), FTMTF2PTRIG(3) => FTMT_F2P_TRIG_3, FTMTF2PTRIG(2) => FTMT_F2P_TRIG_2, FTMTF2PTRIG(1) => FTMT_F2P_TRIG_1, FTMTF2PTRIG(0) => FTMT_F2P_TRIG_0, FTMTF2PTRIGACK(3) => FTMT_F2P_TRIGACK_3, FTMTF2PTRIGACK(2) => FTMT_F2P_TRIGACK_2, FTMTF2PTRIGACK(1) => FTMT_F2P_TRIGACK_1, FTMTF2PTRIGACK(0) => FTMT_F2P_TRIGACK_0, FTMTP2FDEBUG(31 downto 0) => FTMT_P2F_DEBUG(31 downto 0), FTMTP2FTRIG(3) => FTMT_P2F_TRIG_3, FTMTP2FTRIG(2) => FTMT_P2F_TRIG_2, FTMTP2FTRIG(1) => FTMT_P2F_TRIG_1, FTMTP2FTRIG(0) => FTMT_P2F_TRIG_0, FTMTP2FTRIGACK(3) => FTMT_P2F_TRIGACK_3, FTMTP2FTRIGACK(2) => FTMT_P2F_TRIGACK_2, FTMTP2FTRIGACK(1) => FTMT_P2F_TRIGACK_1, FTMTP2FTRIGACK(0) => FTMT_P2F_TRIGACK_0, IRQF2P(19) => Core1_nFIQ, IRQF2P(18) => Core0_nFIQ, IRQF2P(17) => Core1_nIRQ, IRQF2P(16) => Core0_nIRQ, IRQF2P(15 downto 1) => B"000000000000000", IRQF2P(0) => IRQ_F2P(0), IRQP2F(28) => IRQ_P2F_DMAC_ABORT, IRQP2F(27) => IRQ_P2F_DMAC7, IRQP2F(26) => IRQ_P2F_DMAC6, IRQP2F(25) => IRQ_P2F_DMAC5, IRQP2F(24) => IRQ_P2F_DMAC4, IRQP2F(23) => IRQ_P2F_DMAC3, IRQP2F(22) => IRQ_P2F_DMAC2, IRQP2F(21) => IRQ_P2F_DMAC1, IRQP2F(20) => IRQ_P2F_DMAC0, IRQP2F(19) => IRQ_P2F_SMC, IRQP2F(18) => IRQ_P2F_QSPI, IRQP2F(17) => IRQ_P2F_CTI, IRQP2F(16) => IRQ_P2F_GPIO, IRQP2F(15) => IRQ_P2F_USB0, IRQP2F(14) => IRQ_P2F_ENET0, IRQP2F(13) => IRQ_P2F_ENET_WAKE0, IRQP2F(12) => IRQ_P2F_SDIO0, IRQP2F(11) => IRQ_P2F_I2C0, IRQP2F(10) => IRQ_P2F_SPI0, IRQP2F(9) => IRQ_P2F_UART0, IRQP2F(8) => IRQ_P2F_CAN0, IRQP2F(7) => IRQ_P2F_USB1, IRQP2F(6) => IRQ_P2F_ENET1, IRQP2F(5) => IRQ_P2F_ENET_WAKE1, IRQP2F(4) => IRQ_P2F_SDIO1, IRQP2F(3) => IRQ_P2F_I2C1, IRQP2F(2) => IRQ_P2F_SPI1, IRQP2F(1) => IRQ_P2F_UART1, IRQP2F(0) => IRQ_P2F_CAN1, MAXIGP0ACLK => M_AXI_GP0_ACLK, MAXIGP0ARADDR(31 downto 0) => M_AXI_GP0_ARADDR(31 downto 0), MAXIGP0ARBURST(1 downto 0) => M_AXI_GP0_ARBURST(1 downto 0), MAXIGP0ARCACHE(3 downto 0) => M_AXI_GP0_ARCACHE(3 downto 0), MAXIGP0ARESETN => M_AXI_GP0_ARESETN, MAXIGP0ARID(11 downto 0) => M_AXI_GP0_ARID(11 downto 0), MAXIGP0ARLEN(3 downto 0) => M_AXI_GP0_ARLEN(3 downto 0), MAXIGP0ARLOCK(1 downto 0) => M_AXI_GP0_ARLOCK(1 downto 0), MAXIGP0ARPROT(2 downto 0) => M_AXI_GP0_ARPROT(2 downto 0), MAXIGP0ARQOS(3 downto 0) => M_AXI_GP0_ARQOS(3 downto 0), MAXIGP0ARREADY => M_AXI_GP0_ARREADY, MAXIGP0ARSIZE(1 downto 0) => \^m_axi_gp0_arsize\(1 downto 0), MAXIGP0ARVALID => M_AXI_GP0_ARVALID, MAXIGP0AWADDR(31 downto 0) => M_AXI_GP0_AWADDR(31 downto 0), MAXIGP0AWBURST(1 downto 0) => M_AXI_GP0_AWBURST(1 downto 0), MAXIGP0AWCACHE(3 downto 0) => M_AXI_GP0_AWCACHE(3 downto 0), MAXIGP0AWID(11 downto 0) => M_AXI_GP0_AWID(11 downto 0), MAXIGP0AWLEN(3 downto 0) => M_AXI_GP0_AWLEN(3 downto 0), MAXIGP0AWLOCK(1 downto 0) => M_AXI_GP0_AWLOCK(1 downto 0), MAXIGP0AWPROT(2 downto 0) => M_AXI_GP0_AWPROT(2 downto 0), MAXIGP0AWQOS(3 downto 0) => M_AXI_GP0_AWQOS(3 downto 0), MAXIGP0AWREADY => M_AXI_GP0_AWREADY, MAXIGP0AWSIZE(1 downto 0) => \^m_axi_gp0_awsize\(1 downto 0), MAXIGP0AWVALID => M_AXI_GP0_AWVALID, MAXIGP0BID(11 downto 0) => M_AXI_GP0_BID(11 downto 0), MAXIGP0BREADY => M_AXI_GP0_BREADY, MAXIGP0BRESP(1 downto 0) => M_AXI_GP0_BRESP(1 downto 0), MAXIGP0BVALID => M_AXI_GP0_BVALID, MAXIGP0RDATA(31 downto 0) => M_AXI_GP0_RDATA(31 downto 0), MAXIGP0RID(11 downto 0) => M_AXI_GP0_RID(11 downto 0), MAXIGP0RLAST => M_AXI_GP0_RLAST, MAXIGP0RREADY => M_AXI_GP0_RREADY, MAXIGP0RRESP(1 downto 0) => M_AXI_GP0_RRESP(1 downto 0), MAXIGP0RVALID => M_AXI_GP0_RVALID, MAXIGP0WDATA(31 downto 0) => M_AXI_GP0_WDATA(31 downto 0), MAXIGP0WID(11 downto 0) => M_AXI_GP0_WID(11 downto 0), MAXIGP0WLAST => M_AXI_GP0_WLAST, MAXIGP0WREADY => M_AXI_GP0_WREADY, MAXIGP0WSTRB(3 downto 0) => M_AXI_GP0_WSTRB(3 downto 0), MAXIGP0WVALID => M_AXI_GP0_WVALID, MAXIGP1ACLK => M_AXI_GP1_ACLK, MAXIGP1ARADDR(31 downto 0) => M_AXI_GP1_ARADDR(31 downto 0), MAXIGP1ARBURST(1 downto 0) => M_AXI_GP1_ARBURST(1 downto 0), MAXIGP1ARCACHE(3 downto 0) => M_AXI_GP1_ARCACHE(3 downto 0), MAXIGP1ARESETN => M_AXI_GP1_ARESETN, MAXIGP1ARID(11 downto 0) => M_AXI_GP1_ARID(11 downto 0), MAXIGP1ARLEN(3 downto 0) => M_AXI_GP1_ARLEN(3 downto 0), MAXIGP1ARLOCK(1 downto 0) => M_AXI_GP1_ARLOCK(1 downto 0), MAXIGP1ARPROT(2 downto 0) => M_AXI_GP1_ARPROT(2 downto 0), MAXIGP1ARQOS(3 downto 0) => M_AXI_GP1_ARQOS(3 downto 0), MAXIGP1ARREADY => M_AXI_GP1_ARREADY, MAXIGP1ARSIZE(1 downto 0) => \^m_axi_gp1_arsize\(1 downto 0), MAXIGP1ARVALID => M_AXI_GP1_ARVALID, MAXIGP1AWADDR(31 downto 0) => M_AXI_GP1_AWADDR(31 downto 0), MAXIGP1AWBURST(1 downto 0) => M_AXI_GP1_AWBURST(1 downto 0), MAXIGP1AWCACHE(3 downto 0) => M_AXI_GP1_AWCACHE(3 downto 0), MAXIGP1AWID(11 downto 0) => M_AXI_GP1_AWID(11 downto 0), MAXIGP1AWLEN(3 downto 0) => M_AXI_GP1_AWLEN(3 downto 0), MAXIGP1AWLOCK(1 downto 0) => M_AXI_GP1_AWLOCK(1 downto 0), MAXIGP1AWPROT(2 downto 0) => M_AXI_GP1_AWPROT(2 downto 0), MAXIGP1AWQOS(3 downto 0) => M_AXI_GP1_AWQOS(3 downto 0), MAXIGP1AWREADY => M_AXI_GP1_AWREADY, MAXIGP1AWSIZE(1 downto 0) => \^m_axi_gp1_awsize\(1 downto 0), MAXIGP1AWVALID => M_AXI_GP1_AWVALID, MAXIGP1BID(11 downto 0) => M_AXI_GP1_BID(11 downto 0), MAXIGP1BREADY => M_AXI_GP1_BREADY, MAXIGP1BRESP(1 downto 0) => M_AXI_GP1_BRESP(1 downto 0), MAXIGP1BVALID => M_AXI_GP1_BVALID, MAXIGP1RDATA(31 downto 0) => M_AXI_GP1_RDATA(31 downto 0), MAXIGP1RID(11 downto 0) => M_AXI_GP1_RID(11 downto 0), MAXIGP1RLAST => M_AXI_GP1_RLAST, MAXIGP1RREADY => M_AXI_GP1_RREADY, MAXIGP1RRESP(1 downto 0) => M_AXI_GP1_RRESP(1 downto 0), MAXIGP1RVALID => M_AXI_GP1_RVALID, MAXIGP1WDATA(31 downto 0) => M_AXI_GP1_WDATA(31 downto 0), MAXIGP1WID(11 downto 0) => M_AXI_GP1_WID(11 downto 0), MAXIGP1WLAST => M_AXI_GP1_WLAST, MAXIGP1WREADY => M_AXI_GP1_WREADY, MAXIGP1WSTRB(3 downto 0) => M_AXI_GP1_WSTRB(3 downto 0), MAXIGP1WVALID => M_AXI_GP1_WVALID, MIO(53 downto 0) => buffered_MIO(53 downto 0), PSCLK => buffered_PS_CLK, PSPORB => buffered_PS_PORB, PSSRSTB => buffered_PS_SRSTB, SAXIACPACLK => S_AXI_ACP_ACLK, SAXIACPARADDR(31 downto 0) => S_AXI_ACP_ARADDR(31 downto 0), SAXIACPARBURST(1 downto 0) => S_AXI_ACP_ARBURST(1 downto 0), SAXIACPARCACHE(3 downto 0) => S_AXI_ACP_ARCACHE(3 downto 0), SAXIACPARESETN => S_AXI_ACP_ARESETN, SAXIACPARID(2 downto 0) => S_AXI_ACP_ARID(2 downto 0), SAXIACPARLEN(3 downto 0) => S_AXI_ACP_ARLEN(3 downto 0), SAXIACPARLOCK(1 downto 0) => S_AXI_ACP_ARLOCK(1 downto 0), SAXIACPARPROT(2 downto 0) => S_AXI_ACP_ARPROT(2 downto 0), SAXIACPARQOS(3 downto 0) => S_AXI_ACP_ARQOS(3 downto 0), SAXIACPARREADY => S_AXI_ACP_ARREADY, SAXIACPARSIZE(1 downto 0) => S_AXI_ACP_ARSIZE(1 downto 0), SAXIACPARUSER(4 downto 0) => S_AXI_ACP_ARUSER(4 downto 0), SAXIACPARVALID => S_AXI_ACP_ARVALID, SAXIACPAWADDR(31 downto 0) => S_AXI_ACP_AWADDR(31 downto 0), SAXIACPAWBURST(1 downto 0) => S_AXI_ACP_AWBURST(1 downto 0), SAXIACPAWCACHE(3 downto 0) => S_AXI_ACP_AWCACHE(3 downto 0), SAXIACPAWID(2 downto 0) => S_AXI_ACP_AWID(2 downto 0), SAXIACPAWLEN(3 downto 0) => S_AXI_ACP_AWLEN(3 downto 0), SAXIACPAWLOCK(1 downto 0) => S_AXI_ACP_AWLOCK(1 downto 0), SAXIACPAWPROT(2 downto 0) => S_AXI_ACP_AWPROT(2 downto 0), SAXIACPAWQOS(3 downto 0) => S_AXI_ACP_AWQOS(3 downto 0), SAXIACPAWREADY => S_AXI_ACP_AWREADY, SAXIACPAWSIZE(1 downto 0) => S_AXI_ACP_AWSIZE(1 downto 0), SAXIACPAWUSER(4 downto 0) => S_AXI_ACP_AWUSER(4 downto 0), SAXIACPAWVALID => S_AXI_ACP_AWVALID, SAXIACPBID(2 downto 0) => S_AXI_ACP_BID(2 downto 0), SAXIACPBREADY => S_AXI_ACP_BREADY, SAXIACPBRESP(1 downto 0) => S_AXI_ACP_BRESP(1 downto 0), SAXIACPBVALID => S_AXI_ACP_BVALID, SAXIACPRDATA(63 downto 0) => S_AXI_ACP_RDATA(63 downto 0), SAXIACPRID(2 downto 0) => S_AXI_ACP_RID(2 downto 0), SAXIACPRLAST => S_AXI_ACP_RLAST, SAXIACPRREADY => S_AXI_ACP_RREADY, SAXIACPRRESP(1 downto 0) => S_AXI_ACP_RRESP(1 downto 0), SAXIACPRVALID => S_AXI_ACP_RVALID, SAXIACPWDATA(63 downto 0) => S_AXI_ACP_WDATA(63 downto 0), SAXIACPWID(2 downto 0) => S_AXI_ACP_WID(2 downto 0), SAXIACPWLAST => S_AXI_ACP_WLAST, SAXIACPWREADY => S_AXI_ACP_WREADY, SAXIACPWSTRB(7 downto 0) => S_AXI_ACP_WSTRB(7 downto 0), SAXIACPWVALID => S_AXI_ACP_WVALID, SAXIGP0ACLK => S_AXI_GP0_ACLK, SAXIGP0ARADDR(31 downto 0) => S_AXI_GP0_ARADDR(31 downto 0), SAXIGP0ARBURST(1 downto 0) => S_AXI_GP0_ARBURST(1 downto 0), SAXIGP0ARCACHE(3 downto 0) => S_AXI_GP0_ARCACHE(3 downto 0), SAXIGP0ARESETN => S_AXI_GP0_ARESETN, SAXIGP0ARID(5 downto 0) => S_AXI_GP0_ARID(5 downto 0), SAXIGP0ARLEN(3 downto 0) => S_AXI_GP0_ARLEN(3 downto 0), SAXIGP0ARLOCK(1 downto 0) => S_AXI_GP0_ARLOCK(1 downto 0), SAXIGP0ARPROT(2 downto 0) => S_AXI_GP0_ARPROT(2 downto 0), SAXIGP0ARQOS(3 downto 0) => S_AXI_GP0_ARQOS(3 downto 0), SAXIGP0ARREADY => S_AXI_GP0_ARREADY, SAXIGP0ARSIZE(1 downto 0) => S_AXI_GP0_ARSIZE(1 downto 0), SAXIGP0ARVALID => S_AXI_GP0_ARVALID, SAXIGP0AWADDR(31 downto 0) => S_AXI_GP0_AWADDR(31 downto 0), SAXIGP0AWBURST(1 downto 0) => S_AXI_GP0_AWBURST(1 downto 0), SAXIGP0AWCACHE(3 downto 0) => S_AXI_GP0_AWCACHE(3 downto 0), SAXIGP0AWID(5 downto 0) => S_AXI_GP0_AWID(5 downto 0), SAXIGP0AWLEN(3 downto 0) => S_AXI_GP0_AWLEN(3 downto 0), SAXIGP0AWLOCK(1 downto 0) => S_AXI_GP0_AWLOCK(1 downto 0), SAXIGP0AWPROT(2 downto 0) => S_AXI_GP0_AWPROT(2 downto 0), SAXIGP0AWQOS(3 downto 0) => S_AXI_GP0_AWQOS(3 downto 0), SAXIGP0AWREADY => S_AXI_GP0_AWREADY, SAXIGP0AWSIZE(1 downto 0) => S_AXI_GP0_AWSIZE(1 downto 0), SAXIGP0AWVALID => S_AXI_GP0_AWVALID, SAXIGP0BID(5 downto 0) => S_AXI_GP0_BID(5 downto 0), SAXIGP0BREADY => S_AXI_GP0_BREADY, SAXIGP0BRESP(1 downto 0) => S_AXI_GP0_BRESP(1 downto 0), SAXIGP0BVALID => S_AXI_GP0_BVALID, SAXIGP0RDATA(31 downto 0) => S_AXI_GP0_RDATA(31 downto 0), SAXIGP0RID(5 downto 0) => S_AXI_GP0_RID(5 downto 0), SAXIGP0RLAST => S_AXI_GP0_RLAST, SAXIGP0RREADY => S_AXI_GP0_RREADY, SAXIGP0RRESP(1 downto 0) => S_AXI_GP0_RRESP(1 downto 0), SAXIGP0RVALID => S_AXI_GP0_RVALID, SAXIGP0WDATA(31 downto 0) => S_AXI_GP0_WDATA(31 downto 0), SAXIGP0WID(5 downto 0) => S_AXI_GP0_WID(5 downto 0), SAXIGP0WLAST => S_AXI_GP0_WLAST, SAXIGP0WREADY => S_AXI_GP0_WREADY, SAXIGP0WSTRB(3 downto 0) => S_AXI_GP0_WSTRB(3 downto 0), SAXIGP0WVALID => S_AXI_GP0_WVALID, SAXIGP1ACLK => S_AXI_GP1_ACLK, SAXIGP1ARADDR(31 downto 0) => S_AXI_GP1_ARADDR(31 downto 0), SAXIGP1ARBURST(1 downto 0) => S_AXI_GP1_ARBURST(1 downto 0), SAXIGP1ARCACHE(3 downto 0) => S_AXI_GP1_ARCACHE(3 downto 0), SAXIGP1ARESETN => S_AXI_GP1_ARESETN, SAXIGP1ARID(5 downto 0) => S_AXI_GP1_ARID(5 downto 0), SAXIGP1ARLEN(3 downto 0) => S_AXI_GP1_ARLEN(3 downto 0), SAXIGP1ARLOCK(1 downto 0) => S_AXI_GP1_ARLOCK(1 downto 0), SAXIGP1ARPROT(2 downto 0) => S_AXI_GP1_ARPROT(2 downto 0), SAXIGP1ARQOS(3 downto 0) => S_AXI_GP1_ARQOS(3 downto 0), SAXIGP1ARREADY => S_AXI_GP1_ARREADY, SAXIGP1ARSIZE(1 downto 0) => S_AXI_GP1_ARSIZE(1 downto 0), SAXIGP1ARVALID => S_AXI_GP1_ARVALID, SAXIGP1AWADDR(31 downto 0) => S_AXI_GP1_AWADDR(31 downto 0), SAXIGP1AWBURST(1 downto 0) => S_AXI_GP1_AWBURST(1 downto 0), SAXIGP1AWCACHE(3 downto 0) => S_AXI_GP1_AWCACHE(3 downto 0), SAXIGP1AWID(5 downto 0) => S_AXI_GP1_AWID(5 downto 0), SAXIGP1AWLEN(3 downto 0) => S_AXI_GP1_AWLEN(3 downto 0), SAXIGP1AWLOCK(1 downto 0) => S_AXI_GP1_AWLOCK(1 downto 0), SAXIGP1AWPROT(2 downto 0) => S_AXI_GP1_AWPROT(2 downto 0), SAXIGP1AWQOS(3 downto 0) => S_AXI_GP1_AWQOS(3 downto 0), SAXIGP1AWREADY => S_AXI_GP1_AWREADY, SAXIGP1AWSIZE(1 downto 0) => S_AXI_GP1_AWSIZE(1 downto 0), SAXIGP1AWVALID => S_AXI_GP1_AWVALID, SAXIGP1BID(5 downto 0) => S_AXI_GP1_BID(5 downto 0), SAXIGP1BREADY => S_AXI_GP1_BREADY, SAXIGP1BRESP(1 downto 0) => S_AXI_GP1_BRESP(1 downto 0), SAXIGP1BVALID => S_AXI_GP1_BVALID, SAXIGP1RDATA(31 downto 0) => S_AXI_GP1_RDATA(31 downto 0), SAXIGP1RID(5 downto 0) => S_AXI_GP1_RID(5 downto 0), SAXIGP1RLAST => S_AXI_GP1_RLAST, SAXIGP1RREADY => S_AXI_GP1_RREADY, SAXIGP1RRESP(1 downto 0) => S_AXI_GP1_RRESP(1 downto 0), SAXIGP1RVALID => S_AXI_GP1_RVALID, SAXIGP1WDATA(31 downto 0) => S_AXI_GP1_WDATA(31 downto 0), SAXIGP1WID(5 downto 0) => S_AXI_GP1_WID(5 downto 0), SAXIGP1WLAST => S_AXI_GP1_WLAST, SAXIGP1WREADY => S_AXI_GP1_WREADY, SAXIGP1WSTRB(3 downto 0) => S_AXI_GP1_WSTRB(3 downto 0), SAXIGP1WVALID => S_AXI_GP1_WVALID, SAXIHP0ACLK => S_AXI_HP0_ACLK, SAXIHP0ARADDR(31 downto 0) => S_AXI_HP0_ARADDR(31 downto 0), SAXIHP0ARBURST(1 downto 0) => S_AXI_HP0_ARBURST(1 downto 0), SAXIHP0ARCACHE(3 downto 0) => S_AXI_HP0_ARCACHE(3 downto 0), SAXIHP0ARESETN => S_AXI_HP0_ARESETN, SAXIHP0ARID(5 downto 0) => S_AXI_HP0_ARID(5 downto 0), SAXIHP0ARLEN(3 downto 0) => S_AXI_HP0_ARLEN(3 downto 0), SAXIHP0ARLOCK(1 downto 0) => S_AXI_HP0_ARLOCK(1 downto 0), SAXIHP0ARPROT(2 downto 0) => S_AXI_HP0_ARPROT(2 downto 0), SAXIHP0ARQOS(3 downto 0) => S_AXI_HP0_ARQOS(3 downto 0), SAXIHP0ARREADY => S_AXI_HP0_ARREADY, SAXIHP0ARSIZE(1 downto 0) => S_AXI_HP0_ARSIZE(1 downto 0), SAXIHP0ARVALID => S_AXI_HP0_ARVALID, SAXIHP0AWADDR(31 downto 0) => S_AXI_HP0_AWADDR(31 downto 0), SAXIHP0AWBURST(1 downto 0) => S_AXI_HP0_AWBURST(1 downto 0), SAXIHP0AWCACHE(3 downto 0) => S_AXI_HP0_AWCACHE(3 downto 0), SAXIHP0AWID(5 downto 0) => S_AXI_HP0_AWID(5 downto 0), SAXIHP0AWLEN(3 downto 0) => S_AXI_HP0_AWLEN(3 downto 0), SAXIHP0AWLOCK(1 downto 0) => S_AXI_HP0_AWLOCK(1 downto 0), SAXIHP0AWPROT(2 downto 0) => S_AXI_HP0_AWPROT(2 downto 0), SAXIHP0AWQOS(3 downto 0) => S_AXI_HP0_AWQOS(3 downto 0), SAXIHP0AWREADY => S_AXI_HP0_AWREADY, SAXIHP0AWSIZE(1 downto 0) => S_AXI_HP0_AWSIZE(1 downto 0), SAXIHP0AWVALID => S_AXI_HP0_AWVALID, SAXIHP0BID(5 downto 0) => S_AXI_HP0_BID(5 downto 0), SAXIHP0BREADY => S_AXI_HP0_BREADY, SAXIHP0BRESP(1 downto 0) => S_AXI_HP0_BRESP(1 downto 0), SAXIHP0BVALID => S_AXI_HP0_BVALID, SAXIHP0RACOUNT(2 downto 0) => S_AXI_HP0_RACOUNT(2 downto 0), SAXIHP0RCOUNT(7 downto 0) => S_AXI_HP0_RCOUNT(7 downto 0), SAXIHP0RDATA(63 downto 0) => S_AXI_HP0_RDATA(63 downto 0), SAXIHP0RDISSUECAP1EN => S_AXI_HP0_RDISSUECAP1_EN, SAXIHP0RID(5 downto 0) => S_AXI_HP0_RID(5 downto 0), SAXIHP0RLAST => S_AXI_HP0_RLAST, SAXIHP0RREADY => S_AXI_HP0_RREADY, SAXIHP0RRESP(1 downto 0) => S_AXI_HP0_RRESP(1 downto 0), SAXIHP0RVALID => S_AXI_HP0_RVALID, SAXIHP0WACOUNT(5 downto 0) => S_AXI_HP0_WACOUNT(5 downto 0), SAXIHP0WCOUNT(7 downto 0) => S_AXI_HP0_WCOUNT(7 downto 0), SAXIHP0WDATA(63 downto 0) => S_AXI_HP0_WDATA(63 downto 0), SAXIHP0WID(5 downto 0) => S_AXI_HP0_WID(5 downto 0), SAXIHP0WLAST => S_AXI_HP0_WLAST, SAXIHP0WREADY => S_AXI_HP0_WREADY, SAXIHP0WRISSUECAP1EN => S_AXI_HP0_WRISSUECAP1_EN, SAXIHP0WSTRB(7 downto 0) => S_AXI_HP0_WSTRB(7 downto 0), SAXIHP0WVALID => S_AXI_HP0_WVALID, SAXIHP1ACLK => S_AXI_HP1_ACLK, SAXIHP1ARADDR(31 downto 0) => S_AXI_HP1_ARADDR(31 downto 0), SAXIHP1ARBURST(1 downto 0) => S_AXI_HP1_ARBURST(1 downto 0), SAXIHP1ARCACHE(3 downto 0) => S_AXI_HP1_ARCACHE(3 downto 0), SAXIHP1ARESETN => S_AXI_HP1_ARESETN, SAXIHP1ARID(5 downto 0) => S_AXI_HP1_ARID(5 downto 0), SAXIHP1ARLEN(3 downto 0) => S_AXI_HP1_ARLEN(3 downto 0), SAXIHP1ARLOCK(1 downto 0) => S_AXI_HP1_ARLOCK(1 downto 0), SAXIHP1ARPROT(2 downto 0) => S_AXI_HP1_ARPROT(2 downto 0), SAXIHP1ARQOS(3 downto 0) => S_AXI_HP1_ARQOS(3 downto 0), SAXIHP1ARREADY => S_AXI_HP1_ARREADY, SAXIHP1ARSIZE(1 downto 0) => S_AXI_HP1_ARSIZE(1 downto 0), SAXIHP1ARVALID => S_AXI_HP1_ARVALID, SAXIHP1AWADDR(31 downto 0) => S_AXI_HP1_AWADDR(31 downto 0), SAXIHP1AWBURST(1 downto 0) => S_AXI_HP1_AWBURST(1 downto 0), SAXIHP1AWCACHE(3 downto 0) => S_AXI_HP1_AWCACHE(3 downto 0), SAXIHP1AWID(5 downto 0) => S_AXI_HP1_AWID(5 downto 0), SAXIHP1AWLEN(3 downto 0) => S_AXI_HP1_AWLEN(3 downto 0), SAXIHP1AWLOCK(1 downto 0) => S_AXI_HP1_AWLOCK(1 downto 0), SAXIHP1AWPROT(2 downto 0) => S_AXI_HP1_AWPROT(2 downto 0), SAXIHP1AWQOS(3 downto 0) => S_AXI_HP1_AWQOS(3 downto 0), SAXIHP1AWREADY => S_AXI_HP1_AWREADY, SAXIHP1AWSIZE(1 downto 0) => S_AXI_HP1_AWSIZE(1 downto 0), SAXIHP1AWVALID => S_AXI_HP1_AWVALID, SAXIHP1BID(5 downto 0) => S_AXI_HP1_BID(5 downto 0), SAXIHP1BREADY => S_AXI_HP1_BREADY, SAXIHP1BRESP(1 downto 0) => S_AXI_HP1_BRESP(1 downto 0), SAXIHP1BVALID => S_AXI_HP1_BVALID, SAXIHP1RACOUNT(2 downto 0) => S_AXI_HP1_RACOUNT(2 downto 0), SAXIHP1RCOUNT(7 downto 0) => S_AXI_HP1_RCOUNT(7 downto 0), SAXIHP1RDATA(63 downto 0) => S_AXI_HP1_RDATA(63 downto 0), SAXIHP1RDISSUECAP1EN => S_AXI_HP1_RDISSUECAP1_EN, SAXIHP1RID(5 downto 0) => S_AXI_HP1_RID(5 downto 0), SAXIHP1RLAST => S_AXI_HP1_RLAST, SAXIHP1RREADY => S_AXI_HP1_RREADY, SAXIHP1RRESP(1 downto 0) => S_AXI_HP1_RRESP(1 downto 0), SAXIHP1RVALID => S_AXI_HP1_RVALID, SAXIHP1WACOUNT(5 downto 0) => S_AXI_HP1_WACOUNT(5 downto 0), SAXIHP1WCOUNT(7 downto 0) => S_AXI_HP1_WCOUNT(7 downto 0), SAXIHP1WDATA(63 downto 0) => S_AXI_HP1_WDATA(63 downto 0), SAXIHP1WID(5 downto 0) => S_AXI_HP1_WID(5 downto 0), SAXIHP1WLAST => S_AXI_HP1_WLAST, SAXIHP1WREADY => S_AXI_HP1_WREADY, SAXIHP1WRISSUECAP1EN => S_AXI_HP1_WRISSUECAP1_EN, SAXIHP1WSTRB(7 downto 0) => S_AXI_HP1_WSTRB(7 downto 0), SAXIHP1WVALID => S_AXI_HP1_WVALID, SAXIHP2ACLK => S_AXI_HP2_ACLK, SAXIHP2ARADDR(31 downto 0) => S_AXI_HP2_ARADDR(31 downto 0), SAXIHP2ARBURST(1 downto 0) => S_AXI_HP2_ARBURST(1 downto 0), SAXIHP2ARCACHE(3 downto 0) => S_AXI_HP2_ARCACHE(3 downto 0), SAXIHP2ARESETN => S_AXI_HP2_ARESETN, SAXIHP2ARID(5 downto 0) => S_AXI_HP2_ARID(5 downto 0), SAXIHP2ARLEN(3 downto 0) => S_AXI_HP2_ARLEN(3 downto 0), SAXIHP2ARLOCK(1 downto 0) => S_AXI_HP2_ARLOCK(1 downto 0), SAXIHP2ARPROT(2 downto 0) => S_AXI_HP2_ARPROT(2 downto 0), SAXIHP2ARQOS(3 downto 0) => S_AXI_HP2_ARQOS(3 downto 0), SAXIHP2ARREADY => S_AXI_HP2_ARREADY, SAXIHP2ARSIZE(1 downto 0) => S_AXI_HP2_ARSIZE(1 downto 0), SAXIHP2ARVALID => S_AXI_HP2_ARVALID, SAXIHP2AWADDR(31 downto 0) => S_AXI_HP2_AWADDR(31 downto 0), SAXIHP2AWBURST(1 downto 0) => S_AXI_HP2_AWBURST(1 downto 0), SAXIHP2AWCACHE(3 downto 0) => S_AXI_HP2_AWCACHE(3 downto 0), SAXIHP2AWID(5 downto 0) => S_AXI_HP2_AWID(5 downto 0), SAXIHP2AWLEN(3 downto 0) => S_AXI_HP2_AWLEN(3 downto 0), SAXIHP2AWLOCK(1 downto 0) => S_AXI_HP2_AWLOCK(1 downto 0), SAXIHP2AWPROT(2 downto 0) => S_AXI_HP2_AWPROT(2 downto 0), SAXIHP2AWQOS(3 downto 0) => S_AXI_HP2_AWQOS(3 downto 0), SAXIHP2AWREADY => S_AXI_HP2_AWREADY, SAXIHP2AWSIZE(1 downto 0) => S_AXI_HP2_AWSIZE(1 downto 0), SAXIHP2AWVALID => S_AXI_HP2_AWVALID, SAXIHP2BID(5 downto 0) => S_AXI_HP2_BID(5 downto 0), SAXIHP2BREADY => S_AXI_HP2_BREADY, SAXIHP2BRESP(1 downto 0) => S_AXI_HP2_BRESP(1 downto 0), SAXIHP2BVALID => S_AXI_HP2_BVALID, SAXIHP2RACOUNT(2 downto 0) => S_AXI_HP2_RACOUNT(2 downto 0), SAXIHP2RCOUNT(7 downto 0) => S_AXI_HP2_RCOUNT(7 downto 0), SAXIHP2RDATA(63 downto 0) => S_AXI_HP2_RDATA(63 downto 0), SAXIHP2RDISSUECAP1EN => S_AXI_HP2_RDISSUECAP1_EN, SAXIHP2RID(5 downto 0) => S_AXI_HP2_RID(5 downto 0), SAXIHP2RLAST => S_AXI_HP2_RLAST, SAXIHP2RREADY => S_AXI_HP2_RREADY, SAXIHP2RRESP(1 downto 0) => S_AXI_HP2_RRESP(1 downto 0), SAXIHP2RVALID => S_AXI_HP2_RVALID, SAXIHP2WACOUNT(5 downto 0) => S_AXI_HP2_WACOUNT(5 downto 0), SAXIHP2WCOUNT(7 downto 0) => S_AXI_HP2_WCOUNT(7 downto 0), SAXIHP2WDATA(63 downto 0) => S_AXI_HP2_WDATA(63 downto 0), SAXIHP2WID(5 downto 0) => S_AXI_HP2_WID(5 downto 0), SAXIHP2WLAST => S_AXI_HP2_WLAST, SAXIHP2WREADY => S_AXI_HP2_WREADY, SAXIHP2WRISSUECAP1EN => S_AXI_HP2_WRISSUECAP1_EN, SAXIHP2WSTRB(7 downto 0) => S_AXI_HP2_WSTRB(7 downto 0), SAXIHP2WVALID => S_AXI_HP2_WVALID, SAXIHP3ACLK => S_AXI_HP3_ACLK, SAXIHP3ARADDR(31 downto 0) => S_AXI_HP3_ARADDR(31 downto 0), SAXIHP3ARBURST(1 downto 0) => S_AXI_HP3_ARBURST(1 downto 0), SAXIHP3ARCACHE(3 downto 0) => S_AXI_HP3_ARCACHE(3 downto 0), SAXIHP3ARESETN => S_AXI_HP3_ARESETN, SAXIHP3ARID(5 downto 0) => S_AXI_HP3_ARID(5 downto 0), SAXIHP3ARLEN(3 downto 0) => S_AXI_HP3_ARLEN(3 downto 0), SAXIHP3ARLOCK(1 downto 0) => S_AXI_HP3_ARLOCK(1 downto 0), SAXIHP3ARPROT(2 downto 0) => S_AXI_HP3_ARPROT(2 downto 0), SAXIHP3ARQOS(3 downto 0) => S_AXI_HP3_ARQOS(3 downto 0), SAXIHP3ARREADY => S_AXI_HP3_ARREADY, SAXIHP3ARSIZE(1 downto 0) => S_AXI_HP3_ARSIZE(1 downto 0), SAXIHP3ARVALID => S_AXI_HP3_ARVALID, SAXIHP3AWADDR(31 downto 0) => S_AXI_HP3_AWADDR(31 downto 0), SAXIHP3AWBURST(1 downto 0) => S_AXI_HP3_AWBURST(1 downto 0), SAXIHP3AWCACHE(3 downto 0) => S_AXI_HP3_AWCACHE(3 downto 0), SAXIHP3AWID(5 downto 0) => S_AXI_HP3_AWID(5 downto 0), SAXIHP3AWLEN(3 downto 0) => S_AXI_HP3_AWLEN(3 downto 0), SAXIHP3AWLOCK(1 downto 0) => S_AXI_HP3_AWLOCK(1 downto 0), SAXIHP3AWPROT(2 downto 0) => S_AXI_HP3_AWPROT(2 downto 0), SAXIHP3AWQOS(3 downto 0) => S_AXI_HP3_AWQOS(3 downto 0), SAXIHP3AWREADY => S_AXI_HP3_AWREADY, SAXIHP3AWSIZE(1 downto 0) => S_AXI_HP3_AWSIZE(1 downto 0), SAXIHP3AWVALID => S_AXI_HP3_AWVALID, SAXIHP3BID(5 downto 0) => S_AXI_HP3_BID(5 downto 0), SAXIHP3BREADY => S_AXI_HP3_BREADY, SAXIHP3BRESP(1 downto 0) => S_AXI_HP3_BRESP(1 downto 0), SAXIHP3BVALID => S_AXI_HP3_BVALID, SAXIHP3RACOUNT(2 downto 0) => S_AXI_HP3_RACOUNT(2 downto 0), SAXIHP3RCOUNT(7 downto 0) => S_AXI_HP3_RCOUNT(7 downto 0), SAXIHP3RDATA(63 downto 0) => S_AXI_HP3_RDATA(63 downto 0), SAXIHP3RDISSUECAP1EN => S_AXI_HP3_RDISSUECAP1_EN, SAXIHP3RID(5 downto 0) => S_AXI_HP3_RID(5 downto 0), SAXIHP3RLAST => S_AXI_HP3_RLAST, SAXIHP3RREADY => S_AXI_HP3_RREADY, SAXIHP3RRESP(1 downto 0) => S_AXI_HP3_RRESP(1 downto 0), SAXIHP3RVALID => S_AXI_HP3_RVALID, SAXIHP3WACOUNT(5 downto 0) => S_AXI_HP3_WACOUNT(5 downto 0), SAXIHP3WCOUNT(7 downto 0) => S_AXI_HP3_WCOUNT(7 downto 0), SAXIHP3WDATA(63 downto 0) => S_AXI_HP3_WDATA(63 downto 0), SAXIHP3WID(5 downto 0) => S_AXI_HP3_WID(5 downto 0), SAXIHP3WLAST => S_AXI_HP3_WLAST, SAXIHP3WREADY => S_AXI_HP3_WREADY, SAXIHP3WRISSUECAP1EN => S_AXI_HP3_WRISSUECAP1_EN, SAXIHP3WSTRB(7 downto 0) => S_AXI_HP3_WSTRB(7 downto 0), SAXIHP3WVALID => S_AXI_HP3_WVALID ); PS_CLK_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_PS_CLK, PAD => PS_CLK ); PS_PORB_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_PS_PORB, PAD => PS_PORB ); PS_SRSTB_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_PS_SRSTB, PAD => PS_SRSTB ); SDIO0_CMD_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO0_CMD_T_n, O => SDIO0_CMD_T ); \SDIO0_DATA_T[0]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO0_DATA_T_n(0), O => SDIO0_DATA_T(0) ); \SDIO0_DATA_T[1]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO0_DATA_T_n(1), O => SDIO0_DATA_T(1) ); \SDIO0_DATA_T[2]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO0_DATA_T_n(2), O => SDIO0_DATA_T(2) ); \SDIO0_DATA_T[3]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO0_DATA_T_n(3), O => SDIO0_DATA_T(3) ); SDIO1_CMD_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO1_CMD_T_n, O => SDIO1_CMD_T ); \SDIO1_DATA_T[0]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO1_DATA_T_n(0), O => SDIO1_DATA_T(0) ); \SDIO1_DATA_T[1]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO1_DATA_T_n(1), O => SDIO1_DATA_T(1) ); \SDIO1_DATA_T[2]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO1_DATA_T_n(2), O => SDIO1_DATA_T(2) ); \SDIO1_DATA_T[3]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO1_DATA_T_n(3), O => SDIO1_DATA_T(3) ); SPI0_MISO_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI0_MISO_T_n, O => SPI0_MISO_T ); SPI0_MOSI_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI0_MOSI_T_n, O => SPI0_MOSI_T ); SPI0_SCLK_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI0_SCLK_T_n, O => SPI0_SCLK_T ); SPI0_SS_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI0_SS_T_n, O => SPI0_SS_T ); SPI1_MISO_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI1_MISO_T_n, O => SPI1_MISO_T ); SPI1_MOSI_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI1_MOSI_T_n, O => SPI1_MOSI_T ); SPI1_SCLK_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI1_SCLK_T_n, O => SPI1_SCLK_T ); SPI1_SS_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI1_SS_T_n, O => SPI1_SS_T ); \buffer_fclk_clk_0.FCLK_CLK_0_BUFG\: unisim.vcomponents.BUFG port map ( I => FCLK_CLK_unbuffered(0), O => FCLK_CLK0 ); \genblk13[0].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(0), PAD => MIO(0) ); \genblk13[10].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(10), PAD => MIO(10) ); \genblk13[11].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(11), PAD => MIO(11) ); \genblk13[12].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(12), PAD => MIO(12) ); \genblk13[13].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(13), PAD => MIO(13) ); \genblk13[14].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(14), PAD => MIO(14) ); \genblk13[15].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(15), PAD => MIO(15) ); \genblk13[16].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(16), PAD => MIO(16) ); \genblk13[17].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(17), PAD => MIO(17) ); \genblk13[18].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(18), PAD => MIO(18) ); \genblk13[19].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(19), PAD => MIO(19) ); \genblk13[1].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(1), PAD => MIO(1) ); \genblk13[20].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(20), PAD => MIO(20) ); \genblk13[21].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(21), PAD => MIO(21) ); \genblk13[22].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(22), PAD => MIO(22) ); \genblk13[23].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(23), PAD => MIO(23) ); \genblk13[24].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(24), PAD => MIO(24) ); \genblk13[25].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(25), PAD => MIO(25) ); \genblk13[26].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(26), PAD => MIO(26) ); \genblk13[27].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(27), PAD => MIO(27) ); \genblk13[28].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(28), PAD => MIO(28) ); \genblk13[29].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(29), PAD => MIO(29) ); \genblk13[2].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(2), PAD => MIO(2) ); \genblk13[30].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(30), PAD => MIO(30) ); \genblk13[31].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(31), PAD => MIO(31) ); \genblk13[32].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(32), PAD => MIO(32) ); \genblk13[33].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(33), PAD => MIO(33) ); \genblk13[34].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(34), PAD => MIO(34) ); \genblk13[35].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(35), PAD => MIO(35) ); \genblk13[36].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(36), PAD => MIO(36) ); \genblk13[37].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(37), PAD => MIO(37) ); \genblk13[38].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(38), PAD => MIO(38) ); \genblk13[39].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(39), PAD => MIO(39) ); \genblk13[3].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(3), PAD => MIO(3) ); \genblk13[40].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(40), PAD => MIO(40) ); \genblk13[41].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(41), PAD => MIO(41) ); \genblk13[42].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(42), PAD => MIO(42) ); \genblk13[43].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(43), PAD => MIO(43) ); \genblk13[44].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(44), PAD => MIO(44) ); \genblk13[45].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(45), PAD => MIO(45) ); \genblk13[46].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(46), PAD => MIO(46) ); \genblk13[47].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(47), PAD => MIO(47) ); \genblk13[48].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(48), PAD => MIO(48) ); \genblk13[49].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(49), PAD => MIO(49) ); \genblk13[4].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(4), PAD => MIO(4) ); \genblk13[50].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(50), PAD => MIO(50) ); \genblk13[51].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(51), PAD => MIO(51) ); \genblk13[52].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(52), PAD => MIO(52) ); \genblk13[53].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(53), PAD => MIO(53) ); \genblk13[5].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(5), PAD => MIO(5) ); \genblk13[6].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(6), PAD => MIO(6) ); \genblk13[7].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(7), PAD => MIO(7) ); \genblk13[8].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(8), PAD => MIO(8) ); \genblk13[9].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(9), PAD => MIO(9) ); \genblk14[0].DDR_BankAddr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_BankAddr(0), PAD => DDR_BankAddr(0) ); \genblk14[1].DDR_BankAddr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_BankAddr(1), PAD => DDR_BankAddr(1) ); \genblk14[2].DDR_BankAddr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_BankAddr(2), PAD => DDR_BankAddr(2) ); \genblk15[0].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(0), PAD => DDR_Addr(0) ); \genblk15[10].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(10), PAD => DDR_Addr(10) ); \genblk15[11].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(11), PAD => DDR_Addr(11) ); \genblk15[12].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(12), PAD => DDR_Addr(12) ); \genblk15[13].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(13), PAD => DDR_Addr(13) ); \genblk15[14].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(14), PAD => DDR_Addr(14) ); \genblk15[1].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(1), PAD => DDR_Addr(1) ); \genblk15[2].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(2), PAD => DDR_Addr(2) ); \genblk15[3].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(3), PAD => DDR_Addr(3) ); \genblk15[4].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(4), PAD => DDR_Addr(4) ); \genblk15[5].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(5), PAD => DDR_Addr(5) ); \genblk15[6].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(6), PAD => DDR_Addr(6) ); \genblk15[7].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(7), PAD => DDR_Addr(7) ); \genblk15[8].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(8), PAD => DDR_Addr(8) ); \genblk15[9].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(9), PAD => DDR_Addr(9) ); \genblk16[0].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DM(0), PAD => DDR_DM(0) ); \genblk16[1].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DM(1), PAD => DDR_DM(1) ); \genblk16[2].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DM(2), PAD => DDR_DM(2) ); \genblk16[3].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DM(3), PAD => DDR_DM(3) ); \genblk17[0].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(0), PAD => DDR_DQ(0) ); \genblk17[10].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(10), PAD => DDR_DQ(10) ); \genblk17[11].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(11), PAD => DDR_DQ(11) ); \genblk17[12].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(12), PAD => DDR_DQ(12) ); \genblk17[13].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(13), PAD => DDR_DQ(13) ); \genblk17[14].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(14), PAD => DDR_DQ(14) ); \genblk17[15].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(15), PAD => DDR_DQ(15) ); \genblk17[16].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(16), PAD => DDR_DQ(16) ); \genblk17[17].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(17), PAD => DDR_DQ(17) ); \genblk17[18].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(18), PAD => DDR_DQ(18) ); \genblk17[19].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(19), PAD => DDR_DQ(19) ); \genblk17[1].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(1), PAD => DDR_DQ(1) ); \genblk17[20].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(20), PAD => DDR_DQ(20) ); \genblk17[21].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(21), PAD => DDR_DQ(21) ); \genblk17[22].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(22), PAD => DDR_DQ(22) ); \genblk17[23].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(23), PAD => DDR_DQ(23) ); \genblk17[24].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(24), PAD => DDR_DQ(24) ); \genblk17[25].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(25), PAD => DDR_DQ(25) ); \genblk17[26].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(26), PAD => DDR_DQ(26) ); \genblk17[27].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(27), PAD => DDR_DQ(27) ); \genblk17[28].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(28), PAD => DDR_DQ(28) ); \genblk17[29].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(29), PAD => DDR_DQ(29) ); \genblk17[2].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(2), PAD => DDR_DQ(2) ); \genblk17[30].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(30), PAD => DDR_DQ(30) ); \genblk17[31].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(31), PAD => DDR_DQ(31) ); \genblk17[3].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(3), PAD => DDR_DQ(3) ); \genblk17[4].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(4), PAD => DDR_DQ(4) ); \genblk17[5].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(5), PAD => DDR_DQ(5) ); \genblk17[6].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(6), PAD => DDR_DQ(6) ); \genblk17[7].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(7), PAD => DDR_DQ(7) ); \genblk17[8].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(8), PAD => DDR_DQ(8) ); \genblk17[9].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(9), PAD => DDR_DQ(9) ); \genblk18[0].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS_n(0), PAD => DDR_DQS_n(0) ); \genblk18[1].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS_n(1), PAD => DDR_DQS_n(1) ); \genblk18[2].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS_n(2), PAD => DDR_DQS_n(2) ); \genblk18[3].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS_n(3), PAD => DDR_DQS_n(3) ); \genblk19[0].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS(0), PAD => DDR_DQS(0) ); \genblk19[1].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS(1), PAD => DDR_DQS(1) ); \genblk19[2].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS(2), PAD => DDR_DQS(2) ); \genblk19[3].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS(3), PAD => DDR_DQS(3) ); i_0: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[0]\ ); i_1: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[0]\(1) ); i_10: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[7]\(1) ); i_11: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[7]\(0) ); i_12: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[6]\(1) ); i_13: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[6]\(0) ); i_14: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[5]\(1) ); i_15: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[5]\(0) ); i_16: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[4]\(1) ); i_17: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[4]\(0) ); i_18: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[3]\(1) ); i_19: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[3]\(0) ); i_2: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[0]\(0) ); i_20: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[2]\(1) ); i_21: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[2]\(0) ); i_22: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[1]\(1) ); i_23: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[1]\(0) ); i_3: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[7]\ ); i_4: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[6]\ ); i_5: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[5]\ ); i_6: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[4]\ ); i_7: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[3]\ ); i_8: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[2]\ ); i_9: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[1]\ ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is port ( SDIO0_WP : in STD_LOGIC; TTC0_WAVE0_OUT : out STD_LOGIC; TTC0_WAVE1_OUT : out STD_LOGIC; TTC0_WAVE2_OUT : out STD_LOGIC; USB0_PORT_INDCTL : out STD_LOGIC_VECTOR ( 1 downto 0 ); USB0_VBUS_PWRSELECT : out STD_LOGIC; USB0_VBUS_PWRFAULT : in STD_LOGIC; M_AXI_GP0_ARVALID : out STD_LOGIC; M_AXI_GP0_AWVALID : out STD_LOGIC; M_AXI_GP0_BREADY : out STD_LOGIC; M_AXI_GP0_RREADY : out STD_LOGIC; M_AXI_GP0_WLAST : out STD_LOGIC; M_AXI_GP0_WVALID : out STD_LOGIC; M_AXI_GP0_ARID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_AWID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_WID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_ACLK : in STD_LOGIC; M_AXI_GP0_ARREADY : in STD_LOGIC; M_AXI_GP0_AWREADY : in STD_LOGIC; M_AXI_GP0_BVALID : in STD_LOGIC; M_AXI_GP0_RLAST : in STD_LOGIC; M_AXI_GP0_RVALID : in STD_LOGIC; M_AXI_GP0_WREADY : in STD_LOGIC; M_AXI_GP0_BID : in STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_RID : in STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); IRQ_F2P : in STD_LOGIC_VECTOR ( 0 to 0 ); FCLK_CLK0 : out STD_LOGIC; FCLK_RESET0_N : out STD_LOGIC; MIO : inout STD_LOGIC_VECTOR ( 53 downto 0 ); DDR_CAS_n : inout STD_LOGIC; DDR_CKE : inout STD_LOGIC; DDR_Clk_n : inout STD_LOGIC; DDR_Clk : inout STD_LOGIC; DDR_CS_n : inout STD_LOGIC; DDR_DRSTB : inout STD_LOGIC; DDR_ODT : inout STD_LOGIC; DDR_RAS_n : inout STD_LOGIC; DDR_WEB : inout STD_LOGIC; DDR_BankAddr : inout STD_LOGIC_VECTOR ( 2 downto 0 ); DDR_Addr : inout STD_LOGIC_VECTOR ( 14 downto 0 ); DDR_VRN : inout STD_LOGIC; DDR_VRP : inout STD_LOGIC; DDR_DM : inout STD_LOGIC_VECTOR ( 3 downto 0 ); DDR_DQ : inout STD_LOGIC_VECTOR ( 31 downto 0 ); DDR_DQS_n : inout STD_LOGIC_VECTOR ( 3 downto 0 ); DDR_DQS : inout STD_LOGIC_VECTOR ( 3 downto 0 ); PS_SRSTB : inout STD_LOGIC; PS_CLK : inout STD_LOGIC; PS_PORB : inout STD_LOGIC ); attribute NotValidForBitStream : boolean; attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true; attribute CHECK_LICENSE_TYPE : string; attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "zybo_zynq_design_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}"; attribute DowngradeIPIdentifiedWarnings : string; attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes"; attribute X_CORE_INFO : string; attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "processing_system7_v5_5_processing_system7,Vivado 2018.2"; end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is signal NLW_inst_CAN0_PHY_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_CAN1_PHY_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA0_DAVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA0_DRREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA0_RSTN_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA1_DAVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA1_DRREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA1_RSTN_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA2_DAVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA2_DRREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA2_RSTN_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA3_DAVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA3_DRREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA3_RSTN_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_MDIO_MDC_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_MDIO_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_MDIO_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_SOF_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_SOF_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_MDIO_MDC_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_MDIO_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_MDIO_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_SOF_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_SOF_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_EVENT_EVENTO_UNCONNECTED : STD_LOGIC; signal NLW_inst_FCLK_CLK1_UNCONNECTED : STD_LOGIC; signal NLW_inst_FCLK_CLK2_UNCONNECTED : STD_LOGIC; signal NLW_inst_FCLK_CLK3_UNCONNECTED : STD_LOGIC; signal NLW_inst_FCLK_RESET1_N_UNCONNECTED : STD_LOGIC; signal NLW_inst_FCLK_RESET2_N_UNCONNECTED : STD_LOGIC; signal NLW_inst_FCLK_RESET3_N_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C0_SCL_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C0_SCL_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C0_SDA_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C0_SDA_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C1_SCL_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C1_SCL_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C1_SDA_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C1_SDA_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_CAN0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_CAN1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_CTI_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_ENET0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_ENET1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_GPIO_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_I2C0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_I2C1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_QSPI_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_SMC_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_SPI0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_SPI1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_UART0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_UART1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_USB0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_USB1_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_PJTAG_TDO_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO0_BUSPOW_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO0_CLK_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO0_CMD_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO0_CMD_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO0_LED_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO1_BUSPOW_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO1_CLK_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO1_CMD_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO1_CMD_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO1_LED_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_MISO_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_MISO_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_MOSI_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_MOSI_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_SCLK_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_SCLK_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_SS1_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_SS2_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_SS_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_SS_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_MISO_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_MISO_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_MOSI_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_MOSI_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_SCLK_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_SCLK_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_SS1_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_SS2_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_SS_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_SS_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_TRACE_CLK_OUT_UNCONNECTED : STD_LOGIC; signal NLW_inst_TRACE_CTL_UNCONNECTED : STD_LOGIC; signal NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED : STD_LOGIC; signal NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED : STD_LOGIC; signal NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED : STD_LOGIC; signal NLW_inst_UART0_DTRN_UNCONNECTED : STD_LOGIC; signal NLW_inst_UART0_RTSN_UNCONNECTED : STD_LOGIC; signal NLW_inst_UART0_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_UART1_DTRN_UNCONNECTED : STD_LOGIC; signal NLW_inst_UART1_RTSN_UNCONNECTED : STD_LOGIC; signal NLW_inst_UART1_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED : STD_LOGIC; signal NLW_inst_WDT_RST_OUT_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA0_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_DMA1_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_DMA2_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_DMA3_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_ENET0_GMII_TXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_ENET1_GMII_TXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_EVENT_STANDBYWFE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_EVENT_STANDBYWFI_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 ); signal NLW_inst_GPIO_O_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_inst_GPIO_T_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 ); signal NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_M_AXI_GP1_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 ); signal NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 ); signal NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_M_AXI_GP1_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 ); signal NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 ); signal NLW_inst_M_AXI_GP1_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 ); signal NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_SDIO0_BUSVOLT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_SDIO0_DATA_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_SDIO0_DATA_T_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_SDIO1_BUSVOLT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_SDIO1_DATA_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_SDIO1_DATA_T_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_S_AXI_ACP_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_inst_S_AXI_ACP_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_GP0_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 ); signal NLW_inst_S_AXI_GP0_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_GP1_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 ); signal NLW_inst_S_AXI_GP1_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP0_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_inst_S_AXI_HP0_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_S_AXI_HP1_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_inst_S_AXI_HP1_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_S_AXI_HP2_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_inst_S_AXI_HP2_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_S_AXI_HP3_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_inst_S_AXI_HP3_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_TRACE_DATA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_USB1_PORT_INDCTL_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute C_DM_WIDTH : integer; attribute C_DM_WIDTH of inst : label is 4; attribute C_DQS_WIDTH : integer; attribute C_DQS_WIDTH of inst : label is 4; attribute C_DQ_WIDTH : integer; attribute C_DQ_WIDTH of inst : label is 32; attribute C_EMIO_GPIO_WIDTH : integer; attribute C_EMIO_GPIO_WIDTH of inst : label is 64; attribute C_EN_EMIO_ENET0 : integer; attribute C_EN_EMIO_ENET0 of inst : label is 0; attribute C_EN_EMIO_ENET1 : integer; attribute C_EN_EMIO_ENET1 of inst : label is 0; attribute C_EN_EMIO_PJTAG : integer; attribute C_EN_EMIO_PJTAG of inst : label is 0; attribute C_EN_EMIO_TRACE : integer; attribute C_EN_EMIO_TRACE of inst : label is 0; attribute C_FCLK_CLK0_BUF : string; attribute C_FCLK_CLK0_BUF of inst : label is "TRUE"; attribute C_FCLK_CLK1_BUF : string; attribute C_FCLK_CLK1_BUF of inst : label is "FALSE"; attribute C_FCLK_CLK2_BUF : string; attribute C_FCLK_CLK2_BUF of inst : label is "FALSE"; attribute C_FCLK_CLK3_BUF : string; attribute C_FCLK_CLK3_BUF of inst : label is "FALSE"; attribute C_GP0_EN_MODIFIABLE_TXN : integer; attribute C_GP0_EN_MODIFIABLE_TXN of inst : label is 0; attribute C_GP1_EN_MODIFIABLE_TXN : integer; attribute C_GP1_EN_MODIFIABLE_TXN of inst : label is 0; attribute C_INCLUDE_ACP_TRANS_CHECK : integer; attribute C_INCLUDE_ACP_TRANS_CHECK of inst : label is 0; attribute C_INCLUDE_TRACE_BUFFER : integer; attribute C_INCLUDE_TRACE_BUFFER of inst : label is 0; attribute C_IRQ_F2P_MODE : string; attribute C_IRQ_F2P_MODE of inst : label is "DIRECT"; attribute C_MIO_PRIMITIVE : integer; attribute C_MIO_PRIMITIVE of inst : label is 54; attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP : integer; attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP of inst : label is 0; attribute C_M_AXI_GP0_ID_WIDTH : integer; attribute C_M_AXI_GP0_ID_WIDTH of inst : label is 12; attribute C_M_AXI_GP0_THREAD_ID_WIDTH : integer; attribute C_M_AXI_GP0_THREAD_ID_WIDTH of inst : label is 12; attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP : integer; attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP of inst : label is 0; attribute C_M_AXI_GP1_ID_WIDTH : integer; attribute C_M_AXI_GP1_ID_WIDTH of inst : label is 12; attribute C_M_AXI_GP1_THREAD_ID_WIDTH : integer; attribute C_M_AXI_GP1_THREAD_ID_WIDTH of inst : label is 12; attribute C_NUM_F2P_INTR_INPUTS : integer; attribute C_NUM_F2P_INTR_INPUTS of inst : label is 1; attribute C_PACKAGE_NAME : string; attribute C_PACKAGE_NAME of inst : label is "clg400"; attribute C_PS7_SI_REV : string; attribute C_PS7_SI_REV of inst : label is "PRODUCTION"; attribute C_S_AXI_ACP_ARUSER_VAL : integer; attribute C_S_AXI_ACP_ARUSER_VAL of inst : label is 31; attribute C_S_AXI_ACP_AWUSER_VAL : integer; attribute C_S_AXI_ACP_AWUSER_VAL of inst : label is 31; attribute C_S_AXI_ACP_ID_WIDTH : integer; attribute C_S_AXI_ACP_ID_WIDTH of inst : label is 3; attribute C_S_AXI_GP0_ID_WIDTH : integer; attribute C_S_AXI_GP0_ID_WIDTH of inst : label is 6; attribute C_S_AXI_GP1_ID_WIDTH : integer; attribute C_S_AXI_GP1_ID_WIDTH of inst : label is 6; attribute C_S_AXI_HP0_DATA_WIDTH : integer; attribute C_S_AXI_HP0_DATA_WIDTH of inst : label is 64; attribute C_S_AXI_HP0_ID_WIDTH : integer; attribute C_S_AXI_HP0_ID_WIDTH of inst : label is 6; attribute C_S_AXI_HP1_DATA_WIDTH : integer; attribute C_S_AXI_HP1_DATA_WIDTH of inst : label is 64; attribute C_S_AXI_HP1_ID_WIDTH : integer; attribute C_S_AXI_HP1_ID_WIDTH of inst : label is 6; attribute C_S_AXI_HP2_DATA_WIDTH : integer; attribute C_S_AXI_HP2_DATA_WIDTH of inst : label is 64; attribute C_S_AXI_HP2_ID_WIDTH : integer; attribute C_S_AXI_HP2_ID_WIDTH of inst : label is 6; attribute C_S_AXI_HP3_DATA_WIDTH : integer; attribute C_S_AXI_HP3_DATA_WIDTH of inst : label is 64; attribute C_S_AXI_HP3_ID_WIDTH : integer; attribute C_S_AXI_HP3_ID_WIDTH of inst : label is 6; attribute C_TRACE_BUFFER_CLOCK_DELAY : integer; attribute C_TRACE_BUFFER_CLOCK_DELAY of inst : label is 12; attribute C_TRACE_BUFFER_FIFO_SIZE : integer; attribute C_TRACE_BUFFER_FIFO_SIZE of inst : label is 128; attribute C_TRACE_INTERNAL_WIDTH : integer; attribute C_TRACE_INTERNAL_WIDTH of inst : label is 2; attribute C_TRACE_PIPELINE_WIDTH : integer; attribute C_TRACE_PIPELINE_WIDTH of inst : label is 8; attribute C_USE_AXI_NONSECURE : integer; attribute C_USE_AXI_NONSECURE of inst : label is 0; attribute C_USE_DEFAULT_ACP_USER_VAL : integer; attribute C_USE_DEFAULT_ACP_USER_VAL of inst : label is 0; attribute C_USE_M_AXI_GP0 : integer; attribute C_USE_M_AXI_GP0 of inst : label is 1; attribute C_USE_M_AXI_GP1 : integer; attribute C_USE_M_AXI_GP1 of inst : label is 0; attribute C_USE_S_AXI_ACP : integer; attribute C_USE_S_AXI_ACP of inst : label is 0; attribute C_USE_S_AXI_GP0 : integer; attribute C_USE_S_AXI_GP0 of inst : label is 0; attribute C_USE_S_AXI_GP1 : integer; attribute C_USE_S_AXI_GP1 of inst : label is 0; attribute C_USE_S_AXI_HP0 : integer; attribute C_USE_S_AXI_HP0 of inst : label is 0; attribute C_USE_S_AXI_HP1 : integer; attribute C_USE_S_AXI_HP1 of inst : label is 0; attribute C_USE_S_AXI_HP2 : integer; attribute C_USE_S_AXI_HP2 of inst : label is 0; attribute C_USE_S_AXI_HP3 : integer; attribute C_USE_S_AXI_HP3 of inst : label is 0; attribute HW_HANDOFF : string; attribute HW_HANDOFF of inst : label is "zybo_zynq_design_processing_system7_0_0.hwdef"; attribute POWER : string; attribute POWER of inst : label is "<PROCESSOR name={system} numA9Cores={2} clockFreq={650} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={525} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={9} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={Timer} ioStandard={} bidis={0} ioBank={} clockFreq={108.333336} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={100.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={7} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={HSTL_I_18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1300.000} /><PLL domain={Memory} vco={1050.000} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={100} usageRate={0.5} />/>"; attribute USE_TRACE_DATA_EDGE_DETECTOR : integer; attribute USE_TRACE_DATA_EDGE_DETECTOR of inst : label is 0; attribute X_INTERFACE_INFO : string; attribute X_INTERFACE_INFO of DDR_CAS_n : signal is "xilinx.com:interface:ddrx:1.0 DDR CAS_N"; attribute X_INTERFACE_INFO of DDR_CKE : signal is "xilinx.com:interface:ddrx:1.0 DDR CKE"; attribute X_INTERFACE_INFO of DDR_CS_n : signal is "xilinx.com:interface:ddrx:1.0 DDR CS_N"; attribute X_INTERFACE_INFO of DDR_Clk : signal is "xilinx.com:interface:ddrx:1.0 DDR CK_P"; attribute X_INTERFACE_INFO of DDR_Clk_n : signal is "xilinx.com:interface:ddrx:1.0 DDR CK_N"; attribute X_INTERFACE_INFO of DDR_DRSTB : signal is "xilinx.com:interface:ddrx:1.0 DDR RESET_N"; attribute X_INTERFACE_INFO of DDR_ODT : signal is "xilinx.com:interface:ddrx:1.0 DDR ODT"; attribute X_INTERFACE_INFO of DDR_RAS_n : signal is "xilinx.com:interface:ddrx:1.0 DDR RAS_N"; attribute X_INTERFACE_INFO of DDR_VRN : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN"; attribute X_INTERFACE_INFO of DDR_VRP : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP"; attribute X_INTERFACE_INFO of DDR_WEB : signal is "xilinx.com:interface:ddrx:1.0 DDR WE_N"; attribute X_INTERFACE_INFO of FCLK_CLK0 : signal is "xilinx.com:signal:clock:1.0 FCLK_CLK0 CLK"; attribute X_INTERFACE_PARAMETER : string; attribute X_INTERFACE_PARAMETER of FCLK_CLK0 : signal is "XIL_INTERFACENAME FCLK_CLK0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zybo_zynq_design_processing_system7_0_0_FCLK_CLK0"; attribute X_INTERFACE_INFO of FCLK_RESET0_N : signal is "xilinx.com:signal:reset:1.0 FCLK_RESET0_N RST"; attribute X_INTERFACE_PARAMETER of FCLK_RESET0_N : signal is "XIL_INTERFACENAME FCLK_RESET0_N, POLARITY ACTIVE_LOW"; attribute X_INTERFACE_INFO of M_AXI_GP0_ACLK : signal is "xilinx.com:signal:clock:1.0 M_AXI_GP0_ACLK CLK"; attribute X_INTERFACE_PARAMETER of M_AXI_GP0_ACLK : signal is "XIL_INTERFACENAME M_AXI_GP0_ACLK, ASSOCIATED_BUSIF M_AXI_GP0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zybo_zynq_design_processing_system7_0_0_FCLK_CLK0"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARREADY"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARVALID"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWREADY"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWVALID"; attribute X_INTERFACE_INFO of M_AXI_GP0_BREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BREADY"; attribute X_INTERFACE_INFO of M_AXI_GP0_BVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BVALID"; attribute X_INTERFACE_INFO of M_AXI_GP0_RLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RLAST"; attribute X_INTERFACE_INFO of M_AXI_GP0_RREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RREADY"; attribute X_INTERFACE_INFO of M_AXI_GP0_RVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RVALID"; attribute X_INTERFACE_INFO of M_AXI_GP0_WLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WLAST"; attribute X_INTERFACE_INFO of M_AXI_GP0_WREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WREADY"; attribute X_INTERFACE_INFO of M_AXI_GP0_WVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WVALID"; attribute X_INTERFACE_INFO of PS_CLK : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK"; attribute X_INTERFACE_INFO of PS_PORB : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB"; attribute X_INTERFACE_PARAMETER of PS_PORB : signal is "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false"; attribute X_INTERFACE_INFO of PS_SRSTB : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB"; attribute X_INTERFACE_INFO of SDIO0_WP : signal is "xilinx.com:interface:sdio:1.0 SDIO_0 WP"; attribute X_INTERFACE_INFO of USB0_VBUS_PWRFAULT : signal is "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRFAULT"; attribute X_INTERFACE_INFO of USB0_VBUS_PWRSELECT : signal is "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRSELECT"; attribute X_INTERFACE_INFO of DDR_Addr : signal is "xilinx.com:interface:ddrx:1.0 DDR ADDR"; attribute X_INTERFACE_INFO of DDR_BankAddr : signal is "xilinx.com:interface:ddrx:1.0 DDR BA"; attribute X_INTERFACE_INFO of DDR_DM : signal is "xilinx.com:interface:ddrx:1.0 DDR DM"; attribute X_INTERFACE_INFO of DDR_DQ : signal is "xilinx.com:interface:ddrx:1.0 DDR DQ"; attribute X_INTERFACE_INFO of DDR_DQS : signal is "xilinx.com:interface:ddrx:1.0 DDR DQS_P"; attribute X_INTERFACE_PARAMETER of DDR_DQS : signal is "XIL_INTERFACENAME DDR, CAN_DEBUG false, TIMEPERIOD_PS 1250, MEMORY_TYPE COMPONENTS, DATA_WIDTH 8, CS_ENABLED true, DATA_MASK_ENABLED true, SLOT Single, MEM_ADDR_MAP ROW_COLUMN_BANK, BURST_LENGTH 8, AXI_ARBITRATION_SCHEME TDM, CAS_LATENCY 11, CAS_WRITE_LATENCY 11"; attribute X_INTERFACE_INFO of DDR_DQS_n : signal is "xilinx.com:interface:ddrx:1.0 DDR DQS_N"; attribute X_INTERFACE_INFO of IRQ_F2P : signal is "xilinx.com:signal:interrupt:1.0 IRQ_F2P INTERRUPT"; attribute X_INTERFACE_PARAMETER of IRQ_F2P : signal is "XIL_INTERFACENAME IRQ_F2P, SENSITIVITY LEVEL_HIGH, PortWidth 1"; attribute X_INTERFACE_INFO of MIO : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARADDR"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARBURST"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARCACHE"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARID"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLEN"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLOCK"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARPROT"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARQOS"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARSIZE"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWADDR"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWBURST"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWCACHE"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWID"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLEN"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLOCK"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWPROT"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWQOS"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWSIZE"; attribute X_INTERFACE_INFO of M_AXI_GP0_BID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BID"; attribute X_INTERFACE_INFO of M_AXI_GP0_BRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BRESP"; attribute X_INTERFACE_INFO of M_AXI_GP0_RDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RDATA"; attribute X_INTERFACE_PARAMETER of M_AXI_GP0_RDATA : signal is "XIL_INTERFACENAME M_AXI_GP0, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 8, NUM_READ_OUTSTANDING 8, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 12, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN zybo_zynq_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0"; attribute X_INTERFACE_INFO of M_AXI_GP0_RID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RID"; attribute X_INTERFACE_INFO of M_AXI_GP0_RRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RRESP"; attribute X_INTERFACE_INFO of M_AXI_GP0_WDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WDATA"; attribute X_INTERFACE_INFO of M_AXI_GP0_WID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WID"; attribute X_INTERFACE_INFO of M_AXI_GP0_WSTRB : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WSTRB"; attribute X_INTERFACE_INFO of USB0_PORT_INDCTL : signal is "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 PORT_INDCTL"; begin inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_processing_system7_v5_5_processing_system7 port map ( CAN0_PHY_RX => '0', CAN0_PHY_TX => NLW_inst_CAN0_PHY_TX_UNCONNECTED, CAN1_PHY_RX => '0', CAN1_PHY_TX => NLW_inst_CAN1_PHY_TX_UNCONNECTED, Core0_nFIQ => '0', Core0_nIRQ => '0', Core1_nFIQ => '0', Core1_nIRQ => '0', DDR_ARB(3 downto 0) => B"0000", DDR_Addr(14 downto 0) => DDR_Addr(14 downto 0), DDR_BankAddr(2 downto 0) => DDR_BankAddr(2 downto 0), DDR_CAS_n => DDR_CAS_n, DDR_CKE => DDR_CKE, DDR_CS_n => DDR_CS_n, DDR_Clk => DDR_Clk, DDR_Clk_n => DDR_Clk_n, DDR_DM(3 downto 0) => DDR_DM(3 downto 0), DDR_DQ(31 downto 0) => DDR_DQ(31 downto 0), DDR_DQS(3 downto 0) => DDR_DQS(3 downto 0), DDR_DQS_n(3 downto 0) => DDR_DQS_n(3 downto 0), DDR_DRSTB => DDR_DRSTB, DDR_ODT => DDR_ODT, DDR_RAS_n => DDR_RAS_n, DDR_VRN => DDR_VRN, DDR_VRP => DDR_VRP, DDR_WEB => DDR_WEB, DMA0_ACLK => '0', DMA0_DAREADY => '0', DMA0_DATYPE(1 downto 0) => NLW_inst_DMA0_DATYPE_UNCONNECTED(1 downto 0), DMA0_DAVALID => NLW_inst_DMA0_DAVALID_UNCONNECTED, DMA0_DRLAST => '0', DMA0_DRREADY => NLW_inst_DMA0_DRREADY_UNCONNECTED, DMA0_DRTYPE(1 downto 0) => B"00", DMA0_DRVALID => '0', DMA0_RSTN => NLW_inst_DMA0_RSTN_UNCONNECTED, DMA1_ACLK => '0', DMA1_DAREADY => '0', DMA1_DATYPE(1 downto 0) => NLW_inst_DMA1_DATYPE_UNCONNECTED(1 downto 0), DMA1_DAVALID => NLW_inst_DMA1_DAVALID_UNCONNECTED, DMA1_DRLAST => '0', DMA1_DRREADY => NLW_inst_DMA1_DRREADY_UNCONNECTED, DMA1_DRTYPE(1 downto 0) => B"00", DMA1_DRVALID => '0', DMA1_RSTN => NLW_inst_DMA1_RSTN_UNCONNECTED, DMA2_ACLK => '0', DMA2_DAREADY => '0', DMA2_DATYPE(1 downto 0) => NLW_inst_DMA2_DATYPE_UNCONNECTED(1 downto 0), DMA2_DAVALID => NLW_inst_DMA2_DAVALID_UNCONNECTED, DMA2_DRLAST => '0', DMA2_DRREADY => NLW_inst_DMA2_DRREADY_UNCONNECTED, DMA2_DRTYPE(1 downto 0) => B"00", DMA2_DRVALID => '0', DMA2_RSTN => NLW_inst_DMA2_RSTN_UNCONNECTED, DMA3_ACLK => '0', DMA3_DAREADY => '0', DMA3_DATYPE(1 downto 0) => NLW_inst_DMA3_DATYPE_UNCONNECTED(1 downto 0), DMA3_DAVALID => NLW_inst_DMA3_DAVALID_UNCONNECTED, DMA3_DRLAST => '0', DMA3_DRREADY => NLW_inst_DMA3_DRREADY_UNCONNECTED, DMA3_DRTYPE(1 downto 0) => B"00", DMA3_DRVALID => '0', DMA3_RSTN => NLW_inst_DMA3_RSTN_UNCONNECTED, ENET0_EXT_INTIN => '0', ENET0_GMII_COL => '0', ENET0_GMII_CRS => '0', ENET0_GMII_RXD(7 downto 0) => B"00000000", ENET0_GMII_RX_CLK => '0', ENET0_GMII_RX_DV => '0', ENET0_GMII_RX_ER => '0', ENET0_GMII_TXD(7 downto 0) => NLW_inst_ENET0_GMII_TXD_UNCONNECTED(7 downto 0), ENET0_GMII_TX_CLK => '0', ENET0_GMII_TX_EN => NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED, ENET0_GMII_TX_ER => NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED, ENET0_MDIO_I => '0', ENET0_MDIO_MDC => NLW_inst_ENET0_MDIO_MDC_UNCONNECTED, ENET0_MDIO_O => NLW_inst_ENET0_MDIO_O_UNCONNECTED, ENET0_MDIO_T => NLW_inst_ENET0_MDIO_T_UNCONNECTED, ENET0_PTP_DELAY_REQ_RX => NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED, ENET0_PTP_DELAY_REQ_TX => NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED, ENET0_PTP_PDELAY_REQ_RX => NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED, ENET0_PTP_PDELAY_REQ_TX => NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED, ENET0_PTP_PDELAY_RESP_RX => NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED, ENET0_PTP_PDELAY_RESP_TX => NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED, ENET0_PTP_SYNC_FRAME_RX => NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED, ENET0_PTP_SYNC_FRAME_TX => NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED, ENET0_SOF_RX => NLW_inst_ENET0_SOF_RX_UNCONNECTED, ENET0_SOF_TX => NLW_inst_ENET0_SOF_TX_UNCONNECTED, ENET1_EXT_INTIN => '0', ENET1_GMII_COL => '0', ENET1_GMII_CRS => '0', ENET1_GMII_RXD(7 downto 0) => B"00000000", ENET1_GMII_RX_CLK => '0', ENET1_GMII_RX_DV => '0', ENET1_GMII_RX_ER => '0', ENET1_GMII_TXD(7 downto 0) => NLW_inst_ENET1_GMII_TXD_UNCONNECTED(7 downto 0), ENET1_GMII_TX_CLK => '0', ENET1_GMII_TX_EN => NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED, ENET1_GMII_TX_ER => NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED, ENET1_MDIO_I => '0', ENET1_MDIO_MDC => NLW_inst_ENET1_MDIO_MDC_UNCONNECTED, ENET1_MDIO_O => NLW_inst_ENET1_MDIO_O_UNCONNECTED, ENET1_MDIO_T => NLW_inst_ENET1_MDIO_T_UNCONNECTED, ENET1_PTP_DELAY_REQ_RX => NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED, ENET1_PTP_DELAY_REQ_TX => NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED, ENET1_PTP_PDELAY_REQ_RX => NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED, ENET1_PTP_PDELAY_REQ_TX => NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED, ENET1_PTP_PDELAY_RESP_RX => NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED, ENET1_PTP_PDELAY_RESP_TX => NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED, ENET1_PTP_SYNC_FRAME_RX => NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED, ENET1_PTP_SYNC_FRAME_TX => NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED, ENET1_SOF_RX => NLW_inst_ENET1_SOF_RX_UNCONNECTED, ENET1_SOF_TX => NLW_inst_ENET1_SOF_TX_UNCONNECTED, EVENT_EVENTI => '0', EVENT_EVENTO => NLW_inst_EVENT_EVENTO_UNCONNECTED, EVENT_STANDBYWFE(1 downto 0) => NLW_inst_EVENT_STANDBYWFE_UNCONNECTED(1 downto 0), EVENT_STANDBYWFI(1 downto 0) => NLW_inst_EVENT_STANDBYWFI_UNCONNECTED(1 downto 0), FCLK_CLK0 => FCLK_CLK0, FCLK_CLK1 => NLW_inst_FCLK_CLK1_UNCONNECTED, FCLK_CLK2 => NLW_inst_FCLK_CLK2_UNCONNECTED, FCLK_CLK3 => NLW_inst_FCLK_CLK3_UNCONNECTED, FCLK_CLKTRIG0_N => '0', FCLK_CLKTRIG1_N => '0', FCLK_CLKTRIG2_N => '0', FCLK_CLKTRIG3_N => '0', FCLK_RESET0_N => FCLK_RESET0_N, FCLK_RESET1_N => NLW_inst_FCLK_RESET1_N_UNCONNECTED, FCLK_RESET2_N => NLW_inst_FCLK_RESET2_N_UNCONNECTED, FCLK_RESET3_N => NLW_inst_FCLK_RESET3_N_UNCONNECTED, FPGA_IDLE_N => '0', FTMD_TRACEIN_ATID(3 downto 0) => B"0000", FTMD_TRACEIN_CLK => '0', FTMD_TRACEIN_DATA(31 downto 0) => B"00000000000000000000000000000000", FTMD_TRACEIN_VALID => '0', FTMT_F2P_DEBUG(31 downto 0) => B"00000000000000000000000000000000", FTMT_F2P_TRIGACK_0 => NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED, FTMT_F2P_TRIGACK_1 => NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED, FTMT_F2P_TRIGACK_2 => NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED, FTMT_F2P_TRIGACK_3 => NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED, FTMT_F2P_TRIG_0 => '0', FTMT_F2P_TRIG_1 => '0', FTMT_F2P_TRIG_2 => '0', FTMT_F2P_TRIG_3 => '0', FTMT_P2F_DEBUG(31 downto 0) => NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED(31 downto 0), FTMT_P2F_TRIGACK_0 => '0', FTMT_P2F_TRIGACK_1 => '0', FTMT_P2F_TRIGACK_2 => '0', FTMT_P2F_TRIGACK_3 => '0', FTMT_P2F_TRIG_0 => NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED, FTMT_P2F_TRIG_1 => NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED, FTMT_P2F_TRIG_2 => NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED, FTMT_P2F_TRIG_3 => NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED, GPIO_I(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000", GPIO_O(63 downto 0) => NLW_inst_GPIO_O_UNCONNECTED(63 downto 0), GPIO_T(63 downto 0) => NLW_inst_GPIO_T_UNCONNECTED(63 downto 0), I2C0_SCL_I => '0', I2C0_SCL_O => NLW_inst_I2C0_SCL_O_UNCONNECTED, I2C0_SCL_T => NLW_inst_I2C0_SCL_T_UNCONNECTED, I2C0_SDA_I => '0', I2C0_SDA_O => NLW_inst_I2C0_SDA_O_UNCONNECTED, I2C0_SDA_T => NLW_inst_I2C0_SDA_T_UNCONNECTED, I2C1_SCL_I => '0', I2C1_SCL_O => NLW_inst_I2C1_SCL_O_UNCONNECTED, I2C1_SCL_T => NLW_inst_I2C1_SCL_T_UNCONNECTED, I2C1_SDA_I => '0', I2C1_SDA_O => NLW_inst_I2C1_SDA_O_UNCONNECTED, I2C1_SDA_T => NLW_inst_I2C1_SDA_T_UNCONNECTED, IRQ_F2P(0) => IRQ_F2P(0), IRQ_P2F_CAN0 => NLW_inst_IRQ_P2F_CAN0_UNCONNECTED, IRQ_P2F_CAN1 => NLW_inst_IRQ_P2F_CAN1_UNCONNECTED, IRQ_P2F_CTI => NLW_inst_IRQ_P2F_CTI_UNCONNECTED, IRQ_P2F_DMAC0 => NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED, IRQ_P2F_DMAC1 => NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED, IRQ_P2F_DMAC2 => NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED, IRQ_P2F_DMAC3 => NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED, IRQ_P2F_DMAC4 => NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED, IRQ_P2F_DMAC5 => NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED, IRQ_P2F_DMAC6 => NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED, IRQ_P2F_DMAC7 => NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED, IRQ_P2F_DMAC_ABORT => NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED, IRQ_P2F_ENET0 => NLW_inst_IRQ_P2F_ENET0_UNCONNECTED, IRQ_P2F_ENET1 => NLW_inst_IRQ_P2F_ENET1_UNCONNECTED, IRQ_P2F_ENET_WAKE0 => NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED, IRQ_P2F_ENET_WAKE1 => NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED, IRQ_P2F_GPIO => NLW_inst_IRQ_P2F_GPIO_UNCONNECTED, IRQ_P2F_I2C0 => NLW_inst_IRQ_P2F_I2C0_UNCONNECTED, IRQ_P2F_I2C1 => NLW_inst_IRQ_P2F_I2C1_UNCONNECTED, IRQ_P2F_QSPI => NLW_inst_IRQ_P2F_QSPI_UNCONNECTED, IRQ_P2F_SDIO0 => NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED, IRQ_P2F_SDIO1 => NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED, IRQ_P2F_SMC => NLW_inst_IRQ_P2F_SMC_UNCONNECTED, IRQ_P2F_SPI0 => NLW_inst_IRQ_P2F_SPI0_UNCONNECTED, IRQ_P2F_SPI1 => NLW_inst_IRQ_P2F_SPI1_UNCONNECTED, IRQ_P2F_UART0 => NLW_inst_IRQ_P2F_UART0_UNCONNECTED, IRQ_P2F_UART1 => NLW_inst_IRQ_P2F_UART1_UNCONNECTED, IRQ_P2F_USB0 => NLW_inst_IRQ_P2F_USB0_UNCONNECTED, IRQ_P2F_USB1 => NLW_inst_IRQ_P2F_USB1_UNCONNECTED, MIO(53 downto 0) => MIO(53 downto 0), M_AXI_GP0_ACLK => M_AXI_GP0_ACLK, M_AXI_GP0_ARADDR(31 downto 0) => M_AXI_GP0_ARADDR(31 downto 0), M_AXI_GP0_ARBURST(1 downto 0) => M_AXI_GP0_ARBURST(1 downto 0), M_AXI_GP0_ARCACHE(3 downto 0) => M_AXI_GP0_ARCACHE(3 downto 0), M_AXI_GP0_ARESETN => NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED, M_AXI_GP0_ARID(11 downto 0) => M_AXI_GP0_ARID(11 downto 0), M_AXI_GP0_ARLEN(3 downto 0) => M_AXI_GP0_ARLEN(3 downto 0), M_AXI_GP0_ARLOCK(1 downto 0) => M_AXI_GP0_ARLOCK(1 downto 0), M_AXI_GP0_ARPROT(2 downto 0) => M_AXI_GP0_ARPROT(2 downto 0), M_AXI_GP0_ARQOS(3 downto 0) => M_AXI_GP0_ARQOS(3 downto 0), M_AXI_GP0_ARREADY => M_AXI_GP0_ARREADY, M_AXI_GP0_ARSIZE(2 downto 0) => M_AXI_GP0_ARSIZE(2 downto 0), M_AXI_GP0_ARVALID => M_AXI_GP0_ARVALID, M_AXI_GP0_AWADDR(31 downto 0) => M_AXI_GP0_AWADDR(31 downto 0), M_AXI_GP0_AWBURST(1 downto 0) => M_AXI_GP0_AWBURST(1 downto 0), M_AXI_GP0_AWCACHE(3 downto 0) => M_AXI_GP0_AWCACHE(3 downto 0), M_AXI_GP0_AWID(11 downto 0) => M_AXI_GP0_AWID(11 downto 0), M_AXI_GP0_AWLEN(3 downto 0) => M_AXI_GP0_AWLEN(3 downto 0), M_AXI_GP0_AWLOCK(1 downto 0) => M_AXI_GP0_AWLOCK(1 downto 0), M_AXI_GP0_AWPROT(2 downto 0) => M_AXI_GP0_AWPROT(2 downto 0), M_AXI_GP0_AWQOS(3 downto 0) => M_AXI_GP0_AWQOS(3 downto 0), M_AXI_GP0_AWREADY => M_AXI_GP0_AWREADY, M_AXI_GP0_AWSIZE(2 downto 0) => M_AXI_GP0_AWSIZE(2 downto 0), M_AXI_GP0_AWVALID => M_AXI_GP0_AWVALID, M_AXI_GP0_BID(11 downto 0) => M_AXI_GP0_BID(11 downto 0), M_AXI_GP0_BREADY => M_AXI_GP0_BREADY, M_AXI_GP0_BRESP(1 downto 0) => M_AXI_GP0_BRESP(1 downto 0), M_AXI_GP0_BVALID => M_AXI_GP0_BVALID, M_AXI_GP0_RDATA(31 downto 0) => M_AXI_GP0_RDATA(31 downto 0), M_AXI_GP0_RID(11 downto 0) => M_AXI_GP0_RID(11 downto 0), M_AXI_GP0_RLAST => M_AXI_GP0_RLAST, M_AXI_GP0_RREADY => M_AXI_GP0_RREADY, M_AXI_GP0_RRESP(1 downto 0) => M_AXI_GP0_RRESP(1 downto 0), M_AXI_GP0_RVALID => M_AXI_GP0_RVALID, M_AXI_GP0_WDATA(31 downto 0) => M_AXI_GP0_WDATA(31 downto 0), M_AXI_GP0_WID(11 downto 0) => M_AXI_GP0_WID(11 downto 0), M_AXI_GP0_WLAST => M_AXI_GP0_WLAST, M_AXI_GP0_WREADY => M_AXI_GP0_WREADY, M_AXI_GP0_WSTRB(3 downto 0) => M_AXI_GP0_WSTRB(3 downto 0), M_AXI_GP0_WVALID => M_AXI_GP0_WVALID, M_AXI_GP1_ACLK => '0', M_AXI_GP1_ARADDR(31 downto 0) => NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED(31 downto 0), M_AXI_GP1_ARBURST(1 downto 0) => NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED(1 downto 0), M_AXI_GP1_ARCACHE(3 downto 0) => NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED(3 downto 0), M_AXI_GP1_ARESETN => NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED, M_AXI_GP1_ARID(11 downto 0) => NLW_inst_M_AXI_GP1_ARID_UNCONNECTED(11 downto 0), M_AXI_GP1_ARLEN(3 downto 0) => NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED(3 downto 0), M_AXI_GP1_ARLOCK(1 downto 0) => NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED(1 downto 0), M_AXI_GP1_ARPROT(2 downto 0) => NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED(2 downto 0), M_AXI_GP1_ARQOS(3 downto 0) => NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED(3 downto 0), M_AXI_GP1_ARREADY => '0', M_AXI_GP1_ARSIZE(2 downto 0) => NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED(2 downto 0), M_AXI_GP1_ARVALID => NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED, M_AXI_GP1_AWADDR(31 downto 0) => NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED(31 downto 0), M_AXI_GP1_AWBURST(1 downto 0) => NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED(1 downto 0), M_AXI_GP1_AWCACHE(3 downto 0) => NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED(3 downto 0), M_AXI_GP1_AWID(11 downto 0) => NLW_inst_M_AXI_GP1_AWID_UNCONNECTED(11 downto 0), M_AXI_GP1_AWLEN(3 downto 0) => NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED(3 downto 0), M_AXI_GP1_AWLOCK(1 downto 0) => NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED(1 downto 0), M_AXI_GP1_AWPROT(2 downto 0) => NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED(2 downto 0), M_AXI_GP1_AWQOS(3 downto 0) => NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED(3 downto 0), M_AXI_GP1_AWREADY => '0', M_AXI_GP1_AWSIZE(2 downto 0) => NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED(2 downto 0), M_AXI_GP1_AWVALID => NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED, M_AXI_GP1_BID(11 downto 0) => B"000000000000", M_AXI_GP1_BREADY => NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED, M_AXI_GP1_BRESP(1 downto 0) => B"00", M_AXI_GP1_BVALID => '0', M_AXI_GP1_RDATA(31 downto 0) => B"00000000000000000000000000000000", M_AXI_GP1_RID(11 downto 0) => B"000000000000", M_AXI_GP1_RLAST => '0', M_AXI_GP1_RREADY => NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED, M_AXI_GP1_RRESP(1 downto 0) => B"00", M_AXI_GP1_RVALID => '0', M_AXI_GP1_WDATA(31 downto 0) => NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED(31 downto 0), M_AXI_GP1_WID(11 downto 0) => NLW_inst_M_AXI_GP1_WID_UNCONNECTED(11 downto 0), M_AXI_GP1_WLAST => NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED, M_AXI_GP1_WREADY => '0', M_AXI_GP1_WSTRB(3 downto 0) => NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED(3 downto 0), M_AXI_GP1_WVALID => NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED, PJTAG_TCK => '0', PJTAG_TDI => '0', PJTAG_TDO => NLW_inst_PJTAG_TDO_UNCONNECTED, PJTAG_TMS => '0', PS_CLK => PS_CLK, PS_PORB => PS_PORB, PS_SRSTB => PS_SRSTB, SDIO0_BUSPOW => NLW_inst_SDIO0_BUSPOW_UNCONNECTED, SDIO0_BUSVOLT(2 downto 0) => NLW_inst_SDIO0_BUSVOLT_UNCONNECTED(2 downto 0), SDIO0_CDN => '0', SDIO0_CLK => NLW_inst_SDIO0_CLK_UNCONNECTED, SDIO0_CLK_FB => '0', SDIO0_CMD_I => '0', SDIO0_CMD_O => NLW_inst_SDIO0_CMD_O_UNCONNECTED, SDIO0_CMD_T => NLW_inst_SDIO0_CMD_T_UNCONNECTED, SDIO0_DATA_I(3 downto 0) => B"0000", SDIO0_DATA_O(3 downto 0) => NLW_inst_SDIO0_DATA_O_UNCONNECTED(3 downto 0), SDIO0_DATA_T(3 downto 0) => NLW_inst_SDIO0_DATA_T_UNCONNECTED(3 downto 0), SDIO0_LED => NLW_inst_SDIO0_LED_UNCONNECTED, SDIO0_WP => SDIO0_WP, SDIO1_BUSPOW => NLW_inst_SDIO1_BUSPOW_UNCONNECTED, SDIO1_BUSVOLT(2 downto 0) => NLW_inst_SDIO1_BUSVOLT_UNCONNECTED(2 downto 0), SDIO1_CDN => '0', SDIO1_CLK => NLW_inst_SDIO1_CLK_UNCONNECTED, SDIO1_CLK_FB => '0', SDIO1_CMD_I => '0', SDIO1_CMD_O => NLW_inst_SDIO1_CMD_O_UNCONNECTED, SDIO1_CMD_T => NLW_inst_SDIO1_CMD_T_UNCONNECTED, SDIO1_DATA_I(3 downto 0) => B"0000", SDIO1_DATA_O(3 downto 0) => NLW_inst_SDIO1_DATA_O_UNCONNECTED(3 downto 0), SDIO1_DATA_T(3 downto 0) => NLW_inst_SDIO1_DATA_T_UNCONNECTED(3 downto 0), SDIO1_LED => NLW_inst_SDIO1_LED_UNCONNECTED, SDIO1_WP => '0', SPI0_MISO_I => '0', SPI0_MISO_O => NLW_inst_SPI0_MISO_O_UNCONNECTED, SPI0_MISO_T => NLW_inst_SPI0_MISO_T_UNCONNECTED, SPI0_MOSI_I => '0', SPI0_MOSI_O => NLW_inst_SPI0_MOSI_O_UNCONNECTED, SPI0_MOSI_T => NLW_inst_SPI0_MOSI_T_UNCONNECTED, SPI0_SCLK_I => '0', SPI0_SCLK_O => NLW_inst_SPI0_SCLK_O_UNCONNECTED, SPI0_SCLK_T => NLW_inst_SPI0_SCLK_T_UNCONNECTED, SPI0_SS1_O => NLW_inst_SPI0_SS1_O_UNCONNECTED, SPI0_SS2_O => NLW_inst_SPI0_SS2_O_UNCONNECTED, SPI0_SS_I => '0', SPI0_SS_O => NLW_inst_SPI0_SS_O_UNCONNECTED, SPI0_SS_T => NLW_inst_SPI0_SS_T_UNCONNECTED, SPI1_MISO_I => '0', SPI1_MISO_O => NLW_inst_SPI1_MISO_O_UNCONNECTED, SPI1_MISO_T => NLW_inst_SPI1_MISO_T_UNCONNECTED, SPI1_MOSI_I => '0', SPI1_MOSI_O => NLW_inst_SPI1_MOSI_O_UNCONNECTED, SPI1_MOSI_T => NLW_inst_SPI1_MOSI_T_UNCONNECTED, SPI1_SCLK_I => '0', SPI1_SCLK_O => NLW_inst_SPI1_SCLK_O_UNCONNECTED, SPI1_SCLK_T => NLW_inst_SPI1_SCLK_T_UNCONNECTED, SPI1_SS1_O => NLW_inst_SPI1_SS1_O_UNCONNECTED, SPI1_SS2_O => NLW_inst_SPI1_SS2_O_UNCONNECTED, SPI1_SS_I => '0', SPI1_SS_O => NLW_inst_SPI1_SS_O_UNCONNECTED, SPI1_SS_T => NLW_inst_SPI1_SS_T_UNCONNECTED, SRAM_INTIN => '0', S_AXI_ACP_ACLK => '0', S_AXI_ACP_ARADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_ACP_ARBURST(1 downto 0) => B"00", S_AXI_ACP_ARCACHE(3 downto 0) => B"0000", S_AXI_ACP_ARESETN => NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED, S_AXI_ACP_ARID(2 downto 0) => B"000", S_AXI_ACP_ARLEN(3 downto 0) => B"0000", S_AXI_ACP_ARLOCK(1 downto 0) => B"00", S_AXI_ACP_ARPROT(2 downto 0) => B"000", S_AXI_ACP_ARQOS(3 downto 0) => B"0000", S_AXI_ACP_ARREADY => NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED, S_AXI_ACP_ARSIZE(2 downto 0) => B"000", S_AXI_ACP_ARUSER(4 downto 0) => B"00000", S_AXI_ACP_ARVALID => '0', S_AXI_ACP_AWADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_ACP_AWBURST(1 downto 0) => B"00", S_AXI_ACP_AWCACHE(3 downto 0) => B"0000", S_AXI_ACP_AWID(2 downto 0) => B"000", S_AXI_ACP_AWLEN(3 downto 0) => B"0000", S_AXI_ACP_AWLOCK(1 downto 0) => B"00", S_AXI_ACP_AWPROT(2 downto 0) => B"000", S_AXI_ACP_AWQOS(3 downto 0) => B"0000", S_AXI_ACP_AWREADY => NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED, S_AXI_ACP_AWSIZE(2 downto 0) => B"000", S_AXI_ACP_AWUSER(4 downto 0) => B"00000", S_AXI_ACP_AWVALID => '0', S_AXI_ACP_BID(2 downto 0) => NLW_inst_S_AXI_ACP_BID_UNCONNECTED(2 downto 0), S_AXI_ACP_BREADY => '0', S_AXI_ACP_BRESP(1 downto 0) => NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED(1 downto 0), S_AXI_ACP_BVALID => NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED, S_AXI_ACP_RDATA(63 downto 0) => NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED(63 downto 0), S_AXI_ACP_RID(2 downto 0) => NLW_inst_S_AXI_ACP_RID_UNCONNECTED(2 downto 0), S_AXI_ACP_RLAST => NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED, S_AXI_ACP_RREADY => '0', S_AXI_ACP_RRESP(1 downto 0) => NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED(1 downto 0), S_AXI_ACP_RVALID => NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED, S_AXI_ACP_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000", S_AXI_ACP_WID(2 downto 0) => B"000", S_AXI_ACP_WLAST => '0', S_AXI_ACP_WREADY => NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED, S_AXI_ACP_WSTRB(7 downto 0) => B"00000000", S_AXI_ACP_WVALID => '0', S_AXI_GP0_ACLK => '0', S_AXI_GP0_ARADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_GP0_ARBURST(1 downto 0) => B"00", S_AXI_GP0_ARCACHE(3 downto 0) => B"0000", S_AXI_GP0_ARESETN => NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED, S_AXI_GP0_ARID(5 downto 0) => B"000000", S_AXI_GP0_ARLEN(3 downto 0) => B"0000", S_AXI_GP0_ARLOCK(1 downto 0) => B"00", S_AXI_GP0_ARPROT(2 downto 0) => B"000", S_AXI_GP0_ARQOS(3 downto 0) => B"0000", S_AXI_GP0_ARREADY => NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED, S_AXI_GP0_ARSIZE(2 downto 0) => B"000", S_AXI_GP0_ARVALID => '0', S_AXI_GP0_AWADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_GP0_AWBURST(1 downto 0) => B"00", S_AXI_GP0_AWCACHE(3 downto 0) => B"0000", S_AXI_GP0_AWID(5 downto 0) => B"000000", S_AXI_GP0_AWLEN(3 downto 0) => B"0000", S_AXI_GP0_AWLOCK(1 downto 0) => B"00", S_AXI_GP0_AWPROT(2 downto 0) => B"000", S_AXI_GP0_AWQOS(3 downto 0) => B"0000", S_AXI_GP0_AWREADY => NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED, S_AXI_GP0_AWSIZE(2 downto 0) => B"000", S_AXI_GP0_AWVALID => '0', S_AXI_GP0_BID(5 downto 0) => NLW_inst_S_AXI_GP0_BID_UNCONNECTED(5 downto 0), S_AXI_GP0_BREADY => '0', S_AXI_GP0_BRESP(1 downto 0) => NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED(1 downto 0), S_AXI_GP0_BVALID => NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED, S_AXI_GP0_RDATA(31 downto 0) => NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED(31 downto 0), S_AXI_GP0_RID(5 downto 0) => NLW_inst_S_AXI_GP0_RID_UNCONNECTED(5 downto 0), S_AXI_GP0_RLAST => NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED, S_AXI_GP0_RREADY => '0', S_AXI_GP0_RRESP(1 downto 0) => NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED(1 downto 0), S_AXI_GP0_RVALID => NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED, S_AXI_GP0_WDATA(31 downto 0) => B"00000000000000000000000000000000", S_AXI_GP0_WID(5 downto 0) => B"000000", S_AXI_GP0_WLAST => '0', S_AXI_GP0_WREADY => NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED, S_AXI_GP0_WSTRB(3 downto 0) => B"0000", S_AXI_GP0_WVALID => '0', S_AXI_GP1_ACLK => '0', S_AXI_GP1_ARADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_GP1_ARBURST(1 downto 0) => B"00", S_AXI_GP1_ARCACHE(3 downto 0) => B"0000", S_AXI_GP1_ARESETN => NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED, S_AXI_GP1_ARID(5 downto 0) => B"000000", S_AXI_GP1_ARLEN(3 downto 0) => B"0000", S_AXI_GP1_ARLOCK(1 downto 0) => B"00", S_AXI_GP1_ARPROT(2 downto 0) => B"000", S_AXI_GP1_ARQOS(3 downto 0) => B"0000", S_AXI_GP1_ARREADY => NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED, S_AXI_GP1_ARSIZE(2 downto 0) => B"000", S_AXI_GP1_ARVALID => '0', S_AXI_GP1_AWADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_GP1_AWBURST(1 downto 0) => B"00", S_AXI_GP1_AWCACHE(3 downto 0) => B"0000", S_AXI_GP1_AWID(5 downto 0) => B"000000", S_AXI_GP1_AWLEN(3 downto 0) => B"0000", S_AXI_GP1_AWLOCK(1 downto 0) => B"00", S_AXI_GP1_AWPROT(2 downto 0) => B"000", S_AXI_GP1_AWQOS(3 downto 0) => B"0000", S_AXI_GP1_AWREADY => NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED, S_AXI_GP1_AWSIZE(2 downto 0) => B"000", S_AXI_GP1_AWVALID => '0', S_AXI_GP1_BID(5 downto 0) => NLW_inst_S_AXI_GP1_BID_UNCONNECTED(5 downto 0), S_AXI_GP1_BREADY => '0', S_AXI_GP1_BRESP(1 downto 0) => NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED(1 downto 0), S_AXI_GP1_BVALID => NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED, S_AXI_GP1_RDATA(31 downto 0) => NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED(31 downto 0), S_AXI_GP1_RID(5 downto 0) => NLW_inst_S_AXI_GP1_RID_UNCONNECTED(5 downto 0), S_AXI_GP1_RLAST => NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED, S_AXI_GP1_RREADY => '0', S_AXI_GP1_RRESP(1 downto 0) => NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED(1 downto 0), S_AXI_GP1_RVALID => NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED, S_AXI_GP1_WDATA(31 downto 0) => B"00000000000000000000000000000000", S_AXI_GP1_WID(5 downto 0) => B"000000", S_AXI_GP1_WLAST => '0', S_AXI_GP1_WREADY => NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED, S_AXI_GP1_WSTRB(3 downto 0) => B"0000", S_AXI_GP1_WVALID => '0', S_AXI_HP0_ACLK => '0', S_AXI_HP0_ARADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP0_ARBURST(1 downto 0) => B"00", S_AXI_HP0_ARCACHE(3 downto 0) => B"0000", S_AXI_HP0_ARESETN => NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED, S_AXI_HP0_ARID(5 downto 0) => B"000000", S_AXI_HP0_ARLEN(3 downto 0) => B"0000", S_AXI_HP0_ARLOCK(1 downto 0) => B"00", S_AXI_HP0_ARPROT(2 downto 0) => B"000", S_AXI_HP0_ARQOS(3 downto 0) => B"0000", S_AXI_HP0_ARREADY => NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED, S_AXI_HP0_ARSIZE(2 downto 0) => B"000", S_AXI_HP0_ARVALID => '0', S_AXI_HP0_AWADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP0_AWBURST(1 downto 0) => B"00", S_AXI_HP0_AWCACHE(3 downto 0) => B"0000", S_AXI_HP0_AWID(5 downto 0) => B"000000", S_AXI_HP0_AWLEN(3 downto 0) => B"0000", S_AXI_HP0_AWLOCK(1 downto 0) => B"00", S_AXI_HP0_AWPROT(2 downto 0) => B"000", S_AXI_HP0_AWQOS(3 downto 0) => B"0000", S_AXI_HP0_AWREADY => NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED, S_AXI_HP0_AWSIZE(2 downto 0) => B"000", S_AXI_HP0_AWVALID => '0', S_AXI_HP0_BID(5 downto 0) => NLW_inst_S_AXI_HP0_BID_UNCONNECTED(5 downto 0), S_AXI_HP0_BREADY => '0', S_AXI_HP0_BRESP(1 downto 0) => NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED(1 downto 0), S_AXI_HP0_BVALID => NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED, S_AXI_HP0_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED(2 downto 0), S_AXI_HP0_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP0_RDATA(63 downto 0) => NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED(63 downto 0), S_AXI_HP0_RDISSUECAP1_EN => '0', S_AXI_HP0_RID(5 downto 0) => NLW_inst_S_AXI_HP0_RID_UNCONNECTED(5 downto 0), S_AXI_HP0_RLAST => NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED, S_AXI_HP0_RREADY => '0', S_AXI_HP0_RRESP(1 downto 0) => NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED(1 downto 0), S_AXI_HP0_RVALID => NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED, S_AXI_HP0_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED(5 downto 0), S_AXI_HP0_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP0_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000", S_AXI_HP0_WID(5 downto 0) => B"000000", S_AXI_HP0_WLAST => '0', S_AXI_HP0_WREADY => NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED, S_AXI_HP0_WRISSUECAP1_EN => '0', S_AXI_HP0_WSTRB(7 downto 0) => B"00000000", S_AXI_HP0_WVALID => '0', S_AXI_HP1_ACLK => '0', S_AXI_HP1_ARADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP1_ARBURST(1 downto 0) => B"00", S_AXI_HP1_ARCACHE(3 downto 0) => B"0000", S_AXI_HP1_ARESETN => NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED, S_AXI_HP1_ARID(5 downto 0) => B"000000", S_AXI_HP1_ARLEN(3 downto 0) => B"0000", S_AXI_HP1_ARLOCK(1 downto 0) => B"00", S_AXI_HP1_ARPROT(2 downto 0) => B"000", S_AXI_HP1_ARQOS(3 downto 0) => B"0000", S_AXI_HP1_ARREADY => NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED, S_AXI_HP1_ARSIZE(2 downto 0) => B"000", S_AXI_HP1_ARVALID => '0', S_AXI_HP1_AWADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP1_AWBURST(1 downto 0) => B"00", S_AXI_HP1_AWCACHE(3 downto 0) => B"0000", S_AXI_HP1_AWID(5 downto 0) => B"000000", S_AXI_HP1_AWLEN(3 downto 0) => B"0000", S_AXI_HP1_AWLOCK(1 downto 0) => B"00", S_AXI_HP1_AWPROT(2 downto 0) => B"000", S_AXI_HP1_AWQOS(3 downto 0) => B"0000", S_AXI_HP1_AWREADY => NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED, S_AXI_HP1_AWSIZE(2 downto 0) => B"000", S_AXI_HP1_AWVALID => '0', S_AXI_HP1_BID(5 downto 0) => NLW_inst_S_AXI_HP1_BID_UNCONNECTED(5 downto 0), S_AXI_HP1_BREADY => '0', S_AXI_HP1_BRESP(1 downto 0) => NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED(1 downto 0), S_AXI_HP1_BVALID => NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED, S_AXI_HP1_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED(2 downto 0), S_AXI_HP1_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP1_RDATA(63 downto 0) => NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED(63 downto 0), S_AXI_HP1_RDISSUECAP1_EN => '0', S_AXI_HP1_RID(5 downto 0) => NLW_inst_S_AXI_HP1_RID_UNCONNECTED(5 downto 0), S_AXI_HP1_RLAST => NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED, S_AXI_HP1_RREADY => '0', S_AXI_HP1_RRESP(1 downto 0) => NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED(1 downto 0), S_AXI_HP1_RVALID => NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED, S_AXI_HP1_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED(5 downto 0), S_AXI_HP1_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP1_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000", S_AXI_HP1_WID(5 downto 0) => B"000000", S_AXI_HP1_WLAST => '0', S_AXI_HP1_WREADY => NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED, S_AXI_HP1_WRISSUECAP1_EN => '0', S_AXI_HP1_WSTRB(7 downto 0) => B"00000000", S_AXI_HP1_WVALID => '0', S_AXI_HP2_ACLK => '0', S_AXI_HP2_ARADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP2_ARBURST(1 downto 0) => B"00", S_AXI_HP2_ARCACHE(3 downto 0) => B"0000", S_AXI_HP2_ARESETN => NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED, S_AXI_HP2_ARID(5 downto 0) => B"000000", S_AXI_HP2_ARLEN(3 downto 0) => B"0000", S_AXI_HP2_ARLOCK(1 downto 0) => B"00", S_AXI_HP2_ARPROT(2 downto 0) => B"000", S_AXI_HP2_ARQOS(3 downto 0) => B"0000", S_AXI_HP2_ARREADY => NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED, S_AXI_HP2_ARSIZE(2 downto 0) => B"000", S_AXI_HP2_ARVALID => '0', S_AXI_HP2_AWADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP2_AWBURST(1 downto 0) => B"00", S_AXI_HP2_AWCACHE(3 downto 0) => B"0000", S_AXI_HP2_AWID(5 downto 0) => B"000000", S_AXI_HP2_AWLEN(3 downto 0) => B"0000", S_AXI_HP2_AWLOCK(1 downto 0) => B"00", S_AXI_HP2_AWPROT(2 downto 0) => B"000", S_AXI_HP2_AWQOS(3 downto 0) => B"0000", S_AXI_HP2_AWREADY => NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED, S_AXI_HP2_AWSIZE(2 downto 0) => B"000", S_AXI_HP2_AWVALID => '0', S_AXI_HP2_BID(5 downto 0) => NLW_inst_S_AXI_HP2_BID_UNCONNECTED(5 downto 0), S_AXI_HP2_BREADY => '0', S_AXI_HP2_BRESP(1 downto 0) => NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED(1 downto 0), S_AXI_HP2_BVALID => NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED, S_AXI_HP2_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED(2 downto 0), S_AXI_HP2_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP2_RDATA(63 downto 0) => NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED(63 downto 0), S_AXI_HP2_RDISSUECAP1_EN => '0', S_AXI_HP2_RID(5 downto 0) => NLW_inst_S_AXI_HP2_RID_UNCONNECTED(5 downto 0), S_AXI_HP2_RLAST => NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED, S_AXI_HP2_RREADY => '0', S_AXI_HP2_RRESP(1 downto 0) => NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED(1 downto 0), S_AXI_HP2_RVALID => NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED, S_AXI_HP2_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED(5 downto 0), S_AXI_HP2_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP2_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000", S_AXI_HP2_WID(5 downto 0) => B"000000", S_AXI_HP2_WLAST => '0', S_AXI_HP2_WREADY => NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED, S_AXI_HP2_WRISSUECAP1_EN => '0', S_AXI_HP2_WSTRB(7 downto 0) => B"00000000", S_AXI_HP2_WVALID => '0', S_AXI_HP3_ACLK => '0', S_AXI_HP3_ARADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP3_ARBURST(1 downto 0) => B"00", S_AXI_HP3_ARCACHE(3 downto 0) => B"0000", S_AXI_HP3_ARESETN => NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED, S_AXI_HP3_ARID(5 downto 0) => B"000000", S_AXI_HP3_ARLEN(3 downto 0) => B"0000", S_AXI_HP3_ARLOCK(1 downto 0) => B"00", S_AXI_HP3_ARPROT(2 downto 0) => B"000", S_AXI_HP3_ARQOS(3 downto 0) => B"0000", S_AXI_HP3_ARREADY => NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED, S_AXI_HP3_ARSIZE(2 downto 0) => B"000", S_AXI_HP3_ARVALID => '0', S_AXI_HP3_AWADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP3_AWBURST(1 downto 0) => B"00", S_AXI_HP3_AWCACHE(3 downto 0) => B"0000", S_AXI_HP3_AWID(5 downto 0) => B"000000", S_AXI_HP3_AWLEN(3 downto 0) => B"0000", S_AXI_HP3_AWLOCK(1 downto 0) => B"00", S_AXI_HP3_AWPROT(2 downto 0) => B"000", S_AXI_HP3_AWQOS(3 downto 0) => B"0000", S_AXI_HP3_AWREADY => NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED, S_AXI_HP3_AWSIZE(2 downto 0) => B"000", S_AXI_HP3_AWVALID => '0', S_AXI_HP3_BID(5 downto 0) => NLW_inst_S_AXI_HP3_BID_UNCONNECTED(5 downto 0), S_AXI_HP3_BREADY => '0', S_AXI_HP3_BRESP(1 downto 0) => NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED(1 downto 0), S_AXI_HP3_BVALID => NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED, S_AXI_HP3_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED(2 downto 0), S_AXI_HP3_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP3_RDATA(63 downto 0) => NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED(63 downto 0), S_AXI_HP3_RDISSUECAP1_EN => '0', S_AXI_HP3_RID(5 downto 0) => NLW_inst_S_AXI_HP3_RID_UNCONNECTED(5 downto 0), S_AXI_HP3_RLAST => NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED, S_AXI_HP3_RREADY => '0', S_AXI_HP3_RRESP(1 downto 0) => NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED(1 downto 0), S_AXI_HP3_RVALID => NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED, S_AXI_HP3_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED(5 downto 0), S_AXI_HP3_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP3_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000", S_AXI_HP3_WID(5 downto 0) => B"000000", S_AXI_HP3_WLAST => '0', S_AXI_HP3_WREADY => NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED, S_AXI_HP3_WRISSUECAP1_EN => '0', S_AXI_HP3_WSTRB(7 downto 0) => B"00000000", S_AXI_HP3_WVALID => '0', TRACE_CLK => '0', TRACE_CLK_OUT => NLW_inst_TRACE_CLK_OUT_UNCONNECTED, TRACE_CTL => NLW_inst_TRACE_CTL_UNCONNECTED, TRACE_DATA(1 downto 0) => NLW_inst_TRACE_DATA_UNCONNECTED(1 downto 0), TTC0_CLK0_IN => '0', TTC0_CLK1_IN => '0', TTC0_CLK2_IN => '0', TTC0_WAVE0_OUT => TTC0_WAVE0_OUT, TTC0_WAVE1_OUT => TTC0_WAVE1_OUT, TTC0_WAVE2_OUT => TTC0_WAVE2_OUT, TTC1_CLK0_IN => '0', TTC1_CLK1_IN => '0', TTC1_CLK2_IN => '0', TTC1_WAVE0_OUT => NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED, TTC1_WAVE1_OUT => NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED, TTC1_WAVE2_OUT => NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED, UART0_CTSN => '0', UART0_DCDN => '0', UART0_DSRN => '0', UART0_DTRN => NLW_inst_UART0_DTRN_UNCONNECTED, UART0_RIN => '0', UART0_RTSN => NLW_inst_UART0_RTSN_UNCONNECTED, UART0_RX => '1', UART0_TX => NLW_inst_UART0_TX_UNCONNECTED, UART1_CTSN => '0', UART1_DCDN => '0', UART1_DSRN => '0', UART1_DTRN => NLW_inst_UART1_DTRN_UNCONNECTED, UART1_RIN => '0', UART1_RTSN => NLW_inst_UART1_RTSN_UNCONNECTED, UART1_RX => '1', UART1_TX => NLW_inst_UART1_TX_UNCONNECTED, USB0_PORT_INDCTL(1 downto 0) => USB0_PORT_INDCTL(1 downto 0), USB0_VBUS_PWRFAULT => USB0_VBUS_PWRFAULT, USB0_VBUS_PWRSELECT => USB0_VBUS_PWRSELECT, USB1_PORT_INDCTL(1 downto 0) => NLW_inst_USB1_PORT_INDCTL_UNCONNECTED(1 downto 0), USB1_VBUS_PWRFAULT => '0', USB1_VBUS_PWRSELECT => NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED, WDT_CLK_IN => '0', WDT_RST_OUT => NLW_inst_WDT_RST_OUT_UNCONNECTED ); end STRUCTURE;
mit
5479c3bcdeb7fa18c4a1452795be0081
0.639711
2.767405
false
false
false
false
besm6/micro-besm
tests/2901/vhdl/alg_beh/alg_beh2901.vhdl
1
7,828
-------------------------------------------------------------------------------- -- -- AM2901 Benchmark -- -- Source: AMD data book -- -- VHDL Benchmark author Indraneel Ghosh -- University Of California, Irvine, CA 92717 -- -- Developed on Jan 1, 1992 -- -- Verification Information: -- -- Verified By whom? Date Simulator -- -------- ------------ -------- ------------ -- Syntax yes Champaka Ramachandran Sept19, 92 ZYCAD -- Functionality yes Champaka Ramachandran Sept19, 92 ZYCAD -------------------------------------------------------------------------------- use work.TYPES.all; use work.MVL7_functions.all; -- some MVL7 functions use work.synthesis_types.all; -- some data types ( hints for synthesis) entity a2901 is port ( I : in MVL7_vector(8 downto 0); Aadd, Badd : in integer range 0 to 15; D : in MVL7_vector(3 downto 0); Y : out MVL7_vector(3 downto 0); RAM0, RAM3, Q0, Q3 : in MVL7; RAM0out, RAM3out, Q0out, Q3out : out MVL7; CLK : in clock; C0 : in MVL7; OEbar : in MVL7; C4, Gbar, Pbar, OVR, F3, F30 : out MVL7 ); end a2901; architecture a2901 of a2901 is begin process variable A, B : MVL7_vector(3 downto 0); variable RAM : Memory(15 downto 0); variable Q : MVL7_vector(3 downto 0); variable RE, S : MVL7_vector(3 downto 0); variable F : MVL7_vector(3 downto 0); variable dout : MVL7_vector(3 downto 0); variable R_ext,S_ext,result : MVL7_vector(4 downto 0); variable temp_p, temp_g : MVL7_vector(3 downto 0) ; begin wait until ( (clk = '0') and (not clk'stable) ); A := RAM(Aadd); -- RAM OUTPUTS ( ADDRESSED BY Aadd AND Badd ) ARE B := RAM(Badd); -- MADE AVAILABLE TO ALU SOURCE SELECTOR -- SELECT THE SOURCE OPERANDS FOR ALU. SELECTED OPERANDS ARE "RE" AND "S". case I(2 downto 0) is when "000" => RE := A; S := Q; when "001" => RE := A; S := B; when "010" => RE := "0000"; S := Q; when "011" => RE := "0000"; S := B; when "100" => RE := "0000"; S := A; when "101" => RE := D; S := A; when "110" => RE := D; S := Q; when "111" => RE := D; S := "0000"; when others => end case; -- SELECT THE FUNCTION FOR ALU. -- TO FACILITATE COMPUTATION OF CARRY-OUT "C4", WE EXTEND THE CHOSEN -- ALU OPERANDS "RE" AND "S" (4 BIT OPERANDS) BY 1 BIT IN THE MSB POSITION. -- THUS THE EXTENDED OPERANDS "R_EXT" AND "S_EXT" (5 BIT OPERANDS) ARE -- FORMED AND ARE USED IN THE ALU OPERATION. THE EXTRA BIT IS SET TO '0' -- INITIALLY. THE ALU'S EXTENDED OUTPUT ( 5 BITS LONG) IS "result". -- IN THE ADD/SUBTRACT OPERATIONS, THE CARRY-INPUT "C0" (1 BIT) IS EXTENDED -- BY 4 BITS ( ALL '0') IN THE MORE SIGNIFICANT BITS TO MATCH ITS LENGTH TO -- THAT OF "R_ext" AND "S_ext". THEN, THESE THREE OPERANDS ARE ADDED. -- ADD/SUBTRACT OPERATIONS ARE DONE ON 2'S COMPLEMENT OPERANDS. case I(5 downto 3) is when "000" => R_ext := '0' & RE; S_ext := '0' & S; result := R_ext + S_ext + ("0000" & C0); when "001" => R_ext := '0' & not(RE); S_ext := '0' & S; result := R_ext + S_ext + ("0000" & C0); when "010" => R_ext := '0' & RE; S_ext := '0' & not(S); result := R_ext + S_ext + ("0000" & C0); when "011" => R_ext := '0' & RE; S_ext := '0' & S; result := R_ext or S_ext; when "100" => R_ext := '0' & RE; S_ext := '0' & S; result := R_ext and S_ext; when "101" => R_ext := '0' & RE; S_ext := '0' & S; result := not(R_ext) and S_ext; when "110" => R_ext := '0' & RE; S_ext := '0' & S; result := R_ext xor S_ext; when "111" => R_ext := '0' & RE; S_ext := '0' & S; result := not(R_ext xor S_ext); when others => end case; -- EVALUATE OTHER ALU OUTPUTS. -- FROM EXTENDED OUTPUT "result" ( 5 BITS), WE OBTAIN THE NORMAL ALU OUTPUT, -- "F" (4 BITS) BY LEAVING OUT THE MSB ( WHICH CORRESPONDS TO CARRY-OUT -- "C4"). -- TO FACILITATE COMPUTATION OF CARRY LOOKAHEAD TERMS "Pbar" AND "Gbar", WE -- COMPUTE INTERMEDIATE TERMS "temp_p" AND "temp_g". C4 <= result(4) ; OVR <= not (R_ext(3) xor S_ext(3)) and (R_ext(3) xor result(3)) ; F := result(3 downto 0) ; temp_p := R_ext(3 downto 0) or S_ext(3 downto 0); temp_g := R_ext(3 downto 0) and S_ext(3 downto 0); Pbar <= not( temp_p(0) and temp_p(1) and temp_p(2) and temp_p(3) ) ; Gbar <= not( temp_g(3) or ( temp_p(3) and temp_g(2) ) or (temp_p(3) and temp_p(2) and temp_g(1) ) or (temp_p(3) and temp_p(2) and temp_p(1) and temp_g(0) ) ); F3 <= result(3) ; F30 <= not( result(3) or result(2) or result(1) or result(0) ) ; -- GENERATE INTERMEDIATE OUTPUT "dout" AND BIDIRECTIONAL SHIFTER SIGNALS. -- WRITE TO DESTINATION(S) WITH/WITHOUT SHIFTING. RAM DESTINATIONS ARE -- ADDRESSED BY "Badd". case I(8 downto 6) is when "000" => dout := F; -- INTERMEDIATE OUTPUT Q := F; -- WRITE TO DESTINATION Q0out <= 'Z'; Q3out <= 'Z'; RAM0out <= 'Z'; RAM3out <= 'Z'; when "001" => dout := F; Q0out <= 'Z'; Q3out <= 'Z'; RAM0out <= 'Z'; RAM3out <= 'Z'; when "010" => dout := A; RAM(Badd) := F; Q0out <= 'Z'; Q3out <= 'Z'; RAM0out <= 'Z'; RAM3out <= 'Z'; when "011" => dout := F; RAM(Badd) := F; Q0out <= 'Z'; Q3out <= 'Z'; RAM0out <= 'Z'; RAM3out <= 'Z'; when "100" => dout := F; RAM(Badd) := RAM3 & F(3 downto 1); Q := Q3 & Q(3 downto 1); Q3out <= 'Z'; RAM3out <= 'Z'; RAM0out <= F(0) ; -- SHIFTER SIGNALS Q0out <= Q(0) ; when "101" => dout := F; RAM(Badd) := RAM3 & F(3 downto 1); Q0out <= 'Z'; Q3out <= 'Z'; RAM3out <= 'Z'; RAM0out <= F(0) ; when "110" => dout := F; RAM(Badd) := F(2 downto 0) & RAM0; Q := Q(2 downto 0) & Q0; Q0out <= 'Z'; RAM0out <= 'Z'; RAM3out <= F(3) ; Q3out <= Q(3) ; when "111" => dout := F; RAM(Badd) := F(2 downto 0) & RAM0; Q0out <= 'Z'; Q3out <= 'Z'; RAM0out <= 'Z'; RAM3out <= F(3) ; when others => end case; -- GENERATE DATA OUTPUT "Y" FROM INTERMEDIATE OUTPUT "dout". if (OEbar = '0') then Y <= dout; else Y <= "ZZZZ"; end if; end process; end a2901;
mit
65a5c02ac479981d63cee501333071c0
0.420158
3.388745
false
false
false
false
Feuerwerk/fpgaNES
debounce.vhd
1
1,823
/* This file is part of fpgaNES. fpgaNES is free software: you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version. fpgaNES is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with fpgaNES. If not, see <http://www.gnu.org/licenses/>. from http://www.lothar-miller.de/s9y/categories/5-Entprellung */ library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; entity debounce is port ( i_clk : in std_logic; i_in : in std_logic; o_q : out std_logic; o_riseedge : out std_logic; o_falledge : out std_logic ); end debounce; architecture behavioral of debounce is signal s_prescaler : integer range 0 to 10239; signal s_shift_register : std_logic_vector(3 downto 0) := (others => '0'); begin process (i_clk) begin if rising_edge(i_clk) then o_riseedge <= '0'; o_falledge <= '0'; if s_prescaler = 0 then s_prescaler <= 10239; -- Pegel zuweisen if s_shift_register = "0000" then o_q <= '0'; end if; if s_shift_register = "1111" then o_q <= '1'; end if; -- steigende Flanke if s_shift_register = "0111" then o_riseedge <= '1'; end if; -- fallende Flanke if s_shift_register = "1000" then o_falledge <= '1'; end if; -- von rechts Eintakten s_shift_register <= s_shift_register(2 downto 0) & i_in; else s_prescaler <= s_prescaler - 1; end if; end if; end process; end behavioral;
gpl-3.0
c521fd367e0d987a733f341afb08643b
0.670324
3.079392
false
false
false
false
Feuerwerk/fpgaNES
audio_pll.vhd
1
17,849
-- megafunction wizard: %PLL Intel FPGA IP v18.0% -- GENERATION: XML -- audio_pll.vhd -- Generated using ACDS version 18.0 614 library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all; entity audio_pll is port ( refclk : in std_logic := '0'; -- refclk.clk rst : in std_logic := '0'; -- reset.reset outclk_0 : out std_logic; -- outclk0.clk locked : out std_logic -- locked.export ); end entity audio_pll; architecture rtl of audio_pll is component audio_pll_0002 is port ( refclk : in std_logic := 'X'; -- clk rst : in std_logic := 'X'; -- reset outclk_0 : out std_logic; -- clk locked : out std_logic -- export ); end component audio_pll_0002; begin audio_pll_inst : component audio_pll_0002 port map ( refclk => refclk, -- refclk.clk rst => rst, -- reset.reset outclk_0 => outclk_0, -- outclk0.clk locked => locked -- locked.export ); end architecture rtl; -- of audio_pll -- Retrieval info: <?xml version="1.0"?> --<!-- -- Generated by Altera MegaWizard Launcher Utility version 1.0 -- ************************************************************ -- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! -- ************************************************************ -- Copyright (C) 1991-2018 Altera Corporation -- Any megafunction design, and related net list (encrypted or decrypted), -- support information, device programming or simulation file, and any other -- associated documentation or information provided by Altera or a partner -- under Altera's Megafunction Partnership Program may be used only to -- program PLD devices (but not masked PLD devices) from Altera. Any other -- use of such megafunction design, net list, support information, device -- programming or simulation file, or any other related documentation or -- information is prohibited for any other purpose, including, but not -- limited to modification, reverse engineering, de-compiling, or use with -- any other silicon devices, unless such use is explicitly licensed under -- a separate agreement with Altera or a megafunction partner. Title to -- the intellectual property, including patents, copyrights, trademarks, -- trade secrets, or maskworks, embodied in any such megafunction design, -- net list, support information, device programming or simulation file, or -- any other related documentation or information provided by Altera or a -- megafunction partner, remains with Altera, the megafunction partner, or -- their respective licensors. No other licenses, including any licenses -- needed under any third party's intellectual property, are provided herein. ----> -- Retrieval info: <instance entity-name="altera_pll" version="18.0" > -- Retrieval info: <generic name="debug_print_output" value="false" /> -- Retrieval info: <generic name="debug_use_rbc_taf_method" value="false" /> -- Retrieval info: <generic name="device_family" value="Cyclone V" /> -- Retrieval info: <generic name="device" value="Unknown" /> -- Retrieval info: <generic name="gui_device_speed_grade" value="2" /> -- Retrieval info: <generic name="gui_pll_mode" value="Integer-N PLL" /> -- Retrieval info: <generic name="gui_reference_clock_frequency" value="50.0" /> -- Retrieval info: <generic name="gui_channel_spacing" value="0.0" /> -- Retrieval info: <generic name="gui_operation_mode" value="direct" /> -- Retrieval info: <generic name="gui_feedback_clock" value="Global Clock" /> -- Retrieval info: <generic name="gui_fractional_cout" value="32" /> -- Retrieval info: <generic name="gui_dsm_out_sel" value="1st_order" /> -- Retrieval info: <generic name="gui_use_locked" value="true" /> -- Retrieval info: <generic name="gui_en_adv_params" value="false" /> -- Retrieval info: <generic name="gui_number_of_clocks" value="1" /> -- Retrieval info: <generic name="gui_multiply_factor" value="1" /> -- Retrieval info: <generic name="gui_frac_multiply_factor" value="1" /> -- Retrieval info: <generic name="gui_divide_factor_n" value="1" /> -- Retrieval info: <generic name="gui_cascade_counter0" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency0" value="11.2896" /> -- Retrieval info: <generic name="gui_divide_factor_c0" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency0" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units0" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift0" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg0" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift0" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle0" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter1" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency1" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c1" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency1" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units1" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift1" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg1" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift1" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle1" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter2" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency2" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c2" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency2" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units2" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift2" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg2" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift2" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle2" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter3" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency3" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c3" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency3" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units3" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift3" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg3" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift3" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle3" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter4" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency4" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c4" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency4" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units4" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift4" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg4" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift4" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle4" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter5" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency5" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c5" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency5" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units5" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift5" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg5" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift5" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle5" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter6" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency6" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c6" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency6" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units6" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift6" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg6" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift6" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle6" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter7" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency7" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c7" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency7" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units7" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift7" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg7" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift7" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle7" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter8" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency8" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c8" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency8" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units8" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift8" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg8" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift8" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle8" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter9" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency9" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c9" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency9" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units9" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift9" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg9" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift9" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle9" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter10" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency10" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c10" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency10" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units10" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift10" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg10" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift10" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle10" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter11" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency11" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c11" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency11" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units11" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift11" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg11" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift11" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle11" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter12" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency12" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c12" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency12" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units12" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift12" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg12" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift12" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle12" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter13" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency13" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c13" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency13" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units13" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift13" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg13" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift13" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle13" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter14" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency14" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c14" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency14" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units14" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift14" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg14" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift14" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle14" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter15" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency15" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c15" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency15" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units15" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift15" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg15" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift15" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle15" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter16" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency16" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c16" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency16" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units16" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift16" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg16" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift16" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle16" value="50" /> -- Retrieval info: <generic name="gui_cascade_counter17" value="false" /> -- Retrieval info: <generic name="gui_output_clock_frequency17" value="100.0" /> -- Retrieval info: <generic name="gui_divide_factor_c17" value="1" /> -- Retrieval info: <generic name="gui_actual_output_clock_frequency17" value="0 MHz" /> -- Retrieval info: <generic name="gui_ps_units17" value="ps" /> -- Retrieval info: <generic name="gui_phase_shift17" value="0" /> -- Retrieval info: <generic name="gui_phase_shift_deg17" value="0.0" /> -- Retrieval info: <generic name="gui_actual_phase_shift17" value="0" /> -- Retrieval info: <generic name="gui_duty_cycle17" value="50" /> -- Retrieval info: <generic name="gui_pll_auto_reset" value="Off" /> -- Retrieval info: <generic name="gui_pll_bandwidth_preset" value="Auto" /> -- Retrieval info: <generic name="gui_en_reconf" value="false" /> -- Retrieval info: <generic name="gui_en_dps_ports" value="false" /> -- Retrieval info: <generic name="gui_en_phout_ports" value="false" /> -- Retrieval info: <generic name="gui_phout_division" value="1" /> -- Retrieval info: <generic name="gui_mif_generate" value="false" /> -- Retrieval info: <generic name="gui_enable_mif_dps" value="false" /> -- Retrieval info: <generic name="gui_dps_cntr" value="C0" /> -- Retrieval info: <generic name="gui_dps_num" value="1" /> -- Retrieval info: <generic name="gui_dps_dir" value="Positive" /> -- Retrieval info: <generic name="gui_refclk_switch" value="false" /> -- Retrieval info: <generic name="gui_refclk1_frequency" value="100.0" /> -- Retrieval info: <generic name="gui_switchover_mode" value="Automatic Switchover" /> -- Retrieval info: <generic name="gui_switchover_delay" value="0" /> -- Retrieval info: <generic name="gui_active_clk" value="false" /> -- Retrieval info: <generic name="gui_clk_bad" value="false" /> -- Retrieval info: <generic name="gui_enable_cascade_out" value="false" /> -- Retrieval info: <generic name="gui_cascade_outclk_index" value="0" /> -- Retrieval info: <generic name="gui_enable_cascade_in" value="false" /> -- Retrieval info: <generic name="gui_pll_cascading_mode" value="Create an adjpllin signal to connect with an upstream PLL" /> -- Retrieval info: </instance> -- IPFS_FILES : audio_pll.vho -- RELATED_FILES: audio_pll.vhd, audio_pll_0002.v
gpl-3.0
9e7ea60e59e7d68df52eb7c7d1d27251
0.673707
3.009949
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
xilinx-vivado/proj_pointer_basic_hls_ip_integ/proj_pointer_basic_hls_ip_integ.cache/ip/2018.2/5aea95b49c8de87e/design_1_rst_ps7_0_50M_0_sim_netlist.vhdl
1
35,448
-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved. -- -------------------------------------------------------------------------------- -- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018 -- Date : Mon Sep 16 04:56:41 2019 -- Host : varun-laptop running 64-bit Service Pack 1 (build 7601) -- Command : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix -- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_rst_ps7_0_50M_0_sim_netlist.vhdl -- Design : design_1_rst_ps7_0_50M_0 -- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or -- synthesized. This netlist cannot be used for SDF annotated simulation. -- Device : xc7z010clg400-1 -- -------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync is port ( lpf_asr_reg : out STD_LOGIC; scndry_out : out STD_LOGIC; lpf_asr : in STD_LOGIC; p_1_in : in STD_LOGIC; p_2_in : in STD_LOGIC; asr_lpf : in STD_LOGIC_VECTOR ( 0 to 0 ); aux_reset_in : in STD_LOGIC; slowest_sync_clk : in STD_LOGIC ); end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync is signal asr_d1 : STD_LOGIC; signal s_level_out_d1_cdc_to : STD_LOGIC; signal s_level_out_d2 : STD_LOGIC; signal s_level_out_d3 : STD_LOGIC; signal \^scndry_out\ : STD_LOGIC; attribute ASYNC_REG : boolean; attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true; attribute XILINX_LEGACY_PRIM : string; attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR"; attribute box_type : string; attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE"; attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true; attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR"; attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE"; attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true; attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR"; attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE"; attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true; attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR"; attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE"; begin scndry_out <= \^scndry_out\; \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => asr_d1, Q => s_level_out_d1_cdc_to, R => '0' ); \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => aux_reset_in, O => asr_d1 ); \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => s_level_out_d1_cdc_to, Q => s_level_out_d2, R => '0' ); \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => s_level_out_d2, Q => s_level_out_d3, R => '0' ); \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => s_level_out_d3, Q => \^scndry_out\, R => '0' ); lpf_asr_i_1: unisim.vcomponents.LUT5 generic map( INIT => X"EAAAAAA8" ) port map ( I0 => lpf_asr, I1 => p_1_in, I2 => p_2_in, I3 => \^scndry_out\, I4 => asr_lpf(0), O => lpf_asr_reg ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0 is port ( lpf_exr_reg : out STD_LOGIC; scndry_out : out STD_LOGIC; lpf_exr : in STD_LOGIC; p_3_out : in STD_LOGIC_VECTOR ( 2 downto 0 ); mb_debug_sys_rst : in STD_LOGIC; ext_reset_in : in STD_LOGIC; slowest_sync_clk : in STD_LOGIC ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0 : entity is "cdc_sync"; end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0 is signal exr_d1 : STD_LOGIC; signal s_level_out_d1_cdc_to : STD_LOGIC; signal s_level_out_d2 : STD_LOGIC; signal s_level_out_d3 : STD_LOGIC; signal \^scndry_out\ : STD_LOGIC; attribute ASYNC_REG : boolean; attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true; attribute XILINX_LEGACY_PRIM : string; attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR"; attribute box_type : string; attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE"; attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true; attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR"; attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE"; attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true; attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR"; attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE"; attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true; attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR"; attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE"; begin scndry_out <= \^scndry_out\; \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => exr_d1, Q => s_level_out_d1_cdc_to, R => '0' ); \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"B" ) port map ( I0 => mb_debug_sys_rst, I1 => ext_reset_in, O => exr_d1 ); \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => s_level_out_d1_cdc_to, Q => s_level_out_d2, R => '0' ); \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => s_level_out_d2, Q => s_level_out_d3, R => '0' ); \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => s_level_out_d3, Q => \^scndry_out\, R => '0' ); lpf_exr_i_1: unisim.vcomponents.LUT5 generic map( INIT => X"EAAAAAA8" ) port map ( I0 => lpf_exr, I1 => p_3_out(1), I2 => p_3_out(2), I3 => \^scndry_out\, I4 => p_3_out(0), O => lpf_exr_reg ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_upcnt_n is port ( Q : out STD_LOGIC_VECTOR ( 5 downto 0 ); seq_clr : in STD_LOGIC; seq_cnt_en : in STD_LOGIC; slowest_sync_clk : in STD_LOGIC ); end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_upcnt_n; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_upcnt_n is signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 ); signal clear : STD_LOGIC; signal q_int0 : STD_LOGIC_VECTOR ( 5 downto 0 ); attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \q_int[1]_i_1\ : label is "soft_lutpair1"; attribute SOFT_HLUTNM of \q_int[2]_i_1\ : label is "soft_lutpair1"; attribute SOFT_HLUTNM of \q_int[3]_i_1\ : label is "soft_lutpair0"; attribute SOFT_HLUTNM of \q_int[4]_i_1\ : label is "soft_lutpair0"; begin Q(5 downto 0) <= \^q\(5 downto 0); \q_int[0]_i_1\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => \^q\(0), O => q_int0(0) ); \q_int[1]_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => \^q\(0), I1 => \^q\(1), O => q_int0(1) ); \q_int[2]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"78" ) port map ( I0 => \^q\(0), I1 => \^q\(1), I2 => \^q\(2), O => q_int0(2) ); \q_int[3]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"7F80" ) port map ( I0 => \^q\(1), I1 => \^q\(0), I2 => \^q\(2), I3 => \^q\(3), O => q_int0(3) ); \q_int[4]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"7FFF8000" ) port map ( I0 => \^q\(2), I1 => \^q\(0), I2 => \^q\(1), I3 => \^q\(3), I4 => \^q\(4), O => q_int0(4) ); \q_int[5]_i_1\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => seq_clr, O => clear ); \q_int[5]_i_2\: unisim.vcomponents.LUT6 generic map( INIT => X"7FFFFFFF80000000" ) port map ( I0 => \^q\(3), I1 => \^q\(1), I2 => \^q\(0), I3 => \^q\(2), I4 => \^q\(4), I5 => \^q\(5), O => q_int0(5) ); \q_int_reg[0]\: unisim.vcomponents.FDRE generic map( INIT => '1' ) port map ( C => slowest_sync_clk, CE => seq_cnt_en, D => q_int0(0), Q => \^q\(0), R => clear ); \q_int_reg[1]\: unisim.vcomponents.FDRE generic map( INIT => '1' ) port map ( C => slowest_sync_clk, CE => seq_cnt_en, D => q_int0(1), Q => \^q\(1), R => clear ); \q_int_reg[2]\: unisim.vcomponents.FDRE generic map( INIT => '1' ) port map ( C => slowest_sync_clk, CE => seq_cnt_en, D => q_int0(2), Q => \^q\(2), R => clear ); \q_int_reg[3]\: unisim.vcomponents.FDRE generic map( INIT => '1' ) port map ( C => slowest_sync_clk, CE => seq_cnt_en, D => q_int0(3), Q => \^q\(3), R => clear ); \q_int_reg[4]\: unisim.vcomponents.FDRE generic map( INIT => '1' ) port map ( C => slowest_sync_clk, CE => seq_cnt_en, D => q_int0(4), Q => \^q\(4), R => clear ); \q_int_reg[5]\: unisim.vcomponents.FDRE generic map( INIT => '1' ) port map ( C => slowest_sync_clk, CE => seq_cnt_en, D => q_int0(5), Q => \^q\(5), R => clear ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lpf is port ( lpf_int : out STD_LOGIC; slowest_sync_clk : in STD_LOGIC; dcm_locked : in STD_LOGIC; mb_debug_sys_rst : in STD_LOGIC; ext_reset_in : in STD_LOGIC; aux_reset_in : in STD_LOGIC ); end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lpf; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lpf is signal \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0\ : STD_LOGIC; signal \ACTIVE_LOW_EXT.ACT_LO_EXT_n_0\ : STD_LOGIC; signal Q : STD_LOGIC; signal asr_lpf : STD_LOGIC_VECTOR ( 0 to 0 ); signal lpf_asr : STD_LOGIC; signal lpf_exr : STD_LOGIC; signal \lpf_int0__0\ : STD_LOGIC; signal p_1_in : STD_LOGIC; signal p_2_in : STD_LOGIC; signal p_3_in1_in : STD_LOGIC; signal p_3_out : STD_LOGIC_VECTOR ( 3 downto 0 ); attribute XILINX_LEGACY_PRIM : string; attribute XILINX_LEGACY_PRIM of POR_SRL_I : label is "SRL16"; attribute box_type : string; attribute box_type of POR_SRL_I : label is "PRIMITIVE"; attribute srl_name : string; attribute srl_name of POR_SRL_I : label is "U0/\EXT_LPF/POR_SRL_I "; begin \ACTIVE_LOW_AUX.ACT_LO_AUX\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync port map ( asr_lpf(0) => asr_lpf(0), aux_reset_in => aux_reset_in, lpf_asr => lpf_asr, lpf_asr_reg => \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0\, p_1_in => p_1_in, p_2_in => p_2_in, scndry_out => p_3_in1_in, slowest_sync_clk => slowest_sync_clk ); \ACTIVE_LOW_EXT.ACT_LO_EXT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0 port map ( ext_reset_in => ext_reset_in, lpf_exr => lpf_exr, lpf_exr_reg => \ACTIVE_LOW_EXT.ACT_LO_EXT_n_0\, mb_debug_sys_rst => mb_debug_sys_rst, p_3_out(2 downto 0) => p_3_out(2 downto 0), scndry_out => p_3_out(3), slowest_sync_clk => slowest_sync_clk ); \AUX_LPF[1].asr_lpf_reg[1]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => p_3_in1_in, Q => p_2_in, R => '0' ); \AUX_LPF[2].asr_lpf_reg[2]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => p_2_in, Q => p_1_in, R => '0' ); \AUX_LPF[3].asr_lpf_reg[3]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => p_1_in, Q => asr_lpf(0), R => '0' ); \EXT_LPF[1].exr_lpf_reg[1]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => p_3_out(3), Q => p_3_out(2), R => '0' ); \EXT_LPF[2].exr_lpf_reg[2]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => p_3_out(2), Q => p_3_out(1), R => '0' ); \EXT_LPF[3].exr_lpf_reg[3]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => p_3_out(1), Q => p_3_out(0), R => '0' ); POR_SRL_I: unisim.vcomponents.SRL16E generic map( INIT => X"FFFF" ) port map ( A0 => '1', A1 => '1', A2 => '1', A3 => '1', CE => '1', CLK => slowest_sync_clk, D => '0', Q => Q ); lpf_asr_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0\, Q => lpf_asr, R => '0' ); lpf_exr_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => \ACTIVE_LOW_EXT.ACT_LO_EXT_n_0\, Q => lpf_exr, R => '0' ); lpf_int0: unisim.vcomponents.LUT4 generic map( INIT => X"FFFD" ) port map ( I0 => dcm_locked, I1 => lpf_exr, I2 => lpf_asr, I3 => Q, O => \lpf_int0__0\ ); lpf_int_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => \lpf_int0__0\, Q => lpf_int, R => '0' ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sequence_psr is port ( MB_out : out STD_LOGIC; Bsr_out : out STD_LOGIC; Pr_out : out STD_LOGIC; \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N\ : out STD_LOGIC; \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N\ : out STD_LOGIC; lpf_int : in STD_LOGIC; slowest_sync_clk : in STD_LOGIC ); end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sequence_psr; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sequence_psr is signal \^bsr_out\ : STD_LOGIC; signal Core_i_1_n_0 : STD_LOGIC; signal \^mb_out\ : STD_LOGIC; signal \^pr_out\ : STD_LOGIC; signal \bsr_dec_reg_n_0_[0]\ : STD_LOGIC; signal \bsr_dec_reg_n_0_[2]\ : STD_LOGIC; signal bsr_i_1_n_0 : STD_LOGIC; signal \core_dec[0]_i_1_n_0\ : STD_LOGIC; signal \core_dec[2]_i_1_n_0\ : STD_LOGIC; signal \core_dec_reg_n_0_[0]\ : STD_LOGIC; signal \core_dec_reg_n_0_[1]\ : STD_LOGIC; signal from_sys_i_1_n_0 : STD_LOGIC; signal p_0_in : STD_LOGIC; signal p_3_out : STD_LOGIC_VECTOR ( 2 downto 0 ); signal p_5_out : STD_LOGIC_VECTOR ( 2 downto 0 ); signal \pr_dec0__0\ : STD_LOGIC; signal \pr_dec_reg_n_0_[0]\ : STD_LOGIC; signal \pr_dec_reg_n_0_[2]\ : STD_LOGIC; signal pr_i_1_n_0 : STD_LOGIC; signal seq_clr : STD_LOGIC; signal seq_cnt : STD_LOGIC_VECTOR ( 5 downto 0 ); signal seq_cnt_en : STD_LOGIC; attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1\ : label is "soft_lutpair5"; attribute SOFT_HLUTNM of \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1\ : label is "soft_lutpair4"; attribute SOFT_HLUTNM of Core_i_1 : label is "soft_lutpair3"; attribute SOFT_HLUTNM of \bsr_dec[2]_i_1\ : label is "soft_lutpair6"; attribute SOFT_HLUTNM of bsr_i_1 : label is "soft_lutpair5"; attribute SOFT_HLUTNM of \core_dec[0]_i_1\ : label is "soft_lutpair2"; attribute SOFT_HLUTNM of \core_dec[2]_i_1\ : label is "soft_lutpair6"; attribute SOFT_HLUTNM of from_sys_i_1 : label is "soft_lutpair3"; attribute SOFT_HLUTNM of \pr_dec[0]_i_1\ : label is "soft_lutpair2"; attribute SOFT_HLUTNM of pr_i_1 : label is "soft_lutpair4"; begin Bsr_out <= \^bsr_out\; MB_out <= \^mb_out\; Pr_out <= \^pr_out\; \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => \^bsr_out\, O => \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N\ ); \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => \^pr_out\, O => \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N\ ); Core_i_1: unisim.vcomponents.LUT2 generic map( INIT => X"2" ) port map ( I0 => \^mb_out\, I1 => p_0_in, O => Core_i_1_n_0 ); Core_reg: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => slowest_sync_clk, CE => '1', D => Core_i_1_n_0, Q => \^mb_out\, S => lpf_int ); SEQ_COUNTER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_upcnt_n port map ( Q(5 downto 0) => seq_cnt(5 downto 0), seq_clr => seq_clr, seq_cnt_en => seq_cnt_en, slowest_sync_clk => slowest_sync_clk ); \bsr_dec[0]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"0090" ) port map ( I0 => seq_cnt_en, I1 => seq_cnt(4), I2 => seq_cnt(3), I3 => seq_cnt(5), O => p_5_out(0) ); \bsr_dec[2]_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"8" ) port map ( I0 => \core_dec_reg_n_0_[1]\, I1 => \bsr_dec_reg_n_0_[0]\, O => p_5_out(2) ); \bsr_dec_reg[0]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => p_5_out(0), Q => \bsr_dec_reg_n_0_[0]\, R => '0' ); \bsr_dec_reg[2]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => p_5_out(2), Q => \bsr_dec_reg_n_0_[2]\, R => '0' ); bsr_i_1: unisim.vcomponents.LUT2 generic map( INIT => X"2" ) port map ( I0 => \^bsr_out\, I1 => \bsr_dec_reg_n_0_[2]\, O => bsr_i_1_n_0 ); bsr_reg: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => slowest_sync_clk, CE => '1', D => bsr_i_1_n_0, Q => \^bsr_out\, S => lpf_int ); \core_dec[0]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"9000" ) port map ( I0 => seq_cnt_en, I1 => seq_cnt(4), I2 => seq_cnt(3), I3 => seq_cnt(5), O => \core_dec[0]_i_1_n_0\ ); \core_dec[2]_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"8" ) port map ( I0 => \core_dec_reg_n_0_[1]\, I1 => \core_dec_reg_n_0_[0]\, O => \core_dec[2]_i_1_n_0\ ); \core_dec_reg[0]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => \core_dec[0]_i_1_n_0\, Q => \core_dec_reg_n_0_[0]\, R => '0' ); \core_dec_reg[1]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => \pr_dec0__0\, Q => \core_dec_reg_n_0_[1]\, R => '0' ); \core_dec_reg[2]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => \core_dec[2]_i_1_n_0\, Q => p_0_in, R => '0' ); from_sys_i_1: unisim.vcomponents.LUT2 generic map( INIT => X"8" ) port map ( I0 => \^mb_out\, I1 => seq_cnt_en, O => from_sys_i_1_n_0 ); from_sys_reg: unisim.vcomponents.FDSE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => from_sys_i_1_n_0, Q => seq_cnt_en, S => lpf_int ); pr_dec0: unisim.vcomponents.LUT4 generic map( INIT => X"0018" ) port map ( I0 => seq_cnt_en, I1 => seq_cnt(0), I2 => seq_cnt(2), I3 => seq_cnt(1), O => \pr_dec0__0\ ); \pr_dec[0]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"0480" ) port map ( I0 => seq_cnt_en, I1 => seq_cnt(3), I2 => seq_cnt(5), I3 => seq_cnt(4), O => p_3_out(0) ); \pr_dec[2]_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"8" ) port map ( I0 => \core_dec_reg_n_0_[1]\, I1 => \pr_dec_reg_n_0_[0]\, O => p_3_out(2) ); \pr_dec_reg[0]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => p_3_out(0), Q => \pr_dec_reg_n_0_[0]\, R => '0' ); \pr_dec_reg[2]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => p_3_out(2), Q => \pr_dec_reg_n_0_[2]\, R => '0' ); pr_i_1: unisim.vcomponents.LUT2 generic map( INIT => X"2" ) port map ( I0 => \^pr_out\, I1 => \pr_dec_reg_n_0_[2]\, O => pr_i_1_n_0 ); pr_reg: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => slowest_sync_clk, CE => '1', D => pr_i_1_n_0, Q => \^pr_out\, S => lpf_int ); seq_clr_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => '1', Q => seq_clr, R => lpf_int ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset is port ( slowest_sync_clk : in STD_LOGIC; ext_reset_in : in STD_LOGIC; aux_reset_in : in STD_LOGIC; mb_debug_sys_rst : in STD_LOGIC; dcm_locked : in STD_LOGIC; mb_reset : out STD_LOGIC; bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 ); peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 ); interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 ); peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 ) ); attribute C_AUX_RESET_HIGH : string; attribute C_AUX_RESET_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is "1'b0"; attribute C_AUX_RST_WIDTH : integer; attribute C_AUX_RST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is 4; attribute C_EXT_RESET_HIGH : string; attribute C_EXT_RESET_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is "1'b0"; attribute C_EXT_RST_WIDTH : integer; attribute C_EXT_RST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is 4; attribute C_FAMILY : string; attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is "zynq"; attribute C_NUM_BUS_RST : integer; attribute C_NUM_BUS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is 1; attribute C_NUM_INTERCONNECT_ARESETN : integer; attribute C_NUM_INTERCONNECT_ARESETN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is 1; attribute C_NUM_PERP_ARESETN : integer; attribute C_NUM_PERP_ARESETN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is 1; attribute C_NUM_PERP_RST : integer; attribute C_NUM_PERP_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset : entity is 1; end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset is signal Bsr_out : STD_LOGIC; signal MB_out : STD_LOGIC; signal Pr_out : STD_LOGIC; signal SEQ_n_3 : STD_LOGIC; signal SEQ_n_4 : STD_LOGIC; signal lpf_int : STD_LOGIC; attribute box_type : string; attribute box_type of \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N\ : label is "PRIMITIVE"; attribute box_type of \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N\ : label is "PRIMITIVE"; attribute box_type of \BSR_OUT_DFF[0].FDRE_BSR\ : label is "PRIMITIVE"; attribute box_type of FDRE_inst : label is "PRIMITIVE"; attribute box_type of \PR_OUT_DFF[0].FDRE_PER\ : label is "PRIMITIVE"; attribute equivalent_register_removal : string; attribute equivalent_register_removal of bus_struct_reset : signal is "no"; attribute equivalent_register_removal of interconnect_aresetn : signal is "no"; attribute equivalent_register_removal of peripheral_aresetn : signal is "no"; attribute equivalent_register_removal of peripheral_reset : signal is "no"; begin \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N\: unisim.vcomponents.FDRE generic map( INIT => '0', IS_C_INVERTED => '0', IS_D_INVERTED => '0', IS_R_INVERTED => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => SEQ_n_3, Q => interconnect_aresetn(0), R => '0' ); \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N\: unisim.vcomponents.FDRE generic map( INIT => '0', IS_C_INVERTED => '0', IS_D_INVERTED => '0', IS_R_INVERTED => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => SEQ_n_4, Q => peripheral_aresetn(0), R => '0' ); \BSR_OUT_DFF[0].FDRE_BSR\: unisim.vcomponents.FDRE generic map( INIT => '1', IS_C_INVERTED => '0', IS_D_INVERTED => '0', IS_R_INVERTED => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => Bsr_out, Q => bus_struct_reset(0), R => '0' ); EXT_LPF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lpf port map ( aux_reset_in => aux_reset_in, dcm_locked => dcm_locked, ext_reset_in => ext_reset_in, lpf_int => lpf_int, mb_debug_sys_rst => mb_debug_sys_rst, slowest_sync_clk => slowest_sync_clk ); FDRE_inst: unisim.vcomponents.FDRE generic map( INIT => '1', IS_C_INVERTED => '0', IS_D_INVERTED => '0', IS_R_INVERTED => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => MB_out, Q => mb_reset, R => '0' ); \PR_OUT_DFF[0].FDRE_PER\: unisim.vcomponents.FDRE generic map( INIT => '1', IS_C_INVERTED => '0', IS_D_INVERTED => '0', IS_R_INVERTED => '0' ) port map ( C => slowest_sync_clk, CE => '1', D => Pr_out, Q => peripheral_reset(0), R => '0' ); SEQ: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sequence_psr port map ( \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N\ => SEQ_n_3, \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N\ => SEQ_n_4, Bsr_out => Bsr_out, MB_out => MB_out, Pr_out => Pr_out, lpf_int => lpf_int, slowest_sync_clk => slowest_sync_clk ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is port ( slowest_sync_clk : in STD_LOGIC; ext_reset_in : in STD_LOGIC; aux_reset_in : in STD_LOGIC; mb_debug_sys_rst : in STD_LOGIC; dcm_locked : in STD_LOGIC; mb_reset : out STD_LOGIC; bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 ); peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 ); interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 ); peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 ) ); attribute NotValidForBitStream : boolean; attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true; attribute CHECK_LICENSE_TYPE : string; attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_rst_ps7_0_50M_0,proc_sys_reset,{}"; attribute downgradeipidentifiedwarnings : string; attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes"; attribute x_core_info : string; attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "proc_sys_reset,Vivado 2018.2"; end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is attribute C_AUX_RESET_HIGH : string; attribute C_AUX_RESET_HIGH of U0 : label is "1'b0"; attribute C_AUX_RST_WIDTH : integer; attribute C_AUX_RST_WIDTH of U0 : label is 4; attribute C_EXT_RESET_HIGH : string; attribute C_EXT_RESET_HIGH of U0 : label is "1'b0"; attribute C_EXT_RST_WIDTH : integer; attribute C_EXT_RST_WIDTH of U0 : label is 4; attribute C_FAMILY : string; attribute C_FAMILY of U0 : label is "zynq"; attribute C_NUM_BUS_RST : integer; attribute C_NUM_BUS_RST of U0 : label is 1; attribute C_NUM_INTERCONNECT_ARESETN : integer; attribute C_NUM_INTERCONNECT_ARESETN of U0 : label is 1; attribute C_NUM_PERP_ARESETN : integer; attribute C_NUM_PERP_ARESETN of U0 : label is 1; attribute C_NUM_PERP_RST : integer; attribute C_NUM_PERP_RST of U0 : label is 1; attribute x_interface_info : string; attribute x_interface_info of aux_reset_in : signal is "xilinx.com:signal:reset:1.0 aux_reset RST"; attribute x_interface_parameter : string; attribute x_interface_parameter of aux_reset_in : signal is "XIL_INTERFACENAME aux_reset, POLARITY ACTIVE_LOW"; attribute x_interface_info of ext_reset_in : signal is "xilinx.com:signal:reset:1.0 ext_reset RST"; attribute x_interface_parameter of ext_reset_in : signal is "XIL_INTERFACENAME ext_reset, BOARD.ASSOCIATED_PARAM RESET_BOARD_INTERFACE, POLARITY ACTIVE_LOW"; attribute x_interface_info of mb_debug_sys_rst : signal is "xilinx.com:signal:reset:1.0 dbg_reset RST"; attribute x_interface_parameter of mb_debug_sys_rst : signal is "XIL_INTERFACENAME dbg_reset, POLARITY ACTIVE_HIGH"; attribute x_interface_info of mb_reset : signal is "xilinx.com:signal:reset:1.0 mb_rst RST"; attribute x_interface_parameter of mb_reset : signal is "XIL_INTERFACENAME mb_rst, POLARITY ACTIVE_HIGH, TYPE PROCESSOR"; attribute x_interface_info of slowest_sync_clk : signal is "xilinx.com:signal:clock:1.0 clock CLK"; attribute x_interface_parameter of slowest_sync_clk : signal is "XIL_INTERFACENAME clock, ASSOCIATED_RESET mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0"; attribute x_interface_info of bus_struct_reset : signal is "xilinx.com:signal:reset:1.0 bus_struct_reset RST"; attribute x_interface_parameter of bus_struct_reset : signal is "XIL_INTERFACENAME bus_struct_reset, POLARITY ACTIVE_HIGH, TYPE INTERCONNECT"; attribute x_interface_info of interconnect_aresetn : signal is "xilinx.com:signal:reset:1.0 interconnect_low_rst RST"; attribute x_interface_parameter of interconnect_aresetn : signal is "XIL_INTERFACENAME interconnect_low_rst, POLARITY ACTIVE_LOW, TYPE INTERCONNECT"; attribute x_interface_info of peripheral_aresetn : signal is "xilinx.com:signal:reset:1.0 peripheral_low_rst RST"; attribute x_interface_parameter of peripheral_aresetn : signal is "XIL_INTERFACENAME peripheral_low_rst, POLARITY ACTIVE_LOW, TYPE PERIPHERAL"; attribute x_interface_info of peripheral_reset : signal is "xilinx.com:signal:reset:1.0 peripheral_high_rst RST"; attribute x_interface_parameter of peripheral_reset : signal is "XIL_INTERFACENAME peripheral_high_rst, POLARITY ACTIVE_HIGH, TYPE PERIPHERAL"; begin U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_sys_reset port map ( aux_reset_in => aux_reset_in, bus_struct_reset(0) => bus_struct_reset(0), dcm_locked => dcm_locked, ext_reset_in => ext_reset_in, interconnect_aresetn(0) => interconnect_aresetn(0), mb_debug_sys_rst => mb_debug_sys_rst, mb_reset => mb_reset, peripheral_aresetn(0) => peripheral_aresetn(0), peripheral_reset(0) => peripheral_reset(0), slowest_sync_clk => slowest_sync_clk ); end STRUCTURE;
mit
49c2dd4c7b5d2ff811a9c53171611d6d
0.588637
2.918492
false
false
false
false
MartinCura/SistDig-TP4
old/fix_floating_point_files/fixed_pkg_c.vhdl
1
301,463
-- -------------------------------------------------------------------- -- "fixed_pkg_c.vhdl" package contains functions for fixed point math. -- Please see the documentation for the fixed point package. -- This package should be compiled into "ieee_proposed" and used as follows: -- use ieee.std_logic_1164.all; -- use ieee.numeric_std.all; -- use ieee_proposed.fixed_float_types.all; -- use ieee_proposed.fixed_pkg.all; -- -- This verison is designed to work with the VHDL-93 compilers -- synthesis tools. Please note the "%%%" comments. These are where we -- diverge from the VHDL-200X LRM. -- -------------------------------------------------------------------- -- Version : $Revision: 1.22 $ -- Date : $Date: 2010/09/22 18:34:14 $ -- -------------------------------------------------------------------- use STD.TEXTIO.all; library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; --library ieee_proposed; --use ieee_proposed.fixed_float_types.all; library floatfixlib; use floatfixlib.fixed_float_types.all; ---library work; ---use work.fixed_float_types.all; package fixed_pkg is -- generic ( -- Rounding routine to use in fixed point, fixed_round or fixed_truncate constant fixed_round_style : fixed_round_style_type := fixed_round; -- Overflow routine to use in fixed point, fixed_saturate or fixed_wrap constant fixed_overflow_style : fixed_overflow_style_type := fixed_saturate; -- Extra bits used in divide routines constant fixed_guard_bits : NATURAL := 3; -- If TRUE, then turn off warnings on "X" propagation constant no_warning : BOOLEAN := (false ); -- Author David Bishop ([email protected]) -- base Unsigned fixed point type, downto direction assumed type UNRESOLVED_ufixed is array (INTEGER range <>) of STD_ULOGIC; -- base Signed fixed point type, downto direction assumed type UNRESOLVED_sfixed is array (INTEGER range <>) of STD_ULOGIC; subtype U_ufixed is UNRESOLVED_ufixed; subtype U_sfixed is UNRESOLVED_sfixed; subtype ufixed is UNRESOLVED_ufixed; subtype sfixed is UNRESOLVED_sfixed; --=========================================================================== -- Arithmetic Operators: --=========================================================================== -- Absolute value, 2's complement -- abs sfixed(a downto b) = sfixed(a+1 downto b) function "abs" (arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- Negation, 2's complement -- - sfixed(a downto b) = sfixed(a+1 downto b) function "-" (arg : UNRESOLVED_sfixed)return UNRESOLVED_sfixed; -- Addition -- ufixed(a downto b) + ufixed(c downto d) -- = ufixed(maximum(a,c)+1 downto minimum(b,d)) function "+" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- sfixed(a downto b) + sfixed(c downto d) -- = sfixed(maximum(a,c)+1 downto minimum(b,d)) function "+" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- Subtraction -- ufixed(a downto b) - ufixed(c downto d) -- = ufixed(maximum(a,c)+1 downto minimum(b,d)) function "-" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- sfixed(a downto b) - sfixed(c downto d) -- = sfixed(maximum(a,c)+1 downto minimum(b,d)) function "-" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- Multiplication -- ufixed(a downto b) * ufixed(c downto d) = ufixed(a+c+1 downto b+d) function "*" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- sfixed(a downto b) * sfixed(c downto d) = sfixed(a+c+1 downto b+d) function "*" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- Division -- ufixed(a downto b) / ufixed(c downto d) = ufixed(a-d downto b-c-1) function "/" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- sfixed(a downto b) / sfixed(c downto d) = sfixed(a-d+1 downto b-c) function "/" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- Remainder -- ufixed (a downto b) rem ufixed (c downto d) -- = ufixed (minimum(a,c) downto minimum(b,d)) function "rem" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- sfixed (a downto b) rem sfixed (c downto d) -- = sfixed (minimum(a,c) downto minimum(b,d)) function "rem" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- Modulo -- ufixed (a downto b) mod ufixed (c downto d) -- = ufixed (minimum(a,c) downto minimum(b, d)) function "mod" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- sfixed (a downto b) mod sfixed (c downto d) -- = sfixed (c downto minimum(b, d)) function "mod" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; ---------------------------------------------------------------------------- -- In these routines the "real" or "natural" (integer) -- are converted into a fixed point number and then the operation is -- performed. It is assumed that the array will be large enough. -- If the input is "real" then the real number is converted into a fixed of -- the same size as the fixed point input. If the number is an "integer" -- then it is converted into fixed with the range (l'high downto 0). ---------------------------------------------------------------------------- -- ufixed(a downto b) + ufixed(a downto b) = ufixed(a+1 downto b) function "+" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed; -- ufixed(c downto d) + ufixed(c downto d) = ufixed(c+1 downto d) function "+" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- ufixed(a downto b) + ufixed(a downto 0) = ufixed(a+1 downto minimum(0,b)) function "+" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed; -- ufixed(a downto 0) + ufixed(c downto d) = ufixed(c+1 downto minimum(0,d)) function "+" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- ufixed(a downto b) - ufixed(a downto b) = ufixed(a+1 downto b) function "-" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed; -- ufixed(c downto d) - ufixed(c downto d) = ufixed(c+1 downto d) function "-" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- ufixed(a downto b) - ufixed(a downto 0) = ufixed(a+1 downto minimum(0,b)) function "-" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed; -- ufixed(a downto 0) + ufixed(c downto d) = ufixed(c+1 downto minimum(0,d)) function "-" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- ufixed(a downto b) * ufixed(a downto b) = ufixed(2a+1 downto 2b) function "*" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed; -- ufixed(c downto d) * ufixed(c downto d) = ufixed(2c+1 downto 2d) function "*" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- ufixed (a downto b) * ufixed (a downto 0) = ufixed (2a+1 downto b) function "*" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed; -- ufixed (a downto b) * ufixed (a downto 0) = ufixed (2a+1 downto b) function "*" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- ufixed(a downto b) / ufixed(a downto b) = ufixed(a-b downto b-a-1) function "/" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed; -- ufixed(a downto b) / ufixed(a downto b) = ufixed(a-b downto b-a-1) function "/" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- ufixed(a downto b) / ufixed(a downto 0) = ufixed(a downto b-a-1) function "/" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed; -- ufixed(c downto 0) / ufixed(c downto d) = ufixed(c-d downto -c-1) function "/" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- ufixed (a downto b) rem ufixed (a downto b) = ufixed (a downto b) function "rem" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed; -- ufixed (c downto d) rem ufixed (c downto d) = ufixed (c downto d) function "rem" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- ufixed (a downto b) rem ufixed (a downto 0) = ufixed (a downto minimum(b,0)) function "rem" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed; -- ufixed (c downto 0) rem ufixed (c downto d) = ufixed (c downto minimum(d,0)) function "rem" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- ufixed (a downto b) mod ufixed (a downto b) = ufixed (a downto b) function "mod" (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed; -- ufixed (c downto d) mod ufixed (c downto d) = ufixed (c downto d) function "mod" (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- ufixed (a downto b) mod ufixed (a downto 0) = ufixed (a downto minimum(b,0)) function "mod" (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed; -- ufixed (c downto 0) mod ufixed (c downto d) = ufixed (c downto minimum(d,0)) function "mod" (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; -- sfixed(a downto b) + sfixed(a downto b) = sfixed(a+1 downto b) function "+" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed; -- sfixed(c downto d) + sfixed(c downto d) = sfixed(c+1 downto d) function "+" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- sfixed(a downto b) + sfixed(a downto 0) = sfixed(a+1 downto minimum(0,b)) function "+" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed; -- sfixed(c downto 0) + sfixed(c downto d) = sfixed(c+1 downto minimum(0,d)) function "+" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- sfixed(a downto b) - sfixed(a downto b) = sfixed(a+1 downto b) function "-" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed; -- sfixed(c downto d) - sfixed(c downto d) = sfixed(c+1 downto d) function "-" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- sfixed(a downto b) - sfixed(a downto 0) = sfixed(a+1 downto minimum(0,b)) function "-" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed; -- sfixed(c downto 0) - sfixed(c downto d) = sfixed(c+1 downto minimum(0,d)) function "-" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- sfixed(a downto b) * sfixed(a downto b) = sfixed(2a+1 downto 2b) function "*" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed; -- sfixed(c downto d) * sfixed(c downto d) = sfixed(2c+1 downto 2d) function "*" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- sfixed(a downto b) * sfixed(a downto 0) = sfixed(2a+1 downto b) function "*" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed; -- sfixed(c downto 0) * sfixed(c downto d) = sfixed(2c+1 downto d) function "*" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- sfixed(a downto b) / sfixed(a downto b) = sfixed(a-b+1 downto b-a) function "/" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed; -- sfixed(c downto d) / sfixed(c downto d) = sfixed(c-d+1 downto d-c) function "/" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- sfixed(a downto b) / sfixed(a downto 0) = sfixed(a+1 downto b-a) function "/" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed; -- sfixed(c downto 0) / sfixed(c downto d) = sfixed(c-d+1 downto -c) function "/" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- sfixed (a downto b) rem sfixed (a downto b) = sfixed (a downto b) function "rem" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed; -- sfixed (c downto d) rem sfixed (c downto d) = sfixed (c downto d) function "rem" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- sfixed (a downto b) rem sfixed (a downto 0) = sfixed (a downto minimum(b,0)) function "rem" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed; -- sfixed (c downto 0) rem sfixed (c downto d) = sfixed (c downto minimum(d,0)) function "rem" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- sfixed (a downto b) mod sfixed (a downto b) = sfixed (a downto b) function "mod" (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed; -- sfixed (c downto d) mod sfixed (c downto d) = sfixed (c downto d) function "mod" (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- sfixed (a downto b) mod sfixed (a downto 0) = sfixed (a downto minimum(b,0)) function "mod" (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed; -- sfixed (c downto 0) mod sfixed (c downto d) = sfixed (c downto minimum(d,0)) function "mod" (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- This version of divide gives the user more control -- ufixed(a downto b) / ufixed(c downto d) = ufixed(a-d downto b-c-1) function divide ( l, r : UNRESOLVED_ufixed; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_ufixed; -- This version of divide gives the user more control -- sfixed(a downto b) / sfixed(c downto d) = sfixed(a-d+1 downto b-c) function divide ( l, r : UNRESOLVED_sfixed; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_sfixed; -- These functions return 1/X -- 1 / ufixed(a downto b) = ufixed(-b downto -a-1) function reciprocal ( arg : UNRESOLVED_ufixed; -- fixed point input constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_ufixed; -- 1 / sfixed(a downto b) = sfixed(-b+1 downto -a) function reciprocal ( arg : UNRESOLVED_sfixed; -- fixed point input constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_sfixed; -- REM function -- ufixed (a downto b) rem ufixed (c downto d) -- = ufixed (minimum(a,c) downto minimum(b,d)) function remainder ( l, r : UNRESOLVED_ufixed; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_ufixed; -- sfixed (a downto b) rem sfixed (c downto d) -- = sfixed (minimum(a,c) downto minimum(b,d)) function remainder ( l, r : UNRESOLVED_sfixed; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_sfixed; -- mod function -- ufixed (a downto b) mod ufixed (c downto d) -- = ufixed (minimum(a,c) downto minimum(b, d)) function modulo ( l, r : UNRESOLVED_ufixed; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_ufixed; -- sfixed (a downto b) mod sfixed (c downto d) -- = sfixed (c downto minimum(b, d)) function modulo ( l, r : UNRESOLVED_sfixed; constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_sfixed; -- Procedure for those who need an "accumulator" function. -- add_carry (ufixed(a downto b), ufixed (c downto d)) -- = ufixed (maximum(a,c) downto minimum(b,d)) procedure add_carry ( L, R : in UNRESOLVED_ufixed; c_in : in STD_ULOGIC; result : out UNRESOLVED_ufixed; c_out : out STD_ULOGIC); -- add_carry (sfixed(a downto b), sfixed (c downto d)) -- = sfixed (maximum(a,c) downto minimum(b,d)) procedure add_carry ( L, R : in UNRESOLVED_sfixed; c_in : in STD_ULOGIC; result : out UNRESOLVED_sfixed; c_out : out STD_ULOGIC); -- Scales the result by a power of 2. Width of input = width of output with -- the binary point moved. function scalb (y : UNRESOLVED_ufixed; N : INTEGER) return UNRESOLVED_ufixed; function scalb (y : UNRESOLVED_ufixed; N : SIGNED) return UNRESOLVED_ufixed; function scalb (y : UNRESOLVED_sfixed; N : INTEGER) return UNRESOLVED_sfixed; function scalb (y : UNRESOLVED_sfixed; N : SIGNED) return UNRESOLVED_sfixed; function Is_Negative (arg : UNRESOLVED_sfixed) return BOOLEAN; --=========================================================================== -- Comparison Operators --=========================================================================== function ">" (l, r : UNRESOLVED_ufixed) return BOOLEAN; function ">" (l, r : UNRESOLVED_sfixed) return BOOLEAN; function "<" (l, r : UNRESOLVED_ufixed) return BOOLEAN; function "<" (l, r : UNRESOLVED_sfixed) return BOOLEAN; function "<=" (l, r : UNRESOLVED_ufixed) return BOOLEAN; function "<=" (l, r : UNRESOLVED_sfixed) return BOOLEAN; function ">=" (l, r : UNRESOLVED_ufixed) return BOOLEAN; function ">=" (l, r : UNRESOLVED_sfixed) return BOOLEAN; function "=" (l, r : UNRESOLVED_ufixed) return BOOLEAN; function "=" (l, r : UNRESOLVED_sfixed) return BOOLEAN; function "/=" (l, r : UNRESOLVED_ufixed) return BOOLEAN; function "/=" (l, r : UNRESOLVED_sfixed) return BOOLEAN; function \?=\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?/=\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?>\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?>=\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?<\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?<=\ (l, r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?=\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?/=\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?>\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?>=\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?<\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?<=\ (l, r : UNRESOLVED_sfixed) return STD_ULOGIC; function std_match (l, r : UNRESOLVED_ufixed) return BOOLEAN; function std_match (l, r : UNRESOLVED_sfixed) return BOOLEAN; -- Overloads the default "maximum" and "minimum" function function maximum (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function minimum (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function maximum (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function minimum (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; ---------------------------------------------------------------------------- -- In these compare functions a natural is converted into a -- fixed point number of the bounds "maximum(l'high,0) downto 0" ---------------------------------------------------------------------------- function "=" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN; function "/=" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN; function ">=" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN; function "<=" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN; function ">" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN; function "<" (l : UNRESOLVED_ufixed; r : NATURAL) return BOOLEAN; function "=" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN; function "/=" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN; function ">=" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN; function "<=" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN; function ">" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN; function "<" (l : NATURAL; r : UNRESOLVED_ufixed) return BOOLEAN; function \?=\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC; function \?/=\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC; function \?>=\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC; function \?<=\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC; function \?>\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC; function \?<\ (l : UNRESOLVED_ufixed; r : NATURAL) return STD_ULOGIC; function \?=\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?/=\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?>=\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?<=\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?>\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?<\ (l : NATURAL; r : UNRESOLVED_ufixed) return STD_ULOGIC; function maximum (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed; function minimum (l : UNRESOLVED_ufixed; r : NATURAL) return UNRESOLVED_ufixed; function maximum (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function minimum (l : NATURAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; ---------------------------------------------------------------------------- -- In these compare functions a real is converted into a -- fixed point number of the bounds "l'high+1 downto l'low" ---------------------------------------------------------------------------- function "=" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN; function "/=" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN; function ">=" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN; function "<=" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN; function ">" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN; function "<" (l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN; function "=" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN; function "/=" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN; function ">=" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN; function "<=" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN; function ">" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN; function "<" (l : REAL; r : UNRESOLVED_ufixed) return BOOLEAN; function \?=\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC; function \?/=\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC; function \?>=\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC; function \?<=\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC; function \?>\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC; function \?<\ (l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC; function \?=\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?/=\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?>=\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?<=\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?>\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC; function \?<\ (l : REAL; r : UNRESOLVED_ufixed) return STD_ULOGIC; function maximum (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed; function maximum (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function minimum (l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed; function minimum (l : REAL; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; ---------------------------------------------------------------------------- -- In these compare functions an integer is converted into a -- fixed point number of the bounds "maximum(l'high,1) downto 0" ---------------------------------------------------------------------------- function "=" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN; function "/=" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN; function ">=" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN; function "<=" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN; function ">" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN; function "<" (l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN; function "=" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN; function "/=" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN; function ">=" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN; function "<=" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN; function ">" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN; function "<" (l : INTEGER; r : UNRESOLVED_sfixed) return BOOLEAN; function \?=\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC; function \?/=\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC; function \?>=\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC; function \?<=\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC; function \?>\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC; function \?<\ (l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC; function \?=\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?/=\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?>=\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?<=\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?>\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?<\ (l : INTEGER; r : UNRESOLVED_sfixed) return STD_ULOGIC; function maximum (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed; function maximum (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function minimum (l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed; function minimum (l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; ---------------------------------------------------------------------------- -- In these compare functions a real is converted into a -- fixed point number of the bounds "l'high+1 downto l'low" ---------------------------------------------------------------------------- function "=" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN; function "/=" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN; function ">=" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN; function "<=" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN; function ">" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN; function "<" (l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN; function "=" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN; function "/=" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN; function ">=" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN; function "<=" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN; function ">" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN; function "<" (l : REAL; r : UNRESOLVED_sfixed) return BOOLEAN; function \?=\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC; function \?/=\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC; function \?>=\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC; function \?<=\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC; function \?>\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC; function \?<\ (l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC; function \?=\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?/=\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?>=\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?<=\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?>\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC; function \?<\ (l : REAL; r : UNRESOLVED_sfixed) return STD_ULOGIC; function maximum (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed; function maximum (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function minimum (l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed; function minimum (l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; --=========================================================================== -- Shift and Rotate Functions. -- Note that sra and sla are not the same as the BIT_VECTOR version --=========================================================================== function "sll" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER) return UNRESOLVED_ufixed; function "srl" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER) return UNRESOLVED_ufixed; function "rol" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER) return UNRESOLVED_ufixed; function "ror" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER) return UNRESOLVED_ufixed; function "sla" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER) return UNRESOLVED_ufixed; function "sra" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER) return UNRESOLVED_ufixed; function "sll" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER) return UNRESOLVED_sfixed; function "srl" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER) return UNRESOLVED_sfixed; function "rol" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER) return UNRESOLVED_sfixed; function "ror" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER) return UNRESOLVED_sfixed; function "sla" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER) return UNRESOLVED_sfixed; function "sra" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER) return UNRESOLVED_sfixed; function SHIFT_LEFT (ARG : UNRESOLVED_ufixed; COUNT : NATURAL) return UNRESOLVED_ufixed; function SHIFT_RIGHT (ARG : UNRESOLVED_ufixed; COUNT : NATURAL) return UNRESOLVED_ufixed; function SHIFT_LEFT (ARG : UNRESOLVED_sfixed; COUNT : NATURAL) return UNRESOLVED_sfixed; function SHIFT_RIGHT (ARG : UNRESOLVED_sfixed; COUNT : NATURAL) return UNRESOLVED_sfixed; ---------------------------------------------------------------------------- -- logical functions ---------------------------------------------------------------------------- function "not" (l : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function "and" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function "or" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function "nand" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function "nor" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function "xor" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function "xnor" (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function "not" (l : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function "and" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function "or" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function "nand" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function "nor" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function "xor" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function "xnor" (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- Vector and std_ulogic functions, same as functions in numeric_std function "and" (l : STD_ULOGIC; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function "and" (l : UNRESOLVED_ufixed; r : STD_ULOGIC) return UNRESOLVED_ufixed; function "or" (l : STD_ULOGIC; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function "or" (l : UNRESOLVED_ufixed; r : STD_ULOGIC) return UNRESOLVED_ufixed; function "nand" (l : STD_ULOGIC; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function "nand" (l : UNRESOLVED_ufixed; r : STD_ULOGIC) return UNRESOLVED_ufixed; function "nor" (l : STD_ULOGIC; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function "nor" (l : UNRESOLVED_ufixed; r : STD_ULOGIC) return UNRESOLVED_ufixed; function "xor" (l : STD_ULOGIC; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function "xor" (l : UNRESOLVED_ufixed; r : STD_ULOGIC) return UNRESOLVED_ufixed; function "xnor" (l : STD_ULOGIC; r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function "xnor" (l : UNRESOLVED_ufixed; r : STD_ULOGIC) return UNRESOLVED_ufixed; function "and" (l : STD_ULOGIC; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function "and" (l : UNRESOLVED_sfixed; r : STD_ULOGIC) return UNRESOLVED_sfixed; function "or" (l : STD_ULOGIC; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function "or" (l : UNRESOLVED_sfixed; r : STD_ULOGIC) return UNRESOLVED_sfixed; function "nand" (l : STD_ULOGIC; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function "nand" (l : UNRESOLVED_sfixed; r : STD_ULOGIC) return UNRESOLVED_sfixed; function "nor" (l : STD_ULOGIC; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function "nor" (l : UNRESOLVED_sfixed; r : STD_ULOGIC) return UNRESOLVED_sfixed; function "xor" (l : STD_ULOGIC; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function "xor" (l : UNRESOLVED_sfixed; r : STD_ULOGIC) return UNRESOLVED_sfixed; function "xnor" (l : STD_ULOGIC; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function "xnor" (l : UNRESOLVED_sfixed; r : STD_ULOGIC) return UNRESOLVED_sfixed; -- Reduction operators, same as numeric_std functions function and_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC; function nand_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC; function or_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC; function nor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC; function xor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC; function xnor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC; function and_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC; function nand_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC; function or_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC; function nor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC; function xor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC; function xnor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC; -- returns arg'low-1 if not found function find_leftmost (arg : UNRESOLVED_ufixed; y : STD_ULOGIC) return INTEGER; function find_leftmost (arg : UNRESOLVED_sfixed; y : STD_ULOGIC) return INTEGER; -- returns arg'high+1 if not found function find_rightmost (arg : UNRESOLVED_ufixed; y : STD_ULOGIC) return INTEGER; function find_rightmost (arg : UNRESOLVED_sfixed; y : STD_ULOGIC) return INTEGER; --=========================================================================== -- RESIZE Functions --=========================================================================== -- resizes the number (larger or smaller) -- The returned result will be ufixed (left_index downto right_index) -- If "round_style" is fixed_round, then the result will be rounded. -- If the MSB of the remainder is a "1" AND the LSB of the unrounded result -- is a '1' or the lower bits of the remainder include a '1' then the result -- will be increased by the smallest representable number for that type. -- "overflow_style" can be fixed_saturate or fixed_wrap. -- In saturate mode, if the number overflows then the largest possible -- representable number is returned. If wrap mode, then the upper bits -- of the number are truncated. function resize ( arg : UNRESOLVED_ufixed; -- input constant left_index : INTEGER; -- integer portion constant right_index : INTEGER; -- size of fraction constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_ufixed; -- "size_res" functions create the size of the output from the indices -- of the "size_res" input. The actual value of "size_res" is not used. function resize ( arg : UNRESOLVED_ufixed; -- input size_res : UNRESOLVED_ufixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_ufixed; -- Note that in "wrap" mode the sign bit is not replicated. Thus the -- resize of a negative number can have a positive result in wrap mode. function resize ( arg : UNRESOLVED_sfixed; -- input constant left_index : INTEGER; -- integer portion constant right_index : INTEGER; -- size of fraction constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_sfixed; function resize ( arg : UNRESOLVED_sfixed; -- input size_res : UNRESOLVED_sfixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_sfixed; --=========================================================================== -- Conversion Functions --=========================================================================== -- integer (natural) to unsigned fixed point. -- arguments are the upper and lower bounds of the number, thus -- ufixed (7 downto -3) <= to_ufixed (int, 7, -3); function to_ufixed ( arg : NATURAL; -- integer constant left_index : INTEGER; -- left index (high index) constant right_index : INTEGER := 0; -- right index constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_ufixed; function to_ufixed ( arg : NATURAL; -- integer size_res : UNRESOLVED_ufixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_ufixed; -- real to unsigned fixed point function to_ufixed ( arg : REAL; -- real constant left_index : INTEGER; -- left index (high index) constant right_index : INTEGER; -- right index constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_ufixed; function to_ufixed ( arg : REAL; -- real size_res : UNRESOLVED_ufixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_ufixed; -- unsigned to unsigned fixed point function to_ufixed ( arg : UNSIGNED; -- unsigned constant left_index : INTEGER; -- left index (high index) constant right_index : INTEGER := 0; -- right index constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_ufixed; function to_ufixed ( arg : UNSIGNED; -- unsigned size_res : UNRESOLVED_ufixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_ufixed; -- Performs a conversion. ufixed (arg'range) is returned function to_ufixed ( arg : UNSIGNED) -- unsigned return UNRESOLVED_ufixed; -- unsigned fixed point to unsigned function to_unsigned ( arg : UNRESOLVED_ufixed; -- fixed point input constant size : NATURAL; -- length of output constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNSIGNED; -- unsigned fixed point to unsigned function to_unsigned ( arg : UNRESOLVED_ufixed; -- fixed point input size_res : UNSIGNED; -- used for length of output constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNSIGNED; -- unsigned fixed point to real function to_real ( arg : UNRESOLVED_ufixed) -- fixed point input return REAL; -- unsigned fixed point to integer function to_integer ( arg : UNRESOLVED_ufixed; -- fixed point input constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return NATURAL; -- Integer to UNRESOLVED_sfixed function to_sfixed ( arg : INTEGER; -- integer constant left_index : INTEGER; -- left index (high index) constant right_index : INTEGER := 0; -- right index constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_sfixed; function to_sfixed ( arg : INTEGER; -- integer size_res : UNRESOLVED_sfixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_sfixed; -- Real to sfixed function to_sfixed ( arg : REAL; -- real constant left_index : INTEGER; -- left index (high index) constant right_index : INTEGER; -- right index constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_sfixed; function to_sfixed ( arg : REAL; -- real size_res : UNRESOLVED_sfixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_sfixed; -- signed to sfixed function to_sfixed ( arg : SIGNED; -- signed constant left_index : INTEGER; -- left index (high index) constant right_index : INTEGER := 0; -- right index constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_sfixed; function to_sfixed ( arg : SIGNED; -- signed size_res : UNRESOLVED_sfixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_sfixed; -- signed to sfixed (output assumed to be size of signed input) function to_sfixed ( arg : SIGNED) -- signed return UNRESOLVED_sfixed; -- Conversion from ufixed to sfixed function to_sfixed ( arg : UNRESOLVED_ufixed) return UNRESOLVED_sfixed; -- signed fixed point to signed function to_signed ( arg : UNRESOLVED_sfixed; -- fixed point input constant size : NATURAL; -- length of output constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return SIGNED; -- signed fixed point to signed function to_signed ( arg : UNRESOLVED_sfixed; -- fixed point input size_res : SIGNED; -- used for length of output constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return SIGNED; -- signed fixed point to real function to_real ( arg : UNRESOLVED_sfixed) -- fixed point input return REAL; -- signed fixed point to integer function to_integer ( arg : UNRESOLVED_sfixed; -- fixed point input constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return INTEGER; -- Because of the fairly complicated sizing rules in the fixed point -- packages these functions are provided to compute the result ranges -- Example: -- signal uf1 : ufixed (3 downto -3); -- signal uf2 : ufixed (4 downto -2); -- signal uf1multuf2 : ufixed (ufixed_high (3, -3, '*', 4, -2) downto -- ufixed_low (3, -3, '*', 4, -2)); -- uf1multuf2 <= uf1 * uf2; -- Valid characters: '+', '-', '*', '/', 'r' or 'R' (rem), 'm' or 'M' (mod), -- '1' (reciprocal), 'a' or 'A' (abs), 'n' or 'N' (unary -) function ufixed_high (left_index, right_index : INTEGER; operation : CHARACTER := 'X'; left_index2, right_index2 : INTEGER := 0) return INTEGER; function ufixed_low (left_index, right_index : INTEGER; operation : CHARACTER := 'X'; left_index2, right_index2 : INTEGER := 0) return INTEGER; function sfixed_high (left_index, right_index : INTEGER; operation : CHARACTER := 'X'; left_index2, right_index2 : INTEGER := 0) return INTEGER; function sfixed_low (left_index, right_index : INTEGER; operation : CHARACTER := 'X'; left_index2, right_index2 : INTEGER := 0) return INTEGER; -- Same as above, but using the "size_res" input only for their ranges: -- signal uf1multuf2 : ufixed (ufixed_high (uf1, '*', uf2) downto -- ufixed_low (uf1, '*', uf2)); -- uf1multuf2 <= uf1 * uf2; -- function ufixed_high (size_res : UNRESOLVED_ufixed; operation : CHARACTER := 'X'; size_res2 : UNRESOLVED_ufixed) return INTEGER; function ufixed_low (size_res : UNRESOLVED_ufixed; operation : CHARACTER := 'X'; size_res2 : UNRESOLVED_ufixed) return INTEGER; function sfixed_high (size_res : UNRESOLVED_sfixed; operation : CHARACTER := 'X'; size_res2 : UNRESOLVED_sfixed) return INTEGER; function sfixed_low (size_res : UNRESOLVED_sfixed; operation : CHARACTER := 'X'; size_res2 : UNRESOLVED_sfixed) return INTEGER; -- purpose: returns a saturated number function saturate ( constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_ufixed; -- purpose: returns a saturated number function saturate ( constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_sfixed; function saturate ( size_res : UNRESOLVED_ufixed) -- only the size of this is used return UNRESOLVED_ufixed; function saturate ( size_res : UNRESOLVED_sfixed) -- only the size of this is used return UNRESOLVED_sfixed; --=========================================================================== -- Translation Functions --=========================================================================== -- maps meta-logical values function to_01 ( s : UNRESOLVED_ufixed; -- fixed point input constant XMAP : STD_ULOGIC := '0') -- Map x to return UNRESOLVED_ufixed; -- maps meta-logical values function to_01 ( s : UNRESOLVED_sfixed; -- fixed point input constant XMAP : STD_ULOGIC := '0') -- Map x to return UNRESOLVED_sfixed; function Is_X (arg : UNRESOLVED_ufixed) return BOOLEAN; function Is_X (arg : UNRESOLVED_sfixed) return BOOLEAN; function to_X01 (arg : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function to_X01 (arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function to_X01Z (arg : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function to_X01Z (arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; function to_UX01 (arg : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; function to_UX01 (arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; -- straight vector conversion routines, needed for synthesis. -- These functions are here so that a std_logic_vector can be -- converted to and from sfixed and ufixed. Note that you can -- not convert these vectors because of their negative index. function to_slv ( arg : UNRESOLVED_ufixed) -- fixed point vector return STD_LOGIC_VECTOR; alias to_StdLogicVector is to_slv [UNRESOLVED_ufixed return STD_LOGIC_VECTOR]; alias to_Std_Logic_Vector is to_slv [UNRESOLVED_ufixed return STD_LOGIC_VECTOR]; function to_slv ( arg : UNRESOLVED_sfixed) -- fixed point vector return STD_LOGIC_VECTOR; alias to_StdLogicVector is to_slv [UNRESOLVED_sfixed return STD_LOGIC_VECTOR]; alias to_Std_Logic_Vector is to_slv [UNRESOLVED_sfixed return STD_LOGIC_VECTOR]; function to_sulv ( arg : UNRESOLVED_ufixed) -- fixed point vector return STD_ULOGIC_VECTOR; alias to_StdULogicVector is to_sulv [UNRESOLVED_ufixed return STD_ULOGIC_VECTOR]; alias to_Std_ULogic_Vector is to_sulv [UNRESOLVED_ufixed return STD_ULOGIC_VECTOR]; function to_sulv ( arg : UNRESOLVED_sfixed) -- fixed point vector return STD_ULOGIC_VECTOR; alias to_StdULogicVector is to_sulv [UNRESOLVED_sfixed return STD_ULOGIC_VECTOR]; alias to_Std_ULogic_Vector is to_sulv [UNRESOLVED_sfixed return STD_ULOGIC_VECTOR]; function to_ufixed ( arg : STD_ULOGIC_VECTOR; -- shifted vector constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_ufixed; function to_ufixed ( arg : STD_ULOGIC_VECTOR; -- shifted vector size_res : UNRESOLVED_ufixed) -- for size only return UNRESOLVED_ufixed; function to_sfixed ( arg : STD_ULOGIC_VECTOR; -- shifted vector constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_sfixed; function to_sfixed ( arg : STD_ULOGIC_VECTOR; -- shifted vector size_res : UNRESOLVED_sfixed) -- for size only return UNRESOLVED_sfixed; -- As a concession to those who use a graphical DSP environment, -- these functions take parameters in those tools format and create -- fixed point numbers. These functions are designed to convert from -- a std_logic_vector to the VHDL fixed point format using the conventions -- of these packages. In a pure VHDL environment you should use the -- "to_ufixed" and "to_sfixed" routines. -- unsigned fixed point function to_UFix ( arg : STD_ULOGIC_VECTOR; width : NATURAL; -- width of vector fraction : NATURAL) -- width of fraction return UNRESOLVED_ufixed; -- signed fixed point function to_SFix ( arg : STD_ULOGIC_VECTOR; width : NATURAL; -- width of vector fraction : NATURAL) -- width of fraction return UNRESOLVED_sfixed; -- finding the bounds of a number. These functions can be used like this: -- signal xxx : ufixed (7 downto -3); -- -- Which is the same as "ufixed (UFix_high (11,3) downto UFix_low(11,3))" -- signal yyy : ufixed (UFix_high (11, 3, "+", 11, 3) -- downto UFix_low(11, 3, "+", 11, 3)); -- Where "11" is the width of xxx (xxx'length), -- and 3 is the lower bound (abs (xxx'low)) -- In a pure VHDL environment use "ufixed_high" and "ufixed_low" function UFix_high (width, fraction : NATURAL; operation : CHARACTER := 'X'; width2, fraction2 : NATURAL := 0) return INTEGER; function UFix_low (width, fraction : NATURAL; operation : CHARACTER := 'X'; width2, fraction2 : NATURAL := 0) return INTEGER; -- Same as above but for signed fixed point. Note that the width -- of a signed fixed point number ignores the sign bit, thus -- width = sxxx'length-1 function SFix_high (width, fraction : NATURAL; operation : CHARACTER := 'X'; width2, fraction2 : NATURAL := 0) return INTEGER; function SFix_low (width, fraction : NATURAL; operation : CHARACTER := 'X'; width2, fraction2 : NATURAL := 0) return INTEGER; -- rtl_synthesis off -- pragma synthesis_off --=========================================================================== -- string and textio Functions --=========================================================================== -- purpose: writes fixed point into a line procedure WRITE ( L : inout LINE; -- input line VALUE : in UNRESOLVED_ufixed; -- fixed point input JUSTIFIED : in SIDE := right; FIELD : in WIDTH := 0); -- purpose: writes fixed point into a line procedure WRITE ( L : inout LINE; -- input line VALUE : in UNRESOLVED_sfixed; -- fixed point input JUSTIFIED : in SIDE := right; FIELD : in WIDTH := 0); procedure READ(L : inout LINE; VALUE : out UNRESOLVED_ufixed); procedure READ(L : inout LINE; VALUE : out UNRESOLVED_ufixed; GOOD : out BOOLEAN); procedure READ(L : inout LINE; VALUE : out UNRESOLVED_sfixed); procedure READ(L : inout LINE; VALUE : out UNRESOLVED_sfixed; GOOD : out BOOLEAN); alias bwrite is WRITE [LINE, UNRESOLVED_ufixed, SIDE, width]; alias bwrite is WRITE [LINE, UNRESOLVED_sfixed, SIDE, width]; alias bread is READ [LINE, UNRESOLVED_ufixed]; alias bread is READ [LINE, UNRESOLVED_ufixed, BOOLEAN]; alias bread is READ [LINE, UNRESOLVED_sfixed]; alias bread is READ [LINE, UNRESOLVED_sfixed, BOOLEAN]; alias BINARY_WRITE is WRITE [LINE, UNRESOLVED_ufixed, SIDE, width]; alias BINARY_WRITE is WRITE [LINE, UNRESOLVED_sfixed, SIDE, width]; alias BINARY_READ is READ [LINE, UNRESOLVED_ufixed, BOOLEAN]; alias BINARY_READ is READ [LINE, UNRESOLVED_ufixed]; alias BINARY_READ is READ [LINE, UNRESOLVED_sfixed, BOOLEAN]; alias BINARY_READ is READ [LINE, UNRESOLVED_sfixed]; -- octal read and write procedure OWRITE ( L : inout LINE; -- input line VALUE : in UNRESOLVED_ufixed; -- fixed point input JUSTIFIED : in SIDE := right; FIELD : in WIDTH := 0); procedure OWRITE ( L : inout LINE; -- input line VALUE : in UNRESOLVED_sfixed; -- fixed point input JUSTIFIED : in SIDE := right; FIELD : in WIDTH := 0); procedure OREAD(L : inout LINE; VALUE : out UNRESOLVED_ufixed); procedure OREAD(L : inout LINE; VALUE : out UNRESOLVED_ufixed; GOOD : out BOOLEAN); procedure OREAD(L : inout LINE; VALUE : out UNRESOLVED_sfixed); procedure OREAD(L : inout LINE; VALUE : out UNRESOLVED_sfixed; GOOD : out BOOLEAN); alias OCTAL_READ is OREAD [LINE, UNRESOLVED_ufixed, BOOLEAN]; alias OCTAL_READ is OREAD [LINE, UNRESOLVED_ufixed]; alias OCTAL_READ is OREAD [LINE, UNRESOLVED_sfixed, BOOLEAN]; alias OCTAL_READ is OREAD [LINE, UNRESOLVED_sfixed]; alias OCTAL_WRITE is OWRITE [LINE, UNRESOLVED_ufixed, SIDE, WIDTH]; alias OCTAL_WRITE is OWRITE [LINE, UNRESOLVED_sfixed, SIDE, WIDTH]; -- hex read and write procedure HWRITE ( L : inout LINE; -- input line VALUE : in UNRESOLVED_ufixed; -- fixed point input JUSTIFIED : in SIDE := right; FIELD : in WIDTH := 0); -- purpose: writes fixed point into a line procedure HWRITE ( L : inout LINE; -- input line VALUE : in UNRESOLVED_sfixed; -- fixed point input JUSTIFIED : in SIDE := right; FIELD : in WIDTH := 0); procedure HREAD(L : inout LINE; VALUE : out UNRESOLVED_ufixed); procedure HREAD(L : inout LINE; VALUE : out UNRESOLVED_ufixed; GOOD : out BOOLEAN); procedure HREAD(L : inout LINE; VALUE : out UNRESOLVED_sfixed); procedure HREAD(L : inout LINE; VALUE : out UNRESOLVED_sfixed; GOOD : out BOOLEAN); alias HEX_READ is HREAD [LINE, UNRESOLVED_ufixed, BOOLEAN]; alias HEX_READ is HREAD [LINE, UNRESOLVED_sfixed, BOOLEAN]; alias HEX_READ is HREAD [LINE, UNRESOLVED_ufixed]; alias HEX_READ is HREAD [LINE, UNRESOLVED_sfixed]; alias HEX_WRITE is HWRITE [LINE, UNRESOLVED_ufixed, SIDE, WIDTH]; alias HEX_WRITE is HWRITE [LINE, UNRESOLVED_sfixed, SIDE, WIDTH]; -- returns a string, useful for: -- assert (x = y) report "error found " & to_string(x) severity error; function to_string (value : UNRESOLVED_ufixed) return STRING; alias to_bstring is to_string [UNRESOLVED_ufixed return STRING]; alias TO_BINARY_STRING is TO_STRING [UNRESOLVED_ufixed return STRING]; function to_ostring (value : UNRESOLVED_ufixed) return STRING; alias TO_OCTAL_STRING is TO_OSTRING [UNRESOLVED_ufixed return STRING]; function to_hstring (value : UNRESOLVED_ufixed) return STRING; alias TO_HEX_STRING is TO_HSTRING [UNRESOLVED_ufixed return STRING]; function to_string (value : UNRESOLVED_sfixed) return STRING; alias to_bstring is to_string [UNRESOLVED_sfixed return STRING]; alias TO_BINARY_STRING is TO_STRING [UNRESOLVED_sfixed return STRING]; function to_ostring (value : UNRESOLVED_sfixed) return STRING; alias TO_OCTAL_STRING is TO_OSTRING [UNRESOLVED_sfixed return STRING]; function to_hstring (value : UNRESOLVED_sfixed) return STRING; alias TO_HEX_STRING is TO_HSTRING [UNRESOLVED_sfixed return STRING]; -- From string functions allow you to convert a string into a fixed -- point number. Example: -- signal uf1 : ufixed (3 downto -3); -- uf1 <= from_string ("0110.100", uf1'high, uf1'low); -- 6.5 -- The "." is optional in this syntax, however it exist and is -- in the wrong location an error is produced. Overflow will -- result in saturation. function from_string ( bstring : STRING; -- binary string constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_ufixed; alias from_bstring is from_string [STRING, INTEGER, INTEGER return UNRESOLVED_ufixed]; alias from_binary_string is from_string [STRING, INTEGER, INTEGER return UNRESOLVED_ufixed]; -- Octal and hex conversions work as follows: -- uf1 <= from_hstring ("6.8", 3, -3); -- 6.5 (bottom zeros dropped) -- uf1 <= from_ostring ("06.4", 3, -3); -- 6.5 (top zeros dropped) function from_ostring ( ostring : STRING; -- Octal string constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_ufixed; alias from_octal_string is from_ostring [STRING, INTEGER, INTEGER return UNRESOLVED_ufixed]; function from_hstring ( hstring : STRING; -- hex string constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_ufixed; alias from_hex_string is from_hstring [STRING, INTEGER, INTEGER return UNRESOLVED_ufixed]; function from_string ( bstring : STRING; -- binary string constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_sfixed; alias from_bstring is from_string [STRING, INTEGER, INTEGER return UNRESOLVED_sfixed]; alias from_binary_string is from_string [STRING, INTEGER, INTEGER return UNRESOLVED_sfixed]; function from_ostring ( ostring : STRING; -- Octal string constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_sfixed; alias from_octal_string is from_ostring [STRING, INTEGER, INTEGER return UNRESOLVED_sfixed]; function from_hstring ( hstring : STRING; -- hex string constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_sfixed; alias from_hex_string is from_hstring [STRING, INTEGER, INTEGER return UNRESOLVED_sfixed]; -- Same as above, "size_res" is used for it's range only. function from_string ( bstring : STRING; -- binary string size_res : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; alias from_bstring is from_string [STRING, UNRESOLVED_ufixed return UNRESOLVED_ufixed]; alias from_binary_string is from_string [STRING, UNRESOLVED_ufixed return UNRESOLVED_ufixed]; function from_ostring ( ostring : STRING; -- Octal string size_res : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; alias from_octal_string is from_ostring [STRING, UNRESOLVED_ufixed return UNRESOLVED_ufixed]; function from_hstring ( hstring : STRING; -- hex string size_res : UNRESOLVED_ufixed) return UNRESOLVED_ufixed; alias from_hex_string is from_hstring [STRING, UNRESOLVED_ufixed return UNRESOLVED_ufixed]; function from_string ( bstring : STRING; -- binary string size_res : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; alias from_bstring is from_string [STRING, UNRESOLVED_sfixed return UNRESOLVED_sfixed]; alias from_binary_string is from_string [STRING, UNRESOLVED_sfixed return UNRESOLVED_sfixed]; function from_ostring ( ostring : STRING; -- Octal string size_res : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; alias from_octal_string is from_ostring [STRING, UNRESOLVED_sfixed return UNRESOLVED_sfixed]; function from_hstring ( hstring : STRING; -- hex string size_res : UNRESOLVED_sfixed) return UNRESOLVED_sfixed; alias from_hex_string is from_hstring [STRING, UNRESOLVED_sfixed return UNRESOLVED_sfixed]; -- Direct conversion functions. Example: -- signal uf1 : ufixed (3 downto -3); -- uf1 <= from_string ("0110.100"); -- 6.5 -- In this case the "." is not optional, and the size of -- the output must match exactly. function from_string ( bstring : STRING) -- binary string return UNRESOLVED_ufixed; alias from_bstring is from_string [STRING return UNRESOLVED_ufixed]; alias from_binary_string is from_string [STRING return UNRESOLVED_ufixed]; -- Direct octal and hex conversion functions. In this case -- the string lengths must match. Example: -- signal sf1 := sfixed (5 downto -3); -- sf1 <= from_ostring ("71.4") -- -6.5 function from_ostring ( ostring : STRING) -- Octal string return UNRESOLVED_ufixed; alias from_octal_string is from_ostring [STRING return UNRESOLVED_ufixed]; function from_hstring ( hstring : STRING) -- hex string return UNRESOLVED_ufixed; alias from_hex_string is from_hstring [STRING return UNRESOLVED_ufixed]; function from_string ( bstring : STRING) -- binary string return UNRESOLVED_sfixed; alias from_bstring is from_string [STRING return UNRESOLVED_sfixed]; alias from_binary_string is from_string [STRING return UNRESOLVED_sfixed]; function from_ostring ( ostring : STRING) -- Octal string return UNRESOLVED_sfixed; alias from_octal_string is from_ostring [STRING return UNRESOLVED_sfixed]; function from_hstring ( hstring : STRING) -- hex string return UNRESOLVED_sfixed; alias from_hex_string is from_hstring [STRING return UNRESOLVED_sfixed]; -- rtl_synthesis on -- pragma synthesis_on -- IN VHDL-2006 std_logic_vector is a subtype of std_ulogic_vector, so these -- extra functions are needed for compatability. function to_ufixed ( arg : STD_LOGIC_VECTOR; -- shifted vector constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_ufixed; function to_ufixed ( arg : STD_LOGIC_VECTOR; -- shifted vector size_res : UNRESOLVED_ufixed) -- for size only return UNRESOLVED_ufixed; function to_sfixed ( arg : STD_LOGIC_VECTOR; -- shifted vector constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_sfixed; function to_sfixed ( arg : STD_LOGIC_VECTOR; -- shifted vector size_res : UNRESOLVED_sfixed) -- for size only return UNRESOLVED_sfixed; -- unsigned fixed point function to_UFix ( arg : STD_LOGIC_VECTOR; width : NATURAL; -- width of vector fraction : NATURAL) -- width of fraction return UNRESOLVED_ufixed; -- signed fixed point function to_SFix ( arg : STD_LOGIC_VECTOR; width : NATURAL; -- width of vector fraction : NATURAL) -- width of fraction return UNRESOLVED_sfixed; end package fixed_pkg; ------------------------------------------------------------------------------- -- Proposed package body for the VHDL-200x-FT fixed_pkg package -- (Fixed point math package) -- This package body supplies a recommended implementation of these functions -- Version : $Revision: 1.22 $ -- Date : $Date: 2010/09/22 18:34:14 $ -- -- Created for VHDL-200X-ft, David Bishop ([email protected]) ------------------------------------------------------------------------------- library IEEE; use IEEE.MATH_REAL.all; package body fixed_pkg is -- Author David Bishop ([email protected]) -- Other contributers: Jim Lewis, Yannick Grugni, Ryan W. Hilton -- null array constants constant NAUF : UNRESOLVED_ufixed (0 downto 1) := (others => '0'); constant NASF : UNRESOLVED_sfixed (0 downto 1) := (others => '0'); constant NSLV : STD_ULOGIC_VECTOR (0 downto 1) := (others => '0'); -- This differed constant will tell you if the package body is synthesizable -- or implemented as real numbers, set to "true" if synthesizable. constant fixedsynth_or_real : BOOLEAN := true; -- %%% Replicated functions function maximum ( l, r : integer) -- inputs return integer is begin -- function max if l > r then return l; else return r; end if; end function maximum; function minimum ( l, r : integer) -- inputs return integer is begin -- function min if l > r then return r; else return l; end if; end function minimum; function "sra" (arg : SIGNED; count : INTEGER) return SIGNED is begin if (COUNT >= 0) then return SHIFT_RIGHT(arg, count); else return SHIFT_LEFT(arg, -count); end if; end function "sra"; function or_reduce (arg : STD_ULOGIC_VECTOR) return STD_LOGIC is variable Upper, Lower : STD_ULOGIC; variable Half : INTEGER; variable BUS_int : STD_ULOGIC_VECTOR (arg'length - 1 downto 0); variable Result : STD_ULOGIC; begin if (arg'length < 1) then -- In the case of a NULL range Result := '0'; else BUS_int := to_ux01 (arg); if (BUS_int'length = 1) then Result := BUS_int (BUS_int'left); elsif (BUS_int'length = 2) then Result := BUS_int (BUS_int'right) or BUS_int (BUS_int'left); else Half := (BUS_int'length + 1) / 2 + BUS_int'right; Upper := or_reduce (BUS_int (BUS_int'left downto Half)); Lower := or_reduce (BUS_int (Half - 1 downto BUS_int'right)); Result := Upper or Lower; end if; end if; return Result; end function or_reduce; -- purpose: AND all of the bits in a vector together -- This is a copy of the proposed "and_reduce" from 1076.3 function and_reduce (arg : STD_ULOGIC_VECTOR) return STD_LOGIC is variable Upper, Lower : STD_ULOGIC; variable Half : INTEGER; variable BUS_int : STD_ULOGIC_VECTOR (arg'length - 1 downto 0); variable Result : STD_ULOGIC; begin if (arg'length < 1) then -- In the case of a NULL range Result := '1'; else BUS_int := to_ux01 (arg); if (BUS_int'length = 1) then Result := BUS_int (BUS_int'left); elsif (BUS_int'length = 2) then Result := BUS_int (BUS_int'right) and BUS_int (BUS_int'left); else Half := (BUS_int'length + 1) / 2 + BUS_int'right; Upper := and_reduce (BUS_int (BUS_int'left downto Half)); Lower := and_reduce (BUS_int (Half - 1 downto BUS_int'right)); Result := Upper and Lower; end if; end if; return Result; end function and_reduce; function xor_reduce (arg : STD_ULOGIC_VECTOR) return STD_ULOGIC is variable Upper, Lower : STD_ULOGIC; variable Half : INTEGER; variable BUS_int : STD_ULOGIC_VECTOR (arg'length - 1 downto 0); variable Result : STD_ULOGIC := '0'; -- In the case of a NULL range begin if (arg'length >= 1) then BUS_int := to_ux01 (arg); if (BUS_int'length = 1) then Result := BUS_int (BUS_int'left); elsif (BUS_int'length = 2) then Result := BUS_int(BUS_int'right) xor BUS_int(BUS_int'left); else Half := (BUS_int'length + 1) / 2 + BUS_int'right; Upper := xor_reduce (BUS_int (BUS_int'left downto Half)); Lower := xor_reduce (BUS_int (Half - 1 downto BUS_int'right)); Result := Upper xor Lower; end if; end if; return Result; end function xor_reduce; function nand_reduce(arg : std_ulogic_vector) return STD_ULOGIC is begin return not and_reduce (arg); end function nand_reduce; function nor_reduce(arg : std_ulogic_vector) return STD_ULOGIC is begin return not or_reduce (arg); end function nor_reduce; function xnor_reduce(arg : std_ulogic_vector) return STD_ULOGIC is begin return not xor_reduce (arg); end function xnor_reduce; -- Match table, copied form new std_logic_1164 type stdlogic_table is array(STD_ULOGIC, STD_ULOGIC) of STD_ULOGIC; constant match_logic_table : stdlogic_table := ( ----------------------------------------------------- -- U X 0 1 Z W L H - | | ----------------------------------------------------- ('U', 'U', 'U', 'U', 'U', 'U', 'U', 'U', '1'), -- | U | ('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '1'), -- | X | ('U', 'X', '1', '0', 'X', 'X', '1', '0', '1'), -- | 0 | ('U', 'X', '0', '1', 'X', 'X', '0', '1', '1'), -- | 1 | ('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '1'), -- | Z | ('U', 'X', 'X', 'X', 'X', 'X', 'X', 'X', '1'), -- | W | ('U', 'X', '1', '0', 'X', 'X', '1', '0', '1'), -- | L | ('U', 'X', '0', '1', 'X', 'X', '0', '1', '1'), -- | H | ('1', '1', '1', '1', '1', '1', '1', '1', '1') -- | - | ); ------------------------------------------------------------------- -- ?= functions, Similar to "std_match", but returns "std_ulogic". ------------------------------------------------------------------- function \?=\ (l, r : STD_ULOGIC) return STD_ULOGIC is begin return match_logic_table (l, r); end function \?=\; function \?/=\ (l, r : STD_ULOGIC) return STD_ULOGIC is begin return not match_logic_table (l, r); end function \?/=\; -- "?=" operator is similar to "std_match", but returns a std_ulogic.. -- Id: M.2B function \?=\ (L, R: UNSIGNED) return STD_ULOGIC is constant L_LEFT : INTEGER := L'LENGTH-1; constant R_LEFT : INTEGER := R'LENGTH-1; alias XL : UNSIGNED(L_LEFT downto 0) is L; alias XR : UNSIGNED(R_LEFT downto 0) is R; constant SIZE : NATURAL := MAXIMUM(L'LENGTH, R'LENGTH); variable LX : UNSIGNED(SIZE-1 downto 0); variable RX : UNSIGNED(SIZE-1 downto 0); variable result, result1 : STD_ULOGIC; -- result begin -- Logically identical to an "=" operator. if ((L'LENGTH < 1) or (R'LENGTH < 1)) then assert NO_WARNING report "NUMERIC_STD.""?="": null detected, returning X" severity warning; return 'X'; else LX := RESIZE(XL, SIZE); RX := RESIZE(XR, SIZE); result := '1'; for i in LX'low to LX'high loop result1 := \?=\(LX(i), RX(i)); if result1 = 'U' then return 'U'; elsif result1 = 'X' or result = 'X' then result := 'X'; else result := result and result1; end if; end loop; return result; end if; end function \?=\; -- Id: M.3B function \?=\ (L, R: SIGNED) return std_ulogic is constant L_LEFT : INTEGER := L'LENGTH-1; constant R_LEFT : INTEGER := R'LENGTH-1; alias XL : SIGNED(L_LEFT downto 0) is L; alias XR : SIGNED(R_LEFT downto 0) is R; constant SIZE : NATURAL := MAXIMUM(L'LENGTH, R'LENGTH); variable LX : SIGNED(SIZE-1 downto 0); variable RX : SIGNED(SIZE-1 downto 0); variable result, result1 : STD_ULOGIC; -- result begin -- ?= if ((L'LENGTH < 1) or (R'LENGTH < 1)) then assert NO_WARNING report "NUMERIC_STD.""?="": null detected, returning X" severity warning; return 'X'; else LX := RESIZE(XL, SIZE); RX := RESIZE(XR, SIZE); result := '1'; for i in LX'low to LX'high loop result1 := \?=\ (LX(i), RX(i)); if result1 = 'U' then return 'U'; elsif result1 = 'X' or result = 'X' then result := 'X'; else result := result and result1; end if; end loop; return result; end if; end function \?=\; function \?/=\ (L, R : UNSIGNED) return std_ulogic is constant L_LEFT : INTEGER := L'LENGTH-1; constant R_LEFT : INTEGER := R'LENGTH-1; alias XL : UNSIGNED(L_LEFT downto 0) is L; alias XR : UNSIGNED(R_LEFT downto 0) is R; constant SIZE : NATURAL := MAXIMUM(L'LENGTH, R'LENGTH); variable LX : UNSIGNED(SIZE-1 downto 0); variable RX : UNSIGNED(SIZE-1 downto 0); variable result, result1 : STD_ULOGIC; -- result begin -- ?= if ((L'LENGTH < 1) or (R'LENGTH < 1)) then assert NO_WARNING report "NUMERIC_STD.""?/="": null detected, returning X" severity warning; return 'X'; else LX := RESIZE(XL, SIZE); RX := RESIZE(XR, SIZE); result := '0'; for i in LX'low to LX'high loop result1 := \?/=\ (LX(i), RX(i)); if result1 = 'U' then result := 'U'; elsif result1 = 'X' or result = 'X' then result := 'X'; else result := result or result1; end if; end loop; return result; end if; end function \?/=\; function \?/=\ (L, R : SIGNED) return std_ulogic is constant L_LEFT : INTEGER := L'LENGTH-1; constant R_LEFT : INTEGER := R'LENGTH-1; alias XL : SIGNED(L_LEFT downto 0) is L; alias XR : SIGNED(R_LEFT downto 0) is R; constant SIZE : NATURAL := MAXIMUM(L'LENGTH, R'LENGTH); variable LX : SIGNED(SIZE-1 downto 0); variable RX : SIGNED(SIZE-1 downto 0); variable result, result1 : STD_ULOGIC; -- result begin -- ?= if ((L'LENGTH < 1) or (R'LENGTH < 1)) then assert NO_WARNING report "NUMERIC_STD.""?/="": null detected, returning X" severity warning; return 'X'; else LX := RESIZE(XL, SIZE); RX := RESIZE(XR, SIZE); result := '0'; for i in LX'low to LX'high loop result1 := \?/=\ (LX(i), RX(i)); if result1 = 'U' then return 'U'; elsif result1 = 'X' or result = 'X' then result := 'X'; else result := result or result1; end if; end loop; return result; end if; end function \?/=\; function Is_X ( s : UNSIGNED ) return BOOLEAN is begin return Is_X (STD_LOGIC_VECTOR (s)); end function Is_X; function Is_X ( s : SIGNED ) return BOOLEAN is begin return Is_X (STD_LOGIC_VECTOR (s)); end function Is_X; function \?>\ (L, R : UNSIGNED) return STD_ULOGIC is begin if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "NUMERIC_STD.""?>"": null detected, returning X" severity warning; return 'X'; else for i in L'range loop if L(i) = '-' then report "NUMERIC_STD.""?>"": '-' found in compare string" severity error; return 'X'; end if; end loop; for i in R'range loop if R(i) = '-' then report "NUMERIC_STD.""?>"": '-' found in compare string" severity error; return 'X'; end if; end loop; if is_x(l) or is_x(r) then return 'X'; elsif l > r then return '1'; else return '0'; end if; end if; end function \?>\; -- %%% function "?>" (L, R : UNSIGNED) return std_ulogic is -- %%% end function "?>"\; function \?>\ (L, R : SIGNED) return STD_ULOGIC is begin if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "NUMERIC_STD.""?>"": null detected, returning X" severity warning; return 'X'; else for i in L'range loop if L(i) = '-' then report "NUMERIC_STD.""?>"": '-' found in compare string" severity error; return 'X'; end if; end loop; for i in R'range loop if R(i) = '-' then report "NUMERIC_STD.""?>"": '-' found in compare string" severity error; return 'X'; end if; end loop; if is_x(l) or is_x(r) then return 'X'; elsif l > r then return '1'; else return '0'; end if; end if; end function \?>\; function \?>=\ (L, R : UNSIGNED) return STD_ULOGIC is begin if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "NUMERIC_STD.""?>="": null detected, returning X" severity warning; return 'X'; else for i in L'range loop if L(i) = '-' then report "NUMERIC_STD.""?>="": '-' found in compare string" severity error; return 'X'; end if; end loop; for i in R'range loop if R(i) = '-' then report "NUMERIC_STD.""?>="": '-' found in compare string" severity error; return 'X'; end if; end loop; if is_x(l) or is_x(r) then return 'X'; elsif l >= r then return '1'; else return '0'; end if; end if; end function \?>=\; -- %%% function "?>=" (L, R : UNSIGNED) return std_ulogic is -- %%% end function "?>="; function \?>=\ (L, R : SIGNED) return STD_ULOGIC is begin if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "NUMERIC_STD.""?>="": null detected, returning X" severity warning; return 'X'; else for i in L'range loop if L(i) = '-' then report "NUMERIC_STD.""?>="": '-' found in compare string" severity error; return 'X'; end if; end loop; for i in R'range loop if R(i) = '-' then report "NUMERIC_STD.""?>="": '-' found in compare string" severity error; return 'X'; end if; end loop; if is_x(l) or is_x(r) then return 'X'; elsif l >= r then return '1'; else return '0'; end if; end if; end function \?>=\; function \?<\ (L, R : UNSIGNED) return STD_ULOGIC is begin if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "NUMERIC_STD.""?<"": null detected, returning X" severity warning; return 'X'; else for i in L'range loop if L(i) = '-' then report "NUMERIC_STD.""?<"": '-' found in compare string" severity error; return 'X'; end if; end loop; for i in R'range loop if R(i) = '-' then report "NUMERIC_STD.""?<"": '-' found in compare string" severity error; return 'X'; end if; end loop; if is_x(l) or is_x(r) then return 'X'; elsif l < r then return '1'; else return '0'; end if; end if; end function \?<\; -- %%% function "?<" (L, R : UNSIGNED) return std_ulogic is -- %%% end function "?<"; function \?<\ (L, R : SIGNED) return STD_ULOGIC is begin if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "NUMERIC_STD.""?<"": null detected, returning X" severity warning; return 'X'; else for i in L'range loop if L(i) = '-' then report "NUMERIC_STD.""?<"": '-' found in compare string" severity error; return 'X'; end if; end loop; for i in R'range loop if R(i) = '-' then report "NUMERIC_STD.""?<"": '-' found in compare string" severity error; return 'X'; end if; end loop; if is_x(l) or is_x(r) then return 'X'; elsif l < r then return '1'; else return '0'; end if; end if; end function \?<\; function \?<=\ (L, R : UNSIGNED) return STD_ULOGIC is begin if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "NUMERIC_STD.""?<="": null detected, returning X" severity warning; return 'X'; else for i in L'range loop if L(i) = '-' then report "NUMERIC_STD.""?<="": '-' found in compare string" severity error; return 'X'; end if; end loop; for i in R'range loop if R(i) = '-' then report "NUMERIC_STD.""?<="": '-' found in compare string" severity error; return 'X'; end if; end loop; if is_x(l) or is_x(r) then return 'X'; elsif l <= r then return '1'; else return '0'; end if; end if; end function \?<=\; -- %%% function "?<=" (L, R : UNSIGNED) return std_ulogic is -- %%% end function "?<="; function \?<=\ (L, R : SIGNED) return STD_ULOGIC is begin if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "NUMERIC_STD.""?<="": null detected, returning X" severity warning; return 'X'; else for i in L'range loop if L(i) = '-' then report "NUMERIC_STD.""?<="": '-' found in compare string" severity error; return 'X'; end if; end loop; for i in R'range loop if R(i) = '-' then report "NUMERIC_STD.""?<="": '-' found in compare string" severity error; return 'X'; end if; end loop; if is_x(l) or is_x(r) then return 'X'; elsif l <= r then return '1'; else return '0'; end if; end if; end function \?<=\; -- %%% END replicated functions -- Special version of "minimum" to do some boundary checking without errors function mins (l, r : INTEGER) return INTEGER is begin -- function mins if (L = INTEGER'low or R = INTEGER'low) then return 0; -- error condition, silent end if; return minimum (L, R); end function mins; -- Special version of "minimum" to do some boundary checking with errors function mine (l, r : INTEGER) return INTEGER is begin -- function mine if (L = INTEGER'low or R = INTEGER'low) then report "fixed_pkg" & " Unbounded number passed, was a literal used?" severity error; return 0; end if; return minimum (L, R); end function mine; -- The following functions are used only internally. Every function -- calls "cleanvec" either directly or indirectly. -- purpose: Fixes "downto" problem and resolves meta states function cleanvec ( arg : UNRESOLVED_sfixed) -- input return UNRESOLVED_sfixed is constant left_index : INTEGER := maximum(arg'left, arg'right); constant right_index : INTEGER := mins(arg'left, arg'right); variable result : UNRESOLVED_sfixed (arg'range); begin -- function cleanvec assert not (arg'ascending and (arg'low /= INTEGER'low)) report "fixed_pkg" & " Vector passed using a ""to"" range, expected is ""downto""" severity error; return arg; end function cleanvec; -- purpose: Fixes "downto" problem and resolves meta states function cleanvec ( arg : UNRESOLVED_ufixed) -- input return UNRESOLVED_ufixed is constant left_index : INTEGER := maximum(arg'left, arg'right); constant right_index : INTEGER := mins(arg'left, arg'right); variable result : UNRESOLVED_ufixed (arg'range); begin -- function cleanvec assert not (arg'ascending and (arg'low /= INTEGER'low)) report "fixed_pkg" & " Vector passed using a ""to"" range, expected is ""downto""" severity error; return arg; end function cleanvec; -- Type convert a "unsigned" into a "ufixed", used internally function to_fixed ( arg : UNSIGNED; -- shifted vector constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (left_index downto right_index); begin -- function to_fixed result := UNRESOLVED_ufixed(arg); return result; end function to_fixed; -- Type convert a "signed" into an "sfixed", used internally function to_fixed ( arg : SIGNED; -- shifted vector constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (left_index downto right_index); begin -- function to_fixed result := UNRESOLVED_sfixed(arg); return result; end function to_fixed; -- Type convert a "ufixed" into an "unsigned", used internally function to_uns ( arg : UNRESOLVED_ufixed) -- fp vector return UNSIGNED is subtype t is UNSIGNED(arg'high - arg'low downto 0); variable slv : t; begin -- function to_uns slv := t(arg); return slv; end function to_uns; -- Type convert an "sfixed" into a "signed", used internally function to_s ( arg : UNRESOLVED_sfixed) -- fp vector return SIGNED is subtype t is SIGNED(arg'high - arg'low downto 0); variable slv : t; begin -- function to_s slv := t(arg); return slv; end function to_s; -- adds 1 to the LSB of the number procedure round_up (arg : in UNRESOLVED_ufixed; result : out UNRESOLVED_ufixed; overflowx : out BOOLEAN) is variable arguns, resuns : UNSIGNED (arg'high-arg'low+1 downto 0) := (others => '0'); begin -- round_up arguns (arguns'high-1 downto 0) := to_uns (arg); resuns := arguns + 1; result := to_fixed(resuns(arg'high-arg'low downto 0), arg'high, arg'low); overflowx := (resuns(resuns'high) = '1'); end procedure round_up; -- adds 1 to the LSB of the number procedure round_up (arg : in UNRESOLVED_sfixed; result : out UNRESOLVED_sfixed; overflowx : out BOOLEAN) is variable args, ress : SIGNED (arg'high-arg'low+1 downto 0); begin -- round_up args (args'high-1 downto 0) := to_s (arg); args(args'high) := arg(arg'high); -- sign extend ress := args + 1; result := to_fixed(ress (ress'high-1 downto 0), arg'high, arg'low); overflowx := ((arg(arg'high) /= ress(ress'high-1)) and (or_reduce (STD_ULOGIC_VECTOR(ress)) /= '0')); end procedure round_up; -- Rounding - Performs a "round_nearest" (IEEE 754) which rounds up -- when the remainder is > 0.5. If the remainder IS 0.5 then if the -- bottom bit is a "1" it is rounded, otherwise it remains the same. function round_fixed (arg : UNRESOLVED_ufixed; remainder : UNRESOLVED_ufixed; overflow_style : fixed_overflow_style_type := fixed_overflow_style) return UNRESOLVED_ufixed is variable rounds : BOOLEAN; variable round_overflow : BOOLEAN; variable result : UNRESOLVED_ufixed (arg'range); begin rounds := false; if (remainder'length > 1) then if (remainder (remainder'high) = '1') then rounds := (arg(arg'low) = '1') or (or_reduce (to_sulv(remainder(remainder'high-1 downto remainder'low))) = '1'); end if; else rounds := (arg(arg'low) = '1') and (remainder (remainder'high) = '1'); end if; if rounds then round_up(arg => arg, result => result, overflowx => round_overflow); else result := arg; end if; if (overflow_style = fixed_saturate) and round_overflow then result := saturate (result'high, result'low); end if; return result; end function round_fixed; -- Rounding case statement function round_fixed (arg : UNRESOLVED_sfixed; remainder : UNRESOLVED_sfixed; overflow_style : fixed_overflow_style_type := fixed_overflow_style) return UNRESOLVED_sfixed is variable rounds : BOOLEAN; variable round_overflow : BOOLEAN; variable result : UNRESOLVED_sfixed (arg'range); begin rounds := false; if (remainder'length > 1) then if (remainder (remainder'high) = '1') then rounds := (arg(arg'low) = '1') or (or_reduce (to_sulv(remainder(remainder'high-1 downto remainder'low))) = '1'); end if; else rounds := (arg(arg'low) = '1') and (remainder (remainder'high) = '1'); end if; if rounds then round_up(arg => arg, result => result, overflowx => round_overflow); else result := arg; end if; if round_overflow then if (overflow_style = fixed_saturate) then if arg(arg'high) = '0' then result := saturate (result'high, result'low); else result := not saturate (result'high, result'low); end if; -- Sign bit not fixed when wrapping end if; end if; return result; end function round_fixed; -- converts an sfixed into a ufixed. The output is the same length as the -- input, because abs("1000") = "1000" = 8. function to_ufixed ( arg : UNRESOLVED_sfixed) return UNRESOLVED_ufixed is constant left_index : INTEGER := arg'high; constant right_index : INTEGER := mine(arg'low, arg'low); variable xarg : UNRESOLVED_sfixed(left_index+1 downto right_index); variable result : UNRESOLVED_ufixed(left_index downto right_index); begin if arg'length < 1 then return NAUF; end if; xarg := abs(arg); result := UNRESOLVED_ufixed (xarg (left_index downto right_index)); return result; end function to_ufixed; ----------------------------------------------------------------------------- -- Visible functions ----------------------------------------------------------------------------- -- Conversion functions. These are needed for synthesis where typically -- the only input and output type is a std_logic_vector. function to_sulv ( arg : UNRESOLVED_ufixed) -- fixed point vector return STD_ULOGIC_VECTOR is variable result : STD_ULOGIC_VECTOR (arg'length-1 downto 0); begin if arg'length < 1 then return NSLV; end if; result := STD_ULOGIC_VECTOR (arg); return result; end function to_sulv; function to_sulv ( arg : UNRESOLVED_sfixed) -- fixed point vector return STD_ULOGIC_VECTOR is variable result : STD_ULOGIC_VECTOR (arg'length-1 downto 0); begin if arg'length < 1 then return NSLV; end if; result := STD_ULOGIC_VECTOR (arg); return result; end function to_sulv; function to_slv ( arg : UNRESOLVED_ufixed) -- fixed point vector return STD_LOGIC_VECTOR is begin return std_logic_vector(arg);---to_stdlogicvector(to_sulv(arg)); end function to_slv; function to_slv ( arg : UNRESOLVED_sfixed) -- fixed point vector return STD_LOGIC_VECTOR is begin return std_logic_vector(arg);---to_stdlogicvector(to_sulv(arg)); end function to_slv; function to_ufixed ( arg : STD_ULOGIC_VECTOR; -- shifted vector constant left_index : INTEGER; constant right_index : INTEGER) return unresolved_ufixed is variable result : UNRESOLVED_ufixed (left_index downto right_index); begin if (arg'length < 1 or right_index > left_index) then return NAUF; end if; if (arg'length /= result'length) then report "fixed_pkg" & "TO_UFIXED(SLV) " & "Vector lengths do not match. Input length is " & INTEGER'image(arg'length) & " and output will be " & INTEGER'image(result'length) & " wide." severity error; return NAUF; else result := to_fixed (arg => UNSIGNED(arg), left_index => left_index, right_index => right_index); return result; end if; end function to_ufixed; function to_sfixed ( arg : STD_ULOGIC_VECTOR; -- shifted vector constant left_index : INTEGER; constant right_index : INTEGER) return unresolved_sfixed is variable result : UNRESOLVED_sfixed (left_index downto right_index); begin if (arg'length < 1 or right_index > left_index) then return NASF; end if; if (arg'length /= result'length) then report "fixed_pkg" & "TO_SFIXED(SLV) " & "Vector lengths do not match. Input length is " & INTEGER'image(arg'length) & " and output will be " & INTEGER'image(result'length) & " wide." severity error; return NASF; else result := to_fixed (arg => SIGNED(arg), left_index => left_index, right_index => right_index); return result; end if; end function to_sfixed; -- Two's complement number, Grows the vector by 1 bit. -- because "abs (1000.000) = 01000.000" or abs(-16) = 16. function "abs" ( arg : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is constant left_index : INTEGER := arg'high; constant right_index : INTEGER := mine(arg'low, arg'low); variable ressns : SIGNED (arg'length downto 0); variable result : UNRESOLVED_sfixed (left_index+1 downto right_index); begin if (arg'length < 1 or result'length < 1) then return NASF; end if; ressns (arg'length-1 downto 0) := to_s (cleanvec (arg)); ressns (arg'length) := ressns (arg'length-1); -- expand sign bit result := to_fixed (abs(ressns), left_index+1, right_index); return result; end function "abs"; -- also grows the vector by 1 bit. function "-" ( arg : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is constant left_index : INTEGER := arg'high+1; constant right_index : INTEGER := mine(arg'low, arg'low); variable ressns : SIGNED (arg'length downto 0); variable result : UNRESOLVED_sfixed (left_index downto right_index); begin if (arg'length < 1 or result'length < 1) then return NASF; end if; ressns (arg'length-1 downto 0) := to_s (cleanvec(arg)); ressns (arg'length) := ressns (arg'length-1); -- expand sign bit result := to_fixed (-ressns, left_index, right_index); return result; end function "-"; -- Addition function "+" ( l, r : UNRESOLVED_ufixed) -- ufixed(a downto b) + ufixed(c downto d) = return UNRESOLVED_ufixed is -- ufixed(max(a,c)+1 downto min(b,d)) constant left_index : INTEGER := maximum(l'high, r'high)+1; constant right_index : INTEGER := mine(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable result : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (left_index-right_index downto 0); variable result_slv : UNSIGNED (left_index-right_index downto 0); begin if (l'length < 1 or r'length < 1 or result'length < 1) then return NAUF; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); result_slv := lslv + rslv; result := to_fixed(result_slv, left_index, right_index); return result; end function "+"; function "+" ( l, r : UNRESOLVED_sfixed) -- sfixed(a downto b) + sfixed(c downto d) = return UNRESOLVED_sfixed is -- sfixed(max(a,c)+1 downto min(b,d)) constant left_index : INTEGER := maximum(l'high, r'high)+1; constant right_index : INTEGER := mine(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable result : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (left_index-right_index downto 0); variable result_slv : SIGNED (left_index-right_index downto 0); begin if (l'length < 1 or r'length < 1 or result'length < 1) then return NASF; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); result_slv := lslv + rslv; result := to_fixed(result_slv, left_index, right_index); return result; end function "+"; -- Subtraction function "-" ( l, r : UNRESOLVED_ufixed) -- ufixed(a downto b) - ufixed(c downto d) = return UNRESOLVED_ufixed is -- ufixed(max(a,c)+1 downto min(b,d)) constant left_index : INTEGER := maximum(l'high, r'high)+1; constant right_index : INTEGER := mine(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable result : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (left_index-right_index downto 0); variable result_slv : UNSIGNED (left_index-right_index downto 0); begin if (l'length < 1 or r'length < 1 or result'length < 1) then return NAUF; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); result_slv := lslv - rslv; result := to_fixed(result_slv, left_index, right_index); return result; end function "-"; function "-" ( l, r : UNRESOLVED_sfixed) -- sfixed(a downto b) - sfixed(c downto d) = return UNRESOLVED_sfixed is -- sfixed(max(a,c)+1 downto min(b,d)) constant left_index : INTEGER := maximum(l'high, r'high)+1; constant right_index : INTEGER := mine(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable result : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (left_index-right_index downto 0); variable result_slv : SIGNED (left_index-right_index downto 0); begin if (l'length < 1 or r'length < 1 or result'length < 1) then return NASF; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); result_slv := lslv - rslv; result := to_fixed(result_slv, left_index, right_index); return result; end function "-"; function "*" ( l, r : UNRESOLVED_ufixed) -- ufixed(a downto b) * ufixed(c downto d) = return UNRESOLVED_ufixed is -- ufixed(a+c+1 downto b+d) variable lslv : UNSIGNED (l'length-1 downto 0); variable rslv : UNSIGNED (r'length-1 downto 0); variable result_slv : UNSIGNED (r'length+l'length-1 downto 0); variable result : UNRESOLVED_ufixed (l'high + r'high+1 downto mine(l'low, l'low) + mine(r'low, r'low)); begin if (l'length < 1 or r'length < 1 or result'length /= result_slv'length) then return NAUF; end if; lslv := to_uns (cleanvec(l)); rslv := to_uns (cleanvec(r)); result_slv := lslv * rslv; result := to_fixed (result_slv, result'high, result'low); return result; end function "*"; function "*" ( l, r : UNRESOLVED_sfixed) -- sfixed(a downto b) * sfixed(c downto d) = return UNRESOLVED_sfixed is -- sfixed(a+c+1 downto b+d) variable lslv : SIGNED (l'length-1 downto 0); variable rslv : SIGNED (r'length-1 downto 0); variable result_slv : SIGNED (r'length+l'length-1 downto 0); variable result : UNRESOLVED_sfixed (l'high + r'high+1 downto mine(l'low, l'low) + mine(r'low, r'low)); begin if (l'length < 1 or r'length < 1 or result'length /= result_slv'length) then return NASF; end if; lslv := to_s (cleanvec(l)); rslv := to_s (cleanvec(r)); result_slv := lslv * rslv; result := to_fixed (result_slv, result'high, result'low); return result; end function "*"; function "/" ( l, r : UNRESOLVED_ufixed) -- ufixed(a downto b) / ufixed(c downto d) = return UNRESOLVED_ufixed is -- ufixed(a-d downto b-c-1) begin return divide (l, r); end function "/"; function "/" ( l, r : UNRESOLVED_sfixed) -- sfixed(a downto b) / sfixed(c downto d) = return UNRESOLVED_sfixed is -- sfixed(a-d+1 downto b-c) begin return divide (l, r); end function "/"; -- This version of divide gives the user more control -- ufixed(a downto b) / ufixed(c downto d) = ufixed(a-d downto b-c-1) function divide ( l, r : UNRESOLVED_ufixed; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (l'high - mine(r'low, r'low) downto mine (l'low, l'low) - r'high -1); variable dresult : UNRESOLVED_ufixed (result'high downto result'low -guard_bits); variable lresize : UNRESOLVED_ufixed (l'high downto l'high - dresult'length+1); variable lslv : UNSIGNED (lresize'length-1 downto 0); variable rslv : UNSIGNED (r'length-1 downto 0); variable result_slv : UNSIGNED (lresize'length-1 downto 0); begin if (l'length < 1 or r'length < 1 or mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then return NAUF; end if; lresize := resize (arg => l, left_index => lresize'high, right_index => lresize'low, overflow_style => fixed_wrap, -- vector only grows round_style => fixed_truncate); lslv := to_uns (cleanvec (lresize)); rslv := to_uns (cleanvec (r)); if (rslv = 0) then report "fixed_pkg" & "DIVIDE(ufixed) Division by zero" severity error; result := saturate (result'high, result'low); -- saturate else result_slv := lslv / rslv; dresult := to_fixed (result_slv, dresult'high, dresult'low); result := resize (arg => dresult, left_index => result'high, right_index => result'low, overflow_style => fixed_wrap, -- overflow impossible round_style => round_style); end if; return result; end function divide; -- sfixed(a downto b) / sfixed(c downto d) = sfixed(a-d+1 downto b-c) function divide ( l, r : UNRESOLVED_sfixed; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (l'high - mine(r'low, r'low) + 1 downto mine (l'low, l'low) - r'high); variable dresult : UNRESOLVED_sfixed (result'high downto result'low-guard_bits); variable lresize : UNRESOLVED_sfixed (l'high+1 downto l'high+1 -dresult'length+1); variable lslv : SIGNED (lresize'length-1 downto 0); variable rslv : SIGNED (r'length-1 downto 0); variable result_slv : SIGNED (lresize'length-1 downto 0); begin if (l'length < 1 or r'length < 1 or mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then return NASF; end if; lresize := resize (arg => l, left_index => lresize'high, right_index => lresize'low, overflow_style => fixed_wrap, -- vector only grows round_style => fixed_truncate); lslv := to_s (cleanvec (lresize)); rslv := to_s (cleanvec (r)); if (rslv = 0) then report "fixed_pkg" & "DIVIDE(sfixed) Division by zero" severity error; result := saturate (result'high, result'low); else result_slv := lslv / rslv; dresult := to_fixed (result_slv, dresult'high, dresult'low); result := resize (arg => dresult, left_index => result'high, right_index => result'low, overflow_style => fixed_wrap, -- overflow impossible round_style => round_style); end if; return result; end function divide; -- 1 / ufixed(a downto b) = ufixed(-b downto -a-1) function reciprocal ( arg : UNRESOLVED_ufixed; -- fixed point input constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_ufixed is constant one : UNRESOLVED_ufixed (0 downto 0) := "1"; begin return divide (l => one, r => arg, round_style => round_style, guard_bits => guard_bits); end function reciprocal; -- 1 / sfixed(a downto b) = sfixed(-b+1 downto -a) function reciprocal ( arg : UNRESOLVED_sfixed; -- fixed point input constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_sfixed is constant one : UNRESOLVED_sfixed (1 downto 0) := "01"; -- extra bit. variable resultx : UNRESOLVED_sfixed (-mine(arg'low, arg'low)+2 downto -arg'high); begin if (arg'length < 1 or resultx'length < 1) then return NASF; else resultx := divide (l => one, r => arg, round_style => round_style, guard_bits => guard_bits); return resultx (resultx'high-1 downto resultx'low); -- remove extra bit end if; end function reciprocal; -- ufixed (a downto b) rem ufixed (c downto d) -- = ufixed (min(a,c) downto min(b,d)) function "rem" ( l, r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return remainder (l, r); end function "rem"; -- remainder -- sfixed (a downto b) rem sfixed (c downto d) -- = sfixed (min(a,c) downto min(b,d)) function "rem" ( l, r : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is begin return remainder (l, r); end function "rem"; -- ufixed (a downto b) rem ufixed (c downto d) -- = ufixed (min(a,c) downto min(b,d)) function remainder ( l, r : UNRESOLVED_ufixed; -- fixed point input constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (minimum(l'high, r'high) downto mine(l'low, r'low)); variable lresize : UNRESOLVED_ufixed (maximum(l'high, r'low) downto mins(r'low, r'low)-guard_bits); variable rresize : UNRESOLVED_ufixed (r'high downto r'low-guard_bits); variable dresult : UNRESOLVED_ufixed (rresize'range); variable lslv : UNSIGNED (lresize'length-1 downto 0); variable rslv : UNSIGNED (rresize'length-1 downto 0); variable result_slv : UNSIGNED (rslv'range); begin if (l'length < 1 or r'length < 1 or mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then return NAUF; end if; lresize := resize (arg => l, left_index => lresize'high, right_index => lresize'low, overflow_style => fixed_wrap, -- vector only grows round_style => fixed_truncate); lslv := to_uns (lresize); rresize := resize (arg => r, left_index => rresize'high, right_index => rresize'low, overflow_style => fixed_wrap, -- vector only grows round_style => fixed_truncate); rslv := to_uns (rresize); if (rslv = 0) then report "fixed_pkg" & "remainder(ufixed) Division by zero" severity error; result := saturate (result'high, result'low); -- saturate else if (r'low <= l'high) then result_slv := lslv rem rslv; dresult := to_fixed (result_slv, dresult'high, dresult'low); result := resize (arg => dresult, left_index => result'high, right_index => result'low, overflow_style => fixed_wrap, -- can't overflow round_style => round_style); end if; if l'low < r'low then result(mins(r'low-1, l'high) downto l'low) := cleanvec(l(mins(r'low-1, l'high) downto l'low)); end if; end if; return result; end function remainder; -- remainder -- sfixed (a downto b) rem sfixed (c downto d) -- = sfixed (min(a,c) downto min(b,d)) function remainder ( l, r : UNRESOLVED_sfixed; -- fixed point input constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_sfixed is variable l_abs : UNRESOLVED_ufixed (l'range); variable r_abs : UNRESOLVED_ufixed (r'range); variable result : UNRESOLVED_sfixed (minimum(r'high, l'high) downto mine(r'low, l'low)); variable neg_result : UNRESOLVED_sfixed (minimum(r'high, l'high)+1 downto mins(r'low, l'low)); begin if (l'length < 1 or r'length < 1 or mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then return NASF; end if; l_abs := to_ufixed (l); r_abs := to_ufixed (r); result := UNRESOLVED_sfixed (remainder ( l => l_abs, r => r_abs, round_style => round_style)); neg_result := -result; if l(l'high) = '1' then result := neg_result(result'range); end if; return result; end function remainder; -- modulo -- ufixed (a downto b) mod ufixed (c downto d) -- = ufixed (min(a,c) downto min(b, d)) function "mod" ( l, r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return modulo (l, r); end function "mod"; -- sfixed (a downto b) mod sfixed (c downto d) -- = sfixed (c downto min(b, d)) function "mod" ( l, r : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is begin return modulo(l, r); end function "mod"; -- modulo -- ufixed (a downto b) mod ufixed (c downto d) -- = ufixed (min(a,c) downto min(b, d)) function modulo ( l, r : UNRESOLVED_ufixed; -- fixed point input constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_ufixed is begin return remainder(l => l, r => r, round_style => round_style, guard_bits => guard_bits); end function modulo; -- sfixed (a downto b) mod sfixed (c downto d) -- = sfixed (c downto min(b, d)) function modulo ( l, r : UNRESOLVED_sfixed; -- fixed point input constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) return UNRESOLVED_sfixed is variable l_abs : UNRESOLVED_ufixed (l'range); variable r_abs : UNRESOLVED_ufixed (r'range); variable result : UNRESOLVED_sfixed (r'high downto mine(r'low, l'low)); variable dresult : UNRESOLVED_sfixed (minimum(r'high, l'high)+1 downto mins(r'low, l'low)); variable dresult_not_zero : BOOLEAN; begin if (l'length < 1 or r'length < 1 or mins(r'low, r'low) /= r'low or mins(l'low, l'low) /= l'low) then return NASF; end if; l_abs := to_ufixed (l); r_abs := to_ufixed (r); dresult := "0" & UNRESOLVED_sfixed(remainder (l => l_abs, r => r_abs, round_style => round_style)); if (to_s(dresult) = 0) then dresult_not_zero := false; else dresult_not_zero := true; end if; if to_x01(l(l'high)) = '1' and to_x01(r(r'high)) = '0' and dresult_not_zero then result := resize (arg => r - dresult, left_index => result'high, right_index => result'low, overflow_style => overflow_style, round_style => round_style); elsif to_x01(l(l'high)) = '1' and to_x01(r(r'high)) = '1' then result := resize (arg => -dresult, left_index => result'high, right_index => result'low, overflow_style => overflow_style, round_style => round_style); elsif to_x01(l(l'high)) = '0' and to_x01(r(r'high)) = '1' and dresult_not_zero then result := resize (arg => dresult + r, left_index => result'high, right_index => result'low, overflow_style => overflow_style, round_style => round_style); else result := resize (arg => dresult, left_index => result'high, right_index => result'low, overflow_style => overflow_style, round_style => round_style); end if; return result; end function modulo; -- Procedure for those who need an "accumulator" function procedure add_carry ( L, R : in UNRESOLVED_ufixed; c_in : in STD_ULOGIC; result : out UNRESOLVED_ufixed; c_out : out STD_ULOGIC) is constant left_index : INTEGER := maximum(l'high, r'high)+1; constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (left_index-right_index downto 0); variable result_slv : UNSIGNED (left_index-right_index downto 0); variable cx : UNSIGNED (0 downto 0); -- Carry in begin if (l'length < 1 or r'length < 1) then result := NAUF; c_out := '0'; else cx (0) := c_in; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); result_slv := lslv + rslv + cx; c_out := result_slv(left_index); result := to_fixed(result_slv (left_index-right_index-1 downto 0), left_index-1, right_index); end if; end procedure add_carry; procedure add_carry ( L, R : in UNRESOLVED_sfixed; c_in : in STD_ULOGIC; result : out UNRESOLVED_sfixed; c_out : out STD_ULOGIC) is constant left_index : INTEGER := maximum(l'high, r'high)+1; constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (left_index-right_index downto 0); variable result_slv : SIGNED (left_index-right_index downto 0); variable cx : SIGNED (1 downto 0); -- Carry in begin if (l'length < 1 or r'length < 1) then result := NASF; c_out := '0'; else cx (1) := '0'; cx (0) := c_in; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); result_slv := lslv + rslv + cx; c_out := result_slv(left_index); result := to_fixed(result_slv (left_index-right_index-1 downto 0), left_index-1, right_index); end if; end procedure add_carry; -- Scales the result by a power of 2. Width of input = width of output with -- the decimal point moved. function scalb (y : UNRESOLVED_ufixed; N : INTEGER) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (y'high+N downto y'low+N); begin if y'length < 1 then return NAUF; else result := y; return result; end if; end function scalb; function scalb (y : UNRESOLVED_ufixed; N : SIGNED) return UNRESOLVED_ufixed is begin return scalb (y => y, N => to_integer(N)); end function scalb; function scalb (y : UNRESOLVED_sfixed; N : INTEGER) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (y'high+N downto y'low+N); begin if y'length < 1 then return NASF; else result := y; return result; end if; end function scalb; function scalb (y : UNRESOLVED_sfixed; N : SIGNED) return UNRESOLVED_sfixed is begin return scalb (y => y, N => to_integer(N)); end function scalb; function Is_Negative (arg : UNRESOLVED_sfixed) return BOOLEAN is begin if to_X01(arg(arg'high)) = '1' then return true; else return false; end if; end function Is_Negative; function find_rightmost (arg : UNRESOLVED_ufixed; y : STD_ULOGIC) return INTEGER is begin for_loop : for i in arg'reverse_range loop if \?=\ (arg(i), y) = '1' then return i; end if; end loop; return arg'high+1; -- return out of bounds 'high end function find_rightmost; function find_leftmost (arg : UNRESOLVED_ufixed; y : STD_ULOGIC) return INTEGER is begin for_loop : for i in arg'range loop if \?=\ (arg(i), y) = '1' then return i; end if; end loop; return arg'low-1; -- return out of bounds 'low end function find_leftmost; function find_rightmost (arg : UNRESOLVED_sfixed; y : STD_ULOGIC) return INTEGER is begin for_loop : for i in arg'reverse_range loop if \?=\ (arg(i), y) = '1' then return i; end if; end loop; return arg'high+1; -- return out of bounds 'high end function find_rightmost; function find_leftmost (arg : UNRESOLVED_sfixed; y : STD_ULOGIC) return INTEGER is begin for_loop : for i in arg'range loop if \?=\ (arg(i), y) = '1' then return i; end if; end loop; return arg'low-1; -- return out of bounds 'low end function find_leftmost; function "sll" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER) return UNRESOLVED_ufixed is variable argslv : UNSIGNED (arg'length-1 downto 0); variable result : UNRESOLVED_ufixed (arg'range); begin argslv := to_uns (arg); argslv := argslv sll COUNT; result := to_fixed (argslv, result'high, result'low); return result; end function "sll"; function "srl" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER) return UNRESOLVED_ufixed is variable argslv : UNSIGNED (arg'length-1 downto 0); variable result : UNRESOLVED_ufixed (arg'range); begin argslv := to_uns (arg); argslv := argslv srl COUNT; result := to_fixed (argslv, result'high, result'low); return result; end function "srl"; function "rol" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER) return UNRESOLVED_ufixed is variable argslv : UNSIGNED (arg'length-1 downto 0); variable result : UNRESOLVED_ufixed (arg'range); begin argslv := to_uns (arg); argslv := argslv rol COUNT; result := to_fixed (argslv, result'high, result'low); return result; end function "rol"; function "ror" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER) return UNRESOLVED_ufixed is variable argslv : UNSIGNED (arg'length-1 downto 0); variable result : UNRESOLVED_ufixed (arg'range); begin argslv := to_uns (arg); argslv := argslv ror COUNT; result := to_fixed (argslv, result'high, result'low); return result; end function "ror"; function "sla" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER) return UNRESOLVED_ufixed is variable argslv : UNSIGNED (arg'length-1 downto 0); variable result : UNRESOLVED_ufixed (arg'range); begin argslv := to_uns (arg); -- Arithmetic shift on an unsigned is a logical shift argslv := argslv sll COUNT; result := to_fixed (argslv, result'high, result'low); return result; end function "sla"; function "sra" (ARG : UNRESOLVED_ufixed; COUNT : INTEGER) return UNRESOLVED_ufixed is variable argslv : UNSIGNED (arg'length-1 downto 0); variable result : UNRESOLVED_ufixed (arg'range); begin argslv := to_uns (arg); -- Arithmetic shift on an unsigned is a logical shift argslv := argslv srl COUNT; result := to_fixed (argslv, result'high, result'low); return result; end function "sra"; function "sll" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER) return UNRESOLVED_sfixed is variable argslv : SIGNED (arg'length-1 downto 0); variable result : UNRESOLVED_sfixed (arg'range); begin argslv := to_s (arg); argslv := argslv sll COUNT; result := to_fixed (argslv, result'high, result'low); return result; end function "sll"; function "srl" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER) return UNRESOLVED_sfixed is variable argslv : SIGNED (arg'length-1 downto 0); variable result : UNRESOLVED_sfixed (arg'range); begin argslv := to_s (arg); argslv := argslv srl COUNT; result := to_fixed (argslv, result'high, result'low); return result; end function "srl"; function "rol" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER) return UNRESOLVED_sfixed is variable argslv : SIGNED (arg'length-1 downto 0); variable result : UNRESOLVED_sfixed (arg'range); begin argslv := to_s (arg); argslv := argslv rol COUNT; result := to_fixed (argslv, result'high, result'low); return result; end function "rol"; function "ror" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER) return UNRESOLVED_sfixed is variable argslv : SIGNED (arg'length-1 downto 0); variable result : UNRESOLVED_sfixed (arg'range); begin argslv := to_s (arg); argslv := argslv ror COUNT; result := to_fixed (argslv, result'high, result'low); return result; end function "ror"; function "sla" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER) return UNRESOLVED_sfixed is variable argslv : SIGNED (arg'length-1 downto 0); variable result : UNRESOLVED_sfixed (arg'range); begin argslv := to_s (arg); if COUNT > 0 then -- Arithmetic shift left on a 2's complement number is a logic shift argslv := argslv sll COUNT; else argslv := argslv sra -COUNT; end if; result := to_fixed (argslv, result'high, result'low); return result; end function "sla"; function "sra" (ARG : UNRESOLVED_sfixed; COUNT : INTEGER) return UNRESOLVED_sfixed is variable argslv : SIGNED (arg'length-1 downto 0); variable result : UNRESOLVED_sfixed (arg'range); begin argslv := to_s (arg); if COUNT > 0 then argslv := argslv sra COUNT; else -- Arithmetic shift left on a 2's complement number is a logic shift argslv := argslv sll -COUNT; end if; result := to_fixed (argslv, result'high, result'low); return result; end function "sra"; -- Because some people want the older functions. function SHIFT_LEFT (ARG : UNRESOLVED_ufixed; COUNT : NATURAL) return UNRESOLVED_ufixed is begin if (ARG'length < 1) then return NAUF; end if; return ARG sla COUNT; end function SHIFT_LEFT; function SHIFT_RIGHT (ARG : UNRESOLVED_ufixed; COUNT : NATURAL) return UNRESOLVED_ufixed is begin if (ARG'length < 1) then return NAUF; end if; return ARG sra COUNT; end function SHIFT_RIGHT; function SHIFT_LEFT (ARG : UNRESOLVED_sfixed; COUNT : NATURAL) return UNRESOLVED_sfixed is begin if (ARG'length < 1) then return NASF; end if; return ARG sla COUNT; end function SHIFT_LEFT; function SHIFT_RIGHT (ARG : UNRESOLVED_sfixed; COUNT : NATURAL) return UNRESOLVED_sfixed is begin if (ARG'length < 1) then return NASF; end if; return ARG sra COUNT; end function SHIFT_RIGHT; ---------------------------------------------------------------------------- -- logical functions ---------------------------------------------------------------------------- function "not" (L : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto begin RESULT := not to_sulv(L); return to_ufixed(RESULT, L'high, L'low); end function "not"; function "and" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto begin if (L'high = R'high and L'low = R'low) then RESULT := to_sulv(L) and to_sulv(R); else assert NO_WARNING report "fixed_pkg" & """and"": Range error L'RANGE /= R'RANGE" severity warning; RESULT := (others => 'X'); end if; return to_ufixed(RESULT, L'high, L'low); end function "and"; function "or" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto begin if (L'high = R'high and L'low = R'low) then RESULT := to_sulv(L) or to_sulv(R); else assert NO_WARNING report "fixed_pkg" & """or"": Range error L'RANGE /= R'RANGE" severity warning; RESULT := (others => 'X'); end if; return to_ufixed(RESULT, L'high, L'low); end function "or"; function "nand" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto begin if (L'high = R'high and L'low = R'low) then RESULT := to_sulv(L) nand to_sulv(R); else assert NO_WARNING report "fixed_pkg" & """nand"": Range error L'RANGE /= R'RANGE" severity warning; RESULT := (others => 'X'); end if; return to_ufixed(RESULT, L'high, L'low); end function "nand"; function "nor" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto begin if (L'high = R'high and L'low = R'low) then RESULT := to_sulv(L) nor to_sulv(R); else assert NO_WARNING report "fixed_pkg" & """nor"": Range error L'RANGE /= R'RANGE" severity warning; RESULT := (others => 'X'); end if; return to_ufixed(RESULT, L'high, L'low); end function "nor"; function "xor" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto begin if (L'high = R'high and L'low = R'low) then RESULT := to_sulv(L) xor to_sulv(R); else assert NO_WARNING report "fixed_pkg" & """xor"": Range error L'RANGE /= R'RANGE" severity warning; RESULT := (others => 'X'); end if; return to_ufixed(RESULT, L'high, L'low); end function "xor"; function "xnor" (L, R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto begin if (L'high = R'high and L'low = R'low) then RESULT := to_sulv(L) xnor to_sulv(R); else assert NO_WARNING report "fixed_pkg" & """xnor"": Range error L'RANGE /= R'RANGE" severity warning; RESULT := (others => 'X'); end if; return to_ufixed(RESULT, L'high, L'low); end function "xnor"; function "not" (L : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto begin RESULT := not to_sulv(L); return to_sfixed(RESULT, L'high, L'low); end function "not"; function "and" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto begin if (L'high = R'high and L'low = R'low) then RESULT := to_sulv(L) and to_sulv(R); else assert NO_WARNING report "fixed_pkg" & """and"": Range error L'RANGE /= R'RANGE" severity warning; RESULT := (others => 'X'); end if; return to_sfixed(RESULT, L'high, L'low); end function "and"; function "or" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto begin if (L'high = R'high and L'low = R'low) then RESULT := to_sulv(L) or to_sulv(R); else assert NO_WARNING report "fixed_pkg" & """or"": Range error L'RANGE /= R'RANGE" severity warning; RESULT := (others => 'X'); end if; return to_sfixed(RESULT, L'high, L'low); end function "or"; function "nand" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto begin if (L'high = R'high and L'low = R'low) then RESULT := to_sulv(L) nand to_sulv(R); else assert NO_WARNING report "fixed_pkg" & """nand"": Range error L'RANGE /= R'RANGE" severity warning; RESULT := (others => 'X'); end if; return to_sfixed(RESULT, L'high, L'low); end function "nand"; function "nor" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto begin if (L'high = R'high and L'low = R'low) then RESULT := to_sulv(L) nor to_sulv(R); else assert NO_WARNING report "fixed_pkg" & """nor"": Range error L'RANGE /= R'RANGE" severity warning; RESULT := (others => 'X'); end if; return to_sfixed(RESULT, L'high, L'low); end function "nor"; function "xor" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto begin if (L'high = R'high and L'low = R'low) then RESULT := to_sulv(L) xor to_sulv(R); else assert NO_WARNING report "fixed_pkg" & """xor"": Range error L'RANGE /= R'RANGE" severity warning; RESULT := (others => 'X'); end if; return to_sfixed(RESULT, L'high, L'low); end function "xor"; function "xnor" (L, R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is variable RESULT : STD_ULOGIC_VECTOR(L'length-1 downto 0); -- force downto begin if (L'high = R'high and L'low = R'low) then RESULT := to_sulv(L) xnor to_sulv(R); else assert NO_WARNING report "fixed_pkg" & """xnor"": Range error L'RANGE /= R'RANGE" severity warning; RESULT := (others => 'X'); end if; return to_sfixed(RESULT, L'high, L'low); end function "xnor"; -- Vector and std_ulogic functions, same as functions in numeric_std function "and" (L : STD_ULOGIC; R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (R'range); begin for i in result'range loop result(i) := L and R(i); end loop; return result; end function "and"; function "and" (L : UNRESOLVED_ufixed; R : STD_ULOGIC) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (L'range); begin for i in result'range loop result(i) := L(i) and R; end loop; return result; end function "and"; function "or" (L : STD_ULOGIC; R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (R'range); begin for i in result'range loop result(i) := L or R(i); end loop; return result; end function "or"; function "or" (L : UNRESOLVED_ufixed; R : STD_ULOGIC) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (L'range); begin for i in result'range loop result(i) := L(i) or R; end loop; return result; end function "or"; function "nand" (L : STD_ULOGIC; R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (R'range); begin for i in result'range loop result(i) := L nand R(i); end loop; return result; end function "nand"; function "nand" (L : UNRESOLVED_ufixed; R : STD_ULOGIC) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (L'range); begin for i in result'range loop result(i) := L(i) nand R; end loop; return result; end function "nand"; function "nor" (L : STD_ULOGIC; R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (R'range); begin for i in result'range loop result(i) := L nor R(i); end loop; return result; end function "nor"; function "nor" (L : UNRESOLVED_ufixed; R : STD_ULOGIC) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (L'range); begin for i in result'range loop result(i) := L(i) nor R; end loop; return result; end function "nor"; function "xor" (L : STD_ULOGIC; R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (R'range); begin for i in result'range loop result(i) := L xor R(i); end loop; return result; end function "xor"; function "xor" (L : UNRESOLVED_ufixed; R : STD_ULOGIC) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (L'range); begin for i in result'range loop result(i) := L(i) xor R; end loop; return result; end function "xor"; function "xnor" (L : STD_ULOGIC; R : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (R'range); begin for i in result'range loop result(i) := L xnor R(i); end loop; return result; end function "xnor"; function "xnor" (L : UNRESOLVED_ufixed; R : STD_ULOGIC) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (L'range); begin for i in result'range loop result(i) := L(i) xnor R; end loop; return result; end function "xnor"; function "and" (L : STD_ULOGIC; R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (R'range); begin for i in result'range loop result(i) := L and R(i); end loop; return result; end function "and"; function "and" (L : UNRESOLVED_sfixed; R : STD_ULOGIC) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (L'range); begin for i in result'range loop result(i) := L(i) and R; end loop; return result; end function "and"; function "or" (L : STD_ULOGIC; R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (R'range); begin for i in result'range loop result(i) := L or R(i); end loop; return result; end function "or"; function "or" (L : UNRESOLVED_sfixed; R : STD_ULOGIC) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (L'range); begin for i in result'range loop result(i) := L(i) or R; end loop; return result; end function "or"; function "nand" (L : STD_ULOGIC; R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (R'range); begin for i in result'range loop result(i) := L nand R(i); end loop; return result; end function "nand"; function "nand" (L : UNRESOLVED_sfixed; R : STD_ULOGIC) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (L'range); begin for i in result'range loop result(i) := L(i) nand R; end loop; return result; end function "nand"; function "nor" (L : STD_ULOGIC; R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (R'range); begin for i in result'range loop result(i) := L nor R(i); end loop; return result; end function "nor"; function "nor" (L : UNRESOLVED_sfixed; R : STD_ULOGIC) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (L'range); begin for i in result'range loop result(i) := L(i) nor R; end loop; return result; end function "nor"; function "xor" (L : STD_ULOGIC; R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (R'range); begin for i in result'range loop result(i) := L xor R(i); end loop; return result; end function "xor"; function "xor" (L : UNRESOLVED_sfixed; R : STD_ULOGIC) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (L'range); begin for i in result'range loop result(i) := L(i) xor R; end loop; return result; end function "xor"; function "xnor" (L : STD_ULOGIC; R : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (R'range); begin for i in result'range loop result(i) := L xnor R(i); end loop; return result; end function "xnor"; function "xnor" (L : UNRESOLVED_sfixed; R : STD_ULOGIC) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (L'range); begin for i in result'range loop result(i) := L(i) xnor R; end loop; return result; end function "xnor"; -- Reduction operator_reduces function and_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is begin return and_reduce (to_sulv(l)); end function and_reduce; function nand_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is begin return nand_reduce (to_sulv(l)); end function nand_reduce; function or_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is begin return or_reduce (to_sulv(l)); end function or_reduce; function nor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is begin return nor_reduce (to_sulv(l)); end function nor_reduce; function xor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is begin return xor_reduce (to_sulv(l)); end function xor_reduce; function xnor_reduce (l : UNRESOLVED_ufixed) return STD_ULOGIC is begin return xnor_reduce (to_sulv(l)); end function xnor_reduce; function and_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is begin return and_reduce (to_sulv(l)); end function and_reduce; function nand_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is begin return nand_reduce (to_sulv(l)); end function nand_reduce; function or_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is begin return or_reduce (to_sulv(l)); end function or_reduce; function nor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is begin return nor_reduce (to_sulv(l)); end function nor_reduce; function xor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is begin return xor_reduce (to_sulv(l)); end function xor_reduce; function xnor_reduce (l : UNRESOLVED_sfixed) return STD_ULOGIC is begin return xnor_reduce (to_sulv(l)); end function xnor_reduce; -- End reduction operator_reduces function \?=\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0); begin -- ?= if ((L'length < 1) or (R'length < 1)) then assert NO_WARNING report "fixed_pkg" & """?="": null detected, returning X" severity warning; return 'X'; else lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); return \?=\ (lslv, rslv); end if; end function \?=\; function \?/=\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0); begin -- ?/= if ((L'length < 1) or (R'length < 1)) then assert NO_WARNING report "fixed_pkg" & """?/="": null detected, returning X" severity warning; return 'X'; else lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); return \?/=\ (lslv, rslv); end if; end function \?/=\; function \?>\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0); begin -- ?> if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "fixed_pkg" & """?>"": null detected, returning X" severity warning; return 'X'; else lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); return \?>\ (lslv, rslv); end if; end function \?>\; function \?>=\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0); begin -- ?>= if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "fixed_pkg" & """?>="": null detected, returning X" severity warning; return 'X'; else lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); return \?>=\ (lslv, rslv); end if; end function \?>=\; function \?<\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0); begin -- ?< if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "fixed_pkg" & """?<"": null detected, returning X" severity warning; return 'X'; else lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); return \?<\ (lslv, rslv); end if; end function \?<\; function \?<=\ (L, R : UNRESOLVED_ufixed) return STD_ULOGIC is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0); begin -- ?<= if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "fixed_pkg" & """?<="": null detected, returning X" severity warning; return 'X'; else lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); return \?<=\ (lslv, rslv); end if; end function \?<=\; function \?=\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (lresize'length-1 downto 0); begin -- ?= if ((L'length < 1) or (R'length < 1)) then assert NO_WARNING report "fixed_pkg" & """?="": null detected, returning X" severity warning; return 'X'; else lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); return \?=\ (lslv, rslv); end if; end function \?=\; function \?/=\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (lresize'length-1 downto 0); begin -- ?/= if ((L'length < 1) or (R'length < 1)) then assert NO_WARNING report "fixed_pkg" & """?/="": null detected, returning X" severity warning; return 'X'; else lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); return \?/=\ (lslv, rslv); end if; end function \?/=\; function \?>\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (lresize'length-1 downto 0); begin -- ?> if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "fixed_pkg" & """?>"": null detected, returning X" severity warning; return 'X'; else lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); return \?>\ (lslv, rslv); end if; end function \?>\; function \?>=\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (lresize'length-1 downto 0); begin -- ?>= if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "fixed_pkg" & """?>="": null detected, returning X" severity warning; return 'X'; else lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); return \?>=\ (lslv, rslv); end if; end function \?>=\; function \?<\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (lresize'length-1 downto 0); begin -- ?< if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "fixed_pkg" & """?<"": null detected, returning X" severity warning; return 'X'; else lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); return \?<\ (lslv, rslv); end if; end function \?<\; function \?<=\ (L, R : UNRESOLVED_sfixed) return STD_ULOGIC is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (lresize'length-1 downto 0); begin -- ?<= if ((l'length < 1) or (r'length < 1)) then assert NO_WARNING report "fixed_pkg" & """?<="": null detected, returning X" severity warning; return 'X'; else lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); return \?<=\ (lslv, rslv); end if; end function \?<=\; -- Match function, similar to "std_match" from numeric_std function std_match (L, R : UNRESOLVED_ufixed) return BOOLEAN is begin if (L'high = R'high and L'low = R'low) then return std_match(to_sulv(L), to_sulv(R)); else assert NO_WARNING report "fixed_pkg" & "STD_MATCH: L'RANGE /= R'RANGE, returning FALSE" severity warning; return false; end if; end function std_match; function std_match (L, R : UNRESOLVED_sfixed) return BOOLEAN is begin if (L'high = R'high and L'low = R'low) then return std_match(to_sulv(L), to_sulv(R)); else assert NO_WARNING report "fixed_pkg" & "STD_MATCH: L'RANGE /= R'RANGE, returning FALSE" severity warning; return false; end if; end function std_match; -- compare functions function "=" ( l, r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0); begin if (l'length < 1 or r'length < 1) then assert NO_WARNING report "fixed_pkg" & """="": null argument detected, returning FALSE" severity warning; return false; elsif (Is_X(l) or Is_X(r)) then assert NO_WARNING report "fixed_pkg" & """="": metavalue detected, returning FALSE" severity warning; return false; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); return lslv = rslv; end function "="; function "=" ( l, r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (lresize'length-1 downto 0); begin if (l'length < 1 or r'length < 1) then assert NO_WARNING report "fixed_pkg" & """="": null argument detected, returning FALSE" severity warning; return false; elsif (Is_X(l) or Is_X(r)) then assert NO_WARNING report "fixed_pkg" & """="": metavalue detected, returning FALSE" severity warning; return false; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); return lslv = rslv; end function "="; function "/=" ( l, r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0); begin if (l'length < 1 or r'length < 1) then assert NO_WARNING report "fixed_pkg" & """/="": null argument detected, returning TRUE" severity warning; return true; elsif (Is_X(l) or Is_X(r)) then assert NO_WARNING report "fixed_pkg" & """/="": metavalue detected, returning TRUE" severity warning; return true; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); return lslv /= rslv; end function "/="; function "/=" ( l, r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (lresize'length-1 downto 0); begin if (l'length < 1 or r'length < 1) then assert NO_WARNING report "fixed_pkg" & """/="": null argument detected, returning TRUE" severity warning; return true; elsif (Is_X(l) or Is_X(r)) then assert NO_WARNING report "fixed_pkg" & """/="": metavalue detected, returning TRUE" severity warning; return true; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); return lslv /= rslv; end function "/="; function ">" ( l, r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0); begin if (l'length < 1 or r'length < 1) then assert NO_WARNING report "fixed_pkg" & """>"": null argument detected, returning FALSE" severity warning; return false; elsif (Is_X(l) or Is_X(r)) then assert NO_WARNING report "fixed_pkg" & """>"": metavalue detected, returning FALSE" severity warning; return false; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); return lslv > rslv; end function ">"; function ">" ( l, r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (lresize'length-1 downto 0); begin if (l'length < 1 or r'length < 1) then assert NO_WARNING report "fixed_pkg" & """>"": null argument detected, returning FALSE" severity warning; return false; elsif (Is_X(l) or Is_X(r)) then assert NO_WARNING report "fixed_pkg" & """>"": metavalue detected, returning FALSE" severity warning; return false; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); return lslv > rslv; end function ">"; function "<" ( l, r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0); begin if (l'length < 1 or r'length < 1) then assert NO_WARNING report "fixed_pkg" & """<"": null argument detected, returning FALSE" severity warning; return false; elsif (Is_X(l) or Is_X(r)) then assert NO_WARNING report "fixed_pkg" & """<"": metavalue detected, returning FALSE" severity warning; return false; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); return lslv < rslv; end function "<"; function "<" ( l, r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (lresize'length-1 downto 0); begin if (l'length < 1 or r'length < 1) then assert NO_WARNING report "fixed_pkg" & """<"": null argument detected, returning FALSE" severity warning; return false; elsif (Is_X(l) or Is_X(r)) then assert NO_WARNING report "fixed_pkg" & """<"": metavalue detected, returning FALSE" severity warning; return false; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); return lslv < rslv; end function "<"; function ">=" ( l, r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0); begin if (l'length < 1 or r'length < 1) then assert NO_WARNING report "fixed_pkg" & """>="": null argument detected, returning FALSE" severity warning; return false; elsif (Is_X(l) or Is_X(r)) then assert NO_WARNING report "fixed_pkg" & """>="": metavalue detected, returning FALSE" severity warning; return false; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); return lslv >= rslv; end function ">="; function ">=" ( l, r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (lresize'length-1 downto 0); begin if (l'length < 1 or r'length < 1) then assert NO_WARNING report "fixed_pkg" & """>="": null argument detected, returning FALSE" severity warning; return false; elsif (Is_X(l) or Is_X(r)) then assert NO_WARNING report "fixed_pkg" & """>="": metavalue detected, returning FALSE" severity warning; return false; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); return lslv >= rslv; end function ">="; function "<=" ( l, r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); variable lslv, rslv : UNSIGNED (lresize'length-1 downto 0); begin if (l'length < 1 or r'length < 1) then assert NO_WARNING report "fixed_pkg" & """<="": null argument detected, returning FALSE" severity warning; return false; elsif (Is_X(l) or Is_X(r)) then assert NO_WARNING report "fixed_pkg" & """<="": metavalue detected, returning FALSE" severity warning; return false; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_uns (lresize); rslv := to_uns (rresize); return lslv <= rslv; end function "<="; function "<=" ( l, r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); variable lslv, rslv : SIGNED (lresize'length-1 downto 0); begin if (l'length < 1 or r'length < 1) then assert NO_WARNING report "fixed_pkg" & """<="": null argument detected, returning FALSE" severity warning; return false; elsif (Is_X(l) or Is_X(r)) then assert NO_WARNING report "fixed_pkg" & """<="": metavalue detected, returning FALSE" severity warning; return false; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); lslv := to_s (lresize); rslv := to_s (rresize); return lslv <= rslv; end function "<="; -- overloads of the default maximum and minimum functions function maximum (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); begin if (l'length < 1 or r'length < 1) then return NAUF; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); if lresize > rresize then return lresize; else return rresize; end if; end function maximum; function maximum (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); begin if (l'length < 1 or r'length < 1) then return NASF; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); if lresize > rresize then return lresize; else return rresize; end if; end function maximum; function minimum (l, r : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_ufixed (left_index downto right_index); begin if (l'length < 1 or r'length < 1) then return NAUF; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); if lresize > rresize then return rresize; else return lresize; end if; end function minimum; function minimum (l, r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is constant left_index : INTEGER := maximum(l'high, r'high); constant right_index : INTEGER := mins(l'low, r'low); variable lresize, rresize : UNRESOLVED_sfixed (left_index downto right_index); begin if (l'length < 1 or r'length < 1) then return NASF; end if; lresize := resize (l, left_index, right_index); rresize := resize (r, left_index, right_index); if lresize > rresize then return rresize; else return lresize; end if; end function minimum; function to_ufixed ( arg : NATURAL; -- integer constant left_index : INTEGER; -- left index (high index) constant right_index : INTEGER := 0; -- right index constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_ufixed is constant fw : INTEGER := mins (right_index, right_index); -- catch literals variable result : UNRESOLVED_ufixed (left_index downto fw); variable sresult : UNRESOLVED_ufixed (left_index downto 0) := (others => '0'); -- integer portion variable argx : NATURAL; -- internal version of arg begin if (result'length < 1) then return NAUF; end if; if arg /= 0 then argx := arg; for I in 0 to sresult'left loop if (argx mod 2) = 0 then sresult(I) := '0'; else sresult(I) := '1'; end if; argx := argx/2; end loop; if argx /= 0 then assert NO_WARNING report "fixed_pkg" & "TO_UFIXED(NATURAL): vector truncated" severity warning; if overflow_style = fixed_saturate then return saturate (left_index, right_index); end if; end if; result := resize (arg => sresult, left_index => left_index, right_index => right_index, round_style => round_style, overflow_style => overflow_style); else result := (others => '0'); end if; return result; end function to_ufixed; function to_sfixed ( arg : INTEGER; -- integer constant left_index : INTEGER; -- left index (high index) constant right_index : INTEGER := 0; -- right index constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_sfixed is constant fw : INTEGER := mins (right_index, right_index); -- catch literals variable result : UNRESOLVED_sfixed (left_index downto fw); variable sresult : UNRESOLVED_sfixed (left_index downto 0) := (others => '0'); -- integer portion variable argx : INTEGER; -- internal version of arg variable sign : STD_ULOGIC; -- sign of input begin if (result'length < 1) then -- null range return NASF; end if; if arg /= 0 then if (arg < 0) then sign := '1'; argx := -(arg + 1); else sign := '0'; argx := arg; end if; for I in 0 to sresult'left loop if (argx mod 2) = 0 then sresult(I) := sign; else sresult(I) := not sign; end if; argx := argx/2; end loop; if argx /= 0 or left_index < 0 or sign /= sresult(sresult'left) then assert NO_WARNING report "fixed_pkg" & "TO_SFIXED(INTEGER): vector truncated" severity warning; if overflow_style = fixed_saturate then -- saturate if arg < 0 then result := not saturate (result'high, result'low); -- underflow else result := saturate (result'high, result'low); -- overflow end if; return result; end if; end if; result := resize (arg => sresult, left_index => left_index, right_index => right_index, round_style => round_style, overflow_style => overflow_style); else result := (others => '0'); end if; return result; end function to_sfixed; function to_ufixed ( arg : REAL; -- real constant left_index : INTEGER; -- left index (high index) constant right_index : INTEGER; -- right index constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) -- # of guard bits return UNRESOLVED_ufixed is constant fw : INTEGER := mins (right_index, right_index); -- catch literals variable result : UNRESOLVED_ufixed (left_index downto fw) := (others => '0'); variable Xresult : UNRESOLVED_ufixed (left_index downto fw-guard_bits) := (others => '0'); variable presult : REAL; -- variable overflow_needed : BOOLEAN; begin -- If negative or null range, return. if (left_index < fw) then return NAUF; end if; if (arg < 0.0) then report "fixed_pkg" & "TO_UFIXED: Negative argument passed " & REAL'image(arg) severity error; return result; end if; presult := arg; if presult >= (2.0**(left_index+1)) then assert NO_WARNING report "fixed_pkg" & "TO_UFIXED(REAL): vector truncated" severity warning; if overflow_style = fixed_wrap then presult := presult mod (2.0**(left_index+1)); -- wrap else return saturate (result'high, result'low); end if; end if; for i in Xresult'range loop if presult >= 2.0**i then Xresult(i) := '1'; presult := presult - 2.0**i; else Xresult(i) := '0'; end if; end loop; if guard_bits > 0 and round_style = fixed_round then result := round_fixed (arg => Xresult (left_index downto right_index), remainder => Xresult (right_index-1 downto right_index-guard_bits), overflow_style => overflow_style); else result := Xresult (result'range); end if; return result; end function to_ufixed; function to_sfixed ( arg : REAL; -- real constant left_index : INTEGER; -- left index (high index) constant right_index : INTEGER; -- right index constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) -- # of guard bits return UNRESOLVED_sfixed is constant fw : INTEGER := mins (right_index, right_index); -- catch literals variable result : UNRESOLVED_sfixed (left_index downto fw) := (others => '0'); variable Xresult : UNRESOLVED_sfixed (left_index+1 downto fw-guard_bits) := (others => '0'); variable presult : REAL; begin if (left_index < fw) then -- null range return NASF; end if; if (arg >= (2.0**left_index) or arg < -(2.0**left_index)) then assert NO_WARNING report "fixed_pkg" & "TO_SFIXED(REAL): vector truncated" severity warning; if overflow_style = fixed_saturate then if arg < 0.0 then -- saturate result := not saturate (result'high, result'low); -- underflow else result := saturate (result'high, result'low); -- overflow end if; return result; else presult := abs(arg) mod (2.0**(left_index+1)); -- wrap end if; else presult := abs(arg); end if; for i in Xresult'range loop if presult >= 2.0**i then Xresult(i) := '1'; presult := presult - 2.0**i; else Xresult(i) := '0'; end if; end loop; if arg < 0.0 then Xresult := to_fixed(-to_s(Xresult), Xresult'high, Xresult'low); end if; if guard_bits > 0 and round_style = fixed_round then result := round_fixed (arg => Xresult (left_index downto right_index), remainder => Xresult (right_index-1 downto right_index-guard_bits), overflow_style => overflow_style); else result := Xresult (result'range); end if; return result; end function to_sfixed; function to_ufixed ( arg : UNSIGNED; -- unsigned constant left_index : INTEGER; -- left index (high index) constant right_index : INTEGER := 0; -- right index constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_ufixed is constant ARG_LEFT : INTEGER := ARG'length-1; alias XARG : UNSIGNED(ARG_LEFT downto 0) is ARG; variable result : UNRESOLVED_ufixed (left_index downto right_index); begin if arg'length < 1 or (left_index < right_index) then return NAUF; end if; result := resize (arg => UNRESOLVED_ufixed (XARG), left_index => left_index, right_index => right_index, round_style => round_style, overflow_style => overflow_style); return result; end function to_ufixed; -- converted version function to_ufixed ( arg : UNSIGNED) -- unsigned return UNRESOLVED_ufixed is constant ARG_LEFT : INTEGER := ARG'length-1; alias XARG : UNSIGNED(ARG_LEFT downto 0) is ARG; begin if arg'length < 1 then return NAUF; end if; return UNRESOLVED_ufixed(xarg); end function to_ufixed; function to_sfixed ( arg : SIGNED; -- signed constant left_index : INTEGER; -- left index (high index) constant right_index : INTEGER := 0; -- right index constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_sfixed is constant ARG_LEFT : INTEGER := ARG'length-1; alias XARG : SIGNED(ARG_LEFT downto 0) is ARG; variable result : UNRESOLVED_sfixed (left_index downto right_index); begin if arg'length < 1 or (left_index < right_index) then return NASF; end if; result := resize (arg => UNRESOLVED_sfixed (XARG), left_index => left_index, right_index => right_index, round_style => round_style, overflow_style => overflow_style); return result; end function to_sfixed; -- converted version function to_sfixed ( arg : SIGNED) -- signed return UNRESOLVED_sfixed is constant ARG_LEFT : INTEGER := ARG'length-1; alias XARG : SIGNED(ARG_LEFT downto 0) is ARG; begin if arg'length < 1 then return NASF; end if; return UNRESOLVED_sfixed(xarg); end function to_sfixed; function to_sfixed (arg : UNRESOLVED_ufixed) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (arg'high+1 downto arg'low); begin if arg'length < 1 then return NASF; end if; result (arg'high downto arg'low) := UNRESOLVED_sfixed(cleanvec(arg)); result (arg'high+1) := '0'; return result; end function to_sfixed; -- Because of the fairly complicated sizing rules in the fixed point -- packages these functions are provided to compute the result ranges -- Example: -- signal uf1 : ufixed (3 downto -3); -- signal uf2 : ufixed (4 downto -2); -- signal uf1multuf2 : ufixed (ufixed_high (3, -3, '*', 4, -2) downto -- ufixed_low (3, -3, '*', 4, -2)); -- uf1multuf2 <= uf1 * uf2; -- Valid characters: '+', '-', '*', '/', 'r' or 'R' (rem), 'm' or 'M' (mod), -- '1' (reciprocal), 'A', 'a' (abs), 'N', 'n' (-sfixed) function ufixed_high (left_index, right_index : INTEGER; operation : CHARACTER := 'X'; left_index2, right_index2 : INTEGER := 0) return INTEGER is begin case operation is when '+'| '-' => return maximum (left_index, left_index2) + 1; when '*' => return left_index + left_index2 + 1; when '/' => return left_index - right_index2; when '1' => return -right_index; -- reciprocal when 'R'|'r' => return mins (left_index, left_index2); -- "rem" when 'M'|'m' => return mins (left_index, left_index2); -- "mod" when others => return left_index; -- For abs and default end case; end function ufixed_high; function ufixed_low (left_index, right_index : INTEGER; operation : CHARACTER := 'X'; left_index2, right_index2 : INTEGER := 0) return INTEGER is begin case operation is when '+'| '-' => return mins (right_index, right_index2); when '*' => return right_index + right_index2; when '/' => return right_index - left_index2 - 1; when '1' => return -left_index - 1; -- reciprocal when 'R'|'r' => return mins (right_index, right_index2); -- "rem" when 'M'|'m' => return mins (right_index, right_index2); -- "mod" when others => return right_index; -- for abs and default end case; end function ufixed_low; function sfixed_high (left_index, right_index : INTEGER; operation : CHARACTER := 'X'; left_index2, right_index2 : INTEGER := 0) return INTEGER is begin case operation is when '+'| '-' => return maximum (left_index, left_index2) + 1; when '*' => return left_index + left_index2 + 1; when '/' => return left_index - right_index2 + 1; when '1' => return -right_index + 1; -- reciprocal when 'R'|'r' => return mins (left_index, left_index2); -- "rem" when 'M'|'m' => return left_index2; -- "mod" when 'A'|'a' => return left_index + 1; -- "abs" when 'N'|'n' => return left_index + 1; -- -sfixed when others => return left_index; end case; end function sfixed_high; function sfixed_low (left_index, right_index : INTEGER; operation : CHARACTER := 'X'; left_index2, right_index2 : INTEGER := 0) return INTEGER is begin case operation is when '+'| '-' => return mins (right_index, right_index2); when '*' => return right_index + right_index2; when '/' => return right_index - left_index2; when '1' => return -left_index; -- reciprocal when 'R'|'r' => return mins (right_index, right_index2); -- "rem" when 'M'|'m' => return mins (right_index, right_index2); -- "mod" when others => return right_index; -- default for abs, neg and default end case; end function sfixed_low; -- Same as above, but using the "size_res" input only for their ranges: -- signal uf1multuf2 : ufixed (ufixed_high (uf1, '*', uf2) downto -- ufixed_low (uf1, '*', uf2)); -- uf1multuf2 <= uf1 * uf2; function ufixed_high (size_res : UNRESOLVED_ufixed; operation : CHARACTER := 'X'; size_res2 : UNRESOLVED_ufixed) return INTEGER is begin return ufixed_high (left_index => size_res'high, right_index => size_res'low, operation => operation, left_index2 => size_res2'high, right_index2 => size_res2'low); end function ufixed_high; function ufixed_low (size_res : UNRESOLVED_ufixed; operation : CHARACTER := 'X'; size_res2 : UNRESOLVED_ufixed) return INTEGER is begin return ufixed_low (left_index => size_res'high, right_index => size_res'low, operation => operation, left_index2 => size_res2'high, right_index2 => size_res2'low); end function ufixed_low; function sfixed_high (size_res : UNRESOLVED_sfixed; operation : CHARACTER := 'X'; size_res2 : UNRESOLVED_sfixed) return INTEGER is begin return sfixed_high (left_index => size_res'high, right_index => size_res'low, operation => operation, left_index2 => size_res2'high, right_index2 => size_res2'low); end function sfixed_high; function sfixed_low (size_res : UNRESOLVED_sfixed; operation : CHARACTER := 'X'; size_res2 : UNRESOLVED_sfixed) return INTEGER is begin return sfixed_low (left_index => size_res'high, right_index => size_res'low, operation => operation, left_index2 => size_res2'high, right_index2 => size_res2'low); end function sfixed_low; -- purpose: returns a saturated number function saturate ( constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_ufixed is constant sat : UNRESOLVED_ufixed (left_index downto right_index) := (others => '1'); begin return sat; end function saturate; -- purpose: returns a saturated number function saturate ( constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_sfixed is variable sat : UNRESOLVED_sfixed (left_index downto right_index) := (others => '1'); begin -- saturate positive, to saturate negative, just do "not saturate()" sat (left_index) := '0'; return sat; end function saturate; function saturate ( size_res : UNRESOLVED_ufixed) -- only the size of this is used return UNRESOLVED_ufixed is begin return saturate (size_res'high, size_res'low); end function saturate; function saturate ( size_res : UNRESOLVED_sfixed) -- only the size of this is used return UNRESOLVED_sfixed is begin return saturate (size_res'high, size_res'low); end function saturate; -- As a concession to those who use a graphical DSP environment, -- these functions take parameters in those tools format and create -- fixed point numbers. These functions are designed to convert from -- a std_logic_vector to the VHDL fixed point format using the conventions -- of these packages. In a pure VHDL environment you should use the -- "to_ufixed" and "to_sfixed" routines. -- Unsigned fixed point function to_UFix ( arg : STD_ULOGIC_VECTOR; width : NATURAL; -- width of vector fraction : NATURAL) -- width of fraction return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (width-fraction-1 downto -fraction); begin if (arg'length /= result'length) then report "fixed_pkg" & "TO_UFIX (STD_ULOGIC_VECTOR) " & "Vector lengths do not match. Input length is " & INTEGER'image(arg'length) & " and output will be " & INTEGER'image(result'length) & " wide." severity error; return NAUF; else result := to_ufixed (arg, result'high, result'low); return result; end if; end function to_UFix; -- signed fixed point function to_SFix ( arg : STD_ULOGIC_VECTOR; width : NATURAL; -- width of vector fraction : NATURAL) -- width of fraction return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (width-fraction-1 downto -fraction); begin if (arg'length /= result'length) then report "fixed_pkg" & "TO_SFIX (STD_ULOGIC_VECTOR) " & "Vector lengths do not match. Input length is " & INTEGER'image(arg'length) & " and output will be " & INTEGER'image(result'length) & " wide." severity error; return NASF; else result := to_sfixed (arg, result'high, result'low); return result; end if; end function to_SFix; -- finding the bounds of a number. These functions can be used like this: -- signal xxx : ufixed (7 downto -3); -- -- Which is the same as "ufixed (UFix_high (11,3) downto UFix_low(11,3))" -- signal yyy : ufixed (UFix_high (11, 3, "+", 11, 3) -- downto UFix_low(11, 3, "+", 11, 3)); -- Where "11" is the width of xxx (xxx'length), -- and 3 is the lower bound (abs (xxx'low)) -- In a pure VHDL environment use "ufixed_high" and "ufixed_low" function ufix_high ( width, fraction : NATURAL; operation : CHARACTER := 'X'; width2, fraction2 : NATURAL := 0) return INTEGER is begin return ufixed_high (left_index => width - 1 - fraction, right_index => -fraction, operation => operation, left_index2 => width2 - 1 - fraction2, right_index2 => -fraction2); end function ufix_high; function ufix_low ( width, fraction : NATURAL; operation : CHARACTER := 'X'; width2, fraction2 : NATURAL := 0) return INTEGER is begin return ufixed_low (left_index => width - 1 - fraction, right_index => -fraction, operation => operation, left_index2 => width2 - 1 - fraction2, right_index2 => -fraction2); end function ufix_low; function sfix_high ( width, fraction : NATURAL; operation : CHARACTER := 'X'; width2, fraction2 : NATURAL := 0) return INTEGER is begin return sfixed_high (left_index => width - fraction, right_index => -fraction, operation => operation, left_index2 => width2 - fraction2, right_index2 => -fraction2); end function sfix_high; function sfix_low ( width, fraction : NATURAL; operation : CHARACTER := 'X'; width2, fraction2 : NATURAL := 0) return INTEGER is begin return sfixed_low (left_index => width - fraction, right_index => -fraction, operation => operation, left_index2 => width2 - fraction2, right_index2 => -fraction2); end function sfix_low; function to_unsigned ( arg : UNRESOLVED_ufixed; -- ufixed point input constant size : NATURAL; -- length of output constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNSIGNED is begin return to_uns(resize (arg => arg, left_index => size-1, right_index => 0, round_style => round_style, overflow_style => overflow_style)); end function to_unsigned; function to_unsigned ( arg : UNRESOLVED_ufixed; -- ufixed point input size_res : UNSIGNED; -- length of output constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNSIGNED is begin return to_unsigned (arg => arg, size => size_res'length, round_style => round_style, overflow_style => overflow_style); end function to_unsigned; function to_signed ( arg : UNRESOLVED_sfixed; -- sfixed point input constant size : NATURAL; -- length of output constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return SIGNED is begin return to_s(resize (arg => arg, left_index => size-1, right_index => 0, round_style => round_style, overflow_style => overflow_style)); end function to_signed; function to_signed ( arg : UNRESOLVED_sfixed; -- sfixed point input size_res : SIGNED; -- used for length of output constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return SIGNED is begin return to_signed (arg => arg, size => size_res'length, round_style => round_style, overflow_style => overflow_style); end function to_signed; function to_real ( arg : UNRESOLVED_ufixed) -- ufixed point input return REAL is constant left_index : INTEGER := arg'high; constant right_index : INTEGER := arg'low; variable result : REAL; -- result variable arg_int : UNRESOLVED_ufixed (left_index downto right_index); begin if (arg'length < 1) then return 0.0; end if; arg_int := to_x01(cleanvec(arg)); if (Is_X(arg_int)) then assert NO_WARNING report "fixed_pkg" & "TO_REAL (ufixed): metavalue detected, returning 0.0" severity warning; return 0.0; end if; result := 0.0; for i in arg_int'range loop if (arg_int(i) = '1') then result := result + (2.0**i); end if; end loop; return result; end function to_real; function to_real ( arg : UNRESOLVED_sfixed) -- ufixed point input return REAL is constant left_index : INTEGER := arg'high; constant right_index : INTEGER := arg'low; variable result : REAL; -- result variable arg_int : UNRESOLVED_sfixed (left_index downto right_index); -- unsigned version of argument variable arg_uns : UNRESOLVED_ufixed (left_index downto right_index); -- absolute of argument begin if (arg'length < 1) then return 0.0; end if; arg_int := to_x01(cleanvec(arg)); if (Is_X(arg_int)) then assert NO_WARNING report "fixed_pkg" & "TO_REAL (sfixed): metavalue detected, returning 0.0" severity warning; return 0.0; end if; arg_uns := to_ufixed (arg_int); result := to_real (arg_uns); if (arg_int(arg_int'high) = '1') then result := -result; end if; return result; end function to_real; function to_integer ( arg : UNRESOLVED_ufixed; -- fixed point input constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return NATURAL is constant left_index : INTEGER := arg'high; variable arg_uns : UNSIGNED (left_index+1 downto 0) := (others => '0'); begin if (arg'length < 1) then return 0; end if; if (Is_X (arg)) then assert NO_WARNING report "fixed_pkg" & "TO_INTEGER (ufixed): metavalue detected, returning 0" severity warning; return 0; end if; if (left_index < -1) then return 0; end if; arg_uns := to_uns(resize (arg => arg, left_index => arg_uns'high, right_index => 0, round_style => round_style, overflow_style => overflow_style)); return to_integer (arg_uns); end function to_integer; function to_integer ( arg : UNRESOLVED_sfixed; -- fixed point input constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return INTEGER is constant left_index : INTEGER := arg'high; constant right_index : INTEGER := arg'low; variable arg_s : SIGNED (left_index+1 downto 0); begin if (arg'length < 1) then return 0; end if; if (Is_X (arg)) then assert NO_WARNING report "fixed_pkg" & "TO_INTEGER (sfixed): metavalue detected, returning 0" severity warning; return 0; end if; if (left_index < -1) then return 0; end if; arg_s := to_s(resize (arg => arg, left_index => arg_s'high, right_index => 0, round_style => round_style, overflow_style => overflow_style)); return to_integer (arg_s); end function to_integer; function to_01 ( s : UNRESOLVED_ufixed; -- ufixed point input constant XMAP : STD_ULOGIC := '0') -- Map x to return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (s'range); -- result begin if (s'length < 1) then assert NO_WARNING report "fixed_pkg" & "TO_01(ufixed): null detected, returning NULL" severity warning; return NAUF; end if; return to_fixed (to_01(to_uns(s), XMAP), s'high, s'low); end function to_01; function to_01 ( s : UNRESOLVED_sfixed; -- sfixed point input constant XMAP : STD_ULOGIC := '0') -- Map x to return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (s'range); begin if (s'length < 1) then assert NO_WARNING report "fixed_pkg" & "TO_01(sfixed): null detected, returning NULL" severity warning; return NASF; end if; return to_fixed (to_01(to_s(s), XMAP), s'high, s'low); end function to_01; function Is_X ( arg : UNRESOLVED_ufixed) return BOOLEAN is variable argslv : STD_ULOGIC_VECTOR (arg'length-1 downto 0); -- slv begin argslv := to_sulv(arg); return Is_X (argslv); end function Is_X; function Is_X ( arg : UNRESOLVED_sfixed) return BOOLEAN is variable argslv : STD_ULOGIC_VECTOR (arg'length-1 downto 0); -- slv begin argslv := to_sulv(arg); return Is_X (argslv); end function Is_X; function To_X01 ( arg : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is begin return to_ufixed (To_X01(to_sulv(arg)), arg'high, arg'low); end function To_X01; function to_X01 ( arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is begin return to_sfixed (To_X01(to_sulv(arg)), arg'high, arg'low); end function To_X01; function To_X01Z ( arg : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is begin return to_ufixed (To_X01Z(to_sulv(arg)), arg'high, arg'low); end function To_X01Z; function to_X01Z ( arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is begin return to_sfixed (To_X01Z(to_sulv(arg)), arg'high, arg'low); end function To_X01Z; function To_UX01 ( arg : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is begin return to_ufixed (To_UX01(to_sulv(arg)), arg'high, arg'low); end function To_UX01; function to_UX01 ( arg : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is begin return to_sfixed (To_UX01(to_sulv(arg)), arg'high, arg'low); end function To_UX01; function resize ( arg : UNRESOLVED_ufixed; -- input constant left_index : INTEGER; -- integer portion constant right_index : INTEGER; -- size of fraction constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_ufixed is constant arghigh : INTEGER := maximum (arg'high, arg'low); constant arglow : INTEGER := mine (arg'high, arg'low); variable invec : UNRESOLVED_ufixed (arghigh downto arglow); variable result : UNRESOLVED_ufixed(left_index downto right_index) := (others => '0'); variable needs_rounding : BOOLEAN := false; begin -- resize if (arg'length < 1) or (result'length < 1) then return NAUF; elsif (invec'length < 1) then return result; -- string literal value else invec := cleanvec(arg); if (right_index > arghigh) then -- return top zeros needs_rounding := (round_style = fixed_round) and (right_index = arghigh+1); elsif (left_index < arglow) then -- return overflow if (overflow_style = fixed_saturate) and (or_reduce(to_sulv(invec)) = '1') then result := saturate (result'high, result'low); -- saturate end if; elsif (arghigh > left_index) then -- wrap or saturate? if (overflow_style = fixed_saturate and or_reduce (to_sulv(invec(arghigh downto left_index+1))) = '1') then result := saturate (result'high, result'low); -- saturate else if (arglow >= right_index) then result (left_index downto arglow) := invec(left_index downto arglow); else result (left_index downto right_index) := invec (left_index downto right_index); needs_rounding := (round_style = fixed_round); -- round end if; end if; else -- arghigh <= integer width if (arglow >= right_index) then result (arghigh downto arglow) := invec; else result (arghigh downto right_index) := invec (arghigh downto right_index); needs_rounding := (round_style = fixed_round); -- round end if; end if; -- Round result if needs_rounding then result := round_fixed (arg => result, remainder => invec (right_index-1 downto arglow), overflow_style => overflow_style); end if; return result; end if; end function resize; function resize ( arg : UNRESOLVED_sfixed; -- input constant left_index : INTEGER; -- integer portion constant right_index : INTEGER; -- size of fraction constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_sfixed is constant arghigh : INTEGER := maximum (arg'high, arg'low); constant arglow : INTEGER := mine (arg'high, arg'low); variable invec : UNRESOLVED_sfixed (arghigh downto arglow); variable result : UNRESOLVED_sfixed(left_index downto right_index) := (others => '0'); variable reduced : STD_ULOGIC; variable needs_rounding : BOOLEAN := false; -- rounding begin -- resize if (arg'length < 1) or (result'length < 1) then return NASF; elsif (invec'length < 1) then return result; -- string literal value else invec := cleanvec(arg); if (right_index > arghigh) then -- return top zeros if (arg'low /= INTEGER'low) then -- check for a literal result := (others => arg(arghigh)); -- sign extend end if; needs_rounding := (round_style = fixed_round) and (right_index = arghigh+1); elsif (left_index < arglow) then -- return overflow if (overflow_style = fixed_saturate) then reduced := or_reduce (to_sulv(invec)); if (reduced = '1') then if (invec(arghigh) = '0') then -- saturate POSITIVE result := saturate (result'high, result'low); else -- saturate negative result := not saturate (result'high, result'low); end if; -- else return 0 (input was 0) end if; -- else return 0 (wrap) end if; elsif (arghigh > left_index) then if (invec(arghigh) = '0') then reduced := or_reduce (to_sulv(invec(arghigh-1 downto left_index))); if overflow_style = fixed_saturate and reduced = '1' then -- saturate positive result := saturate (result'high, result'low); else if (right_index > arglow) then result := invec (left_index downto right_index); needs_rounding := (round_style = fixed_round); else result (left_index downto arglow) := invec (left_index downto arglow); end if; end if; else reduced := and_reduce (to_sulv(invec(arghigh-1 downto left_index))); if overflow_style = fixed_saturate and reduced = '0' then result := not saturate (result'high, result'low); else if (right_index > arglow) then result := invec (left_index downto right_index); needs_rounding := (round_style = fixed_round); else result (left_index downto arglow) := invec (left_index downto arglow); end if; end if; end if; else -- arghigh <= integer width if (arglow >= right_index) then result (arghigh downto arglow) := invec; else result (arghigh downto right_index) := invec (arghigh downto right_index); needs_rounding := (round_style = fixed_round); -- round end if; if (left_index > arghigh) then -- sign extend result(left_index downto arghigh+1) := (others => invec(arghigh)); end if; end if; -- Round result if (needs_rounding) then result := round_fixed (arg => result, remainder => invec (right_index-1 downto arglow), overflow_style => overflow_style); end if; return result; end if; end function resize; -- size_res functions -- These functions compute the size from a passed variable named "size_res" -- The only part of this variable used it it's size, it is never passed -- to a lower level routine. function to_ufixed ( arg : STD_ULOGIC_VECTOR; -- shifted vector size_res : UNRESOLVED_ufixed) -- for size only return UNRESOLVED_ufixed is constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals variable result : UNRESOLVED_ufixed (size_res'left downto fw); begin if (result'length < 1 or arg'length < 1) then return NAUF; else result := to_ufixed (arg => arg, left_index => size_res'high, right_index => size_res'low); return result; end if; end function to_ufixed; function to_sfixed ( arg : STD_ULOGIC_VECTOR; -- shifted vector size_res : UNRESOLVED_sfixed) -- for size only return UNRESOLVED_sfixed is constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals variable result : UNRESOLVED_sfixed (size_res'left downto fw); begin if (result'length < 1 or arg'length < 1) then return NASF; else result := to_sfixed (arg => arg, left_index => size_res'high, right_index => size_res'low); return result; end if; end function to_sfixed; function to_ufixed ( arg : NATURAL; -- integer size_res : UNRESOLVED_ufixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_ufixed is constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals variable result : UNRESOLVED_ufixed (size_res'left downto fw); begin if (result'length < 1) then return NAUF; else result := to_ufixed (arg => arg, left_index => size_res'high, right_index => size_res'low, round_style => round_style, overflow_style => overflow_style); return result; end if; end function to_ufixed; function to_sfixed ( arg : INTEGER; -- integer size_res : UNRESOLVED_sfixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_sfixed is constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals variable result : UNRESOLVED_sfixed (size_res'left downto fw); begin if (result'length < 1) then return NASF; else result := to_sfixed (arg => arg, left_index => size_res'high, right_index => size_res'low, round_style => round_style, overflow_style => overflow_style); return result; end if; end function to_sfixed; function to_ufixed ( arg : REAL; -- real size_res : UNRESOLVED_ufixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) -- # of guard bits return UNRESOLVED_ufixed is constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals variable result : UNRESOLVED_ufixed (size_res'left downto fw); begin if (result'length < 1) then return NAUF; else result := to_ufixed (arg => arg, left_index => size_res'high, right_index => size_res'low, guard_bits => guard_bits, round_style => round_style, overflow_style => overflow_style); return result; end if; end function to_ufixed; function to_sfixed ( arg : REAL; -- real size_res : UNRESOLVED_sfixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style; constant guard_bits : NATURAL := fixed_guard_bits) -- # of guard bits return UNRESOLVED_sfixed is constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals variable result : UNRESOLVED_sfixed (size_res'left downto fw); begin if (result'length < 1) then return NASF; else result := to_sfixed (arg => arg, left_index => size_res'high, right_index => size_res'low, guard_bits => guard_bits, round_style => round_style, overflow_style => overflow_style); return result; end if; end function to_sfixed; function to_ufixed ( arg : UNSIGNED; -- unsigned size_res : UNRESOLVED_ufixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_ufixed is constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals variable result : UNRESOLVED_ufixed (size_res'left downto fw); begin if (result'length < 1 or arg'length < 1) then return NAUF; else result := to_ufixed (arg => arg, left_index => size_res'high, right_index => size_res'low, round_style => round_style, overflow_style => overflow_style); return result; end if; end function to_ufixed; function to_sfixed ( arg : SIGNED; -- signed size_res : UNRESOLVED_sfixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_sfixed is constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals variable result : UNRESOLVED_sfixed (size_res'left downto fw); begin if (result'length < 1 or arg'length < 1) then return NASF; else result := to_sfixed (arg => arg, left_index => size_res'high, right_index => size_res'low, round_style => round_style, overflow_style => overflow_style); return result; end if; end function to_sfixed; function resize ( arg : UNRESOLVED_ufixed; -- input size_res : UNRESOLVED_ufixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_ufixed is constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals variable result : UNRESOLVED_ufixed (size_res'high downto fw); begin if (result'length < 1 or arg'length < 1) then return NAUF; else result := resize (arg => arg, left_index => size_res'high, right_index => size_res'low, round_style => round_style, overflow_style => overflow_style); return result; end if; end function resize; function resize ( arg : UNRESOLVED_sfixed; -- input size_res : UNRESOLVED_sfixed; -- for size only constant overflow_style : fixed_overflow_style_type := fixed_overflow_style; constant round_style : fixed_round_style_type := fixed_round_style) return UNRESOLVED_sfixed is constant fw : INTEGER := mine (size_res'low, size_res'low); -- catch literals variable result : UNRESOLVED_sfixed (size_res'high downto fw); begin if (result'length < 1 or arg'length < 1) then return NASF; else result := resize (arg => arg, left_index => size_res'high, right_index => size_res'low, round_style => round_style, overflow_style => overflow_style); return result; end if; end function resize; -- Overloaded math functions for real function "+" ( l : UNRESOLVED_ufixed; -- fixed point input r : REAL) return UNRESOLVED_ufixed is begin return (l + to_ufixed (r, l'high, l'low)); end function "+"; function "+" ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return (to_ufixed (l, r'high, r'low) + r); end function "+"; function "+" ( l : UNRESOLVED_sfixed; -- fixed point input r : REAL) return UNRESOLVED_sfixed is begin return (l + to_sfixed (r, l'high, l'low)); end function "+"; function "+" ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is begin return (to_sfixed (l, r'high, r'low) + r); end function "+"; function "-" ( l : UNRESOLVED_ufixed; -- fixed point input r : REAL) return UNRESOLVED_ufixed is begin return (l - to_ufixed (r, l'high, l'low)); end function "-"; function "-" ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return (to_ufixed (l, r'high, r'low) - r); end function "-"; function "-" ( l : UNRESOLVED_sfixed; -- fixed point input r : REAL) return UNRESOLVED_sfixed is begin return (l - to_sfixed (r, l'high, l'low)); end function "-"; function "-" ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is begin return (to_sfixed (l, r'high, r'low) - r); end function "-"; function "*" ( l : UNRESOLVED_ufixed; -- fixed point input r : REAL) return UNRESOLVED_ufixed is begin return (l * to_ufixed (r, l'high, l'low)); end function "*"; function "*" ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return (to_ufixed (l, r'high, r'low) * r); end function "*"; function "*" ( l : UNRESOLVED_sfixed; -- fixed point input r : REAL) return UNRESOLVED_sfixed is begin return (l * to_sfixed (r, l'high, l'low)); end function "*"; function "*" ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is begin return (to_sfixed (l, r'high, r'low) * r); end function "*"; function "/" ( l : UNRESOLVED_ufixed; -- fixed point input r : REAL) return UNRESOLVED_ufixed is begin return (l / to_ufixed (r, l'high, l'low)); end function "/"; function "/" ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return (to_ufixed (l, r'high, r'low) / r); end function "/"; function "/" ( l : UNRESOLVED_sfixed; -- fixed point input r : REAL) return UNRESOLVED_sfixed is begin return (l / to_sfixed (r, l'high, l'low)); end function "/"; function "/" ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is begin return (to_sfixed (l, r'high, r'low) / r); end function "/"; function "rem" ( l : UNRESOLVED_ufixed; -- fixed point input r : REAL) return UNRESOLVED_ufixed is begin return (l rem to_ufixed (r, l'high, l'low)); end function "rem"; function "rem" ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return (to_ufixed (l, r'high, r'low) rem r); end function "rem"; function "rem" ( l : UNRESOLVED_sfixed; -- fixed point input r : REAL) return UNRESOLVED_sfixed is begin return (l rem to_sfixed (r, l'high, l'low)); end function "rem"; function "rem" ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is begin return (to_sfixed (l, r'high, r'low) rem r); end function "rem"; function "mod" ( l : UNRESOLVED_ufixed; -- fixed point input r : REAL) return UNRESOLVED_ufixed is begin return (l mod to_ufixed (r, l'high, l'low)); end function "mod"; function "mod" ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return (to_ufixed (l, r'high, r'low) mod r); end function "mod"; function "mod" ( l : UNRESOLVED_sfixed; -- fixed point input r : REAL) return UNRESOLVED_sfixed is begin return (l mod to_sfixed (r, l'high, l'low)); end function "mod"; function "mod" ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is begin return (to_sfixed (l, r'high, r'low) mod r); end function "mod"; -- Overloaded math functions for integers function "+" ( l : UNRESOLVED_ufixed; -- fixed point input r : NATURAL) return UNRESOLVED_ufixed is begin return (l + to_ufixed (r, l'high, 0)); end function "+"; function "+" ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return (to_ufixed (l, r'high, 0) + r); end function "+"; function "+" ( l : UNRESOLVED_sfixed; -- fixed point input r : INTEGER) return UNRESOLVED_sfixed is begin return (l + to_sfixed (r, l'high, 0)); end function "+"; function "+" ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is begin return (to_sfixed (l, r'high, 0) + r); end function "+"; -- Overloaded functions function "-" ( l : UNRESOLVED_ufixed; -- fixed point input r : NATURAL) return UNRESOLVED_ufixed is begin return (l - to_ufixed (r, l'high, 0)); end function "-"; function "-" ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return (to_ufixed (l, r'high, 0) - r); end function "-"; function "-" ( l : UNRESOLVED_sfixed; -- fixed point input r : INTEGER) return UNRESOLVED_sfixed is begin return (l - to_sfixed (r, l'high, 0)); end function "-"; function "-" ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is begin return (to_sfixed (l, r'high, 0) - r); end function "-"; -- Overloaded functions function "*" ( l : UNRESOLVED_ufixed; -- fixed point input r : NATURAL) return UNRESOLVED_ufixed is begin return (l * to_ufixed (r, l'high, 0)); end function "*"; function "*" ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return (to_ufixed (l, r'high, 0) * r); end function "*"; function "*" ( l : UNRESOLVED_sfixed; -- fixed point input r : INTEGER) return UNRESOLVED_sfixed is begin return (l * to_sfixed (r, l'high, 0)); end function "*"; function "*" ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is begin return (to_sfixed (l, r'high, 0) * r); end function "*"; -- Overloaded functions function "/" ( l : UNRESOLVED_ufixed; -- fixed point input r : NATURAL) return UNRESOLVED_ufixed is begin return (l / to_ufixed (r, l'high, 0)); end function "/"; function "/" ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return (to_ufixed (l, r'high, 0) / r); end function "/"; function "/" ( l : UNRESOLVED_sfixed; -- fixed point input r : INTEGER) return UNRESOLVED_sfixed is begin return (l / to_sfixed (r, l'high, 0)); end function "/"; function "/" ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is begin return (to_sfixed (l, r'high, 0) / r); end function "/"; function "rem" ( l : UNRESOLVED_ufixed; -- fixed point input r : NATURAL) return UNRESOLVED_ufixed is begin return (l rem to_ufixed (r, l'high, 0)); end function "rem"; function "rem" ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return (to_ufixed (l, r'high, 0) rem r); end function "rem"; function "rem" ( l : UNRESOLVED_sfixed; -- fixed point input r : INTEGER) return UNRESOLVED_sfixed is begin return (l rem to_sfixed (r, l'high, 0)); end function "rem"; function "rem" ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is begin return (to_sfixed (l, r'high, 0) rem r); end function "rem"; function "mod" ( l : UNRESOLVED_ufixed; -- fixed point input r : NATURAL) return UNRESOLVED_ufixed is begin return (l mod to_ufixed (r, l'high, 0)); end function "mod"; function "mod" ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return (to_ufixed (l, r'high, 0) mod r); end function "mod"; function "mod" ( l : UNRESOLVED_sfixed; -- fixed point input r : INTEGER) return UNRESOLVED_sfixed is begin return (l mod to_sfixed (r, l'high, 0)); end function "mod"; function "mod" ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return UNRESOLVED_sfixed is begin return (to_sfixed (l, r'high, 0) mod r); end function "mod"; -- overloaded ufixed compare functions with integer function "=" ( l : UNRESOLVED_ufixed; r : NATURAL) -- fixed point input return BOOLEAN is begin return (l = to_ufixed (r, l'high, l'low)); end function "="; function "/=" ( l : UNRESOLVED_ufixed; r : NATURAL) -- fixed point input return BOOLEAN is begin return (l /= to_ufixed (r, l'high, l'low)); end function "/="; function ">=" ( l : UNRESOLVED_ufixed; r : NATURAL) -- fixed point input return BOOLEAN is begin return (l >= to_ufixed (r, l'high, l'low)); end function ">="; function "<=" ( l : UNRESOLVED_ufixed; r : NATURAL) -- fixed point input return BOOLEAN is begin return (l <= to_ufixed (r, l'high, l'low)); end function "<="; function ">" ( l : UNRESOLVED_ufixed; r : NATURAL) -- fixed point input return BOOLEAN is begin return (l > to_ufixed (r, l'high, l'low)); end function ">"; function "<" ( l : UNRESOLVED_ufixed; r : NATURAL) -- fixed point input return BOOLEAN is begin return (l < to_ufixed (r, l'high, l'low)); end function "<"; function \?=\ ( l : UNRESOLVED_ufixed; r : NATURAL) -- fixed point input return STD_ULOGIC is begin return \?=\ (l, to_ufixed (r, l'high, l'low)); end function \?=\; function \?/=\ ( l : UNRESOLVED_ufixed; r : NATURAL) -- fixed point input return STD_ULOGIC is begin return \?/=\ (l, to_ufixed (r, l'high, l'low)); end function \?/=\; function \?>=\ ( l : UNRESOLVED_ufixed; r : NATURAL) -- fixed point input return STD_ULOGIC is begin return \?>=\ (l, to_ufixed (r, l'high, l'low)); end function \?>=\; function \?<=\ ( l : UNRESOLVED_ufixed; r : NATURAL) -- fixed point input return STD_ULOGIC is begin return \?<=\ (l, to_ufixed (r, l'high, l'low)); end function \?<=\; function \?>\ ( l : UNRESOLVED_ufixed; r : NATURAL) -- fixed point input return STD_ULOGIC is begin return \?>\ (l, to_ufixed (r, l'high, l'low)); end function \?>\; function \?<\ ( l : UNRESOLVED_ufixed; r : NATURAL) -- fixed point input return STD_ULOGIC is begin return \?<\ (l, to_ufixed (r, l'high, l'low)); end function \?<\; function maximum ( l : UNRESOLVED_ufixed; -- fixed point input r : NATURAL) return UNRESOLVED_ufixed is begin return maximum (l, to_ufixed (r, l'high, l'low)); end function maximum; function minimum ( l : UNRESOLVED_ufixed; -- fixed point input r : NATURAL) return UNRESOLVED_ufixed is begin return minimum (l, to_ufixed (r, l'high, l'low)); end function minimum; -- NATURAL to ufixed function "=" ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is begin return (to_ufixed (l, r'high, r'low) = r); end function "="; function "/=" ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is begin return (to_ufixed (l, r'high, r'low) /= r); end function "/="; function ">=" ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is begin return (to_ufixed (l, r'high, r'low) >= r); end function ">="; function "<=" ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is begin return (to_ufixed (l, r'high, r'low) <= r); end function "<="; function ">" ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is begin return (to_ufixed (l, r'high, r'low) > r); end function ">"; function "<" ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is begin return (to_ufixed (l, r'high, r'low) < r); end function "<"; function \?=\ ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return STD_ULOGIC is begin return \?=\ (to_ufixed (l, r'high, r'low), r); end function \?=\; function \?/=\ ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return STD_ULOGIC is begin return \?/=\ (to_ufixed (l, r'high, r'low), r); end function \?/=\; function \?>=\ ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return STD_ULOGIC is begin return \?>=\ (to_ufixed (l, r'high, r'low), r); end function \?>=\; function \?<=\ ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return STD_ULOGIC is begin return \?<=\ (to_ufixed (l, r'high, r'low), r); end function \?<=\; function \?>\ ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return STD_ULOGIC is begin return \?>\ (to_ufixed (l, r'high, r'low), r); end function \?>\; function \?<\ ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return STD_ULOGIC is begin return \?<\ (to_ufixed (l, r'high, r'low), r); end function \?<\; function maximum ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return maximum (to_ufixed (l, r'high, r'low), r); end function maximum; function minimum ( l : NATURAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return minimum (to_ufixed (l, r'high, r'low), r); end function minimum; -- overloaded ufixed compare functions with real function "=" ( l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN is begin return (l = to_ufixed (r, l'high, l'low)); end function "="; function "/=" ( l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN is begin return (l /= to_ufixed (r, l'high, l'low)); end function "/="; function ">=" ( l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN is begin return (l >= to_ufixed (r, l'high, l'low)); end function ">="; function "<=" ( l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN is begin return (l <= to_ufixed (r, l'high, l'low)); end function "<="; function ">" ( l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN is begin return (l > to_ufixed (r, l'high, l'low)); end function ">"; function "<" ( l : UNRESOLVED_ufixed; r : REAL) return BOOLEAN is begin return (l < to_ufixed (r, l'high, l'low)); end function "<"; function \?=\ ( l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC is begin return \?=\ (l, to_ufixed (r, l'high, l'low)); end function \?=\; function \?/=\ ( l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC is begin return \?/=\ (l, to_ufixed (r, l'high, l'low)); end function \?/=\; function \?>=\ ( l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC is begin return \?>=\ (l, to_ufixed (r, l'high, l'low)); end function \?>=\; function \?<=\ ( l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC is begin return \?<=\ (l, to_ufixed (r, l'high, l'low)); end function \?<=\; function \?>\ ( l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC is begin return \?>\ (l, to_ufixed (r, l'high, l'low)); end function \?>\; function \?<\ ( l : UNRESOLVED_ufixed; r : REAL) return STD_ULOGIC is begin return \?<\ (l, to_ufixed (r, l'high, l'low)); end function \?<\; function maximum ( l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed is begin return maximum (l, to_ufixed (r, l'high, l'low)); end function maximum; function minimum ( l : UNRESOLVED_ufixed; r : REAL) return UNRESOLVED_ufixed is begin return minimum (l, to_ufixed (r, l'high, l'low)); end function minimum; -- real and ufixed function "=" ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is begin return (to_ufixed (l, r'high, r'low) = r); end function "="; function "/=" ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is begin return (to_ufixed (l, r'high, r'low) /= r); end function "/="; function ">=" ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is begin return (to_ufixed (l, r'high, r'low) >= r); end function ">="; function "<=" ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is begin return (to_ufixed (l, r'high, r'low) <= r); end function "<="; function ">" ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is begin return (to_ufixed (l, r'high, r'low) > r); end function ">"; function "<" ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return BOOLEAN is begin return (to_ufixed (l, r'high, r'low) < r); end function "<"; function \?=\ ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return STD_ULOGIC is begin return \?=\ (to_ufixed (l, r'high, r'low), r); end function \?=\; function \?/=\ ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return STD_ULOGIC is begin return \?/=\ (to_ufixed (l, r'high, r'low), r); end function \?/=\; function \?>=\ ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return STD_ULOGIC is begin return \?>=\ (to_ufixed (l, r'high, r'low), r); end function \?>=\; function \?<=\ ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return STD_ULOGIC is begin return \?<=\ (to_ufixed (l, r'high, r'low), r); end function \?<=\; function \?>\ ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return STD_ULOGIC is begin return \?>\ (to_ufixed (l, r'high, r'low), r); end function \?>\; function \?<\ ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return STD_ULOGIC is begin return \?<\ (to_ufixed (l, r'high, r'low), r); end function \?<\; function maximum ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return maximum (to_ufixed (l, r'high, r'low), r); end function maximum; function minimum ( l : REAL; r : UNRESOLVED_ufixed) -- fixed point input return UNRESOLVED_ufixed is begin return minimum (to_ufixed (l, r'high, r'low), r); end function minimum; -- overloaded sfixed compare functions with integer function "=" ( l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN is begin return (l = to_sfixed (r, l'high, l'low)); end function "="; function "/=" ( l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN is begin return (l /= to_sfixed (r, l'high, l'low)); end function "/="; function ">=" ( l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN is begin return (l >= to_sfixed (r, l'high, l'low)); end function ">="; function "<=" ( l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN is begin return (l <= to_sfixed (r, l'high, l'low)); end function "<="; function ">" ( l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN is begin return (l > to_sfixed (r, l'high, l'low)); end function ">"; function "<" ( l : UNRESOLVED_sfixed; r : INTEGER) return BOOLEAN is begin return (l < to_sfixed (r, l'high, l'low)); end function "<"; function \?=\ ( l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC is begin return \?=\ (l, to_sfixed (r, l'high, l'low)); end function \?=\; function \?/=\ ( l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC is begin return \?/=\ (l, to_sfixed (r, l'high, l'low)); end function \?/=\; function \?>=\ ( l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC is begin return \?>=\ (l, to_sfixed (r, l'high, l'low)); end function \?>=\; function \?<=\ ( l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC is begin return \?<=\ (l, to_sfixed (r, l'high, l'low)); end function \?<=\; function \?>\ ( l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC is begin return \?>\ (l, to_sfixed (r, l'high, l'low)); end function \?>\; function \?<\ ( l : UNRESOLVED_sfixed; r : INTEGER) return STD_ULOGIC is begin return \?<\ (l, to_sfixed (r, l'high, l'low)); end function \?<\; function maximum ( l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed is begin return maximum (l, to_sfixed (r, l'high, l'low)); end function maximum; function minimum ( l : UNRESOLVED_sfixed; r : INTEGER) return UNRESOLVED_sfixed is begin return minimum (l, to_sfixed (r, l'high, l'low)); end function minimum; -- integer and sfixed function "=" ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is begin return (to_sfixed (l, r'high, r'low) = r); end function "="; function "/=" ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is begin return (to_sfixed (l, r'high, r'low) /= r); end function "/="; function ">=" ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is begin return (to_sfixed (l, r'high, r'low) >= r); end function ">="; function "<=" ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is begin return (to_sfixed (l, r'high, r'low) <= r); end function "<="; function ">" ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is begin return (to_sfixed (l, r'high, r'low) > r); end function ">"; function "<" ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is begin return (to_sfixed (l, r'high, r'low) < r); end function "<"; function \?=\ ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return STD_ULOGIC is begin return \?=\ (to_sfixed (l, r'high, r'low), r); end function \?=\; function \?/=\ ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return STD_ULOGIC is begin return \?/=\ (to_sfixed (l, r'high, r'low), r); end function \?/=\; function \?>=\ ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return STD_ULOGIC is begin return \?>=\ (to_sfixed (l, r'high, r'low), r); end function \?>=\; function \?<=\ ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return STD_ULOGIC is begin return \?<=\ (to_sfixed (l, r'high, r'low), r); end function \?<=\; function \?>\ ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return STD_ULOGIC is begin return \?>\ (to_sfixed (l, r'high, r'low), r); end function \?>\; function \?<\ ( l : INTEGER; r : UNRESOLVED_sfixed) -- fixed point input return STD_ULOGIC is begin return \?<\ (to_sfixed (l, r'high, r'low), r); end function \?<\; function maximum ( l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is begin return maximum (to_sfixed (l, r'high, r'low), r); end function maximum; function minimum ( l : INTEGER; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is begin return minimum (to_sfixed (l, r'high, r'low), r); end function minimum; -- overloaded sfixed compare functions with real function "=" ( l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN is begin return (l = to_sfixed (r, l'high, l'low)); end function "="; function "/=" ( l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN is begin return (l /= to_sfixed (r, l'high, l'low)); end function "/="; function ">=" ( l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN is begin return (l >= to_sfixed (r, l'high, l'low)); end function ">="; function "<=" ( l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN is begin return (l <= to_sfixed (r, l'high, l'low)); end function "<="; function ">" ( l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN is begin return (l > to_sfixed (r, l'high, l'low)); end function ">"; function "<" ( l : UNRESOLVED_sfixed; r : REAL) return BOOLEAN is begin return (l < to_sfixed (r, l'high, l'low)); end function "<"; function \?=\ ( l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC is begin return \?=\ (l, to_sfixed (r, l'high, l'low)); end function \?=\; function \?/=\ ( l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC is begin return \?/=\ (l, to_sfixed (r, l'high, l'low)); end function \?/=\; function \?>=\ ( l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC is begin return \?>=\ (l, to_sfixed (r, l'high, l'low)); end function \?>=\; function \?<=\ ( l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC is begin return \?<=\ (l, to_sfixed (r, l'high, l'low)); end function \?<=\; function \?>\ ( l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC is begin return \?>\ (l, to_sfixed (r, l'high, l'low)); end function \?>\; function \?<\ ( l : UNRESOLVED_sfixed; r : REAL) return STD_ULOGIC is begin return \?<\ (l, to_sfixed (r, l'high, l'low)); end function \?<\; function maximum ( l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed is begin return maximum (l, to_sfixed (r, l'high, l'low)); end function maximum; function minimum ( l : UNRESOLVED_sfixed; r : REAL) return UNRESOLVED_sfixed is begin return minimum (l, to_sfixed (r, l'high, l'low)); end function minimum; -- REAL and sfixed function "=" ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is begin return (to_sfixed (l, r'high, r'low) = r); end function "="; function "/=" ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is begin return (to_sfixed (l, r'high, r'low) /= r); end function "/="; function ">=" ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is begin return (to_sfixed (l, r'high, r'low) >= r); end function ">="; function "<=" ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is begin return (to_sfixed (l, r'high, r'low) <= r); end function "<="; function ">" ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is begin return (to_sfixed (l, r'high, r'low) > r); end function ">"; function "<" ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return BOOLEAN is begin return (to_sfixed (l, r'high, r'low) < r); end function "<"; function \?=\ ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return STD_ULOGIC is begin return \?=\ (to_sfixed (l, r'high, r'low), r); end function \?=\; function \?/=\ ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return STD_ULOGIC is begin return \?/=\ (to_sfixed (l, r'high, r'low), r); end function \?/=\; function \?>=\ ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return STD_ULOGIC is begin return \?>=\ (to_sfixed (l, r'high, r'low), r); end function \?>=\; function \?<=\ ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return STD_ULOGIC is begin return \?<=\ (to_sfixed (l, r'high, r'low), r); end function \?<=\; function \?>\ ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return STD_ULOGIC is begin return \?>\ (to_sfixed (l, r'high, r'low), r); end function \?>\; function \?<\ ( l : REAL; r : UNRESOLVED_sfixed) -- fixed point input return STD_ULOGIC is begin return \?<\ (to_sfixed (l, r'high, r'low), r); end function \?<\; function maximum ( l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is begin return maximum (to_sfixed (l, r'high, r'low), r); end function maximum; function minimum ( l : REAL; r : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is begin return minimum (to_sfixed (l, r'high, r'low), r); end function minimum; -- rtl_synthesis off -- pragma synthesis_off -- copied from std_logic_textio type MVL9plus is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-', error); type char_indexed_by_MVL9 is array (STD_ULOGIC) of CHARACTER; type MVL9_indexed_by_char is array (CHARACTER) of STD_ULOGIC; type MVL9plus_indexed_by_char is array (CHARACTER) of MVL9plus; constant MVL9_to_char : char_indexed_by_MVL9 := "UX01ZWLH-"; constant char_to_MVL9 : MVL9_indexed_by_char := ('U' => 'U', 'X' => 'X', '0' => '0', '1' => '1', 'Z' => 'Z', 'W' => 'W', 'L' => 'L', 'H' => 'H', '-' => '-', others => 'U'); constant char_to_MVL9plus : MVL9plus_indexed_by_char := ('U' => 'U', 'X' => 'X', '0' => '0', '1' => '1', 'Z' => 'Z', 'W' => 'W', 'L' => 'L', 'H' => 'H', '-' => '-', others => error); constant NBSP : CHARACTER := CHARACTER'val(160); -- space character constant NUS : STRING(2 to 1) := (others => ' '); -- %%% Replicated Textio functions procedure Char2TriBits (C : CHARACTER; RESULT : out STD_ULOGIC_VECTOR(2 downto 0); GOOD : out BOOLEAN; ISSUE_ERROR : in BOOLEAN) is begin case c is when '0' => result := o"0"; good := true; when '1' => result := o"1"; good := true; when '2' => result := o"2"; good := true; when '3' => result := o"3"; good := true; when '4' => result := o"4"; good := true; when '5' => result := o"5"; good := true; when '6' => result := o"6"; good := true; when '7' => result := o"7"; good := true; when 'Z' => result := "ZZZ"; good := true; when 'X' => result := "XXX"; good := true; when others => assert not ISSUE_ERROR report "fixed_pkg" & "OREAD Error: Read a '" & c & "', expected an Octal character (0-7)." severity error; result := "UUU"; good := false; end case; end procedure Char2TriBits; -- Hex Read and Write procedures for STD_ULOGIC_VECTOR. -- Modified from the original to be more forgiving. procedure Char2QuadBits (C : CHARACTER; RESULT : out STD_ULOGIC_VECTOR(3 downto 0); GOOD : out BOOLEAN; ISSUE_ERROR : in BOOLEAN) is begin case c is when '0' => result := x"0"; good := true; when '1' => result := x"1"; good := true; when '2' => result := x"2"; good := true; when '3' => result := x"3"; good := true; when '4' => result := x"4"; good := true; when '5' => result := x"5"; good := true; when '6' => result := x"6"; good := true; when '7' => result := x"7"; good := true; when '8' => result := x"8"; good := true; when '9' => result := x"9"; good := true; when 'A' | 'a' => result := x"A"; good := true; when 'B' | 'b' => result := x"B"; good := true; when 'C' | 'c' => result := x"C"; good := true; when 'D' | 'd' => result := x"D"; good := true; when 'E' | 'e' => result := x"E"; good := true; when 'F' | 'f' => result := x"F"; good := true; when 'Z' => result := "ZZZZ"; good := true; when 'X' => result := "XXXX"; good := true; when others => assert not ISSUE_ERROR report "fixed_pkg" & "HREAD Error: Read a '" & c & "', expected a Hex character (0-F)." severity error; result := "UUUU"; good := false; end case; end procedure Char2QuadBits; -- purpose: Skips white space procedure skip_whitespace ( L : inout LINE) is variable readOk : BOOLEAN; variable c : CHARACTER; begin while L /= null and L.all'length /= 0 loop if (L.all(1) = ' ' or L.all(1) = NBSP or L.all(1) = HT) then read (l, c, readOk); else exit; end if; end loop; end procedure skip_whitespace; function to_ostring (value : STD_ULOGIC_VECTOR) return STRING is constant ne : INTEGER := (value'length+2)/3; variable pad : STD_ULOGIC_VECTOR(0 to (ne*3 - value'length) - 1); variable ivalue : STD_ULOGIC_VECTOR(0 to ne*3 - 1); variable result : STRING(1 to ne); variable tri : STD_ULOGIC_VECTOR(0 to 2); begin if value'length < 1 then return NUS; else if value (value'left) = 'Z' then pad := (others => 'Z'); else pad := (others => '0'); end if; ivalue := pad & value; for i in 0 to ne-1 loop tri := To_X01Z(ivalue(3*i to 3*i+2)); case tri is when o"0" => result(i+1) := '0'; when o"1" => result(i+1) := '1'; when o"2" => result(i+1) := '2'; when o"3" => result(i+1) := '3'; when o"4" => result(i+1) := '4'; when o"5" => result(i+1) := '5'; when o"6" => result(i+1) := '6'; when o"7" => result(i+1) := '7'; when "ZZZ" => result(i+1) := 'Z'; when others => result(i+1) := 'X'; end case; end loop; return result; end if; end function to_ostring; ------------------------------------------------------------------- function to_hstring (value : STD_ULOGIC_VECTOR) return STRING is constant ne : INTEGER := (value'length+3)/4; variable pad : STD_ULOGIC_VECTOR(0 to (ne*4 - value'length) - 1); variable ivalue : STD_ULOGIC_VECTOR(0 to ne*4 - 1); variable result : STRING(1 to ne); variable quad : STD_ULOGIC_VECTOR(0 to 3); begin if value'length < 1 then return NUS; else if value (value'left) = 'Z' then pad := (others => 'Z'); else pad := (others => '0'); end if; ivalue := pad & value; for i in 0 to ne-1 loop quad := To_X01Z(ivalue(4*i to 4*i+3)); case quad is when x"0" => result(i+1) := '0'; when x"1" => result(i+1) := '1'; when x"2" => result(i+1) := '2'; when x"3" => result(i+1) := '3'; when x"4" => result(i+1) := '4'; when x"5" => result(i+1) := '5'; when x"6" => result(i+1) := '6'; when x"7" => result(i+1) := '7'; when x"8" => result(i+1) := '8'; when x"9" => result(i+1) := '9'; when x"A" => result(i+1) := 'A'; when x"B" => result(i+1) := 'B'; when x"C" => result(i+1) := 'C'; when x"D" => result(i+1) := 'D'; when x"E" => result(i+1) := 'E'; when x"F" => result(i+1) := 'F'; when "ZZZZ" => result(i+1) := 'Z'; when others => result(i+1) := 'X'; end case; end loop; return result; end if; end function to_hstring; -- %%% END replicated textio functions -- purpose: writes fixed point into a line procedure write ( L : inout LINE; -- input line VALUE : in UNRESOLVED_ufixed; -- fixed point input JUSTIFIED : in SIDE := right; FIELD : in WIDTH := 0) is variable s : STRING(1 to value'length +1) := (others => ' '); variable sindx : INTEGER; begin -- function write Example: 0011.1100 sindx := 1; for i in value'high downto value'low loop if i = -1 then s(sindx) := '.'; sindx := sindx + 1; end if; s(sindx) := MVL9_to_char(STD_ULOGIC(value(i))); sindx := sindx + 1; end loop; write(l, s, justified, field); end procedure write; -- purpose: writes fixed point into a line procedure write ( L : inout LINE; -- input line VALUE : in UNRESOLVED_sfixed; -- fixed point input JUSTIFIED : in SIDE := right; FIELD : in WIDTH := 0) is variable s : STRING(1 to value'length +1); variable sindx : INTEGER; begin -- function write Example: 0011.1100 sindx := 1; for i in value'high downto value'low loop if i = -1 then s(sindx) := '.'; sindx := sindx + 1; end if; s(sindx) := MVL9_to_char(STD_ULOGIC(value(i))); sindx := sindx + 1; end loop; write(l, s, justified, field); end procedure write; procedure READ(L : inout LINE; VALUE : out UNRESOLVED_ufixed) is -- Possible data: 00000.0000000 -- 000000000000 variable c : CHARACTER; variable readOk : BOOLEAN; variable i : INTEGER; -- index variable variable mv : ufixed (VALUE'range); variable lastu : BOOLEAN := false; -- last character was an "_" variable founddot : BOOLEAN := false; -- found a "." begin -- READ VALUE := (VALUE'range => 'U'); Skip_whitespace (L); if VALUE'length > 0 then -- non Null input string read (l, c, readOk); i := value'high; while i >= VALUE'low loop if readOk = false then -- Bail out if there was a bad read report "fixed_pkg" & "READ(ufixed) " & "End of string encountered" severity error; return; elsif c = '_' then if i = value'high then report "fixed_pkg" & "READ(ufixed) " & "String begins with an ""_""" severity error; return; elsif lastu then report "fixed_pkg" & "READ(ufixed) " & "Two underscores detected in input string ""__""" severity error; return; else lastu := true; end if; elsif c = '.' then -- binary point if founddot then report "fixed_pkg" & "READ(ufixed) " & "Two binary points found in input string" severity error; return; elsif i /= -1 then -- Seperator in the wrong spot report "fixed_pkg" & "READ(ufixed) " & "Decimal point does not match number format " severity error; return; end if; founddot := true; lastu := false; elsif c = ' ' or c = NBSP or c = HT then -- reading done. report "fixed_pkg" & "READ(ufixed) " & "Short read, Space encounted in input string" severity error; return; elsif char_to_MVL9plus(c) = error then report "fixed_pkg" & "READ(ufixed) " & "Character '" & c & "' read, expected STD_ULOGIC literal." severity error; return; else mv(i) := char_to_MVL9(c); i := i - 1; if i < mv'low then VALUE := mv; return; end if; lastu := false; end if; read(L, c, readOk); end loop; end if; end procedure READ; procedure READ(L : inout LINE; VALUE : out UNRESOLVED_ufixed; GOOD : out BOOLEAN) is -- Possible data: 00000.0000000 -- 000000000000 variable c : CHARACTER; variable readOk : BOOLEAN; variable mv : ufixed (VALUE'range); variable i : INTEGER; -- index variable variable lastu : BOOLEAN := false; -- last character was an "_" variable founddot : BOOLEAN := false; -- found a "." begin -- READ VALUE := (VALUE'range => 'U'); Skip_whitespace (L); if VALUE'length > 0 then read (l, c, readOk); i := value'high; GOOD := false; while i >= VALUE'low loop if not readOk then -- Bail out if there was a bad read return; elsif c = '_' then if i = value'high then -- Begins with an "_" return; elsif lastu then -- "__" detected return; else lastu := true; end if; elsif c = '.' then -- binary point if founddot then return; elsif i /= -1 then -- Seperator in the wrong spot return; end if; founddot := true; lastu := false; elsif (char_to_MVL9plus(c) = error) then -- Illegal character/short read return; else mv(i) := char_to_MVL9(c); i := i - 1; if i < mv'low then -- reading done GOOD := true; VALUE := mv; return; end if; lastu := false; end if; read(L, c, readOk); end loop; else GOOD := true; -- read into a null array end if; end procedure READ; procedure READ(L : inout LINE; VALUE : out UNRESOLVED_sfixed) is variable c : CHARACTER; variable readOk : BOOLEAN; variable i : INTEGER; -- index variable variable mv : sfixed (VALUE'range); variable lastu : BOOLEAN := false; -- last character was an "_" variable founddot : BOOLEAN := false; -- found a "." begin -- READ VALUE := (VALUE'range => 'U'); Skip_whitespace (L); if VALUE'length > 0 then -- non Null input string read (l, c, readOk); i := value'high; while i >= VALUE'low loop if readOk = false then -- Bail out if there was a bad read report "fixed_pkg" & "READ(sfixed) " & "End of string encountered" severity error; return; elsif c = '_' then if i = value'high then report "fixed_pkg" & "READ(sfixed) " & "String begins with an ""_""" severity error; return; elsif lastu then report "fixed_pkg" & "READ(sfixed) " & "Two underscores detected in input string ""__""" severity error; return; else lastu := true; end if; elsif c = '.' then -- binary point if founddot then report "fixed_pkg" & "READ(sfixed) " & "Two binary points found in input string" severity error; return; elsif i /= -1 then -- Seperator in the wrong spot report "fixed_pkg" & "READ(sfixed) " & "Decimal point does not match number format " severity error; return; end if; founddot := true; lastu := false; elsif c = ' ' or c = NBSP or c = HT then -- reading done. report "fixed_pkg" & "READ(sfixed) " & "Short read, Space encounted in input string" severity error; return; elsif char_to_MVL9plus(c) = error then report "fixed_pkg" & "READ(sfixed) " & "Character '" & c & "' read, expected STD_ULOGIC literal." severity error; return; else mv(i) := char_to_MVL9(c); i := i - 1; if i < mv'low then VALUE := mv; return; end if; lastu := false; end if; read(L, c, readOk); end loop; end if; end procedure READ; procedure READ(L : inout LINE; VALUE : out UNRESOLVED_sfixed; GOOD : out BOOLEAN) is variable value_ufixed : UNRESOLVED_ufixed (VALUE'range); begin -- READ READ (L => L, VALUE => value_ufixed, GOOD => GOOD); VALUE := UNRESOLVED_sfixed (value_ufixed); end procedure READ; -- octal read and write procedure owrite ( L : inout LINE; -- input line VALUE : in UNRESOLVED_ufixed; -- fixed point input JUSTIFIED : in SIDE := right; FIELD : in WIDTH := 0) is begin -- Example 03.30 write (L => L, VALUE => to_ostring (VALUE), JUSTIFIED => JUSTIFIED, FIELD => FIELD); end procedure owrite; procedure owrite ( L : inout LINE; -- input line VALUE : in UNRESOLVED_sfixed; -- fixed point input JUSTIFIED : in SIDE := right; FIELD : in WIDTH := 0) is begin -- Example 03.30 write (L => L, VALUE => to_ostring (VALUE), JUSTIFIED => JUSTIFIED, FIELD => FIELD); end procedure owrite; -- purpose: Routines common to the OREAD routines procedure OREAD_common ( L : inout LINE; slv : out STD_ULOGIC_VECTOR; igood : out BOOLEAN; idex : out INTEGER; constant bpoint : in INTEGER; -- binary point constant message : in BOOLEAN; constant smath : in BOOLEAN) is -- purpose: error message routine procedure errmes ( constant mess : in STRING) is -- error message begin if message then if smath then report "fixed_pkg" & "OREAD(sfixed) " & mess severity error; else report "fixed_pkg" & "OREAD(ufixed) " & mess severity error; end if; end if; end procedure errmes; variable xgood : BOOLEAN; variable nybble : STD_ULOGIC_VECTOR (2 downto 0); -- 3 bits variable c : CHARACTER; variable i : INTEGER; variable lastu : BOOLEAN := false; -- last character was an "_" variable founddot : BOOLEAN := false; -- found a dot. begin Skip_whitespace (L); if slv'length > 0 then i := slv'high; read (l, c, xgood); while i > 0 loop if xgood = false then errmes ("Error: end of string encountered"); exit; elsif c = '_' then if i = slv'length then errmes ("Error: String begins with an ""_"""); xgood := false; exit; elsif lastu then errmes ("Error: Two underscores detected in input string ""__"""); xgood := false; exit; else lastu := true; end if; elsif (c = '.') then if (i + 1 /= bpoint) then errmes ("encountered ""."" at wrong index"); xgood := false; exit; elsif i = slv'length then errmes ("encounted a ""."" at the beginning of the line"); xgood := false; exit; elsif founddot then errmes ("Two ""."" encounted in input string"); xgood := false; exit; end if; founddot := true; lastu := false; else Char2triBits(c, nybble, xgood, message); if not xgood then exit; end if; slv (i downto i-2) := nybble; i := i - 3; lastu := false; end if; if i > 0 then read (L, c, xgood); end if; end loop; idex := i; igood := xgood; else igood := true; -- read into a null array idex := -1; end if; end procedure OREAD_common; -- Note that for Octal and Hex read, you can not start with a ".", -- the read is for numbers formatted "A.BC". These routines go to -- the nearest bounds, so "F.E" will fit into an sfixed (2 downto -3). procedure OREAD (L : inout LINE; VALUE : out UNRESOLVED_ufixed) is constant hbv : INTEGER := (((maximum(3, (VALUE'high+1))+2)/3)*3)-1; constant lbv : INTEGER := ((mine(0, VALUE'low)-2)/3)*3; variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits variable valuex : UNRESOLVED_ufixed (hbv downto lbv); variable igood : BOOLEAN; variable i : INTEGER; begin VALUE := (VALUE'range => 'U'); OREAD_common ( L => L, slv => slv, igood => igood, idex => i, bpoint => -lbv, message => true, smath => false); if igood then -- We did not get another error if not ((i = -1) and -- We read everything, and high bits 0 (or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0')) then report "fixed_pkg" & "OREAD(ufixed): Vector truncated." severity error; else if (or_reduce (slv(VALUE'low-lbv-1 downto 0)) = '1') then assert NO_WARNING report "fixed_pkg" & "OREAD(ufixed): Vector truncated" severity warning; end if; valuex := to_ufixed (slv, hbv, lbv); VALUE := valuex (VALUE'range); end if; end if; end procedure OREAD; procedure OREAD(L : inout LINE; VALUE : out UNRESOLVED_ufixed; GOOD : out BOOLEAN) is constant hbv : INTEGER := (((maximum(3, (VALUE'high+1))+2)/3)*3)-1; constant lbv : INTEGER := ((mine(0, VALUE'low)-2)/3)*3; variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits variable valuex : UNRESOLVED_ufixed (hbv downto lbv); variable igood : BOOLEAN; variable i : INTEGER; begin VALUE := (VALUE'range => 'U'); OREAD_common ( L => L, slv => slv, igood => igood, idex => i, bpoint => -lbv, message => false, smath => false); if (igood and -- We did not get another error (i = -1) and -- We read everything, and high bits 0 (or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0')) then valuex := to_ufixed (slv, hbv, lbv); VALUE := valuex (VALUE'range); good := true; else good := false; end if; end procedure OREAD; procedure OREAD(L : inout LINE; VALUE : out UNRESOLVED_sfixed) is constant hbv : INTEGER := (((maximum(3, (VALUE'high+1))+2)/3)*3)-1; constant lbv : INTEGER := ((mine(0, VALUE'low)-2)/3)*3; variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits variable valuex : UNRESOLVED_sfixed (hbv downto lbv); variable igood : BOOLEAN; variable i : INTEGER; begin VALUE := (VALUE'range => 'U'); OREAD_common ( L => L, slv => slv, igood => igood, idex => i, bpoint => -lbv, message => true, smath => true); if igood then -- We did not get another error if not ((i = -1) and -- We read everything ((slv(VALUE'high-lbv) = '0' and -- sign bits = extra bits or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0') or (slv(VALUE'high-lbv) = '1' and and_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '1'))) then report "fixed_pkg" & "OREAD(sfixed): Vector truncated." severity error; else if (or_reduce (slv(VALUE'low-lbv-1 downto 0)) = '1') then assert NO_WARNING report "fixed_pkg" & "OREAD(sfixed): Vector truncated" severity warning; end if; valuex := to_sfixed (slv, hbv, lbv); VALUE := valuex (VALUE'range); end if; end if; end procedure OREAD; procedure OREAD(L : inout LINE; VALUE : out UNRESOLVED_sfixed; GOOD : out BOOLEAN) is constant hbv : INTEGER := (((maximum(3, (VALUE'high+1))+2)/3)*3)-1; constant lbv : INTEGER := ((mine(0, VALUE'low)-2)/3)*3; variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits variable valuex : UNRESOLVED_sfixed (hbv downto lbv); variable igood : BOOLEAN; variable i : INTEGER; begin VALUE := (VALUE'range => 'U'); OREAD_common ( L => L, slv => slv, igood => igood, idex => i, bpoint => -lbv, message => false, smath => true); if (igood -- We did not get another error and (i = -1) -- We read everything and ((slv(VALUE'high-lbv) = '0' and -- sign bits = extra bits or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0') or (slv(VALUE'high-lbv) = '1' and and_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '1'))) then valuex := to_sfixed (slv, hbv, lbv); VALUE := valuex (VALUE'range); good := true; else good := false; end if; end procedure OREAD; -- hex read and write procedure hwrite ( L : inout LINE; -- input line VALUE : in UNRESOLVED_ufixed; -- fixed point input JUSTIFIED : in SIDE := right; FIELD : in WIDTH := 0) is begin -- Example 03.30 write (L => L, VALUE => to_hstring (VALUE), JUSTIFIED => JUSTIFIED, FIELD => FIELD); end procedure hwrite; -- purpose: writes fixed point into a line procedure hwrite ( L : inout LINE; -- input line VALUE : in UNRESOLVED_sfixed; -- fixed point input JUSTIFIED : in SIDE := right; FIELD : in WIDTH := 0) is begin -- Example 03.30 write (L => L, VALUE => to_hstring (VALUE), JUSTIFIED => JUSTIFIED, FIELD => FIELD); end procedure hwrite; -- purpose: Routines common to the OREAD routines procedure HREAD_common ( L : inout LINE; slv : out STD_ULOGIC_VECTOR; igood : out BOOLEAN; idex : out INTEGER; constant bpoint : in INTEGER; -- binary point constant message : in BOOLEAN; constant smath : in BOOLEAN) is -- purpose: error message routine procedure errmes ( constant mess : in STRING) is -- error message begin if message then if smath then report "fixed_pkg" & "HREAD(sfixed) " & mess severity error; else report "fixed_pkg" & "HREAD(ufixed) " & mess severity error; end if; end if; end procedure errmes; variable xgood : BOOLEAN; variable nybble : STD_ULOGIC_VECTOR (3 downto 0); -- 4 bits variable c : CHARACTER; variable i : INTEGER; variable lastu : BOOLEAN := false; -- last character was an "_" variable founddot : BOOLEAN := false; -- found a dot. begin Skip_whitespace (L); if slv'length > 0 then i := slv'high; read (l, c, xgood); while i > 0 loop if xgood = false then errmes ("Error: end of string encountered"); exit; elsif c = '_' then if i = slv'length then errmes ("Error: String begins with an ""_"""); xgood := false; exit; elsif lastu then errmes ("Error: Two underscores detected in input string ""__"""); xgood := false; exit; else lastu := true; end if; elsif (c = '.') then if (i + 1 /= bpoint) then errmes ("encountered ""."" at wrong index"); xgood := false; exit; elsif i = slv'length then errmes ("encounted a ""."" at the beginning of the line"); xgood := false; exit; elsif founddot then errmes ("Two ""."" encounted in input string"); xgood := false; exit; end if; founddot := true; lastu := false; else Char2QuadBits(c, nybble, xgood, message); if not xgood then exit; end if; slv (i downto i-3) := nybble; i := i - 4; lastu := false; end if; if i > 0 then read (L, c, xgood); end if; end loop; idex := i; igood := xgood; else idex := -1; igood := true; -- read null string end if; end procedure HREAD_common; procedure HREAD(L : inout LINE; VALUE : out UNRESOLVED_ufixed) is constant hbv : INTEGER := (((maximum(4, (VALUE'high+1))+3)/4)*4)-1; constant lbv : INTEGER := ((mine(0, VALUE'low)-3)/4)*4; variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits variable valuex : UNRESOLVED_ufixed (hbv downto lbv); variable igood : BOOLEAN; variable i : INTEGER; begin VALUE := (VALUE'range => 'U'); HREAD_common ( L => L, slv => slv, igood => igood, idex => i, bpoint => -lbv, message => false, smath => false); if igood then if not ((i = -1) and -- We read everything, and high bits 0 (or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0')) then report "fixed_pkg" & "HREAD(ufixed): Vector truncated." severity error; else if (or_reduce (slv(VALUE'low-lbv-1 downto 0)) = '1') then assert NO_WARNING report "fixed_pkg" & "HREAD(ufixed): Vector truncated" severity warning; end if; valuex := to_ufixed (slv, hbv, lbv); VALUE := valuex (VALUE'range); end if; end if; end procedure HREAD; procedure HREAD(L : inout LINE; VALUE : out UNRESOLVED_ufixed; GOOD : out BOOLEAN) is constant hbv : INTEGER := (((maximum(4, (VALUE'high+1))+3)/4)*4)-1; constant lbv : INTEGER := ((mine(0, VALUE'low)-3)/4)*4; variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits variable valuex : UNRESOLVED_ufixed (hbv downto lbv); variable igood : BOOLEAN; variable i : INTEGER; begin VALUE := (VALUE'range => 'U'); HREAD_common ( L => L, slv => slv, igood => igood, idex => i, bpoint => -lbv, message => false, smath => false); if (igood and -- We did not get another error (i = -1) and -- We read everything, and high bits 0 (or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0')) then valuex := to_ufixed (slv, hbv, lbv); VALUE := valuex (VALUE'range); good := true; else good := false; end if; end procedure HREAD; procedure HREAD(L : inout LINE; VALUE : out UNRESOLVED_sfixed) is constant hbv : INTEGER := (((maximum(4, (VALUE'high+1))+3)/4)*4)-1; constant lbv : INTEGER := ((mine(0, VALUE'low)-3)/4)*4; variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits variable valuex : UNRESOLVED_sfixed (hbv downto lbv); variable igood : BOOLEAN; variable i : INTEGER; begin VALUE := (VALUE'range => 'U'); HREAD_common ( L => L, slv => slv, igood => igood, idex => i, bpoint => -lbv, message => true, smath => true); if igood then -- We did not get another error if not ((i = -1) -- We read everything and ((slv(VALUE'high-lbv) = '0' and -- sign bits = extra bits or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0') or (slv(VALUE'high-lbv) = '1' and and_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '1'))) then report "fixed_pkg" & "HREAD(sfixed): Vector truncated." severity error; else if (or_reduce (slv(VALUE'low-lbv-1 downto 0)) = '1') then assert NO_WARNING report "fixed_pkg" & "HREAD(sfixed): Vector truncated" severity warning; end if; valuex := to_sfixed (slv, hbv, lbv); VALUE := valuex (VALUE'range); end if; end if; end procedure HREAD; procedure HREAD(L : inout LINE; VALUE : out UNRESOLVED_sfixed; GOOD : out BOOLEAN) is constant hbv : INTEGER := (((maximum(4, (VALUE'high+1))+3)/4)*4)-1; constant lbv : INTEGER := ((mine(0, VALUE'low)-3)/4)*4; variable slv : STD_ULOGIC_VECTOR (hbv-lbv downto 0); -- high bits variable valuex : UNRESOLVED_sfixed (hbv downto lbv); variable igood : BOOLEAN; variable i : INTEGER; begin VALUE := (VALUE'range => 'U'); HREAD_common ( L => L, slv => slv, igood => igood, idex => i, bpoint => -lbv, message => false, smath => true); if (igood and -- We did not get another error (i = -1) and -- We read everything ((slv(VALUE'high-lbv) = '0' and -- sign bits = extra bits or_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '0') or (slv(VALUE'high-lbv) = '1' and and_reduce (slv(hbv-lbv downto VALUE'high+1-lbv)) = '1'))) then valuex := to_sfixed (slv, hbv, lbv); VALUE := valuex (VALUE'range); good := true; else good := false; end if; end procedure HREAD; function to_string (value : UNRESOLVED_ufixed) return STRING is variable s : STRING(1 to value'length +1) := (others => ' '); variable subval : UNRESOLVED_ufixed (value'high downto -1); variable sindx : INTEGER; begin if value'length < 1 then return NUS; else if value'high < 0 then if value(value'high) = 'Z' then return to_string (resize (sfixed(value), 0, value'low)); else return to_string (resize (value, 0, value'low)); end if; elsif value'low >= 0 then if Is_X (value(value'low)) then subval := (others => value(value'low)); subval (value'range) := value; return to_string(subval); else return to_string (resize (value, value'high, -1)); end if; else sindx := 1; for i in value'high downto value'low loop if i = -1 then s(sindx) := '.'; sindx := sindx + 1; end if; s(sindx) := MVL9_to_char(STD_ULOGIC(value(i))); sindx := sindx + 1; end loop; return s; end if; end if; end function to_string; function to_string (value : UNRESOLVED_sfixed) return STRING is variable s : STRING(1 to value'length + 1) := (others => ' '); variable subval : UNRESOLVED_sfixed (value'high downto -1); variable sindx : INTEGER; begin if value'length < 1 then return NUS; else if value'high < 0 then return to_string (resize (value, 0, value'low)); elsif value'low >= 0 then if Is_X (value(value'low)) then subval := (others => value(value'low)); subval (value'range) := value; return to_string(subval); else return to_string (resize (value, value'high, -1)); end if; else sindx := 1; for i in value'high downto value'low loop if i = -1 then s(sindx) := '.'; sindx := sindx + 1; end if; s(sindx) := MVL9_to_char(STD_ULOGIC(value(i))); sindx := sindx + 1; end loop; return s; end if; end if; end function to_string; function to_ostring (value : UNRESOLVED_ufixed) return STRING is constant lne : INTEGER := (-VALUE'low+2)/3; variable subval : UNRESOLVED_ufixed (value'high downto -3); variable lpad : STD_ULOGIC_VECTOR (0 to (lne*3 + VALUE'low) -1); variable slv : STD_ULOGIC_VECTOR (value'length-1 downto 0); begin if value'length < 1 then return NUS; else if value'high < 0 then if value(value'high) = 'Z' then return to_ostring (resize (sfixed(value), 2, value'low)); else return to_ostring (resize (value, 2, value'low)); end if; elsif value'low >= 0 then if Is_X (value(value'low)) then subval := (others => value(value'low)); subval (value'range) := value; return to_ostring(subval); else return to_ostring (resize (value, value'high, -3)); end if; else slv := to_sulv (value); if Is_X (value (value'low)) then lpad := (others => value (value'low)); else lpad := (others => '0'); end if; return to_ostring(slv(slv'high downto slv'high-VALUE'high)) & "." & to_ostring(slv(slv'high-VALUE'high-1 downto 0) & lpad); end if; end if; end function to_ostring; function to_hstring (value : UNRESOLVED_ufixed) return STRING is constant lne : INTEGER := (-VALUE'low+3)/4; variable subval : UNRESOLVED_ufixed (value'high downto -4); variable lpad : STD_ULOGIC_VECTOR (0 to (lne*4 + VALUE'low) -1); variable slv : STD_ULOGIC_VECTOR (value'length-1 downto 0); begin if value'length < 1 then return NUS; else if value'high < 0 then if value(value'high) = 'Z' then return to_hstring (resize (sfixed(value), 3, value'low)); else return to_hstring (resize (value, 3, value'low)); end if; elsif value'low >= 0 then if Is_X (value(value'low)) then subval := (others => value(value'low)); subval (value'range) := value; return to_hstring(subval); else return to_hstring (resize (value, value'high, -4)); end if; else slv := to_sulv (value); if Is_X (value (value'low)) then lpad := (others => value(value'low)); else lpad := (others => '0'); end if; return to_hstring(slv(slv'high downto slv'high-VALUE'high)) & "." & to_hstring(slv(slv'high-VALUE'high-1 downto 0)&lpad); end if; end if; end function to_hstring; function to_ostring (value : UNRESOLVED_sfixed) return STRING is constant ne : INTEGER := ((value'high+1)+2)/3; variable pad : STD_ULOGIC_VECTOR(0 to (ne*3 - (value'high+1)) - 1); constant lne : INTEGER := (-VALUE'low+2)/3; variable subval : UNRESOLVED_sfixed (value'high downto -3); variable lpad : STD_ULOGIC_VECTOR (0 to (lne*3 + VALUE'low) -1); variable slv : STD_ULOGIC_VECTOR (VALUE'high - VALUE'low downto 0); begin if value'length < 1 then return NUS; else if value'high < 0 then return to_ostring (resize (value, 2, value'low)); elsif value'low >= 0 then if Is_X (value(value'low)) then subval := (others => value(value'low)); subval (value'range) := value; return to_ostring(subval); else return to_ostring (resize (value, value'high, -3)); end if; else pad := (others => value(value'high)); slv := to_sulv (value); if Is_X (value (value'low)) then lpad := (others => value(value'low)); else lpad := (others => '0'); end if; return to_ostring(pad & slv(slv'high downto slv'high-VALUE'high)) & "." & to_ostring(slv(slv'high-VALUE'high-1 downto 0) & lpad); end if; end if; end function to_ostring; function to_hstring (value : UNRESOLVED_sfixed) return STRING is constant ne : INTEGER := ((value'high+1)+3)/4; variable pad : STD_ULOGIC_VECTOR(0 to (ne*4 - (value'high+1)) - 1); constant lne : INTEGER := (-VALUE'low+3)/4; variable subval : UNRESOLVED_sfixed (value'high downto -4); variable lpad : STD_ULOGIC_VECTOR (0 to (lne*4 + VALUE'low) -1); variable slv : STD_ULOGIC_VECTOR (value'length-1 downto 0); begin if value'length < 1 then return NUS; else if value'high < 0 then return to_hstring (resize (value, 3, value'low)); elsif value'low >= 0 then if Is_X (value(value'low)) then subval := (others => value(value'low)); subval (value'range) := value; return to_hstring(subval); else return to_hstring (resize (value, value'high, -4)); end if; else slv := to_sulv (value); pad := (others => value(value'high)); if Is_X (value (value'low)) then lpad := (others => value(value'low)); else lpad := (others => '0'); end if; return to_hstring(pad & slv(slv'high downto slv'high-VALUE'high)) & "." & to_hstring(slv(slv'high-VALUE'high-1 downto 0) & lpad); end if; end if; end function to_hstring; -- From string functions allow you to convert a string into a fixed -- point number. Example: -- signal uf1 : ufixed (3 downto -3); -- uf1 <= from_string ("0110.100", uf1'high, uf1'low); -- 6.5 -- The "." is optional in this syntax, however it exist and is -- in the wrong location an error is produced. Overflow will -- result in saturation. function from_string ( bstring : STRING; -- binary string constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (left_index downto right_index); variable L : LINE; variable good : BOOLEAN; begin L := new STRING'(bstring); read (L, result, good); deallocate (L); assert (good) report "fixed_pkg" & "from_string: Bad string "& bstring severity error; return result; end function from_string; -- Octal and hex conversions work as follows: -- uf1 <= from_hstring ("6.8", 3, -3); -- 6.5 (bottom zeros dropped) -- uf1 <= from_ostring ("06.4", 3, -3); -- 6.5 (top zeros dropped) function from_ostring ( ostring : STRING; -- Octal string constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (left_index downto right_index); variable L : LINE; variable good : BOOLEAN; begin L := new STRING'(ostring); oread (L, result, good); deallocate (L); assert (good) report "fixed_pkg" & "from_ostring: Bad string "& ostring severity error; return result; end function from_ostring; function from_hstring ( hstring : STRING; -- hex string constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_ufixed is variable result : UNRESOLVED_ufixed (left_index downto right_index); variable L : LINE; variable good : BOOLEAN; begin L := new STRING'(hstring); hread (L, result, good); deallocate (L); assert (good) report "fixed_pkg" & "from_hstring: Bad string "& hstring severity error; return result; end function from_hstring; function from_string ( bstring : STRING; -- binary string constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (left_index downto right_index); variable L : LINE; variable good : BOOLEAN; begin L := new STRING'(bstring); read (L, result, good); deallocate (L); assert (good) report "fixed_pkg" & "from_string: Bad string "& bstring severity error; return result; end function from_string; function from_ostring ( ostring : STRING; -- Octal string constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (left_index downto right_index); variable L : LINE; variable good : BOOLEAN; begin L := new STRING'(ostring); oread (L, result, good); deallocate (L); assert (good) report "fixed_pkg" & "from_ostring: Bad string "& ostring severity error; return result; end function from_ostring; function from_hstring ( hstring : STRING; -- hex string constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_sfixed is variable result : UNRESOLVED_sfixed (left_index downto right_index); variable L : LINE; variable good : BOOLEAN; begin L := new STRING'(hstring); hread (L, result, good); deallocate (L); assert (good) report "fixed_pkg" & "from_hstring: Bad string "& hstring severity error; return result; end function from_hstring; -- Same as above, "size_res" is used for it's range only. function from_string ( bstring : STRING; -- binary string size_res : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is begin return from_string (bstring, size_res'high, size_res'low); end function from_string; function from_ostring ( ostring : STRING; -- Octal string size_res : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is begin return from_ostring (ostring, size_res'high, size_res'low); end function from_ostring; function from_hstring ( hstring : STRING; -- hex string size_res : UNRESOLVED_ufixed) return UNRESOLVED_ufixed is begin return from_hstring(hstring, size_res'high, size_res'low); end function from_hstring; function from_string ( bstring : STRING; -- binary string size_res : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is begin return from_string (bstring, size_res'high, size_res'low); end function from_string; function from_ostring ( ostring : STRING; -- Octal string size_res : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is begin return from_ostring (ostring, size_res'high, size_res'low); end function from_ostring; function from_hstring ( hstring : STRING; -- hex string size_res : UNRESOLVED_sfixed) return UNRESOLVED_sfixed is begin return from_hstring (hstring, size_res'high, size_res'low); end function from_hstring; -- purpose: Calculate the string boundaries procedure calculate_string_boundry ( arg : in STRING; -- input string left_index : out INTEGER; -- left right_index : out INTEGER) is -- right -- examples "10001.111" would return +4, -3 -- "07X.44" would return +2, -2 (then the octal routine would multiply) -- "A_B_._C" would return +1, -1 (then the hex routine would multiply) alias xarg : STRING (arg'length downto 1) is arg; -- make it downto range variable l, r : INTEGER; -- internal indexes variable founddot : BOOLEAN := false; begin if arg'length > 0 then l := xarg'high - 1; r := 0; for i in xarg'range loop if xarg(i) = '_' then if r = 0 then l := l - 1; else r := r + 1; end if; elsif xarg(i) = ' ' or xarg(i) = NBSP or xarg(i) = HT then report "fixed_pkg" & "Found a space in the input STRING " & xarg severity error; elsif xarg(i) = '.' then if founddot then report "fixed_pkg" & "Found two binary points in input string " & xarg severity error; else l := l - i; r := -i + 1; founddot := true; end if; end if; end loop; left_index := l; right_index := r; else left_index := 0; right_index := 0; end if; end procedure calculate_string_boundry; -- Direct conversion functions. Example: -- signal uf1 : ufixed (3 downto -3); -- uf1 <= from_string ("0110.100"); -- 6.5 -- In this case the "." is not optional, and the size of -- the output must match exactly. function from_string ( bstring : STRING) -- binary string return UNRESOLVED_ufixed is variable left_index, right_index : INTEGER; begin calculate_string_boundry (bstring, left_index, right_index); return from_string (bstring, left_index, right_index); end function from_string; -- Direct octal and hex conversion functions. In this case -- the string lengths must match. Example: -- signal sf1 := sfixed (5 downto -3); -- sf1 <= from_ostring ("71.4") -- -6.5 function from_ostring ( ostring : STRING) -- Octal string return UNRESOLVED_ufixed is variable left_index, right_index : INTEGER; begin calculate_string_boundry (ostring, left_index, right_index); return from_ostring (ostring, ((left_index+1)*3)-1, right_index*3); end function from_ostring; function from_hstring ( hstring : STRING) -- hex string return UNRESOLVED_ufixed is variable left_index, right_index : INTEGER; begin calculate_string_boundry (hstring, left_index, right_index); return from_hstring (hstring, ((left_index+1)*4)-1, right_index*4); end function from_hstring; function from_string ( bstring : STRING) -- binary string return UNRESOLVED_sfixed is variable left_index, right_index : INTEGER; begin calculate_string_boundry (bstring, left_index, right_index); return from_string (bstring, left_index, right_index); end function from_string; function from_ostring ( ostring : STRING) -- Octal string return UNRESOLVED_sfixed is variable left_index, right_index : INTEGER; begin calculate_string_boundry (ostring, left_index, right_index); return from_ostring (ostring, ((left_index+1)*3)-1, right_index*3); end function from_ostring; function from_hstring ( hstring : STRING) -- hex string return UNRESOLVED_sfixed is variable left_index, right_index : INTEGER; begin calculate_string_boundry (hstring, left_index, right_index); return from_hstring (hstring, ((left_index+1)*4)-1, right_index*4); end function from_hstring; -- pragma synthesis_on -- rtl_synthesis on -- IN VHDL-2006 std_logic_vector is a subtype of std_ulogic_vector, so these -- extra functions are needed for compatability. function to_ufixed ( arg : STD_LOGIC_VECTOR; -- shifted vector constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_ufixed is begin return to_ufixed ( arg => std_ulogic_vector(arg), left_index => left_index, right_index => right_index); end function to_ufixed; function to_ufixed ( arg : STD_LOGIC_VECTOR; -- shifted vector size_res : UNRESOLVED_ufixed) -- for size only return UNRESOLVED_ufixed is begin return to_ufixed ( arg => std_ulogic_vector(arg), size_res => size_res); end function to_ufixed; function to_sfixed ( arg : STD_LOGIC_VECTOR; -- shifted vector constant left_index : INTEGER; constant right_index : INTEGER) return UNRESOLVED_sfixed is begin return to_sfixed ( arg => std_ulogic_vector(arg), left_index => left_index, right_index => right_index); end function to_sfixed; function to_sfixed ( arg : STD_LOGIC_VECTOR; -- shifted vector size_res : UNRESOLVED_sfixed) -- for size only return UNRESOLVED_sfixed is begin return to_sfixed ( arg => std_ulogic_vector(arg), size_res => size_res); end function to_sfixed; -- unsigned fixed point function to_UFix ( arg : STD_LOGIC_VECTOR; width : NATURAL; -- width of vector fraction : NATURAL) -- width of fraction return UNRESOLVED_ufixed is begin return to_UFix ( arg => std_ulogic_vector(arg), width => width, fraction => fraction); end function to_UFix; -- signed fixed point function to_SFix ( arg : STD_LOGIC_VECTOR; width : NATURAL; -- width of vector fraction : NATURAL) -- width of fraction return UNRESOLVED_sfixed is begin return to_SFix ( arg => std_ulogic_vector(arg), width => width, fraction => fraction); end function to_SFix; end package body fixed_pkg;
gpl-3.0
618550c377a99084555043063f4768a7
0.567502
3.977819
false
false
false
false
Feuerwerk/fpgaNES
datamem.vhd
1
6,762
-- megafunction wizard: %RAM: 1-PORT% -- GENERATION: STANDARD -- VERSION: WM1.0 -- MODULE: altsyncram -- ============================================================ -- File Name: datamem.vhd -- Megafunction Name(s): -- altsyncram -- -- Simulation Library Files(s): -- altera_mf -- ============================================================ -- ************************************************************ -- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! -- -- 18.0.0 Build 614 04/24/2018 SJ Lite Edition -- ************************************************************ --Copyright (C) 2018 Intel Corporation. All rights reserved. --Your use of Intel Corporation's design tools, logic functions --and other software and tools, and its AMPP partner logic --functions, and any output files from any of the foregoing --(including device programming or simulation files), and any --associated documentation or information are expressly subject --to the terms and conditions of the Intel Program License --Subscription Agreement, the Intel Quartus Prime License Agreement, --the Intel FPGA IP License Agreement, or other applicable license --agreement, including, without limitation, that your use is for --the sole purpose of programming logic devices manufactured by --Intel and sold by Intel or its authorized distributors. Please --refer to the applicable agreement for further details. LIBRARY ieee; USE ieee.std_logic_1164.all; LIBRARY altera_mf; USE altera_mf.altera_mf_components.all; ENTITY datamem IS PORT ( address : IN STD_LOGIC_VECTOR (10 DOWNTO 0); clken : IN STD_LOGIC := '1'; clock : IN STD_LOGIC := '1'; data : IN STD_LOGIC_VECTOR (7 DOWNTO 0); wren : IN STD_LOGIC ; q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0) ); END datamem; ARCHITECTURE SYN OF datamem IS SIGNAL sub_wire0 : STD_LOGIC_VECTOR (7 DOWNTO 0); BEGIN q <= sub_wire0(7 DOWNTO 0); altsyncram_component : altsyncram GENERIC MAP ( clock_enable_input_a => "NORMAL", clock_enable_output_a => "BYPASS", intended_device_family => "Cyclone V", lpm_hint => "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA", lpm_type => "altsyncram", numwords_a => 2048, operation_mode => "SINGLE_PORT", outdata_aclr_a => "NONE", outdata_reg_a => "UNREGISTERED", power_up_uninitialized => "FALSE", read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ", widthad_a => 11, width_a => 8, width_byteena_a => 1 ) PORT MAP ( address_a => address, clock0 => clock, clocken0 => clken, data_a => data, wren_a => wren, q_a => sub_wire0 ); END SYN; -- ============================================================ -- CNX file retrieval info -- ============================================================ -- Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0" -- Retrieval info: PRIVATE: AclrAddr NUMERIC "0" -- Retrieval info: PRIVATE: AclrByte NUMERIC "0" -- Retrieval info: PRIVATE: AclrData NUMERIC "0" -- Retrieval info: PRIVATE: AclrOutput NUMERIC "0" -- Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0" -- Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8" -- Retrieval info: PRIVATE: BlankMemory NUMERIC "1" -- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "1" -- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0" -- Retrieval info: PRIVATE: Clken NUMERIC "1" -- Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1" -- Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0" -- Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A" -- Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0" -- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V" -- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "1" -- Retrieval info: PRIVATE: JTAG_ID STRING "DATA" -- Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0" -- Retrieval info: PRIVATE: MIFfilename STRING "datamem.mif" -- Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "2048" -- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" -- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3" -- Retrieval info: PRIVATE: RegAddr NUMERIC "1" -- Retrieval info: PRIVATE: RegData NUMERIC "1" -- Retrieval info: PRIVATE: RegOutput NUMERIC "0" -- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" -- Retrieval info: PRIVATE: SingleClock NUMERIC "1" -- Retrieval info: PRIVATE: UseDQRAM NUMERIC "1" -- Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0" -- Retrieval info: PRIVATE: WidthAddr NUMERIC "11" -- Retrieval info: PRIVATE: WidthData NUMERIC "8" -- Retrieval info: PRIVATE: rden NUMERIC "0" -- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all -- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "NORMAL" -- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS" -- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V" -- Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA" -- Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram" -- Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "2048" -- Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT" -- Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE" -- Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED" -- Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE" -- Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "NEW_DATA_NO_NBE_READ" -- Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "11" -- Retrieval info: CONSTANT: WIDTH_A NUMERIC "8" -- Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1" -- Retrieval info: USED_PORT: address 0 0 11 0 INPUT NODEFVAL "address[10..0]" -- Retrieval info: USED_PORT: clken 0 0 0 0 INPUT VCC "clken" -- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock" -- Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]" -- Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]" -- Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren" -- Retrieval info: CONNECT: @address_a 0 0 11 0 address 0 0 11 0 -- Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0 -- Retrieval info: CONNECT: @clocken0 0 0 0 0 clken 0 0 0 0 -- Retrieval info: CONNECT: @data_a 0 0 8 0 data 0 0 8 0 -- Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0 -- Retrieval info: CONNECT: q 0 0 8 0 @q_a 0 0 8 0 -- Retrieval info: GEN_FILE: TYPE_NORMAL datamem.vhd TRUE -- Retrieval info: GEN_FILE: TYPE_NORMAL datamem.inc FALSE -- Retrieval info: GEN_FILE: TYPE_NORMAL datamem.cmp TRUE -- Retrieval info: GEN_FILE: TYPE_NORMAL datamem.bsf FALSE -- Retrieval info: GEN_FILE: TYPE_NORMAL datamem_inst.vhd FALSE -- Retrieval info: LIB_FILE: altera_mf
gpl-3.0
a1a74a98d6f8a2337e5e0c4f7deb29ad
0.661934
3.542169
false
false
false
false
natsutan/NPU
fpga_implement/npu8/npu8.srcs/sources_1/ip/mul8_8/mul8_8_sim_netlist.vhdl
1
177,383
-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved. -- -------------------------------------------------------------------------------- -- Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016 -- Date : Sat Jan 21 17:57:16 2017 -- Host : natu-OMEN-by-HP-Laptop running 64-bit Ubuntu 16.04.1 LTS -- Command : write_vhdl -force -mode funcsim -- /media/natu/data/proj/myproj/NPU/fpga_implement/npu8/npu8.srcs/sources_1/ip/mul8_8/mul8_8_sim_netlist.vhdl -- Design : mul8_8 -- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or -- synthesized. This netlist cannot be used for SDF annotated simulation. -- Device : xcku035-fbva676-3-e -- -------------------------------------------------------------------------------- `protect begin_protected `protect version = 1 `protect encrypt_agent = "XILINX" `protect encrypt_agent_info = "Xilinx Encryption Tool 2015" `protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=64) `protect key_block fPF16TcpNgM9dNC6nyb4WjUK+7bY8P+I62AEEiiM/KOMhIKuPOHBoWeWL2UjxSNO68WLeYIZp8lA I7rHN/CieA== `protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-1", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=128) `protect key_block E6OKJxjnDRUVVFwAhrQMAtoyRVVpuMKsXlca4m9CcIt6QI8vnYN0tf7gH3uVuxZ90322B7kUeFw5 Pu0UeqAoBaSyysHuDqXazxHy7oyk4BIWChvcrp7LULlVLcL76obtSwsXi1ORVmpdTi5b+AcD+WUo OP1PSFj5jpodG+LwXm4= `protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=128) `protect key_block x+agogSsgbiI6PGyBpMY8RQCDzLctIr3EaG23mH5kJHlNmNKNolnP54yJ8Y7nIFi6yl6tlyOLMoF /kxU0pyFmIj8QM0/MArMxPTiemXbDLS2VKtonyK9dDH7VbjFnRWwzK0Ngkas0+nbW3TqGPAY98x3 251QPjQoZCw3A7W9PDc= `protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block KNs7hA49BKKrboRSEkqIGldOa3ndCnhjRkSn8lL1xFfKUn+p+Wbc09ogKV6YYnPU/RaF1LbzyoE4 udPSNea4bST+08IjO5GAxXqUugcig44J+hzpGKmh7oO0TuyNbYq1CnYcsZXaD9vsmNYz8fBDoW2S VK/mYa21mBKTOuTdQ1yp3wi73aJ1G9N6Ngt7ovDUrjyd5oNxxNlvWU8JkJDinbEnci0qjZ3Wu9Wg y44pHUXf6xqwFYJpZ1ZcGRKl83P8p74+pLzt19lw9TPlTfKI++IowVjb6wo36ztNDJS0QjQE5Riv hwbPU/Bt3S82MVCY5NAA6bKC/8NnoWMbmX8Wiw== `protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block QaRubtGbYrmCghuFdQuTgTEtoVYYLcPnD5z0C7mo18fwCG17qy0y8mj8xWiwE6bo49IP1/JXSIw7 rTBwHFOVrmbm926sWNrF1r3IHB83C5cstprQ1om7vnkw9XX87SjkscphhkrHmi08jjzW4qX96m61 /ymclz5TlAocMQJGz/jwscvIMOrrbuH4SkWQOLQnRfx9GIOv5Y7PM+w/wuDSeFXsAXz7Ahq3/qmU cylNfSufW7/zfN4RZB4u+d28AXsuFe03aSF1dpW+uBK1xtNZccvj9h9NMN0cuwxt8ZUlLJw8l6e2 hqRfTTZl1F4qnnrJu6w8h8uEGrmgnQG1AW0epg== `protect key_keyowner="Xilinx", key_keyname="xilinx_2016_05", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block XXj6Nc59BeA5Kznlx14IKravf7ohERw7h0fbO7pT7/HsiPDCWh2DlTGpFUcnbNZslPN2RfE0nJNX WMzLQtaHK4Bm6kxY71OsXEKm7MAIjEdLwOMtJTtlZrbm7chBbSxcW6sjWvI36jk5De3Yct9Ao1py DpQ9NICUtRTwGG8SAiRkAXRh2Jv3rKvnookQrlVxIkNRSBMSgbwuTbq1ze/KMUZebBWwJNUVIC9r RV/i9wjYXBOeCCUk+cGDC5uSpwdLXYV9ZxhQUU6C1ufAaK2m4OIUeBqPc2ski2O0qQYQ67c35k50 ynO8H9PTEROPEOn5c37S7feU+36OcOOAsVBTBA== `protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa" `protect encoding = (enctype="base64", line_length=76, bytes=256) `protect key_block U2POHk+ngdhugqe/Z/ztb/K4jB/GkfeMnOo4Xl+3AEyXD4SOYW/Llqadu8crceAQ+2yt90K5ZyTK oqNuRWvd1lxEm/Svvo6jdyn7GY7o3khPyAyAebwJbDumQy5ouBpSgSpDHs8s1HY5EqBB2JpW+Yns O8/PUVZhtQ0PGwEre15/NdgNlZtf/dS7Sxld/ILl7ofjjJjCB7BtF+nkkiFMAn5YQj2nTLyW2O4S psMFkt2cm0gt6GWIGCuQdRhkeKWYD+JN6bvbh8r/eNxC2MoTpGn7Y8wOFYFkA2LG9rq0rqrcODrZ QprvUCsuGbKQu8DPVdTmy/K1OXdkot0Tg4YZlw== `protect key_keyowner="Synplicity", key_keyname="SYNP05_001", key_method="rsa" `protect encoding = (enctype="base64", line_length=76, bytes=256) `protect key_block JkOuIqhziTpEtVvQLqSXul/sSfuXS9tOm30R4PplLTRFoUa2F6BfHkTyjDsN9PNMCJ5aMEGSkT3m lbYh682DCSygdwZdL29M/sxFXS4otNOqrEs+vj8HxptydecgHES86KY1MJhI3bGxEZpne1wjCT16 PEgXzkwaK+9CKfDGhxYaeqfUOG4ShtW+Ww3J7LTafhbyNSZKadcGuxColtmAY0B4MxWeuxj4bYPU qWus2ki9ES3IY/5HNxTRuRr3LHK9z3Ueh4zb3JOvGHtxLkv3VNO5u2VflOFUa2CQ6z+CLQODIpN/ tcbRsXtuOtcFto27f6vQDIsuj6EEz8BnWmTLIA== `protect data_method = "AES128-CBC" `protect encoding = (enctype = "BASE64", line_length = 76, bytes = 121200) `protect data_block sUhLzW/fBP2Hl6lIdrN87i5UWLVQMuf31b4Elj6guR9wWJNjdu1qQkCq/Q+cMSN8eKfMsNt5GORs GcF8bJ6w2ttij9bQsi0vMcEUmfVjwfFp/jsccgVR4YLys4nq0N9mnlmjya+wnsXmW1g3nJgY/S8b zjQso9JilLymQhV1esaiFZNZS90P3hm7eMxz1zW1LPYXL7wsr+JWdyGw2v/8tvOya6TztOv/mkP7 cNILBPQaDabu+4xV91elGaItyMw9DOloMuilxnEUE5KiFzLF7KtMGvTkgAjiBjLgRWhiA3IWyQLz J92MoPgznxnbqmroEo4jtp+5jjVXloTHaGYBV0upW8bGZs5fb+FfDkoh7fNY9EE1mh633Jae46rD 3fKDIlUL++6Wv090VnAqRWq0TyCnhOygiEAmKQZL+EbMtaKejD7x+305bqoPyx+4W5t/8/hmFf36 0jnObEyEmEFLpWXMfxI79WJccMBOPtaXvzNPUo1E0RmMkNXW9Gk+GmHt/TPwb0Z1cS/5fSNl1Ivd gx5FCmIp9L0CP/myNnYKCJ046U3oTLkfyb7fpgRfnewWBq0u+nek4xNlfRJXRbZqxnLZIYIAulj0 41PDhaYvwd6qv5YxClZR2ny3Hwaiw6vKw9TqQ7t39kd0IF0RPm9A9WklB6Y7i+OEaO/+axKql7i6 woBaG2Wr1vKeWkP//Bt0vxhcCU5DfoshQsOHuOjjRXkfaMCVUPunaSbfEm7AzkG5had1nU8NDpwc zJDSBdmVRkMtdiOUMMqZsg4RpsvEklc1F1cAb+AZ2nkQxmuM+lCKXY6QuH9PSnyG8erGEZgQlbPb tiga40Pufz3O7fpNlIR08VOFzgynJmLZWzh8XagMkdR56VzZZWYAyvAv7VgcWSNnFnJg9gd4WOXV I/S9A5EVyRMmMzAcglgt2zleBOfemANFvmoLZCdkZJ/BlsfpUInm1E8qAs/i6i7Xlp8bdGMkYULt g1BoTZW+uTBSz9TiDDkLtEb1OR961lm6A38ki8qGA4J5GkO3v758FYrXhJE79BaK+6eS7i6oZ5jt Zhv8oDERno3iI2kw7wa5XSf6WgE577FWtVgP9QbzSJ+egXmjZNOxouDKiJsH28IbreDXQN9utJsf D6YpBTWyPseSbrPodlWoMAvL5ZX0FbyXqET9XAxCPlJX0X5Tnni53SvMOmEy5/kw9gtY41NXYL0h SRtFWtH1CHg0k+HZ/NwK3Y/ngkv0jlgJw3HLbAxo/K9Y7TE7MnCWbuBpVjCGoG0HnVVYhbhZVhFZ 20WzYXu/2RgJxcjwnFAV0ph6yO6hbXOxaV3jzXBqncge4AJ8+jKzxIF0IInUddqxAzmFwN4KWELX AiCE/W0aSgzUH71hTqnklmLpm3t9cTw2v+206xh69ao2HfaukMKgqkjHeVzSCYw+19+/tCEefrFn 93K5TMQdiCDo0emLstLLbqPnHkGSCvdwlpP7NK78xtWcCAmkkpXrr4flABOAFT1a179l+loGKUiv 8FQXlk265c+SH1QEppyUj3QMHgMZRu8SIjwechrNcAUkOa2TaTNx90mZCalGImGAw9A+eJDDab+a UCBrGypu6h32Rb+3i+azOdyCl5IJomG/ocdJuRiYYQCM/fSb01uIghFmhuONMAAV1D3TrF9Qpdlf z9III57yWvYryou4UH9OpSFpOrpQg9bxsOHG7uqLb/3qELyJyY3xY2nEEWiO+UJWsf4evM8F1uq6 nxs9qt+NpncvXt9Dv6FKp5z+Z5uP7Ey1+tQi9Atz8bOX5A7/5+ODU94vJ3m+Dgk1CtRaYBDHAf3C d0+dVq2/Mc+ymmmaBfWd3yOfs5WLWswYtZHVp/B5285UGWdQmHLQVdRhY5lCJNItJf9sgHtmuxsi h6nCSmmbJhXENzmHocnpg3oNOl3vGIPYKI82kYH+3BKBPGLocF2LhZnKRgVEX5BdTBwYDOyMlPL2 WkZQMHdeZ4DtbuSYR8ynPw0FB4geoYJL2PJEj4WJZXZI9wmj8+utl01pXmMGOctnlhbMJFmcM/ei lxcciR0+chjXoQ4/63DTitXYNWubDLOQNpsHazjkeXx1uW5N6JjiSiE4aoWqqqAqyliGCkPK4chu k81UH++Lk5z3CGp1N3PG0+mhACENO7jVZ/CCwYuz8sRSGvG6rjmmL5s5Lad1pI4c4GFW/jeLh7ZU SNe4UlRMWBSUQ16qVopEOAdb2SgF0BHbV53Gwb88GEjoKaeyPFx/KjgLvJRc/uPvBjHS6iwC9EDx OreouPPbW31J2y5Bb/g0hNgdD9r84UYGH1ce2DPNrVgjwGnPbVO9zIUPQPOXx8OftvWgWyiy2c2I 35BNvjdDEagfbr/Rn7gKq3NCeM0Z0KlyDN2dsZAEQp/ug6UIex0LfM6GlphD9pmMNzkrKLvo3OL9 qcGti6l4eUg7amfAfOVMiVtm3Y9BESLUpdEKXD4x+E4xRBlGE/W/bCtIDOxUkFDKtjpJlKihcYkK mawC7GUhojxHWyQdtz4YzHYgQcw75bDuSTPH/SOAe2uZeC3vhdY1/vA2otQ6fjpSAlNOc9PC86O8 +aUZg3VtfY4ViqQmspVlYjvLt9qlWQG89yFaI8gCPJxQE9RhnIBxDWULifPNybBwf18wD1efWR8b M6iCIVOOCnCNDiBQ4wKC5J3HHDZu0YFj46qSBERTjK2/ARdQPX6Kyq3c3TvzW74K94P/IKsAQgop UYE+iphDjvsAlM+bBiLjX+kKS0lfTYB5a7QiZzkwjVAd4qJTVKKXvtnI9nVl1O4uNceHR4ULdXkN 40Do0ibntdiOqSVrLUtA4WBRmUTNyuHc/+EtSPxAGwGjpdhxwBTI1mGg8vqDfoj2q4tgU6vb41I1 e6G5k6u0EK2VAs/Eq0QgBIBP5crteDvE7sAd7uI0o7uzj9XX9lSWHLiTqzVxRCwsFmCR56rpZK98 VVrsNizFf8wNwdmpDTHzxG6s0sOO3viKFOREx5A83eWKHaIouH21GCGJKjfStD5SUPxiPysKCXAy CJxV3hZh6Cnhfm+o3bmC3mGwsZX7/amI3jlcmBYp6MGjlGI3ejKgJ0SbxuKj8lJl08r6LpPewVP0 XduDfKVBByVqlQHQS8wQu6AEB/y4mnr1oEu5VqP5h25Q4UeLCWco9Gj2SsIcYCVLHjzfqTCdN5mC dK/35zSIa1sB2dP+/rIWWHHK82uZ70uOrS7HuidP7VZVHa7uJDswJZ+Er5SM0QGXwgNL+KjKNNh5 28Anwo6udMKHMIpNzHWNCHqmAfpaRrtiC5lUbLIt4gxbmvnfCiDQKOOfbMsA880zCakNbNm6jB0c z5fCuZwngjvqvOF2frGdvcdKcxiIk3coxyZb7chS4JO9FQiLCa+eTINL2MrhZh44LFT4sOKWbrhw jSWepfPWBQ0Wc9bZGmthPNUS3EU9R2DENMCfE/yOmwFqpFW+cOSCAiioh5BL3wm+iqMCk6DHC43q JIy6Fj4DHDPBDm1wPt4s2JuQku7RnPrLidwEfSjRiQAeYEDsYi0Y0BolNOvAdMxqi2x5qinO97Qf kavIzMptm/0SYATLwab8Ax/TrmuIcWxoHMrmTnU+glYJXs90Ud9UjVtvQRDyzNYkEMg6/pgjgqoe 87Y11zBJ2XHOdZ2y1oBK0FoUF5T2GBob6rDR26RXpAjwL8nUotX3EhyZ+UKaAfD2AcDtpf0J9GNs tnbK4dmj2iUesrRcXv2Opqsw4coFGl+MbyXOINtVoRHCx+YB5mQWlfMv1GJ27olruXtWDgW9zyUE fgdZ9RzzEYsiPGEoIYd7a5feIxhPOyYUmWx0sJwxghDnn5gNVpJ/WmX7hf1dnkEhg/aY6+KN/MLU NELMq3suXES7sCMv5ymCLSmmlXmWgygF4XxKsfqDY/JA5iySc1gAVv7XjlXqyby8pnqyo00RJ9zw Qp9ZpkSgeDmhYtKp6J4pPMe+H9klhX5kgwewe95UsZXFQlz51p7yZObI5oNTFne/1xWE22+W07V1 v+wEcpASdNUpDaDyubtM6OCKq+B4NaY4d767+z5TegDRWw4T9Myaf3uviBWWS+mLXpDjGYT6x19Q 8p3gsJV2pTSUU4ZfAC9+igF6Jm9NUNlQ5nFD/oGFGk4VVYDnEpydCnLoX3PTuKgptg6ydFwWl/ZN R/IRxNsevXZxTg6OqTKf4dIEmc7djk3F07uRAet1s7HP5QNizaglE0cLC0h7Z5RO5RKlWE9/2ltn ZIDqwhMqKvBiB63uSbaQVkDuwuAEngRFhnLV7BxRppyOyCUqgvseX82P0R2rg57NrdYbyfDKg3Ge oB3dlKzaTOx4sdKc2RknrWZZH11NDAEK2AmEqcbkWDedwFefuxqOnaYg77ClhIhDSaTYy60tzDEo GtuxhcAV/eHJeAO+ycp5+LibsEka6A5MOBcz6bm4apL3xsgO9ilWtaSsStUcqS5jtPFt70paxYp2 Zg7Rqk/UVKJbdwlpS2I6TW3Xq/zX9/VERbuzL7fX5AH+FchAMl2SYXW8nrmVaP9Jr5kFinXHXkFF kufZoCKr2N8RVPet1nRclflvigwK/6WdKhZxKkcrXqdOb9g5V+cCLFHWk+hQ7XAzjKolBEZZNEZZ 2sh0KynZlY7PrSelxLvNbgF5nWk7qyW4myX26+NQgJSz3n3OlIlLgwBJfkVbs4M2kYgmknHRjGYN dQYFpr2BMwuYTrrUK0VRLpobrYuvZMrr4rNTkaJF+NVtD0W7aMQ5HipBxhkRpR0UnIYOWJB76/uX gH38RG8KeU2cQhLrwLWltGJRL+Cg2IEJKJWy0NKTTA40VRTn6NswA+2rPQt2sarnxTZw1phyHxzn kUC5RoxuLGCYS4OPDPGANqDki3C8jX7Ko1zfk4WlIejToFDcG8I84gy/SbqpTPydhNAOu+Zk+ZU/ kvrL+5ojIRAXbX0EGOB/wrxvuvIkQgq6T48vKiUR/7zv9qRDscYBpYlWEGLHKtUC/dfSIE0Qpm65 pBfvAeAnMn9tJrhQuIm/Nu1RLOWkBOxc6JZbIsH4h5BMHLkvHnoX4XBG5rSuA/X2HsHUK9n1+W2g jMmbQmIHUhwHvVnPD1e+uNQBsW7dI21zXwwWruDBdzR/YktjIQRC32yLozefN7yL5A6cvNu+Phsr HZ9sBgUXRJXu4rlZW31cR9iQO0KwBk38k5zha9ET2f3kRfbQ8wP6K7rrqZpEo6G2bLFKxV9yMZeo LXVWb20f6ioVQ3+1yVt8fF9v8EtR2F9ZE3pxTZ9wjkLrTc+bv+090R7NLrlx/FX0/wvx38cW3Poj UoOq0oIVVD6aSht4o5CpJVJXOixjLSsZJcPb8cXFg9X0NdgzJgsyiRXwL2dWzRWU92X4sUmYpzHD QS9likxgFBUdxHs3MxRXr0SCfLyg+u4E6vE4NewYoVj6lFTRk6EmZK73dKhPrWjE/LB+KPEyW+Xw YyNUMoLwV+a2qeZeU0P/oQUeMuXyCEMy7cdJPXwFnE1DxsY0g8HK0ALZDfav503ApOnxEhx/0kkd hPqsp0oeuxUYWL8lJFhbASAc1t+9Yr6aoGsvt7uCdMOppJVjyojKv67kykJqxGgOS4HflyJhxYUk NHTUV1euALyoozr6evpAvGfm+VikwTCrjAJlYm9rEhlQFORuClXfgCW1RQnBc79DnCJLZ/O1WgKl eXFYWkWoyd2FP5w2jA5HMkKVextVLPAT+Lz9wU0SE5WrVffmfkrdXBoYqVnQ/H/h49g6fxPKclp6 69iI0Svm49yKjEGL86eQSmoCkZfm74eRxTrUmMyTQ5aAE6l36eerMNdcFzhGjtTQz/3UpScI7ixD t3tO5LMRzWP0Fo4fH9GIBj9d4+5Ra/XMWZHt0qEACtFcAftlih7nyczvKRdEdkRInDJKb1v0OcCR BToDBqVjGddu06eRL5Sj9Veijy3L93+swvIkCEK2pyJIX12x49Ivc2JwsQtbxwFEPXkClbCwQY1P LevzkLAFXR1G3uHEop7Jp53ZjTv9CnbpNl1voJtrOFA5/ob23vup2b9VzLglPS3yetnsXPTKYV2h Jy5h8Ma0iKzU+CfiQ5IagLeq2zxyvIFfJWN8ljVjBAmWA74VCm518Z8jiVmshTrfBl/zcOYsJm2k nZhYPoeYm8J9O+JU5lJw9SqZPP76y8m8vW+oe9cdZ0pQI8eIw6dACRtnTHhVSDXQuwQzU/tUim1O 02ZsLkRFgoMzuS0fF1BB/pmHGG0kDh5yaZFwRP7v/aWdDBRinXT77Szs/BgtdjTjm/iiqL0aSrRN 82oFTkndOUFgQlz0DH+7qfWswQkkgsWmIgVcY2gQFTDgWqBBsCn3IdrLzuMcNYFylTJKvUGSbHiC QOpREbEppxt/VaCPNmdxnWYQX9grWeL3XCaAKTEDRrzCtvRXQzCdAgNxQqQr39kSnIe0Z01rxz5q cdZULaOlquZAWQSTH+NyI4yW2fdMBCOVN2MvmQmywt7mJXHwsFmZb/TEa5TAruzKZcWerNM91Fo7 /42nPBsT1fWd8MqXswtOvjOjvzDN4MNgJJQpJUipbX2ltLARsLFapd4/NWD3O6jx8ni4erpNswsS ct0icunKbH7vptBlLnYfJZUOeInqHCZ9oJtSScZU0tFFhusotu4GpMPQM1YtAP7ljjk9QeGoCJUa QRyg55rd84zNvArqXahBMAWEb2IT5oxDPsk2mNInBFxZ/bBvsLU8P88oVXh1RI/H8HpyLxngTy7h T/Y5spc+WBK+GQ58UsTYc16RfUuxCvG2A2tSUEHdx1E9Q2JRbJkercLJhl1InneMSdbliAcrLskH X0RYJliTFQCRRCeDkkC0m5+EgJmexCvrSwWxb9Hxq9Z2Hz/jKX+noZ3JdS2D1Qb5b09cSqDaesyh Q5pY6o7LQoHVOqkcEhuvDwUR5ISJZa83q6wk2vPK7WvE4PPrMQjdEPlKLK9beL9csetW7nMc/W/M fQ9wE1syfY6M1X96OimTVjaX0Ind4mW8icIrcxL8/AzV3hYdpNFVm7O2/7bjasrbbVxlM1Cai0cU 87+FTxtWXAJI4WDVFZ+fPSWVmCo6N3a+oPsGIeJAKGf6ZnI5Tm1CcyNxJSiPn2jevyOwriWfbmib LnFosZhLdIIWLS1kG41iQqROQ1ijI2xNvk5KL4V0GuhR/Lv446MFnlRwz//LJ6MFqumXU9nEtJJ0 WBKB2v+O6CD8aNSY0GhB0omaClyZOcWfztc4GiEXDSsKxZzT7Xu6e2Pme6pOjaXc+qUuzuy2egIf 09nDvFJOGDfx+NnaFs71zMgcV2YdZqBpxaGMsjNRnrZJsvjj0+tSoE/zLv5NMv3O+TvjBdk/1oyH ZqZtipJ7J1rPUgAFVTNHvykIUS/bGVNa13C+EadlR+GZmIHmtvsDiO1Ih9NvNGdsRm7vCbDdRox6 NpVAdlHzdWmgbVKykObJ3HFAJxBLJkg5YLkD8uNO1KvL063892LGhJ/d4LbaUnaUsQEW7mLXIcrR iRt8Z6hiiHYDYtLmTwgAcHHKEQOu0IqU33QYUBGf0gIH1G3eqYX2VFLQOaQjZTRoHf3iu50EBdiP iixhFdWby4yonvCGOOiOhiIYwFq9ixBrJbWvcF+19yV+mBqz4tX27VdfrcIpLqO6WS7L+CI+/oqG YTysL/d6+WcUcNuI1TbHzG5G06MM9KLKZrh/IADbHCcS27vXpjNvJY4WnXDL8FKExkcKTGotTuk4 nMZb4b+O2wHLTDGflEzpRSstJByCd9NAJ/00aEk6a4bVLWTfjrbeFIW+BoEhD3zpzZ2pBl6OrwK4 JimSN3W3OrY6I3sYcgPpQ/ebRpYsskFLxBh0rIow+s7Rmqubo3WH0Yx9n5vEjFEgnQc63C/SbUor 2W+wq81U1dbNhRSdSSYWm0rPebzqO83oSjfhkTao3Z6vJrDRpcPFZ1PSrt2x7fEbLpOttH9S/hIH 11H3rSwcjgZsTgWeZpQSFJUyb/7ZturQpldwnt8LnrSXYGcxeF8798/B3Hw5AyO4Tc1wgYo+ASz1 weNfIRF6PPlfKHQpSvC0UMdAAKKZF1U6AlLMjsoMV0UfUSkx5MMNVjlU5jrmyq5yFl0yiXnTGEft dCeQ9zmyEWn5JGPfii4qUoW71EKw8d1tw1Ne9ccZUR/nV+4x5FvpCMsJmQ3FnSsToTYUvGENue2T OKoJk7hibzKjPVAwqeykKfog5J2BOy3nvNukVY0P9E/opHmPDFxIWbyUZiwvaziEn4I+SNGnL8/s L/MQF3Fu5zoAiKZGm5rmMJaMpTjVAsmyxZmpXUdocr0j6DJALzLcOxdzWoZaUdYDZghy17er/uAq xX0AtYWZvb4VvZVdPgrH+mGgWubdwyxOWYPrWBFbyq+0i/ccYQUze5D07pjtwjdaccV8PjVxjHRm 5h4pK2IBMmijilhh/zh4tFRoD+mwrw6pb8QN+bAIOguFvpHVwTIPuysDgBoqelKw4xqhK18ZfzPA U92WTAbY3gUbI4btCifLbIpft9/Hr8ZBvvl0olhlWZNHN4GEEDwaAXdH65VQDDGZxHZ5U66XLOTc ZHSy1Ob4NMjORMMrkjI0BZPQoXbrGQnyTsx+16tG4yXIxJ0gUq1Y/h/8bQa2pA/FhiFw44iGTT1q WEbZJIsLrQfHPuyG5oNyQxvTGZZ3Jjyw4SPBx23JLu3B0vc7p1eII07cGzvxvEIVHXX7KVelhAjD OmrmROOT7BQEIsdBup7FdGryeUHi9RpA1N1dwfU76IdXKKKJK7l6lflFvh/ONrMqUYkTzqa91tq/ mcj2T4cWPHcJO8eibLAgh23vqtrk4rDPlXWzGTz2dGUaU5Y8eVoHCMfZJS5X8q28OcDiOAWVJcT9 8iQZ7IQOxLMvGMFt48s2caFmE/24CqPTOw2luM57RKKxe9fVUhhVtS3rAfsf8lEBGpvrUm/NH6NN ZoTT5bmQDK9dqp79+eCWxAAiViauFJCwGcQFC7FY0D+KtMQcrtM3iC3Nv8pv2XrPDIchKfZFzg+w KfUGp8pC5tl6S/ctxgEQxw7fZFn75b1eGWCKyTOT8wZXSxjAPBrd3r6mSrmcJtES+29kts1xEKjF frR0NiBbd1L6yIkbjSZ9pw3nXEh7/ki+C0e+SKWcqNrbytR6tagkO4aILbhJgZZr+QH+G5UWYS1a gOhs4JrOD195jzioYYZjsQLvE8ncucTG1f2g/D0Yd0z8kUO+urv+iZ+r5WBcD85crod0uZ0L1nH8 mLGmI8kdeXSDRpTzzqGtyzxJq/XE4x/zrpDl1jQx3ucSXcAMYReRNiE9HX8pC6tjeP5WlEa/OzOj w5850WxYaQxdI/AGAvwpTV2sNa9VW5/8fovgujR67dmlurxk9c/DHujp+3SYZhasx4yjaYPAeLW3 QMcsY7yhdvkbNU/P45QCpJh7zQjjWckBi1T8u4LvtWYl5r0sDljdPsq6vLdM7gx+4Y+AJ7kJKPH8 Hqik/3QGYZRdMRyBULF7/WWdl50LtppXTcF6YTjiclDkXSVzAmQ8yKd2e4ILFScp0PC/PpBwtp8x qT91NVTIx04xiu/EPpamlQpRXNZB5JiFUJspptho6lRihiR5CLL9S0Xq9k5yl+FdqNbIGzPJVuBE AvX40w9uKxQ5+BU69Ro/Ooa2SMD/zi03e/QyOMVAhWLyP4YcIrdL/I8hvSIZKjPCPUTYh0Pm6W+Q FKYJPFH3MblN3NYVg9T0fmeXHo6qVIu1gJ/NjcOStvhZ7EJAMvnTz38y131YNnr+mwu6jlVglIP5 Oyx8lTnJr9+ZJQ5qdCVDJ2B9d1LfOHCVuMiYj9FexZ5f6/pz6Zq5VhVwjVlEBaATiHA7ZBHbYc9r pLUzxSeyn+PeozIfgtGiB9uDus0C0ARgtqs6izYkn3ATm2CtU4/i0kgNmat6MxQ/GCxSeRgbIz4R VLUNX5kc1NC03sYCZRy27Y6iAhjBodcYMxBildj4wqoBkbau6kAgWcQ+43lN9UGGqGU+NXU5FjJg H+3YRxeT04U0bENAxd013MzQEm10JwnDYU/lN7oJlfTWpj70RE/gapM2xKW2N0Wj23vHV/dlihen Gkmlz6bO5epB9TUZP0SauCJQaXZT6TifgaZWDttnKEYtzVU5j2hoG+TnV7rE8XoDMCAgI7wM/JWv 0EUhNTjero5UPMF/vcw40NhuDzWGfozAnMAlKQO+yC0C552nGpQHitDbXFDuWLOsXlp3HtWrSSue ecgnx+RmeAbJMzMa/j/MEqA9bmnZUd1siLe8rIqusmIEPrnTfYlHVPScIfrKjPY8WhoeRnvylA39 xDZ9wFBZk62j2fZM/rB8xKsy0QKBFpv+PYyCM0YbdD/2A+aihKRtQ9ETFkzcG26BY/eBSPXS47sA TmqXr0SeU5d9NmgSuhESFfr4rXizNJBXrxeNmtHPoyshaIE7hXVACny0jh71lR3nn27oBiZDZ4HP BKHauwJcX+MwHvV1TUi8bwmLoL80qbOVh56XUe5DlZkc+tGg8dY+4KRH+XtksILHXrXRxY8Ix+ho LF38xb3W16GLG+E/koSX2TbZl1SdyP6IQ1RPgVTnjSaogl3aqFUJ1t3kS+PX4ZZMSPfikYy4IAnS DsSbIvk+Fh/0lMfCHi+RD35aXZCvsAY/3HlJyH0Kc5VEHo3LEgpWe9MqmlPC8fnlG887gA5R1/Xr WWHtXtLdoYDFvjru9n+CM1uzL8XHEMq7mlD7N1QW7g7ebPWqMWtnlW4xYneh3oYkKChoh0zuYs6/ cJyP7gMOzR1bTz5EVrM8/wSIOwFpIZaR/xm9VM8C67zt4C446Rtpxc580uJomTp+8QAYAPfPVBHm SUkCdYNW4DcCl9fc4YRMelc7y28t5q7XEFaRINZv1lKl0HdXHIuHCqGsmmoUvxRywLQkoe5na5Ab /O0zDHrfy61P77oOwtIhWi0fwb0GOAzrXaMLKb6BkTNw8gGMpc9iWLpvR3VMf22L/jLAKaJIL29y k5C3EOmTiOBIqa+A/f64our/VgDmITgyhhoA/7v/vaacHltC3qtK2w+cX3PRpD0m9QBwZ9N5hSqj mIYU7GHJcI+43mAQGg2UvSBu+gjkmuHIof0gEUNfBlaFIkXcxRdoVrnTMknKVTiKCsogIh+pp2/m pOZ9rWhtSPJ8O7nvQG0i3w3lF7CGZ/12ip4ORDZ+B+bsKHnfCtn9Ig/EaCxJBZN6P8GvL+lB7PXR JjwjVIZAfQjaNPqvduYQEfhiJlpykvPYtLRojDOeY/rbkTdUzfUfchEcHVrAjvuMDXSzzwSdxi23 q3qDQDT0K/zKLaI3Zft6YjeZfTFgoIR4/aI/jEV37ZERp1PxJsNfDA/yDKMqJjCq3oygIHoYG1xM 4bxOg6eVWwzxzbNZFQ1Ry2uICyeC0r6viw8eZ3xM/dHZY5zfJdp5IDx6jNlis30hmwX4YW0/NaFd 1mXc0qyppUPU9G+qQi2CH+A3qiyM2E2WAQZdiiKpk6rEj43dQK2wu68ioKN8eUd0TbXz/31eZgN+ ZQ0B63ZGEnJPhrXJDIY7YfVHwFcHta7xO0QHUNyS/sIQJphJ78Djwwd2KdLguhs7v5EFmbLEW4gN sZmLYqAN8aPr4pabdEkXg5I3eQzcCOX51hX5LyYckGp3oZKJkCEN64y64KvOz2uzbBrdY9wrHWd3 FZ45M0uuRlLWi8XGZS/WG64qXH5EFq8Zgi2472S6ktTHpKIdrSDUNCCHHH/F/ArgVQCuXkTaYBb+ ixLCeDy3Sshy1CraTd/E82tOmhwa0duZ34qQ3+7HEP+vl+QWBebk4IM//wPYTdn68Lt/n/QzYkgU KopEUxmsguXxnhdx8NnTjw8GryRV3H9jiQnkGgBX9nKvGW9YfLXcVOE8A6mDAEe13uxLrq83Obcv ZSoa219dBTiUmvBaHCXhXALq8HxSuJpQfA6KIujlDtafCOj4XF9IAHoP28CuB5QFmo1GNSvBp9mv wtHjrmqwVqq21l/obKG4aXMAc9iXQ0GD5euxMLz3RpVQOLZazIQYVyK+GgDYtt3g6CgP3hmxPLMi ybtmEoePk2CIGOwnnjSqRUPItJY7j8wN11meMjEhkuIJvJrRswZr9CKNx2qPXi/nhgrHrfw9QcYV MlLFIb+LwCddZPCh9Wk1COmWiBy0PP7NRDrqTixlaUE7vh6qWJuF7M5Zl3gBJgTFRHXYhlrMiSUX sIu27k2xf8ZEn9g1RR56fBQSsJ/AKeqHK4INk5n/jybVGksl/A2DL/Ly/Wjjm5uE3pGtTLuNkjSY 0wmR9EMqBi9p+tQoieS2cM8CcBkYBdRi6m8J+EuAqrf9bBGAZbalT+rkf/gaHSVZbsZO3KUW9tdt SjXGOIe/voDBVaKK++jRbI3g2w/IPw+51hxTcc58gwSpVmlmAozcORtaLXao67EOMU9mDQ4/rYG0 eles059FaAmDa4CC7oegtLv6gL3d3596FOu9WSTYlig/rnaADfypihukMMroAO7fTBN3XnWn10M2 Q2JkV3Tjw8LsMmQI+jYYr4IzexrlfeOUPTJ9iVSo73+n9emAp8JJHwJtBpm/z9waXTgjHR+einLy QrP4WVEJiT2wsSAIhLLN0uDi40p3AEn5xvKX60ga27b+KcjCICNQdlTrNRhUy8B3rULdzQgCU+fn P2L4Xq0dtYXy5eAIhUk5D74sIGyb+O3eckRDYHy+5FYXirQSAgU/7aa5Df8Y7NHiOpNdIBAn4uvT uhw4BJorNAyv9OSdZ3znJWo8FZsqidTvvhj4eP2EKkpfOZcMXAw5cHA5tGgcJbj5jySVNFi6kI2e f4w5ppNwZNOyunHRSkIkwtYfOuLDIrPm+uEgTGXD2UHh8DgRIvEupgG2W36Rf4R4gWxZD1bsDL9L E2sS6CLuYS2Q/2M6OdZQ1slzmRP5hYB3Jap1q+3NBurLtdJzSc6I6Y1jfe7rYcXNs7ApdIuNKiww DfrdNONvLYWiVL/rIftEkfg6bPjy7MwLj12R924qM2qJ9nSZqQe903xDisrKugUVr1a2KNL2EXtg XN7rrbT9K5Iv6MCeuGVOB1+zpdg0VZCKgFpcvYXd7zLzFgjf5Ohf8psprSf3Gh4EzhTYgrXNWPP2 L1Z8wnlAIMgspl25mWzAvE31J8sF/uStz+Uyj49N0S1y57ip/P/aKb7U5hrhmBlBHhNKDqW8EueQ EpDf+32KaB1McUMSPbtDZFgUDi0B4bkw0gs89L9njbxpWPasbrE2w3Fkh2lKevqMb+fuQKYt4iJ2 kkiAz1ashtvzTpUh4artSmtqIDrdfAmrs3Nzz4CQM36YqF6YFT6z6n3alOVCLBHTFl7vf2mPa0IZ VpLaHU/enB5G1SZwC8XK1FlGI2dpq3LdHhqcDfyhK9RyWyWPbN8XjaURTWdEWVTpH87RRSrFMtcH ondieb6GJOTMVi+eO2d8IMYOyrUntYNdf3H1pn9NyE3ES3OSESDwc2W3ZVP8RgRveLIc8iLmMSub /uR5S3mxdOTtdM9kOVOLLeaTz1MvqCoHEjKwbWvUVkfki72+jjiR3LT7woaqnHE9zSf51NC8SfQ2 3PLvx4CFSuK55i78MJg31iMZ7yMCIj/MnNZAkZbTdy0g2k3RH4l/X1o+PySlzO18RHXYDe1jTdUI +db+Ztkobx8OPPioVHO5B3t0dSFBCglpE+4ZIentuqqCyFWXONIXV+hGjr+dmVrTbGdT6b68wXXb 5BaB6ARFxiH9gQ8w02e22Rdpjt+id7KpOUTp2/HfEBu1lqR0NLeX9Hvjf9hAp8dPdrLFImqT/IDb v6Aab3Fc4qvyPwjmnQTXfL2SOxFrn1q8IJvTcqkv/ONnemy3Xux/Sceih4CM556x0xMs42nf1Fuq Ig94uA8w+/x0vw2jH86MN3m09BexnbhtZcphSM6sEgB8c8T0xOqHqHtzGW9Q5IH9LSrkAxVJXjQb XtuudZIeeGvaOYuSp12AZYjNK3Fzx3AR6quwcNNPLoTXMUfQalhEgXgStldgVulNBBID/pawuFsP dE/cYmxQa4Z/57Gup3imobsxZWoA9Q4HHsBnA//PjZc/c/ueXZrSyYX1f9oKuuSBqAQmX0tK4jEZ rV91/g2TOruM5ezX7nrQ/yu1nreJuSneq+yKrZ1L0QaJSW3RylZm8xkscortJN6872xUgMTC51nR DRCtpe6WlyjzZBrxlV9qCfLsTHtZrGC7cxym+JEZdKEschsTYVkpLdabMGU3/4QSKZnt5AVq94J7 zSlORw/2vcozG2N+VFmpyqgRvEpLXiCPchpMXmTyBk5/1E73RRLazzljxte7k1JwpdNZMUit+7CD jyt+J7/owZFikHZsB7sOqTw6uZYc2UbYNxmqxGte6fbQlIj8BBrVCqgiOlEayvJRQOK5C8xM6/fO cwpfm7jkqPIJk41kjYHvRonIOZT+EnnAOkKgIfIKZIPwatjRnpCOV9RCge70VyqpuhSiJaps/mw9 CIXRk45RDIsrzQhhHqaY88TCODjHsxq9gU7C54791MsDu5HzA/sCM4zAF4KgJmXrGysI4dy6GXgW LV6Toig/iJUljdtuIu7dH7eP7d7hJkCp9gAyxayURBJxapDJ6SfSEDsVg+u7T5quzxGUj1RDnyJE 5NzknOmTws3vbnLZQGSULDdAtuUY8F6rz6DBrzUxgjV17u+aSvnwTetlIu68xqN5d9Gq2QOP7qQh 3cnYgL+MQOxaQL1KwLqSRqXE5gwV5jYPt5Ve6QAB3jNH7cTeaq+7vOAVJOhGV/WZTZO4tEr3JHvM yCp526LpYWIBwhyxsIHmt/75Gg8ERNfAbBDyk1RVzf2jlpiOHZRYkk7bH+DcIjPoIJa/0nMe5gVK 6NLyod8/Y8ya0YD8d94yvdHv5RpsbpbPO7/GPUxW5Vv6x8UIxSq+/d1dZjzLb5lcC8QtSwD6Xy4Q szZ3TjLgtyHe6U0pTD5AUYNLNC6zq3lKANFzzAKlQAZwqjlcLCE7bIn6PjmUJQLfS1E08acfgXZm haABJknt0P7gngh5+DLVdDki9qf4HPGqNDqTvM7TWog/nVH5p4ojkJVA0FN+qLWFvnqrVUvnsL9q SKK7uC+QNriEXSrYvjpAbq3RcLKePwGCXwyC6SKaiwnylzPcXFnF4PhPJmiYgADMCC6COkaOUBZs hoCkEWIn1xeLOSzX3xr7V7/FtUybMOl8+xj4ChakJlm65rGyhjFV3mKEt2bSDGMdjOO7JBqPsXUR sGCRTMcBT1PwTO6bCd2hAaLA06rZtptVNXR6XD0H6EnoPJLJgy8an6UWZOhaqQBq2Prv0FhgL8Gi c+gU+LPSKGuLMoTGr8PoA9C10N8NPj71JusmxZeVlV9GNfBhvr5UrdwxazEGBnwZbe0osnugymAN 3q+WZdvIR8E06Ds/9ng06GmJt1elO8WqZe0P6xDRVFECcTLAMtaO5hsiriXc0BXeHFqqAmonosVI rhlEVLR64eyFGsa5R2sNx9QvLgRp/hSPM23aZd+Lxced2RAsK1jg5HLv5iBPXPMqTbHxM8wTzFvP emoHhig9b8ZabC5i16ROi+aU1VVYvYvBwo4Hu3EkzcqXBr5XBvrEzUG4qY7o2Pgn2aAmYR/GifKW SSujqhNKtsDcnksEmuQYswQgE/1ZE88IJn/ps7DsLaRGdbp8FwKLEzeN04B1CovALC1PwrzbXQis 9RhtKAkJfuaiLwRkMDKOny0VBqnGW1PUgR6z2/1zzsMicpXD/wluUpac0IC0C81HOQkPM3rXbEL6 5u4wDf8i3QrJjdqXMs4scrCg/LrNJfd4iC6yJ2HYktexYkiKpEee+9DVHq0gMSroPbDgl2sw904t vj92/zgLijMmQtbIi8CaQLTM1iHpwl/rTrtz4rNn/b2xK7czDjSfe8MVaMJ1jqNIhdlKysH1M3kT kNaVc9PKtmz7Wz92q/1xPzWNFrAp3/7MFnWrTE+v/YONUoZ9Z6oqca9rktLhWxkdN8072s7XWdYO chneJGu8jDWeFZChSsg3qNs8/zEhJ6SzgRJ3Guhvg4L2Vu0XoAqIfzHKJ1hiZcvUTLeo8irC5+Av 1Jk4Pq6gLhU9vwPxYSxWxrpOvRZU6SHWbpvQXy8DEVFnGEelk5btPnelUIF/OJCyw+vzps6UtSKp jravQkCoqaX/nI0nOcLnV+w4ldp26VcDnWPu42ukNepfdT6UQ3PpNi5kSYhIcmdurCPJvbQb0tzH rmDB9ASBldkzRNhuw+HnghKWoL8giFUyYJ2Fwqr9nkbb3DvVf4sgF8rEpwMSKpLwoAcpEweKGZzB N7QXsrREbIKdP0bRus52dqMUJsyOFrA6Mdd+4KkeBYNW6+7bs529iJXoVbvKuv6qToS00qRp4cFY abpAWX9Kp9JgAyjIXi1umgx6mAEV3QWFQ4QsuRVej5YzL7oUjkXv8LzBFi+rvlWxBLLZaAEtrgua y1ZxWSngkZbP0wJrTv5eFB7B7K9d2rtWRCA2/n94S82vk7tKLJdDA3xNbw0V6eRcDQRGJLBidPVe VE7jZJCBkjgyWqANRhgNNeqcRuFWzkUtM+kxvep2O49avlIxXOUmCTtS3FICTiFKSWm5Ezd053QG LaIcQe5MBJQGjtApcntmtDEWou/8qRpPjpj7m0+U9HP2xyPudyu9TfH7QgDqApMegR9RLm4dRkIW ySouCVaE9ib4jGV9GEfKAkeJ/c50v14ObzcZSaiH8avsg0lco8fdsctDYl0YnhQlb6vB0Rc1N0hc QyCreJvDiW521yh88bmiSzwhzg2NsITOqnkjt8iJ/I/xlUnC23mleaQBJn1rkU0VBV6bDxyqfv05 3CjZ/eDgOOG1U9Es08PfpYNj4rU/knqznG8/61aE2BuSvkTIGiVZMzM2j2yjJncpkZhU9bL+CFML O646Laqe9vNmZzIhH9kMFhii0AA30gz9/PCpBEk0lBwbJbzsdTwoK5+ukSLLPhu9knSiINoZOefY +FYd/8N7xbfV34sroY9kvP7fL/pxg/qhfJTlks/GFMLMIksyafVMr156JoF7AFIThsFSkVLI30iT X305dIkdnWXX7bWp508VpNn2d5nLzPKhSGOEgaPcWZx2qS1y84s3ABSvgn/oTr781jaTgSK7SoJx zaTajyvportoBasdfT+RudFFp3aSp3se/Nu96xGcY3c/qR5Fbl0FoNOxpEx+xDpghA9hzqMMI2B+ zFjstVBkZZEEMd3sX8vktgnkgDVi3rIcTaiSa9gXq9qbHf2HjDRPSXV6HBtBckFouNOaoQtlaVTO Q+c9PHnIqyFvn6EdGhivfKQvBNURRNG3AAZoF9VTPnNYtyU6uSpdyJHBWX5Fq3GVDQEJVHLS14Vp +/B0jOwlg4tzHl0iRv4tFzIbq+TV225G8S46Xx1XTON6OqbKPyAt9O30pra4CK4PyW1NqKLrnq7l RtTHK5FJHZJ90kJkzHksFhMNs0mwtg9eP/1AP6IhHBaHIxBSIZfp2m+vOcDLkKiqmnIKM1xLT1bL btrDER2+nEnSrkRE3wfeCQ9VPGDtz1vqMDvLyq8b0YNAg4mkqknKEp5SN4uTcED3wM9aofPAYsfR ya0wew008hX6gLAxH9PerjOI0Za3BQqAHQv341zpRmKs2ZZiAL8pOCB6ywytHz526s4YvBC8WZ5Y cVevxNqfLEgdl08jOgyKnqsZWUCifuglt4XgEous4pGQeMIxpszoj3vc0yVc411uub5cBxykal47 UJSfqCkq05mJjNPlPM4obrdVQVRZcI2rL5R1JusF51ArN40JoUqJhyu3gA9RbI6msy3Ug6C2PgIe zEZ6hUyeezNF8InKgBZxmMlZA9Z1JX6ebteJTlp/Ffcc7iz/5xr+Gm+NEMsV4anbJJC7YQBs6MWl poHkJAPeHJSrdRcTGAYzGdn3gvhkf81GIf5x0kv/rVOn3xffkC0Taa8Rujf5wK1u76kib43lULm1 Hy6IHIr4ALmRUIyc9L4G+fVrFmT8tgyd29dXu6frT9CxB4Fy4/JMGsc/yTTzFG2vDT7i4FEGy/ok WfXPF7F6NHrf6ObeNPGxyfJPJE3krK1R9O3ZzPqkwb60fOLKKzVFznulN7qLBwkBkGIGYzCWyykM iFSudPhyCBIFzs9Tp+g+AwC5iIjyMeJcLBeBGEsI/lbJdb4IzpU1gg+J3ae8cbNg6M0duVp6NVJ0 rFldcaiFfwbQgIlgsRou/Vn/cNwEElmQYjiuk5t93Xv6UlOGAEq2tVgjEjbv4QjQcl7uPR/ckQkx teOIRmQ4lrHN87NGeRtwSeSSXHwej2x1lFmNgGajLh04BX74Jdjb7c/0W6wbAMjEmBFcXdp7u8Yz SJ6SkP2knZ35YkQl9DUFmKkJqMU3dQ8qfuyKWEXmbo+0+psUnUYgLhJd37Za5ZdjiCO4MiW+1YKB oX/MGDoGqr2dW9Wdpxw6DsvBtHTcvFpZHOkJj5nAEh/OA5PhW935Jq/p1sF4rWPlzYC4ihLSx+XC BYhPxmoTBQrO88Pigm50sTTMzgEmAkryDOLgo/o6FHGwrQBbEdBknkasaDIUikiBjMwtmbkRPdGn NP0d+WgmJLIL8YKFs0w3WeUmoAWzarELCHXjt7c8HbKk/BthB3lQrGlPAt6jmgzfdpidpWKr4NqU oqmbBu0iGcfchzbEjnqRlfxPt5xrwXtlrNLT22cySZyGahLv27VxiJ1oeWjkBz6bWWV9pZ20pCk3 LtU17Me5USF4vrMvq6goG8NbbDCFPinEpt9RNPDH3Yu/cVRO1zo7bN3zv10vUWfNl5plgPxjlE3n h+/iValnkFw+/5AlFLCaUkTWda6Vf8epVXCEH8zjNIcnsMld6VSy7RC+Tggc0tgFtiS9uZzVjmlU zVppvCBXbBWg28VJsFGwjkAOR5LzNhl79Pb8tXnxnpqxSEgZTMO5eRrSA3/i15nA53KVxkzO8QI0 RRVQDWPvgy+ua6bL0ip2NO5sm5q/nIe2VhZ/ADJl6qg44OErxlH/DQRZip8+sGtm8ito057puvBI upBVWeJtSdS/udpvo4B0VvBdbgwUmG530Md3FfXXSPoVzha/U+qP7S3MXqOQqC7A8rXR9UPADXsy EG/SCpBOae2XOCmShgMHbs4Nji2Sqyh+dJMW0CNvL7U5F9FqalJREw81Pncm1V13YnQF+BVNjJoj hNF8mX7JBADrrWXX7uaRl9pZV2ISbnklL/Co0XK6cDfc+2Mt5B8zqw1/wvbItIq8MfxfQcTSU+ll BYI84zynmBjyRANP+sb48LYMJGMxjE4lpsSGNww0mALUno0AJvG7m7EF103lldy7FpozFtmLvIF3 KE7eEyOSR3QR79YaNB9Vv7n7VIGUm8ksJ7lz987mPsHVqD4CfD3T5qE6lE97a6et//3oKZFVCewC ZKUnXaAnmFBMURU+yhfVyUG8mat1omxXcX6OkcyjpPUm5OPqyCsS1H7OyphGPvZe5Asx+bglyV0F Gd1feGDjmIlqPThOuaeTp7+SUpR+oEfb2iA3Z4EIa7OpH1ZIGx885DTN7ndagU3Bg6kxusLmLv/f 52PPngSU7cskJ93g+gWOt9e3nTdOD+QvJXLkzmS7f2Aul79SFoBJXsXG+0DSVy3MHFJW/P20hR1r guYLODuTz+oa0gNGuj+NKidJ/o7MEWo3JO6byhbIF1tH4VZDJEBjyHDCz7xU/GU9KOJINytJsZpn 8I4pJpJ/rUKlv9eKy0aApGKXEZ7JenTacipJoKmmdUly0HotTOzz6qsjJ62k0nQo2cAZ4RaKjp+u /vA0103D27KwAhYTlrb2l2wLNJqtkaj1y0GMDa6ztoy+iG+CnZAn9ib3DV18DtxZSWvKSdMmlh5p dEGP9fF2uAvlJ0rQwV2K8SMjJd5L9sx/+lg+ZnEJBJWdW1EeVpbqRNBWQNVVIa2bFVRCOkYOo7Tu /QFj+77deGNverytYROc5IOAhN/C5khgW0eooDcD6hQBWHUQmT6rK3QgkVCNKhvSBDwWWY5eq2iF pUV7TpizSZovrumtXcjA/gRyC31TqAkQeMwVd+nKhTpLImkZ+7dqHt0V0xtb5mT+N6QiwWsFUTi5 dtGf2ccqEHzk1XeN8RqwbJVrFSURhvi/4uYnNKuFNO91QVGyGEd3+hUkIhL7oZyGdg6BIqf4Qb+u HUz7gLn1ojfRaQbrY3/u8OIp0mmW0SwO9wDgNmx6ktXKmBTTZGmzcVErkimKc9SSPZC5/JAgpMir w1lIAsIHBkNeheV6tvIcVjpv7wTjxgbvIWthLEhh51T24kzM1CXIjAt0wgWhYYS1SD8CFb5/XtzC Wb2ZwK3cMZxPWjCduOXQll0SUXckvrcA122TbJmEhIpObhxsvj5BUA13+jyY7Y524NJqNpMQdPSz 7y9mYwhmlNsJOM2EQ2JjHh52FMaNhVqcyeq/r617APZfddwhjKa8kIDoBGjXqnQG11vNKP28sRby CoCc9qf9nOn3yU4RFUBjaG8X22lG1dicN7myvdiKsJpGHuZFuzwI2r8TagxEbpdOIqCo7g09iL1/ qD0QdD3Rfi0tjj01jtNxerFSFtIGLN06sooFOAKeRFn6Gc3gb5s7qNPJ8/GZnn74GwE0ZLRkrQMT GJ1QJ5X58i63lSfHXoJvU4V82gBfUigrbpfJOGKAW92hPkYWb/kztQOAtgYek0140exruuUz4i/n UfQTOAfM2MR6cblfWAvi1PlSk+fZ/Y8ZGzVqqBAE8eUT8FP2gg7WQsMk/LoxgDVZzvntTPgTC25+ wQW4exmIKZ9/CZmoYQhXlclocIP9rU8tNXfQEqrye1KbDjy1WRCupH9ysxZ+OMsoIwlfYO4/divL XMGKGni5kBvm0EO7D+kfEXvIy0Av2hZ1rLBoQBzjI43n7kjBNhjbW41Xs2MBq0jAZ3mReyRKQJU/ NA++thI9gKqTn0FwREsTQhIggPYTk1yCMDQvIyTuknERkEuHfPjDWfWB5IAcrKzjuDb4aQ2StLpD +J8/fTgFZLMa/FG0lpaX55xL+QTmB4BIvKZJRDIrYreoBsg1wMJs8YNJxdWEiGg7Uq9pT2Oz5zxb pnD7FE7ufVLjWXptE1MfYyfY9I/LsoeXj/uDZRId8JtsnA/DiXV/EcUGDxBxiUTtIjYDdcdVrTb/ JiDUtlZYn/aLdxM9zlE/v2dpGIE7pAZmDdLoX8M1aDXya8YStFCwDlnTUMYEILpQUhbfW1WIXMtg 1Hnqw0mm6gqTBbleZL2o547BQ8qK9wan1Ix+yYOg5KR2XqvgjCk/LaB3RWe6s4M1B8P4KvZfQ1+K edJZ0STdA3miKYdCfflrLzZygj2rCMSHPSul0YR/RKfYpxnod0tlL/LNQaGeoJ1286o/kNHzUX1w 6+YIrkO/+fCvZZULHs+xLljeGs9mE8P6tJW+r7sAbax7Glt68oFYOvoXB/fodEO36oOfDDp4cyqJ MdSW1arF+0D8cf2Jueu4SUEzyXUz8zSgr74tWmbCFtI4iIN308/sUyKLBavsbqzDeCE3PuxmP7zA l/AQkCVJFjsNavASPj8LOWNgRtI9T7x1OTA09HmDJhhJ7vnzhN4newamXvjtjsmZP76V8SgNR5Gu dxwx1z3/5Gh8hmtIxFW6tymvp57KKXhALmGZJKinih8QDGvKLAamIYWw8atIsDEuf03xwVxoLImu Ml/WJLBoNKDv5F796jpilG/MIWw8uWo2XuDIO5PTW/cVC6LyL0ZlSWf8q8vJnN1q5nJVJLEqogCu fK0qJTgNCc6MPISm5CKAYmmsI35yLebUTsjgiVrHrrFhdy9cWR2iTykSZYeRjRX4W4D6mlqvXQKm wpMUeGaLeSFZd5zSIjx1iHC8kUgCpOikyCv+XMphN2V4+qlXtktO8lRPd320ZX7LJeB2J4WX7H98 KCZZvInsxfJVxqEG8iRFzTNYbufi+b/K8eQxLohtInpJPgFrJ8CCTa5N0D9M/UuTps5XjP3iFUv3 yMpu0mgyvfHgIyr8VOHDcGGN1rQBwnFXf0LHZNOC2C5wEqQ3UaVJ7tR5kEov8AtbenU3+pST48I5 lyx6c+nEy8IViLzhWKB3BDj7rClPU4KR+QK01qsQdK17ratXEAzh9iBIHwQMl00+Khd2D0OIXkMy p73Vzmi8CMNaGIv/a2BQWyIA6zZ2pky9+l4cQMOfmGeBNZ139lQz93oLZUN3pUFOLXTGKyKIvsWx D32ipqjYAZqHgsOhx/OpoUCcNQU9nWJrBLeRX3gaSLBzu/AMumPfhYLjxO+3eLHptGPbz+FVvrPT 1/qEe1ZsbKUBkz9/C2AsQ018IprhFy51xiGukDxlsaDb9LvwAKmQMX5iYfiWPkQPJg/yvnK2bXvt 7qd9dyFPzJNFs1fdQ8suBxd4Fr30K8zZeuFU8v3b1xqerhAkHAVYiIzOiW5tzI165H1fF+bCGSYP WiI9pDSt7bT763GCIgaJHWTmim6uK5FRQDcEX24hk+0l7UEIedrZ2ltFzrb74SGBbU0LiNyh0Hug g1K8wKBIz7D9OKV8txiyDIXs8MAjrLaVPmhBrun4Jfpgsph3gmPCIeYsVO8cCkMVajp8nwHAjZc/ rBRrnWtZQdoGP0HLvfeZ20opMHpG6IfBJiF1p7VJeMQmNzaGgNjyw/MzV8eBIYFqJHCfbIN3pa5s Tb84FBCGU07TwPX6LdRtmxrzhKScLBaHkCPWlrjEQAFWIlhDPjz5Ybwzf3vwqTQmUOTOsZmPEQ35 Lronb7xS+r2xl+WJd5unPvJ3RerxCIZJ+j+LqEf8AutPzdpwD44ZGNxY9bo/GFTTxyy0iT/jDoN4 W2QeUsJc/VOuW7dbSUjZxPb61v/xYkivA0RS1MASMdoNGTu9c2tL7OYG5HiMh6WHt/bREtPtXvj2 04uqGh6XsDcK+xrO28Jn9gzWtvy86tQRzVyDQdxxhpshrg3UXuPeCUl6bqxWc2sd0mvgFiAMOGK+ p+7upmIp37AfHu+lVdnL9WUESBuIRTzXcraOWT8e8kv2PG3t9m7zNUhMPnDgmilQKjEqCy7yI3OY l173UcHEoEW/nZmolSI32NNnGBkoMIuSC9BaTVAM4xxM+YwrvwH6YXuONVwfedcyWgg5OPdIFETR tUbGKofhOcuGFzYXxgAXsg6DTbcTyKNBMjVxw/jlWzy8mgiHuiQcawAkaSSHpOruVnwBsZGkFohy HVq2mGvd8R1I9YIi0ACixS6OnTcei6wvWo4Zk8kSyiG7iDdOK7fh2LDyg4lh3jkEygABmB2pqGv8 bRWCAkE0ItrUKvtb501Mj+7DD5HXE/3VjGbVzGVRpMH+8LxWw125UxwPQLoAQVWy6eXQ1WA/E1qr RiOs5Lmj/gllursY4PI2FpV73GoTIyeeXKWMT7IEUWJW9E9B0ky5p48qXA7e0zC7uGAPrDkMp3R/ pNRfCMhn2TMadfFbvhfrQ+onoj8RdwIivVX5k/QnFmXxhtN7gO0xv5FcKO5UXnb1ap46mDcHu32g RihBld3hk3LCW9Y1Uo4nCalqmMI/rtIc4JHuIAgsZXNhAaBPcJLMs0Q4hyv0cEeXy/czh4c8sG0j YsQj3iFCQYOZrF6yoKem21e45K/1woheS1PF8VuWtpjFp9zy7BR4T/q5hoqzN4FKjovxdDzP3U8V UpOeLknvH+dh/L94/csIA6OseYWPSrZ/KInJZhEGg3WzX/eMBz3ouXXJVRebsoVdR1chLIaKc5nd lZPIULFwPl+vX30dqhlo0r9wF3YXD7SNLayIbW+Hcc3FsDP76UNGbT6c3veKQD3ri/GSHX8jXwOb l2RpfW0xydfCFi55xM9wVoqxBbD1XHlVJ5nEvgbhBA5Z63R5VtybJPsG8OsZqfuW/YZY1PIJ3Bk9 pyjsEZz3Y2fs4HShUrWllOm1GcEP4ZQIApQHzMsO6mal2ebaJiYgEWJcQWOk7OBgLDyUhESe0dQn xYwn71DQFRRdDR3jlrTd+ID8V8rN/xQmGHNShIdWtfcrkbRNOJ6Rr6Jje/4wUh4RGVVI5DsZoqwi UZ5GqTDJlNd7r+OXMtpHt7rCMhILULfDktP83Pf365jMG+R45NiyELfLxB+fYDOWkZp9A320XYMo eZlWyzMBp8pGl0y3IZWQ4DlllB81DsvG+CF/tbbOkGlYSetcuNn1p6zCmXHwrzdV9nt97XYemWFo fET6Xl7yF/GTNNawcyQhrrAuaKXvx2UKcKJZ3S5PUl35qY2gR6NgyF+RWS9pIq3NIqv8Rx4QdjW7 1lGhHPDGTNwyKGr+MbVQvNsjHHpjCmhMhdx+w4ygVSMM1VOFQixvCdn2cVRTzUeMeGyGxVeqXDbK kh5TCL7giNG4ghbxvY5tpepZfD1WEWL5ejWowVXMB6qACvQVJjZZdA7ZFgs1GJf9ERouMf7iT/nI SlIEYWsUvrhnivzfVGi9wYht9UZTaR/P8VArL9LC4i+qAe6hQwVp2u6V4VjEFdSgZvYkUS4C7en0 7s4LTrgB8RFEI5nC4b9G656e3UEv8518QNVsKGitkgh6DvpR0pstFDmIfObBb7lu5w5qCikU5+SN 1VXz4xQOKpOxoLDWrQWFp1jB0ljtin0y25nBucndZfJs7frdKIy4DiBSF7WJrZlvDcZkOL8k+V1r 9/tXGPMK8/LrSZGe4JuXpunklsig2HzA219AlVkoUL4k3E9/FupwrT7RFTHMqn8RthMmcJXk9UDi OEUf/VyX3hHTJ3VaZQaeCZUWQy2ZVUnEmwZmXEIXD5ppQUzvKPDhcEU7A/CIVxPKlUl9F1H1TfAT Tv4HEjur3x1Sql4Iv+gA5M07GARPCHtCFhnoy/q9YtaxKrl4kgmxaQzQY1pjdiE6ZHBOIrxa5D2m p2kbMhfWZqdv65AfXFTg7irq4UtWQaWQLC7b2wJT0b9ePhtJprKVi/YmE157VuWlyOqAYa/nf4Y6 7WDuBToueZGSFE1x56RnDYndGvMcAd00a++xZQSrdIDhPyUrCdhhTIaNpBuEB5Jj0OIwe17re5LX egtDiJkCtYmG65hNOpMg+2Op3r6uSknei81di/STrCVBvw9R2eYhQyhXF1zWtkpSMLRzxIC/muNe gvD/ysDQfOeyYKmOzGi968Load/0dXUXR0VxU3upJB8QHSMsk8Z4rXreOwYMyODQAErBc8z9oIvh jIP4baOfotc594IAU4cbQaLow0VKFH7ouvj00X3vbz+VOq8HUO42kIRkSyrnkJIGEf7muJo7xvwU FW0sOlG8Qm2GwL7hJJj1vWenCxDCGmk38ZMFHwn39RhrxZpb/ebQdup+1finIeAT658yjRZmGiOO XIet33SzjXV+0bue5doYIgmNM1yDvipkMOUOk+F7J4lBVhqe0e/0Mi8HztsSjLXojUgc3iNybufM yGg82OMvPF3PTHmXPmOALW7N1Znz8f7yGua6wYX8hqC2O7MJ+7v7IebJm9FwfltqKMforwEU5Ij8 ESJw723DjAQezxHhSU5evIfddnhyW++kkokO7PhIt32aCJlNTopG2LcuJTQmimtN9iVwHmgPEist 3T+XodyoijM9xEA5QuFbxtA3YbajE74qk7Rz6S0xxRrZoLtu+xN/+CBUqorQEmhpHnTohTeB280y 3diN8bmV7iIliEkSZRvVaYHhu0ULeO2pG3qNEmMLFSJHZmc4YjfyGjO03L2cr15D0NUgetbn6jkW tb1avZkWLQLVPgmqrJ/yzhfPlCu9wzqHQgehcHtDQ9wGpsPaJKpyd95YCnsfDChRLQoeGyauscm1 UaQrK2ao8O3A/9Rtbbijn5XBEo9ylDO4o6hTEcAhHAoHvwMbrXEG7YvjlQrDIh6MKdBAbY/yLCns hnNGT9e0KgHygEv+q5p0BR4+XAxz6gh8BPFxFPBn7CAFfE3ZQP5fdEZx1DZXf4BDGOPUKjseJinZ EfEPBkidUQ2ItBa0ePsWETJrQLXy2xlKmKZapYNze2A6AbmbfbDDdiv/oPo38kzmSeAJk/hAhz1c lljIY3+HpPwOEUl9mQjbjIVSfjr7GsBG6Io/IUSfkedPNQsT6Se4jV0VAO+OcD5qJpedIPskSnxd xbFdTuM1dtoPRG7XGiO9Rfru9keQBbXowLw5T8riU8+PAIhBOkJOruin5+26oUMUH1I2e73oOr3e hfxghyCYSSmC6S3Isf/0psBsaFz9LUMHCR87pocAeaR04EDkDGqDJXh+MOl8iW/vTQ6ydvXOkFXN rU3MaFEpw9jTfpVfX3wAM5odP7NnokoQQ3kpKccsigPvpYBwHHXuix2BV7SL2vOb+e0vqeogEdnm ptaZ7XrTm64T33e4d7rO1h7AftMriCW9i2eWizx+lAvmkkpvn/6BI3RwWQagufaWkKjI3iqicmLo Xxq4N2CLHOxK71/wxinzaGwZVAjirNprL6OcMc5h9wYCHcnaeJNHfM718RXW9ypgYguScD4Xcsi0 GcoCIMfSOKugbRyY7lYTB5/C/SjAgUQE9bsuep5CGwq39DGsu6U0FvSYSvRK1PGklXeZ+DGWgYHU Ky21etDACKjko1gz2cJMCc6R5/QOqy3iU1wzoYAPmnj80i8aVLamoDKsMlCaegkHaJOnMFQv2/8S h6lt5r6ifbzOxfMfpqRlw1SaKp0XMEmLpv+fYDyZz2yG1sAMs5LPe9MriLG0QwxjZPv/D8k4Ehup m7LJGe2YX/8D56+h0rX2bOFejDDXhxuH0ueRq/W/fJasZkrJgSTfcxCRDweg7WAoMMEx2KkI2EER QpMsSsdW+MapC8aPgI2C8L5lemrQQMz3j7qMdp71jhy5+NWp7UsVpGDBYEy5z14Cxwm+jJmpao+b GekCGz3We4yqJ9NFGTnmDb+ZJKjlPoLMLHNdifT22YA+rVBNRenbQCExfqrZ1MEtA1bA+Fcci3lA gPw2pwJqHfQCSaRkdV9PYXlBlzoCPt9hwxVfgQGsSLy8VE1o0jkMBE9K1J3+4npoc5KpiHQJil8i BVt9d/oFBYccjaRj9h4Z6gjTG6FPFUT4A9BEvPi7U8MQ5zY2irpm7oGg31FF6NLTFkApV7KoVogg QOt06DaSS2YCUr9eevbTTzRCCdHkDB3f7HREZnt4DJahqyBgvF4DmJhlD0Tx0YavJL0qQhEpV+kb KblR/VSUfz6QiosLzTTiks26WNzM7kAND/MnbMD3uVNUcHUArbDJBL1FggxX/tXrIAtIi1z9iVNo 7nhDz6xBIu0wFOmFHSyR6CftpkcTAaMeWoEOdoIFfe0yxcXShZI9281KPF6Jmu0ZCAreRJkU6Erb Ca7yC75DsWAmzBYMLbcJaOt9Mda5qsT0m4dxP6P34TMqZ03ijTR7mVcXmxDPI11KAue5bas+LDDp l0gsC/YNUCJzlLoCqm0dgpH5OO1yNQCgvWDgZSd+lfgXD069znE7tNoRb5iGwv+oC1bxpILwNQlR 1YdCToFRPkCnMT+0ShPFjzutmdoY4dlSFYHe4ZSGP+DmHGURutzYNVZz3nwyg8nexzQKJad6l9Zb rfoic0ERVINOtRIYTiBZo4UPEIEV7nsD6xMyRJRvp5NOKJp/XI9ZtMO7nW1nKjMqb3Z6MSUIMLaP 74YW+Zi5Rcx9pAZAw710tt+GhAJf1nmSYfR1nDT+hjSow/CPDPXlEUfYeD2ka4L7H5rdJqzJ5K28 Czp+q+0MlVyV0yogPNjEMep1EE0Rz6ZXM3UuCMzz8MgAhvbtyhd6wkYYOsI2sW+OSU415B4kly/m QLJ5anyAsXcYJoQc1J1/nT5OhixCiqxrKBvwFmrT85h9J/d6uZzRp7Eah4f/kfOpTWJwWDnKhwaE JdFsbNuwi7mf0A2PTXz5frB5G5xTWwRP55tUHGKPrt5THAFmWz2Ec9We19UW3/R605CwPsgVy0iu h/UQblqiaHaG7TgGS8D7q9i4d6DPT3qnqFw4llMvohlRfv033/wbqj68LBDX/MxexLxJ2fjGriNC ECK7OvOHFOvrkdzyPk2/vgAUeI91SwsFAh5oKGG2g3+lhTr8rKGhqI73wxaYuuiPh3M+PnQlKvgF i3zo5QZUXoaVmvgOkYmNCtJj541+cmEXrHlmc16+nyYMN85p/vdDY0oJjMnum0xpraOgtHyi9sAn BU5avx0Hm3oDlj35487SSwmS4FW2Ix7KiZSg5uZf1EDC3w8mLsFUmgOmZmc7VHbfOFm0lA3GsoXq j02wHh1N/Q0o54UG3p4X5mPXDNOchNNbjrM4pvoDXC1uajT0QA54DF+MJAsgXX+FobzxaA4sipbx St+ZxP8Zu4oALkTgbjPcPQXKDd1zgFUaQvTudYrDUSZydQxBVBFsp6kwJg5JWzErnZp0jWzfdl88 9cwwPxkzeBL0CEwltvXvTEvsZZDd/aDrpW6JSukutwshu/DyfJQCvUEKHbJRNb/9Ywdhp+hEIuY1 5RFNzo8FNZ4aYme6XJl5xFg00AAwZWXOzET4mMcm4SzWc23UgBKdrQAU9KDEbReDHDnJl64B2nxT j3tmJgFIwvuJAm4PVAB9VnlKtLeB0+92GkvDYfYV1R6WHYCTLfhsKuQHT9AiszIxAoMnJlun4BHi AMfB0JwO77l57FLun6DkGcFX5vio4U9mnPo/8eZORsnQ66n6GypsguSGvneq9yWJJhDrZ9thQKxY E1C8sILY/kzYu6cV2jh0oQk76FBbxRbvIyWJq+DsXM9Zbkr8Fiep7a+a2WnkOFmcatA5l+w10Wtz 5/Tq2/K/BFMr/gGPAT0bdLP3QeaRVIG78KVdjgIY22zIHAhJwFez2xc1uuTWcQ1AD4YhsKJdNcGm zV5K9SPHcr4dQT8/7Vgmc6mO49hujtiYr6brrL9H6pG8xd4WUV1BHnmrHXdzlqvCwH6ngI64QGTS mxj/ZFxDZf26KJTsScmxa0TN7Zfqjq0Z2nlG/TSPCZlVQOC8MPZTCcDHsxtFBkbqYksA4K3gaVLt R7Z8Pmqog0egboW4XEzQpDBJ7PtIsZAgWIabqF83xv90uiEAe4JoL5Gyiof6Ic/ZmEf2/vdwT1fP ggdsVmx32YdVJsNb8Kpn8qahUR6LtLk1b+m8oj1KRwZC/TI1ijSMCg13zt6ShJOGvgt5r+GNjI++ paQxsf4AJCUG8BSPR1uVkpX2PncXkx3wydVEt+Z/6V2VlirXxNcraV26uldSnbnfjvV94UwvsQMm HTKNOU2ihmotATJuwMUKzXqatcIIudD9Dx5BO8FSUedJj92jV2NLFI0R3lcPTUHHYDOD2akw8K2K 1Bk3/gP+yE3YjWfTeZ+ya1mRcTkfLFd1UpZoH2Znr6XAcR6I6clIXavw9pAf2UQ9dKBAN5PqTZ52 B7b8Lz9M4xIqKWTCtTB3xfmVWi6hoWj5ow2sgQaoVRBl30uhPv+W/0sUY9V8i9HFQ3vAKS2hcMOO kMU1NUgbBJuOx5wjloCzVduIhRK369tHp0TbstcqSRbnHpYfo9leuWNuwNU1eTo7/q8F51AjipZM x0+DFPhf+oj8qEASp70Y2Ee35S+kTb69Y7QLqygm5yIJtYS9GbRtIfuzEmG4PXw19ekq7cEp5y+j pWXo/jxwv9pXifAvwzuHJBQp8SdgKKFtQnvhs4+9cz/JYxPMPUUbc8xG/xd7Znmv9d3ykBr2hjNV UbZt8dbgGH8K1QHROo298Ov02Fx3IjHMhKCePhf6n0yqCGYtO6d4JZSj+yHeDJDGwvN6L7yjItDW 5hJhg1bb2Fb2gJjqxg1wyWYDtSVdPOe5jhUGONrNVFo2v2ERKVUdALLu4iBooZEN1HZecCo1q3DJ mSSLg+JE7lnFpS47uFfW0BzmAcoDDd8R4Zqk9/ZCpkVblJsKx3FG2CAU+xslsCYksFNyVMH3s3LP E7npwsTCaXy+iXy/sHdTg9wCvEdFR655RopVVUe7UzsBo2XS9FSfLIMpgs3OLMfxRqx+BbDUNAvF GB2xEv5djgBZET/h4nhx5cbUHXyI830Q278uwWd9C+HMYpac82kSvFfvjAlx5SplV04sfLN3bcVf 31ToJbgRyemRoSdZVdJnQPWUmSpqm/QthVUhRWMQEGJXWMvC+j7AWsVHAAP3gAad2bjjuLfckE/n IURg4BjaalaCNRI3AOqzUgiVFTPlB1RRO/s+zW+/IIMNF5p/w+oG/9XYXrgk2ud2+7gEbvvFKNqd NrPvJHqQ8q2cO9aY/8Mlw/AdbnyvRWYB2wd26I64Lk2DPhvs+l8JsjlLwC1oQ57HjdOUST/xWT5a IMG5u3qkFuIGsHcn9Ty4zkKONxTIhRSpFMVGkBRQZw+ddVevtJ2/RwfiISGYXMelQ0Iv0NoCRm0S ux1hnhkGfUHi4A84tumn5HCGHSK10FzoUAgeBIJaqnIwdPPaaYf2UHRHCdAxuqalUfnZ6XlBl64a 7sMenFTuXZPUPz7ORpFLJYobSbviJFNMWmVU4vuq/gSe9mSqzPYcv+ey6ADcysRnYqE7itxzpzfL AXXT0bv6GZwWiEZS9lqKsluHpVHGVF/BU3iXPVAwrJY+8TkeDzuBwfCZ8uP4JQD3ulzLL2d25Huh wrMilUqjyomFdaKd11mUayiNlxKr0KAtkNZ7zp2KQvEusaJCu6ze7iKs8SCkeaMqEaNHVrxlUJGC OZes1PKD9N+9ckWY8M9Z9foJrNwu5uMQ4Adio9LOc0aYi9rLEVdENDsoKlf8RWlHDQVwFM0KLAoC /2oiBrJOozZ2qAmtlO+F9w9/W5HSBOeSNZKIR/nVfAKWeecDxqa61uWjHVZXyFrtNH9Wj19LMCKB CWXYnBEGvn5RWBdUfUB6C7GTikKEHbZl8R3Tiv3iC01bfYCsckL6gq/c79sm6cuKF4fhDLslykhR krdLJDh5zy0iJ7UzKS+fUrdMMzXf3UfTcCnQ44Cw9aGc0n9EFi4nY7rNzAX6blaP2+qHVvPpr5Ts tGcHlXqf/tExpTdlmOabgiBgndLV3E2gv253/OvVIrhmyo+lf97vqI7HNldILlP2SRDwYRDYPyxR EPrpUdQMrKNGpA15DlUbap/zj47wHK4EEfUIP4govFhphuiqUUeg6sviZPKijlRGvbARMemnBo/x PAQ/Q1YMfxsi83c6fhwy7C7Q9K/BnM47AZZ3imkpMb8AUhgVtw7yd+qfobF9DKSKpgGjLHV9qean z+raVB51lLAzKVCSze6pi7JUqLMqDNJ3wmavAnYSQR6BR6rfO0Ndag6X8absFH9evMlW+ZXXRpmD ecE9oUs0RiHwQekIQ/BIZFzxkftJ2gK56odf8ErFFk9R+EZmvBFua9OWUK5rs6XoYFRtdWR3Vkku L7blFOft8WhTgRgwR1+0psEPCAqMQk0QGcYD1R+P+BEa525KMHr1AHkxaY8Xl+4N7TXCpt4wFN+x DcITcOwF5AeJif0EvEnZIpImnHk8Qk6Ipaucr+gwcP9/Z7vQI5Ya8UMco90DdkBFDJFU0bmdIt0E 52kwdoxQxPnwwfFKjw7sPdpzM2lrfi/C2VEV0yaYY+izXOKBlifcxa4cYiW+UF0IbOOUJSI8/dOh M+gV34Grny+JbaqSZRyLcYHQ7iq/plQ0uv/cLJ8UuYevp3NjiZuY9iD1mnlb/FE+mSKv50fuffHn oRPfl/4ZiIK/qNig/LVMOhyrkLXVvcl2g1E8ZbFdSY4l4Z6mMblXF8oDejziyWJh+Uu5G5+X+cWs VNidbTd23CrNFg69tXQKTukyjJq93+r2wcH0C4Gq0nLSJBHGPN6gS5eKLqP6/EGaqErzWg2EX42x Aof0UjCb7aQKJGQUorZtxg1gQp/UScXlsoNeVEWbv9Eq8nCaOtNNbNCWqzchb8RUUO8Qqc9XJZ5W edXXYuuuIkHP7TWn5Msc0jAwfFADvWrG7gRlZ1HHkvLTB+2/RLFoPhfhH0We3Zw+8tHjQY8RwWDp gQkTZIdgvCTNUAYcUsVe6SQOCwmh8p9J3I/ILfbMLP93SLnNPiHyDnj+uJGv+9yfGnZ+SzxX+BWd 4p5Hv/7vAn0yZDlrqhNX+ZsJZ3NDUCe42swQnkloqX6NfF4DMTYjUAnJMeqZmQCKQuvVTKt5vade m0wQgypyhzTCdGA74Um9g720W8SyvP+qdnYoju5gySxxiCFAah8p8gLtxhx0dXrfP2T4/O4NzhhI lJabDdlspUHB7QV9as5hZ6glfoPqNfBcUOBIg+RvkJkUE9oZA9BhS+KDnYOQhJj5ZPgEG4Olp9Ra Ukr1maP5e+mzuu74V16mnAHa+FcdiqeYMqz50MTp6K7JmFsOzlV6Ejcr/C2MwwawHbXDkd6pGkWS BMYwcbHr6fmpGvCTHXeabEP27HsjaKeRPGPOsX26QBXYr/NsFwaBaUGl9wrLw7Zu7buJ27tqaB/h VlZOlhQroOGi0ed71bNtaFmshfJqA4AJdZVWglRhjD7RN2VHSkLI9zF0Ucc9PVjiUEBO1X5EQM5q D4oaBS67Or4GDOmSkITiB/jmR8E5el7O4OL1OgYiwAtlhGbYa3kbKpS7pwBJBiDeIQZ2yhWWDZTS +TpeKjksLLjnI3uoM5sWMlYO9qf1I2UGQ67yNL4u0LUByZ3pX7zccALBKGGbquygxJ8Mn+xnFSgU a6W8a3Vlrj4CbsclZhmLtyYOGRA18UaQEnVDmDHyJLHEhovcCk/LCUbQCMeaZPmwa/bzQ7q0avuI 1u4T1xQFwQW/7tx5KYh2L+qj18Vc5wKG+qlmy5EAL/uY3/P9Db0Tg6FM25I9U8mzhlabfVx5/B9+ rrEEBWcKzYeFnQrgHfF6XL7Nl3i5TXrIu7OPBA112RGhODQ4yJP51rnY2Z9b1XQKDE7hmOjSag6j d2XO85gonZfYBOl8heQQdF3DHgD708g2/W/mhcFiLi0qLdi1XXEr+CElax0vT0w9DQhFbZWuS+M4 +jQrEEGndl9pIyO0445j9JmSI1v6Ezw/hY5OauDC6KozuOHkBc2FfqIKlXzs530qdfQ2i5d+wind UsEfh6vdKRm4u7WMjLi2BMgC83qLnI6zEA0dw5DneAH/dZjKgnsEv+Htw+ZFG887SoFgJM4xAFls C/puCyj7BODRSNUQK35W0dGpkHE7KabtkETa6QFmIUhsvWXneQcbPEUpkoatB0/q5OZYM4RXPJfY pdT3s+ZTTDRdTfRY6VVdQlT7zK2wJeGHhG4Tbm26NxBsMK+WaUzKoWm03OKZuoBMOiCET7WF1dnQ rccBw2HRDZ/gxNxr5KNoLdI6vS86N683HFXkAycJrgCZ7MmzwRWQns5OIqeHMQqo1a9FDM0UcmFf SA7PVUcDkeYQAO8D8wYQOlXdFUdmTm6Tmp5qrWG99usY57UUBZRaZ+nXrk4G2UZNMYry0RRZBaip lG6kE94ZMjgLTiIG6M8+5vtW3Z89Lf8b3ujpjD4AS9VXsA3NanoNxblcb8srZiGg9nZGBlrRhjN3 OYJnKyUZHPzwYlwz782E42Idl03xYte9Gc3IOq8BKyeCzXBdPEpZBTw5ejOwuNETKy0PPshd6tBu GlyhC+lh1HEpArn5/bicuDVZB9ym58AkPDtnut/gKNK71/fOo4ErpzME3nwbkZUysANV74zR/zjI KIWfVpwlC0/0Wv04zJP+b++mW5iqT7qSfiCeDzrCiaTc4JKz8XN5EgrRWNq06Q+y5agLOrGKqMBL 1ijgPg+utahzU7s2Aavh0jbu+ws3j9Oqc3JZ7vbABTPR8TfCG8c3+lYRoz0JKjT2infbougfTtTr J/+pdzmC1jGk+0ILzS1q7puqbade1GdPH0IoSVEr4+6UcFP5LvZ/2f3D1XupsX4fr0y45xiWiIRs FdBFpRSQQrJ4ojqjJ7m0IntQmiDsNSkp8BIFYtLFPRK7IBxozm+uo9jtxg0GumOXnnXEGmRyCqdy 92fDrhhljWIdzsGiwjLl28e4IC7u4Y9xpFjbkHVgT5onE65dfWODFBLdGIu3kKjQQr+lQ9DIzkB6 BC0ixERfEGdjajD4akb5BThScev8YWwNSPFGnnH+qQjRYPEWyBhYskz3w73ugZ/PVTHhoM0MLPlD QgNK1a1IWaqamGiuUMotwJ67wsglKng2nOTwWRjrJykZxImiafyUTTGXBrvhcWSBu673rhQpuMyC suxUIao1poewnqmTbslMBqSTIHLgjJ/koY/NAuJ19WJ3/paRHd6WOicN9kg2Rp+RAblIlJJ8fNHC 2RcvU4QjhTn6noEYWMvjF4JqPmRz5yXXrIPQEVmoE4T9TpN8jQACNvx7yKWY6/hC4nthxGO27vL4 MkPh4GSeztzTIh63b+wTNTTnP56zJS2+VQ+FOF5PmTevqk3Hn6h6lGZ103O+9xS17ClGjIFjtXFW e7GIw9eR48FrUR4f7NCCRj3CKPSSl8yNpp/cf3A86Q0dXEv4IguHqaI3DUh8k7gKUyFsvK2yBQS0 I1Twh5Ok5JGoZfTrB2bFuJnGezjixeAuzySRmqtkJDkt5TW4l+RbCuu4b+BBKI+OztOJDGSG3jel 8mBW1picc9xQjpu1PzPJWsmw+9D7MjKlFzYe4m+GqeY8ofB6OHHuDK+28x/gN6EXGsw5qghE0cgz pkEA6Zmq13s8WivmzGh9+ebOCpcFrgIM0cZshQAqugCh7q7l56a3G9AyT4cu55uiys7aGGqCcjWO AdzGh1URulLnsk0otq9CW+UMBUacftuXy35DBBlQ57Ty/rdQZqKeDTS4ZVp7NLnL/avvosyMkve2 eEwfcen6+NWwOK2O3V7e5FSexniPl8KGqpRwkX51zRCro51Td7Ij6IhCnTEXEZDaZALhwwbYjYiV h7Dc/YZqQfNOW/lQJYUaNleZmkNdIP9WpkXDG30KNBFOWAfAMz7j9zf3Tv16BrNpLPiXi+VkeWRH VXAMzZo+/jX7Q/CVMvHSw0jqaTGYunA/k/CWlgJOQ5pfOAkwjbywyUGtNh2v1ABcjFWLnHB8mu6w ngRUcc2w3CDYiT9JEkPWR8utEtaJWm/DVd6pqRetyno2tqta7+4Jn4MHQa5IzUWks0WBn1ThliwQ hJ+zEItO6EWHEoZjNn2W6rl0Tbn1sEGESTjyaN46Yj03DMd07XmCqdHwDiUGykUO6SXkTzoWJY8Q sh4iFUdOy8zVCtpx1fwnCMpeSt/dnS7dVqtzs3Cz+HC7NpwnWTErblI0EeiePQrui2jVwXKtmv82 +1hPdYKIkDCLBIHjfkcCr0tnIYEGChoOw0PE2zzJSctQMs6NbIrq4I5DSeNpBpVEC4BoT8/BveX/ Eil8I1Va/LPYKu+1oVyq0/g1jOcfbIHqBwjshmlkaDwD8q0+WC/I3IGjC+O3+JvTbGk0RXysAy7j zQYTcQFBEEIuM2nyA1YbRp7CFAidbqk8ubwqzQDiiqicTnecAfDbLXz6h9HcNs6aMiHr6FuGfkh6 c+3PXAQOc4PC43JPciwwk8iC9v/mVNOXyGF4O6PZXsj18htMMlu3bc+z5NMZt+ZIduIDRNbrT4s4 6deOFEpDulCq4sUiwwIOKlK+dUEzyVLE3itBEm83BBAVFIGhbjk0GSsLxm54dhYvJowoH77fjzH3 UMdqzThgtpjQrvdjXVG765VyIPBddny0RMm5KmuP+Gpp6DCx6kzO08zGDF6vy/0tN0D+QEAsVvIa vqkz//pharX7OGMe6pXht2Ro2wRnUMLx0uHpoJRzI7y23yf2C6ghllVxkINlXdTLBK+6aWUikjv4 pl+sIDAviFBr+sjDD+MmrJ+ns/4cMIO5MpMqEi5PnPrkE9mMmyR8H7ZFvAEMQQAnad4mK21hOlNl c7JHR3OYracCGacFT7Qx2ErDqXBc9oCD8gComTbUmp5rm1LMCIL3xZDiosig7HQWrcZpdiZn0leE iIToQjOMazJJCVLOlBH5craw47nyd4SuSN/7UdC0CPXmI+rfwbvpn5Ouo/bNJ9EQ57+Bo2BIHymW 42fjYMwaEUUfcBMQGQejzvMR07c3tGwIDIp10HrxVprzcv/x4FCU7zt4oUl/GX8gTQVYn2Kdvdz0 RhzlLOAmmn8VbBxuhbxkuTTyfCeVWZMlLtmQv7uhadTdWG/UKICNvvQCH9UlMOsRhFmmPneOFjR6 4QfNdahqonrZ5YFbaeYepjRLUsyAVgwcHigfGrnffY5T3wnkOLZEegz0A0yTMkO4UtfG5KH0u1pF XqaMVepSPa6NTmLWBn/B4EZMx1hbXf2NZ94ei5h4XobteusIPKWkyJOYs+XuZumSnQ54/1YlGy3T lBzRBVkEO9XVabejm4O2ziUefyTffa2jDZZlkmpyZELTC9jNS20q1AHY5NsMAI0uAxBRZw1anDkq l0vRwTkNvz4YNLK4CSJXSUONWatgAbYrN1V/nf+2+aNhTfAD2gu+JCDGIIR+9kfrIkSXyENUlKgh Fw3A7r2z6VRZtN+E0kLbBmMrH3KqibLkIG9Whkm1XZUSVW4zkTGtXt4Zr5VYfAM3bb4za6gF9aNz Ozqu9ZSbGLSC8DHtVFCXhUx+nQXO8wKl/RL4+6XxsOMRoiCcXPGnvuaHkUIbAfVYTVFZKJdBDkDO o+v/12yNg9jLi3X4mf5aMN2Mf1ashI1/zZr3nOxT1+aEzmSGm7gKFIdLO9V9C81oHK4xfZ/jbcPl nhxAkA/3y/oETC8gW5Rlrf8M4ekf8q0aVFJumPe6dxc8UjgJkUrceeOT3V+FNpC0wOR3+jaDo0XH h05nvbMBnKbvVYQtiT3lHU9u1pjTT/BNN6WrR2dl1Rg4Zo3ptNjrTzuvhTha+qOzkZGGrEcfEg8L 0/NFf/L3TydPLQXIBYoK4VpCjjuAywmk5fjkbXMb9uA395/GIr/P6Ve2aOFU2ByhMYnDfiH1TtQY wq0HSrv84XrEFZjXXfcrJ1LywPvCxSQeL2YCa4OAg6Wdp0Xb5sFmGdCsCTUD7DLBukEyUdLnA2Ib js/DKj/SW0tsECKr6en0MesBwcUxzy/E7I7iUFoQZIcU+N3qrAjB4VItCLivIn054+TaiMhSLSDE ZaWevsSPI5+7Gr0zDXXFA/NfuZS0yii50svwZ/7T2NbqjGG6MEDcsciDqkjFpII8Ih89DTP7j0oS QK2c2e5aer2usytb+vPYTUb0XB1/ldxs5Y/fE85TFhugWNJbrkjeBi5QL3vu295Wx5UAOfoNTS8Q YhYC91vU8SC6HduG5yxEG2mHWWcSHk/6ujy+9pqtBFgAb97nOhiZniBkzNoJACPS1YFV1mJliuUm 3wzNOIh7LqJaIVtDdMylNX7GuKabB5vf3YwBAMYSTGcvE0P/noMCV8+Hhy2pIg2SPkuse63fHJeH uH5PasUUgT5xMM/XmPTUom+Z+O2buDPzWeZ6mPLuUGLFHbSIacsW/h5LuLTelzHWDVXClQBl3d25 bqhDC7zjzTrhVA22tsUUQKnYBISV2ltv4hSkgicGyzsoi8lE/06k4Hn5kH3j5i3XsyGwiLJGQuXf UBYnLEyrzIm1PrWOxEie6Q0TbqXVBCgYWOH/IuwrsZTTappGuLYONwes/khE/hXXXN0i5GNTO6bX NJ1iBKIx9WOXX7M4xWC5S23EuFLctJEdhZI/VOoseiFY66UzafdkNnJg1sGXXqTc7tPFahtBRy+F ZFhbW/YP/dTblyNQDol7oKRC51Si69+/HyyDmMXPlhDC1O+lN0Z8GW6md0uaC1r4dHu/tq6iAqIF Klma9CijMUfloazq5/kAI/H0tAFfBQ/M4Qqvqxbwo/rOmZO2TnVHXAm3judWrGXrOCeQZCoB51Vg h1azkfhS1/NWXJgH9Zv7W0YUMMJ0IohSnXtk3AtHQjnjN+ncj+idaB95YmyUaznu18GQeSaWKsqQ Rf3L0VXcQobVRBuFWOSTvRP4svj39y5DjmQ14fTEJHg3s3QnI3BF8/1ndgW+/5Ce3PW9B65jL2yR rzYNnbrzLHoCFL/SyW7s0i4VmRbEuE7ir+ryXjbAN44QKSzZknzrNg5mUAW/rCEGkihqj4/XHol8 reQgVJ8rEAL9HFu7sV8H9gWfvpf4PTFbmWRan4sCvTFoMk9jW5uhuNm88Ig7/WgLpVEuOPYK9T53 maH39xJURYYbftw0TvpK5BTZyDyHp3KXfoTI2MEh+yaO+/2PQadxef0sv4jVAjUU3Lm7Q/8N3H7i v9efKBGTT8wg/zqjV/nwsUKRUIoPVHj4+mZfWORjrcGG1WYYX/oBneT8xzKP5SNrL4V1LRY696Fx 45LnYiIj9FxmKu+1eOP9tVzaruTgGVJTATvwFNvnr0zQs1Io2uiD+zzq8o38wb5bCgrgSG1Eahlf xBpMBhWtI38e+TM86Lqd29P7A0uc/aKuM/GawFvwtKnXAlRqsqF9HZANFZO8mu6F0iyPAuxIfeGj kuWp1XvHCeAFxi8H+q9e8YQmsNRl8BvVPhPaPQCwZMtZS7mK/y3G0bmaTqOvGofXdI1LvrSI8KWc BypWa0IeoddHA18ymxzYZsEaL41sQWKC3iNZe0Q4xZnQGJ9L8wYl3aG5D3q6vJ5MwuAofOErGpuN e/p3zNjEUCntuZrMalM3I6sf3uOPmvPSkbo0TJi3oBpN2OlHY546Gmk/N0CoeHl5FJeCRapIf3Ig Tmr+VuTu/vFbQ5B3LXGg5Tz9oRQvaAsHABSuxuO/XVCaVOsGwz+FYHZuI5Web9jg0fojlkzJ/0Qy Q81kpe/dXsX0yfZp5sdVvaOLG8XKPp8yK6VoO+TAd61Xf0FFNSqaDHzJe1JX26tzxd7fsRlfXm/w SiOcKavTZNbUlSWUiXkzlpp9uEVQ4ekeZ+r2quYDn9+9Faejnofg4VeJge7kARoATHgWFF/y8EB/ As8Y/bbqZsp4+yByf6KiScn1v6HcWI0l63S1s2k5pzqmDMufrq19eohOO8aKa8h1ou1he7RBxEbs bKqVCO5wZ5lmWrbgyfEdHdE7IwHXQVUGMzZwaMNd3xLl5d4dvsBzeehfkP4qQg8zFCGCoU8cI5f8 XcpAJEUnmr02XstVJ+fzvMSDviUuYIACh5z6ZYEIux+yn1CgOZOLm4OZJ3RnTOdJAGaovl1bhVh7 JcjR5wYrGHAYyK3tMuCRiG8QJetq8KEmfTchB0Wj4vxroUI41bLA8l7izZsJlsOx6E7CIWWArRMB mUgrdLwxdB0zjct1T0SKmkHN+Goo+smKc70Gscofb1CdWSfGMxP7Lch+AJdS9Q8nGS13WaGGQmMO UlmGOTy+seI6L17TBCYpW62YD2/1dGwynWVljVOheGH+VDV/64HaVgjpuqaNlQghTSqB1dPDfBFr DAQBMb6eloz3VA34DKAg0qo5rUTzTxUsVF536i3MAGMgW+PktcqT5Tu3o1wsWXI0MjWCjn1uahvQ +Gz70PMxlK/EarW63hCgN6trAomyNQrvF5vcKjVD84Xffv+KLM+2kKVzQeW1pgxVbVVrAsjfpqrc 1+uZVE8kbjXolARnvpYLuMr0RRz2Frb7/MaNwKQ9Ye4sWVMmZzq9Ko+qktHWje2LP3SCuTDvG4LV oJ/4Y+tmMaSjeyj/PABv7YSQwQrgI+CHktRB2aHm9h3MEJOY5S5jTw6BE6I/M09iw3qmvDsgOlaQ hBd/R5KftTyXiaX2mryVu/qc00II42v4Te0mQqKGglxF9lAcpZyLecXgBqsUP86nkwjtd0LuIIPO bbWn6rpTHVdjgxIL31i5EvAbhY3Mqs8tgwjGa/IAkGkEbDxM6xEpcJywFXQtiBz3ETCkl3IwB377 F6Si/dCL+rSis3fH3w8YBaIvXWMPoAjU34OOaoe0mcwcU4dlKOKWPbFAnxy/iKOBxJMaAvafbiEu SV5heql6HWogrBSBK/2qJhP3eqUsRgcdIA0tj2zJkRjarK9bZGtaWS0Cn6V6gyfJ61k2Pgc/zRei uAWejgOOaKznhbKYu47dqXr3sMqxHi+nywI5H/sWi8+DnUxsgg7HuwbghjaqY5uOKD760hs0QSp7 T2fqkes5Z0dPLOBxxWctdgOCdpj7uNeJG+OxyaBptR+7oP/+/ravjlf5speSUPfuRaMI9cxwsBvh oF0yKXkK9IAVa5SN4I0BXA9ziwO/zGND9CAo4ICsIhoU+/5VFTQlyoMJDuVr9tAwz0+XvaBt7NU/ /Cq8+wEzyZEpdiPdLSCmluSd1MOVuHHJSdpGgLigrczSaxdptOarKeC921ZtB0UUVLB/YCT9F7bW x7u6fBKacd7+6wHXAreNubFmQ1N7DbnHBWY9BXQGJn+oS90vfQcSsIWdX6PxhnABO0PMZr+R01hM FfzUfkIlPvEgO0Tvn1l5V3TTVFkqKw/a6+oYnxCuicrfoF0odS+04vgs9UqyUC27zel9JINt8RII 73GcYmnmYD9hkc9Qkbie5X4AZ1H9D6UhhVRy/zXGSUBs80PiDpdvapLyoHUQTGAN9A0CTCnE7xCB Za4DnCFttihE97PLBvknt8Ui/UEwgczgHk9wywFCAl+pOqI7v/gOfq8No770YQs6Q1c2vkuZK0Vj VH3MluFzJrGxgdJLCS9nngPhrjTUA1kYU2eTNaUE/LoHlGLJYq37ZLg8mNb7AKU3lnmQuehM8NhE tr3Rcl+uRI+kJjptfNStQc66eRx3O0p2xAGzRcRYKeVdtp9imFfGOYBO+6v3fj3GI+NvVYNhyVZK myg1v4kUAqZYwqzB0rGw9CChgHw4wzajhl/wTfUrW40Vo3X1h+2fXf9/Yjb4eRfLRO8R2JC2zAEe 8FRk79sV5byomU+0KH12mNNknSKXlpz4xjrlg9pTVBqgEAnzZK9HM+R14V4wKoD/LA1f1MBD5dI5 KTv2xFHoxzV+Jsps1RTCgWwq4odIL3sNjB/7vl5EeKKqjscbihZUHxJvPBN4xuaky1+yo+iujdZI ddjusSUoID7uN+NCZneqlmV5+E+HiJqLi9ANm44xcX4tgMPUUQFjHiDT5NrLIxpkl2gscreSJuct 5VIXbJ/kOb8DGNwf6WwAKgVu3jWbC+kPQUB1kTaKtd6Xi4TAtNe4iLmf460+BPxMBWH0Xt1Myh5w wTeaUcS57fhcJxmB/DQIctpZ5d/ChDfsgyCOeN2aarshKLjhIVpjMCUSoNBf9N7A2cudOAJyKsSb u+Q13Hv9hvSVfbVE693niXIWhHEgvyMaPkB4eBuNTWJ2vu3jBI49iadcju9o5SCG9KJb87Qvh7LW Xt37b64HDM83zkWCZ3eB7IKx0sCKKp0E8X1kM9QLDoiaA4xXTHYCt2EDVWQ19WtiOkdKUoYiJB+C YBlBN1vHcYu574dKpca9JIbGDqP5Ra/h8YJdf8zjXeF2v54zXMmwDqklJavO6Kt4FqfQiTNYPCCB vPf4FWaOvd97zmaE9kdv0IUKKTD5RWDHadS++hf8JGKSJ5fmKVA8U1oz+dPjnmbEQskUKKdklCsf tzVc21n/VWkaPhgfjzZoG2GCV8xUiMgSwotrhLIrls7u7Ce9g0rtXS7iDhAdodJZhtKzxAIRi4ou dxfrTMeUTD5QokDPEBHCKgIe91maubih9VSnZXIpKtrGDtZPASVKMh6e4WYAHxph+ud5+0TmzKjS YKTp4WT69zIKeqX2lCVwMz0KVkTsO564Lj0+HGIZx8rjnoESkHrOb6MDXT3WdKObHUlwX66O1Oml XWPeADgE1PUZw/1zUucY6jKXa0Tgy6FHf39j/jIOq0ezZKjsV12tXECEO88I4YiMoFhRwQi/sGBF 57zSuMosj+3bq44A57IybCF/s8Xps73mycQfczeoTozADzXFKUqjWEKuB96u6Ik7YNf170adx5Eh egjZ26icnxJu8MMY6S17pq/JRyRORX94dedKlLQBzeFkRUgUU2MvHnA3qxvuYyiRXr5kM0ok8tHC GxNoPzCFdVBX1m5n/pJ7XTIMmMBzkBX31LDZnWccfYBVbRBWkqUlGptmzgSeHLQsbsEcXemlp/6J u+F+6jRwpG7W0z9WBg+hk0+Qc4sxANq73SYssQrSedpThfdCQTa8grCl26vQ25kpd1Ud9D3wCdqF VTZb7GJz3e4ko82nnnFYmkKEBM/PH3R18eZln5trL++Oh629mqGKagHSFmrfASQgOUvbBnlzSm6k s2S2OQnF9zs8aAMbijk6oyAG2KS1JdMUTkA59xYK86oLdaTNv9je74WjbirrNhk+M6yZE3bkvk3J 55EDJNTWc9GZzHbPdzAf57Abjs8/N/1YI3aj76FSMXLOg5n2JThig33iH1vRq8Zqq7mN0v0M/Ovk iSlIqnFNIo8pgnQxIKHLQNocZcB4rSU9448Ug+wPlr66D0KpH1Qax3+zYxOqVgXwaUkriuBcXWlu 9kvwnKN3a69jZaiBr29rWL/0fXf7OIMse6n4a0cUaxCYijPtmTSLz7ndulQAR4e89CDkgj/+Tdtf R/R/ebUfWMfBB7dhZmFUFnRSIz48aJkr7UAJPeO0y2RhN0a/0OuQqr0VS/cN/CmabvhF+VxWH1l/ Y/KKOqMsXbadMIOJOEnW4QbSml7UoyyAlF6f4lIxoitYZK+eHd2DIgnjYQUYVwQ8YClxieAp8DH5 R3oLa7Ph4bs1j4veK3/ZP9yjyZzH+aSScPgESVG1s+08Zu9YqLIjGmKAdTgt7KoEG6+I/8NuRd+b 29Fn3T9OL/TFgW0qwVfiJ4qlX/iHpmF8ZIEKveEs1Iy2U99OKzehm+m4zv9hhuYJcVva2iNxAoHb cusNZFjPhxy0e0k9SQRLh+EpzF+IFzEc2x7o295QVQNswZg9hA5Wi5zuSV71pUVgGinKE58ocA7x j7KZUdQuXyiDcK+dkxRUL9/i5bjMo8XuAnlcuXhLGHcbyJ+TW4SA5Sez/mV0B0ZdhhOrJQBc5R46 5fK1eyVrgiFhh9NA/zyjIACjQMC9olXA9zlKR3DJ/V4JY9/NzE4mUCwyeOkZHqveX0kk8js5+ARg ykev9jO7x9pkwSSxofe+TePTvbVa7AnWB5D/657EnnRdAygIQ1wQMOycFXUiSorsGFrwHTLkZGPY A077I/5o+5eby4hQKUo8u4jiQTYejEFdGL/VuPLERX4jIvD2TxhiYguSotofU7aHfXNn6IsPHUz/ AoqJTH8nS6/wWfWFzymu6uEhTHU3Jxf5VwdV9PScQ1doEnIs455Pcew5OTTLkBysA7OPglnXPTkH qb0TeVpny8r75lGt/0MfmFgq7uyck94WV5oaEJLp+KbR4hVlMFwJRM4eQ4HpIHfXETTYrKfuKHKA T6GGUjEJ0GDZdBz5dZY99fWoBBqU2bU7khdrIN/wdMkjIeR6aZn+Gfq8irySDnxVfnGFKcK/0VQ3 qpnCvAKUFqNSHBtpV2ndQn/Kyw5MTOEPv6EpuRKoPrjlh4D2Qokr1s8IRsapwQcS4682rlQeJ5tv drgsj3fBYQHHNAhsrfFA2p3NjMHhBA5O8QfbvEQu1uNRztwYOkJtjOGoWamDcd+n4r6LpT0MVImT j5ScYsJk9ivCZWA6rwxSM8rEG88m1LgINPztrz57wW5FWg68A3eksPdsufvKj0R6htEzL2zaNZNL wObPzjr/Wvgh4Ux2tYydsRd2HZ4+BPTjMJ75VUt/OsXLc/KMmtuENWtDUuWtjUamftAWNEKhmbTq q/XdklRKDmO41BXSmkY/P382bNeR9QxZIvDoL+PKiN5qC08PTL0VLpOgKx8pBiBTLK2hCFIV1nHg xnHzzFuSBDI5h7VCJ7BvpzFkvaBpvW6CO7RsqMDpdFbZlm5+CNxmHQnaUj1aS+ehyfRW/V2MUaBV oEc0jNZ2r2yEjhNqOVHfUB18XXsUgmwiwbHQ+ZjX2cobLo8eZEca0GqsAj4+RCw4Jb4zAUuxN9P4 QhdnpJOeEG8dTyJ89K9ISe3wVPdLvd4m1p2XVzyikw7tFzBpQYMFsJe1QIbcwalGdutCfewxJJUs wKxGYTNvGBAdwh3+psHWYOQxwSy0w0sImzEH9WvEXPbMxMbCYeHx4J+ADNoYWCMj+5ekNC2H1Uy9 0sMZW6f9vdIdcj4gnGRjI9yKyaNVt/Jvdojf6YBaj1IGsE5O2WrZ+JXN1J9ALx6JQcr1EmN8PUSn Ur5ofCr3mLit/uoVDWRntjxAh+iMyxvfQORUaNPjVFp4F/sLeAKIwaGvs39OVNUy1+RXSGZ4QjK+ oYAfcDvOIvynArvKdLRVm1mq/pWGXruPgFx2mQ9+cIDMV3dCOtKZ5ya8dWCHUgl0AcBORyLnibiV gWqVOpoTstbxlzyxL1AmVgjBF3ACNQclC4tnNpeMyLRbegSt9H/8mZwiDCMmf0K6p2sR/JzDIlh8 vkuvXRrd1eD6iSpzqpDHs4HroPqh4AcA7z0VxIHfbhXT5fqmWjmwM8+3tnQHtg6onZ+J1cNHGj6n PR7ns4rVqaEBsA0fqmTe0VKw70nOJj2hUi61vYdcq57xyAGOozXS7+GAhZwJIURdExBPOA9JjBrT zkIxnn+srPEph8FUdznwTnvDflpzMoz2QouXRdww/6peykywxS0jNVZ0IZ4nretP+mVPY9K9kTrQ wGCXOt5Hsmkj8btY8G6ojwvAw29mGmsWn9eIxeKhmN4z046N7S9YqfHeLr/ysrHXWvcujIcpYYCL q4l3AqyO4dYwbN+w8Ws8wD4cEsZRsJCTAu20DKSwIZsZF7NS4o6H//iaMVY7SWKcAdTL7Ddye/SZ S6roUHxip5yV90Y5gr65uhLMQfmPTZNXZUrMBZ3kGS62WWpi3ZMtUswg0PGwei58sDHdTpehHkca dULFbp4a+szQlun1iiy08S0vGtHkmFhSKX/88bOUd6+AP9zPlrJZ9mtTqCI/SDUbaM+DiIQ/6WnP OIcenPrADynD6v7JKxcKMmBLleC9p+DbgGyyXbu+ZRiXjor2nBcdDtaHQXLlMqwoIn8wdvyvayul czhe3rFgIAKmYeWWmEUQQ+kTRs2pAGmphUMG/78NaMA7zS9xDX6LwsaZ8hJtbHHxtZUe1YdhyQwy 4Ygc0flWSoehO1iTFidYa2ukxypzGPvK1k4TXeo9792invAKHTbEhuy5TJYHsl4rC5JZG/JRe9/D FJbIowMYeN7ztLtAZc/gpxEhlCvRnTgc7JkUrSzf14bw0JcP1iVwT9/YM8QJgBrDbSsPOHx+c6zO fqoKYXKt1mTF6b55l89Q7MyLkDTv3+B7c7a3R9MtsrqOQVmJopWqz2jAjYMbGnuy6EW0p07OUT5l TjZTYD/BTe9D+QyEh/iwA7QsvMxVBLC+AKumpt+FjPntRskLfwNGN3c8Xei4BgjQxPQ7QL++DW/2 9hIHOWKKxpkNn+xvEpopv4iZyiH+tY+QIbIZhzjR/eliNJcm+HC5X6M5NNCMEZAJYR3DIxmbFAYp 3zPUVahadl42uGdR/YZvKCIDprMNH6A9pybMERNbP1QgmYBP+wmRHruf5vFIsHtFFcLM1UC4yxPV 8VcyCnxi971VcxNWACOvsrlZzJ4WutWYED7POkYXmNdq6LOpPQHE4xK/yJkiWPved8Npp77z7nhX Hbtd5w6NKSzdCABA559fQJxPw3KXvdKmQPj0M0bgIE4QsJnSGrboq2Tm8sXf+B19bL3cMyXsrO9E oD0tdAaFalOEtOSbOjoZVPplU/hCFxJCv+HryXblOjo2zbuCu9aJrLHaJuW4es3YmO6Cfn4ZQxoy u+xWaKDw0D57ZZ5tOXbcgPs9UB9FM+I0d15L6d6TixGqIdjS8wXE81uLAIun95ZwZ31IJJt6f4Js oIoTodUs5zu1msWk0c/cn7LZFzuY1VnuH8wvkC50Kp1MORvSI0+FjVsi6fPK8IU8PqRcfFg76WEK FMO/48elb2E4TmBNKMsRqG2WISbR7Y35dywRe2nqwExOfcBeIG00NcKLkUPl+4/2S+O2Z0iF7oZm /MeEhURmKQBc1nSvx0NKawihDxCqG626P3sCnHNCAO9ckdcLtVr+2TdverinyxCvudMQhwMyxlKb 3r0b5vjHpw5e12mAeuDm+NPIDbEG/T1sBlf5fPNDO+fSyJp4Y9Pl39K0XaO14GqXxMRJ/LofyBsi HhyuCNNGsf8vN0VB0e3MP+bzbNiGgfK2FhqvvvmgbBFq96/1I9nHpX8k+rTCe+kE1G/LAkL6o5h1 6JWH/JoEA5iomI1BQacSL+mWPTg3B1vniCUGr97u7+ua7H09v7+6u7RvwMBJxErt0qTZzXiCdKzb 5EGIw433RtHoBLQLx57qwfVt6dG+zqjjETdpIUxZ9QPeklGYlPL0ib1IErxRSKDSglbqfBp23vDw Q9xyu3BO7Zkf22/lNWDUjv63QVsx1UHU5yT1JSc0a1ue+DUji9ccFS2Tv+7GJ5kf3608pdgQ/yog ds6ntbTuXTpZjbmhube48A7CYzXVQtlmvKSfmG24XRpgZ7X1ekqSKR4qgh7673/L7t1+p7JMV+8p xlILLUguFtQVsxrfZoLLK0mYla9SZnc26qAkgY6HKSB2dBnHqmE8v0Ep2RZFOo69IOyd/razU/7a RKxdxNMibllseoeVojQ0EsS1mvpppaQoW7kB66idOKDqhPkO4nJIutLPOejptVZQGwzjES3NCrON wtqpw2Wm2a05y0avffEfJcK2EugwMD+uWWnrQPwQgfTjGv1mRFwOMkgpzB4QxTYyG6lDfP+tAEW3 mA2ry3EUXo/XtrSdw6Sne4s38hpPz1/NKKF8CeIOoE8vjnPDHRuNxUxBGYz37E5NTvQxyCqsBJYV 92u2fzS8xm6whfLj4abrIQDbCwl5Oa8tQJzD1qvdzzHJ69S563YFj/cu0vNNTqiRyhmW1MsV7qZp uid/6igk0dpRQNHKXX9ugqR2o5MPdBl3dGnLteDuDdtvH7ZAKHsvrJA0JMv0cHolq+YH7mMkmGPP GTvjRwqKpBTKX3Dl61KmBG+H80ze4Hr7LuQdM0NRR2m3Pqq8afYL+J0jTShcYZ1SZYIPFRxpTpt1 BfUe+32PSVDi+ry62oXB/DUEVtyeT1YiFc+WeEu2u8v9WX3cCmUf8WUtHZb6REh8Bl8s1AV2Jwn1 YeuLsbhm/MEmE5CL7RTgQpq9Jwt/BsgriZsVYa9CascWU+6DqnX8BYlsjFrwb8DjgjvAChLhJ0xJ 4IRCYQZbATIkFqjuLHGVwQCdsWWc+NV4o6pqBFjh4No87Xa9qxuZPvmQkNNPWVFT7e04nR8S3WA9 2VXFaTYf5R/Y7dbcSLE4DkqdVWNH5ok9yOtf731YZ5AOpqdsS4K62sepz18D46GohzvDJfV1R5mP l7dHlcUxm+8zJ7eppa9vvqzPigcTX0cbTru5Xs8zm28tnZDmWhNvny7E7MgGTHuZIHpnFqqxEN1a 45gVRLkL3fcc1HaXRbpeUpZnsDIawELjEQpfxlVsQQiOBKqYmaU10K/wND8AvdIJMkVjrJne4l7j aFTVHcsVO03j2/jTBsCs5bRmKRLpAk/hrLQmfS4RznbwNaI01kdkBjQoT+aVfU+aqAxa+hXVscTV mBJSRBmV4GYvXSx1JttOP+6EYDaQ9Tkit7+ymJumt0Ee2Rqsu2/0yQ3eBOr3+cBrYZfwtKLkf7uC NMl/caPSsBW5mKVabSnqoaDdVlF8cLxO2KC3VoLN8/eQS1iH4sJML9MZS3rV+TIftvT++yC9+Of6 S588ELA9UoVME0ozK+I07HREOIpjrR8OqEWUsP2cZv+fLQ9IXYnG8Fl6uGPVLS3rSvpchWidG597 aQ2GNaMhEy3Hwz+6MDN/jYkkLReJQkOPVAXvoKsLKG/z/tPYak3qQo8yIoykpzt70M2a7lVshV15 qkOEferTLe8mQOEa6YHtsDNcP/U1glr2RTLOF4Mv/RNX+KWLok7KVT5eLjG/wRJHGVTtJAnnHJCY RttQtYtnAgYrXq613BalTnxRuK7OX7TljoW0MYDSlBc1casHts13eQpqGV8bU8jsxbFFS5gVaZry siF/7zIC9EMQsaWRGld1dQp70yTg1bTE2UoT8ZHjLHYV4f6BGjkmQSpObx71fEgPqcYVG25NlV30 CMX4VuZYAbQHwGEqX/VU7zPMPO99ueWkPT5xAi4bJNAgQHM12AP3OmhZ/IzCLHZUJ+3rqdcIFL/x RUoyyJnBxD0syp9e/EAx8MEUEYtiiCwNjWISI/3bAv8itsPaQbyPwQFscp2QMEJXpxeF/dVZrmjv kJJZdzvkkFYBnkyH9xWL1zfcTrTBtnz3x5RmBO4wlZPXkiFFQzNPqPAWqjQbD6z40kLnUgFKkSKj BkH5YmpXqbOQH6I2w3HNgvXuCSZoHByoQlWsXAX+E0Ul45sd+/YMdXASfEy7C5mbBehkl9TszU4v xIUeck9kVqYm+GduPVh2NkIpH0OGOKDQ7RdG9usho2T+YJiwtSLf1O9sDQPJi2uUi1rSpSfPhswx /Es81WujQdOP+szH7NdDZfojVK81tFpPn8Qo3XSnV78VqaOFFHySwZnVmbOaKcmiN5erR7E9+EYD MeiMcEJDp+t2NidAFMwTwwN/KjKkNGmHhnlw12Qx+DkQx/y9eP6lHsgjEM7r70KcEZRNWmQ0PbBF arAbgZMR9g6RqlbdTibtQKFegiXhinT0iTiZ/J26NvPfsoF5LtpZShXskSwoLfKszJSl734fWsnO mEGVPd1rbbJAFvftx2SM5gxiyN/2BSPu6bJvWr0FJAym8rZ3ffmIo3BWOcWX+N6XSklmAM3+Mu+v J3zAHzf9cO0r1Ze+eGM/YXBRjmnbjb2oAI/76869zd3j7UNW8TutbmIjiz1nr5rpQcP5JWJJ1MWV aB3MGnz2dF/IjKmszXoev/5Qtz5RL4dtqK+A6C/Oyiet0XIHMtxcFzbfqPPoAUPurUm+1B+bDx0f q90sPowsioD+KV218YWWRorRCOe5hmtwUzYglCIaTYxqUoMK5CGJavDU8YM2ydl7sOLfGIq6duJF XewJ1KZLeAUYrM8sHG7O8zuvCTC5spYtcAe+Qz6L0b0cOqIrYrdWYUuJj99OLGmIbXS2oYU1A44T tmrGQsGKgkzjm4zXPqdik9CmMbzHOyH/aE1HjEubsNRz5NmktzBd9tCK149GfjTV7aETQzFlwK4g p87vug7xVSVNHD1RRAfITjhB0tG0DW/UblUw/RFqNzYFUIY8Pq7iJNCohAQHw3nsAgTGdw03NENc NBF7oj9MTVkGRfGG3C+TpVkNj1ROkwD62MASEDHuJ27Y2gM9a3q5kV0y3UPC7UN5/Km70yLRe0hR o867LNI86XHpAuGmnuFpq56992/F9PNON4Ek2Hj5Zb7uyBcu7JdEhN28j6AsqMADn5rXmIptvvs/ eAJK4y61a37d6QyTP39nVLE8HzI+RqKIeylyPEQiRH00g2Rdaxx9DAvRtx7xwnjllZbXPqUDvxuL 2RVJVugbdY2IPy5Iv8gMMcSdLFnggHE1qLffjGsxhYBn4ZTUyDluK+1maUEa9aUvUD/veGJcNpRB mHv4kybibft0A5NpHyXJQ227wtUq2liK4PizNOFyTcswOXvV+MlQTxvMm7TzOY0zOn1owNVTcv+j qfZNW6U8X2VcadJdYlhiHlWCeXB/CQe0Wk4NAtIWK2W+434K4gxs22QJ27LMHunMutIBvxOKdeUU tXOxeZhlsuyWvGC2OOCFnqcWfhHh1pk6pwH35hJ34JNNN16gPKDGyoEGhdX3FmW634XYO5ouGSUL zKGqpoTU1y+Quu5HBIpSNRchRx4ii8RhvrN6RYSxQTy8bb/NPQM1DxgCAqmtM6qiAy6N2JSfOfmz zu8mwQGa0WZ6SoM/lR1EF+BG5OoqwfiBw+1UJBfp9k8BfbG83bmjTCsjkrID/ITA9FYAAZ4W+kY7 9Hx98BQkc9LSnP3clT0odxn+ZnNeOObs/ETXZwYZeAxFv1O6xwUMZtsOSmFRTYsLlwivfjGyDZ43 S5dbf+xFv5pp2HZdSFbAf8P/mYXO7uOgzERw7GE3sYrzanze7ISn4kccLCRLuCR7ptPIj4Rf1Jmx krUF/gvnM1x6pw1yZN0v0A4cW6xusDk2YvCIS0PlNyK86/GJD1y4PMEcGj57NTdbZ+IAcPYP1Jj0 IHxBjMIQKdOAxLgkJ+NBwstjMTjoM053JOG7CUZY/B7CYc1k76I5trm6gAmsnuWQHJy0XuK3/WNJ ogiMnSREeFHUlcR7CHZbE4S4cGhsjIq1j/igFdQD8E8kkg615+jh6VY5Iu91uhNXLsjNy7qmz9Vw irIRmGRQnz9+HXWqvNg8uaYVfzi70F8W1jUbaDJ9coBldHD/Egr1IL2sL4AyrafJ6yygPJ0xuELe mi0mZTXVit0z8cUlS2an6cdHGxnXK68U56bHUrZ+J8wVeNQSXNNLQO2ngFpGHdwJOfHG8yxsihGL qSBUzOgmzlVSJJa7kqoDe4gKhe1jGd9OG2D+DYn0uZgxELKHcZQCX6gZKPvEGY/LZqyRVXq1bcAu S7v8p6A/jAbrdx5YSTKh2pYPu/XMnz15UeMnslvAMczzGKw9i2p/rexDxx6V/1sWpXe9JAFIMOBv Ps6n3QSz2o5iDaU9ZSfoGE7hY/yOB6f/tESnAMammXgyx55FlcMpoxpuQb4voiVtHGEkRjkMiL7y YsyuvYfrRYnF2Jq/A5T2zsDfyP4awlLez/btegHm/d+vgGwtVSYNfVbG4W9QiqmkTVFBb+b3tUN4 chRfhVuWM+ENGV/PsoJS/Ez9umK9SVytaZMqHWO/+gr6zOtwYwfoUr/MP1GcY6gnib4yijkP+Aki b6JnKKBAaAzoHS2JLCda4spYFNm6latEtAhmEray5ePxSYSyIO0WPP60mUjx0mKHAM+2viafzsSM PVt7egaoTTEvyiFcnF/ycmupzvMj5Gq8+Q4jdhx/UEAJidEaw1Q12w8FwekibQO+ZkFWcO07fEXA 1VZR7oBwIbZhhfcaWTN8QhkqVRdcO7DG8G7eVLaUSupw3zm4K7a/1a+e6phYvGbLrjHJxeQGsTMH C+dsrLBfq8YoPRHuyrMvXCVHHEDlQp45EHDyGLOuuIEA6/JwUPsMjw1Hhp8Uwzw8mRj2MJaBZIMM fqFejvic1mvrpSI2SU5/kPRwpz2aiYK37rmFjsoU5fQ2wu+BJzc5Rz9WyUzg4q7VP6KP6hTyxVFV ELE/VD5CElfACE+HXZ06mCVDzUiTPGbBgnmpm1Sb77zD4Wx3eNsdgXIrTrTkIi3PGdhzJAWT/EbA aMzBMbz1LoawpmGUEB0Rz4IdUGh/LDNAUqjDHMdQZicQttbsAWLbyNaBcNSTEDb3SApS/JCnP9cW ugoJum4H6m6K/6jdsPWc1aPFCU5LVxVSANcuzoTWaGlGqIIj+HSayxpduD3ubyCiIQrhY/Gmoqam xwXiI379Bv0CxquaX6f2upMo+2IGmGwuHe0lr4LH13193t4FWVt7hU/f0de8ARWFIkG/QhCs83v2 xjWs4WrMRZuc2i8f8Fu7/iyELchENCiC+y78SE3iM+hfmgsnbFng5AhZ3jnb+CAM6GiUVljE4DCE TSQ2BeV7IQ7dZM8iPoq4nCIlNYzQd4qzftavWmS1SMkc7bbebsZfMED7H0oYZeWFn0eQhNjwnC1f pAOQ35YmmZDwPRVqGykPbuehniuHEG3RjS/CCFN98X9DpXv+3FJKYYj6mEuBBnhuSC2UbFnLZrtu uVTtaIi/UGwcRYaBPi0mPSbeF+83Bq9GydAP5rOMtQiyY98C2XcD1QmQL2mJQKMpK76yORbohf0i d9vX29Y6h49f5AxzE0neuP2sVqfwCZIGM3NXC5kz2utbZgTrHCrQvvKvW79IT1TldH8z/k3xry3n T8ut+DcvKur0snyojGkRWCLW+cXpG2K755sDHow58KUhIoAmwMqHR2ZNissSQLwauCbz5WV9DF3p eSvmVtVPmfF9nWgblj5rqMc3ZiVzSZH4UJBv1MtRZao79MyQXqV/bsrEzC7rFeVqqQ32QRLBPq3i WDbRJJo7a3tUt0Ojk9cKqg+Iatfgn2eQCR2kFG41RZwFaGH676AWrnJU4OfFpCfqW6TfUtTBwnJV yA7nIIKsiZmQBUt3QPQBn6rXInRjDYGh716hP0bd/slNvpS+/p0zOWuXy3Y2hRhj1dpNSsv2NPCI 6fnfHihUJK4aJSQQg0P+Oz9QvwWc6Df6+3/nfpFRrpLKP6NCibJ/NTDR5PtV3Y4nKEfiZteuhNjl aK1DySRsDtHj9L67DA+BgZtmRic2SJmUL/MAHWkOE9JufCMm8LKJ9bOyzz9zcadr2TdSTVh2bktE Xvmuax77nvcnpVZPs6Sy3FYo85ShXA0NRFzLgEiRMZXfSv68/WEzIbGW6NpxeNlBwIZlfuyPoKWn l6XsNoDCWc3HRM7q3XzBP5843a46dYdrvC9YbmVmYhElsVzR/reaMCcsJq2ynFRaaQWYshSUJZ5s 3xEvhEDS+NxKs1bpR71458CfUjjFD5RcUfshR7UIpCUDL1mr61I7C0DuCkWdMNyRkE+T3qm43uIl PANE2ugwQGATBr67/NXi9esN2EMbe1/G8RHgF19sBudxstftAk7D/tEM475KSJYI2YBQ2soudY/r 5mUS4RRs/7l3JJFSTLFyNLT4H7FO3YnSvapyYPOOE+eXIGiX9Ref5u880ibM7NNl2K9poauRddnc U3LH9q2k5vfk0DLYV4EXPiCOZmz/GvITCJSe9CCE7oR015jDqXc5o9pe7mGrsMlDTPHQf+0gQhvB vd05U745F5JqQi/0A9aNt7/QaBqq4WlLKkFzli30FAHhw8JScTCDZ59P8hA4LlgKmL2TXeA5Fvhu ufUR0pHebGkK2JomK7rei5oZITFy36i2dxbY76txV4KsHShT3YZ93ykVc0uJ4LWewraQsradNLxd D4qhQnENs1KlCBZLhIOdMibbNg7LKj5yFKXaV3QeYPzIfJ47FqRRg4WZCHAfkv11w7vM1iiOo9ZT IaUHWZWOV7PaXDpBu1TMvycGAE/NBkBI3PA5vVezIP2S377M38EYJmc9lCThzz4jRklbvprmM5Fh MYVVgS6KJwCT03deJmF61BQQXYrgPegO7f3iKibHKeS3+oeKhYqmDmX/N+yPu83efGG6fPY4QkuR jeKOFy7DYy2JviXm9d5dXGAd/w3igGZAunAkS1csasGksWQELD5lKCS1F6Bpf0/tWlnL+hL2p2gp 2l79yYMmRJ/yTnimpXq1wUkmeUaBBSHd2tcPDy7biJxyYVPtzR8uxzIpiMcHF8xW5/epSBG8+acD rTA648zh88G9xfWL/QCQ8/jBMkGSjnOkBavciPglgueoOISXi5QSAhlr3JAkuSsKv4tVNuXmRaPL piQx5BtmNlIuqXEAaZHy1xWjKOM2L7OsaCgfz8rf2j/i4DXYPP8RYuAHMGE5qf/TIU+WXqXSPl8S uXumdD9a1LcZex/hQGbB2f2wmt8YTE5Vd8TZp23VcXYZfqS6Es3K+AnpEUIrXtTDtlSoq8t23Fgb 9lnT9Yx6Vr3/FP2aj6HyoLMBKW7DKzhUpVJrCBLr9bg+MeblC2fj3Ydy/v8knNnEUpLSJTqSB63F 3Wdk3dbLKY3cpMCMekV31f42P05nw680nTSKe5J3wR92y+M9+pGsZrht4WpQIMxOpNgQdp1ftrRR zPQGv4znHYu+AMLL8+RLgfPbr7/Ox7QfAjx8QQJnn65veYTrGF+I7nxu6XF2HXwpK5WrKS10SF4x kEMar7aA2rt0w2uTT+rnOcF+9YYkHptOGXCaHPVzpiuDwV/JKgLjVF8HRSS8Hn0S2iWZPcPWIwNP ztUv4N8ZQo1WuTiwcJSGJqyamZFoK6MRj0a2B5Fa4Ys7U/fZTzr6aTK0OeLQ5UR01jktAmE+PLTx S43QMyExAz5ZVJMQP6G7cHhE4byvVEpln8NBE4UggFQ9HARLeoPvm313MNaddfGFUCk2Hm57SC3q rUT5HvtabL1Ns3SiaXkXHeKJhb+CYPayVLBBZ308rquU3hFK/4rLEFE+N76U0Y3V69/+VNfaAbkZ cmkSjvBOeS6bFOBMCZiCfIxEZDC3I4+118YXRbZzbNza67chNDnhvqQIzE7dEM5162txkasS/V/W LlvXiyRqvZ7fKi0uLLVw2Yc8S9a3toktMAyCf+Td2C+1gCCfZhmvZAwdFSLUHC56yrR+PzjiZf7y seZWZKzV+UV2K6QfGUQgaZHP+98K+TA30T7/fjh2//Gp98KA6LPSxbJUaGjJnuX3grN15BG5+9xg VCUyUyWXD9WbA31aNxBhAZQlHtMhqAOJGvQ9P+OoB8N0splxeyfacd68y9na4C8IyTZInyu6EOwK FIsB4XOrxMmk9IB0QBupaT2rx5HveeNK303ZES9oh8w5HsZdiqO4QGimhN4Qjutb/tgp4EcTAgMt c/xcw5hnhjIwo2w9MULPaevPqMIQCaRv6rXYxLEDZMl/vjuaBCFq3DE5ziLeCgQq68Yrwn5dgnBO bBaa3YvQbMaCEDGIeLNM7IkZyDypJQqDApvXb9XZEmn6vJUFxJs8dyzlv4WuhV2STZRHpLR1Jn28 r07DXrbKYiroaWaJza0dPAtaeGi2mG40TesSjUsDSKbyoCa3xiCA/iJx0NezwytJjBxUM/xTq/hQ X0lGfij0UhbvgcJx8B0E2ai+IFl/c0BXjFthT7PZcG2srM1sDX7TD9RraOhCNB5RMnGZ5Vn028DJ 9lIPT9fu3FQCXvE/akvQt1ylqqasHpBnY4syWlYxmvRua3FvuQqNonzNNd1BCEyuVyDdcW+URcns CT2BuJJRjM5kEYk0kq3cvCa3AiFrRpQKKtT+JlkZnjYrFHw7RYAWdxDH6j4a97Sk7kIRHTOX/v13 ZC9GABJmLLgj2u4JO8/rVyk0wan8X58GKn/o4g9UeT5rPxVDuRll6NId7cZhPt94hMR33OGx7yx2 1R09UU2qgKT/ChN28hZwitrcmAqVgkH0PEHfhu6FD9EEYeHiu4p7rA8z/fZAg3Jr+8E/hSWTgP03 9FD1aE71mtxk/q6wVhWYixzGaONS65YLZxY1Qv4jiLE8U/SF5YL6hgnMunjRRmvDWTPTHpOpryxw cJcLkoNRpkapEIu64q49R+A57o5F0Xe3DYqxw/hujyOVi69V4YJyZJmKjLFnlHlM1iEkwpOUnlpw 176f+2rIRGGyonjTookm9nrYaNUlIPPRp+XfHpbEWfPWHTEiT5c2n24S4Gok3Sf5JFQtqNuzMyu0 Uk5rMqBRJPYvKpge4ahojGYFNl/fmm6VhIuMslUiv4SRSHDpvx8KGPlMCY120PqBjr87bjswDJhh EhsTkZ2MOWDYHKdW3LJrWYwDBFilK0iQWTu7ApJPO+8V8ZhotzGhrQ4eyT9uIkt2Phh4gTTE7YHk /drHos3XH311WLjnd2h3Cw2AdT01NiKrJCnDM0w+qW45OdiuFfnfvGhIl6sh11lRiNDiWIifUypi jkW82jEortDzurE2OcuIufCGex71j6gsyr2QaJTUchE1czPXJqtTSG1P1VIu5Zf7gjmt+DRJnbmz uAHN/XpFvOPnWkkE5INQDE/lFlkBh/2FhJRz+H0xbQOJTKS9TKPD3vGJea/l3vD3BEnvzodPF78h ScBYXq+zMOg+HYqrsvCyq2YG3XzSzKo0/F9aOH5W6XSqTxTk20h4Gav1I1D2DiCfA9QXz4+5DT97 5BCIyVsBSpKXXiRjIkB2z7vyCZolouExD/IAaOkFJRH65BG17Q0Mv+bl3Q3j+YdW4r9ilJHYrlCD 9NOJVZTCBQFwgzDQrlUbp9RqEVcJaJ+huMwKE5BAP9FS6qkuNUY2SJTu59rszWs+0/IYOrVWgT3T NpSjuLleIaly8slG2EDrXjepSnBYrbGJvfumLu2fpDuoreEYkc8zW60o0g1RnjnJFqc1CSNVMCUc vXOeqxTc2qgE7UglHPeRUVNYQj++lAGmN1hn2X5EUdUkYDzN/ij1Sb06rWyd24/BCFJoi++1T2DZ H0siPhu3Qtg9P/Zz0euxju1q6GzuRwWEmWEMI4eJZaaC5vhiAfQESfmnee7+SQYzp/sLejAQPcLL JLTUzUs9yseWvYbWp84G9RgOaqpjRNyfr7sUH2gyrCzkcEtaLeZ4OZ8U+fyrvVxWUS4peFPrGfqg LfZK8drPiYfmfF8R0aETMOSvEg8o3VNMpjaFzNoTEGHEXoR/AmL7uKOJJnQtoE2Spt7ybdtiTmRK h2YsaTzC082E1dItadqyU6p620qlv5EJxT2/UXQHRpUyH7oU1CkeZEfOQYQqi/tLix9HuNXGBmak sUF41mLu0/R8EAYoEz7CxHde11gTEQCXbmcVmW//FJJ6yLWZRBNaYiGLvroTbOj+ksVURY71u/4P zgh9azqMlFwb48wIFjSILEkll0vHiU4NLPEJmBvz83Wrz/9LmlDGdM7RhnB7YVuEtkg//DzJYa8p Ki5lPXnK2lS5DQWZcYfcY0u8XVzx5uvUtW3hPEmGFyp8AJC6JEXwWWQynRiVAlDBi9mtDDrkO0ZE HLzLuAsAX1/4j8LevBttX1SlLGTcJNoYezd08NYEcMvtDuYGU1ee2tfBSfKriiHmpnG7biymiqY5 hqmLw96G2QBKsGU+eaXXVQqSyGJJfiGzhU7R6vKMlLzuws8fmtMorcL5oAcGKschq+GiGt25JyeO M9e6sGsM+H7cDdQNHISi1XNzE7CTTnZ3HIkrefdveHVkGPgxWYT8gU1AvhOQiN83DMjHVVMRpBI3 iXhC48UhyHoyi3OSNvGKjXhZEVOfd9r7uV+sGPCpvfcf6czj+SepTf21GdNyibEUD7z507uQYad6 +36oSIMf0aIjw9EaHY6+0EYRaF9yui1m0389/8b1rQ7OuoSpOlE+9Ona79NRgfpMJTxxnEnWYa+9 MjNAXjJM5mrbKGa5EMBzpOQoB75prCji7WWO0u/R2DKaHBYqU5jOAdkSbzEk2Ohmwl/CA5WjUFL4 VN4n2L68MRbvGXJHQti824QdYZszG0lna3bsoAHMjOMovMT2aH8reIiKEwrhuZEaMVgFcgPvq7BK zbbKdGL7OTyGMIvBETynweQHWoD7fHOD5YGIY9BsggTIDLbP3gOK0RNL/5n140XaHkGl6WfgdGyd PUu5AwTqr98WM/9/ATW7fZXHJbf7cKT3a4sJ7Lnx4Hs8uqJ5KEbpphZ0STTNb5s9+MOOcWtzeTzb nLgLoI1h7lkwkAybMUVAOTSjPKcJS3iIllAjnU355x6gFZWmIAlV9NpStpPE9FICIZoUqxC++WcG 9eSG0OS0vRcgbqkoNCqaE2Vj45jE9/KhsJmZ0+y/Ra1IkdwrcG9T/SantxPHf6fyV3unbr9lS+dT xoJKJtH71301dh69bGfL9idxFWLZ2SAjKzPi80M+hQOY2KleQmvvqEswb4jr4+Ic6ONf9vqlIKlg b7EQFQRnE2RiVieaIlRB7PVTkp3qXZbKydDbO8v1L1J7lDmg5gK+O3VKz/t44WX81P7vtuaPnuIl ru8lsq+B2ah6iLq+KADKJp2s9Dmp9ru7zWI3c44np96wPBNsA0R/XZkMXm/+Y8NpJcC+W3ao9DWt I95nLkmKssvayDfhNpfgBnlTnQf6Mg+ABhHgUQMETpQJMUkR+YG8eSd9QS6wg0iDoVYBo0auKNdc ZQ3vshRF3Tp7+duR7BUlzRTS0do6WPMfmOiaOxRcxv0kppiRbsgv56LlbsPTb+uWPs/hr1Ys2rI/ uHxXYn87MF0yT5LQ9JQxlA/QitE9d9aS8ZnN6mRnhjpe+4AZszAY31ObwW4FPIWxqd6febgvLiA5 FBk5CmM7h2TsSnmpKUrnVfkyxA30VUCTT7cZ1tOWB5V2oWDd3LjZY8EUKKCHa0oMPkSlNAxhEZ1E lK7ZLDveYQ2LzTyeK1+QRQRdTvqfp0kx/9RFwxmbsnMdFOflzZoa358ilx3M6xiyW3H2gir4+l0g 4IeTDMkFYzs8sOigQkddMMpFHIh9IwCKzlg2naxooDdASygKQ0vpiBw2GcJJPtIcOEtkeyup2PkB 7+/sM9cmJ/LH/q++plcPLfKeIlOtNLW1+aYADfIDPOh/Uke/2j6G5Mug7+XKq3WQ8sG1RVhPjTh1 A2emql/T6nXZICQydxXv9g+zLIMN/aYGu5Xw52UystLZ3Mb+CbyKQksYo7ai4E3Ug6O3NaJmkOFH vE4J8Pw5ibBPkp1yFY1hsr1GAfUhl8miruv6c6QHEJo41m/TuzXUZf3BVvr/rUHO0qgFJpC9Tsbt qqf756NVqMQaTrrSTIEPly4MvqO3/iLTLOiwJpkecsEaxK8EuscmCsKmgD0LLvlsyxOQxJH1uqMV 1SeL7RMA/iOWLn4ftjJW0K+7TPAiVJoNP/IBn5mK/aOOBkET1bGlIpWkNa68DPjq0pRH/X8XrOef WjEQdN1LnJOXKSSyDcx5VB1t2naNLTWyCGqZGr6befg6+KpBDy4KEmJ417hD8A3NjppDJFuNCKZy JWkahS7hl62DE4gbu6VJD2ZDWFCOWr3UsHsaJTXs1ptR5y77HyVnlqV9hhJDDpJN0i8NeiL3thfu rzJUvBAyebUPEsqi6J0vVWM4Y5EzSAy2XeIDK6n3U0wpcJXGyWtv6t2aYg7hi2bK5drsYQt4VeGc 0FYL9k4iOGu3crJzpAo89pgvFf8bh7sTX0tc9Q7WFVUXxGwuDmRasX9ay8/yuTkloOeUcY7WWe3R 4+PRMH7/GhXrblFi0PHblNoal15IgrtAK+wFHC+0ImuQsUWlINlBq58BYB3mU3x7nNsQPsHVgBp6 ZemlO6JxsbWQBYjnjWmBRsLPBcZwOteGxTY/c8gpuYbzJfJXvmrUon5/2y125vTxqJw3MksD8PL1 5EYnfWSp+uLnpwkexzd9GJKVeN3cJQX+PNGV6x4jHvyDQbG8ExyxGuxUe46PWyUis1fFZI6wosv7 UvaOZYfKQQvT8DWaAdf380nbC/lxIQZLdF9SI1OuptZ4YjkUjeG8SXrmUIu2khDHJQZsHWhfSdw3 +Yc0tOord3kKEnPuS8sz0bnKE8dCHHBZRFIfXi7Bzta15iRFgq2UnhY7o0WU0ibmYrEKXFnK6eS1 fNyy991raCQmFBJQXW+nfRpJ3heU+Ma0/77+CC8KiHtxdOHa4AqE5glBl1P2dpduEkWtoadS57Ol fi/rcDsY2eVKnDe4Og0mRHGUjxxrbBIjl7DNLa0ucbMDtCDmR0EOeyEXgPbJEDY0YUabpRhnw1t/ 44zdLx6gY45eVhjKuqrNgJiilGD4r+1GochG4+e9IUphGpTcWMjoikRJB3f0xrNwf3q+uq+zdYZ+ mkirkjv2aHsVkjwn4AaU420yEJWLfYAI1gPdC/13tn/MPXOGvbJAOfskNslOAtAN0Rsc+PYStYro zCJi4qaZcxRKhS5hGcUK2BgfxxDaBgGRXSH4UeTlfU0kGqulyYtChBgZEsH71aX7l4o0xSRECVeh 0ej4UcmklApEBmF0jxXKscEVBO6Abx0KZdSywGKZ0NPURzI8PMegqOwDJb5aeRGiX5J8UmdUNKSI 59HYaK2TNbsKtPvJPorlGYS1zLoy8Z7iiBkr7AHt9JCjbGXvrfx3tpywEnEHeXdRpYF0TW2NJSEQ 2gk4aZ2IxgVQiaOwhwFQS33AwKHVmXSzw2YiUBA0akgHdVuCtS9RL3oGnIRwe/DCntQLdxVZfDEf UxFPWcSVfwsyIhUt8YgSz5Ovf5AYw6mLKf/H/YeZKceM0M0GDW6Th9vjAFtwsFF6kB35j4CbbmDv gO/okAcM2/5C9YGEv7xGH3Jrl+2efLYxv8InST/mEKeMZ11GX/IY9qxg+eLr781YiMtmRF+vm4+0 4j/XRgMU9j6fmBZu6rFBKcppMtdkNBZbCX6M7WpcnPt4VAolTzzMkmLDV7SwCnoojGH6wRuJJRp4 8PDN5Gam64gVrLhyjI399TWQZwp+nHoXDWHguXY1USYl94JDbMXFLiln9KWKrsUtZnoYMYZKF1hz BOxkEorrLaE0JyUaO/26Sy87rRzbUnWMOLM+btpyqaVNcCNf1DZJ922xkANECfTXNsQgtXtHCmRO eURPCgnXxtp6KqDsANaPQKdJnLNh3gOq5H/Rz2zyxr5funJRoGHQuPPT2MEj5gXDDWP0s96JuZDy ZmX0fBE8NR2swLLIBhL+QcgerfJb+D5+tXblS7lltWGPsNhcop4LTIX3AfpZwa3J4hNd3OcbqCtr bDYeb5//pu9pthy3v0aPg50djvpU5BrU8fE1Q2ZkDvWH/uKrZBC8sN6J2587DHZeYNw9Z5vvPi8k DMMe5nvSUm5nsZBkR6P9CJfPm/KTft+4ZHwlxZXart0iWRcPtRC+rlLq9Fh92/J+Jx3jgri4a9nd WTZ/OpYVTZuiY2c46hSnylpiVaLWtKEIjAYCZmTUio581cygVj7/oduaLMbpPG3bT+fuw+8HfISV 2avpgV903YK8oyWyk0rm0TU4vD/SX281fa4d7DbgairSS8MzVKxvv9/PeIJpUoD5Ewhsd7S1DVSt B384KTn/ihlYCW1tee9hycQCVJg4xrDr0nX+L0GxerLrNx3TDTs6glD9on7k0c0tJrdBb0B/etIP eEdzNLstO6M7kMwTzTQlAh60p/tyKvlAF6SlfaX45005I6Cj5pvi/o0VH5Qv+MRPfm72HZelBhux oXrBy+OngofBQIH8+GStBNlaXrixXW7LPqx9ALpe4WxbQ34ebP+b82enSadzqqHU/3ptFylMa3+m P+yDoCtqwDJ+UqpsWTaaKTjl9i4Z+RDqvVs2J89dPmtm9souPZC8jVuLv3St173sTY40cDYnX057 ucOSH22GTuiZoEkGsSW/HwlTDOfMh9a/ABAb8TN1ap+b69lPnZc3arY8qcm7ncorh3GYyfKDwwIe lZElc9axKSnLClxhEVgSy27kMGt3K8nb1tCRmgX5IRk/XzC7kplo9mtJA2qJ4dQPSF/Gq852FII1 cE8HGBqbGHwEDdL086gDAMkoUB3COEkFykb7TZhHjQMLIVq+dEI4UCTlBPSmA9IgvzLecZJhRJg1 IPT13EqLok+heSSEzjX9rhdEj5VpYtZ8jomiYZ9clSuDkhT97D4w5AkJEDbhOxrqcp3egwSHdutq 7nlvARQi4XNOq1mj0e73RyB5jJcjGGYuVpskPUTk1zGhmbI4RtgZGYJCvqtNn+OcQIjplySeA3cL SuK3N7VxVBoJ2U6E/rYlEoYbRMoArgooB1zeN7spdfqJM9HllRP5dKsp/T7M5iPHd/8+zkQswIb0 qDIIL2aSUgBH9IlwbK7/7mXAzRoI+QHMfkC0JDx/+M/fy/th07ekQsmN9RvIO3DVglXdAzkX9Q/I 9DPEnd25Go8GaHYvwiG3Eij4BGB7u+rkowVuxU8y8LzVVPfQYNHKpstNyScmuTySh3qHESaH5Qup AoSQoAOQQrFP7k9i6i+V8rQV8aAij0dlL9vkHS1LmndFywzJykh9/+yILcbr9UnipvevDaz3/WV/ e4ujx95Ptde3oyDVpLbHQfHQ93ujOIV8u2QpH4My5h6dT3Dgph63V9rCkDHmvWmcOxgl75Yhbmlp hfgDCNi8SPpxRdjqjGhYHGmlQ5Q6ETVVoH/X8pr7rBlRIBm/fWaQQVf2/2xD08/pzGmr2uEkb9AF kAYFgbehHMKyIBDAvz7YmwTEHk4uuQIEuQ5+CFdLNT5ppambFdYftULJ9xxRqmQ/Ys0DG3NHhQzl IKjsDmH6psAhnSIi6JFSe/L23D1vPgNda7Z5mcHU8yUIVHXHD0qeCcHBai5gwkzvx1b9rxUBRPxc mqiyvOqqAWaiuxYqSfVKKTnbgKM4TcLWZlfl11/+gKh+9Ozb9GtHQKvoBhAo82eeLNXxONM6sEGF lGWAs9rjO+7IVi8j8yK64d1bfat6k9OhZSUxwTe5BbzoUapf8NAJAZJpL5hVLeKVAizyiz8fBsFG bK3uR0GehqjAVCu1URvDxcamJKDnbukIAK190hbxV7gYVpl7o4w2Cr8uqZNvxUDfMCEJi0sJubFS lt/hSXB2jIuZUV3dHjBbHw2RyCq5LP4cygfonGD7IUIRQy63cNALJrAkgoBNF1P4hEc9exFHGlsT 9dDXxt4ZQGe0spnvs3UlyO3ioA8B0YBp7/DXGGS9MVo/Q7H6IUVlVH9IY23/zzGD7JELN5N9bQ5I WxNlyM5Cri5MBe4iOJer+AM7oKO2S3X2WYGjhQTMIFwjuqP4B+a5N6X/AurjWi4dWSDAAszf8GW0 uUlhA4Fljppb62Y7oovoxHqB0F9MAK42tON1fHjBjapm45xo8x7/veHqjtFd4ypSYTOn3pKE2+6E 62hF1i13ayMDcD9X8iAYNMqFHvJUNooyGaMgRxoGgZK8OzZoi3gdf9wkesdYPHwoW+bHp37bPHkI s3CkjjETDpUSvXn9t1DeJmTORNcPMboOrMYb0S6NBESqFgpOuCoWEzn0ofrsm271Q41iDTBHXiRb 6gE7CdYgdlZK8mF/CgCWvSQM57IwiWKtoj9K5nUGmbBMwdlB0M6kOXMGXYM3fsNi2fWuJI1z2LoK 5AndRilqNH8o7W/dnftteTqOhPS2lPylHRzK8blyKp93EufA277TM9QCq2U8DckBFSy7FS1ViJfw dV5LG1mWe6uBEivQdow7DzpEEj8HaxaSyUkBJO00F2w80fGUKyM2udKYxKOG0qW6I+kaz1HVmIIY Tdsecnmvh7gvjEoY7keVIUk9fS84aRwpydrBXg9oC2J6+/heer7lkjPhm2cDgMAJcjSov2FgsHoA DupgMJGjv886evi5fqHLJ8oeiccQNW+BmPfnVp183WWsvs3tx5LATTkxxwficd6cyd7KS1W1b+/Y XlsElzapvJlyp3FVTpDd24snHg59OANLDXTEjaE6fIJMCgmet5G8PNRERk1rG4DETDcNbrAupzr8 /7H3f78yB6DdmGzQ7XG4af0RdeEVaYpxpDSGMKLVEW8rOJHeuJWvfAljPGW497tkzPnnkJ52qpFS PSZ82ynF8pJfpV0m4wZKaZ37CdLHZOMFRkjdL+aMOpL4pzSz1GCPgpCSQHRzS2/mBogZ+Vg9Bh9S 4nylD0fYpO6vkDJAlM45IgBExy4R1eRSWPj+8NUY5OaMlrS0jAJLeFI98AJh4G0rgJnVE/WSRaEr 1gTK9X2qm1ykZf9CRx1UGE5sztZrkni0YjeMjURSMUbFLIECwzfj2PlFQMZbxmIt2vranTkDNuFq pmMak8Ly1pj8Y/Wp1+EduAO0c+4/m19WqcGczWIrR9l7aR9KAuAi1LB19ppg/62yFNG4MVx28dDm 8wqgePjBl/GEG7f4FBZWDg+qgF5yl6J3wKyw+NJylLAKaREFBRiK+2GymWa3e5BShlKP1u9RLWU8 Sq1GS+LTlQHMkw30B4gCJweFeRzSUwvx9h67rEnE8kfUA761+6D9/kcT7XWRStr867ABdm25ceYG Zp96r/O0NENESIEpXkiB4vWIrD4GuVk9xw49HyYF+7r+/krYLRzypy6hbK8/iXQj0/7jQiJCPmvY Xn+CrrKqY38nGIKDViErfCJRUKOmySkzGKlqJE/jQSM6jIQi311FOdihcejcA7PUV6TXZDiSQCGE KflqZPPxCjw+wgpjqLhMOCeG1aT68gn5/xtvE++QHIsQZVjpvq+3aaBG411gEuCiakVXWRb7D4S1 Z3HDdjLa5ckJL2gJ5tcgIoyWLK5U81gOzPH6I3UKSKgr4Wi1h5G5U/E2p4ixqGzfu4HVQ6zNUng1 4Qc1YnG/vxIIegP9dOHDQh3Pini6fw8sjb3+GiflYscNu0hxLJqSMTMIY72zSHE4k3cKcNrn/aMv GFqQ63rjTBKnTzyLJTmSbKynLkp33f/Z9hugwDs7C1Vdi3VAWWLwo3eN5EcGM3ymn5nP0Vqsw/c/ NbYsJTj0h6yGpEVL8dQxovKP/ExUxo2Xulr12np3zQLF3b5LXq9Xwy4HgBuk5AqMN5AUfK9KPUI9 4Z1k12UTO/RXCbEKMTILlJ13aW8viCTRmTMI3j1OjgqKxXsu4fldzvLgDTSMPca/dH73nxhWgycR udoF/1IvJTojUyy8TMyi3ZaidFkwYpObntXD4Vxw2nypMJdzlDzvH+LBs35Bs5DrDOi1appuN9mq OOcCTvos2fj5gwKfsl4nFuWgP4fYOoldgXgzVJt7dCCEwj2azLYNdVfaqWSUAq3CHp+TAx+D47rE wTGyhWmKkEx8IIovy1HZxivyNMFnXv/G4F9W1Lm70yUPomdKUXHuJx3kaGFgrSfzTQNLalnJkZSm wG8BDz0Y+e8ueBuox5A/gPtW41tIaEGcdNPGF+YT16P+jieoQ807oJnB8WNzRGs1tJndXFQqWZK3 PF370Re6bJ0ahBaZ0vQLTdjqFLbm9NGFAyC1suPiuliP9StvxzraNJKi21+BIB7nEYojguieUN2i kmeIX6kVjL4IQiGQemflK/C4VOoXSlyGp44JyeOL8tEOMxvK+oGaTBV/B/FDCBwb8qjxJn24mHr2 UprFPhoslCzYIT8R5nKKcgTkBdH0MGKYLSO42yBdnhsi6sS4nVMtSKbY237QN3Dmu7MzZdob1WmT 8mQVI9zhmAyGrWqRHAmfAvcmIW0ihFPVRI7ZWpYxo3f6HBFxkcGwB2D2Z+SQbNDc119OL2yg8/MI FvHKSt0bTANiond14rbSa1klnJk99qu5l+vEwf2eTd50xcgabv4IllKINQMamQS9/zGrc4Gdwusf zShQJ1+rAK66FdKyx8PNh1/TbbEeXYWCQva/Wcg5065KgZUMYeVe0+J5yzoNnLLyj/rO40S7VcSa +m9aoV8R5W+iXw9rW8+RzFnFeZlZDSb+8rGdI7GuZNPizLCDlZvLAqVkd0h6cnZOwFI+Rjrze1Qh cD7hzd7IpXHShL4+tZNMWR2+nGFw7SE3rONTuWLk9aELhnfZD+L5zfdPFD6fZqvTPkItioOFdcbF piQxZ6eo380u79Eq357Xv345LW1NgOogI3ld9P1pqgwk/dl39g4FJWsvCQ6Tm6y5GfhK6dwNfSS9 81wVPZP5yWc6iTw7Nr4Nizd1Ez6lk3qRLLRWx6Q81qEhBuNo/pnnvrEhY6hd7mgprDqTsZMyucRy wHcD7FRFg50kBR6DpKSO8Q2NaPFN1wmNeMXYvpnfBKje4TvkBIVfZPPDyA5e3xchEpjbKgGWZCCD ghF/zvJGlai42otjZie40kRoG+ljH4nxorgD98d9q8b46qoi3B2ej2UdlwokW1bsq6ayRmZDddJ0 hDiH8VBSb0DRgyHP28UvjcqFCzYpX0G6Myx7BDmAMhjlQeCdsGp9DsztuUFFbTySJtnR5DQgagI6 OdNVlr30qVj8IMXHXy+vPVDbjyy8lbqmlJo1tO+f5S9p5FRdBk2iJc81Pu0A9+ynlvXHF++99ell SszY/YYh6u/oHdHSSUaOT3tEfpqPvfAAwAGUfoYdbZuI6ZOcgzbgIl4JZKHt06wZE++x+QYQcyTc yhqSa/PWKDKsGro7eK5ieR3dR27YgUa4cEbUI31ArhlYqKy1oRKd4Pz3XD9NZDvTvCLWLXQrshbj Mq7ANAyD6dPYsRpnDzHX6qyeDFTaEVCNMNJ7KW6btR1IC04N0Xi+OYLwq3JMmbToaPVauPAndDD9 wofLekWo+73EyhTK1NRwdjrvVxlFrTMJ21HdJBrRJjDqnPhKwLRBI4bcD7V9hyEugOeCo4PFy29j xl2w0xHEWExRT4W/y5nSDXYfq685xmrDRr9MtZg701HH5UOy3p4cJMSyv2S5aiOTezZby2uWxEqp CJWYjn9zdh3rj4cbc83dAgMEegUvhKQeIng0rbB30ncASqem/5MvS/koyny9+56HdeZhLlmdso/c X2obA9JO8SpZpL8rZkGET+Cv95tcs5L+7nsnW1X9Jo7Rl2vSkACumW7MJxB2E/1jFgRDUqvoC4Un poCZtqojO67O6Vxu8E5on9THjQ8LOyk7Cs1ZaO0KjCgpjxr6xQoRzdFnDT27CyCa2nnIjXz5/L7P m5TxT0oETxi9yeL6VnIN6+jANLAnnGgmc4OKXdCOsVzRTngdtU8+Jp60lZNjf09PQnCYmdrSR1Vj DRDTDitQ8XWUmioZ5XpHWwIQiJfIhOQzTF31mqq3I3JrBT+Pu9Sn1Qb2QfItUu/EP/YaR6fNddSk 9mf3uPvRzFZbEeHPWpN77yPdo308Cz72JEnPmoP0mfM8KeXuLzDhmNpJvveyX2RWShcNmj4AgPxD BeyQwNurDAuTKcHe/nqQ4U5rCrvBl4hYOOSRc80zg0aIwJq/E5zS0Lv2D9P8AtPy4ezrG+5OCofA xGZ2GyWVzUeHLrblF6luw66n19GqY7nXJri8FjAkmcKna/rZXMwwtZVY8hvs/CSBCtDICc095hc7 DXKbnSBnuwxvVPIj3p5b7RjR94uv/5QWswsuzwMw1zAm6BeDO+vazVqq5Z2+EcLuDGnV8OLpiJhH b9C71fHFWWK47X0DNLpIFyh8Cx2B37bsE5EiC3lmot5WkGIqcq8RnNduASeY8HlqjXo2vRPvAp8T 4Z18avVLgGFqZQpZ5wgcvU2RhoL+oEwuLMGmD77IKSuPBTGo9pDAXNx4vqNTMIeow/L0oU3rHA8Q dPBaKyZNxMrFRQ+ylz6kye4F1sFiZIZd2RoXGM8zz0U7FKjbfPTB+x1jNAHyRbUVPM3EaQNc95ok sfaHWv+NqT7TipCU5laMIPHEXnJkv+mBi/uXjlY1VAPZrZzWBCgvFOJ5jak28A6pL1dxBoF9l9OS P5LODb5pQPfrr1OKy/1l06hSesXz5XG5kzUiYOx/IIHbRJPy7wA4d6fcfNcNzOVd5JwnfB6H/4WT vsmkB0WxhWB7NUD7uPTsTq9VuypesQO9scbaKAbjLo3xgyeMamQtUzTtSi8cWytwS2v3MmZ2Hb7X ybuuVgOClRfaLOVvtDels35vxdpzU9UOZf9+vG84WUHWAyolJvHqPO3z/pIob9SQRl1dj67dAv/y PsagiRiwjOBllYIZp64AdI5BVLiHp0/2Yt0LxwTk3W2fz3sYOH5gHFzVcGLBTFKZzOXdNRCdnBHi gdxFbFB0No/C6yWwpkzS3zyG4fwBpnCNfR6bvhWKuCdRxojQnpIk8jrRlPKjADctkOoliLGdLIDT HzL7v5AqPId2GLWwOT51E0Brx0jC33bsb6xOS5ej6TkVomxUKq+mXg0PlcZu9jm28HyopiRqtfQG 5Yg3y5hsnp+O4VWaohgd5FdfWALk02QbGdRbIAs3aRwuIT5iTs+HO1H7N408JMnRoV40sr6gu2MA dHutLnG8dF4eTj3BhMLtpctumTSJEJo+d2dYsXz/U2o7ppN91xqiE0c17ykCcmGgXUk3oITVx2Oo cjX64OHqvIeaDvoFRG7VI6pr8AMdiWvEEoIgVK2pFhpoBWdJOuq5jocdh47+oClbY5B+x7ePsCc3 nZ6ttZIT6lZd9IuZ8EUkw5ckkxPuLy5V+p3oqaW7qyeG0a4gpuKXIwgYnLOXKJ4Bh6w+jWJamQbQ SHRKtT0kf4QKU0R2NW/qHsqvmBMbQhWGWWAJix6x0UZiMTI8j3y2MbqA9GNRg5LGajMQAIsqOaXM KINX2DZfKk9AXOKevqx9rr3FBWtLuNjUSgEORE/lctjN1OD/rKcacXJ1jsYlpaGyUJXgZkhaEmfT HC+faHwqmXy1NdFlc2Qbq+hgry4FOGlwxi0LbR132Ujzrtv54AnuoTFGReLOE4N58HCd21NqE19a YdDVe49yvsfSLCtLNIbxVMWIgcEuZq1Hc2bjK9LQa/kNfcSWl4pLijrdk7B3AqlKVXsIC2vmECpq QitvBfWncQgXcpDjX1L0CBTpxU1DGPhSuorErV06Iz4C+59CtDGTodfn4kTpaBPvIyuQ4I76qszg ULyS4xAoRESfoeQAza8SSeTtBhNMWmjoUCsS/NjAgbOYGvf7p8UIzBPrtRS+1fEDbigcjG29g4AB +Po9YSEv5rzN3697bLfkEmisj0LXR1iJJir/uRdP98FHSYeTBQ+RurMim0TgDO0jVVDz5K/vQ33v PJe/wmvcnNiCIYV4I0BVoceO/Lw5oMkhUMlRQ92u/pnvfgMucxG97Qzd8/To+mRackzKmeo+MTPC oaIfMq1HxwWaEqYdDVvgtvpvcPiFDyZM+mDwBM3xGkI60s9inFwIzpyYTRRNZc8xtFtyw3Zgp9DE GTWTXU8j4o5b2du+EfQFy5+0XUhEhgejiOPV5uM10tFqgpNSxrPthvKz8CTgbMaMUgzhWxJrVzfW HYL69t2GdE/IWoVimrSHv09ahlbSBnX3apj3FTN7IM+U2sM0WcGogccV43QPHO+Av2ItU/nsbju2 o2Z7a4dkVOrb/q/BM7IybQxgiJP5ZJwc480haZbTqIcSV5D2ZMJ0aRISw56d7FpVy/9LYCm5XlZY FTxjwjx2eENOMelPquipSZFCqsoqEk5wQNHdOOsTYQy9I2jM3Jqbh7+544NVzUem+RlrbZ84SVLF onJN2uefDm6xJ7ooOGJyOtY3cG1D+qUpq2lDKCumKPneYgIMxmoEG5lUd8DiUQxO8R7kPytM+2tb demIij/WNMlTeELj2JNq0FI+OZlAgaKU4AHkbN8A9u6/1EfRugXydL5AKARWyol7CriKnllb5SQ8 tuVA+mDV56IGmv62+CKAod3x2FX+98LodLhzKmbh/Xbwy0Tg4JVfIp1hV1S3W9kxs7tKWSP7Glgg lc/n45nqTkRixaiS7tscXe+1tGFkdEfLtnL2pdFQvBblmeKnDTd3ndaUd1EYTmvEFsCFQGBxVG96 UEa3emyRmstNPVXet5KNCjXNVabf5Vm5aXrHo8+U/FGAHp28rHWc2h73/3cUT2G038w72ymEPAXl sDTwc26tVO+3LJmpK+Cp3ra922CZgE/G8GaI69yr+aiqDMlnSposjx5enGNv/j+tif3+n5FKUdYa FF6vSuUYM+lVoinVhPaUsYitZnCtVgSeM155GORDJ0cxoqjSQnoOPajzMISuVGwX59P/Qeju3TBh fB2D1XC2UmNp0xE+onyoESx66fgVSp6SMixy3X7t/2AeQy0RIrfPWC2/ALr4VZ/JCrmP5zx4VQE8 YrVI60JzywijR7457hx94s9dWt82gpkXP4DQZYWXjIU/SWo9NmP+lS0x2aIkl0C2YPZ9Cv4JJGlk IhTgzQTWFG+rs6td53aRZ/vBGujwDDGHtxCJ+N6AF8AxMyaQ6UjpFjMiFwysMMgXzxliJYPS46OZ dZ9pVU/gXMABUSnYS/4h2EiiLEe/lD+8nq84RmtNDWcLsU6ppX5vAJ8zbequRYA+JOaYSicENFZI XHnYUqpirXr5zlzAtQJ6RNRqBCot2ES5KoEFtbg8HL4qpbNRpd3eTSNvL9oBTW5huEHQIQqsbjRH SZssgDrqDeF6JeqE6/9ohCckWd5oyXHha3lwVesL4eHWXnXk/Z6Ftx4P27zlwUiKDTwWqjdf/oEF a75Lb5EQbchDIyNmnyslKDT4bo7LbACL8u0taCgnEr/vrrQSM9nhvhneI81F5CC7WneS7MBekecr VV0GMU9jwMAcjIJ5lOmQk6swx3eB6TcbeOFY97/ljm9JXE4+OImMqxv496CB9Xu05R7V1ugDMGqJ Jq4ehzedbkZi1xZnCgAAuXXWiU+2d7MDwQ4w7YDc7JOBKU0mXjNMiSa9heQZIq/QptUWcjwBq161 dZvdSMdnwePin0tuURzy/KXXXY3MjjuSnGJSjitwjYfBTqNS0t85pIEt7tcbxDWXLzftjufimmOd /6EsbzvOGOtVx/XSgu7rCu3rU1YMjnBWkWdD5wFV26urCyMQ/L6tL0AbjV2vQyWnF6r/+CsDDxRB TGNHzh4pHUiBXXNsw/jJmVrX2/Y08J+mFxTSvk72HwlULwn9nepdPn5FJVLCJDQpPOko+2TVIzqM FA+8L24dM7XgN2V+2XxIJgx1WjyeeYwZv6DmWj9gwcL/MrLrSmIQwgaBnxZFWowLh2ynyJ9FxkeX XeJ5Yd47iorBk+71M+MQ7VrQOYYKLd91k4rFO/FrHcyKJuOzM4sMOcdOGb9gz2K4jC9Vz43EJPK3 GmZ12v4D33sDa2zas0JtctIQGVwiYmivwlrutT0sh3A2JvnNiLV40IWTP8Fipv5R9nSuFCHt2RWc nfBmTA6UD4aYIhimZ5ATzxr672tx3JigJS+rLlOZj8JJVMq/OtnB1/3Ts5xHicRuKpJ2CambRZuP Iz1EVLdDwjDR6NPfdOm2OVaPcLt/afYIL7p74SFxDXJhhohc0fRh4YXG8QEXzo16vGDDzqiUAQ7H QbBXHFAXJ2IljJiW588k7jvK9I1IcbD0NDMjbM9pmBXHwqht1C0tiJBhXOaA83/d9QtL63grwsm4 7nmz4NnDZcFdfgF1zSYG6qc6bC5a2EcPloBgezG95sc8buXn245meSKZhcTo3AWqyK808WqROmlT cHvXqCP3hfinyJGg5W3NMupKv2p+mTAIhdBRin3xr7+f/lnViiyRMF7DWxwiDQE5kSFHptDxBHbn n0rieOSWAbHnT9R8Q4SzJaUj1yhNx9/OJLYB5g441tuaGGg9905yudtCH8e7lYmaP7311o6nxcb+ BtBMczWFHjZQwLIkZOiMkon36IuEM7sEY2JGVizOUiN0seZyG7TfK+mj79cqxOZIERZGlLKLe8ZS +hAmnHlBAY+iubTb7ioZwcCB9cfVkOL4H0PLeEmaWXTde6Ze6BzlJVNkzU61obYx/wfI0JHv+wzj wSZAaLm8hOlRIwZkJuWC5iCsHYvVm5MQi2EFzgbA3mG+JUcKz2PeN+Kyq5Jfwy7omL0B2uqLMmyY mOe7HUbnnbb7XLc6zV/EMCXNJOXxjZ9beWZdZgP+ACR+0zPwIIdqTL8KitXL46zMeU7fZZmSs+bX SBlwDYwHavN43EHNvPGkR42XMEIIXGmhGqQfycvlEcNoqKKnS0VXX1SDwqhIvLPsZ4F2/QAdGY6P Eu0wyQoLg1CrofYXz0uoHwoIQamkgYrojRYBA9tunBrOuWgW3+slW2qScg7SZ5HJpdUdF4aq1mnd kZ11JnDjn5jys5xKtiB7afFT6D3CwAJNaUymBjIJzPZH1HLL3691pXh0MOTxIUwIFMBGLQ2Y/0X5 FVfPKfiTcMBsYIGmgQQcWgLnl9Wu1d405gda0ZVoIyNDhZx6JQLgYmKBIux2DV6bcd99sGMWbi+9 ZDUi196OdsnqOjHUy57uxGQk2Y95UgMQVZREimzKfE99L5xmSKWDNYfgzEcHkGBT2dnf128HhLF4 nZMnhmEaotFOpjRVAvtoaWB7YHmvLBjAiAVUit1ZZc/K+ju2bw2AwmVtkpUH+REAVmF2OJjICzkF 0eVIBSEKL2yNmNRk+Vfci2icYhklxownWunxdPsx94nXxHy1gA79lPihKX0aH7UctWkJL710qZle 3EjZI7A9zFWlmh7iVtdpCcRtAx49ZcGejtOYUwIqh1CX4ws7Npq/Zf3WoHJdVjorN7O+BFj2mSUw ojKMc8Lc/vlH3c8ZVlU5Bjs0BIaR9YszFekoXSlp8LTelrzsM95kxLP4rzL2gjb6ao7wwxj+U+jH uW1ipF85rM3XINvjSsgbIIJL6hiEeL32u0PPoATnSMtxrOwybFcdVgRmTp5frMurH/9odAN/+Pb+ SyQp/2xauHiALg1ezIZyGbqCSznwurJAy3i+1k8ckzo8n0Ux6T5ZPdmTz0elyqxO4OK4vueOyH2Z NVngtQAKEqFnl78zz9li5AnpH1OuoasmTQlEzfA58WrsehzELw/x4OObEIi6wJNoelR4e+2nSCju k+z59iEO5itGh3KgFisatSUaD7Nq1+V200CFG3umgMoJ3qiu+aVFUDnPcakM/78DmasIkzgsZawl 79aipN/iXh2oRHPap57aU33jc5pJr1lE6AbMHvBLt1PqAi85Qwo9/ZCmiPVj7g9SfgGJjIl8C9Gu VJ2S/LDsum1QjaZQiHzRazDrHDwTjZR8GRbxERt6XHNEcC6xxf8+82koxpU03uVCjk2fQa2AMhF1 wJHh0phww5b3KExDTZoLRcLaiXGmB076rR5YuNtdaVmIddVq8tO3mz/XWd4fFTnuNMuCDLwZFQWF SIgFx/6CHpFxIVa2nGl53poQ7CppoXE+cSRgOKT+SlvYUis3WZ+T8Yw6Lsd5QMYhAoHaiCcoVj0f b2y8g/+OS0g2/BKmPETP6Sue7dfE5+U2GMw7z9MQRzD3Tc2CINLB/fXFU/uxdCEe0DwjrhgY39YI WeUu9GZzk/4Leow0rKUfphQSvA4QRStL2LUXKy2OOWVw1eKnkBtnqdUsHIImFPWHU9JevEqGANjp 8kwAuY66LvR1n5mfZZxyO9xI07Auht2ZtNudyDnFQdZZcwaf+5j1LH+iohk2fIHVSAi1E5J/4YBK VQe0s+J4xl3BECJ/wYqUGp5VumotFYxBGRziL/Ub0lcyURUz2AYJlDciIIz1eEv0+ASCTpjKTQcN 7CVW7pFWV+HN5OhbeXAJOWGDYJ3qgfnPilL9PT/qFiBcHD0Z9uliu6kjMy12Q7GO6DKWK174Pj/+ Sc4oRlaUeZ+8WCQu+edibVe1Gf8PPEzODnHGUykgzM4Zd3bW9YzJM4CuYTC3q7d5sBzKxObpwXjI KVkwSiPIOLfK4NAMItjkW6uoHtDKg9lyH2X1dnMbNC62d2NMckVfpE/ikv1Wm2guAlcuwNsTtU2A IGgC3ECKyTOEkmTobl4hIF8QKZCQr5eXiWA3GVgHtEVuDbl9y8FcNyqxVFLUhxW70ny92Hk6XMNG o8AF8qQ9g3so9n5ZJYOrytfZ/wLTDR/UB/4ubDEBbcrz3a0zm0FNshmC1y7OB3lQnA7vEifEYt0w F7r43MompPRC3ybQSEmoTrCQ9vkdkQnDwbE2Rm51rkF0H3u850oqijwSsqhhz4uSwrUCJwxUPoZP Xl1LeZ9XqlgjEokn/n3m9I6OuWtPFoRjGuB/Cy3F6U7TiDLgFHDm+A0qPO1I+Zsr304yDIiMs7DY qJ30EiIM6YWaRULOdl/E5yP9/zpnLVlsCpAc8hnP84kricMfG1q54dOJvy/jMv+tRxF1Y8h6gYqI NUAtKvaJQdrzU1dgFtrcsX6g5SRJCowVGn4yMVX5qoEUmsqHl+bztNbw9nXinfbA/IikKe9eMXx7 U0XRvc5OM3AV8DMh/56JgjMHeaxELOVwy3uu09+Orfwjpxl+XCvE64bNZW0aaS0Jw3IZ7i1ESPX+ ZSKo2bTzX7DymB5KLv45xzfyVd5pOZQh+QcU2qqVuju6wxDRlm05TjcVEoOVeyeIb0vvyJSqpWZM gN2UQDTeBGd1/vMgIyImq1M9ElM7WxHZtZROOqTNebPwU0UA1ZhK8OREy6kua6yQKKE1sJB5i4dy xYtFiFUF08lSrG9Bjzio/uZBlAMDIyVJs6PegvNf+dJdEwQlRmFJdXw3OrhDuCYjYIpb4CD7mwOh Ls+UH7/oZL95fA4iJ18Qvdse4fH6MrN50wwMowhj68v5/5LHSoZjDD11lZcrUDA//utDry+N6xPk uWyzC8X/Maz/mIbgauiBiysgGK2N4UTUmYh9OEWQ81zY9LUDcOqRqd38cQHE6rEJXjIsxG4znDMl 9ER+fBViujDaIz0SWIXdwDs63PvpWL36APV2T2gV/kdd1uMZtOqhTTzzGSr+1nYUXiNt/Kdcv6HQ ViXK5N0J2uV7SKE8ixWVwZ/x8fW4Gtv3eXcu/atObmQiKlUEW59wfkIMi9je73u+O7tXXK/1B5N+ tSMFez/6h/4W7z/0iizvIaiuQQurK6vLaU8aB7H1hJpBOhd27cYHVVOegymThyGVt3/MthiNVGU9 p9uai1flaeLRMWKh9qADyDEE8tJTsaME1+BOU4iRg7mP4RDvBiJF2QoAQQMtfF0FV2Q9Co2tYc/n XbAPFcXTNSJk1HYQN6NL6DkMVDsekUN1pr+YobcWc2SvsP05DPZOo0dp85LouXK1BFpPPdC2Kjjc /qGl0uJuHRgx4gvjxsCfVUNaRahkcp3Jz9q5wkW+nKZvtIedM+vKsmnOLibIEwVDIwsEMccLIh76 Rd3XLG31fZPq48s3BbtK5wJ4aDuYx4454FNsh0EBocXvl6rn7JuKCICAQbANRs1UiTwLX3EoZx7O XObCYul2jy3XqZqTUbXDT4xiScB72LvVi32cV3ofIyUBBo4YGmLmVynCVghlpEYTKCMk++iMNf4W ZmRk7IS//tEfMkYJTYAEoMwKxqLsaA9cBuALPsq4FrzyDZZ2XUsrdE9L8Ps7ck8HDLhWYtYBMj7S X+z4RD2lGT1Ysekrm9cIryetMRqYIUcSKcSNu6Rya4ZXiEOb+mIuuIsrU/0CM+R4nhvD7yhsoQ3Y t5Vz83CYm//VeRnxE7vaI8BQY7EAn7M4BH3GCzjm0lwVm9ecTO4Xx0l1AtXQTxJ5k7eNMRo+BDA7 FFL42ehu3jaVQQiWozTvlPcW7B8raYiyOORwouqBdXdTFsSzcJ9Me33BbNktaliJERTr/b3wRAJE O1fh4XyFonhctgOQlApE+jJSqaIPVpQMNekRswakUQanPMrWMMHiy+sdGglHz/eYUvbRCLhTcWpG AQc3HkODWhleIxH5W+pwbiQTkbfkMYgMVEAdPU6dCRU/72FXgjlPitM6WEKZJvd+8ZOT1pvECR6O h13VTOnRLcLLdY+d8M8AyqsCAkGOkx9CVfmnwWw62XS4W+AT7RnrEstdI0VIxoVsTFlQ8JyHNL+R zlrTGr9aUwEiR9kLDvK2cPjNNcK8iXZ5n0N8VcKd8T49L//Dc2LF5TKx6ybiqSOr7J4qad4eeJLa JWUxmViUDzoAtL0xK8P+NfwN27ZpjV4crAAOvqlMtin2qXQLEVRgsT6qM0ohr1AfkJOzjTwS/9lO CWlJKe5oYXKHNuQTKXF9XU/nRnoOM29d2Nkl+VgWJbifu+3YjadpqGbRxXbxWWHqKe5JDxW///oQ /tEkaHE8RadRM0Ikaaoyq+N44U2iJukZkyv7o45VihlWHciaQe9JfC/m4DW6e1X8gs+P8zqh4gbz LlBTVEBl1J6WZmvCiljCSOxzyCfuuscAqSJguGrDldi28x2ICa72fLq2OyCoyAmC9mxRnQKA3cth C0Uhn1OMuRWXHR1iKXro4jv7aeXUd0w/+9mvax0d/EHRPwkDO+CmtlskMgfSzmh9BzBs5/tP8KG7 ZXlkGozBGxzmD2c9Z8h+/icWUTgaT6QSzdPxbRUR/6JcSVJvL2MPP7/0cy4sZD5ZfD7XU4gGc+2A 9AhmayAPzaL5eZgBkKbPwSRXRJBe6NZpHxKi1DedysSnVZPhcY5TNj8Vqj+VUKLaBVXx8XoHHAW3 UQFwgqMW6io5ZPla+gSKEKc1QLTZSw8+drMZ8Ra+iWwCmhs2TuWlMI+yuNOiS7JtnhgFHsJgBBxh A4eMtvGOQ21ynZB4NRaPMurKO6tO7BEshHTh5wOBDZ6E5qYQ2XUDBAl/K92Yoiw0GdWF/zCkan41 PXOgw/TeWPhGs1Fhl7CUE/I3Q46B8KIkF5Y8KOWy0K8r5m35npVdxEraKNuNyq07U5ISvF+hCUdH 4OhN+tVLrcEcLsTzD8Fi7DwMqCMvKh/H4iVAM19u0k6/APy6kL7eHjZpFTGwc1ehSJR4V48AAC0F N68TZaK6eegPcYuJWXxkkn97HjPBXjYqgsNB0VJ+UpgbrQ4IoStnEBKFUQK9NExBX4mMSZinCR19 BPcwE8F6T8dAwZGF5uotYOtdAhl7GrcrbnrPUuqq28Ig9GdrIBDNU5xTQZUXeDvmBgW3WL1xcZyT 8/MVKtrjXJ/hrkLLZPPmqVQaJBbUQxBm/ysLdI5nGI3fOg2DHrHFKSBRF1MnDXISs7gXVDv3ycIa rmfi+Vad2oy4YtlKniK5ONB2Ymqf3DlaPKmMxqfkEVd4NZqyzyebfBKhM1xQTt/Q9yQzWPae43l8 uxXNNbPECeId6Kxm3iSVeUgQLhzCI3vc68erwaTh0ZAhAsunzpDUneNigxk+XZBDRMYCe6ybigwQ Bof7Dl8Y08GPTprU57QPCO6PHeVhwr8ywImLadxPxerTt7oXfynAMp4xrHVugL/MRdpIHGB42Oy0 yCgzzaJOWTRsqOHeM+xx7nmgV9Nu8Gvn4qy4GC3lcg94CWKJS+l5n01q5LkoSWSS/tdlN3vFeSd5 8EPcPyLOs3MHwbAQZ22x1mKExj3cR8F7bXvCmhz72ZlT3dCzTaY6RXbXU79mWGuzkk4+hiLGR4an E2L5EcPHpF2Y6pfiGLTBrMp5Juxk0WE8BXyqeux4/Td6CgrDrVeTZkCTsrX+x/Ggnw4y4Z7RDboW QHYItV/WbDMq6Lluo0sI3pCEqVH+TxAXANJeH3MSMLkctPyThgJNdiSFR0Q7zuq72SRXVQ2ewSYr yxiFIb/5HwmWgfV2e5BF/+USi2nCx5/gMrpvo6dEKe2BNQxiT+eLRU1nGgtOtHJbqzsCz3cvYcgt jKPou7L2JiemfEBezn2rfnsvewlAk9VGNM5kngoCrBNqwRS95QvMpktxzqzGqOSMG9qt46m8Ni9I f3Vo/9PX2tivGY2b/o5eyhfKeFDpQJwnK7hbD/vnxC0oeFbIn7G7btUbBJ1x7JGvokrc/ncXqRM1 pH9Bsspv6aU/YEfn3J8z4gYhB2yavu0lhOyZmc1mXELgsJNkx9O9e2NZ5oVPUO9yWCaBzpAQpaz0 y8BHTEWkcCvG1US/1QZe89Na/931yyddHNaCPWMeVweNDTBxV6DUxR1zQE//ONrXoMhFmqUB9eLx JYwX0XF2dsUAjtUrNYOPzLMZfuRLIMOwgIswNhgURs6NHC0GvhkybKbES4ODvbu0/WuelQM3DSSq RjZKGnguR2rL7L2ZLtx0l9xOKAFtKX03GuksTA4n97NLfd1a/ird7KAw4HuUmcBLkfTLCr+A9klJ O2d+kXDuUtV92/fz0Hd6nhX+5VfJeDyZT41ynCuobsAiMrl/S2R0Hqs4HTEDnCfZQZ2UzUOx4RHH cvqKSw8DST+HxnERx2vIKplG0K7em1ezgSC3Sv/ZdB+Rm1XmkoaDJtzYhErI1UKmdHfz153d3Fxk yDLq+b4OKSTLc5+FQyhjsSI9tKpM3FYdRW04Tu8uNv3gD3TMXfuCtFzJNCJt1cePpmlZpfJ3fK5y PT6ASKYHbll9T62QTp2aYyfqRRkoVWwQCGcf/LxjHt6j9K2APxP5dUcXLc56DTrIMZH71s+d4Ueh LxYeAf2IocfyfhlSpf4VKGu6qvN77i96zjuG/HAVTwn06bvd2O+EfX7HJu6e50++8gw96GIlxEyU HklxYHCLMkLuuot7eI4nc39Tt4C2InkNWFGbgFYzOH9PMEYsUB2ChwkpEAEl/+2DNsTAqZPfR4Y8 wG0cSkobrzxLARoAuVCdbNhrQidDRlWrHAN+JJYu4SgfR2c824A8Ky/XMLMXWeqmAwy2CjwgkC7z h/R5ioX7OODkBTrGQpdY1ckkj0ohQHgMMQYD23IsAFa5GM7kWRKCwKRul7IHK3X/PpPH1HZB/M3i XFsMnnSoibTKZCMhPQ/PCoDn+XR9pA+ruQs0OyRNsoMGS5aJXofPB89KsEOsrbm5n5SJJ//4hrd7 2Bc70FWjCZ4xBDKgqzD+U6kGl+bDBObU6OpYwUXnq2+DxsYVxHruracGxfWvzyDW13OVANAVtase dkYuqR7pG9PBy4jtRj8dFsx0meVVglSR8QhW5xPEpAjuMrnmGcaO1wUuI8un7e4qaEVdOMarlYV0 z187zQqA+u8QFXwJn8hlZBnY76P8qyNnhs7Dt/1ViHB5PusuBfPcjnpF3sSi0EnimqZSDbEDYlLa u4VX3wnatjCfVJtkUJm740Ef/AAdBhaVAMAttOxfvqLGFPWet3TrFnJUAbl+sXs1cgnfi8oSoPvs Gvg1DJGo+rvuf4+Cfdzof6RwOqRIpnoLp2lbavJH0hA+yIScoZK/DCFgi3Gkov4uoRABiaSDXpUP PcshLrghMW6306fUE9+ybAtwndRdBYFTOdJxYF4bw/yeftm7VMjdv660awchn8r6oSiJomkkIilU J+rc09TevUQxe1lXignz3PmlQ9eO0CmrC5LF2GF5XPNhKVfH0eulojcK6lecoGbZGn1MRxthQj3k pEArSO7LYe/vCtpD0ewm1TInEo7dIUceK8m0NcGBg65hOx5ylxlLVSOdhUX9BSkH4ppYz0cpQOw1 ZsuK980q0Rg8MUYhNUjgaODaWA+W3uN/91SIN6b3kV0+LVaa6ZFPFOFAYb9VpFsdSwJNaLJpK4k2 l6PFItuOh0c5wM6HUwCTLADZcR2QEWWYz6F1AZRKwRynCizBYhxtBF2diHlJxuSvISm6kr2a3PNO 8n+sBW+zq4xnRPbwnzDomedwdu74fjukpZYGMfxLbWteQIPIFXHA/vuoLzihUT7EjOQ8rxck0Ho1 vffPyszMRqRNjMgecJnohu5EK/7QGYg/I/DV5lVzdivbxKOgH2Pm4TDXN6VX3jykqXN1oRuN/T4V 4u03X63pyToncRWv63OND1UE9or0gNMiBE6POjKSmdihQXTTmzr7ZfV047Yx+FmJwkcoZBvZ8dRi FUQeY3EqRi2Gr/XcV5D9LThmA1i3kLFIHbV1u2/je5vwzQHQT/xzLK/TE17fu5fUnIoKFTCR2AJM ZbWGW4dXHf6LPfFLc0xDs/IpQaexeBecu3FR4yAOv/cgN9fBPUpRIKDCajPszs3mlVcZP52H7OCF adc6JGISzbhn32tf7QqLeDWiDDmSKJWs4gKIRn1ztre36CqN3I4cNHqdyEUY+yTN5Nnc6xqW8PV1 +hmQFmKhtxemTaK9PY2ynONpJNfeXrw7ZnU0v2EpmIWnFQZie2VNqUKPo3thUGAtaHLd57mpnnKr 56g0UrMvBwPYytp0cmwjayUMKS6kjkrXX7aMFxwWmbH9SGdm2bNMKhK8Brcerlvc4OOa9wxRIaPn TznsKgu7NVpgHrFb6RAnZwq09d/MM3RNDo8MtWQL1dQQrcccAx2YF9mw6LNXQP9CaQVS8Qh0k/X6 HGD+bII2q5ol0QfU+2eCNPHed3W9uM0bhYG1r3sPja91G1ZOAz8cVjNR6brRgIV86u78P7qxU43a xiiaxjVlLzpn3wx+OGCqe6bnUgPCs5sWkQDUhVoHp2BuseX8L9dlwVJ4QOVBSPxN3SyUs2Kjpw1o eLC4TkuPI9m19hU5x5tqfXK55zOcp7Mmx50zcZqROAjbfKkim3x+aCUCKS9mCAyQF7ZyTayiYa7f 9zU3ToZGohjWyQwCuGoZdMhPwgby1Wj1GD+S33EphHIpsIqFYecR1Evvhk3y+LbSZ1awhR9usI/R LiGaDgt6dBx4bjNpDjaicDotbzYRq6DKKQuzNm6C/z12Ci8/YLYjCOdZp4SD+6tjgjQMu+E9+Q8H bU4NEQlJdR6FY8wTrXZ/FDUpH1Mux0E4ooxlCNE+TAON07tByyHefzYtqlPTIPBbouaBbxqBFgV4 4G9/WRC3TfpXKWuwpcY5XQhR+Mu4TAe53RMFLY/MGSL7LcQPbdT59QdyRSPivrUofT8eG39jmLY+ X9jXJSGiqfTlhuDfomRYSkF8hY2WOdvVREO6eGsrqYkdaymC1an6aYcHd09WntzkvyPPzBD4PkgR BH7ZIWbO0MrLqpywXArRsISA7RLCe5vy+Cs2bHMo4UtqYtbX7+46wmQU0EpGo15Z0vn51bcpg/yi FTzjkdn4eus+85UeWSOGRim/YdHGubjFRdX6Xo9uzsdKR68rD9DR3VgDrh9MiJsbFekSvGRzs5jA ItiaZZGapREqLeCoha2zKO2UxSH4qS5AML0Q1ZczJ/z4UYyWtkx6WrpYq51A9dnjeI9nxmel+mTf zYbHFLREmg3o3pjSh1dcv/A482YeBMVY3ZzAqwN+e0bhjXVRD29xWvCN46SOd8qix+iJI6B9qmqG rL7jLNQv+HxUTrbeZV1sSmjoo/iHotGCv7YXDLZFYYSPpzRDzv8dui17Io62s5X2w6YCnfyRpFlt Y5DXyD9aw9oJJ2KhpNlfrbW1qTiLdXzaqrB9Ce2rU5FdMOeseLE3D2who9g0sVAMuaJ1JjTYLz34 TD6H86XRa6zqyXi6frg+jx178s6yECVqRBqIn6erdbfj86F8tIU9hiq0/d6qH8qTdVR+ikCujXZB z05HPUq3whwars4tAbtFmwAuwScBz+FsznVKd5LFQpYBaSQwEIi899GYjEmKsxXHwc48LEUkVcJ6 VNqsyeAV2Pry43HSIVhk8MqquPInaCCOz0F2FVk5Sr5eTU34Uf0OCEBw3FPDiQoEtu7tFU3pd8ki /T68S9q9f4+shZ4Q7N3XFfHEkisCOfNIoBhcmcE3CDjCH4XPKh8iCcuEBaOUjcLrkGE1PrKQJKv1 h9ezZUZJkmZf0V4IwwmEXfuqdTP1CgDEFjmKaAFmc8QvEg8iZGq/7LWSjcsJlbMfIZMqjEUJr2tf B5XmPOp00syxoIV+2UyBU+r4oHSyD/1+wmreyBDDHJXqivAQkxaquv0Ramvzj75RzFmCH0KHRllu vBzTNSibd4SMDcHzrC3h3erKfACK7m6eoZ+g906VuwpJT5lW/n5qpZniRoYKzT53dy3KE/E1LtGL evGdbZA7LGhoeALJmsLh7fpQCEi2gpmxnDjGt5zFKmF6HuzqGEKMBt/2vJZQYR/kws94Ys+NJXLl JN2YQv8yN0NxMVe50pePydnqfqMUnat+UmHv2+J/MTM8/UqPqvvLdYDsOx/Ox2FBxkhXMHndkR92 q6EpIGgvyp0UHvUmPLm1SWYFSWsIWpt7iEgCjVYABmVvyAsdsXfk/mrVQgS3gGtYW1FEwQrynvUc s2pyEdI9+M82irco0PF8Zr7FMCXmZrneydo+JXaQV64fzQG9sUG+aR5BJr8Ivj1hjpdK3pjqFE6x kYRYz/0y9J7KC0iaFpzI2WnRFr3gUGftEV+gCv2SyZlBjXrd32YYlrnq779s/g6zrsh42vkb/scj i/LWJH+SeScS7voduszMTR/zx9+pVMaRkdV3vbo2+PvAuNrlXCt4NF8qb7AbR4DAnrcUU1O7Wcvl 6DPsL8mrRq2aOesHLN6AdRCWvwgrHfRBstfAgQ1iOK/xC8iX3ATwXfRgSqYckYj7KIROYIdY2HhJ Z5624fYUpDxMDZaV7SF8L0W7l/YMAMl0YmeCChNjAz9BmRQ2Hw81eERpEVkrzwwk96E26l/ot84d 46EMT1jjzvXm03owDEzYUNWkpoWxsRmKKWEVTvgWTaWJgCzpjrVz/GGR7lITynbsEMECuoVJhKWv D5D64pafoWHAu4p2Vk8XOuSuvLP50XrnhiIxhauzu3jtWjKbVuAdvD7q+H6xaomhevJYLCxEhtAZ /Opyyycd95xJ7pwnedONGKuh+e6MXbMsGrRP8Zg89JIdayLJBhRUKiadKSYkPttPkPIv3f7Vb9cR sqrnbaiiyrImaU5wdj3ueo0Q0eST7WAbKhKIDbOlAHRPQjue0+uY4Vw7YWkTWzQBEW8kGl5Wd9Uu wkQOjs5opax3AshYeZTM8xaoKRbc5iuFfSpV5LPL+E9DpzZAWn8rLKlEacIjT1oc8MLjYMD5F5PE VZvLFwQRFeVPacUjlMYWuLxUCJFEu88YDjckTgI2CdgwY0RTM5YqEg7hJsSXlIS8XI1Ji1bAKyHk /T/6+VpDxgRCWFsX8tikeDiR+rIWIp7szFhEyvSiiGU5ldVFleJC4iA8LyQN+X7gcPbpP9LB3C1G ftODmHMaNEFOFf1Sn3xBXLIuTjCcA25IaSGlEoeJWX1VmzNsbWjGJPEW+54fFhtp2DGUxRYbQ9qT 8ZHWKLHTCJ0McYPaTgBPMkdfL8XcKj4N5CM6OInA2ksNjkPMacWXDoEdmn9tTFE+WstK/mjBUnCc hWQqC3rNNf/Z7/groZvcceBim7Ng3SnqGltpcmluqihBeGSfS21SbS97cuDqtGU1CZoGMtBNBY+i erNCWKvWmK8rhNNUK5IVhxUtCbW08OQsfrYQJYshFrwPMugBqp7g/lQQtoPK/1+BihcR8UMsxh/U cpJetMhgpYB389Y3opiUVfRTQtU7xbcCQ3sCHiVc+D6vUZ+vQ6+xrvEjrFIsfBguXdoWT2IRvmDd zJthfcConX2oTK5JFyFrKI9a2tZoW7boakRKyb4/iJq/XC0a3lU/zTljUV4LrlZB6uw3LaBMqEYo zrcqTZ7LXoyCpxJwuPyf+8nXxWGt3KxOLawPfIILkf7MAGpgROuRjVnLY43TvuMDJLcGUHBwGve6 Xmyf2TQJbv7uA11B2nN//JGsO2MRe2lvof4iQNJDWyhYlY/krSWaBagZZV0CAoVo8mSxrErxtE8n h/ToWS9jaovJ5xp+tiZBW4AWQvMr8tiCTWGzehsHOLfkIgQTho1m2QsloLseeiIwbDHjpMUMIjOv kh4PppOFI1BSwZ4BVyxbkCTDJm8KU1qxy2LGMCJFeXW41pwBuEEpDxpUJ3QVwqVv9yQMRA5KTzqP S0lmv2p4mRIUPMZOLfG2yYlNU/ic8PPue175PSdBDZ/qLztdfy4aOI7EumE7PkLu9QZS3NCbXWAv 9QuzvWpynI65sMLKyR8bvvTsJzzPxpN8SLCLxbOn5Tqryr98ySiMelEvITYw92ukrwaxc9GM4uNd nHHt7HTs6QmZEDEoSHR3nIndSZwJYTMekPwh7TWrLO7eECWD9xbYocAfaMalM8kPVl6LUGcFKsmO qNnQAo48jBt43OCuWMmcrTaJXgisHSuspzghWw5owEuaaw2uXzhT0NfhipU6xoxo2O4aSbHvBtkJ cSsyxViMmN7uP590N2Z16JjNe/ERN7XNqLO1smaGQerlSEFeS8tfnMOrB9YiNEhtRkSyHxo6UD+S ra0IniSsEa+yMA+9BVf63peNleSbb/sy6R7M8PbP3ZMDh57Dwb2CTTPKSo1sAE4/BmKaTnW0Ftwd 8GqL7ASExRq+bwXOXIbZXpQtiVVswPposdPpZWiHAY3wj/CklV70OT3xr2z23qG5v1FWssRsoG4N 4SMqQW4RVe8+1knAEoxe0gp1BS+966bjq4l06ysBHYLHH1guv785rwQ7QQUhqIdT1jDpwEMZobcK DXrBEcfqYz+v/Jw2rSU16KkEtz256OLGcClNUrgCqXrCefIlXX5MoQbew4dCgLEdSN41BsrSj6r6 mbXVpgn1xXJceCZNOlVnXsOIJFXe2rH2iAEi+7xEaP6Hl+HKNDXqvskEaq5jI/LQgVd3hpOsHCZl LUtvSJ3T9hfdCep9ChMRGgzFNrOgfBnV+y79ur/tx3FjZMg6OM5OoBK3dZ28tfD1ehP1wokiA7Q1 SoNx30+EMMwIf8m0E2Jl80inGkdNTGC98xPHukpuG9QiKHDXz1kWYJz7gM8JEdzW6fkfEKiKvGUE zCQ5G2kzpE/DyB9jVxMqOltvaiQMA1vPDhFK/paIhgISGy5+93k34zN2mXYpOntgLffjk5QkjIsd aNeJsU8t+Bzm1MZJSx16aPYBkFRxuRtLQ0xWX+MyKPdFZ7yEpLIFM2CWrO7MaTEs5xVAcSymwoRt Q5rbhG3EcSNNo3H8Hu+H/NIEuSz6r+yl+kgF0cYOWo+rg0scAnq7qST9xIO0wgoBAoIwVwiD0B8N lYQMzJg10qZQ+HjY/hKGVL1GVBsqFZY9gEZ/yvoav5oGaQXRN+menfsaIM1drTUzTft2yz6fgh0Y FgvetSySSUrWeMKprGHfrTkiutk+7hvJhxAcu3zjQrMF50GPtpyylgK/AM49eA+p37Ubgzadja+P 0LHsah5gagoBw/48SkXUAI3gfgwiqisvikET0P4slqKR/j7knsJ0h647Ycu9tLgrknHQ7Hokw61s /JdJ07YQn2YISUDEnCoLFlBH1VAmGF6ArbdytCexOleuD7G57SImadgx6jlfilAm3sbkvkzKhsdK /6H/4+L3I5PRQKZQFB1vFR14wmBLwYWRe4T1wRMTj5D47kXw5fIwyGi5i+NTgjTaR50niefyZVal cHWfZBqmAELDwOteFmDOYa2tC9LVFOG1Ip4kOaI4goxU3FHx4+/1AlX11gl18Gufw+XydPJdibkm JGW61mQ2Q6uB33HFkuDqVaFOwsi5+fzosqvatqI56pTfdsgHgq4DPSA16rHKvvdymKn1KidWay7Z b6rdn5sPuzpZd3rAVSTUM8Tp16M4gLmK50pBjcwRtC6AJBLg/XSkRCcx3LJ2fgdW1eCKRpM6RUcF kH3PzsvoorzIOzMa4d0B1ZxunKYSano5uZXm79RgojOYgDHjdWgH4+lONKlczEcPdSeEiHA7jqgA FVnwK2wrbfSSuXRC6769mdXEGFBcb2mgwIeJV/awdouoUO7A1LUOFIO57bvQ1tvi3lPYzXpcqaaS EujpTfJXCezAYCmgYPjmBphYuOziD+UCE6x4Q1I65+VsSiV3BQJeq1dUoVPYcYBknpFLJO+Ea6pC WklQkl4+3fZeXZ3il59b2TvqjNiKZUyP+QGGLOPE9k2effwTTSHC/WaN0+STM3EanxBF8Ph3ofKi qLd3wzCv/+kuQF+L9+NNpvmX7PiAj8acr+VrDFxsR/vThVX+HBq4dFJODgGxyOn6JglA3jzgqU4E sFCdepF4JOp90x2W0S+bkm6ciFFzatsuh5Qkm4DUZOW7aoEvN81nZdD2M99AUCZJYZ2IruvSoRVC mtF17tcj5vab6H3s5jbf9ScUgU9ON46k2zoMgL9W4XLEdoZU1pt18mnc0svqxuo31VuZre1lyMqn fxZvCEQMOgOrABMjmtyO9KRXEvNbtbP2I03myUAJv7R0xlKEX5Lq5wDceFyMYAQJ4exBsF+TATQ0 Mn1lyDP2S3mXmJnPq2K2H4IoOLLH+uzX/1y4f/RCVJBU5ZP/f/ch2PJ3a//zDYwqC6ciGtrVeiAl oBUXNjYO4GEGOLFTUa11Uk20jS1qZQnq0lqysUDfUAitG7L4frxq1DlyHShKdiZiI7gAhC4TtLTA 1aUelmwwmtUztQ527Gdgs8ZaRxsrafC1aJhbSjeeHlqiN6Sh79oh/ymuho4BLi6uWfTMMlwiQD84 u1JpBi37Atpk23aLrQ4T4reDQY5IhQ6zMMmVvP9hrRk4hpkOjTA5cSy0FiaFPTzkqPKFLREOT1F+ gelCaQZ3sMlWiCssGHf12ALnGmXYl6Yc47JDm3eB61oYch8fAIaFXa56cFDsj5xrQ6mJvS7g8o0g ViGIh+CrTJ8JeQfgy2GrROMUAMklWMCwgOed4puBgwXMYqydzkPSous1zdQ5CF3bKvnnAw7ouZoh LX66KoMk/8kMmDfCEn5NFqfjeBDSGL/2l+eHpKshP5FwJXyAbxMToDYUnlYSUDyMAeuFuR8zIlBw vL+aFk8ZEHy6TugWaSrR7muZ0TZcM95TXz2rNxA+IXd/zPqli1C53Ry3fgECaSviF9vyZ50cWivw wNTAJPR2ucwdMlJwscpFjwrfd4e0PmrxJccq8qayvypHAc7/8tjz5Erm+aA144r9PTU4JOBjhERR AB3wV15LlDhSK3/89oKypSl6aeQpeWmhmrw8mtquX6Xl2IvgXxsJTXpQPjioj1aPXWWQsjDPRYUQ DykEzw/I0g4/CbBtlpF1kdlvlWaXFfSjOqs4ajQNiPts7uywJRQuVAU8bAKP5yR6dpaJyTrTE6GG TlU3dhkL0Xrv8uuPUV9aM+vBOCOsvbRBl1ptcKJOrqH3mZejEuRf1GKETzAJ0WCfHBcjx2Ci6W3a K2XknBrs+Fpt0B1mcSKefsij3YrhJPz4j0MHGBHYhLKw3G6T7Iwr0IATJY1BR/62IOx55C2wQz5C drrv7SlhXl8HZivgPMUaGKB2WTtr4+f2t+i+oCFdnCoaPp+2uzXd8tqmhzDuKepBO4N0/81UqVH6 L4ig3A79/0G4NWRAVTRPuDP9UTnZ7/HrYA6CK+K+Bco6jUDyFMXwl0r/NUHJb6PRINcCt0LwVrDu wo/7X65aDitcZK1FICnJBvpCmJLMSHjcPMpxts6tDYZblRQTeV62EeIraIlwpb+YWep2wNtmksNB ga6ttJVyWLfA0ab7pAl7RSJh64o3sHAsTLfHi+IcgHw2Ie0BKjml5clXI3G6q4F7Gtvuyr1qxHoL YQXumvgvbe/pjBPavI6leOsgwKwy30mKjO1jcdn7QAGS31lCrM9KnlCrH0MSmlxia8uO8X02ZIRJ 42vIl6JmDQKVii6gVB2l7qWyH5FDJWRdYyyngi9NXFgw8nM9haqUp8HJ6WMjtOZGrT++3cRRT+rB ufheE66EZ3f2Mr+pm5tlqL2ogBMVVHufrdtJMjlFgLpzYaEVAsbY8cbSrWe64B3IunhmBfO9kWnD tEsyO9sej7S7F+1vYOgj4yyOrvftgaAmarBYMXSr7CIrERK1QJy4xNKs7VkdXfJnbSbbb643vcKz 7NAC0RB/hXkhBLSSvH34x/ViRonW8dUSWSzwfE/Kx2RDJkhg4ZB2t/yuv/6ITJOGXhilz+G7eAo7 yloXr7ZBPRaMl6RF2QAF1RJAT4A5PkGj+6KXRh7GLEXqx1U6qvivUYnZqfhigJ5/FwwIwUN0EQyl iC4RD0p/ULlRkQyjvtYItMkMZD57m65SKc4U0KTUlTEuU3srwDkBoyUcoYOBt6YMl691aSNmvuQO zxM5y9JVNP1B8+VjhzWPu2WI5uti4n1HbpsC+U9/DGaxNRQmr0Fv1PTQp/iyppSfMaN6pTeVZgRt Cf+NpaBwGqLFh35iiCoAabqUV4KRqBWu55Be3zVbkoWlCmjkVD+Xx3zhJq/RwwHJj4kfGevnRxHA /sSGYCSA9G758vCMgHXROS8L05PmNiyCOrb77wJb792sSHMryV9EtYXLJebi/gm5McmHrFKLwvTj yKqM6icqKngkE9t/Pxh+IPYELhb+NBrX0tym+Luvg/pBEqYj9DgVs+zCfeD3/KBN4jA8iKbNW3j4 Oiq7OCkDLA5W97fcvfztEp8lNHjw2M/+kGh0imMV4oAD/fyHzNVdI33o2xA3ZGff5yu9Em5E8mHy a5aX2LeM2vzaVdvLYwRspaPuqQbtpaBcCQzHASmBPaeb1vlH8IUOHrJu069do/W30Yj5Wk4lXHDf dz8MdKUmvW6Tn4sWBQyjLn3BcGPF5kbncK+XBYUNfTOnZ52XS/vZK5LaYp7hSgFrTwf1qfgBlutQ LVgrhn/7l6USo2IjV0bzFHOS6g1KGLZfVyK8bQddfEFIeXlHv1fw9m7toPWpTQwZNrII4TrZVMXD AEOdvy9UBUK2D1QzRtAvZolX1Rbq0qY9XsqyqA2qjKjrtUI4m9HeCBCaWiQ/VD3Qg0BZ8DFSHTGQ NVwaidcB5J+T/cuqEoMVJ7zPmJP783o9MijSIrOvN95qCighaVDV3Sl0TL8dMyy0AR8h5sZ7Fk9q mbdH4lWLEfFkY2drcAb6McGn+rDm93XbZathx8MBnKoFygpEaMVxDXwVklN8mOzgDNm/l0qxKioP +lIr8u6kUB5BJdu4rxPHPeAuwbt7CKc/nYfFJJmy8OuOI5baAr/9N4Tdb8/verDmq06mbBmAfqd7 XFRCsL07mhqiW1R/RtaJGKRySK7SNjd0U1LqaEc0I8Aw/F/xBy7cttx/rPQdJVD0OUyV9QblGrqy 7OBhpS+9KtS2FQKs6cf32MfKRJwQAaJdOYKTnueQ1a3g9wi2RIU8gDrhrdlliRZEkzwAbcV6vjJN VkrdX14Cr/NE423Z1aciI83WPECbJ6bVz1r/DWavr5V1r1VFfIWUx54yXjQFhW828aAzNg3DI279 /G4LVRJb9uhMeWq9rpOvwVTG3xlXyWWX6cjp1dI1c5bQc2dXJq5I30efw74RvP83EZgOeI+g3TgT qII60Ob4P7mC6Sz+cNFAL9DlstpamaSmgKAxCCutRNk/cROmpX36JSgvo9T6pjlEOdNJLfmkwLMT 5zLNdCrt6zXMYENgcR9qsect+MLeV/FXDppMBLak+TyfAPHvGF8slxcdtHC/ulSr0MMLBs1nJIbK r3cyR0+OzuJYk0SiaINH5cNdJFyim0MXXMuvOHti72fzxSL4C4T+h55M+GvrsSEviFFmBZQheCjh sG8Nsdc1QEX47OFw3RmY1iQ0Xb71du2JGZLG2vOGm7wBjBUFtZSiAy1+Ltzi7B5qdB00eF5urq44 VhkgVg25hdj1YXmlzBq/NLA8fcILibfvnrvZgMgv7CSXy9AO9uAR9qoUiGfZSwmZNkGYy87/9eFn cd/S8LR5WFieOJtCKmGBj6XIPXk89hjk1sU7ZH+xN2h1mjAWGM1S+uZIz8+MFiFdUm07RETRwfxr BeSvSilD4LcfaSouxRI9r7M8TDGGs/qlBvh94Awp9dI/DaXskdMf/ZmjwMeT+zbZA2Cex7zT1m+5 S38gy3kEHDbYw/oF7/6hQJjhA2JRH8d5+xexeSVIgcxB7/YmU2iI4anO3urXpWnTIedXxYsUKC9b upe5+QsiKPKVCUYCQi4bPJe3TfXWp9mBSRnf7GOfnCHth1A2wmfnVOA/YAbOR9o+gTkEO+SMNPni ejXOKTsYErzzrV2TlqzohB/VNvrMJPjkY/Jg7eEMofYPKvHw0lgyGAsKbMrpb5Stc/SRYE3KMUy4 6xxbXd+KOoXost99I/A1hpwcvIP+6vq397Bo6xS2GRQush7QqWAS4ShsE01gQfM9oobqGNFKB5sL bboFzFcj3gMVE4yWF7eT/p+vbVSMOL7X1pzhaF34Mzowbhj/NMXtvFxiYaQSfgCZ+5vbsHkNpCg8 NUurvMk2S6HBjhtN6E7+vL11DoHf1Mo/UBO6NvTQ5fYD4CmlbWJzIoSZjnvTuQLGl+KL+YRS3YW7 2ICQfZFaoyFZAKNSAWRBfg5u6TvkKJs6jsUfSGWrt0bLdIrwnE0iFo8YAV3yE5RCSydbbD/e1vCn YuTb9CaBKbMUHGVTB4eE1ZdK4HGsjlLPlXWqe2YvaqZAsecmebtTizupjPHiKeAbvK2u3rmFLOYd wd4ipvB0R6yy7hBLxAELnU28rk+yUkYz6eEuhqlDocxjieICHnCiYbhkVcE4iLeMSvZnk2Ft+6un KS87cAO78yCgb6z2Q5PtwmowxHVrk26dN3IZVdUQkjdAbWmN+P2bvIndqjka3yJ5P7iKyf394JGO xT2422IWV1ACNkAEV1Fv0IErBXk7Uy8aTXyvrwgLHHjxPrCyxuoGOQqTSdKRysaP0JTtwDceEK/0 nOfIPJ5p+yGNhklFALjqpGzHKxBizwpuoXHZ7VXqgrQkDfdYp+87U04WFe87sgCYVZqwhwlWWfmV B2kZDeo7zOM77E+LlooT1XneA9QPdy0aThImWahDR6jRFY3+6tH/P3dr2o7WJD88erEtwWOFRChw 2EDmPGtOLgYranHQClf2vQ2X4Z6uyzqdzzxGoVktNetRn6k7r2TobXD31ArncwR5NaOXb9vbf/xX 4aSnMgheVEtw5cj/KgXv6l65JUXW623eWyVIJOoHWIsDVOcVV5lnNlWTB7bCMZZVMjLmg3eJ1d48 RXVEbR5Lb3irM7yg0UubndxRXn3AMMKeOGZE0xW1OvRVHqpU8wbA3HRyQCsUUpwiLTuauf0rggE6 TLs7hAs5RK5+nv7sDBNRLHHdglMGNjg5afDcxPyTRarolMZ/MVT/bDriLNHB+bpzIlyajHUT3PnG 2c7P8iO0e0FRkwPS3Q1VatN00DB5BVU9IFOX54NO6RuEiDDJULE9LUx5qGaJaG55v2EAvnR3E9PS Tg8gIn95r7wBK+JLUYWSLF8MK46e6JgOQ5KmTv3DHWcKA8G2+tQZKp5yt2BpvhvNpHGeJ/iWqKYz bztMg72j96qsFRMMgK9YGVgc61wzrROWd1IPy+Xhm9OypYABZcb9bu6v7lI+K9BHpZa6aYnNDcdt A2i1GsItHTiFXWGyA1OvYwVbi6yge2U9ayw7FMjTx3bOvgryAnBpJRgW5LhuXggm60wawmg8j44n 2JbT9fX26H1sivJwVkKQnbdrWCFKYM5Yc/ZI0h8yI1HUVpQlkG25BTV7+ApjA6w1iW5E2rVi4Qfb THnz7CHWZHfp0GO6uYdL/M9R3Qu3qqaRUIYBobIVQykeCp91bFYtShM1ICeA95GWamzVOb6ATY6h 70jhu/ZIK8/GppvoDTVfQHSdpwZG/lUSLbhfDn/5r8LlUBYWk/JLMRNvcutMvgN0RgQsJQUNtyHt JRd55oJjl3yglr4j8UPaLxRIi0zC7NfdrEnH8BIfBpdJcgWfgy2g9EQUbCdhjzBBjBy72Aq/aqUp uEy9wshX7WrT1c8c5yrkZUmIu6W9UHs0lCSchx25mwS40xktefMsotwbiOaCQxekqOyqIX6TqCrY laaBQhAPYCc/5COMRVMTD5jOF8o/eroJ9iY00T3Z8tdgEXWadfLkD/rxGpYVT5SXJIhE8hBYGuQg LuQKw+PtLtdFsGWMQZfcct6KWJUnlRDpZEpzkzcPou41g+B0iVlOEb0tAWgz4DnfSKqE+LI0djFr yjaxKLgAbvtP00cBUZ5MEpAvum6l7Zy1Ksf4kSVBfKbi7aykZ+hKDtqMGDVhlTTLRWPJzVC8uLZa P/xnAb8LhHZSNcK1EGg3QNa17RTBXw4zjhyzR3E/l4R+KthEZ0o7uAfYVXH34cZrb87s4Xn23AiK fQjkYLxpwTLip5WuQWC3sz0mXkT0Gc1zvX8GT25Cu81AyjZVG/sHKnZVu745c1fjAXkSf8d3yfmH u+/kQnyUOrNCX5VN22BPCHWb50f6jW+WqMWaSiOrJORfefzwc5i4pULC54qxUaq0wSDj5apcwV9i 2GLIZoxvtUFzepYG7TZum/Eq6MjRVNT9rnRuE0WpgPt4rCrgVllDN9hjqhOwHqcGH5rZD7603pYJ kQsnWdqS9b6uSM+9gLTub9XsgTTLMlUGDXq+XWBBa8nj6vfZZOPC9mITiHGCjBYOiLQQdWw308IE H1L49UO+h+ub9MF3RvPaLQHCNAF2m3lHLkZzEqrphphBr4wZ3JZo4lPjtiBeA04M9G6DhjcVQGsM rAOvdVAto2ayvWSuNIuR+8r7pF2YYKFLvqogXDygMMhRLx1HibRncPhjkrsQvhJ2skp6Q5gJPE2U SNPkaLRBZogNgB3J3JOdf1ErHjzVLfZ4F/ZJ/aCdFUpsn3NDABFYHoM/jqzj9f9Ani+N1ZUltSYw pNMRPX60Pd7zLDxp8KlRgWyP+jX2IoAu8Qp7PTXmlg0uBADJTPd99u6yZ4AX/uVu/PuGPgSS7p0W NofFVWoGjlGPTA4YGA63ZXQKIJzpo9kVCsIt0MQIycddQ8dMfvToov+H88MSKyrDI1i1duu0jLI4 jbBdTphp9BqfF2EG9BgOF4kIJ4ndz2m5zU97bDM0C+5F1qRfGoIF7lPU7tRXBAnrqKdWHaMR1KYf MLs0BAPoa6fcBVG4qRas6diifL6OgAzlchTpony1t0AgSB4gB3t0zH7nXpvwqQgbZi6hTfNewRGb zBLk7ncJm8dNqPjGAsLgVFIeFXtcRpiLP0xlyu0K7TAHR42Cu6/oHYCnwsNYBi/u5BiOtVKXSpD6 L/mWdbNo3ZSwjG9U4F4aDFSaTCUuQ/kqCAPxI55kPpFA7XX15YUxYQfg9U84UqBN+1UB+x2ZNZP7 /UcQw4+H2uRCBgnS7ezDYYrdG7xXrpAuDUN4ZDanLt20QCYK2ja1L7SqU+rcfjXjLozy1krP4CxO fi/6QzrYHa256ScQkUfcbSmZijzOt4rFXFnDd7q4S7IvGf+gMf9gytVq3aEwUm91PIG1tRUjIbA6 usz3d+qVwVeJAOBoOuD4Zb0B+o9X4iy7l1snoendX2/SgiEKBlDJAI+3940jI6I3b32TTrc+cvm9 XNaN4SVbNaWO8l16Avve2oh/kr17dRjiYnD3hDGdDAHtJl7o1tzXlnbi4tNKbF9yJgz0r3gBvV0X yS5u33xdCnddebtVpRp17oe2D7gXVxk9buvGyfvbpCwZdUNtVKyDla3OEBZJOcDYzqe8x+jufUgy suivr+x0trbsQX5hLr9cjgSOei8+wv/8oKjx/RQ3hmcx98LGMMDNNT5QTP50ibPgVw/1FqhDaKFW YIy8R6K8cCOw3+9SCrP7YV+e/bd25T9CTbW/x4FbBcCovam7ci+4kB8dx/bowoO/gwm6W1zNnm3K Efz0YaXaG/zdiqqmaHs5ecPKKvM2N8CPduZ5ngpesJzucAM9/5fTXiRqUwkFqrdxgj6qe925RnUe 4CYsfZrq9+MMbwLb8YiT6VHkLDjTz6BJZBLtipBo3O1fDpA4CNyUDBzTOBSJzR7NSex9xDQsjYx/ h+37QRFsWWFgVjRZjQlApNOFu85mhowE2HSkQRvJagWchnv51USHnNYIOkb5OzxtHy/5jdBdXyDh EIYOgrNYEZx0OLnV5woZbV4cFEpiwl3liKLE4nH8BJqMjW1PzOvqFfJjNYhhi7bnZeHditGs8nKv H3fBJ/R3Yi4zbe4SfiIDwDl+yw6tn5hi9eErvdETUxoUCTAydrKl9marIys9TIl/9L1wqGC9F8m7 ZTV9sr3TIwEVvn0vq+DwEA5zCbO0zvZ2d3fdfeB4GQKMv4o7BH601/17PYyXC6j7FoVXTat9xeHq 7IcGaSTZfNPMw9CarYbBRLkX4PdQim45024Tu6THrkx85wsc5Umgixsi1zdt/HA253g0tz3i/BPE enX8Isfl/e/LlhSqUePjRYpld1wHitJnSGyh81KHCskGTIBVhEW82C2ze2Qv8FQ7RA3Cq84Owh8O 13UM6Ie2T932vJbCVq6zhL2MDggsvYeha3z5fH5cqga05MZeH53WR4QvAmNDEXSf5kDZbB0ki51w VTO/KZZvnDghzMa6rRmR/h1jKGEVSTBpaHxeoTydGCSNNxK/IMKEE63qCeGAtW977pqhEPkDL2a+ 5ROOyd4YDVveDAgO76p+l7orTNGFJISePJHaeYxvs8T+C50tpE7S0FkxeaayzbzjHw077uQwjyOz 1//mZHBgez5Ag5xFCQpwA0ka72UxI3S/n3dmb+zE1B73vwXDDiEKs+mTqkjjp5PGbHDQGIjWGxAs 73RTV4R3liubbqtSekUDbBqpz+eKUkZ/b6/XpksX3w4wL5mAF7BilIRGENYyzXwgeEDU1xK21UyU GCM9e5Vo1WmHuOzCilOim9UtIO8YLHI809YJzXF028GfkNQd0iMOaO3cpBHSFoKFOZvl0pH47diG PHZz3vfolZ8oG1eSMUNVzJit8V6cHT3mpukQSauDD3njbooI2svkt35dPA9homjV3rJVs0c0npNp FW3wDHUTEJDUc3jI0s+DJoV/l3oRkf25cdL1y/TovlJJorZI9sAdJ+SArt0rK03htdnA7UG6B1FE VxrniSkAAPlvCEvGzX0p85TIkMke5sQIxrOTmAtuF3cYaqUlt3MN8eqNSpCZL1iXAB9JAxDYOm3t 0fNPGjnkQN4Iev4InAvsK6FV68NeCFm24QzC1iPv9rTiMEXTgC7M8IyafDc8XffpD9x3G4gdMfqb nQpxXEuyiKwTFEoG92xBYwWRmeqHXi27O1e2YuMcfSfbTHquQ/T6KwjQuIPlJpwT5ZUSZKItjiIW vcDDvVgyprP+1Bn/gC+61JWs3wk2dNGm0Z+ZVSgYrSh6+KzvKnGPB9thnkRa2Ogqk3dCpt+JL7Vc Bk0RRbd9e2J0p+4OOlzezY6P8+lCh2knANPd0cdqqDirhpmVwzLcQHBPGCtNpNxDZuMBIrAE4q1g WfrOHD4+bb/I3Q9hkEB4kLRdvTrfEB3v/SCNWKAGpq4dSUGniyrmjhxSh/EhtqqL2GQi4N2edYJo PcR/cKcIczO94/tlQgPHWw3z3jSpZPI4lbjJqUFTiiV2Xx3VhgDNY9HxIvRly7vWlwh/tnH2up+0 LYtIvMVHYuLwsnmc9ERDqC1hQERknUYknjUSV+Gc6QAYVYUPAR6a1t4RLu4OoHCB0osIgtpqJXQt cdy+9Km+HZ/FHd8TXTP1ITSM6spmw65/4hZzyKNSRFA6o+mns4bH6SwQ6MkpuicNt2OlGzB4WcG3 lqmWI4qGbHrUIst1PTbZ5z41Vc/FQZ0ANa4A9Rckkf4eVus3k66BDV4lSZGgfXHsxTm2w6Axot91 KgrB0zaZWGtyMbHSzrn48IEHS+m73GVTZ8zP06zil09LlY1MkqFpKSTPL57sZ4pi5Rs60sPAQdXg /LFd8h2O7DNOo2eHeHoF9EamnJpB6lHVh7aoWOEBPBbA6JlElvCJed4NAPgdFqZUZX9RGdg0mobD 3LlSNOjIfkRzv99atHkwyoEfvLjz63iZWXF2xVHsHYcmcTE3q5ycwwVNx/Fi8ZRyTi6N8CP8y3WC 6L8R5H2ng0rS/6HaOGPmnGL+CoE26eYfldkZD/aUpi/XKTn4fP727Am3MmCrgVd6acUoCVJ5DS76 fBmQNcYyeR3061Ux1ptZ2V9x5KPwSA1Y0+R+M1fo2ps+ZIdyRSqetGnmr67jr5AIFPwAU/jyQo7C xRnq4tbpvdNWmOpQKtM7hDaVAz5sYpE04WfIv9lYIMBObKHGseGaKg4Yfd4P3F6eQAMPbXQZaEjw 6DMVOUVlI9Xf8u7xH2GAkGIlf0q7BCe9oSFroPGk3+4Rh/qia4bQixrWIr+f3yY7zvUVIsazPh7v YrfxY5QAJBe7Jt190CSwDIrViTEn7np98PUXcJWKEJxqgNZG6zgFT4AvPSBr2pS8aXbNx8FBTpxR FPCtN2pVa/7oJgVldTI5u6AM5Ihqzokg5k3DbCy6p51HcxNd3ByYfSP2Ptp+AvGNF0iDsqLM4wB6 dUL8oVQZBWKRA+giChxnUgd6PgJPceeRJIPZ6IDCcsCdPursbTGHTPkXqzdW6ke5rSRKpSjwnl6o viv5dgmL+DsSDxEeOffrD634jblQEUKWKquAFp5BAwDwoxU6MIN2kryGjxhjbZ8TXrfxrieM3N9I ReyTk5aL7+GVsdRNyoXmdoxURcxPQvieSKuAJZLnBRhjGrSmds3whBWVNhKsEkbjPUTDHYPn044W cZL8Qco0aLbPLIMdKwljdAqIBkRBXjXE74WaY6PIppUwJZQZ41Rul0osdBfQP9ewUkbjBuR2hlw0 9m4gCSH9xQQaoOVTtU93yje6miCGzSaf0B9kMVJfmqvBv2pb9MNYtgOa/huyYtcYHfYj/Wo9fvq3 2TeCxso+Xo41FCHPsXBRlnEIb/fQSziGezYUFevBEMN4rwSW9nwOVplAJ0Vr81bYTEXWRPg59pS/ QOJEtiwLOGI4ax4oSrdxX+xcBhXjQeR1sY2cylCNvtZGCPCKoYEFKksThK67jyLva5PGP/PMRWKK bBFLo5XUUtP6o8dqqNcDQyVutfFed4+IeQE/mDnKaX5ZSs6M+yaM61XZBvnI8Kdoe8Sll712/nmR d8nCVVBddVIa9W8g1bvvg4ovXpNBge6/awnHh+aEEGOpFK0BFcQ2Zxwf38f7xVciMoLuDJfs35e2 e5DfaX9uNe4tp36buKeayxlIOCzI0NiufFdtg9k9SxfQfX4wxBku/0f6N+MfarDfTMmfY6Gq7AcD cj2rarccZlG5SEJ6EJzHM1NG0Ce6HJNGTIkn/ZaOMb+3n92hs64bSY9cCibNetQiaus9I9nePnTA tDbIZZGzbO3GnLYJqU2xdnnxBwxXGQ2PLf1cZx2Ciy6o00hf29XXhouYwFrBQi9ZWjgMur2xX/Hj JTPdkluA2Y27Z+yDnVePkGef5GMjVR2T2ZHPHhYZ+m6CmMoRVs3/gHS/cE56X7j4HeyIIjFBDzg6 LbeixkCawiu1bNaMKRAijAh9mQKdYOdkfVDK75+W91kOL+VcjknRE7bXiEd77gIrxW4oEaPzf62N G2vpAAe0CDGEB1wx3OPkergzdsmjf7g4/upKMZithVGjMNbZrhKdMlE/Z5BMjUfAtqyvaQotwxz7 VC4eToVq6Vs8q/IHg+Baan6dGQIOYXASGH1IipiQjxO+10aEaiy4Sm2+vLNr7wDd8kM+5XUKTmI0 pVxMTVy7KRh8JfrmLhzcZn0cIZAltXXqFl+DqnsoVYV70yCG0s8Pffm63tKTTMxp3om6j9CCrhzV 8sOZe53dTavpAnaxO1W1AFUJKk0cR4rrJTK+v8unYU9uq9iMUDa8u4VICv3KOmeZqbvF8t54X5ow KYTRlBGe2sCxFHYmr83ATDbTRtFeHnFyQlwoBV0iQMU0birFpHWevvn6s6IsGQ2vnIiEVKcNyhiv tC4r+nCk9MCcf3vbZh77VKwd3/1rEsMupJG/S9JgkP4tsWJTaxDDoFNJE/MaBKs+Ynt9QgHOCIT0 trijhCcChOJOFTZPEfOlr8Ya44TnCcpXKCORNj7hK2EEOIIXHOvcPS48eqJZwsiU9anXdtWOBUJJ NIby26MxqypfQqdPt6bAAUDQ5oyVyub7m34DGqDwGH9K2FKIKt7KDiwX3dHnQN0LEXSKHLbptRTb 0WOybheQpv06GLiuxFZ09mSN5kG+gGTpabH+BbKhfmWqR3aX+kDQUo9XIT4qogD6vk/fgsOKeYTv ODjxvrDms1hIsPMkBSNbWTD5aGF4MQZo5+cMZVIPH0APgEXFpG2Knr6+mQy+p7r70QamJ74FfoKo 6rE+rpUT21wsDq0x122JvWJigq7ALolGTHn3iQAaaDrSMv1UqKutHevsRvOxoOldUqafLaxrEt51 +ua55S7su7M7o1iV/vag+ODNMzGrZNRw9HlQe/i8HdHhE78fmIV7Ov2D7FZPDyZl6NitvGJmduMz RUCoOYeggG5zAbIs1QIrZV7nlPBwy6H/NCdFKmVEm6a8rCZlREj3K8O9OarvR3HIXrXyB88zLKHL yZhPvafdmO31CosKTgyzASaeuQvaF9DFxqygTnq/i5ia11q8AUATG6JR2cRz6oCz2lqPmudlb4xf FjQa+pJKjtw7IB6peEtLjzlYN1ZKdwS2SPzsOCanMtw/HfQ1TAeTLbmQGCAkd+Q0hVpkCQEMTOy2 dkk+HmaUFPcGwRqz5UrA07i4894wbm2ii2AiDoMRIK9ZLE9xuh0WaumBGSw3LzeVQBm5O2UQRFNK X9QZCrdg+zof7/GDCC5hQBOT2BX7DwM5WUtwugqI6C73PSEKRfTcx0p+IQCxAbaaiyp+RdgyIOcf SiCwR5Rx2LHWoRMrtgIF0bL89iAkEdswAURKlZIRCsqtG8SRQgDAnt6NtiWkdDK6e/Fplm+MjOC2 mhCnuy5ZnqyGozhcGNRx340upaQOadZIpkbKirOv+5yMWbwAI/f4lutF/ZJP4tw6xzEM2Q4qPNfo 6tD/x9Zq+s+cXlS7BPJQXyc91Fk9Cmga6y9GoppXKL89Kk10y4RHa6wPEN0lqUKKPiKBDI+oqP+v NsoxAwHoUahwi/D4unxGG8edeYZR0z06Rj5oBKJrvTNhKI/5TaKGlC4Y1ZOEv/kpJQRyNAcJlQMp wpVt3tpJW82Hn0t2W7cnlFTKc83QZEZlsL6BbL9IoiDE7uScwzi5OUFHRm/7npw6SBg307YVBj93 ac6umpVku9+RwTsJabuq1woKWU9+txayRO/uVB7/LxmZ3ZmgyRz6C9BTqyiyYlSGXJLF4m0LNPGl CFiusnfk7DifCibQcOHAHgLguikknjHiiOM4zQWJWQ514TkCiggoDJC3GzGhWJby7b2/F58hRVmb 717OJroVApkKzhapPsGrSS/iV1yE8kV3iI0nIeffnE4oq266+vp2fF5C+rpUUR15pHtXUCf63MpF 9Sp26SI+922ZghuwUMUJEQmpgSN8GcXP3zoGPQB+XTdKa5l/2w9dpO57427RaGLxn/nYZsp+dp1P eal09hV7Wv+v1Q1hVfV31Z+JyDDwqrstJdRPV0SsIXCNHX3xmYtrn79Tu5ypb8gTr/VxdLlewPze GDPego1FVczbuWeP2dWKxc4jJ2kUJcunQrcAFAHGelSTOTC3uDTeJnEZb9ehX7myY7a1stjORf4B lFuCGim38SirvSA6EDShhB+3kWZhZgV5bLedBHBRdInotn6iORkSJ9DkV8E7BLmnaW+hV75n4mLE kvM/MfFSRmCCFjGjacuVz10c7m8R4esT4dwdVIknBoMDsirRYhFL31kL6u3L4IUaYmX65GmrhVXo qBm2flJl080mRelzzrC3DcX+IgGcIiSekK5uwgbnhiZe+W0ql0BwbjDJBjUDO0O/odQ0kNRxF5/c +qHQGAat8d/DH7nQkUjJxPMNWhsJ2RGrtUyHly38+w6vpDnvzDIc7cRhPGNHr/tUS+icE5H3546p 3RHEvUcNmZrYitRKi2ZZtBQC03RR8vwae3rFp7LvvHicPP4MGGXaQE0P6A9koxQYIdZ04dldKUjD +oeLoViSbQ1zHFvlfW65uc6iNncMwkN+dM74zuBh1AEIuKZUsiv/q/cyl1HaViAj6wKb3i3CU44S zQIUe+TKPXRjGGd2C/Klq7cB6gwcZnyM5urPCeZyBpzK6eq6KxRjE7tTMFnFa8ZMXcYdP8z2eJLK fouGQoH2Uvib7XYSH8z/Fl9lgtJ8BjccIfYZiTV1vvvUBslrsQ4vUHeDL/V89OY6UbGiUKD3DUsg v+2r/AG5uFX19EZQOYCXpIIfHQi+rmVn2Y5n8BEbaJyTkr9qbNan4J58z3g7Dllam1DUAYjrCLQ+ 7GzKqYpbQRDGLzPFjwL5mKuxkDsleBPCvMhUKmg3+VINL6Uyq/SRjWgNpVGsjIMauhB1DZSTD/Fg SJtHlugV2Gh6mHaYEMyLn/ARekMZqEvZfdyPZaW++2D0V7I5LFlGAUkIacc05QlvYFoH0c+qYeAw cfnGdm94+AtSf19tmsuq+2aEr5Hrm2+z1QxDIICk/vTycvJgP9L5RLCs+MCJObbRyeQK3MKhYTQ9 M+3Ckd1Q9KFK7IOpEeHl7YqMietP9gHSrzcBtM48iojzEZ5+5SHPG7ja6nN2zndT0DQV2att0yNb bjJXi0+7193ngQZ7xEycj9cACYvwVXAQq3uE/XsBYFZ+8/Y5LUKFUp1Zh/t1gZBNCLWmU5Vp5p6z HoDCIard2rkIxdb7AvaNcm7SggtlIf0URBKMgYY103Y7igGoxbXlOFmnK6G24TO/0fv0LcoM9xDL 35r60voRZEHXTiqbSteaMjhsmMH/S0mHUicUCXhzaWzzR6yyqjL/nUL9aC3wbuAmp9NA6adiQkMO gxrGFe97xqMpjhlTLbJipUvey/xdh0K3CcHU7kEyk1xePcZyYIaW/bv6JjZtjsEAVu1FwkrtG/dC f5U1uEDiHbG7RIDAe83buYLt/lS/T04xeOdWPu33LoenUASMbWWr8qCUbYUjsGbeGdPy6BKdLC9Q Sx2Ki1iDh2e2Wc1s0oXIdjLDx/7nNMyW30gee8bXYLnoP9MFJBoyGjA0Qi26TCsYR0BaxLyTAaXR Rgadw3JJ5oU3x7Qhk78mR6TqvHgKTJrTFJl6nwBEtCFWnNAxi3joKRh0JcNCXW0Rx1f7jXDdrtWd 0EkohwpHJdiRYbM48VDEkWnpBxs6IYuC8EqrWp2Gw6ZazdtiA9QkfphZeCB1JvdHabPdL5ykFpQL MYBYMwataAsvmKFYVjEJpaNlLq+EeVkn4SaLoFj8c4rKOqqUbJLxvBV112FqCtlqIh4gxh+Pw4ew bvOTKm8O0UwAy1a+pbH+NhTFbhqlVlWRGz33Ovm/K5ZSuB+BfMIe90Z7PBavG0M7tqD60PTUMRC6 od0LqHP48LjuFZAP/pfzxH+D3Pd65yU5ghgvhlYPmeTK4HJiEdBRUgiImInbYvSW83o6f3/iic7r +PpQDr4CFr/2xNHcGmdFnFqfo/uS9bMfieymF1V7iMbEOsvfqr2PkdzkSRXNtG390F2pJI9QQ0C3 mWewJmlPbSr5CABz3V+GbTWULza9CY8HCbOxXVkJrzd2HShA9Cl9t84lc7B5ISvj5/cqgwrUD5VY EUIrr5JRkyfRLmEOh5lRRIWTHNT2hB7GXlI6RhQ/yXGEmxMfHHAmWcakVPw/ocsH3NtejC7fjT44 Eq6ZH75eImj8XBuSSgdgA5lPYmls0o07B3wYYJOpsWgAC5fAnwa0TrYMB+Dah5vVhzsecZ2UR5aQ LEa2kQ0nAumODcw5T6dVPsAsw+cV6QdAISBImM71HazVDDfbeAPzzzHElIDWHkESI9/R8ljvmeeE HX2O2F3iNZcMtkVLJqTYsWjMs6ldnCGOgka2f+nH+mBL/n88fMJcFHyeAEtt5LvxSt4Ni6zBJQ2A ZPJdcrd0hQPAZKlH8Zb9vT9+ULp6CdwIZbgN53dX4xVDq4SsAiYoxYtd347/xPjc4gyECdWz1rVu UxUOEX8mvPH8rtbxWSm6+VkpctHyB7DkZltCr9mBjbFxTPLQ/LH9+EkjggV/pGVJBzVYqEj/nSFg lpS5qi2YjMDH8x8ZF3sx5L4MfS3t0TP/IR/ygWNlcLQ1+8fYzvTeVZOrgi4kqfailZINnIKEH4Bh 1dz+4IdeyzTmRTtWDi9jL5HqzqkSv2TXjP9IHQZ1DDXCG1/XasA12GSRHfvfjKAzDlzOhCnsCrgh Ma+jiemx3nVVIRCA+YVG85JphUsLGwvpxkmah4AqZH+vP8zg1j9FKSIJUw75LNmEK4BEnyqZgiZ+ g7R8jQA5z6BCaVXX1GrEpaswoMDnf52kIWAtu313Hg/7+EvGxKb6BUEvSrTwnvX+xVfRrfcD9Lcu KbBwJewA0TeZvDyoOi5yEPhgYYDHJhvMyKaH0whpKoJeih1wf/ipP/QRtpWFy5jKcjcL34HSbqQQ xCGvHP2WUEFFmwbWQVEgU816tDitrde/hLRV5RNHbPp/ukbEyS5WdTeHgDpk9PuUDKsikzOCChv/ 5b4oZ0drF0oqzPXn+IYx15Ey7bzw4RBTGbfSot1Yv1/6W5JDxkinvmd0e7UmQDJAMApjgo8q8r52 nlK+bZHzZM1oWJVwXN4SwpN6yWA/IZ4gfRBXDc9q51U+BntT/ROJPXOU0CmD6YoEdOyRRe28Sfn1 Zw1zi/PffzqVVHbFKZ+fzO1zXqF3esoOHPym+33conG2ZYJDNkDNbAAgyMBw5ZHegmlB0v641aL9 pR3RaCAREOgzbXmjJMA3hHiOeV43fmyxTueNo/jCL6KReIv04HXRgv2yBFmiKn5ji2Nyz3XTF/++ 46Iwo7MjHIzNm5xKq9xLYdVilqxCwGLElTDOa52TKBC96vReYnjUlruJ4bWY5OychxH/5hI0/b9G vrJPi85fxie8S1DdPGz87av/2NLCCWghgXMpJ4+/T2XO7vv17eSRgTxOCayP2V565LFqC2++UwDk 7qA/HkBqIn2lDAXXHcJjlfV1ReZDhS8ZcosP6kvAVG86sSZ/gMfcwq3m0k54JF7+PdBAlnGsOt9n ENgYYds+1h+oYSEv9Oq4OkFdvHjgHyvrINBEBmllyVxNmfsCVymJrlCFyhY4u6Mw7/NjGJjuspdO /xCn+0NEkKc46HxWiorI8fuR+SJMoE13uOpHDQTUuw1EpFwAKGW+0+NeUFovN77MeVpvkQvdLiZ6 FIDgQVj4BdLVbZNB8oPtn5w+MZKrY2K16ffSTBSKBHFRznukt5VUcerXmKFmY8/BDGaFYUWpMAGm fVTfDC5E22Dws0r08y18j2w8jOTBetxWfH4tJtFjYEUxwGsdEHi9echK13VaKkut9IAu8f3viUnm OnGDUlxTk0/8h9YQy9000+GrQJ0TI0ijzMxF3f6Pxv4WW4UOj7mSGr/7/CbWr9RpX6hD4UEZyBTY 6iZNgXS8lWmL6KTaLFhLcB0esr+Uv/gIaJRcQLkHV5N86OJgsPOB1PqLPohA+7TnmqdH3oPA0Egl xMBkrqp6e7RCyXGGVZUOxIAQhMn3/d05aKtYVTGhSsy+/SSfLigMhr8pa1JX/Q0h4qU1A/iG56UA 5hsPjVbozTJ7bydqlz2wB/GXVFcDFcmHfxgYYcEmHvTd2+jqCPIB0kcf8GtjKbXYDc2yiwcUaZZX cNiayp0XDf1H6zE26GiPPCgST/lgfekAgMCVKXEA+TgGRTHKEcSmJiN5crKRxMDboPzjwcaXEaE2 SXp65QsfmVpojvrU6xyRo/HIo0F4chOOJ7g2CY/+EEmUO+monbxJp4sMcXrl8WeN0xS0Zqx3LqQZ 1MAArRfd/looNhmEgKgjJJ76mEMdIQ0mjetF654yeWU2eRZM3ichRF4kTDB9NtAzFKg8PDASLLhv Jfc6DKT/2TVKMKb26YThZVgexBqUeLvre1MCEzX5gGKjqaS99cnyKqRhMYvq+ILio6Wo3MWT/3DH WAnsc7mPmsLTFPQdYc8kVOnN5eUVvMAhdicqm5aFgn4ZvJeqPRSNMa7mwm6+h3GGm3YcjBNoRB8z t3g2s/ebc44fg0QBflaD2wxFlxE5xaDdu3tk/bQty8ddUQkJ0FxmFOrpjXKOIy9Giy++EcueUi/x i9HH2CRdHS7BVzifiIAlnbN0fm1l8osE0CYB0pcKWaOJ92BgeJMvYmqpoTGvVbAUHYY+kPbDwtpB jmAhj9OhI1Wgf/Jwxxpy98MYMKtHzfFJBZD2vVzSIiNWQ53pnLuUatOK/an/mR7H+QXFSpvSKMeD 7A3LDmVa2FzW+77gXrC50DIe2xXvHX8AA3POZNXr9q08xyeDRqRyYiL1vp20BPp4AiG+KP1S6P0M eA9UxvggVl+N67ki7dSGjlGyqroMBqvjJqbpYPaP4bTVpO+8mWj66dit5QLA5VsFJ2t0WcWuY0UM S8LzioRBV2klqkoEYZO1h/iDe7RuiT1bBdG3YD06uSlwDV62UqVA099ZKqybJDOJSDEgJIGpmsNd 5SMRHOoDWOUZLEHJIYnQG0rWElsvIbCAVRdpfojjHKrWd8PFKpzu1ji2I4YuGTK/RFQuiWdKrT/u wk2T1h1SaxtzToFBgg0JAjTZUYmcd8QgD+F2lRK9GRx0iNMRD7sKioZQhn9Oq9W5nCEFulaZdSPA 2Lpv3hhjlULZrwM2H8XDv4VVEZwFibS/t9PuIZG0F8nE15gskk0PjDMQxRQqZ2oBV9djiHPnOBeb QPAWdK03th58HS1PuI+eRR+De9YGGu17LxROJiYeMjmlzE0ZI2Scb8oUrWFcii38sWPFvyL4k1x+ oQnUOizz0VRs0cAua+zuJgnpx01BL18bGQQNPdoRQs78xskZVZIcCN6iMsqB0kSW9r2gIk/6p2hc Y8HT05h3f0RsG4mqdosf5IlxaBZKyfLvkfvqh5MsfMPCnSZxvoGIbyj6SmQQZuQRxfnu0/+BYark HcarQ6Cj/Op1+11n1J6DoijbKWXaiar3qkDJ2Qopkp6EqiBhp3nYptcvHtxlasyP7ZB68IsT9ZAB WkWeoiQ7rctdN4I/PADZbRult5771Z3SWff91/MwsU6RCnYAkneV6spCP2fszCE8+10EA9l8DqVn Ob7kQ7KPXZvIHChR51T5afNNmJ5FVqk4qd1tmRArAQkHWYxRvd/bwUSWKXHOn66kunsUBO0FgdZG uW/Un3EvdCFhU3WY3wYWA8oPGvKOPTSbLFJ6QTmroWvOmj/5naIJawhfqNomN+Z4mN6WvlW8qw++ 8cPnQWxUdzZKiHzOrViwbHI6fkce3xW+CpwFWTwg/cVDMsz4gjXk086S5u67heRXUUYawfeONcQZ 8/dKVfYngHFrzj+KQJEgXOQwNi4jmCvoLXiYS1j8x4utj+8xM/06al7VpE1ppKChfOuDXsjk06h2 8iarbzBcrtWrN7Ygq04sgMElR/hFpC2TFjTlEffqWN1PvUj3Alrmh8pY8yKDhehg448yI/DArayr DjQzelsx4xvY5tPt6pEvzZqi8UAwWWw/pCIUD/JiJ51CUoFMAznb8EKGxiGediSEvToAFbYe3KnG jilCBL/O2AuHbBEkcsP5fd7shtOWT1wiEJWAvmmCa3XgGKURD+F5WK5VCi+uLuzVk/v2rgGm+8i2 3vED4SdiX5upaErFEkcki07Z4Yf9RBHHqCvG65WYPWJLxIPUkyxXn1BADQmTriWjVrpOvGGXPciz NkAYB66JTBJD52E1JtPUo59jxTf25rKh6jMEpL0cLrfYLRGhDxffkzTnTFkM9sIkFdOu5Omf4jFw jHF+SK+WyfSIyCOG01PSy4IzuwpnkJQv5iyH0pJISAwBxarp6y/ih/gWYb7uOh5f4xDhif53rPp+ qqbmZgVhinqEDXXDbNo3W+l55vHG1GqSiqyiQfN8igZBlHUljnWWwp5aHrZw+vVkF1x2D6LNXmhK vwFR8iqi8PXrRTH5vl60gBVHIgkuDfeZfb6UmcxyNTQywhgwz7ixfxUTVZW2oSaF1ckXO7cZD3H5 MdW1rEmZi1G616UNys2B2NPanI6hyP4LDMlcr3Ncuq9DpBNaLb99HcJN5YIwE0yJJEibSBYMDUZY C3TUIKdwsm+uODoikA3UxUg/aacZilfTbj3oJQarxQxLUdDD60PO9xLgW2y6+UjYzcTqfMOvzrB0 cTBPhfaaJ7gAFeVfcJowF5N0dHwzG/qsBM6b+6mEk49U6GrEVOuKZqCC4MbB0GqVYHRhc57hsDaX aoVyT0MlVb4V9lGBqv9BTS4TcvXJQ9wdLN3MMOLcWgEAQjCa9hNCNKng7vC2PeNUZqYrLPNqIU3r T3ccNjcd1hvvbH6Pkj2MInoUBTTnBmQ1fMn/Bp3TVmf/YR7XUFPRv4Pt21JiRObtjbpaQaH/nenK uZWWcOg0povsAyFvZW/o6Kx6JOz4UWxgFLH4uvPdKhGHAgZwRX8A2LFC7EMmCJkICPKZfElpGbXz 4bsHd9sG+GA/k7FvaHijvO/iQp8M5Lb9+AkeD+mMcDljWBEbFq39CzcNZIKEWhUVkBPQZvrCxXV3 yaG/d3b71599D2tjYlLNsHhFbjc+kUOIu8YZ9yJjC+evoIBD5nq5Bx3UCzeCHeYA+GWokxkRA7g7 3r7CTXDbSnHKzMotiy7RnKMhbJIZkN20Y6s+k32K5OTMEsl7JtGued4Heohy/4euljL/mE0NXdTV +3nnh7n0XKXc1vjWLAkrdm6QYxym4GWrfV34XixoiuWV0+II6BBwhaNbdi2I9jTLsjvVX3qqfOOz 8taMoaPAvzeZ6UodTdj6GLqhpt1CRnAxnebnIOYj+30lBTwVpm5ETS1y/YqV/t+L2ya2cbeMKfFm zHpxuk+3LSxJUBNta+o057zFZ11w+eyTu8PD/XPuTIagwylHJiZ5dO+kq7H+1ITuGpOr8hXt9xTx UfgeVl7lNRYfM98h+I3rIrNjQsI9SWa8kt0Xr0pZRZaWj3FltZgU4YSUJH05512EBSnECAy7qdH1 GdSKaDqHTzEfuAjKrJKji3BD1y8jQGPsKzhxCCE9hFuFiHES4BDZzDgKVvMs9fbh+cF/2KrPVtY+ TU7VTJF0o/DEbLiXONru1dAxsSUB4AcSD06BvKMdGzuZAMjWN35N2BdccdH1ty1TEhPzlxI/Ucwj SosYMLcZcQSauBH0iQ4wqew+DnJZNyqtnDfQk5O976Y90FVbtq5ziMil/Iy0QFEHre77cM/ddE4W YWvxEwxniwwQG6HyoV1PhkAyFGVqdgt7XXa2ZW3e++GEpl1bkss1OgqYzJAX6NI+HJCShabM1ps7 CKQNIflgOuveUwS7gTlxXDaNXqgfoTqOxA0SujejWWqRq/82ByqVbWRQ2Au3mmAfuhdphkmJM3uE DK3Q0vowi8v+rAUHFG6sdtNayHiz9wxGOnDnSsDe6SxAGCyCoHea+98I3AaWCSaflsK6H+fa91DY iGx8QxLiy/RpCwdCii2UMwq0dV/QNYCmWewJjtjjGi79C7Yd25MpxC5jQJzEfV9JcYCT+oBoe1eW oVyvqbJvMOJj8kuhfOTwYMH7NAszC8C0gsQX37wG6MMeyXjkMNI0Gx0YSpGYduVTKIpF0fJMEP8p lhke662d249742qAFbQx2X7czQ7W1e3mlsrfcuRhDPw2Bnxbo0PFyZYauUPUCHly4doaODu5Hg5n HvvZXTZVu3ygFEJ27B9Fo8hw4nKGoFccR6e/6TumN3k2XwWpemQ2R4X0oerYSIruVgv5C6o3GVld r4bVagI7Byq051lIOPeFiMbH293pYWwBte0iommjoQ8by1fwCj+YqxcdF/4EnnmYIWQaXhNCFChB AO4JnUOFeB7O7ysR/Xn5GzJuv/488WzsY5Zrmsbe1XzBYSNwq1iniUUI3sQYEJoJktLATJbNN6Fz ESVRc+HTLi4cn7soMa/WMXuivMZopWi7gtAcQ19p7wOccATmR6y4NF5HA9WDB729R8XAl4v9pFNv WInVisSBS/nw4RObQKl2ggbVbR1yj/+IQccblPzcQ4+E93BGeKyJKBlKRzAQoixndew/uyirxjQz Tz1XLlnAwrQO2TiBoATVMQ3DKt1TLYnJDsqPye23ZAZ5N2zXMFHHhuzGrzfQkgDGGky3MnCRvQXx bNaI9DY+lLZ876iLQxwVbOZwYIQAxpUXQdtw/BCa8B2Bp3RGTEdXshXuEA5Qvn4MArSF4TF/MX56 GykytIY8/ef3gXZF/yOLbxtQEsqWaxfu6uBiTiEVHc7w8e1zFYZvRo0yyKLr3b+SIIwFYkhY9atr 3j+gb41tMpjLepIkLBYaFNkB2LKE4Hyd4LpEIh5TkDA1zlWeT/YYsBZ+MDZkpgDi69ZngdFgWzIl cT202hWLm0Z23s1gPHdjGRFXHUybvSCTCBOm2McuYkNp6Dxk+Zz8GUV4G7dXEnu7ynun9XwglXKj wb7oVQbIvXxlHGu2DdiJVr4X4bUmnsxamuR7L330DPIVVbk7Xf+ebaTYTT9n/P3649iZ+WQtEde4 bmrjzGSDbchWTqT8xe0F6nUnZRpLcNjlMWEViSZTysIQks2e05LX0CWHcx+5fklSpfW/QEJJOq8J 9lKDVg/z8A6uGbcgXR1qaqdGgPgt75fjTuFAz5mdx3oOD/WX4jaunsZlqzGhoBpaj0kzBnDtVO6W pkrBVRpsFAR32FLT9ifJLzOPx9ulk30otHy0LstNwuNC3Y+sEYsZAulRh3Xc8dLnU77CAREwnvYM 1rzH6rSlNR5YEfVttTKMbti2UAX3McQNGCo1NPxKuBkx9HPg4tD06aLKv5X7aTUFpnJwHjVBAPnv 68O15krN+0iGKhw5xEMT4nnVx1IlZbCKs/3O5Q6vE72h/4RwmPs1StRvSy/1iJNQjnwZmRUvrEid oO9DMiJ2EcwcxvlX/v1kPlHCIt5KVx2bZ02JTd6T+/78iO9+YwJhaSL8EO8wb5Bt5s0gUHvJLdqr B5Isplqmar5bKpsQZ6MI7jNaq4sodKUa/tsqtoi01E7T64+S4a4XnDEQYJbstcSid+6ik61KcVH+ sn+58kn+y2LVHgoZ3vo3R4GDXPk/afEDBGl5YmrOpK53sS3nLfAEbDVoOQ/GD/V89RQ0aGo0Jslb eBezlVhqyXjm/j6aRi2+6vNg9wwtzYqkbwsYzXNF4Q8diBHkRvWsqeR3ERogqJE7cNpK8aYXAMd1 4WO2r7341HaOOln3wwucOCc6xOKszoGbl/6Em2hCbJZRQL6vtRIph28s6IiGFmAamrNs0BhQiu5e vBb4kGJAKHCPJcjVM/8gwpE957wvfd6D30bygmjAQWoGQg8oaHsWI3iEWvPPEGr/CFnvM9d/wOdp u+KDKTwCN7YxUv7mW9sfXhSVa6PLNt63kcTu9V1yWEDo4MUUyFP+tdWSG+u1NhsPIkmSJIm7pX89 KSkUl9g8e8uYn1s1NMUjzMv1lIkll9yslpTLZWB8B7gELhu9feU285xALLVQF6vRQuzZazxH4gRM yOVTEnrDrszLUsBZoO7QikxyUD+1bYR0XXLgHyqDhiHVLtPyVeKuOJXCRQiR0fshx+/Jn+muvb4l wmgEh/3YoGePJDep/OTpY7fnwch1V7el9Mh+G7wWbt8nQnqP2L9we2h+H1HCIlfBa/nsiFd3mC63 WO7/28epiI5wqflZXdePp09e5JNnmc4+dzezqjVTdf2IXBf7QtX7nHUH2t8kghxp+BbmBGyhZF24 cvzbbzDNBEOmItGXYgX3VtKaRxAPZlP5WA/Jd/K4fmFjYTNiKFnVJwla9Cc8xNaEGGFhlpAnfV3w lRLiR/RjouWL57/uTfVHixktaUBacuNTYxrdqVj1MF3DJckCbsX5ws81MckSm2bSpoGeLLRSLdYn z+z8Umb45CzhM5BjMB65EzC6h+8kffmqjKk7XncytmHhj4xCDsu7QyECaOsNjigq5Rapd5LMI0fg u7TFG8ALDT2IIN8I2wotyL/wt+tkW4aGnNrYwqdo8HVOXdlvqG0485WmU9ZCtQ5TYVXxEATsLQ8i XFdXejf+PxuEAtQGlOe2knNBZTxs0Xm4g8JiKnqa2oVTirQtXGUFD4bdEjUujAobAcgrjtS94Dle fncmcVCV7dXVCik7aiSpDg0EUuL6zHltWNv/YVTBroKFb2pa8bgbTjrBwMJQSd2RQ26cw8yVBk3p 7AGjcnQzPMDx5/s8J5iJoS81Qv1Z3Q9NxKboHV6an85Qq6VjKhCHqx6PmUPbCw3YLQmMYZlU766T cH5IEjIeyJoT0d7OTxBf8sc0ks6OtQ3h02imIT+6W5HLIYnyHI1sbLJFcvCNo8Bro1cfHRIizEDA ByuiVJt7tmoRFtB11f2m4uwRBcE/eW0EsRxkUDilnSS7U92iEcdB8G+S8KQubDwpDKEqrqo/r1zT meHOK8XcWbgkd8bS4ih6SKwyNBXpPh6QIYQNgpPYx9zW0eRO35uBMdO1YX/zq2sY9Nt2TDyFiff2 C0ESOVmNKzCemtMmHV6zDSFY9chFnt4+Z8TiqP+zVl5nmWEiihy79vJSuVXigDE6834v2mqcqvW+ rNYCQdpy613DICtGuJ1zKStUy0qtjvWJaKyC3ZQyUPbnkDitI2C1TO8SS5zqrsh1nsObU4QIjzZr 5N6Y/2oPwwM1POmA9Amr8pJP0OoF2qINDKH4dtXxaCz5jVzb9GZ1gFA5blTfJqQvWi3EZveciByl p40l4daQrrDV9xsjOsREyBQeLeWtlplZLhAPYLCcek2E2VcdwYCf3g0B6pCFFHwjqI7mN/6zyzcC bAv7SwFum/D1lPP6SB5D2Lc5OcjE4kC6NVyr/4PunqQcpDTDBsd28FZZtYz29U465IPerbiwztYA RVKv9vkWVlgS0VwBkpvMSMLb8N1tK5o9+wrQO8HbgJX322RioTO4wSFvaNVzTm3z1LsbZ0VMaik7 r620/y2lykqrcEZUCUAgujAdfXtJTdp6Yx/XECyVRmi6ER6OOFYBWFSBoE4CVGLYrjqWCi3oN9eY CFdPWMo8jVTiozmOjJ/yQNMRNsShXc2ecedJqIvU/hEsrF5jJ3GToMb0u+aXJjAF9DIk4pZAEGOL ftfCMjM7TU6EfFjdLrrZq3pwZzcBuGMhooyrRnd+VDMyzeGHluy2v16hpfD6j0t7gZuGiOKRXQMd WI56+ZRGl3BkG//7M12prOJtGHkDBXKAxchChgl0gIrjrHHEj4yKLe1jjofdVVTQaD7vVsqVBDFO LgDtqYH8d5zlYsIwgkRQv5scze1uDv3gern3Y4SmXNUS3ZTQnxBoReBb7LRvmAW9BFA1U+1LYTYe nI9Ba3WUril8YSrr/W0WGjem9DTg5006Bd96V8XAITx7QqRDRXriHXMnsVgZsCwp1ZoBUuAdPn8n edTja4KVWedSHjBZR67OzN2rZdxd9G8RxGtsWWdjt7LTOEVQKhDd5mm0GnS/SuDGti45Ydg4Agqf N0zm2+jGZIESDXXyH19nNmUsAH0kSNBFeZrNK6LDQPqA/lmwPWkrBXaEaXUwuSxC4J8YfnjWZptC uRhYmu4Co1n9rlbEwgOQeg/v8vrCC0dCL9by07bkrCNaomlKAhu9HPU2+xJnMiHEfMP5N/+ZSFah V8tNWiqrale0k4n7a8PrONqF3sNx9EfS2H+RyWCuNTzpwCxXy689ZZ4MYdi9KhOVvIC4O6SP9/04 /PkNstd5Sf6MyZr4415riIXc74khm4nlis/NGx+4KvfSKeyv7laoIPH5RwnUmTXcykMRnXZpvLAQ RJ4rXUvjyW7GtuZIdRfb3DjEbybbIfgtXcuV6DGOCAGz6WrxQq+3ZYsrSVuFe5mdW/CVUEvAQQk/ qebLbQxd3puZJV4/WMXwAFG8fN5UsziDD/Po1GTPVih07pHMf2wradVysquAW/ALasO4G3nhH2m0 zBe9IUbwO+OnSM/0Ljjbb2xR4noJVqrzRaWOkC7+dCd1eupjAbfW6HGcZ1Z82m1JKh56PdiTlvhF ljjfvIlNZuTTUn3rk1qlWWJ2ucCoBDFGw0PyiuiKv/8a4BnrrbaphITHoHsf+e4VqiNM/U/tPB3G GdhU/qzlWFQbrqPcz311tSb88jxs1N9IKfkyeqyZ4KsjtP0Z0Rb5fKJuS50Ri+AjtY77KbdceklL jWvs+JOcHbGe5GCppPT9opvqEHS1IyloEgum+HVKdeBQLpgN6UdS26sFenUvwfQ/JdZc4RaumqF0 V2kywOKzC23HPG2SI+SBjedXM3TK2Lb0Rc+VcLCrDPM2nFyUMEH8UbsvKwYA5ncefBehqobTu6OQ rjDZK+WMtyMg86Nu2usTqpCrCMOEdekFcqwlWPr+u4axLsi32QUeOKfy9+nfsXt5VPUfQZZSej6A JrVECo+Mgz89Tl2vh0lYIyenYfqdoE066yxCGxdztkOBEte3OX95e1BCo8lqSiibVZDoEcz8z2rJ Un8UfQp4305zOiEMIR6E3mcoBCFFeLfXSPoMXwa6jES722mRDnQ9siSMmMpBsdpheSlmIAdh7V0z 8uECXI9Z1e3nLFu7sNZyzwZGQujq6kOgOXvLTg1CjqPpSQo+qOXC7wRv/ykk5rzC/JxKLv5V9TGZ RV9D45p+G8BsEXI8E9qkCv8Nx2J9G6h38RW2cp1QEFDYyXvZdPbxAOCX4Ij4FHUV63EEo5HRkIxw TSVbgUdIpmd4nGRH4wIFFmXMyVyuPpPcb+/IE0OJucGwmvPE4wF18dia5dtVeBLRaY0V2aNi9uWi FiKUMLtfoyhjXwLkUTViNn3D2PWquZEiEPOnS7/Jop1kl1I52l8EOc6bTlj7zpr56GuVDfrn2cAA 7VhZc3k9MPiPp2edeyBUQlPVj8h2KzfWL5G9yyHEnL8vszdO6Z1xTO5EwZrP6CNNtJE2MobppUps /9YwKYonXSw129KGjfmjuEGqqJ9HjZvD6QMSFTlrW6iwRHCfyRezO6ugMKZMdbqYoRkhLQp3rqqz rLmfe6DkIcvSq3UI2y3Hh3BySZ3GGIJBZFGl1WUGQnouu48OlW3c0s9PiASiqAfJ7vV57uND45GM DJGJ8YkUwRXQm5emTRPqrhRNoNm3e9dgwHU+qrL73eEObg4M5xKZifcMYgiM7C1yoygcxquLOUAp 8Pva4faRiY6y4BeJ6Kgsx1RuqGfsmP+nAUANLpW4xXhm9K3+gaVOfpeXZT9QfRnL9CZIMEfcFtxx wgST8QRioLkGQuhcDR3yaS+P4mMiIHa5lGa4OCAGDuVA2fiuuH75VH70uMOeDt/oDQjFaBHacMPX ErvRLVvRL81mTotff7q5kdFdzeP4pIFqRJQPdrUB21PygygRgXSTgeFim1d8OJc31ua/9xSnxwEw tG4nO334WIYRrCyZ/3E+ISARgVHlxBQDwcIYvLY1+k5Sg2IygjeH93IblmPbQ9AF5cWbyqwTQXki qz/N4YBxkwoyk3hXrN5lu8/11cLlYUVO+bCYwOBL5jE7X0BUU7/SpffP4bsLJnQNGaI5gzXbYvzE Yh7DciJoynShgkKBlVqrNXMddpXDCOtANjnxKQeTUYJnrJD7eKwssWyAkEzTLeEYg9qllvh4XwLt POGBOM7y3yVmoow5wJW5iAEUV3JKk84PcIfR2wcK2BKYOL1xQ/ReO7MyFA5AhCQwZZXFHpr6Rcat UZblDDLMp5T1TJOdEyJUhXT1E8BLUbrRTr1c96oAXD/uEm8E7Zmig5TSFxMUEUfMqPRAak7mjeRD Q/SSirilPw9GGMatCfhYo4PW4VL4h/OLGgW+4JwwljrNL6uiWA8k5zHZ71nL0KEkHWgLO6rwbzKS XmRhVTzP3JyGF7y7b68yNeF/xNTbf3wCPJ8OaPewrKQT4hG67DMBRV/FgJ7hX+U1xynPwH4/9Cb+ KMz/UnaqQfaLYrFTW8D5jYoGjrF1q40CYFir8vufFCE5No8idytYN41bY3DmEYjQNFffCfjWVt9V wMLVieBuN3W8efG9SU3O8lrw4UPa156Ns1R93O2Zazu/KzLi8P5luvylRAqkkCD3HwyUfWZtjt/T ePQdcwCnqeXC4VSKnUmF8k/hqg86D6nSDHoiEMwudqSKn7nmTAW2cQ9s9pfStIVmhF0PFUDJvkWg MRWaA3MPfzhdnpIKslJS1dD0kvSbSa0EXkbj8mfdmN3tM0DJgl7Mq6EkOYFciohhVwWc7y80bTFV 2xZIh7OQPMYp3Ij4B49+zTq1DHDtzqSAO8iDc7txciACpZqthxen8cpWWIemvWhCuMpqgk3MOdfb sbYUCbDOSekePwY9j5iIEgWa/nkpsV+K4m27w11Zbw19/OLI+BxnEABn8mIiuowlwJ2VIn5ZxALG bYhbKaDEyfKz3GuNdh21c9sV2FvR877ax+QMMcoXUlUxgfqpLgKBJQJpxeoOEB8PWbFCLnUV8IqY Yl897ZwLnhDRcNdKPj+GIIFrzf+XvEPsUG0nAeTzLq6rjeytJ3MgE5j85eYd8DvtZJGPUlSbocCe NqHDAvaVYSIXLKwEOY8BmjqaI7467fCByl5YHORhggWpLakV59mcFMpvEBbmCOtUPE4I6sVVIXVS wmr5NmmqJBLnWmqYjN7eMIqH+FWYmk0p0m6Wdk4PT1dYnn1W2W0a53GpvYdzbKmPL7E+TqPsUCHN WXoyHMr4+HF3yAwCIJoEX2gaFWu/bQunWspw30tSlSal5C2IiHFIF5PT4BtsZMgi+Dn4b9lWEu2P g+mdfSzW/kfLvEcNVeq48Okhsj6D0n/lSvMy4Hj49LKj/TySHLFpY4UAIEsyvGLL5TkAx7mBRnUQ HWm4XVs78xPBJ8QNExk1IFQwKSiQ6LNOh5hwgE7O85TJD2joxvbar92taQCSYOCdkBqYCV/6ko3p A+bWJhz92x17AgQ5TunekssHEb1Tvu9tGC8opbo4iLX6Yrr8hETX4SS5xH0TyWYjHNVBAZ+g0uFh OGyTeVgMNP69R8k6XSfbh6CcGyGLDsN5UdQjOp2jQK9/RvawrknZZOoHsikqZDdS67WkqloclBbX JRDK8u1qp3x7P2y3mToHz1MZNu0y37GujD9ReL4/VOalPka0TS0czwzS4fusW7M/k6FC75UWiXhz 62O1+T5yvJAOUS+qm5DOJCejBKcEgYeRjVZFfolzyy7BSq9QRL2dwUcFNHm+mezdE/aGMjZuE8TX BEO3AjliB6IW0/2+O1EzPsyEpblyGcwUvsbOILTQrhZmnAN5Io+SDSDsF2G3ZNXDlQlTAddLwYKG mq695130rhTrktRkYDD7T4vt45Ma4W4d2JlQdxeNQuUY0HNfTuqCtMutzD3eViiHBiL+PnuC14lS i9xjEVs2ktpdbATxrP2dVaVVgOqhnqb54D107owlj/dnj7r9e+Ifj5I7UmP+HNUeSLXI5zS069bf eTNPtMiRBFGg2WD6wm4bSll3VXhieRGKqTslR7DGzZ/U2NclD1oBC5j2eKLmMNoWCKxCspp2XB9t y4oni9pOW8BcLze2Z7BW5ZkQcIJls+YgdvMlMpTLWymhI7G2MsubBUKdVKtvTIIZk5GN6gvv54/z eRjjpUrUbK5zEqmutCcTymn75thaNCscBnYe1hXx9IIkYXR+GYBBTnIJ9iBzRR+HF9f+p39QLA1D yI9bH2rEMmc1EquBgXwGAreOlFr1pSQTYTZqcUGJYJmY4SXM12nxic7BWlzweBISQ4viOwgpL00Z vVgzYdTpuwtZVFFbyMZ9f9bDGZFLbWJZpyUeBMvpXRLqr+FCCdFdCnjuolLKnsPQ4GnQNe2UA8pU 7/di3kxs1cSoSSdcoLcwPtFVYmpqc2CXsfd9e26+fzZru02+nSCvM4+AtQaT2StLjbuAjfbGyhU/ DvyO8M8wFTnsnYJ858JR+IT2vZeO01BkKBqpdhmP/9zoPeL7J+H53nXV60i3hTl9CJnCSZHlaV3+ nApx95/0xqgAfUgPeNXhJqCXODXkVIgB94ySbpKsbcijBmViwdYGjdFfJXQa3J1H7ukm6clQ2f15 PCrDPErwQzTPAW4VyItCCInpmCVAaHreJ7omZkqI1/xA+pszwqc8L/CiwaP45Vdebz6fGAUBW092 CmRRXwSPgjW5j8IWjFaqAS6wrlmGN7hqh/yaNYcaGeCSZtQHa7yZ2lAxxkJy988Afidbl3DgGw77 jNyesBV2TcxLIVAF0HnZVs1aQgieN1A1+swCeeVDz9AaZwIWwgIy4BD4h23pya46sf9RGkljMpCl sKjdUNxuqP/fFC1QN11I6h7brpoqrLBQ0zmO98orsf8f7o4jwWG0PTd3s130I+nr+l9WOdv3i1zx ki/366c18WDv3zcUGy4NmDQSBqIy8RXKqmVVKGQCSc3uQFlY+d02xx7CItnjbvYFCWaUtWM+jVGN znsyneQWXzxTYByxOtRSuJqGZzph6filNHYDTwPheaP+n14/+bUmAiUhnzM+4CtJO03kBZWzjFxH ZDt9Xh8cfxcCrHqANzP091xIuu8w3IgDC3lTYYvS4+Loq9QFrcShtYvRv3RzS+n2a8LiFdrE7dLS oYDsPP71gaGP29sZRNSZaK1fUnwFJpa3pGWNMqH///p1mcfEOHuYf9JqotFyGQaUQ1994XQ+3TTv UwvxmuTLzpEVGpIViFzQUpka5mLCG+AsRthmoNdpugn/rVFkwBhuuEA0oFDTGCP9ISo6FRY+n8wI Eji/0UQrb8EqNxOFDpaVuxvZKqyekqDq/u8vShG9Cxuxk8BD8k3OG8J8Kxse/aVYzQNOnsQ7W5Jc rmluKTmrXzts4PZCi+bfXBViuQHab5hrmNGFSdswuzFuLjElhVWey9ACqmBbJ8sI31WdhLINkDyk 1e4NBBPW0nh1zP55GRXnedC1kpNt0JwFibtXwZUfSLlC51ifEA47XPexWQ/6D4xl2vmBEEdZfVJc 7RdAbJzad7fOC8DJzJKceo4r/Yh3gDrF+3qP8+1AXCu7q1GsFdZlyz8TxGKFzVGFXTorLciYe5jT zeZXptivBlor0yta9bhmfVSjP2gFPHv7uESa60Oxk0mJ7oKoeeoISGAZJOQWh6dvoXFLhvsh8N1+ 9gW0CBkU48VNelDJ9vAMMyCkMUYR/V+p8bMvNJ4r52nqtgrtJaK5h+Pn6V0B8z1KMGDJU9TtzJGQ d6fq3HqYpT6N15lM9RKtGMiyWXTQpTaaRvStkCQ1ohhbOtu84xTgC7fAVfnawfMw7+2ToPCK2AAk c2PcCZ19cEPfHpcmjuBlyRwoYE1BP2ToO0GS4cj8NQlikaTBAwkQU12BHO59qBE24KNoHDQbyMs5 e5Xjc0N1/o4TsTegIuLZckTQESjIoD1YXJNk1qX4yJlEL+4rCFO+sgUd759hTmUvYE7HmyYC6UPV 6YU8ldrMva2LDwOqn14arwIdMhV50Yj0FkHD5tJNnweCjU/nEJqyFaIWxsWPB3rNYmDA2f9wYVaJ J1tf0pLJyhmYWhikkQ8/p5r5lx/GXTzoc5aNI1URfZAcS72DRlcAQn/BJKEn5exOgD5WyTCoP4or xcvjpjigzzPyUgcjJr/l2dF9Nh28Km0zBGETZ2voRAu+qdlF+3u0KEdC+q38/x6OZrFEz7YfZlJu CNeoS+FMATMQMa4595jztqKiW/PKpb33NSiJxE5Q2uxl5i8YIpsduaVsHCCwU9jdzwdVcLk8W5rL JemY1d4ruKnOijqOlhwoCa8vI6fHOTAOzy3td2bXFg4X4cs2X8ooKCUzXiZlvBoIokSbm4gtv/wn iHkGh0DLocpZk8IzCHZDEvEUkmOThLaAODCBRD1WoB0MUoCaQqNnppERbSj+iDItcfZRXpAGyC94 YW6coaFCFJ6WKErBxpad4ECOfLsqXbON5keDR46CfQ9qNvE9/GwKt+pZ1Y77BcMwOfq4Lohhtz8U FDIskqhu6R+OmLe5En5ADs2NDdSqM+jzRm90efJ8HytT9N1PLMBmX6g8vA+zTRyxQxQEGXZ0IrJU Yzx9xPtI9ZaYThrIBODNbqwEmvUsARSsvMVv5mFNZmSqCrbcFo85Sz1zMrAidyK7UVq62aQrlbYy vMEuW5Ed22g6Dpi4OaZKwBBZZ9UBhmdNQjxSdqdUuSiwNiSWzWi8Mfe+foev0hvAdFccXXR9C0YQ QHnOswLUQK4cKSwUHTDex0QUZlnbu9hJXH5BH/rizGLuGHwQns/OpuqBqosUOU7kQc7k58sT5Lg8 yNm83271dJnIHd8h1d7DFtro7aik1AEhdMVjIk2f63UbzpGdHl+AWqMRgv4wduvE6GDoZOqWhZgh 1VbElXxL5c5oy1zKvmOIMQkGcxXZXNxE6Hhn97K0vAjyZnRC2POJiJMea9FPSTOHTf8+1p+dHSSp mazH5THPcdS5bEJA6rDYCqO66vTtAuuU3yYu6ykgcAFw4VgdlWAB7gUACYTdzZjtaSIeBoZXggsn 4CJpl92Gv6dCrcyaczN52YToiSD7k81kb5jD/iZnBIP9tKhxBKBarKlKiqKyqQXqysADY8ykVyy8 zRu6etxWWk4JYnPz6/H8Xfz/h6NJpZYqwYJgztVb+xKQPSmFr6TITjoL4gxr/7rVw9qyZzlE4sal RIN5IgYIns/AttGQqwvJNGDHDBW9KG8Kj2iCp7N+uVEL3yPNZVhaUtobbSu8+rLAV8me+osZ069a ywNHcbMMus3TNYYqAjNfmBIuir2lbblhlKUpAG9LD8HkjpzFIBBw4jfbBaOTuqwvfZM1hd+wmEuK pGB0g1YSuG2gP3zEGc4ko9n2mHp0I6OvppUcCvXk7ViqOHj//nWl9AicJXdHXR0ivmNTSOr+HBCr 3QCK7JmBe1x2AwBfAYuY4l4UM4G/ggL6zRrbj6dnyZLDOaGXzltiAwm9eJEZfM41dm0HeF53/Fvz yG7N8gDucH4RPYDDD4F+zSC09R15lxt/LDOQ4X0jMsuh5rHUIiAYsDNXlWvhXlItwQIbNdRfMNmX tQO8RVwVjA+Teug0ZQMApeEt4t/Aif04AaGOVyHWnNn3/uiiJAl19Mx5jfEv4AC3qk0wOIIJNLS3 FBKnzeZWxQghx8Vb64xxyIHXUGZ7YLjvWr4xnmpiz41mw7CWNINddHsp2v1DrGy0ODKveZh32xAs R2mzU5/BaGyLKNowIRv6Jo4Tt4XIG/TaO6r4i7oyu62sote0VfUG3ACM7jpRL+uME9mgeixInjV2 cRFsqrJIMXueUtibQilhchvI+cs59Hv2VSBosZ++p/PEvnAsIV0RgcA9NyREcQB/MPMafDT37lzW 0qCjlgifLWNcWHq75H+C72A3ZmEAj7p22GJ29Jxh0ovjTlPHeuvuExSuOOnbGX4z9TiBuVa9e9uI 6qNIuQ76ejF31r4KGcyMHhLbnATnDLsNdPhCHNVYapzD4iDvFahN7yVwIkm7GTGdRhrxJ6/sTHVO NUdijCdyXSyusCPUjghGkwKs7q0nTMsqxKkwFuo2oh9lFaRWYKWpRYrpZLs44B4f/mExjp/t+k9t hHsay1PWi1wzURfcj3Y+F6QkQqNvbbDbWJsUCdorzoIJm9TEXTHPBSSWYVQ0gC6ix+PvtxZmyK/4 FfpakpHcu26Nk8p7GugMLpSplA2eKjPVrCaRTaDGJWOBQ08W4gmxxjPiUmltqXGncz3FzcTT+w7N vdssIp05CU14Gv80CBLQJaSXGjC9A5PUABFUms8PgYadQGOTZwAvA4vwIvdRbEHQRtKcXH57Jyfu 4tnklxJAzv84EG/UY71kcuRPqTR1K64gZ4FBaefJ0FiYybhSH0QKv7xQo+bfAYwdeYhjRFQbY7sl fNOyq9a/4oqD5v5IDTDJUs6PUlOzXZ4VkE/w3Kg4LeK/M2nul5SIozNkzbENU/Rybggxc+qIl+y9 Zb3VRH9nvjMttxdp7d4pi330OobhpTdMjltkH9ebyGd8L6lLSRXiXBUYkvwna+fKUXXNcOc9V/lH LDo+Tip73av55mugLuxIrDgh8yzCayq3EeRY2tBoqU8PsWklMrmYK89J1ykn589L7nPWRS/iB0B5 50vKGO0dS6K6x0DYgNQDYnaDFlFOtZkumyE0JJwMpBLf9jsbUBvrqhULBoy27/xLpwR5pA2j2X80 QnXuTYGh3VrgsOuxTo4CGLCzKCJjyC2hBR5+5qhBEfNy/YYnlAZqx1fKxXbMvx1XJ91shu7jzWNu YXbtRFg/vb1QpZSZmblRD3f1iGaqvtIBc77mm3cXurQXMkBiVYtcZ/jYTT+KYrkwB0sNubFMS0/5 ygjF4uQ+4lsOVQ3ukPYWdh9MdymISPom91IzyXt1cwHrSGxk8CyLgweocQR+M0KPJm8KQkwpTDBa NGPofJWnEJ+hduAu4FxU3oYTR33oO2TXRqd7zWv0ucrshWFdD/e1yM7+JZ9bLEqTmpxbOnHghGps A3tJawwZfQyekRAHXAxXK0MqbksbvCd0K2vpLslJSC0tfdApAJz8e+O1C/ZBw75M35O2mhia8Gkc 7xCg0CoohKcwtRytDYYrS+i4jGwSqYDjyYdv4ujH6s3KJMWiGKGkq9LddJS0x/1CfFH7w8QSGcg7 DwhtgxAq7t5jJdO9TleBYUSNwlfv1RoMYOfqD1eGQDlPGNu3H3EUcxtyxPInuczAN0Wv1x+//kw3 DccNfM3w1+/HlUTndjTq9DI+RGKqJ25z04ChQjhCRVe/+r/+9lXiuXCopwo/TuwkNBXosS8npQ8W Euomj24dWTayhTPeOW6m6LGrSR1EpJ56WjRXXkDH94MDxRqHvNPnVI8mghxmA6+jbxboKV/vLoOJ PE3KGA5ix5HmVrEwrir/6g8lsm4+nasW7Q1wECjDHBaY/60tlOl9WSnTFwV+Z//QdTdM0m3Zp3wk YT/ylWi5rGJp3aqcbJeAjotgkwxbbsZYlGH/S7sz5uF0gfkkQ5zoCwg8gJAX8MwdX+ck4wUR6pvF YktNp8fxLZan8o9A7d6OYfFwcBe70wBJbBGvqAApRo/uxGB6AsQHU9wwGM1uzVhoZv5ewaT04tWB orBm4VVpHfFtDXMH2nzcqWeXYa3ScS+2KWE+G39/2yv5k2ym1ljEJYT5D2X3qFfCOBzdkqOWkor6 2Sy5YhaQYrD+gUz1K2RxGfxhHORmeKueGJ6Bc/+8NIzl7YB0J38ufB9hci2Geb0BdbEuwAe8aoRr PbUf5GKUZqUoEfYZ02mJMT6FI3+2MHEuvEXZtTTcjduNSZyoKdAJhmTEb+GaUHQnp09sTmrM/Cag DWGBj5+FaIruB3uaPQWXuhy8mpWgwR6f/1iH8heC/bZNb1seNVJEH/d43bZkspMJphHND9o/S/9C FJ8X5h9jGZodu+E99cVacrWVtB8+4IE3o+1XLSruMBPO7lstdmk0wcLVCXj1oFwWjlaGxLB0laAJ gdwfR6NcPLXMS1fS5/yhbDJLtaSDzDPBJaO6Z7RqbYjp9SqwIbGRev0qHRtOWaMxqdzB9HhE2wBo ESSlArCLXE5wnTT6P3M98Ey3RSRJXjkJtYI5r+eY8oAXSthtbF/CUfHFiSlW77CU+qdNDSqNhfFO 57xR1uQ/oqIayJLx6is0cKyCHRr5omsq9LHKCT4YpEgZZziJgiWYISN8hZFr2Y9L2DatKknsMaBY etj6DGREAhHYPG2Q1MoXTAiU+4QUVZlxNkXatpv/99ZkPuehXPLl65DCPqcq+HEt0olVJJBWSJkA IDUR67kZgMnsZW4h6nOveaQbqtV72QHBNJR4QK8F+cv4+Bbd3+lTp4dAWW4zysdz4ybwc8fgwGmH bdTW6LyglmojQK8CypfZiStnR1LcO5LBvcXgzHuWYfSeMvf9I0mbt1l060x0tUvShuA2YldSw5AW ejzXoW6aO+GekfD28B3wOY6onSK7x1EtEGBymfgIFaKQ6oNm29NmoDH2fq8ynUkEkngAXuUG3rmU +hTZvtMEkFmgEcKf2yjsNpcJMlkCmRvl9dpNKZEX3CLSJFFclLgEocm3pF9/0boHJtknzsowULPt cJIq1qzMjkbvlXIBoiE+e9MvxpNy1RlCsPTXXtyIZsVXIVtzKKauk1KO8G5MO/ID2A6WrToZsgl9 qPyU6iYF2ti1o0jk7Dx6rSImQ1KZvEy+0wkVatjeKh/TJf2UEhKumKf1PMrcdVd53AxcL4jK/pWg kA9sQuJWOaaanC9fR2IFfyUgFT0uXB3DkvP7IP91JXbb1ouiaekZIq+8CgQcooKC/MHD4WUujicC UQAM+At0EOWzkkQi6gSvQ7wDA8LRBcVZFzm5izTnjqGSAlWrUfADHQ/ipx1w6A9e5ptGQr4v/6sr /c97O11soL6AVbsGvdi+HncpTsa5WrAHubRQFH0NfTHIAc74F1+H4AHZljhZ7WQKd3Hf52ccFXLu GEXYIt47s3Im6wWLHyYVa8PRxdCewKA1YPZ7Gb0SuAZ+jZ7c8JIP+I6JXKzws96G/VTtPlP0GPJc 9jQnPwJASABXa2iAgzmI4gTdQxlmTB/yAejKfXlxhU8UjCjk8RgppbleQsLWksX2eGFWzAWJwNOy mmv7F5Hxo95MPSz7PRYfrTbqmePcT2zZYIFIbraGwyDs4xdAy7qSjunBmd8zzvsJSHka1PeO7/Ud pMHOIh7cfKPIyaju51wT0kdkzfCOX2XzWcwc8SHF9OFqN+MWbV9+/PFQTjziK4NMox4hchn856Sf tsgxC0T1LzNh2dV1tHUNsJfr8iWHL79qfb2eCBEm3Rcu3nDEmuRW6z4kljlEgPV6kbkG/KfN6bT7 Lj1UlsuyR06W7XrSYC4rlURmNMZtB5E84YqR70sGm3srXIPj9sreVoePOzPS14PDkXukok6mM/w5 5nsdsgeS9HSzZvLUkrsf+vHhBz4J5OGn1teG3VQk1iZZV8gchtBZwWEvDq8f1UH46IXxirD1/THf srKoBGhOZDJ/DvQZMzFudXpLiwNVBd/jtzzVdpvlxmrGNISh8b3XiojTds7+7UffuEbGB548uEQJ bsmPl2EE4zIJVcN6ZznNn7xGzxIlZPBMXGzNKv/d3ydJg8WUoyYyo6nmbrP6oxLd50hE3c+vFMbt hoe7H3ZnkpjlciwmwoTaco5XaNpj9g/23DOWIMomnWo5TJxDsjI26HIuODpcg4bmyhA9MnwNYAmv hk9fedvr200lecTt6XOlwzSIl+Xkcovvu9b+fRPuUwVbRBkU9ekdQc270rMuv1rH7drMOteWA/7N P9nk6/xGhqRGzzTHsOMC5yYMBe3UiHRNwGTFr+4QaGoHX4MpDZx+V80vYHfW6/nnTYmao3c3/cV2 8aaPLVEli89D+p9g0n9SWMweAAGs/ylwTHlcq7YxofYDWKJpMCt7F8pqxvzBCsqhxUaUb87dBRWH jKyW0NPKU9OapgTuSyX7tYjabcFV+N81R17BLb2uejIE8x31gwjyDzaKdMOYjuCSaFydtoLhmTgj kFXpGiwcOr2fbjX9zl4mu9yZSo4Uz6i5Cf+j/z3FaUuMlAaQtZp3Nl9UM0qPx95vA8kCg3rqq7Do 45fLSW+/1IgDmJlMuNdfM2ZkRiZD3uj/ycLX/3r9lJuR5eBq4nvpQNJSbfe+UIC90aA6gNBGBHoX Fw6CjyFkUE5xcZ9oefj+xabTYdZMa12qKBybI80pR+kbIA/YwgUC6gOaAdkgjnfuzn+7O7aUZQul nRWHq77LmyftMxngq/vsdSkPS7gg1vuqtdshzOpDrrKHRruy8TUQJVE854Z669dZqpDkNd0SsuKA zXi7z8fHRJJ3rKfiCJhDxGbfT8u4kkTwQezkYpxpMqkU/hiirCvVQiR7UvxjFnARyUeph/4/ZUw5 qq4Au4A5brfhOSRkQZTdEgsH3KCYlepAZ7F032ISDORheDbE5zoBBH8adnNDU8kAUACDQ5/iImzc D0ITbEgU5KpZoe/2/yuOR86zFMq7AnTt0WfOV2+zmff1X7UQROSMC3jmHJ7cA5YIjOmRL5chD0Za V4a9EdRZTA1xD/Do8OT0mcrKusFBL/TuQJ/jocvStNxcrXrA1KHnCESpD8OptArSbfMRVXV1GUnW W+ew331AdkIFGrBb73zUtqCmR4yOl8eJuEmoh/KzmcFc2u/3HmxHjDf28BS2ORd/sJ3lSva+EKnk CZXdmCRc/UT+2Knap9ChPFGmjNj1EIoUAOnIfCGESs1+Ndn9wLvlDiJrGni5W41HL4kSxgOecr2e JZzMQ6b2vIOGcXevIY7gr9oUAbypLyBtZVVnaHDedLBCAiVw3sYUpj9OyDBdKR6ZUd0khk9docOl p6Dj99Xl6aKh9JJAEd90e4rwahUk1vzMDGTSSj5DVjtQkQdHkuFqgArgyntt7CH5DDwcJz7psd3a QP+PhJs7tcW1aPjY7kDqr4TybScWDPLBYDR36CB1PZnwji0HVBQMxThuyhffkgOp9jS2liS0KYpe K7PDNxGqid74sSFBCjq8G1D6DSj+N1p9M+Gg9iez8W1N8WCsqIVf5eVW9p7x3inHB32uBcGfzzaO 109zxARgK7LAitQ3P4SXn8OrTRq7/ConWdF0YqZslcPkzaCkQ6beDkkJyyPhuZXsnlP2B+bKro/1 lNIBtQTewMvx43yoOHoziRqrdki4mSGRv9+BQjOv6oUMe/hAyLgVOuYPtGYknRg1jxusvsR5s4gA 5xFMFnVBazVldH1dV/dNNNwcfFehdRJPCJHprS56aiO3sFL/FwACkMgs9OG6FhJ/pPzmP0pfQcmB rzD98QuIrebhhiWo9i5xKOlSNb37hV0Z7whzpoLLkRZhAuiScIP6XfFJgelVP8/joWhP230HXWHd Re/1rfohXIwR/LM9pKanZdVs/NbzFzZLpoqypd+Qg32HKvTFokXlkqRg1Q6yXwl24eqxs/WoUAzL 7ISuPqC6lviXqSnfye8OA/pMl7BIlD1ogqNcDu2GFVdXKi/wDZINYpGLarIsi8RGwJ9fUtBPYWX8 QSUzd4HpoZ9XoZCoiiTKXkZgmgLVcB0lu6u5+tca51T+NmjV9wf4GFLIp5AhiVEWLcMtGuLW4blp XiaxMMAmZpeZmV71lFDHjB2EbQuGOc3E3QgpAH5hKuBHcmXHdA/JXUb9RSL6+D128Sew/kxPJWn8 ZSAoKzn/OQ7N713ITcD0BZSgWkOWXadY7TDIqE3+naJev+4nBfdmjxd/TbHi1U0a3AvOB0MnVS7O sJ7+J0X03kuJpKPre9Jji7o0p/7EnWTVtxi0xS2roEqeyNhyGIXolAPAumTgnON7/jmwfOV9N/Hc E1+O6nO/pvBKPTzpZYynw6gtWo/J43ghPQNDPkX5dUM0540DDZ8aWy4q+wnFiQajN+F0IYyWzJgF iZDm9D8+ZXsAuY312QeOwk8a3Qhg+xaWk2vgz9pr9UdSlnNpxo3nxQfW8Zg1DWl/rG2G3s4/h6HW koQV7bBzpB61WDpEXjCshut+e1Z+d/mMhcQIpUMrshs182ctucDY1G1BHBOfd/l7WLsIEAtD5b6T TASt06fhFcBJ6vbA+aMODKQo1jPFKr1ixDQObsVkKNveQx3WsdG6eZh+Y5AJzpuLUmuKaFj8myFI WqqUyfY9cr731d7ZsRxb/HlThD7b6L9YSYzkSs45C5Rs+yhxRtCZ7ufcwdlcTbETvLvW+GLIYgFl VoL1Sz3WWKBpQu2Qrjtxr7x29eqqlzAiqfy2YyKJzpRI+Yq05SCRks0/XaS2ZPJ3DputykzI28FO 5qNZYoDw2yEoCpzOYCV02KRM1vOJYDihMcCfqszbCZe95SSyWpP0EKu/oeXVtcc1aZTde64s7pww +FvXfXh6lFBNnUA3D4+brpuUx9YlBTh0B0d7o6r4HQQxBHT/FEJ03LrgVjlyXgXBwUNKc9TPjL53 htCLIxZA0nVsKk23XC6UL6wWIo6WlhLThcCmiYq9x6d92WHhr0Suzv86K4wqfhLPjwCFCad2+pVQ HlF4Xre0zZ/2IZQ9+FmUtv0CrIJeH97atzMgSGvQ1SNSBqyZdF7gnggedZkcF4LVNcapBZd8MbWR CFokCPc1nt0BuAI3O6oys91g6uvtac7QWbM8B+D69lN0+8A/X5t9kXG2z3MU2jRX3I1KMZKan/+S I7jmNTKh0rkvZeoRQ/zlAjsZ+B+RIMDOH//zLK7NIWJ+r7i6r+q/U70i0IPiiv+E9TJUbYQI3zJb ylhO5vs0tb13TSThsrzRzpcS3Kq5Emrqa9SOTk7FCW6y7AJbaKD3hCuLdA+x1B2ksRRuVfJb6y9K eo5eSI3RhCgOpObyJCew5tpoUOSTAn1Z03twHYrLc0ablBv7I/oQZ3B6Xf5CDYGKmq1lMUopmU2G mrxf4c9L4460Oy5MvH3sK1k9sXyTwaqGl01j+ymFJtNcWe8M4QJthGTo4sI3p5W6VoMEIsB0IFlg G0JFRyiNktmJCvV0XfxkFPjsWRzRDK69kn72UHTmNeU8Hy90lM5UTscwPleqgF+AYjVaapu0DCfS NRGtxwQTaQr0Rt8PZDYz2hgRsNIHUV/pDrUd+yqv4UGdZ/qI0LNZM4I+wtKbGqF+lxj4I4H8nT0h Px1ooAzd7CWKsQRhHxp++ovdjNIzc9wPp2lzuBpvC1UZLcGfbEW0KUJcD7Lh23QIxOp6Ckmo/1te WlPypuT9RdvodSroL73q9z35S+C6sKC3P9GKS0yK9eM+Gzo27l9NNCZHKRixwNPHKEZfW0L+K1il lcAxw8y68V2t2ZIA9QXwEQCrM5Og52hrEbwg7G/o9ZjJKZGtl1si4I5R0YKOVKcTx5+CPoYjzgnz X7MJlOMpXZpb9e8talFsUFCeXawUCENnu2FYiO60mIj9fKZ/Bl33NTbI6Pp65M+WHeneDKd6dR4c J40bXDmcj1oavirX1+ySYpoHgK3Xj5lP1Z1Chr0+mpxEWvKvqvgXO+CF0UfXs6eg8v9VMXdevcbJ 37G/zhRmyrIGj4kijPOQN8jtYZfiIAlb1AEJuVwgYg8ax56JfUseN+s6x/dabKSnA36v8VLvH643 8u02EtYyTlonNMHY2wK62yZk0Y8RtNJ0c4DkvgHs5ZzNmZZiaGgxjLaVF8OmwuYjXMqonXSiQsHO RFh9vyvniiCzXWlPWZoXZ1HRehQb9kvGRqps6Exli7ZLTIMXIAAdktEtdsj2FSiUOcT5xdjlWieW LBWTB1tpvA8iGHuMf8OU8dLpRxZEmOvBvP34/lnmBKwDEyTxAnmdb00CEl3nXdc+AX0JaEZ127kp q+VuyD4D/7KyMKGVAEN71A/46iqB7oYLGhw3EsU4wjNyRkDzk92EB4nSPSj6+kyHEKIjJD3Fz1hO XESzxPAsfMdHnqjmh9rq+Dj9kKc5nEBA+NqfM1dmjXu2nj6XE4sh9xCDwOEDm0DS0m3HZYXI1HWp l6RyuwB8F6+K9AcaGmMQXYldO3xEQ23265EaiAc7x//z9HQC0T1yb47fG2EklOOGXMSqTYMEODXi gRCxXWRMf53YoP1Ph8Zb2q37Lk/urgjtM+moyJ83TbylWCQCkQ3XemsDUiXgfvOaAmM02yN0LaFA eV/YGKf+O9dKsCan+rA47s7wWW5gvuUSHsCn2xICMKIVRWo+FeqxIjJIgz4+Gen7Bs8lgEDepWjp xTNQ3ne+ZXwgX5FW3hh5b98PzFmrlJIzUn8HpLoa+a8TbOKbTA6kVpur0J7Kh2OL+cuLjZHtG4n8 Uec3cVzpPGqBeEnb440FeLJVK6gBxpXmGoSgX+JfcIZa6D3Jm7KUI8lIsd9XbFcmy7/eaWWa4ZJT zF+q2skolAYGask3dCIF9CozZlVE3UIvY0d2FM3GafqepXDGhW7sCyb2wGQV+ae8Q6vj0stBVQkq 81d4GNGPdlbd4yOMPi76k2m9PIms8iKGiS1QMkUKZfoQicfpakAY0rl8ivCj3MVAgs5FOG5Py8Z+ 369+sZvS0x5vfo30nReeBG2dby9IYnkNIBJaGKowHikbZeStrQkYeHhcjs1NP6xEHcOsJ51sJTNs +dDiEYJGRq1CpwNtYkFf1BgoVqaGVhY6PtWbeQzpk+qXxD/YmmI2QKCdshkGtUxdB81A0eVWUd+C OUUW56XvpaWZg/VLd9BzLpiIsIZzhUrJZNSeVCcyi9MXE8qIOse1Ddyz6Gg14fGy3hcwQX/OoHs5 gG68p7NZozoeR45NYIbcVArYEtSbNLZ1UF+qARbeI+yrLKxtHvmMMr/o6QjkxxWdeRDkJrd3Gv6E uS5uj8HiObwzBgzLFgIt+QbajKtCumXDSdaoGQ3/nQWeTc/AfvMy0FZWJI+uGN39hpF7p4IXE7Bw KgJS7GwMadE9A09FhUxvwtg1cDthEckRWmp5cynsBDBC1Da/yzfsn/79KEBUicpbCSGF4Datvl1F DsUgYZh/QJ5bSWdQOKiYsdbDPrNQW2oRz3pA4v+RgvPD2Zs+Damu47gepir0FsfKiJq9tWVCQMGC kPIpvaqROHtD086tnLiH0JdhLLcJDf+J45fXr37OSzbd9f5E/SjrGNALQ0Yq+vXO54BytUVHILc4 aQTxza60HsL+fcWDCB+digd5ahIvmKsL/Ff5N/58VUHES4udj3/tSlrxdy7+HKbh4HzaF2lTEmNB g0BzJO0XwF9rN7Eer5AzYINSVNVUJVz7PXAi8ybekpGG4zRP5gUeYmuTKtqNaEKlo1sEN891BnEQ RH/G4uebuKQvwK87RaRccoOCMs58MxpJmWqv3BeJi5t5LaKh1qKWb6+TdtS5kdqS89LDurj9FIw8 6i/MzHrHp3b/710pW8flOXzinMziV+pEvSuow7tS+6+ZeIWBdli0WTnLi6uA32usJ+Or2fgOiaq3 ZUpcdmpK6U/WCQTb4YC5JIL3EBVjNf11lmRh3t8uQJiH3z/S28+QVP434QrBwUFPSuKKR2ZKVxho zgL1cszwrFfkCEib7HcQQLIUpXGqTyAUREGn12+1qvhlL3vQyFp3GWboe5iMi99Ajj5YmnvKsV1J 1fSoObChWRQ1CDhwLiRds7DC7ZDxBnO3/DhOqm9ImMR1gQ647D3GvqkY3wczGDlWMTyWrjGZWCIo OwJ8BjCDQ0tBmzM1E4H8l9+oDx2UXmiFTJNtlPlecPYCd5DdePN2sbYOpq5CtLsChw/oYdvym2xj nQ24lfMLEyyFGgwiSuaCIzbnj16inm1NRpproRHwhPNHTNYN9cO5TYFONIThH54vy3rHPZ0mnNv+ Ex1mmxrAMBjgyzZ60phuhJrJIXOtwoDwSIrSw+Cz2G55QcHyAY+0BM3vKhYwFSgZI7ixkpQbc7aI Dzo66vZaR3GUHPEL9Nuw3I6tdpBBMZK1erJsXZhGGYT397ZSOy+H1vRInDXnT6q2Ua2XTJbRWduZ YEEJ26Tzk34hwoGrlK/cRReoel5CNfL9r2/1yIgE6RPOQAkiWXshzRPBS6UZDq3TFMho53e59Y2s XCbY8kh+6sKXEYRJyRcEjjMyObbITwo7U5QprZUcYiXy3GvV80ocoBxg3S6RAPGNlHpeS8CO90R3 p32o2HBjCCZLOO1/H7Kr5Jh1cQA0KNlcgyc5Jich+hro5LNNW2B23ztv/U0xm9jBcPYXJSagab/l cpkPPIHO2GVqKT8xtNqQt0I1uyYUxqvp/8VmR/tESc62ZMXXXLZiwW4V1DcPwra6G41ZrLgKLtmk 1Ai9+VQV0dptC+eCokWMzWrRD4xDoXP5XD89TF0RqD8pq841BgHK8O4GOrv64tiGReTG0OGVdcv2 tYUUhEZXW/sQQYt1TO8HOC9EfEwRoudMf8+N/KvkpTZ9Qt/G1WqLyx4XI5n9GnBYEBlShWWR2V1s 2gx9v0m77Dxe5pL+ZbHmMNScWBF9r4pmL8ZMJnvy8yh/4gsHBYqbhRoriNCC0OTXCvfQczCBWqHD AgRCYPW+XBZ7NW95B9ShjTemQgP8Q8HsYx3W8tVj1mbc6cz1e9e4xCSzMraL0ujNkkwJtR5pjktQ /hKYJlgjVrA3DQZ9CGSQa26avduI2NJKgTbCyMFkF5FQ2DYHycPafHSTnhBVXgoujfvX25vebbm5 GzIcKa4Q7Uf1Xf1vAcmBjvGXFZpXEluuI5S4OIBfRZmHfwss8E5LASTFhcAh2tjkmjKgfI+ENe5j XQwMIbSZUMCvdq4Detxqr/YP6SlcLaEwi1DhnjWRsADzNO5n3jl8V1qp993sbGcgnLSZrsvTq/76 B+PJXMYD6iPeiA2X6+2R/jtqmYRtegunQxjfeg0n8JGstj18InsWPuDb2nBRpFOzKcjlAQjUwPzT p1F3qtXlDFxFCygmO8tUtMese2Ra/csY4Ltw10Gvp9thLSh0Hpk9fxmFdxYFyWvaP74+AVEEW5+4 foESG2onU5VIQYiU6xhkoEWf1CyuOKRxVLxyPuQ1jckdK9MfAhjtifhUApFowj2r83e31B/Gq0/A K2GROgQmXVJLZphaxYifXuMuSTcTRxdr6W6BMKPWmknJ63w5fHiBAbN6WeHTOCivf+VZICXIjrwH g014N3aDBgp4uDPOfEjSFthfL3TLVh/LJRq8s4cMhL788zfEUScSXPBZ4Zh5GdNeqaKN8pN8cFbe AD7PDccgzNxwysMMbC2xdvnd1Itdke3dGKwNV8I0Kv+UlAjs3HsyZHb8PH1l6mkjsM6cxvaD87r1 p6MF7uktZwqSBpJ8TB8fL66cJQrd28SbMlUREeNjQSIOUTK8J1HpnSavyklGJP27yBqs9ehWZQpi x2uvVQuYQQyap+q5Oq2OD8ac8LYAmVWC/FFtVvkc1O65ClKKMPDVCffASRmNXpN61k3ZZ5+FiGs0 sWlZHis011b9/rZaf6QLZy5HVTCrC0QJiid8qpadpVB7JXfhBASx1WdAVbQVZmZVAHdcqZF7NbgM BkC2O10KjsTLKPB3ErqhU/nHkmi7FXz8UUNXEpjks8eiD//VbUc2d9kGOrRDQfQ8xMXiyaDcc2C2 E8+Ve+VMGD3ATgc9Jg8rodkSXiRJcF8q5UtfX5Mh/dbRCcKBK7X9EJKy+IyTaeTWg5bqMhSKieGA /h0Yu/ihfqKszJiYZgsMEALIv6LzF+0Kisf9bAR1ybJACsg0p+xTzA6HTltAtDmIiKnHGukxDh9E LrbmfaB1ESXBCjmQW+nGL4nlwn/jkJkJf4SC2hjTJApg1ezCZcmITIw3qbinsq3+7VDZPA7i5fJP wGmGx+VDTTCTmmZdIjmU3NyxHXK7qveg/7fJ9esE/SZyUd57hovwFJGkBgk1ezSctmbX5G5jTPHR 4yaTk5Fg1jRXNckr5mGaI3y8A90xbsvP6d6XTblLa1DU3gjsK0uXcTKoPZhxqVL/QeJsK+1nyTVC /tOaVCcbv/VSR4dpbAZTosaggsVQ5EcXPG+68n8TMo3z8kRXdfJ4Rwtiw/RF2ztT6V8umS93WJIO lU9MKX2FrclLgdDkuugZNDBzdrJG9aFx2ClaK6trLZXvBiILikvgchoANlqqISRj7TSbHsPsraEE P3i5MhDFEhlqCSHKbqJRWRJh45eMSg04WETLnYNXJtnZT6UhYyN2yCyNQJxAYdTmfF1juxkqwLie U4H5TUyj6WWthulqDDBsp9XFyxX1nIO9eysRiKzEqVuKJaBDk68E33Rbfa82Ciwxf5/SNu2DbzEd 1CclEicYOK/ZapwncOMbxlliqNA6hh1rnXioiQK8mP8jiAd44lpEt0CteBUposetJEORhigzs89f fT9W9INSG8T4/Zl7+VmLhPdJSJAtd1861uuV60nBuz9kA5oteZO8ShDfb0kzsabLBTlok37QJucj qWkR+g7Mi6kPDuMNQrq15ZKGLxX72hHeSNdPwRSXTsxvpk67JOq2uZUkne+3qXX+WHjl8QmdRJ+q Eph7ZZkFtoCuA2kqPzJGCXRb4FfL3Nlr7Hf9vWQc7mE3gPX8YRMsvkqvvAFEIWIbO1DAyRu+0PaD oK8/MZqwk7x3oxFermvqy1rGELvsG4iMvysWbRn52JyoWDgxXEXb7l+kPcPNQfQXGER8OSIeAqUh NqmMfAPFrO5GBACFyoZdqSD+sUjnsH1z9pEs3EPJQaaYFIy7zddRoOQqclTW7AGYIDwXtCHTIPOL IucZWB6shmp31iUSoYKFZGSmDWLhBBy1hfQRy62d6YzgAkpjQT6eW5Maoadu0DZq30luIy3Seshv 5yITo1MCd+LM0+lsE1ol4xW2tobnVtKZDp0HmGWXCxZkX2SWjTjoE/bT+nsWzx9wnPFlM+EqsA5k K5l0UGEEeSXvMq6NZQp5149TQXyLsqHFW7KIif4GjiZhSRzpJs0CzIQc51rtrgYW3lm/Rj07ojKI TGc3Cs1hCFXy6OpeixVC8U7MuuZgss5j2HR1valL4A9t2s7cM3I8z0g0hOvqhcJHGvUSOdvjZtah l53IJ882FDFQBIKZWoVTIUFZHBroJGtRC744QvgzJJu49yE7yO/vtKY6LjLGXjRWTBMfIIn6tlnk WJIWBFzKl/lcV0PhNS1aw9u3TtcnlGQ4pvc3TjEQzYakbSWQf87K8X7h4Z8CSaFXlfqTveHIFlvS 7sYPLM2F3QpHZO6r2j9GGbcZKy8M1hwcR4LZSQ/QzyjyNvtQryphb0MOdMrC3PFoIW1LCSJfRJiJ mbAVsuBdQXydmgzqHmrYEn00m0HUdC5Hyzt+Yo0SUj9af8ilzyyRFJ7DWdgNJTimq4qhGWG7uvcL 7uouoprXwXDJgN389yVNmZNGcAJyKW9NnKZ10jymsS639+Bjf3hn276E8VcaimYjHcAdGbOLU4uv wsox9IE1w4lu0eDaJ8o3pQKLTiNuDkE9K9rTcwkY+0nwNq6hfoCfjeJMY2rT6Ttg10Yi0z903ADM 4CclDmsT3B+YT3tZAGi169jjDLkmek4oG4+EP18gPA2MN5V/qYo2RMjG/MY7bv9gK+Z6JKRISgEu hlKynJ5aqKLjXV4N8UVH72Z7xZfiVTc0LiOg5pgwkI72LxWWtkyb/wqZRpK/0jyhhakuZLqWc8Tz WahR+SvWxsKr2BLcOt0fwamOSViy2VYx8Xaxpy30j/jvgJxizc59Uo65M4o8HZfANGEsZmZVqRGX GFBgH6jd+Zs3TekMMO5MHShcDBTzK4B/PB4NO56sekgGBVqdu8XnHO/04dLO9Ek3yhjLie6IaAtm lHQpN7kO3iBP5mvSK70RF7Zk+x4pGpINZS9NIcu8gAIZXYlJUZ+NVj9ijAPuVRIGrkqkZKXwiRfd fGs/JE2guf0O51W9fzpbVRoUK5vecGKyQZ+50RnVZaIGzuOdhgKKRt5zdbxp5DtF3qLcnLM6FGE/ 5apPOl+gNHykaklnu6RnzK5E8dlZnI9FfzwiZIvtokQSeZGwx5nUAoaw13NZOgyqyjC3LvrzbbLE 5W01C2ujtmyUr4nw1iLsj7/vAFEf9jF2d0nSp/JEUjbkxdfHZvLkgjOEmYIZyedRCYG2tt64iDoV 5GZG746lAmsxVLnj3CeNdLSyGncZhykMVXNeAnNo/jxyhFhPug4W0MTMZVImkk9Vcv+UuSIAvyQq MXlrBWCBpcx2up65mONZCjkEflZRLyb2pC4ZhpULCp6MmJgkQLuwdCngEwUz28NccAkZPIsOMkaL anQvUpK3oVVoXJSZnoAIYUvRbKzoqw6vTJGnfxdfnG1LLumVTbTNrjVJXfhNuYwv1Bnf06GhOnJq S67yAt5YeijQZQ8tbBx+SE8f8/W4ykuTcR2vNqeIflv49vxZWGf0kHVvCH4FEJ1rmBu3uUdW2XlR fHDEADVXuelpOmFYaXDTTh9hhjmB3jYS7+zl/d4W7h6yhXDGjn/VAyS7LtwX2BQwCOGzFzweK7TO GBTJBLEJrwJzQGq3X5ViHtifnHGdU4cnO7HZ640XQzGnzYoYX+7/OsbNwa7ck7WDEjOwzP7sb/jM w07baz+KAiRZvxCov0jW8/RWf5EIX9UsekLOU4xXNtcAroJGjFhTKDs54/hz1TXolZ5kfgwGOYNx HDvGVObzbWV5u3mlI+4OV2NoTMmbiLAyspDot5CohqxFToF7u+RweeQvCE4B4gTNAMg1dIA1QKAA 3+ZKBzNHmcFJFuBJrqRXJKE4eX5Qh3fiqYbNB8DbgY867ArdRj7vGMOgp+n8cOpiOznutgORreJs jxb5cEcgsLhQUF6wKZQZI6WunLNTB22ND+/wC37AU7xHXNaq1SXsADlJ1lluEsdgiYXEaPZFimI+ pNIr7Gp27xu1GdazW4QgaF3WsX6zcP0N6S1l0uZeuAj5iv4KmQ15DyqOeHyqTh9CKaW9sDvj5+Y5 3FQ4ZnHS97bz3sCp8F6J1n6+OwrVCSppBNZd+h8skCLsYN3390R5nA2MfabDZVtbMPfDjkA6gpqc 0fiV1JyOFgEMB2fyPSCbCPlCqIYTx8evSgJUVMwL2FxZNJkzzvuDRwdn5cyEqwKUEr0i0Q164KP7 zZdEZSSIFZGk+aTNZE1RdUhX8sui1fB/jUtR3WCn4HPq3dPDyMJqE8YPWjqDJSCgiHb4UUWiI5p5 pREPqjU8dJAnxNxn2KI66sxacugEKeg/uuyrHhX1MynsekLgqbBHkphKYTyvfGi+Ozi8McHgCS2u h+5WKnQHqdlOUVVG7yINdz5nF+rXFf0Tvwek9dG1JbM86VjKlOs7EGdv6mDS8VpRdg4dzaYChhhX tsaL84V/mU6OsQzXdI6oDsGbLpdccIDV0TPpGi+S6jNncK908LoxrYQ972N2lw9Il/Lp3yUMv9Kj C/719cn70VIn4d9JwUsDzZ+VUj3rhUaet96bYV7SWFUY1iJlNbVunplkjXopANrHsdvsrJ9kjeHe fYLpsctckOmlAo00HCKGHcV4XhMUzPD7QBk12J2JpLwW6Ie5RaxLWrJCp5ZKrX6OAFnbRLqEVnc7 BVwW9CJcHk3MEWe7Ee9gqH/pnZDn1UhzoVnJ0S4Xcuq+62rCXa8+3J7/rEQF1APUFdZ9oqQU0jv6 cC0M8MyDITTbInTXcbtMgaKIK64ROXnvH1YNpN9BeatfyAJZkCY09/ujvX9bSLAs6eIPSknuiH4v icKUq5TtRzo9OyzGluz+IKcdZ9ZmmN2ozFapDMGy2J83P1YD5iNl6aG+OmCq5Y6Z+NQPHZQEOFVC ZKpjuap6EC4/xo44FP1F9OviSpcTwgCvlhsLE0b87Esg94k03iUOSMqBagtWX17Zh/oOCoO0+rzT 3DFg2jrw/1ZWVKaL4uls4ZK49scNq3CZyCunMUgAkoqcyqcwE8ndjAo6WRrhJQAr3vbh8BPPABGa UY0Yi4cuyrXbkhzISM6D3LKtu/VzKX+GUm9Cz0jRx3wtBzY9HxxGPMNkqbxk85j/IIjQhd00G56C VJpoKI9H3z8pDJ1KzpeH/UQnT5NzWNT3taLqUyOjAVykd7SYR7KBnmsJk9o+kmGCQCyxKvPbZ8c/ tgkabdfYT2SA+zUlxpV47FieV+HoZnMOgVLljlDxUT7eGRXZp5sXgIpo3M4GLQ5oJ+T8mMKKL0qG KRw5/HIGpvh7waL5OcnBnAQda+d9XBbWUCsMiawurBQopgyyBScwXYIuyFJv2KiX90Hj25AlqUe7 +p/xkFiLEWhfDzcuCbRm9c/cmD5cLcHTgbPEVmOL9BCzvSh9nZyBrixoOjYqJCXoIgKqI+RRC4fP kYN0hj/KqzkhHycUvJOFw/fOF+Je2zdZGMA5D3LCY+oiB6sJuoJIufFoxPxlWFapj6+c8cWfA6jO nKUOY2sPw66wB6RW2QdjUFycxApIqbWCp2wgbx5ruVd3TKJdgQrqSKrDiZCf/892KazpbDWPndN6 QjeLR90Ka9o5MYdl/YbX0pJ4A5v9iNIv+rf+2/cClPsK867rfuV3x5xI871eSRwf9e1vLgjAsAfM 8biSDHdC2iLrKr4D5OjSZnwUNGnScBhOFJ7EPehQque3O1Pr0eKJPmKMkce0nbfWntuZKKsdoS2D 5Crc0SVQKS9Ys8YHbAJuVotJtNrGtXq+lmQLGmfiSWWd0TXcfO+6/bOXImKh5F0loz0JkRUE22BA cLY0Q9YIQUoa8UypYXT5sSXBQ+DhjGTJL7hJEpYZxtx9XT2VMf7mhmniJH7PIocVwAD14F8O0PuQ OYe3TU7r6DJJ69j+QXBPzK7ok+EMkmk91+ySm4Gt0x38Yru8gy4iBcW3eh70kO3+8gJI1z0KBBf/ jDwNeNJ2wn21cDnFhNEl5b/ICwGD/YcKwL1iPMY3oooWq8V90vgaipUpS/w7wkPdy3yMaCWAxuVw s6NqV4czNnSNe0fepexZgqCn8eVxX4pU2hRtUx9x2dxw1wth/d/C3UsOUw6ZhKkG5+7Ztr2DfgVy J1z/f3zkTHm5FqU+Gan3F9yzLoQHkqd+GkZ2xfzySspiR6soUBnJqkV9lp3E9yBdQPKwlCWTyuvd 0jC0mPFkTGuQqFPCpc6G4xVreY3cL+iQtpGKLQuKvygwiT6dCVhMYFdM+YeIdPjg5Ixp0Kt5jsWe vxCN/0hwctPKUbZ2HptoC59LXlFzMe9wwABPrWpBh9f6MrDUTrtc2eZbsiwnls/t2TZB6rE46WEQ KgHQaujM+63tDJ9bxjXAPlN7wwjBlPn0dJZUiIOz7xXSe90GTQ9lH3i8OydV/crZ7YevyI8o4bfu 8Iec4EtXtQFfaxdDLT1TPKwsscyysrCjwgbn7WwQ+M3O3l6Cko49oWE+gspTYG6FP6unCX3fgYhM qZcHNH+YbhkO4XazGIMrWn3JzmGDGOaqVNCzFD/nqWeD/4xjMpePRnrepPk4K3KRU8647CFMMsUK eLWU1Tj6khXPJgK9AApF9f+iVdYZKef+pK08u7Gp+8/3q7Klc995HD//vGbeWpvUtc1EOLMW3+y7 o399pjPs79sGJHeSiMs2tBNusXhcpl/1GhEJCiiE/9KUZ/1CCEYQRZTowa2N/qw090w/ZLFcvaDE NH4UPdJksspMGJz7cq9vDzuti8JCsEXovALGhdrRR/RqMiDzav/7OktzZEKI/6fnM3shsf6KYWtz 1eO72Nrd7NUoOzJV6UcS4VMpX5iUIGQlYoAUDI1ps8K+r+CvkhNSoKpnuURaBa2y2bZtniPe0R6p lcdAPQ4zepo0WfdTZX14n+eDCGtQOnXZ5EhXHURVWZOBnaiXR2Qv4LgBwX/mQmedTo09HZ+3+B4i OYza+PUhBhmk5MVJyoS7pmFF84g2iu3Nb7DfZcl8YiWgIElMWWRi5gBntsrsciD4QxMGXgpoPtRm xxfA/rZfvzxpEl6dENGKTCkI4xBE4rLobiuoBN63aY/mjRCf22FQFgxJ+Cj75zmiQJ4OAGAe1C2p NaiXtftZ+JaseyiHdRvF2rfn1j/IwTzM7m/ne23eNsit7YnQDar6rybPzmlQ7kvCvTDauPjhlJWL V63UnPFpuT0t35cCQSAu/9yXhVlr2eBK0nJscmhG1jGaIjC5r59cfP8VLPyJC5SJf6NKIxpPzAx4 bMgwIh/dbU3SMUB3Qev5d3hFGXdwFF82kAbZzsGYKDprv41QkMC9McI3bM3dFfZtmecTgCKFw3Iq cbajtCCtmAigbELhsHoa7gEVVjoyyl8JxM6c8TkAZJWhiI7tS4G/pAqPWuwCKT3b1uL01uPQJYhC 7FQGcxjExRdyjfOsmdXyAnIdTc02pJmNsRbJJKzbqQyVmG0lQ7NhXsnI9cP77v0TGekfiT6UGTEG Z/rHkI3HIBWEm4OeeKT5TFZGKIlDiEHG7uZ0f6bKdEojRm6StTJb2EiyLxT6zah2AYhwfYRbGNZB 9nCgwgwU17SnjxSMYMBCoYSbhWht/cIqx3Vu3SmlFB4Mh6nww1joKDNP12vVEhQbo2e1NOwX6VRw /p9KtL7wO9t9zj9Swuo6jmb2DiMvqd3esnFTjd6SP6YbUJwSOLVW76XI9foZ4u0BeVn5jVLBYKMw 98fCb//zeXWEbqA8eicyDBQAg5r+5SJwS+1w8Jq2DASH/N9p/bh9OEh6w79oEJNzmYKH5afB83qk 3xnR32fBdp8ZbMSAEE0BCyLrUY5IXzuWY0YvzPU6tt/fAbBcak00VnWw0mweex2pAHNFfM0F1D3r H7hbF+XHksw9HV1sdTtiQ6vP4ykxuXULz+W1XdXiJDiQ9XBCQKWYFgi6A5oIrr2K6oncdOFlWArw Cnw26umXOz76h1QaAagyqSU9xFrfYf0YOs+VT8wNTMYqarIcurKi9BbvDcDmO+f5CSH8nq2CkNCp f1FdJzhUVKqaGsKw4DdJMu1W9tCLlljJrIm+i+L1EijgGE6W8jAY925BKb0B58n6xRPA3NGrhGIU PriMilc7bfIfsnAWsNEhxV/sVP38fgJZ0Fm/iF3NSVT6Z44hQL1gUHmY+8XrLKc+wLq51KWC6j9h rASQqie1OvTc2CBag6wI3N6onw29IZzGHnH6XYzjaQ7iyXDQUkLYZXl3tTvUpLupVMBWoWArsD5i AJjiPZksLdYOBqFvk26pp3kPhHM0jB2Cfgu9nI6lj5csBbnm47dtgsjDP6SnS2UmJuLi0c7yItnY tD5pPQGgDPmp/XQl8B1VI75aiCFokqn7kkC94VukFGyFDtk9Q5es86/4w4AIId6xp+Hm9ypZhnVU wcthsdGG4zsKC0hR8w0TM+rE/pjH3FnFVpaaJn5KctLqA/fOW53OcXJHivdoO764ZABIDIeP8Pfe ayID/GCtfYYugy/DmAf5siKH3OW20ZVUE8NMQPFAFVvAFokq4DqkDakWxyvOsQjyi+56Rnxywb8r fBH7LJfw3ntNcDzB2ISHviE07+qqCRitu5s2fbqyT4Pr3Y+DBVKRixmXUbUyp8ojDWyu+xf1Awei CnaKRXsIV4DyFK5DsEDVkS1QcvEOezB8MLCfWjZJr1o57dHVdBs1yR0kOr2a22jSLRRWpc/dR0g0 ZpYqDCoHGjcKLmAKGuaZEkfcAE79t5FvCRSEEWxZrCrTffrKSWaIPOAXHakFpk0XGNxamF8zpQ7p 3s6Ne7ErfOf/Bmgucxc7bgW37Bnai0Xdlmqqo7vMqFxRGgM6r/nt1U84j5ebbLYMzx6yyGhqHXWM GQh8+GHfNN3IBzjjgo6dCda6SSIoTE3Sm90R4DBmV5+Gl6QGPOQ8ux/t3SVuwhMCybyd1LEenK2E x8SBfvdJ2QpU8aTXMjubWpJRUM+TqZqugj0PJpbUdLh9no42r/1/vtItvjdwUVR6YQY+UV9PfWMO PMXyzbkl7I6sRvgbtjUMDaSghgWJIRwBIChsDMjJQXEWZpi+UrfDbhE6ACy4cVz848eK+Xqhcj9Y nFw1O5KdwIkPr5XNEv38zMWiy6QJOEeR+xinrV/IosaxMLuNOn0+3h7kMLBU7LrnfympXw7n9Jcn 2YGwFX+2H7CZMLSRrae8ImV1wMEjiocY0CrHaczUIQdxa2a9lkAwQKQKKw6UHZOqi505qRHn6zi8 wMq7galP5zEsG9Zjp2ZRcpiVPBRJIgDBrtQb4c8I7KlrlxSHYw/S9Ug36do5RAuYEckR1IioFBKi VBb86DHjuQyj265n1/kuqC0FtpF1EzmGu2HLe6paJVFAJT7Nkm+HqHla2FWOzcYiQ7ylXWtz9dzx UCp7Gu44CrgtLf0hgfhTy5zcn7FR8Bl+IT5Eet1qL67GIoF2YRTi0pwZohPpavEuVUj8OPZEZfOS nRVavRFuhD3fnU53+XzvPXtspOmmNgEz6Y6CT9t0njcZYa2iUNqRM6q9xZykCwi4YLtHL36TXnZ2 lamilKvYmxD1GmVSjme+YTUIuMZArrtRtkTQjtFpnTi+cBlWsdXBXzE77SWxEEfwjMLGO6w8oMij fh0+fYKrASs/RNxM+CXjiZPadNIlbuRoQhMb4h4hddvLZhb4ug6JdQtw9CADmQgL9Ux1ABKLXc3e DUrqQtqLXSjFuGuXuzMPqrej3VeS7XLuUK5SNLUzTffYRQyyIZmopzn1hxJwKbdVr/X17PI3fetk nphutPMmSzj4zJ92GEL97BdEsF9Zm6KByTLY4uTciBZZR5tU8FGHM+Qp+Feme6kEk/AahUq9hiVT rtez/OJd5hBqK27QaOg0jhytxHR/HHP7uKHCwWwbFah/ycZojIPSFE+zy8W2NOnFaz8ODT74BmAy l/VVox5e4ZfjpB9e1Ie1lFjy/aOlv3w5RxYT7gFY945WzibTAWYBs8GVTD0jTTKqQN0YdmhejrlY FrjOZbWC2crsIoHmazzOySgkTFNrgpk7Do8fa/SGK5kdmbPBcgzlPb5TH1FijQYGaYMAF8AsWtNe 1TL800a0O7uS8s3TN5NFtCfbOpSlaorGj+meIuQkGCquS/5nDpniRZbEWUVJ5SpaXn0/+2FyyjDP uGUpgZGZAcQaYK9nuKFq2XhR+UWkFTK2jnhkb8lQFar50B4Joly2ufW9zs6yyc4U0b73j7ioOyme SWYWmnt27XujZSaeUWYWCfmUAQXSWyvcP6tG1mnyyqGjwsjHtZF7sp1SCFuSp91JldwOu3vv7J0a cQREo0RwNK3XHhwHs1MxD5mL0YSy9VTk4HzbAq8+UMLsj+A7uSdGjMxvbM4Ft3ZYiiRG9gD9hsTf pLo/BZEhDdEarGBL5iwBz9x5cS5IJAkXFQgDn4M4JkZQB66cneCeXi8OU0eGXI7NnShypbsxmKAc vUFDjYOZdgWz+uO2c1tw7d+QDC4ywndz8+SgLyTXmVJ0/te0tdW4zYgL/d4fOs/jvOgh7WWjSK3p Ly52btN0wtBgLDi5WdVh9D0Ys9aRCUUCyttAwqbbi2F+9wRB2KDSg/EZRBkyiNZcG7pndtTaaga3 Bh3US9IMbZpOERQZN3YhNZP/4KM199Vaa9Htomo+rGY2CKQ5OPlHfowROm/TLWNjoaCuQhogOm5/ I2pfB9K2j3veBinQ01bTFknB9jNIv3nYfQFkLjps2M/D4WjLXzYhfJ0qYw80Sj6y7r5GqMjOvaZE ADFYoP8rKb+eEEISsEHEG76PLdNExaHs/EYoq+0Nq3sRGrFyZQ09vVb8F1kA8pSZBSn/y3Yyfs+Q uPgfM33KZVGJA0xnDQQyt4D3hDezQePLW8K+ur5uBaZkN77hBJOu45bbIZhx2NZuZ92o/GtHAsSZ inqapJuS1ZlA3wShQEpT67oqmW8Z82kQ9CVyg+QLcxQxcjEYoPntsLrGkBlbnaYAu8NIhNgEHBQD 1inEviCzQ86hXuN8C5p4DNF420aniPfYUUfugVRcheLLrUK6yLz/9x+Yr4cyPTYQGZHfQecRexKL Dw/cAvD3NRTCX8wp9XIeWs1qyDGcZuk/a5vdm13BskgWA3CrJp7kfEirZWQ9zPjDRDsc0J1o28Ar qZkJVFXERLWgrcJ2M5wwBn1a4D9I7fx5XLF3TY0CCQAObmuJBBYPE8SGc+54PJ7RzGNk3v7urUPS 5etZtEMqeB3M/z3vCNDcDVqfFdV96FbtFMNzrZz6kpLSrMa5FcarsPg8nV9WUi5FSrk7dE2TA3dU +JvX0Apnotp81l4DfD8PWdJHuTWNFra68ppzJ5We8ztcHN2sFVhdtoC4Pc+hQd0QB7HMWenWG+ER pQCruQ0p++3G7/J1NRW3VyEFYMYY0dUaElXZVDRVXTSFpOT0my9ook5q2g66Nisu+hn63g41tX5Y PlnKkEsI+MQ2ljPcAWlCDWyBYgXUr3uvvGJDbTLkQTmE/PB3pZHP86uowTge9kfYGa6gJ/KTgnzV JB/mT+se2bmLz9Rj2QRg6uMimwF/2YPcmmfKuOq7zMcqiJIEbC/zckVSO28eVh9nfjrm7mF0LWIy GdGs+zzGCSpRBD4EL+7lR9yfFWb+qiubgCXQUOOVCPWYKfGwyIXbKpujqiPXopJxiovYGcVKpFAj G88yo4OPiwYLtMJ5ruewve7l8gWgoH9JgBguO1fEUXOAGBBQnDFIf20kL9X3gl/eTmhn3oiWsbvQ PGSHprrcazPTu5Sm18/B+SFPBow02aYZ+6aeqsDo5anVcBTEpmkHszizaY+IgmNW8ucPMMYwzDwU sXICzgWmq+JR3f2j4etrfOn87t5y8XwXAqiLlAbhe1S/BOXlNwLsWR9flir4JRf2DU81iV0uIACO Gsek4EdDXmuVSMvPH0KCiLK03LPG7ZwwszgwcvPTMpAcrIYGmHpgYgmZyBBgX21psB5iI6/mSoL4 zAK2ITsdEjVwaQrXWxlJpJChWSwKxqlraRH5BG4+RhkraMnEszZfHKfYVfDVKTwgHGoXSMEMFyOy qYsZR3akJxfL88Y3h9I69fLtwT4cluAfC1An29N2/jDdOTpl+N7PQ6uaSLwm9WQj+/NnGxSoEi6n 0u03iwL6Q/gKmLFYL1v1pSjwy8rOQ8P4W6kojvembhEYRRIwWjsA8Tp+hsiwDfedRUYKm3vMCMAB MsF2FAgp2VTq1R9q7xjuJSR8KQOD0hISOw09PLBxzbjU3diEZBSJgHK8AQ2ROP0N536L75xRsFs0 yG6FZaiu+JceEGBfsylg3+aVmxZBW2F7f1IMmyIEjGfhMkZdPj0/RNfrWEIka0egRXcpF4stCOKP rroV1IbY1Z79x2oa3evp0vJfz+f4+Pj1OgzO1R7q0+fAcxkf1ysNpsrZY27+P71o8i55GJRdB2WW 2n6DllsTg0UqVWapDwU0Zx42A9CCVkUeVRH3vNqDTV+joAkVayHZuxsrJJYlBIa8rwRllsg3e6uL 5YDP/kM7vjRPJxLu7jihdvqLytJj5RQHPHKTw/zFFXnFYPdD+kwO3y3dYjMpPJu6N1qFUqJhQJtb RPngCoOUQwIqekB3ykVafHkzxc/Zr7GwhuOLp0A3WLtwwf9/FVIckvymb/RiXBUE8gw0gUkaQcpZ iDnl2X2+LCZHmxQY3/T/5298zhrq8BtXutCbn/zrJ78wJXSO3yU0DuheaKGY1Qera+wOx1TJzvYv YZZRO4FoWm5odyZFM8D4xI+jzniVenYAVhkrYzPvyq/ONI+QRmZ5RU0ZsOwOc11fL1wVOSmjsSSI D3cTZSnMNDzUkOGSvKMzs9plVVTlOT87pUH2c8v4Gr0hf61igAxp4xkJFZ9nAcHKgwswfRS+fLsf QXEjAmEHHMMpV+6qLeR0V+rPj9/se8GnV53QjyxkVpUokp86si15n5VKDIa5lWQoEcTw439atjWK 2+OX0KhWR+2NTOq2CqB71REGpNzY+dT/utGZpf+4c1yWAlPBLn5oqL8ul3YwOGIpefjHtLcz0oVb opRPGbxV7dA5PKkpDQ9iKmrSdvTAjsfSAIOGBcMmpSRcvwtUZR9JwnpCYFQYAfmnIEze7Mg46vBe tsv7FixG6LtVVnoHh2OeniszXB6JlwLo6pS49akSWD8fAaiDZzsOJCnnlg7CECQ2ZFCczVLdwAqL 4kb0BuS2rDO4ZKcEybjtUbHw+iUMJlkEg8s2PH25OoO0F/GQnSe/hV8XMHCmoaO0A0iyHO7jwacK K39UaOtwzBcLuyoM7i4vGQ3fZbQN5pUZsulqPcatlTqAW8UM3Jm1SPE79CTiUz+ezBaolFCQCcA2 v4HA66hp1NNnsVZ2kNLPF/03mMxcJdizlFLB9RljDDr+MKNF5PpeXz/7qZPEwQoS+t+5LoHHLuLS h0+NlfK4fdBdNnmPPat1bTyB6Gxpzpk2tcSw3kQNP5GaNZetethN6/s6KIC54THBBIVbJ9SxE2Qs DqBeietgGpdDHEqBkydoTSji136ilkgbJj8+l1CRl6sKD7R6kpdXofTPH58aabR5/dml0oFv3cuH Ytk3qkzmvDaEFT9fbmkrwFaug8xht2x4Y8xSLD43VFbJaWaXMwssV77oQo/QmB68gdWmARzFavK6 fQsrrebQo9UzFJlkASOy1RpsOQXxeESPbw3XJweJYbt58/Yl0hjcGuE+ppUPOIq9BHlP1WkUftp8 oNNww0KWF8zfhJqmvCt/fsw4dv63d3opvk4wjO0b/ha0eCQH7QuyXd4dSP8nIGjBYpw8sdE5XuTl TkG51iT74SEfL1W9KYTgBCQ1F8ixxVW54RxUaUAMwfryNqSEdnlmDF6oTHb3QMEB2pdI/rdqEUPN hd4bUk55C3QH8ctO8wBNvzT2UQeOEAGF5m5vV1R6E0Cci5IsfOeC2f3owxwRb3tuxHc5mfoHkqVl InqktUcTEtN3s9j4r7NFvwvmMYDT3YGhSg+Zn2hbqLMUItIUUQrHsKLfFC8eWkgAwZUl79rMw7os 4HMknRid99u1+tL8YmE/whhnoFwmRmlGd7JzO199VEi/x9iTtkAqykDfMO2RxxkmGh8ZK/7WKKg1 cUkgz7ox11Ooxc63rKv/PQCc1QEhg49oRqfxH5L8andBzEo6n9ogf+1K/JBL8ezhYVPcZo9hEMbQ rZ6QxatS1Az3/N3vDCIOMbRl2yI6IrXzeNfDvsu0RxyA4jp8eB/9TdS/pjCxkLRQ6dk7qxsKJfPl BIg4b//+1c/aEVeQ3VSBYfbkKUCCDok+yuDd4oII/W3j1yMXPdgsb+trGYfW6MF9gdK9n49rXA+2 7lVpZUo0yo0gV7FH8bCXEPjTA3RrYsCBRQr/bxIBWAPdfkdJiKzban0N1+UzrkTq4ChSozBgRRHz BH8KHy8aMFADZNJblWz5ML55FMFoCEde4lWBCDfUYdkB1wXwXILGyqt/yCgew2p0N0fIPJdnvKIE RUnsa7Mw4tfDc3bh6n3ydgWNcCrqh/hlEm1azO9SiT+PP5JgcRhUJlYKGqkcdwRKWLSMa/mSC4Hv HXCgOs/4xJ7PXJrQTKmdXIQ0nvtgfzz3rL37Yp3RavOBA7bKf5JqoQLHZNtlhkpqhgCttavIB3vp lHd1tli9JVSkbAnCXrWs/a4ski3MyUBQVf02c7X9+EqGnPfAxNneRBy53WukQJXhZp0HPL+zxc5v sD4s2CTzRbBrdPqWRcEubzej5dKmLtjPYLbnZupt4xcNN9B8qdjYS3OD8IV/2vv1EEi4FCfYZIRc c6gl4CXYU2anSEjQQR+86ckG+AA2xYOmU3+mRTv6iUxSQNR23d8DjyxEWbedISp29cJ9H3IishnI KYA8jG5jQUKSoLdgO3RdRPQGqAI5NzJ2z0kcwI8PYQqN8m1j0Anrc3ZaPUikuBxd6PCf0cTBYOsD lbOInQ8qcvevyrMfrQhUbWCnajIHyESeWbBs4lDkemRYRVaEQ7YFQy2P0nfsmuXGFjhWzIO64HC6 1uvRt9/QwXrgEWwWwHskL1oH0EB2F3ayY1wMce/TS4Md7NpHTDGUp4twJ7Grbs8YVvY7GwsrpGQO ujydmZoG92pzMn7Q/CdUBj5bUxyKd2KooSgZWzk9VwKOLN85pQskJ1iYBALHQqo2ji6qcqljTnew r8uF3g382z3VBWYUn5IiefQaTbXnZASTOw+i8HQXoFLPb5EKyS0OHVj6dKlEmCsLbFOdMKOGUKH3 TZ4iQjBPmfqxi0wG4U0CGx+9KthmOhK6mfR2bHVzK3yRyRxv+05odbLriCO2a8m1tH+CZk4FCJMT Jic/iwMXBFz2Fx8juoaThlcxqAQQyTVh5OJORIoTHP6bswvVhJ6Q1s2twOdGx53PEutV/9N/MCc4 b5kuihlj/JnwVulvhSx1X/zZOj4Jvzofm/wa35QVP58Q7yRqMmBoGbfJUTafOIPLsuzdubcjhxhW 65hmkr9p1+1x5wtqf4n0uEe3xxEUo7vOzQW5otgpiGpRh+NDadJyTTsbT4T9f1lCEzHzKaluE4YX MpTLAPt0+/ZqR+lXbhnCjnayh6IfyoXEKQTSr66oshWnzwQDILfP1ATMO/dFwsPq8xtxS3oNfDxG nKDtJxtOY2oTwr0Rp3d6hbhbOMCr4xS3MxBu8cET0CaE1twKk4JzCw7c16kTpyNpGyh0TGUHvQTb GfxTRcRvjawX+VWXBiNFq0YmXtlKc9IYD+dKOsI4ofg9/SDTSr762F3auUpxbmKT06fO0EbE9mrn hKQPvp48gET30ShJ6Q8KZUn9fnxQs2m174THbyoGQfrPQm4pRhU2F7ChzNyx31mfZaGUMBzv3zbl V/fBBiYEhS+bSF/gsxlVmh6WJjTli57GXVtzo82fegrEBObFW15tEIURLsTcMplyaz71WfattNEH idSv3djUHbrP2O8aYLszEKos7Az3ypFqbrTtT0sHdhzvoBhaYgv2AN3TnGK9oPPVsD0iMvJx5DMs tYKbwp6VUzIARjVCDPQ+SqjzFIPb7z2MXGhcmfEgdmJxnNlad8C7yiarYwmVRzs+jZj4O0pPDWq6 Fyi9eFKp1KvxSuJqNOkUc2EHt9LhVQ0uiASFtieRStVVw8U1u6TbSxYz+3QFpIfm+n+4zSwbVAWb Dw1EfDpZ93Sbps15sUZniavVnZgwCSVmvT38jm664gROApqlQaaP1LBwTbY9kffpmzr2i3oXpIaa FErn1qeWnoawM3lkz7g4P56uIy5V06Y8451y8uhAT4chYtnjde526MJocRRzd50UOkC/hEwqzb7g 0BYTtaO9E2CCEh5LazplXJQdF15LdDD76bBpFRA3G1cEOCjB4U4897bWQigLf1jP+PWo9C8MzQkj 6NJukKLDX1Y/6xpRU52K/2CCEULX8rbS11anqYM0e60yjSAIHOJTJAULOYk8e7znACSGz8GjG1iW 7zOSPR4oBz2gFxQeZ0E2URwLipbflv5kW747O508vodYS4GpdfgDktchAMPjPC0ZMqa/Cx16RAx1 TUp1rEuzv+aznG0+keL1vLk7sJnIkKYWGlFyJH70zykBBHcDJfxssnG31FL6292fBMglmHX6TthK KJph5Kmg5CXVW4r4xQpmzq4V0n7XU+b6a5k1kGdrWn0pixhZVPcYyKrANvvM/JjEDB7zqW+9zGfB 6DspHUWP7GiQDHcAmtJ7cKdoytIK383GC4VUA0zLbUq8QpZSkke/r9NmC+FnnScFwCDwnjGMOhPv WZVhMhj2ZvYToani6ra5v1k4jycZq1/pOV9fCyUX1VPOixmW37XBWOHMDblSD5kpEoUHKG81Qp2k 2OMzZA+y5NQw/O8F1a0dI8y7P1MRSsCmI5x4O0vaVHOlFIlk5C+iX5d0csWjUHdYDs8KerGIX38F ns6iLqNXlOgH8BrTsTqwP1pS7//pOsDhXdOK7coJEW24UB5DjIkPE5wZmMwpnJQ8pBhlzLQp0TXQ Ip/sqxVD6sRI09hvIbLPmXlNphoM+lcE48CfS8ZEkhS13UnP58RJH/hGG5nFYdoXDqjHHcVKaQvo +d+tbJha8MGCFmJ4OIt7huULUFDnEhvnmEg0YvY4YJPQyJf5pgLtDZEurlbUwDn/CTJSYDb1BkMa QAo5d0+vONok5O3Jt9HM+ORttyb5VCQWH22mGmN+ngZkOVXbNcQymrP4OONVfkyVTCyO74ltDfA2 DH+Q/LAEF1dnrkWjEoxnhgYyHZbE1X2IZX3gMoUOm0JddsB3Emryw73Pm13BV4UBkwDk4VD27Bw8 jkRLPo28/3yn8WpUqISREODSEQkifNbPThycUk9coakQhgbLGNyJclpb8YW9wBhMp8B3ShG4SveV LiZXDMRd35YyyCm4rQMNaoYZJ0/eWzeXCeEyM08VoYVo7MrVKGWq98g80Osb3D6J1lIjBnHu8+LP FiRI63kKrkndmJa8YRgF8ii9/HE22DZsKXv1sGB/mDcNeSya2B/GPBD4VKus12gJ3UvWlaHT+9C+ g7DPZ79Se+xW8BsMmFACbQtHlp/RgEV8mG/V1XHFA4LEued2V1hRRrxlsSU7234OCLomEN/aP/8o nPnrceLvoj94seky1rjMTfIVuBKN81KCkCMLmYRRzkc1RXAlmI3l+jvzPDnlM3MieYbgjRdTYODr kbSYtJ0KPaBGCKhePWf051j9/CF5cA7ZqDdtux2WUqvAN1ewza4L2uehw9R5jw7mbomH8F9uFQ6k TbkDXd1vz5b9XMbZX8nKIk3J+4Y38AulXntvH48Wmur8ahqAATb2livsT/+nXD4T7kECq4KIEpNh Gry5HBU8SB4JhHGo52/EgxNbiWuHFWCucQ1K8RtNw1+r/Ak9XcUMbdy9sHc787DSCuoUy7qraIou H5P0/EFtlFrpVEwqESXGEQJz2hzd4bnP0UGtdopOTxx/RKx8LBt72BrCvTnyTso/eFiSBvs+7rxJ uqsRlJevFEBhyHxi/qXQIfaTMqeeNThJ4w/1sklRBiKv6FhFIIUej4ac4nD9VTsjxspDN8+VBQCX 2Z7envddGWMbcmZtCumzCdYgUk4hYu+C+HdoBqBJEW1zM/GdvVNUsWOHmXJOo9FymX0aIWL7ZyOA go/8LhItdtYSXTjTpThdRfM2tIl5gqbk2PyETdpJsdG4zWo5ZxqpL9DqoaD0phP/7PX5cyEA4CdK sYMN/a9kSZRvmzMRp6xII8+kv2SF/le5uFq0rg78uSyMYWm0cnfZ4DHEVL46DvCOfJfR2hH2ybne mRA1hbpxM4zDilfzurwZ4OzstpLENzJb7/Zs8R4CVJIY4T0XP8zhirhHwX7Bb5neSSOOq7D3rZi7 Nw8qBO5qkp9Hs/0wXBnl9lAtrM+upF+NJQiqJQRJxLc/Qd6m3bqXdYCMV08MDPo3lz4IMAiMCYPv mcvvsQE5HRcnPQ4aPZaxxSKEguR7pTBUD8AZoscQxGwn8HXjXChJvdxEJHroVgKlBVYKEC6r+Kkf qrJ0G7ncBiFOsCz5hWFk671j+/DBcqVaAryL1DlpCUTQs/ozSzAGMxM4P76MFMAKsch1HCSDSf1P w85SQddlxDoJ1klzCz7d+ejO9QRh6qNH1ILLczgrhsRx66piF+UyzbYbrp/eXBesSVIVLTeQ2ZYZ 07euVigyXgBJZaClfpuIKaPqBslT+Kky8EEUZRmCkmEi3o+MI4UjPYvjzMDdXEO2EWbBpNwlqcRf lhksTRy7G12eEyWgZzKJTbM0sGWhiWdL8J3jvR+sByq63T9sV31I9w6WXbx5dmChqKUaIVl3LaVw N784MmWT3eyYo8qt0B/KCq+9FbUK+tIdYa5lWkBC9+wHiKfqSzUJP1VHfxqwX1KHRFC5W6q6sKvK MpW94X+6o8CqJnP7nPODPpCrkRlgL5G5uSMCfD3vwf8MJP74FXK0MGUueH0jIgBHhTvWqnt2PebA ckRg5okFxYJKNhwlVXuK4gQqevLjsEoh2gMiWv9WEXNN0RbVLfbngc3liVPQNAL0GcRfnIhuQLST NrfsLnjxvCvcczkfSRW/TYLJoKkln1GluIp36IDfm7Ux6zn91U7twE2TL5d/Wz6eRaEkX9ncMgUA YsW27QZ4y2jXZyDSlnPDxAKKRE9q25rh9NjiotpMVfQa6Cf8TVKL46CCBildeb2iAwavTFGgRsZM /OKjW5DmVlBqnVb77kBDFAANMl2usv/DeNXKOWW/D07f1xVZD3itIzTPRTau7CdGClSyOJ81aX/q ZsO4Q0LC8mkN1ISialo9xf7kNWXuMUMmoTO4JxIFvtQVD+0CGtODdzj6zcVrO9Kmrvtrs3it7yJb hz40cd7UPUVwQ5TkVe2KFEMGGPulG2bLmoO9fxVxHjq6PhGEyzA20cRIqxN+0xrbP4eoKWxVYdXf SflJTjX5xi9mARbhxXErcRbvg7N7iIq/6F8zwgn+FpvOMhmBpou6R56RA2sBGeVOEQtaLC1/xQ9F aDBUL94UqZW/7hZKEnIYdw+LwA5SXjNS74E8tJCfs7gIXa56QvfDD0ZC1YfWDJMbvFm65ceTGsBs jTOKru5TUH+O/XVIvdniN5LA+zvWB6efdKkY76Y3pYR8VX1e06dcpFgDtAake/XFNsP2h9ITMAr2 ehpE5N2mnRuMkaSfBm9S7lC2DvlXsfDKX+k6Xzn4M1yTFS1jHeiU/CwstZTYbNcyxZ2JWCiDPbuf JjFSkH6+BkzHBi5mEnS6ezXcgWWXOkT+BqMyAftxJufkgT3jTfOSQb3FNBTSTa8CRjplS4cLYjYY bzCeKY2sdSgFVrlfR/44ly1fF1UCBJKkFBh2gSvFjOS1fUd0kqjD29UB5JDxOsBTtyYYZSugZCee 1X2zj9eVE5HgGxcHhA0nqbjUeIBB6Zcm6H8TQZWImh9SjdsZN8lKEDMmIC+tpt9F0tqj7gWSomvJ ipC7miue00ezxqT6b8WrPSHsHH2JKcqSMimjFqfm+pMTr8tX72RiwWRoX1tPmhCFCkLumqOJOPCD 4OBIYOvUrIIyRFEX7ktDUZksNFCyMvfzM8TIK3O2yjRQidIs27tzRITi6Pe0eivHGSTsbYCzgh5r OaDmk0ZB2lbPSp1LWvxYOJ2WYQhCkRyH4Tftli2nFyiVT0SSjFTNDD7tnBpDqcSvF/JpBWdHiKMy imnTtd3Hss3ESiPyRRwVANeid7OkOx6Ffk8YpE0u89EYZhyLH3+p3R3jDMXznPR8TAJ/vcYQArmJ GaEwXrI+62h8PGDvRFvP+EW10FPLYo4VPdJpNrLdygSePinproPedOlDk/0I+T/EWg2kP5K3j7bg ZlYTAdb3a57gTGW6kQ8ZAQDFB30zcHeIFK2sq5mMwlpdKRxH98yfB6Z8aEEwUvvwWHBbKFBJ+dQC Uq0lOEMrOikUEEf3nJRHI7ZkfACchbqaiMhhzGFRrDty8VxTaAZ3/Np/XmmEmyHfjkURIXFhi/G7 HQR+Ok2NzUHkbVjCQW+CJr06tS4RZwXDUrAYkCevztJ11lss6rRk8DsupajkGFdFLI5LbmbKHBUP etbpitpvYOpK2rgxemqJFuGbQi9fmMWCModtrgD812Eca6xdJF7MI3oHiyE9sbaRgKk8p6h9RoeC 1LRqaRyS0OX90VqrgQNWbJgYg4pAUu/uhkh5sFkI4zitVpMG7UmMiUdRajK3QQjJWpDJ0XdjoQD5 r9SLMGZFvk9xtGtRCIfPHATbWMsu4TPzKkINGOYfxECzaK58wOcjm9/RCb8Hig9ZW+dFDIsXwJU2 N3e1eNCqikByMlFPzdMrAHnaCyhTJmi1b0Y297oTT+GJ/lxsFaLmIxyOyNmR9gFH8jsOwr2RqNQV 2uDDwwLlnOjK1PVDD2Bm4O+yVz515I4/pKCu5U1B6LrrGhNGbHbd0sSxHv0BDtsG6gWzgJ+vJoB2 08R2y5rfJyuhN2EKWQaJx+ZNhrfCIS/ulwsy+asEIqhwy/E9ToRDuLHB2+aLBXNuB2yptPPypYCf Zeplu3xjRZ7xImyFCSTUJiPWGyX8wsrxC9ZmFtYEkQkJ8RHVAJg1Q38yTYw/+9o6VpvJnn4ZxWVA 3b39s68iHMaKUPepMTga3c9OpwXk68yHcV6gx90dTnMrP+bQm62IkbjsGtmYZ1d/QYLQ7tSfqdNf 4DAZ1qgzs5uzzcKwGP/BaOBtun2EyoDObIFPCbS+WxokySNPOak1ICwYTkq7iXGyth4o2v2wAh6d hNUlazYHpn581IKhF46bdR5Q64u//kDobFeYuvxAGDoLB55J1/9fUaxCguVYXCKMCiZx56Y5+4HE 3YyVhwD6uXXiTG31MfprnkkAxUDz2LNjcgAnTJwvP52mDThD4+qtQNh8UZLeWjYYzKZf3cue989g vr1mAol5OUP2sKxJaXyhskHOYYYR4a+nauDVlfX1yD9/3V8lZp1EIyEEfr/o4oLnqkW4UKroGVvx fa5kYqmLcUwehF1lX1hJaSVENfq6em61ARc5nORdN4M5U20QXUY16FzdLUj+Up8Pfgt1hvgGMK6b YvM1CPUT6kRFMLtiXH0Q3EuG0U+nS8QYT256i+TNzd+EzJDhb7sgPIbk9IsmT4mc0K8fZG72J9w+ 5fJFtrE9x17WFeCsp5ZOw2bN2iCmYnQ89gLz6CuhQuE6HwYcf+tU5IuM8d90Is4V7aIt+BIBMHXT rvjyOZEAnLMGP/8ht8jY9/5HSZFRGai3+GMM9twWh8uBz+7NM/rH7PACTT7ygkbRJC3L6mhySV29 XhZjR+s7jnWeAptYNN8MDbOZruXumQLjGZEVyeBReT5ccGU1mPDCzesHKvGHpO0IkC6TWzkau6y/ OT7NOfrpB/eEpSgX4Xdm5iNlE37lb1VsnZQDMF35fS/5vjmf2lpl6OSqjTK+bFYVUT0gGp44/dCp +oR/qAUD5kG1Hd/zD9Fnf9L+pTrKl77m1VeKLkf9nL9ELx7q5/W5VXtx3FkL+qNsmi9z5K6iKGBT vTn5uHFI9eBB1n1xqP5E5pBdBD9Gzd9istVMMW/jZOulsHcqvR7hkDDgC6DG/Tj5Cg+Ba2dKLfOU QYp92gdw1bNN3BOlITFW8gPU9sYyCFk3IIzSwfGoMUBPexHGaXmsO4URkl2g6qA1gbPxlubBQFfj p8xWemUZYbJOCXDFqY5s1rWApaEEWro6U0vzWNKCLTzbXocSaOSnAOrqbu7O0ymcrLHoLVUuYZ2x UkKR2UgCKw+xI94sHp+nFxz3m7YU9Y6cTDAB39cDC7Aqr4ABhmXyELx6UL2OgMWdkCMuTkRrZHXW QEEpDVydFycPHnXEUBmnrfugsdvNBjNlK0rThiAPeIHBhop/jZ8nIAmCKfx8uyQQEzjn7I/yKMtB 6cnzunVPTxF4wt0eWLGrUGTbq7D6fLJdgYVVqPBarP+LzlU2go98rgdhTPu84T97czit6JvM1IhM 7iCN173OIi+qy9df3eElGliVxnq1i2sUbyhbU/3rdfVJg7DjXSYWT396qsghilJ8ZYWKdgx1rmGV Cw2wCMC8kr4pOeKNUDXJOdo9aF8WGGG5LtoVXOYCBZ+OvaKsoMqwJIV8BpBwqtvupBOE2NW1woFA bbcK2A4D1nQom5TZ6KKpihWohbq5GURfxGk8hFCjPsmdPnC7UgiUcSQ3VgiT55d1Fl+q3ID3zZDh 9HyJJPJXB503ecP2UJ6D4AvfFVZpZWOPV5xkFpa5e2AYW9I0KTd1kfm1id1w/kGWvsLyaKncNiJm Kv71+mK/UEuDtBE2x+reSIgX5rsRA3vMDRdfG7A84wMAdDijwpcrdLvf0r0dqR03ldeFurzsiPfg 7JM4gM+C1KEC7fHnS9ZGX01kSE1TWw/T4lYainPWccTufRK45oeCt3Tc0MNuzPdSlZJzUITO031A 7xOGlGZLtMXosFjWvnolABh2mrIaOhuwc2K4NKfVYCWBrcD/AdxkuWf5vi6XZ+Yl6WS6lRZFQHOe pg3Fl68QHd+cqvPvwZrsvNJD26HFD0JM9i8BTWlbn1QiFEfnzyuAa11X0WrNRPR1wmSaJZSX4A7H OngYQJorK+uIUPLz77NkTPIf7ZgW9IwF4Y1j4GNtSIIsdV0+kmHpRK1DqevbF0PoMWXVRi+Y/m0e mGVkJcTV3jyWMqCCAMqNl3GiWf12vHk0IV5WUkTfJpM7uuSWhnJ0NdtTfp3nP1vER92bBeG++htA snMelXBSwnM08fI2hVAxTkN31rZhm4WdSwh8N1FMc4/5uMDrmRA5Xasm2eTHcZdMiLRLSZSUAcYG JCvvtdLdLPaHbiIit9MsERKiNVGsZrkuijoxYikjNshK7d2TqCcfgHrD9zCJulaxquVda5/UHFeo eXo+/R5EVoE6RIJOUbil6BOJQpKiITmOkB+KxBKQFHQsmFDvvBtg8fSLsmqDY6GURnTgOCrBqAim 70uCtHcVEvd9JFLO136DVD0d/fQcGh4qBaCcqpI9XFPX1KHIbEwUVgwzUpFsQG+856xEAP67zvp9 RCoROnPZi96Ezn1IokULKg3Tm8d0BAJo82PzFjWF3M2Qo+NM10NCX0PAAuUhFIUTDEhO3Jygt7lY R0mldBa3LJVQJV1vjBc1UcblzQb8p49wrz/MEsUwz6OW24L5kk/2hlrvLai0KR5eSDCw2Ytvy0OD UtgGtmtGByJcsAavE4Vvg8e3h2ukt3jXRNwarpfUMnLf0Zr3IpBT5qjdIYNCNcod0GiiFmPh1RuP 8gLKIfDdhISa4cZpONJvmRM5aChjUAxCZp4bi6/9tCRFPByThojPB54cVnjPDYd6T1I8hfNAebRj kmdYUUQmXXKlg2bE+/Oswl8zYji8YvPXR0XHaF13CgkeNv4kEm0s5er/T9Y4be7jHL0dUHRABkea X4Y7tUP+iNSum4pEVD47AeyhIz+5mTx1b/XYV6kNAtb+qLB36Xzk/5+0lHmpTiKtJzQQ6fCuRuev nPqy5yJEcOBdCJG1NFRJ7oju6OjtOwpK6JS6yLvgFpFUs3fuxTMUy1vo+Rzf9EkcdCjoMYszPnzA AF4vQyjjjw/NfpWqYQyBG5HZ9AaL243G55QZK9Yn1VUkdPcwCv4k4Ct/z7ml4gIRVTmPptfhUVFe 4Cp/j381F0SUKpnwku4xZM1tc2Z3M4/oFZchM7az9SdekRGr93ghEX/N7N8+89QMt53dqNw0b6/D DU13HOTg6oQjCF87uaKLaxRQERyrpcL0TIYxPjQiq4m3TVUHTuc5RlHqwSeF1md7gKuidYnFNbaA 6np8yP2+Je18/rGFifr9pmtrIpaQjz7ERpDfb5GERqeUPBONtZcWmAX1YtLjv/FRwGdLDrEg9UFZ ks6u77ucK73gVI7RZRc9/8qY5UFoTevpYARnq0/lnmtCRq5DuhrtikBd1aH15oJHjh6+rdBm5TEx vNOOKbZjDF8hat8lSWuFutirlijqsKuYGURio8b6RkUcqOOTMZkJUUleV46on6L/CN/zM3sVrX+4 P137y2x+SBllKVxkWNCoYH0oMizC7pJfLsEbOGF8UsvMXxH6jSSNUfRNOFZoUrvzWYh3/H7gD2u2 pRh2U7beL0p12YpCza8jN035n5EPFOSYyhz/W9VNqZMJ8a8clybApKLCHZpjJnMntr+rERG96Z+P o2gh8jXoKb4bEYl9NPtHjOx0Z6HnTAR1teheg1xdjILKVP8XUMDEAjwScRZPsUXaGjLvb2w1kyoS b+BQfcvtVAIanu+AdS2FSWkzbG7P9yXo6MVMAyDiR01zqFF5/b42RNMMC6sESBC8Xw1sBpbubcRa 3trgzXnRpC2XeFEOMJavsWT66xCGeYR64+Sh9wD28ahVwOgLGfU3OIbTXZJi0Rkbi3SScWazrHfO 98bINalDyHedUN4pS43+5nzBXKKQqhbYWDx1hMskjNh2kdR8+KwlTxg3JVIS2h36pdyHunQXydM3 H/hmLDRBOcjem1yByFj5l0UqKEu1f21j4FlRJlLAaaOui93DivEsTTvK9ersjte6l294/WGI5Qlg h36jux4zH9H5xeeOlWqsyFLCwNWEATS5u79N/YakPJjn5ckFjJjW2VB4IshO2CU2drbBRuaAG7Sc pMsYNYekskcaG+IzqAOLM6kDqCx0id4d/ltteCPwQZ8Cpstshp/s4nOFB7EioClyXEwI/tSurf9o brOwe+kXXUH57N49IFeRNUGa8pvqIQxPb+6L9sWmaNPOPqm+v73Vi+V4XAH3UkGbX6Z3Ww5xRx5A kbseiSEs0ZgQxUfhIiZA85c11GfvCfyDwB0s4oV/X728oTEDojQYMeaHyAnggHbi0vuYS9T3ttKX U4l7/c/XioSaa6OZLPmt9m7ls9nvsryuOik2euU0cAMcZZgYEoRWOxHMc4zfaWs2juX/Ca56koDF owM+XRLlEWRd2T1RuYVNiJLdX85e5LoIev9clpIc+6PV0kabEo9n5Bgu1CHcdaOHNOBh9B5C5k+7 nlKzz00lhiyjScxI2wb2vw5No2RRjhMukc4pt1yzBQDf8BfbDHP2Npg8qm84eTvYcyRdcVQ49Smd IX9jFWpZZwToACdtAPorpCjKc02SpVrxzzCR9+j3AxkoUrC1IWDKoJGf+lUZ/uNYtek5rDp2Im55 KoNMzfxllxdzB+7efDtB8q61kU6/99hfTucSkGxbVZ6Qd6Sr9hLfhAcxOZJAfPfnIquzeaRDt24j q+EJdLK4SiZyMENgxBgCTaMGNjW31FGjSM8D+KWvRVHtSsIcQq33zGIq8QAHCLK/opW0GaqgFNz7 OJt8gfM2K8e5THvauRwQnsiMNSxneiqnQBkaW+gZnprwX/jd0QnxHAm9lDEm5zXy02J5ftt4/2WM 8CphWjJE2HhmZZxQDroMOzFKcmOx/Ge0HOiXX4qRLup4/qZ44Mz3+pA1iAWkUvk0JYVgmfCXDj0W srikOkMNpLQUACUem57f56mqkG3DJLNjY7LHeEj7b45pyvBbMSN5ezBQ1u4v5bbnfuVV5kl/DQJq YIqsUWByrOWkB3XmUC/nPVdCvgSqYitIbG3vyPY/lDfZkwXFp1Iysl1YztsUH/sji5QmJbXEpRkt EwSu6Rds6GXTg+3em4003wPep9bU5KV/t43PoUHI99ewafxI7iVPCzb8lt+ZM6iI40oNmq9zIUG7 kjqCYBZmEn6B/tw2r7q2P5VLf7iCsZiEO1P/e3HeuRoZ2Recz256R7KQVRR4SNP0LzbKzLRnEP+R 1T3Jj6fVmzAie6upMDUxARUO+H5HC7E/Bg0Zv/2MMuT3+UzsEMTx/aEePhdqAYEAfd0JiXy0Ky59 MSMZROtzWir1ia7f8r/6+SQz1BhEwVKw7nyDvWwfQ8gZ2hJydL2QDkVj389XYpnU6ScpOmSRXWiD +o+NB6pANGVfEUZR7xYFX1gKIZkn86WT0IRH5xJnP5+/xw+IpJ3GdnXBjpi14Ecm0NvULRKI+71c IMq46ZYY4WniBWTdJIawEG5ZOzA28nGKLyFL0m4GA2dWbMaQIEtRXkL/QrSBQUiQnlrY45gQvPJu zb1UvUQQdTMBNZQlVWYuozgTp9ifZnySc0Cj+kOrPvKwQZTZO99qo9DcaKPwoJ95F/lFyAk0zrYw 0npNxdXgD3AFh+Nl//XMJsq9V1sCsPHnTYB5u6JoqukuDcXKz+nKMjMz+UChVH42KlF8RknenVE/ 1J+jEzo/uE6e5WY1xsJNBMAtjyfXGBBCEMlZLkh7SZCOPMGmlRlFEpopyf6a9pvIwNdORY48Au8Q eyxUB49xRXSM4xqmxKRc6X+P3cyK6/HGHl3WzfPkpGGt1kKJ1zqbLAbb9surIqclATiCP8vWog3n GhED78z8HeiiyeNzVolttqZWMKn5V8V6HoYrP9auk3H3VNXa42S28MYFDdtncHDUHj7uJf9LQGyb il2v1tOOxFVwvP1q7J9fJWPXxVlQaq3mKFV8lGp4TwWS+p4vUFqKmiEqnvpiLzM5ObbiBZc2A4D8 JMV+ZhAGQ5ZihrsUWWQlh7Npz8iD6+vcSzN1cR6ujuIkW5p3uQtIWzCnsi0eVUTSkT2sMgJ1sMzH 2Fk0ayu7rCYH0B+BQM8L5Ebrm1cRAiiR8cYwWhuU6RQwwFBX1R4u9WVaip9wrBIWOd6ztdE9QDBr qSdWJF43VHWaXChz6XUMzg5gxz4ItEN9PV4ybJt0QUbdvh2faDSbcyJjWO/0ROGNd9t+U/E7X64f js3CA5i1StUd3RC2gIfqcaBoB9ye7vj/vlQIySrGJHYE+y72RCCWAEyl0vFpHGtaUNEiRHcVRkI0 Ifou27wPYR1sa9U6r38OlIJ+TGKeXVFRvnX+z61nyk6tRGTiO0C55uM2F10XhR1/DfkflsN9eFJe 5zGI6wnGHTueh4LmbGHojYlUhAVFmxjhXuwIVxHr72UG+Soi3ZibmwhGAiscjjynpqyKDZmyGi1M wHaZdUC9nlbiI/rLFoUwziys45dSLt+5PqOcN4hoL0ZfDrR2G84OkPMRerArNBu4CItNM85kj0cp +ApOstIBz+qybD2KO/S/8MLpmM2T9s21fHzXJMXB1cyLftjWCP6Q3+IztuhoWgmKIXACLxVk0qrA LTNQAUyjC9HyjXR2sH4eVItFkqQOvuv+Up7dCEYmubeWbbN+vgivVzVfqmCQHTdXLYct3fAu6dzd ITEKbW929nxAM0xw4nOGXMu53Z/97sqImJpWR+58YPqz4lGYmiRVwXDyEAhqKsYTTKA7XKwynryy jjXPa7T4NSj7Ly65LSR5co0xyAxKtv8Iyt8qCM7CTbEcGUdM3B8R42wKD1emFmTn1xfoXt7Njx+A 8qZttdrPGN1Vc4KUAuY1VHnD0KYDVb2d/enU4TX6G8GZ0K1pxm3Fae0Is6xu5b4ntEjYLzt0Y0IA iTqLRC6t4hetH3wV83JdXtwCLS7z6OYlrFkHKkC49evgkWad6PuZgqHVah7TlElD4IccnR3P3BVe I1Zwvu7xf7vpXMJDIVMsHzlq0E5kkn0BGZjYqhVmDyxRkGKFlTWRCR8A+o6QPJzMtqSbL6kGi5dt 0el/a6pBvlvvv4AYoNMtaqg0+2HR5+sCcKCUEY7jL25dtIaEACki+JCGiRdiWPQo5tpNIFCrQXjR ZZCvWNsWQLH+cBqPAYcvnoXQNE6sC0adVFdj9DlRrialXtgJFkbxz95mMm0uqb3yE/9To9Z9j2qk j4eTEJbBlzXDqLoZSV3o18LrYvj8M3B6hoUVwkW2hLqpbNxILHTjEZbKmH5pdyZumxqdOYNfaC5d TXelnBhN6X5HDLIb9UTqsIB18xkTSU9TvSEbkUFtcmtlcuaoSUHcj3CM2A3jjZ6AoYQZjcqNl5ap XIKCvafgJRrj8NZVFmrQoKPQK4Md7oVUUk1VhCCpEPn2nYhUN4W8aMt2V7zbIkCDhV9fZmgQQr0y fdIqKUV7CIwg9cdnJQFMPFV50fC4PgCmIcbqEOlvfohq9UZqekm3botkck8hcYn51C/USvD5vLsE lv82sYbPOW3MacnxW/jEmToQ2oFy2ShOVQa1sT4dmaa5IYnW+ZLOOgdz+FZio6NjcaoLP+emm/DR XipCSKnmlTHTKhrl5HxF6/iLFtNqxSi3V6OhRq+gq/58WMdUY4zvWtF6NUF/F8bw0XI3HdxR2KmN vcWLxAvyPfRUvwwz6aKZmh8EmSwv1+5McejuHFm7gOcITC16mTKC1kN2uCNm1c7OYZ4tga5DS64k wBXnFPb4RHweMhxV0pgAwcf14fzb7jKGQkDLwoMjadvkZLNNLm9+O7RpeCrH1fR1HoaowvqyVgqC uRY269kF6ycWUIRvpl3GHoLw0AKAExs3K/pnOLE4z1UnN65bBmGScaQDBROe0BgYR/sRgheOdG4c /eqDVefLzokOleTpTlFT0u7E64r4MixrYJfQETzqyDvqqXz8vkCKCFWyJy45GSwqVJwU/rRlXBIh 2sMroYTjXpw/lPwsLNsv+NAVIBQIFz8nSLncRC9oQEa8D+ITx03EJ5eyVwMb2JsQh+37Eg9BzD8O blvBOWIXLuiojAO6TFH+LxW+YvW+NFt2THPHiygPIK2feank5GL0Hs4wUhwh8bGaQQB8z3QMVcG1 ttP0OWhJ1I/sJdrXZ6KwMbYL6BZ67Bq1mzpZ659vaUaa33yNrTVl5LHt9bAdZVEua7yh0LEgU84E b1ZFu3jGTLGnTxFeJtKTdAd36ztNDVFvIoUbMj3vN6egqnN/ttAPrKcnGvAMOweZAC3WVugT7ZUp O3P2QjdOKxtEqAHz8OsS8+wGb+TZGFj3Ej9PA+Mxs8DxY+W1my4r9Na7UNqIaBqVpurdGmlJw5aL OpkuZjCJrqeHKB5IkqvQ7g50MwpwNYlxo8zezHJF/xsSHA7Z3TYe8KXoFW1q0kjLA8aCTHtxbnia h4N7qj/hjcKtROaQQ6dZrZmSlbTp+PYNmkvJFWqenU1k7EfOrvxOpBavQpUGxpSd1IkKnfApVDGF 8Nn2maCgqCfLRs/pAudUmxQB9H/jsqGaLXUeQN+rB8mX0DmSQtEigHPA7GRFPA+OaP4qqXlOj68b etrSX20u6nd0cW1RcJoOfNgFGJHEwQqJkgUBOj1n+CIu/H68jAuvFsivGvpiHD4y5SkA3c6en3x5 jXtLo5y5+QeKfGA653WcdvR4pXXGxf5p9thFfkNVI1MUvfFSC1E0TFz7jpYchwSxFzek1rS4vA2W xaUj8w1uW8VOKrSCxZBjY3zJ3Y/N5eGj9kqND53NWH/9jEX8GM0viQfeH9kIO4oaTttzaAX0jBVE ZTDT39gFz4foLCp+z69dfwomeHE+daYlrRLbD1opxqjlXWgFCzPaf3R9NwUVBLGK4GzDlsRzLtmU //Szq+ggEFG0WJX+PStX8SspW4KUt6hduwvirudHHRakYhnA4h4cfbwMnRIvZ+MAWsln2FowRQ/t UidSebQSyeszaC4ljYN3iBPMiexaeCx7TIBRfBv+vOe8yhKxXWfpfCiKZ0DkwEF9lqHtEnurKIAQ i9yFgRNXqdYp0BWH/ZcqnFnrQSuObbe4y0smfquSemdUltuwF8TOhFFS8RlA0lkdj/8RwIsOpgEM hv/hebqUQinX3gQtBlw/qnylMdwjKeDm4Rg4b8EcVlZsqeihI4+JYi+L/KhWLSX/hukmImppRVda RiC10RsT8zXQIdg4kb9TbuG8JxvwyLJzO6or8eIPvU6LbDOz/uVHS3Wfz/7Z9ywlbi6vnhGMCrHb gjP3QDKIqpAaOHyaOsEvOwGghhP2KCMPLaacELiBDFK8AsH69YScjlV7hCKH45KJXZ1RVnXS+LVh wWMMAVukSevLDq0pdy6x65XsheTvCwDf8dWY6AkAF9uGhkpxvDoSrYTBRNndqrk4ClRMvXhLJqb9 s63R8xkA4kM0+S8MZiLFnVf6OEOHEpkFFI+Lmyj8pfF5ZiL+uiuM2nFWL39ODAxS+bfFt9xLaYI1 7r3sJaAyxMLKtv9gd02n5bGyRNceCL7II9md0IBNmUB2LGWksezd48WYYth5LLzdrAOBgcpDBhu1 MgbRRttnGBO5UGJoXWH6am2Nqu0sQBMAYwadoWg8kJrejoKGs73FD8jGNsCES45EJHyFcvKEWink UI8wOoLlJhsONgkxm704mqd2L6whYywFFW2gwPqJ1zVTvhGEQZbm6JDHv0td5GNS/1SwD4EKgDgf HDyq6hW8oGRVNYoF+PG790Aac8zI5YEtj0K3vRMUm5QlGZjE4EvWwTOnHBqYAa+wIn2PtSa2Alay 7eS1fvcAGyjnyJuFd+oiyAvTSrXgeGHLvQAp+EdP2GBBwY21BfWztNQ9SgOL9xrQeEOksLQAwFx1 w4serYGlKay3jFgZMytBEbkexWPf5U5Q2ivWXadHpk2xbezv9bzOiy6WuC1ji16BM9MS+tyQoIW0 /6jzsoz+8Qg9LyjXEwqKxYSPnRMGpPapPsLfSKjWb2yG50cjweF6qzLRM0A1xOZ62A6XjlKVQ43J pzjv1GXcVoy2XZcXf7nBQ3P0d4I1uokFHk4G2TkuQqDRtH/vHQkFKoBsThzivGByfam1L9ycpf1r +zZnMSZx+1F2gWG3KToHeTqfGfe+SXCEDQOArLjtN0AWC46Rd+FP89ojUF0xqEF5HpYqDiWDJs1e k3GDSExfKQKN86LXpGCy5AjT60gM7+7meg07+n+puZRqA3IFmhmbQPfLDpfFeWKbVzYtvz2l/o32 ZK/CSJ3YGdhAT0llKLoZzyxvSd98/QJf4krkc+fTS5Df9qKecfUZYt9Lh1YOzeFk6P/20rBPb1kJ Oi0vjEiL0Qto6YARr7yYob/ephq0kS/na8RNFb0+iHjLRl94AfzOcJFt4SiyFdeVLlsIc0qG6rp5 fMpiT5ORqt9vfY80zOfY3HwBYzJq5T1VIGDQA7RzuXPDa+Il43TjuKKvTdhjUa2o3MVnA2TDeGmG +vSxoX3C42dWeDP4nSmJWObUkI1hWcDgnL78UhsqDt0HbMaIumprVDTzUvwZZN9fuhyUApzYkO7o BUHawqRz+R7lYVWZMm+Pc8y8/205vmIfxs0sLswbdhcOs+kDeX6hY2sbfpO7RZBtA1hRowAz4qDk VYi0ocQ6mkLxw+7L19Cejl2tFyM42Fo2b88fMD6viq/wMegOyN3rTnBeqZMPGQGbVAleMSNdeBzf hrjM/r1mVuGyxdjfFpv+n5tbiPkEz/tUAxHW/MVq3rN3PkQszp2i52Rnk/g2UoqK7x2QiCt64oJm 58SjWStAIdXG1Whk39E9ZeXiEgfwolzp5I5OILpq6a6OySXSunfUXexNw3r8kVc9TnRqtXaAjNon GzmnBXnKMOKZghGANv8ndcx+JJNM+aRjHzIYQ3LR48v6mXVG0JvKzNQzcz/y8hIZ9Wycy9akHqOs WlqeTHlydHHt1Ro+IoWXyugEzwbxJlXUdPXW/JCF6k0w4W8YUgTIKrMyfkRA6BVba3ZVepvmo3+t Pq18fEYTmALLfCoJ3RdsJZfka7rVkmAyJiSAfEg7SC893mZNpkXLKe1XUCEFjlS/C17GZdLATsik rsutLFUMc2L/4czqCd8BWrcXGeajeORjrDbOPJ1SIWC8Klh75E6JAMnDKXHriDBH9kLosxNZTB+W TjHFL6OP6Yi5LXX2KoPOgZb4/6Sbir8H+vm/RO8BFwi5nJ1chMJCe3lhcyz3YlfoOlUXQlpgN9gL UXRt7aznJDc1AvXRXD9u+K6Vx6jvcf+4lEZ+3Zai7ZHGb7nIe2AaPxjEa/6HpnZCZHCqPRu3hC1u mswa+/TtkYIADZaVLL8NWcv6cZdc+MiNh65KZLwaR/nivHYWkLnhXJg4QBICxhr37KCPS0rhjh5i sCTzETjDsYGZLM4x5tcNpjk74OYAbWehCLqtcBJAX+c2dRArGsn/OspR3EZ8TPHH8fYyyrgi4lMQ wg4Utj/IkbCMdkban1h9qntr `protect end_protected library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity mul8_8_mult_gen_v12_0_12 is port ( CLK : in STD_LOGIC; A : in STD_LOGIC_VECTOR ( 7 downto 0 ); B : in STD_LOGIC_VECTOR ( 7 downto 0 ); CE : in STD_LOGIC; SCLR : in STD_LOGIC; ZERO_DETECT : out STD_LOGIC_VECTOR ( 1 downto 0 ); P : out STD_LOGIC_VECTOR ( 15 downto 0 ); PCASC : out STD_LOGIC_VECTOR ( 47 downto 0 ) ); attribute C_A_TYPE : integer; attribute C_A_TYPE of mul8_8_mult_gen_v12_0_12 : entity is 1; attribute C_A_WIDTH : integer; attribute C_A_WIDTH of mul8_8_mult_gen_v12_0_12 : entity is 8; attribute C_B_TYPE : integer; attribute C_B_TYPE of mul8_8_mult_gen_v12_0_12 : entity is 1; attribute C_B_VALUE : string; attribute C_B_VALUE of mul8_8_mult_gen_v12_0_12 : entity is "10000001"; attribute C_B_WIDTH : integer; attribute C_B_WIDTH of mul8_8_mult_gen_v12_0_12 : entity is 8; attribute C_CCM_IMP : integer; attribute C_CCM_IMP of mul8_8_mult_gen_v12_0_12 : entity is 0; attribute C_CE_OVERRIDES_SCLR : integer; attribute C_CE_OVERRIDES_SCLR of mul8_8_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_CE : integer; attribute C_HAS_CE of mul8_8_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_SCLR : integer; attribute C_HAS_SCLR of mul8_8_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_ZERO_DETECT : integer; attribute C_HAS_ZERO_DETECT of mul8_8_mult_gen_v12_0_12 : entity is 0; attribute C_LATENCY : integer; attribute C_LATENCY of mul8_8_mult_gen_v12_0_12 : entity is 3; attribute C_MODEL_TYPE : integer; attribute C_MODEL_TYPE of mul8_8_mult_gen_v12_0_12 : entity is 0; attribute C_MULT_TYPE : integer; attribute C_MULT_TYPE of mul8_8_mult_gen_v12_0_12 : entity is 0; attribute C_OPTIMIZE_GOAL : integer; attribute C_OPTIMIZE_GOAL of mul8_8_mult_gen_v12_0_12 : entity is 1; attribute C_OUT_HIGH : integer; attribute C_OUT_HIGH of mul8_8_mult_gen_v12_0_12 : entity is 15; attribute C_OUT_LOW : integer; attribute C_OUT_LOW of mul8_8_mult_gen_v12_0_12 : entity is 0; attribute C_ROUND_OUTPUT : integer; attribute C_ROUND_OUTPUT of mul8_8_mult_gen_v12_0_12 : entity is 0; attribute C_ROUND_PT : integer; attribute C_ROUND_PT of mul8_8_mult_gen_v12_0_12 : entity is 0; attribute C_VERBOSITY : integer; attribute C_VERBOSITY of mul8_8_mult_gen_v12_0_12 : entity is 0; attribute C_XDEVICEFAMILY : string; attribute C_XDEVICEFAMILY of mul8_8_mult_gen_v12_0_12 : entity is "kintexu"; attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of mul8_8_mult_gen_v12_0_12 : entity is "mult_gen_v12_0_12"; attribute downgradeipidentifiedwarnings : string; attribute downgradeipidentifiedwarnings of mul8_8_mult_gen_v12_0_12 : entity is "yes"; end mul8_8_mult_gen_v12_0_12; architecture STRUCTURE of mul8_8_mult_gen_v12_0_12 is signal \<const0>\ : STD_LOGIC; signal NLW_i_mult_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 ); signal NLW_i_mult_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute C_A_TYPE of i_mult : label is 1; attribute C_A_WIDTH of i_mult : label is 8; attribute C_B_TYPE of i_mult : label is 1; attribute C_B_VALUE of i_mult : label is "10000001"; attribute C_B_WIDTH of i_mult : label is 8; attribute C_CCM_IMP of i_mult : label is 0; attribute C_CE_OVERRIDES_SCLR of i_mult : label is 0; attribute C_HAS_CE of i_mult : label is 0; attribute C_HAS_SCLR of i_mult : label is 0; attribute C_HAS_ZERO_DETECT of i_mult : label is 0; attribute C_LATENCY of i_mult : label is 3; attribute C_MODEL_TYPE of i_mult : label is 0; attribute C_MULT_TYPE of i_mult : label is 0; attribute C_OUT_HIGH of i_mult : label is 15; attribute C_OUT_LOW of i_mult : label is 0; attribute C_ROUND_OUTPUT of i_mult : label is 0; attribute C_ROUND_PT of i_mult : label is 0; attribute C_VERBOSITY of i_mult : label is 0; attribute C_XDEVICEFAMILY of i_mult : label is "kintexu"; attribute c_optimize_goal of i_mult : label is 1; attribute downgradeipidentifiedwarnings of i_mult : label is "yes"; begin PCASC(47) <= \<const0>\; PCASC(46) <= \<const0>\; PCASC(45) <= \<const0>\; PCASC(44) <= \<const0>\; PCASC(43) <= \<const0>\; PCASC(42) <= \<const0>\; PCASC(41) <= \<const0>\; PCASC(40) <= \<const0>\; PCASC(39) <= \<const0>\; PCASC(38) <= \<const0>\; PCASC(37) <= \<const0>\; PCASC(36) <= \<const0>\; PCASC(35) <= \<const0>\; PCASC(34) <= \<const0>\; PCASC(33) <= \<const0>\; PCASC(32) <= \<const0>\; PCASC(31) <= \<const0>\; PCASC(30) <= \<const0>\; PCASC(29) <= \<const0>\; PCASC(28) <= \<const0>\; PCASC(27) <= \<const0>\; PCASC(26) <= \<const0>\; PCASC(25) <= \<const0>\; PCASC(24) <= \<const0>\; PCASC(23) <= \<const0>\; PCASC(22) <= \<const0>\; PCASC(21) <= \<const0>\; PCASC(20) <= \<const0>\; PCASC(19) <= \<const0>\; PCASC(18) <= \<const0>\; PCASC(17) <= \<const0>\; PCASC(16) <= \<const0>\; PCASC(15) <= \<const0>\; PCASC(14) <= \<const0>\; PCASC(13) <= \<const0>\; PCASC(12) <= \<const0>\; PCASC(11) <= \<const0>\; PCASC(10) <= \<const0>\; PCASC(9) <= \<const0>\; PCASC(8) <= \<const0>\; PCASC(7) <= \<const0>\; PCASC(6) <= \<const0>\; PCASC(5) <= \<const0>\; PCASC(4) <= \<const0>\; PCASC(3) <= \<const0>\; PCASC(2) <= \<const0>\; PCASC(1) <= \<const0>\; PCASC(0) <= \<const0>\; ZERO_DETECT(1) <= \<const0>\; ZERO_DETECT(0) <= \<const0>\; GND: unisim.vcomponents.GND port map ( G => \<const0>\ ); i_mult: entity work.mul8_8_mult_gen_v12_0_12_viv port map ( A(7 downto 0) => A(7 downto 0), B(7 downto 0) => B(7 downto 0), CE => '0', CLK => CLK, P(15 downto 0) => P(15 downto 0), PCASC(47 downto 0) => NLW_i_mult_PCASC_UNCONNECTED(47 downto 0), SCLR => '0', ZERO_DETECT(1 downto 0) => NLW_i_mult_ZERO_DETECT_UNCONNECTED(1 downto 0) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity mul8_8 is port ( CLK : in STD_LOGIC; A : in STD_LOGIC_VECTOR ( 7 downto 0 ); B : in STD_LOGIC_VECTOR ( 7 downto 0 ); P : out STD_LOGIC_VECTOR ( 15 downto 0 ) ); attribute NotValidForBitStream : boolean; attribute NotValidForBitStream of mul8_8 : entity is true; attribute CHECK_LICENSE_TYPE : string; attribute CHECK_LICENSE_TYPE of mul8_8 : entity is "mul8_8,mult_gen_v12_0_12,{}"; attribute downgradeipidentifiedwarnings : string; attribute downgradeipidentifiedwarnings of mul8_8 : entity is "yes"; attribute x_core_info : string; attribute x_core_info of mul8_8 : entity is "mult_gen_v12_0_12,Vivado 2016.4"; end mul8_8; architecture STRUCTURE of mul8_8 is signal NLW_U0_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 ); signal NLW_U0_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute C_A_TYPE : integer; attribute C_A_TYPE of U0 : label is 1; attribute C_A_WIDTH : integer; attribute C_A_WIDTH of U0 : label is 8; attribute C_B_TYPE : integer; attribute C_B_TYPE of U0 : label is 1; attribute C_B_VALUE : string; attribute C_B_VALUE of U0 : label is "10000001"; attribute C_B_WIDTH : integer; attribute C_B_WIDTH of U0 : label is 8; attribute C_CCM_IMP : integer; attribute C_CCM_IMP of U0 : label is 0; attribute C_CE_OVERRIDES_SCLR : integer; attribute C_CE_OVERRIDES_SCLR of U0 : label is 0; attribute C_HAS_CE : integer; attribute C_HAS_CE of U0 : label is 0; attribute C_HAS_SCLR : integer; attribute C_HAS_SCLR of U0 : label is 0; attribute C_HAS_ZERO_DETECT : integer; attribute C_HAS_ZERO_DETECT of U0 : label is 0; attribute C_LATENCY : integer; attribute C_LATENCY of U0 : label is 3; attribute C_MODEL_TYPE : integer; attribute C_MODEL_TYPE of U0 : label is 0; attribute C_MULT_TYPE : integer; attribute C_MULT_TYPE of U0 : label is 0; attribute C_OUT_HIGH : integer; attribute C_OUT_HIGH of U0 : label is 15; attribute C_OUT_LOW : integer; attribute C_OUT_LOW of U0 : label is 0; attribute C_ROUND_OUTPUT : integer; attribute C_ROUND_OUTPUT of U0 : label is 0; attribute C_ROUND_PT : integer; attribute C_ROUND_PT of U0 : label is 0; attribute C_VERBOSITY : integer; attribute C_VERBOSITY of U0 : label is 0; attribute C_XDEVICEFAMILY : string; attribute C_XDEVICEFAMILY of U0 : label is "kintexu"; attribute c_optimize_goal : integer; attribute c_optimize_goal of U0 : label is 1; attribute downgradeipidentifiedwarnings of U0 : label is "yes"; begin U0: entity work.mul8_8_mult_gen_v12_0_12 port map ( A(7 downto 0) => A(7 downto 0), B(7 downto 0) => B(7 downto 0), CE => '1', CLK => CLK, P(15 downto 0) => P(15 downto 0), PCASC(47 downto 0) => NLW_U0_PCASC_UNCONNECTED(47 downto 0), SCLR => '0', ZERO_DETECT(1 downto 0) => NLW_U0_ZERO_DETECT_UNCONNECTED(1 downto 0) ); end STRUCTURE;
bsd-3-clause
37303bc6c28c2b567ff515e23af163f0
0.937542
1.857277
false
false
false
false
besm6/micro-besm
tests/2910/vhdl/types.vhd
10
31,064
---------------------------------------------------------------------------- -- -- Copyright (c) 1990, 1991 by Synopsys, Inc. All rights reserved. -- -- This source file may be used and distributed without restriction -- provided that this copyright statement is not removed from the file -- and that any derivative work contains this copyright notice. -- -- Package name: TYPES -- -- Purpose: This package defines the types, logic functions, -- truth tables, definitions for wired signals, and -- conversion functions for the Synopsys Standard Logic library. -- -- Author: JT, PH, GWH -- -- Modified with attributes for Synopsys synthesis. -- -- Also synthesis_off and synthesis_on pairs required because -- synthesis does not fully support or gives warnings about: -- 1) Multi-dimentional arrays -- 2) aliases -- 3) assert -- -- -- Modified by Champaka Ramachandran on Sept 15th 1992 -- -- Modifications to get rid of the Synopsys specific library and attributes -- ---------------------------------------------------------------------------- --synopsys translate_off -- library SYNOPSYS; -- use SYNOPSYS.ATTRIBUTES.all; --synopsys translate_on package TYPES is --------------------------------------------------------------------- -- -- Definitions for Standard Logic types -- --------------------------------------------------------------------- -- multi-valued logic 7 states: type MVL7 is ('X', -- strong X (strong unknown) '0', -- strong 0 (strong low) '1', -- strong 1 (strong high) 'Z', -- tristate X (high impedance) 'W', -- weak X (weak unknown) 'L', -- weak 0 (weak low) 'H'); -- weak 1 (weak high) -- attribute ENUM_ENCODING : STRING; -- attribute ENUM_ENCODING of MVL7 : type is "D 0 1 Z U 0 1"; -- vector of MVL7 type MVL7_VECTOR is array (Natural range <>) of MVL7; -- output-strength types type STRENGTH is (X01, X0H, XL1, X0Z, XZ1, WLH, WLZ, WZH, W0H, WL1); ----------------------------------------------------------------------- -- -- Internal types for table look up -- ---------------------------------------------------------------------- --synopsys synthesis_off type MVL7_TAB1D is array (MVL7) of MVL7; -- one dimensional type MVL7_TABLE is array (MVL7, MVL7) of MVL7; -- two dimensional type STRN_MVL7_TABLE is array (MVL7,STRENGTH) of MVL7; type MUX_TABLE is array (MVL7 range 'X' to '1', MVL7 range 'X' to '1', MVL7 range 'X' to '1') of MVL7; type TRISTATE_TABLE is array (STRENGTH, MVL7 range 'X' to '1', MVL7 range 'X' to '1') of MVL7; type MINOMAX is array (1 to 3) of TIME; ----------------------------------------------------------------------- -- -- Truth tables for output strength --> MVL7 lookup -- ----------------------------------------------------------------------- -- truth table for output strength --> MVL7 lookup constant tbl_STRN_MVL7: STRN_MVL7_TABLE := -- ------------------------------------------------------------------ -- | X01 X0H XL1 X0Z XZ1 WLH WLZ WZH W0H WL1 | strn/ output| -- ------------------------------------------------------------------ (('X', 'X', 'X', 'X', 'X', 'W', 'W', 'W', 'W', 'W'), -- | X | ('0', '0', 'L', '0', 'Z', 'L', 'L', 'Z', '0', 'L'), -- | 0 | ('1', 'H', '1', 'Z', '1', 'H', 'Z', 'H', 'H', '1'), -- | 1 | ('X', 'X', 'X', 'X', 'X', 'W', 'W', 'W', 'W', 'W'), -- | Z | ('X', 'X', 'X', 'X', 'X', 'W', 'W', 'W', 'W', 'W'), -- | W | ('0', '0', 'L', '0', 'Z', 'L', 'L', 'Z', '0', 'L'), -- | L | ('1', 'H', '1', 'Z', '1', 'H', 'Z', 'H', 'H', '1')); -- | H | ----------------------------------------------------------------------- -- -- Truth tables for strength --> MVL7 mapping ('Z' pass through) -- ----------------------------------------------------------------------- -- truth table for output strength --> MVL7 lookup constant tbl_STRN_MVL7_Z: STRN_MVL7_TABLE := -- ------------------------------------------------------------------ -- | X01 X0H XL1 X0Z XZ1 WLH WLZ WZH W0H WL1 | strn/ output| -- ------------------------------------------------------------------ (('X', 'X', 'X', 'X', 'X', 'W', 'W', 'W', 'W', 'W'), -- | X | ('0', '0', 'L', '0', 'Z', 'L', 'L', 'Z', '0', 'L'), -- | 0 | ('1', 'H', '1', 'Z', '1', 'H', 'Z', 'H', 'H', '1'), -- | 1 | ('Z', 'Z', 'Z', 'Z', 'Z', 'Z', 'Z', 'Z', 'Z', 'Z'), -- | Z | ('X', 'X', 'X', 'X', 'X', 'W', 'W', 'W', 'W', 'W'), -- | W | ('0', '0', 'L', '0', 'Z', 'L', 'L', 'Z', '0', 'L'), -- | L | ('1', 'H', '1', 'Z', '1', 'H', 'Z', 'H', 'H', '1')); -- | H | ----------------------------------------------------------------------- -- -- Truth tables for logical operations -- ----------------------------------------------------------------------- -- truth table for "and" function constant tbl_AND: MVL7_TABLE := -- ----------------------------------------------- -- | X 0 1 Z W L H | | -- ----------------------------------------------- (('X', '0', 'X', 'X', 'X', '0', 'X'), -- | X | ('0', '0', '0', '0', '0', '0', '0'), -- | 0 | ('X', '0', '1', 'X', 'X', '0', '1'), -- | 1 | ('X', '0', 'X', 'X', 'X', '0', 'X'), -- | Z | ('X', '0', 'X', 'X', 'X', '0', 'X'), -- | W | ('0', '0', '0', '0', '0', '0', '0'), -- | L | ('X', '0', '1', 'X', 'X', '0', '1')); -- | H | -- truth table for "or" function constant tbl_OR: MVL7_TABLE := -- ----------------------------------------------- -- | X 0 1 Z W L H | | -- ----------------------------------------------- (('X', 'X', '1', 'X', 'X', 'X', '1'), -- | X | ('X', '0', '1', 'X', 'X', '0', '1'), -- | 0 | ('1', '1', '1', '1', '1', '1', '1'), -- | 1 | ('X', 'X', '1', 'X', 'X', 'X', '1'), -- | Z | ('X', 'X', '1', 'X', 'X', 'X', '1'), -- | W | ('X', '0', '1', 'X', 'X', '0', '1'), -- | L | ('1', '1', '1', '1', '1', '1', '1')); -- | H | -- truth table for "xor" function constant tbl_XOR: MVL7_TABLE := -- ----------------------------------------------- -- | X 0 1 Z W L H | | -- ----------------------------------------------- (('X', 'X', 'X', 'X', 'X', 'X', 'X'), -- | X | ('X', '0', '1', 'X', 'X', '0', '1'), -- | 0 | ('X', '1', '0', 'X', 'X', '1', '0'), -- | 1 | ('X', 'X', 'X', 'X', 'X', 'X', 'X'), -- | Z | ('X', 'X', 'X', 'X', 'X', 'X', 'X'), -- | W | ('X', '0', '1', 'X', 'X', '0', '1'), -- | L | ('X', '1', '0', 'X', 'X', '1', '0')); -- | H | -- truth table for "not" function constant tbl_NOT: MVL7_TAB1D := -- ------------------------------------- -- | X 0 1 Z W L H | -- ------------------------------------- ('X', '1', '0', 'X', 'X', '1', '0'); -- truth table for "buf" function constant tbl_BUF: MVL7_TAB1D := -- ------------------------------------- -- | X 0 1 Z W L H | -- ------------------------------------- ('X', '0', '1', 'X', 'X', '0', '1'); -- truth table for tristate "buf" function (Enable active High) constant tbl_BUF3S: TRISTATE_TABLE := -- ---------------------------------------- -- | X 0 1 | Enable Strength | -- ---------------------------------------- ((('X', 'X', 'X'), --| X X01 | ('Z', 'Z', 'Z'), --| 0 X01 | ('X', '0', '1')), --| 1 X01 | (('X', 'X', 'X'), --| X X0H | ('Z', 'Z', 'Z'), --| 0 X0H | ('X', '0', 'H')), --| 1 X0H | (('X', 'X', 'X'), --| X XL1 | ('Z', 'Z', 'Z'), --| 0 XL1 | ('X', 'L', '1')), --| 1 XL1 | (('X', 'X', 'Z'), --| X X0Z | ('Z', 'Z', 'Z'), --| 0 X0Z | ('X', '0', 'Z')), --| 1 X0Z | (('X', 'X', 'X'), --| X XZ1 | ('Z', 'Z', 'Z'), --| 0 XZ1 | ('X', 'Z', '1')), --| 1 XZ1 | (('W', 'W', 'W'), --| X WLH | ('Z', 'Z', 'Z'), --| 0 WLH | ('W', 'L', 'H')), --| 1 WLH | (('W', 'W', 'Z'), --| X WLZ | ('Z', 'Z', 'Z'), --| 0 WLZ | ('W', 'L', 'Z')), --| 1 WLZ | (('W', 'W', 'W'), --| X WZH | ('Z', 'Z', 'Z'), --| 0 WZH | ('W', 'Z', 'H')), --| 1 WZH | (('W', 'W', 'W'), --| X W0H | ('Z', 'Z', 'Z'), --| 0 W0H | ('W', '0', 'H')), --| 1 W0H | (('W', 'W', 'W'), --| X WL1 | ('Z', 'Z', 'Z'), --| 0 WL1 | ('W', 'L', '1')));--| 1 WL1 | -- truth table for tristate "buf" function (Enable active Low) constant tbl_BUF3SL: TRISTATE_TABLE := -- ---------------------------------------- -- | X 0 1 | Enable Strength | -- ---------------------------------------- ((('X', 'X', 'X'), --| X X01 | ('X', '0', '1'), --| 0 X01 | ('Z', 'Z', 'Z')), --| 1 X01 | (('X', 'X', 'X'), --| X X0H | ('X', '0', 'H'), --| 0 X0H | ('Z', 'Z', 'Z')), --| 1 X0H | (('X', 'X', 'X'), --| X XL1 | ('X', 'L', '1'), --| 0 XL1 | ('Z', 'Z', 'Z')), --| 1 XL1 | (('X', 'X', 'Z'), --| X X0Z | ('X', '0', 'Z'), --| 0 X0Z | ('Z', 'Z', 'Z')), --| 1 X0Z | (('X', 'X', 'X'), --| X XZ1 | ('X', 'Z', '1'), --| 0 XZ1 | ('Z', 'Z', 'Z')), --| 1 XZ1 | (('W', 'W', 'W'), --| X WLH | ('W', 'L', 'H'), --| 0 WLH | ('Z', 'Z', 'Z')), --| 1 WLH | (('W', 'W', 'Z'), --| X WLZ | ('W', 'L', 'Z'), --| 0 WLZ | ('Z', 'Z', 'Z')), --| 1 WLZ | (('W', 'W', 'W'), --| X WZH | ('W', 'Z', 'H'), --| 0 WZH | ('Z', 'Z', 'Z')), --| 1 WZH | (('W', 'W', 'W'), --| X W0H | ('W', '0', 'H'), --| 0 W0H | ('Z', 'Z', 'Z')), --| 1 W0H | (('W', 'W', 'W'), --| X WL1 | ('W', 'L', '1'), --| 0 WL1 | ('Z', 'Z', 'Z')));--| 1 WL1 | -- truth table for "MUX2x1" function constant tbl_MUX2x1: MUX_TABLE := --------------------------------------- --| In0 'X' '0' '1' | Sel In1 | --------------------------------------- ((('X', 'X', 'X'), --| 'X' 'X' | ('X', '0', '1'), --| '0' 'X' | ('X', 'X', 'X')), --| '1' 'X' | (('X', '0', 'X'), --| 'X' '0' | ('X', '0', '1'), --| '0' '0' | ('0', '0', '0')), --| '1' '0' | (('X', 'X', '1'), --| 'X' '1' | ('X', '0', '1'), --| '0' '1' | ('1', '1', '1')));--| '1' '1' | ---------------------------------------------------------------------- -- -- Truth tables for resolution functions -- ---------------------------------------------------------------------- -- truth table for "WiredX" function constant tbl_WIREDX: MVL7_TABLE := -- ----------------------------------------------- -- | X 0 1 Z W L H | | -- ----------------------------------------------- (('X', 'X', 'X', 'X', 'X', 'X', 'X'), -- | X | ('X', '0', 'X', '0', '0', '0', '0'), -- | 0 | ('X', 'X', '1', '1', '1', '1', '1'), -- | 1 | ('X', '0', '1', 'Z', 'W', 'L', 'H'), -- | Z | ('X', '0', '1', 'W', 'W', 'W', 'W'), -- | W | ('X', '0', '1', 'L', 'W', 'L', 'W'), -- | L | ('X', '0', '1', 'H', 'W', 'W', 'H')); -- | H | -- truth table for "WiredOr" function constant tbl_WIREDOR: MVL7_TABLE := -- ----------------------------------------------- -- | X 0 1 Z W L H | | -- ----------------------------------------------- (('X', 'X', '1', 'X', 'X', 'L', 'H'), -- | X | ('X', '0', '1', '0', '0', 'L', 'H'), -- | 0 | ('1', '1', '1', '1', '1', '1', '1'), -- | 1 | ('X', '0', '1', 'Z', 'W', 'L', 'H'), -- | Z | ('X', '0', '1', 'W', 'W', 'W', 'W'), -- | W | ('L', 'L', '1', 'L', 'W', 'L', 'W'), -- | L | ('H', 'H', '1', 'H', 'W', 'W', 'H')); -- | H | --synopsys synthesis_on ----------------------------------------------------------------------- -- -- logical functions for scalar type of MVL7 -- ----------------------------------------------------------------------- function "and" (L, R: MVL7) return MVL7; function "nand" (L, R: MVL7) return MVL7; function "or" (L, R: MVL7) return MVL7; function "nor" (L, R: MVL7) return MVL7; function "xor" (L, R: MVL7) return MVL7; function nxor (L, R: MVL7) return MVL7; function "not" (R: MVL7) return MVL7; function buf (R: MVL7) return MVL7; ----------------------------------------------------------------------- -- -- logical functions for composite type of MVL7_VECTOR -- ----------------------------------------------------------------------- function "and" (L, R: MVL7_VECTOR) return MVL7_VECTOR; function "nand" (L, R: MVL7_VECTOR) return MVL7_VECTOR; function "or" (L, R: MVL7_VECTOR) return MVL7_VECTOR; function "nor" (L, R: MVL7_VECTOR) return MVL7_VECTOR; function "xor" (L, R: MVL7_VECTOR) return MVL7_VECTOR; function nxor (L, R: MVL7_VECTOR) return MVL7_VECTOR; function "not" (R: MVL7_VECTOR) return MVL7_VECTOR; function buf (R: MVL7_VECTOR) return MVL7_VECTOR; ----------------------------------------------------------------------- -- -- resolution functions for wired signals and its attributes -- ----------------------------------------------------------------------- function WiredX (V: MVL7_VECTOR) return MVL7; function WiredOr (V: MVL7_VECTOR) return MVL7; --synopsys translate_off -- attribute REFLEXIVE of WiredX: function is TRUE; -- attribute RESULT_INITIAL_VALUE of WiredX: function is MVL7'POS('Z'); -- attribute TABLE_NAME of WiredX: function is "TYPES.tbl_WIREDX"; --synopsys translate_on ----------------------------------------------------------------------- -- -- Definitions for wired signals (scalars and vectors) -- ----------------------------------------------------------------------- subtype DotX is WiredX MVL7; type BusX is array (Natural range <>) of DotX; --synopsys synthesis_off ----------------------------------------------------------------------- -- -- conversion functions for driving various types -- ----------------------------------------------------------------------- function Drive (V: MVL7_VECTOR) return BusX; function Drive (V: BusX) return MVL7_VECTOR; --synopsys synthesis_on --synopsys translate_off -- attribute CLOSELY_RELATED_TCF of Drive: function is TRUE; --synopsys translate_on --synopsys synthesis_off ----------------------------------------------------------------------- -- -- conversion functions for sensing various types -- (the second argument allows the user to specify the value to -- be returned when the network is undriven) -- ----------------------------------------------------------------------- function Sense (V: MVL7; vZ: MVL7) return MVL7; function Sense (V: MVL7_VECTOR; vZ: MVL7) return MVL7_VECTOR; function Sense (V: BusX; vZ: MVL7) return MVL7_VECTOR; --synopsys synthesis_on ----------------------------------------------------------------------- -- -- Function: BVtoMVL7V -- -- Purpose: Conversion function from BIT_VECTOR to MVL7_VECTOR -- -- Mapping: 0 --> 0 -- 1 --> 1 -- ----------------------------------------------------------------------- function BVtoMVL7V (V: BIT_VECTOR) return MVL7_VECTOR; ----------------------------------------------------------------------- -- -- Function: MVL7VtoBV -- -- Purpose: Conversion function from MVL7_VECTOR to BIT_VECTOR -- -- Mapping: 0, L --> 0 -- 1, H --> 1 -- X --> vX if Xflag is TRUE -- X --> 0 if Xflag is FALSE -- Z --> vZ if Zflag is TRUE -- Z --> 0 if Zflag is FALSE -- ----------------------------------------------------------------------- function MVL7VtoBV (V: MVL7_VECTOR --synopsys synthesis_off ; vX, vZ: BIT := '0'; Xflag, Zflag: BOOLEAN := FALSE --synopsys synthesis_on ) return BIT_VECTOR; ----------------------------------------------------------------------- -- -- Function: BITtoMVL7 -- -- Purpose: Conversion function from BIT to MVL7 -- -- Mapping: 0 --> 0 -- 1 --> 1 -- ----------------------------------------------------------------------- function BITtoMVL7 (V: BIT) return MVL7; ----------------------------------------------------------------------- -- -- Function: MVL7toBIT -- -- Purpose: Conversion function from MVL7 to BIT -- -- Mapping: 0, L --> 0 -- 1, H --> 1 -- X --> vX if Xflag is TRUE -- X --> 0 if Xflag is FALSE -- Z --> vZ if Zflag is TRUE -- Z --> 0 if Zflag is FALSE -- ----------------------------------------------------------------------- function MVL7toBIT (V: MVL7 --synopsys synthesis_off ; vX, vZ: BIT := '0'; Xflag, Zflag: BOOLEAN := FALSE --synopsys synthesis_on ) return BIT; --synopsys synthesis_off ----------------------------------------------------------------------- -- -- Truth tables for unidirectional transistors -- ----------------------------------------------------------------------- -- truth table for reduce function constant tbl_REDUCE: MVL7_TAB1D := -- ------------------------------------ -- | X 0 1 Z W L H | -- ------------------------------------ ('W', 'L', 'H', 'Z', 'W', 'L', 'H'); constant tbl_NXFER: MVL7_TABLE := ---------------------------------------------------------- -- | Input 'X' '0' '1' 'Z' 'W' 'L' 'H' | Enable ---------------------------------------------------------- (('X', 'X', 'X', 'X', 'X', 'X', 'X'), -- 'X' ('Z', 'Z', 'Z', 'Z', 'Z', 'Z', 'Z'), -- '0' ('X', '0', '1', 'Z', 'W', 'L', 'H'), -- '1' ('X', 'X', 'X', 'X', 'X', 'X', 'X'), -- 'Z' ('X', 'X', 'X', 'X', 'X', 'X', 'X'), -- 'W' ('Z', 'Z', 'Z', 'Z', 'Z', 'Z', 'Z'), -- 'L' ('X', '0', '1', 'Z', 'W', 'L', 'H')); -- 'H' constant tbl_PXFER: MVL7_TABLE := ---------------------------------------------------------- -- | Input 'X' '0' '1' 'Z' 'W' 'L' 'H' | Enable ---------------------------------------------------------- (('X', 'X', 'X', 'X', 'X', 'X', 'X'), -- 'X' ('X', '0', '1', 'Z', 'W', 'L', 'H'), -- '0' ('Z', 'Z', 'Z', 'Z', 'Z', 'Z', 'Z'), -- '1' ('X', 'X', 'X', 'X', 'X', 'X', 'X'), -- 'Z' ('X', 'X', 'X', 'X', 'X', 'X', 'X'), -- 'W' ('X', '0', '1', 'Z', 'W', 'L', 'H'), -- 'L' ('Z', 'Z', 'Z', 'Z', 'Z', 'Z', 'Z')); -- 'H' --synopsys synthesis_on end TYPES; package body TYPES is ----------------------------------------------------------------------- -- -- logical functions for scalar type of MVL7 -- ----------------------------------------------------------------------- function "and" (L, R: MVL7) return MVL7 is -- pragma built_in SYN_AND begin --synopsys synthesis_off return tbl_AND(L, R); --synopsys synthesis_on end "and"; function "nand" (L, R: MVL7) return MVL7 is -- pragma built_in SYN_NAND begin --synopsys synthesis_off return tbl_NOT(tbl_AND(L, R)); --synopsys synthesis_on end "nand"; function "or" (L, R: MVL7) return MVL7 is -- pragma built_in SYN_OR begin --synopsys synthesis_off return tbl_OR(L, R); --synopsys synthesis_on end "or"; function "nor" (L, R: MVL7) return MVL7 is -- pragma built_in SYN_NOR begin --synopsys synthesis_off return tbl_NOT(tbl_OR(L, R)); --synopsys synthesis_on end "nor"; function "xor" (L, R: MVL7) return MVL7 is -- pragma built_in SYN_XOR begin --synopsys synthesis_off return tbl_XOR(L, R); --synopsys synthesis_on end "xor"; function nxor (L, R: MVL7) return MVL7 is -- pragma built_in SYN_XNOR begin --synopsys synthesis_off return tbl_NOT(tbl_XOR(L, R)); --synopsys synthesis_on end nxor; function "not" (R: MVL7) return MVL7 is -- pragma built_in SYN_NOT begin --synopsys synthesis_off return tbl_NOT(R); --synopsys synthesis_on end "not"; function buf (R: MVL7) return MVL7 is -- pragma built_in SYN_BUF begin --synopsys synthesis_off return tbl_BUF(R); --synopsys synthesis_on end buf; ----------------------------------------------------------------------- -- -- logical functions for composite type of MVL7_VECTOR -- ----------------------------------------------------------------------- function "and" (L, R: MVL7_VECTOR) return MVL7_VECTOR is -- pragma built_in SYN_AND --synopsys synthesis_off alias LV: MVL7_VECTOR (L'length-1 downto 0) is L; alias RV: MVL7_VECTOR (R'length-1 downto 0) is R; variable result: MVL7_VECTOR (L'length-1 downto 0); --synopsys synthesis_on begin --synopsys synthesis_off assert L'length = R'length; for i in result'range loop result (i) := tbl_AND(LV (i), RV (i)); end loop; return result; --synopsys synthesis_on end "and"; function "nand" (L, R: MVL7_VECTOR) return MVL7_VECTOR is -- pragma built_in SYN_NAND --synopsys synthesis_off alias LV: MVL7_VECTOR (L'length-1 downto 0) is L; alias RV: MVL7_VECTOR (R'length-1 downto 0) is R; variable result: MVL7_VECTOR (L'length-1 downto 0); --synopsys synthesis_on begin --synopsys synthesis_off assert L'length = R'length; for i in result'range loop result (i) := tbl_NOT(tbl_AND(LV (i), RV (i))); end loop; return result; --synopsys synthesis_on end "nand"; function "or" (L, R: MVL7_VECTOR) return MVL7_VECTOR is -- pragma built_in SYN_OR --synopsys synthesis_off alias LV: MVL7_VECTOR (L'length-1 downto 0) is L; alias RV: MVL7_VECTOR (R'length-1 downto 0) is R; variable result: MVL7_VECTOR (L'length-1 downto 0); --synopsys synthesis_on begin --synopsys synthesis_off assert L'length = R'length; for i in result'range loop result (i) := tbl_OR(LV (i), RV (i)); end loop; return result; --synopsys synthesis_on end "or"; function "nor" (L, R: MVL7_VECTOR) return MVL7_VECTOR is -- pragma built_in SYN_NOR --synopsys synthesis_off alias LV: MVL7_VECTOR (L'length-1 downto 0) is L; alias RV: MVL7_VECTOR (R'length-1 downto 0) is R; variable result: MVL7_VECTOR (L'length-1 downto 0); --synopsys synthesis_on begin --synopsys synthesis_off assert L'length = R'length; for i in result'range loop result (i) := tbl_NOT(tbl_OR(LV (i), RV (i))); end loop; return result; --synopsys synthesis_on end "nor"; function "xor" (L, R: MVL7_VECTOR) return MVL7_VECTOR is -- pragma built_in SYN_XOR --synopsys synthesis_off alias LV: MVL7_VECTOR (L'length-1 downto 0) is L; alias RV: MVL7_VECTOR (R'length-1 downto 0) is R; variable result: MVL7_VECTOR (L'length-1 downto 0); --synopsys synthesis_on begin --synopsys synthesis_off assert L'length = R'length; for i in result'range loop result (i) := tbl_XOR(LV (i), RV (i)); end loop; return result; --synopsys synthesis_on end "xor"; function nxor (L, R: MVL7_VECTOR) return MVL7_VECTOR is -- pragma built_in SYN_XNOR --synopsys synthesis_off alias LV: MVL7_VECTOR (L'length-1 downto 0) is L; alias RV: MVL7_VECTOR (R'length-1 downto 0) is R; variable result: MVL7_VECTOR (L'length-1 downto 0); --synopsys synthesis_on begin --synopsys synthesis_off assert L'length = R'length; for i in result'range loop result(i) := tbl_NOT(tbl_XOR(LV(i), RV(i))); end loop; return result; --synopsys synthesis_on end nxor; function "not" (R: MVL7_VECTOR) return MVL7_VECTOR is -- pragma built_in SYN_NOT --synopsys synthesis_off alias RV: MVL7_VECTOR (R'length-1 downto 0) is R; variable result: MVL7_VECTOR (R'length-1 downto 0); --synopsys synthesis_on begin --synopsys synthesis_off for i in result'range loop result (i) := tbl_NOT( RV(i) ); end loop; return result; --synopsys synthesis_on end "not"; function buf (R: MVL7_VECTOR) return MVL7_VECTOR is -- pragma built_in SYN_BUF --synopsys synthesis_off alias RV: MVL7_VECTOR (R'length-1 downto 0) is R; variable result: MVL7_VECTOR (R'length-1 downto 0); --synopsys synthesis_on begin --synopsys synthesis_off for i in result'range loop result(i) := tbl_BUF( RV(i) ); end loop; return result; --synopsys synthesis_on end buf; ----------------------------------------------------------------------- -- -- resolution functions for wired signals -- ----------------------------------------------------------------------- function WiredX (V: MVL7_VECTOR) return MVL7 is -- pragma resolution_method three_state variable result: MVL7; begin --synopsys synthesis_off result := 'Z'; for i in V'range loop result := tbl_WIREDX(result, V(i)); exit when result = 'X'; end loop; return result; --synopsys synthesis_on end WiredX; function WiredOr (V: MVL7_VECTOR) return MVL7 is variable result: MVL7; begin --synopsys synthesis_off result := 'Z'; for i in V'range loop result := tbl_WIREDOr(result, V(i)); exit when result = '1'; end loop; return result; --synopsys synthesis_on end WiredOr; -- synopsys synthesis_off ----------------------------------------------------------------------- -- -- conversion functions for driving various types -- ----------------------------------------------------------------------- function Drive (V: BusX) return MVL7_VECTOR is begin return MVL7_VECTOR(V); end Drive; function Drive (V: MVL7_VECTOR) return BusX is begin return BusX(V); end Drive; ----------------------------------------------------------------------- -- -- conversion functions for sensing various types -- -- (the second argument allows the user to specify the value to -- be returned when the network is undriven) -- ----------------------------------------------------------------------- function Sense (V: MVL7; vZ: MVL7) return MVL7 is begin if V = 'Z' then return vZ; else return V; end if; end Sense; function Sense (V: MVL7_VECTOR; vZ: MVL7) return MVL7_VECTOR is alias Value: MVL7_VECTOR (V'length-1 downto 0) is V; variable Result: MVL7_VECTOR (V'length-1 downto 0); begin for i in Value'range loop if ( Value(i) = 'Z' ) then Result(i) := vZ; else Result(i) := Value(i); end if; end loop; return Result; end Sense; function Sense (V: BusX; vZ: MVL7) return MVL7_VECTOR is alias Value: BusX (V'length-1 downto 0) is V; variable Result: MVL7_VECTOR (V'length-1 downto 0); begin for i in Value'range loop if ( Value(i) = 'Z' ) then Result(i) := vZ; else Result(i) := Value(i); end if; end loop; return Result; end Sense; -- synopsys synthesis_on ----------------------------------------------------------------------- -- -- Function: BVtoMVL7V -- -- Purpose: Conversion function from BIT_VECTOR to MVL7_VECTOR -- -- Mapping: 0 --> 0 -- 1 --> 1 -- ----------------------------------------------------------------------- function BVtoMVL7V (V: BIT_VECTOR) return MVL7_VECTOR is -- pragma built_in SYN_FEED_THRU --synopsys synthesis_off alias Value: BIT_VECTOR (V'length-1 downto 0) is V; variable Result: MVL7_VECTOR (V'length-1 downto 0); --synopsys synthesis_on begin --synopsys synthesis_off for i in Value'range loop if ( Value(i) = '0' ) then Result(i) := '0'; else Result(i) := '1'; end if; end loop; return Result; --synopsys synthesis_on end BVtoMVL7V; ----------------------------------------------------------------------- -- -- Function: MVL7VtoBV -- -- Purpose: Conversion function from MVL7_VECTOR to BIT_VECTOR -- -- Mapping: 0, L --> 0 -- 1, H --> 1 -- X --> vX if Xflag is TRUE -- X --> 0 if Xflag is FALSE -- Z --> vZ if Zflag is TRUE -- Z --> 0 if Zflag is FALSE -- ----------------------------------------------------------------------- function MVL7VtoBV (V: MVL7_VECTOR --synopsys synthesis_off ; vX, vZ: BIT := '0'; Xflag, Zflag: BOOLEAN := FALSE --synopsys synthesis_on ) return BIT_VECTOR is -- pragma built_in SYN_FEED_THRU --synopsys synthesis_off alias Value: MVL7_VECTOR (V'length-1 downto 0) is V; variable Result: BIT_VECTOR (V'length-1 downto 0); --synopsys synthesis_on begin --synopsys synthesis_off for i in Value'range loop case Value(i) is when '0' | 'L' => Result(i) := '0'; when '1' | 'H' => Result(i) := '1'; when 'X' | 'W' => if ( Xflag ) then Result(i) := vX; else Result(i) := '0'; assert FALSE report "MVL7VtoBV: X --> 0" severity WARNING; end if; when others => if ( Zflag ) then Result(i) := vZ; else Result(i) := '0'; assert FALSE report "MVL7VtoBV: Z --> 0" severity WARNING; end if; end case; end loop; return Result; --synopsys synthesis_on end MVL7VtoBV; ----------------------------------------------------------------------- -- -- Function: BITtoMVL7 -- -- Purpose: Conversion function from BIT to MVL7 -- -- Mapping: 0 --> 0 -- 1 --> 1 -- ----------------------------------------------------------------------- function BITtoMVL7 (V: BIT) return MVL7 is variable Result: MVL7; -- pragma built_in SYN_FEED_THRU begin if ( V = '0' ) then Result := '0'; else Result := '1'; end if; return Result; end BITtoMVL7; ----------------------------------------------------------------------- -- -- Function: MVL7toBIT -- -- Purpose: Conversion function from MVL7 to BIT -- -- Mapping: 0, L --> 0 -- 1, H --> 1 -- X --> vX if Xflag is TRUE -- X --> 0 if Xflag is FALSE -- Z --> vZ if Zflag is TRUE -- Z --> 0 if Zflag is FALSE -- ----------------------------------------------------------------------- function MVL7toBIT (V: MVL7 --synopsys synthesis_off ; vX, vZ: BIT := '0'; Xflag, Zflag: BOOLEAN := FALSE --synopsys synthesis_on ) return BIT is -- pragma built_in SYN_FEED_THRU variable Result: BIT; begin --synopsys synthesis_off case V is when '0' | 'L' => Result := '0'; when '1' | 'H' => Result := '1'; when 'X' | 'W' => if ( Xflag ) then Result := vX; else Result := '0'; assert FALSE report "MVL7toBIT: X --> 0" severity WARNING; end if; when others => if ( Zflag ) then Result := vZ; else Result := '0'; assert FALSE report "MVL7toBIT: Z --> 0" severity WARNING; end if; end case; return Result; --synopsys synthesis_on end MVL7toBIT; end TYPES;
mit
ad0865b3092e48dc012aefd31c026e84
0.410379
3.14923
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
vhdl/filter/iir/bq/filter_in_data_memory.vhdl
1
2,228
-- Library Clause(s) (optional) -- Use Clause(s) (optional) library IEEE; use ieee.std_logic_1164.all; use ieee.numeric_std.all; use work.filter_shared_package.all; entity filter_in_data_memory is generic ( PRECISION : natural := PREC ); port ( -- Input ports clk, aclr : in std_logic; x_data_in : in std_logic_vector(SINGLE_EXT-1 downto 0); x_rdaddr : in X_ADD_T; x_rden : in std_logic; x_wraddr : in X_ADD_T; x_wren : in std_logic; -- Output ports x_data_out : out DATA_IO_PORT_T ); end filter_in_data_memory; architecture filter_in_data_memory_arch of filter_in_data_memory is component filter_converter_sp2dp is port ( float : in std_logic_vector(SINGLE_EXT-1 downto 0); double : out std_logic_vector(DOUBLE_EXT-1 downto 0) ); end component; signal float_data_s : std_logic_vector(SINGLE_EXT-1 downto 0); begin -- Instance of X-Memory filter_in_data_memory_inst : entity work.device_ram_blocks generic map ( INTENDED_DEVICE_FAMILY => "SmartFusion", WIDTH_AD => x_rdaddr'length, -- WIDTH_RDAD = WIDTH_WRAD WIDTH_DATA => x_data_in'length, -- WIDTH_DATAIN = WIDTH_DATAOUT OUP_REG => "UNREGISTERED" -- "UNREGISTERED" or "CLOCK0" ) port map ( clock => clk, aclr => aclr, rden => x_rden, rdaddress => x_rdaddr, data_in => x_data_in, wren => x_wren, wraddress => x_wraddr, data_out => float_data_s ); -- Output is either float type or double type SNGL: if PRECISION = SINGLE_EXT generate x_data_out <= float_data_s; end generate; DBL: if PRECISION = DOUBLE_EXT generate F2D : component filter_converter_sp2dp port map(float => float_data_s, double => x_data_out); end generate; end filter_in_data_memory_arch;
mit
6383395d43ce726b35a2638486766dba
0.516607
3.828179
false
false
false
false
natsutan/NPU
fpga_implement/npu8/npu8.srcs/sources_1/ip/mult_17x16/mult_17x16_sim_netlist.vhdl
1
635,233
-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved. -- -------------------------------------------------------------------------------- -- Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016 -- Date : Sat Jan 21 14:43:34 2017 -- Host : natu-OMEN-by-HP-Laptop running 64-bit Ubuntu 16.04.1 LTS -- Command : write_vhdl -force -mode funcsim -- /media/natu/data/proj/myproj/NPU/fpga_implement/npu8/npu8.srcs/sources_1/ip/mult_17x16/mult_17x16_sim_netlist.vhdl -- Design : mult_17x16 -- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or -- synthesized. This netlist cannot be used for SDF annotated simulation. -- Device : xcku035-fbva676-3-e -- -------------------------------------------------------------------------------- `protect begin_protected `protect version = 1 `protect encrypt_agent = "XILINX" `protect encrypt_agent_info = "Xilinx Encryption Tool 2015" `protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=64) `protect key_block fPF16TcpNgM9dNC6nyb4WjUK+7bY8P+I62AEEiiM/KOMhIKuPOHBoWeWL2UjxSNO68WLeYIZp8lA I7rHN/CieA== `protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-1", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=128) `protect key_block E6OKJxjnDRUVVFwAhrQMAtoyRVVpuMKsXlca4m9CcIt6QI8vnYN0tf7gH3uVuxZ90322B7kUeFw5 Pu0UeqAoBaSyysHuDqXazxHy7oyk4BIWChvcrp7LULlVLcL76obtSwsXi1ORVmpdTi5b+AcD+WUo OP1PSFj5jpodG+LwXm4= `protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=128) `protect key_block x+agogSsgbiI6PGyBpMY8RQCDzLctIr3EaG23mH5kJHlNmNKNolnP54yJ8Y7nIFi6yl6tlyOLMoF /kxU0pyFmIj8QM0/MArMxPTiemXbDLS2VKtonyK9dDH7VbjFnRWwzK0Ngkas0+nbW3TqGPAY98x3 251QPjQoZCw3A7W9PDc= `protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block KNs7hA49BKKrboRSEkqIGldOa3ndCnhjRkSn8lL1xFfKUn+p+Wbc09ogKV6YYnPU/RaF1LbzyoE4 udPSNea4bST+08IjO5GAxXqUugcig44J+hzpGKmh7oO0TuyNbYq1CnYcsZXaD9vsmNYz8fBDoW2S VK/mYa21mBKTOuTdQ1yp3wi73aJ1G9N6Ngt7ovDUrjyd5oNxxNlvWU8JkJDinbEnci0qjZ3Wu9Wg y44pHUXf6xqwFYJpZ1ZcGRKl83P8p74+pLzt19lw9TPlTfKI++IowVjb6wo36ztNDJS0QjQE5Riv hwbPU/Bt3S82MVCY5NAA6bKC/8NnoWMbmX8Wiw== `protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block QaRubtGbYrmCghuFdQuTgTEtoVYYLcPnD5z0C7mo18fwCG17qy0y8mj8xWiwE6bo49IP1/JXSIw7 rTBwHFOVrmbm926sWNrF1r3IHB83C5cstprQ1om7vnkw9XX87SjkscphhkrHmi08jjzW4qX96m61 /ymclz5TlAocMQJGz/jwscvIMOrrbuH4SkWQOLQnRfx9GIOv5Y7PM+w/wuDSeFXsAXz7Ahq3/qmU cylNfSufW7/zfN4RZB4u+d28AXsuFe03aSF1dpW+uBK1xtNZccvj9h9NMN0cuwxt8ZUlLJw8l6e2 hqRfTTZl1F4qnnrJu6w8h8uEGrmgnQG1AW0epg== `protect key_keyowner="Xilinx", key_keyname="xilinx_2016_05", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block XXj6Nc59BeA5Kznlx14IKravf7ohERw7h0fbO7pT7/HsiPDCWh2DlTGpFUcnbNZslPN2RfE0nJNX WMzLQtaHK4Bm6kxY71OsXEKm7MAIjEdLwOMtJTtlZrbm7chBbSxcW6sjWvI36jk5De3Yct9Ao1py DpQ9NICUtRTwGG8SAiRkAXRh2Jv3rKvnookQrlVxIkNRSBMSgbwuTbq1ze/KMUZebBWwJNUVIC9r RV/i9wjYXBOeCCUk+cGDC5uSpwdLXYV9ZxhQUU6C1ufAaK2m4OIUeBqPc2ski2O0qQYQ67c35k50 ynO8H9PTEROPEOn5c37S7feU+36OcOOAsVBTBA== `protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa" `protect encoding = (enctype="base64", line_length=76, bytes=256) `protect key_block HEwf3cpHrfxxCzYi4DIsRMQg19ftJOTVDCEaSnsD4XRA9ftUqxy2rv2AVVrChR2eoPzu5OeGOQS2 XBqs+3qvvOE8m13m8G5J9UQYGHGj5c0dHNQSTuAaaR5hUFd5PxtOVvoA/2lpV3Prk0ftlU+KvevE jhn+9GUErxmPFfv5aEJHC0qUxPC9hVl8NA5/yTmKYckPWTSw80lDaus8XqCGpIupM0D+rYJhzse4 Ryt4V01sMWn0k+wgFj57UTocN/hcHJznQprpEXQ8oX1EFnT5jCBYyVdCB8Z4Fpi1fQAosxWU7MAF FfxRzd9RUIFnSBZNmXc9ns/Hhit/UokWJk8c4Q== `protect key_keyowner="Synplicity", key_keyname="SYNP05_001", key_method="rsa" `protect encoding = (enctype="base64", line_length=76, bytes=256) `protect key_block lC8pU0ydwLPr4wrr0arpTy3T/4jBYm9GsnCfwKefHo14jlW2pH8ydTTPvfpxwdLOT7TL+KSFHL3T Duwla1FImWrK/f20n6WkAPPuTnt+LWwQCPN9jtWs+LI9gWIWiU9sV5PjaqwbHXCW9n2pzG9ExAN3 98OHtxV3uR0MeMYc6pV+iBcTmHxnx+/AI+9EfugsrmdVSmwJT+KoX8wUwq+Uobm9v4naPOdhb+sb MCa9vBvez/EVHF/NGvG8fAtexsMZavoBkRXwgg63Pcxrf7gAZUFsC0Xy/CwMeOdY7SxmDHH5NSsT fOOIxbN6ReiqTH405hbUDOcFPHUctUgHSHuuaA== `protect data_method = "AES128-CBC" `protect encoding = (enctype = "BASE64", line_length = 76, bytes = 460000) `protect data_block 12ssEFGc0tx8PJnn6orIk2Eh1P+SsvOo476Mue9Lur4jJKdBj2V90W+cQeBk5X+A7yzPIpSebcw0 xGyDLcgPi8cRl6UWVcIJU+8j35J33i/KQESNEOtvwDAryuX/fAbnY5+T2f4ySXMu1hsjVtckjHPY 83gdpHLb74LZi2i0R0PEbJ7FNTawRkdMT+fG7lkruEPTYWb6phjDPI+qkaEqLdr6g3kkaX0Hmk/a Tout1yI87cp8f8aI9/7sp8PjT7R2Fl/olcctl5rw7hl5Jw4bbzzPnu9uupYC7dcQiQziKg2IDl7x CdQ8QlB57nG6YdH3BEBpgL1RlQPj4bzTUiF198E9iNtxiXm7R3so7ogsJJVcNtetIBqaHZUk8zBZ z0/pr8Jxc0yD6B9o7H88Q+cnv254Y3S0Ou26Q8rFG8XpnqRymtnjcq9b9wRbg+s3gDF+5Eojhu7/ ZhASI0Z8qDNrHk8Fjykb9wG7zAkgk1B8x7672agl+yq8OapNloXNtygs5z+C3NZWyWOG3gxMusiF BLME+EMyQ9sutysKv24mwnbKKtB+b7EaGENML1HU7RLcrehEj+y0RQC8kS5ylzTkSANkQwbYfZfn 4v2pDtFLU6JRCH/pk4GUBtuoie6t8qhzIY01ugY9i9op4fNRySshQkjrXGtxaNX2exJJx5T0lcYr t/Rn05RkJ2xdZC5CHiurI+/Vkiid1CFtdPuWfpTUWwYvldxOCrBkyZXEFDIVvvodbBYJZbJu7EtC ZBxhFuGyXknmbU17wVWDz8iMzw0F1pzf4lh2luli3NCqZeFhVckdM3Nd4zxqawnWGp98b1ol1y3a t/uydmWRZ4ZsHq6gJmVh1rJJ57o+CzGxaYGvls2u52QtGNz4A/XOCWGDBeF0s0ECRhDkHtZIZDkk Y1JH3UF/6Jz6bXqTV+0GF7liezWUZfOj1LJIvrUhs9M4NE8tf1lLus+M0b+wxtajiSY4dlEDX6wG 8OVvtDKB7Gq/0f627rt4LnhRNdnZ+pV4zpqhVu8n8+8wYvjtZGZOrHfTp5yOhvSNW2u0fGhqqNt8 W78WWz8CcO4EGjD/RAPkpxyQspmMf9A9jJ7p53o/ffd2sS4cKwjnPIt4fDhjI6cF5kM0zNjkZGrl lWjnsRm4Ve3Kz+kFW5y5IxCPW/4ZrJAFLduHMEMAOgfnVMFHxFHDQ6Wrl6XShm+q1Zm1D3oW5wTZ 13CRRUkT6HxI0yLO4y8XIvXzft7hjztDYY/ryec8AeZVB8yU8220xfVkkD3yhTu5p+XjngYYnvra 95pnJ/Z9gQd0UBo8v1G5UCtcCVMemxqWbvncqV0fjRyU7jtRFjEmE9iGe/7VoJP50djvQkiqPpxV v2z6StW1pA6gt0qWZh8a44U1dLdMMxF+Fy489SC2QepskoPgPcwBLkQ/bFLlPG8u2IjndEJm1NMW ZDYLvUZTzRGd+eYMT8TAVEG6llRn6YaeknaaA7mXnRREFMKOmCf1zc3V7jqvMfoOdAMfM0riZY9r T3C5e2ZpiyqIv8Hxw7fvbydLLYJ/DlBIUDk6fODhpXwEnjVzo6k+flnQA1ZV4xsnCrBqlBH5NDfc ciiuJ9WoNPozdbfOte+4QiasSwKnb6a4Fqzba0/maqh9FrugB5iajGzPnzZFcSdtlQ5ulOos8tM+ XI7/cYe4leOEC1jgaKEcxXoZ4A+4NHOB398jRkezKf1VuDKUKLagMmLaeyOQ9h+ZWjc7bxIEUHea vuvXZuP1sxwWq3hI/1RDD78q2v4PXLyk1wbgKX5Ez6QYsK9wB8E6nw/D3YnQ3lCQ009P7fyZfxEx frfjSmNZETHdWzP87tHrulvgJfGJKb6SnV2xujm3sbHh/lyGMI40ojqM0t8y2cxj82GbcZA0TVwD yWe3MS16rSisbHs0nmJTfZ2RRe8eOwNcB7UZBUC8sh9h6wSTgVC3McNtzLPKejsG2HiWWywxcSlB hGrmyFPo7FjE5jiuYAzmrAFQtiIAEJDOb7KUfP0EuoP9KR2Bj4yY8PCmgljmZuYr3Zgz26K0Z2JK cMK1va2HS8mT23m2QGTXcVZ8KEiOh9ozofdDM8hHcgkyiyuZWgKEIFrojPpmCUEnILWrBqWhMlw8 2vr9asoso9iurzGB4EoZ0LIaj5+2l2/YeHc81am4GzYji92xYrZOda5EjFylaai1NVFXpl5KTrYQ 9xenCasMUUpB+DfRZX7QHfoxr2F5aWRcFRiG0XnTw14tzzs/btx1RzyT3+5UYMO90SLHwjdl7rji 3L30waip8Iq9Nx2R4gOpvpMm0x0N7UN05Vd5d49yAj4akvunwImGwU7aUHQododFelgzYPcxrpfq f6uHXtxAvVKupQ2kfA0mOuFZHYX18d51no8Yg4G3k/1NCe9gpns/E7HdRX8QqEw6p5uc1dj3XzOn /1DUd38SUV/PDctmPqXoo4n6CsiFaH+Uys616IVxd0soByH/WMCOmMugjYRYsQriVnzbVVD/xO6e 0cHnfrbnDghURoOLTugU3KgNp8ug86a+z9NzNxKTJiEx1oeAJYaQpzZALtg//hlUbnEk/s7Pj1GQ JDbQWDHepAzB059pWUvRHytNuBfY8e7olGxsqjSfn9DUbu2CAxkmFNNYP9lozepFd+hRdJ6s27cC 6NcquJ369N4dJhvAtVvdR/SdxjZGmf6HkSvuIZJiBeGwt8oM57vrz8U6I5PVMD2fkx0ih6KbsAuk dk4+J43G+YS1KpYBLnjZZfY2LMpzvRZ+W9sK1ucfN7FqPEjPExtTUyZbl/C9aj237oedHLH0MW9Y y4dZwsgtRzK+ijg+XR3XUtNvV0INAOZpY/T9aS2xrKFCJfyHl9GtMcQwAOHR5/fwYqhSnIbfPWmX ro4LsIWmpNZ++nZLftn3BKIEGJt69gH97LrvygqusEcCrVmRP1+Wnd4vCHFY0TqMtdRRxZRmWUcA sikC5ZTtVr57th5nqLHEGG7aKutEA+DuJxoQfO6M5bSONhr0qwECN9rD3/MeeB2iaaTcEKTewIHX PnGJej+6NvBH4m5mcdfD1lXeHM1riYlAmPoVPIO1RgDrmHHvloxYkgyXhGC/xPKE0Z8FE/RROEU6 MGWFd9woX0/Iio2JdtlhG8TkJ2Gq0lvlVH9lW2uHNsapr8toCDxxORpFOD65JrhDNfAFK3gWX9C5 Pfos0E8f3IzSxf1Y9/ntgpaX/HScyOTpuxyXu4HhiSMdEkFPNyBHgEvtSo8hSeW6tGr7SwctHcoE gangWXMXYInYFjIwYn0jjKH+LfgWm3Kly1LcdADodN2n5eK7rssokORVi1vLVUbfsUIF5nqTwZDE g56uSF6kKpeaSTpwfnabrs8FQ13l5LGGr61rPoK538n4mFakpVDIkp2lKclo8r7oo9k99awlLLJt 03fbOWB0+Q/eAHgIdlGC3d2MfEES4ysmuFQwMzgzysF/zcJZH2jXJ7dT9LYDi4XAyxGlnuB4B67S K3MIlfc+DZUu835VERkcBY0Y8Ps7d2Bze5O5MHUyp0IxDozgL4ECXe1m6eA1lp27dfjPMX7xQP1G Jm8oufHtmltvaLh2QAnj4rUOCoaO1NtrbsaZJh3YJUTunqejfWzhL8ZsP0JeFdH/IETvf8Pf208b k2WPMQ+SxIQVahXGjegQiYHFqCGcrnWGfBOUzIlSYfbz82Tsn+ulM9ZXTKGTjgoAbFbUVYgBMAci VD0EzPuCsFNnXHAG5RwBm4INCFVGMxEGij+xDMFJa9Cb8NnByhw3SyrttbrmZkOc/iJSaptkOSdw csjLoa4apxOUMSUhofUJA3w1UbC+iLDPIeKYrh8gFEsJnBbpB9cF3kffBa3r0isbm2iqI6tI+n1p 8c40wpo3sYpTD//7WfP4TFphKXEVaJPh/5krbijUwvJ550F+YcPnieIMPnk4hCiwCAkUnip4gTPV 2fWH7z/5axxiNtg5gVP42AmGwwMgk3j63GCcDKvCl40otESKN2ps3OPFsgDjx1SkIJ0NWfqtBXCX SihrAV5d73dsz/8NVUrH+cO6drNT26LFyi1SM+OvJD6aIKwYDbTCqXYAIqX4SRaJ8JEPN3PA3phx 973xwb7PiKk1A4w6hiepaBA0Y/H9QcdWHPprX5PZCyOpTE/9cqnRQfA7ijIhX2pNxlmOhmQ4Uyw3 gTZXL97OrwrJ/XZhCUpWjWC+qXD665kTNKIR9o1TiUXfb6RbBPEd8vnnAvSgwmkFGObuJn/Z5GMs 42qfFHgdXGcJvdSeLslI4PYyZ9K98byaGoRn/cxcKt0vf3lKNJ5PMctAoZuxDWX6NYKhKqPovaFP Q6DSujJzWm47kGql7LGl8Ww4Xo4Z50CGLRZEj5hl/3bpnULQ+ESacNpDJGT8urX3EcaQ16NSNfd1 rucls/3artAdcm+sfNxy2DwVvDWjThzVb5cxl+932mzJpUUFCxpk10EJtoSz4iSyleX1m+jQG8Th 9GqAzBvfnA+d2DTTDbV6uKOy30tclz/35rzIzmqzdgC1MX4GLVDdUpodgTqUxcfSiTlr9mkWYhre Kav4czzk8rS2DCSgb2SJIi3FPBZAJ0GiOOQaylbkei6cce5HDdfMLH60l4Gv250MqNqSV74kzh5x sxcC1b8dQNBHXSduLi7r6ROTSKpbYtELbjFLVSNbNn8k6x0RMSD5pofq7noRpfZoqaXZ6eYX/FtA Ssgt3lrj1l+CWJdWlfyekeDN0S/6feFviNHH+KWpe6f5URljtfgGrvN0PsIsvW37J6pHgH+ePRRO Qt0TRTYZ4hfoqcVjiFuoXvNH6M/hpAgs/eA/hToda0VFlH45e++kO8dNZhqhpbOYcgem5mniZ+iW TxRoQnSUDQhXkoqiZqFTjnprWSm/sZHxsiEYfjpv6qqF0wpdihwSkuQuey+aVyLNBRFuK7eqwpvI PRGnox0lqKnsNeIzOwQNpXdX9FPqfhRxDZv/A+5iSfolSi+CBW0V57gVF2QhgAjCvKVXSYToWYL1 U3o5KyqgvVlIr0oblrNI8x+zLk9S8ueMpc6qtMzyLpsbV5M70mJ98MHg3J/vVuD5SNDhHmTJPHiT uq5iMhb6GeTo5y5zuWJfvXXjrnLj1d95ogxwOIvqOwjbFW0wusEkkpNP3yTySKeZIF08CrM+nPoM ZAJ/7zwR01liZcmoa+zRWMnXa0hhLueyWo3qxDPMFD+jE8N3yutBvoT5zABJrAiHo0L2YtrhOWDz v4/a7mUXJYqPmfApkgfJ4a5wMAvm2+hwQprwDdXwLrX/FAUd1pGoWEk67TiBtPtU/t35KOmZIbN8 RxIeD4C1W14+/VdFkZUSOiZsX5fsmlKoG27VWyV4UL0QMyrJc0y7BBBm9RbWyX38kjHFwskUsASa nNruTSEoGELb6uQnjlkhES52KoJT4QpQvqIyI7+oF2YBJFmn2mXuwBX1GUcWO6Ld9ZbFSsCxvQUu I7Jh54RJUZdJfyO0WkSBUzzwXec+v19RTOhXqXSE78qlXjyXVCJqj9MtiEAbGb51r+0u8ssytwCk cKonG69WWb5Cfm1OwZcalYOT80pjJBeBsQDTESuR9KnkNM4sbU4F7vY0HbJF+Ep74BstyF8QCFwB fezjpkvuUsMo5s6hsmpnqGEG4f8C4mtfV27E7d5ncxmHU+//+8g+86rE1lk83mlnkrGOWqIef9+R 1JZX4kUIeBzmemv47YiRU5QRQr3YvaRXOAKi0c6L4wz0+fsomQYmb3ldf0KaHJSepoqbhe6iw7ZP 0V4xMvfctrxjpMYOV/J9dLQLrjdoN29Y0ry9ptJu5MuzCNjrIIQPxgSd2lT3g9D0Bf52/ylXTqDE h8WXPrjAnfN22FqA5Bv3BLE+wh5uwuMiSR+PBvjDWaVfR1iUpIWsQA/VzOaffxY/RBqtCN1/2bcc q+WCfSBt0fGb1nYlp+PnwTMKsNd6bQT0mfj9kTZ8rIflsBk17Kd40AvF16uV1/Wt3OiazqS6urhK 55vBo3twG5758GeRMhaRtkfDjjH69wx85M18kQ6YuJVpV53djBIE21ty+VpAMjZBb/UU8fkkApwt qr+LWnfYfz0wLZ/OJN13124KLbJuzo4T+8QrbNVaBrm9kXK0xeZjx6JGVKmc+gIPMIuiJpABD3Dv hok1Xv9UJ8VvTQcLvaxV4Yx83Hx5LrlHgcTTfuOTZLmrWm3nKCUO3PBMistw517X0Ii1+yIsI61g xPgUyaVcseaIZmIvOSqZ6tRxkJWk1Itp1vqKfk86SvFjlUgh0h5LxWD8MTV3snLZLIC2zOls2q58 +F5FZxbya/sRu6t19IGOeSOwabzqPoryQVqXMSbI/nkRBG1h3cXA4ZiPLOfohTWI7Gd1B9a1r7ve yX/PCoQSaivU+sxmdjy8xqo7s0i6/lgSiXsqIeO0LrCmRpmEVhVdDSY+d2ZvJEJOAjwmF8YPneOE hUTipyeVztRD4cRO4yGlWc0dxeT8Lka1KAz+pttZ9kW8scd8Iz41roDKiEkPVQiUQg3zp8w060GH UguOXCBLO5jOXw4AoI0jwlPHrWcNKdarNBan8Y7YkmBrqUO+un51/REjUDj+APokB0PUvY5d8OJ0 cLFKUowfnu5HJ5JcF8E7f9sdtMfmCNcRk6TuX2tpNGWuKvrNRc+DAcqIde9OlBznL7znRQZ8JyWx YzdZ9HWLMgDhv43e9+YjB3g2Cq+93geC3e9dEy+y3qs8xc8c4shLsmPtA3OGNutiVTZIdtMYAO35 YybDx+okiJH6CA7ORsjTLl9frHzq/t7oV+FGC2568B1KmZj7m+BqtNWiFTp8souXO5tJ24D/cSer QGDceCNor45vVqWqmE1JUQzBDrPtDTd4seQtvypSo0HELfWSP/hq8U8gv9xeGbqLoI8mjoy+6laA /qijV/6u44uDB8WmtwMNWt/iOdLZFoppNOpv3Id1kx/P9+Qn0x6t8M57oqSfngme3c3Frcd6n/W4 ozwUx2yDLj/lHLEdokQIO8aHiKtu1MM7hqQ9FTLuS+mN/AkqSWi2KQHFQlKjXKcWiNjsuqJEiMMn ctD+Gh3ZMYq/KNQ7kJaUko4mlqMJ/BHTAdg02cbzGaIUWkrLHwDzJMVTs+toZSZuqtHWXIdPDzQF KF9DGrq8kwDCyTVVXJNXtYXg9ylp/xWqiOtKWEp7hzXyG+2APa8gPUGZWCWkKmeFuRj/KpEzLhwR pAaNV/ANhld3BORMiKEVaDt+9kICBlF+yULJpADwnLxOlRY/QWtEAY9Z20qNQanDt9Wxqcm2YooA 44PKpluQWhtMhFg7yaNySDInLot4iNn/vAF+T1OP444zwpOBavOJgXAQEdQtaFfpYJ9iuUOtyeon K3t3OpUCer22AVC8WoVLgDcqYhCKlgW51p6tfdrr12Z37eIfRdMzD7hDxsCCkSLHgbs/LxVEReql e3sQdByJ5BeH99AYriTrDY9N3UUfvviQuEtqeKJOp/wwoZOaiGIHxhPRWCnnhke1veLQaKzbiDMi BbncV40mKmvp+YgOdRVKtc6e30VzkLTzaWnKwxRPzb15uPxTOiugwcfjY6uo9Pj9AY9ui62EY3+h KLR+S0tOr1/yR/+bRWfTnu38HQs42sN+lfKyyTP6sm8Vs7Ok5bevlXTf1TC3ra4XWoyfFqLn1lYE 3JsJ56sVIf02OEZhhZ90JgP+feNsMLxg4FWm4ud7RBWhDDJ3S+xQe2vMSmad5i49Z6ExL0Z20X9v gpdja+g2EhOR3QzbES35krTHZNNwDeR5Dndcwmzd1lMBNoTyf/0yvS/Eh66Q3J1nvjK1j7t29wAE 3h0ya90TnHfo1fJgu+tZDKC8TMXa6jzO/n5x4WDCeFK4qXB3nw1N5AO9sMSgCqXx/cSkpV1OASa3 6GMKCE4Jk561zfLQu/SMSMzDmWfpPoce4KS1nCfikiuS55OCz8TmbvnOFkIqHdTCkdFqzgkXW0Dx qza/ufQfEmIZdg6wuWVrsCqI7OZe37Rxm27t0BHbGMJ+l3/RwT3aA3JfBNog5He4da0zMobCHdAQ YARq+aptsajSWBjXbNyb3XQVrw0Pq/2gyQxbHdc8Ui7o6DzgCGFKg6naMtStx7kbfrKv1MadOFKM i2+xWJdp+4Cysa0tSgZUoieRE79U6Z7Ocw6enFkir0fhPJpsE55w+FuFAE+EGpMSRTBVFLCnuN1S jMNN8n9741NlLTHzJWLx6QV6MEURwIhgMDifVc7hLij2SvGQwjJSgiFClBvRgcRfucHnV3IfKb1t HUAb6h89jU40JSzBzVuL7uftH5osZ0ZTfzvFFKYz5a9+F/WdSbt6QvD+OzjTT/qUevRpHGN18yqp AxqoexSQpcVgjb5fjIl01Ehk8KjmvJkkUlGpVljxREK2VUzjPngsMdJcbCE2hGGXTHrps24gtDrZ BhZyXNrgjrKyAEf9kogxjx7DpwXHmRvyVoMRVsSTbzs8bTxyOLhPo62vo5IWqonTzyM8hTLYKK+/ v9edFh+gr7qWgCpSm1SfwkWYJBm1SrKA7HsTA10HUwQDPteY0Jw/PHxsCf6aY45hG7lUS/b59hAl am32lWf9eddPJk649mICVD3D6gls0Hto0TPVOcvYjtB0YdEiTBeVcf8UZTtScEsuhA07BzPit9V+ KW2JQLNxdxdRYSITGUqOrhA7h7Iryji580Ku6vZTM1yUi9EyNy7JZlE/Ux5ey3s3PdrFFXN1hvz+ znbl1W/Qlxj72qk2iNtnbfcE1rQfQTLKPOqsX6lsv2QgNTewa2HhZFPX+/geW4bTdYxfGTxiFUj8 4Zjb/LugGT5jlmzxzQ9c7AifAEAuQGGikSwiF9DhdBVr3Ya0/ofudBoVd8KckdVviM1BHEZk+tBC Il+W8+NcWPqde4HIZ3KN65qZXAmROHg06tnWZcacEwVgviiXM7n/RX6IiBhFzzyzv5jo15P8br7K kWAh6+SZzIhzu6g/zyU/Y0FECX3j8I9MkjiaDqeWpMSOMkh9F2miQLmpivBDFZQ+z1HaT31P012u pVm0Ifq07t043lToLhcXRu2QLL5pCGLw1BVZjF44cKHlAPObw5rykQo8rw0dDbKn1luiqlSkAs8W Nl8IRPbkYabpU44X5MgPgAYfMjpr47y9n5cuXGlKuPly0vVF+th6dd8nsbnqa9hXsnqZDUgxJk4u BFMWJ4kASSTMx2NlOq0fOgqd/QHRVw5GzpJf0VGQ3u1i/2lSU5Uz+5KLdF9uwHamurB243mz5tcZ BFT2fTE+oMafGe4jdl8MqLFSg2IwT62cRelszj/vvv7mrnhA+KvQxiM8xDWNK60dGnE+S9+4gF9Z 47Qcen06y4IrLmNTleg1Wy5sYDqkFS3iBbJDfj5/zxjUtfbS2lQw2qrIrzCsVhc1jeTNUJfzI6Dr JsCY9IH6Fp2UVMo/Qf+uT5h5pG0gdzpmyEF3SIghNlx6jbso9a8lt1G4V1HjXGo4J2CSyBb/qmVZ AL+YjJAA5aLDOtDTx+KswbUoCXyEAcy8jGI15JWrYuEMAm49dbWOyxuGT/Uc8w3SGTpwZVEtk7gp iy2vD/mhdVgDfZ2dNUyVrqk/fECC43wZQFRWp3Bpk3qzvRFM1LNqSbUE4t3MiE5m7doE+qhCShWQ jgQroXbyuz9TZSzLzR49P1VNcrf1EQaG3wHjcgIhdCjjw8eEXQLSIQUTv3sMj4zRsNVPGWoTKsWv /93I/VPm7EPCeSuh7IdWcuO/ysIsKqBw4+ejOcUl9cs/8Vq82/vZ0WJOhOwHpYBB1HVjKIx0rzHr wD5OK1aIt8yRGwf1n0QAfz7QKcFJjrza3134wKd2pD/o+HvR0hEJXUtxAXASokBuOltC9xuwb2+L Halvm8H5vwybqdD8V6Kf2jgkkUmTfMV1C4ZXQHV0rQ/O6H6kVZLXA6sdkNFYm90mEeijh3bqixz6 N5gFO8A6lX3c6u8vwY8NN0YvmAtN/lHZSgPgRNdMZKa+QofgsH+ABFof5AkAuUA+BcTtpcrO7VD6 GrP/tPTH3rgMck469Qp5j+x3pA/qAStdybG3m2V9rhpXS+RqL1Akg6plC92eRFB5iEGh/fXTf4xK KA81W0mSY1D0WQn/k8iKVbLAx4Ge2RycQLjEmiaCGZB6oW8ZIpnKU8pqiXLxl37pm5pYMECNUq8s Gw7j+wL65NCARVRvf9jbAXFerny3g6cXpX8jMALVf/XYjUXV7W9jXTEByRoosn2RvQw/ksIGQ3Dd Clj7wlM+8mtrHh3ka4Emtp3VFvKA/7LHld1BATIJAcMV02btqznuiBSSdShPFuwPO7GSnPtRbbwv 2KipP+mP+eYniTrM5YVZo6VMyVKpjQGxIcE7Yx0xugbDQd0ApPjIuoJu55b2/Sn7LUUMbZIhtrkT CK6s/f/0qfVW40XFUDQ5YXWaXqtssol7MZfmXOM1OdTUI4Kfp5lIJeROd1pSuUopMe6WYc993aOJ 5w5oe9DNpzgjG0nQg+2YtV5QlC1TKg8xfNPITangINXGwvtTG+onlVAdI6/BEXz90ztFt3f/6SGe Kt9QvEuhdgljnOINu+eE/E4DzppnJqjd4NS7OKcvabwCgJsET5SzJ7FYSPQRZraJLCQxVYvybICj /aAF3J5gw7iv+1sXaJw1PQ+N2YMjb5S+NTqOqlT+K/eJu461LtnZictzqA6kgJRpaVvobmOBtmBP W22sFWwy4FQzblIGjMkxOdjPCIOSGbznho9+WwoeMI1LbyEbKpCVO8Ek/ms374iajE5+iH2LXLYx OB8GdPO67AVRuK2T97UGVPxEN3IJb5t7CkxNUnZbds78JKKbCL8FxLVJTnp0OgwnJYPyTvCFMt/b +FrOqkHBWmVhCsLIhIPw5JbpEJXW/8Xp8F1I3oBPgwjZK/B+E+YtTzzg37j/twcW+fxkQ/wmWYEC c/gPETiGPd8UN49Zxqpcyar8jh2TIBghxLoS14by9g0jH4a28wrfanuxD+QkwwFe0mBBvibjMZbj vkPCTu+2cHyLUbsvy0q5hEyQGFoN2Ny5dkfD3Gbh2mtH1xHX1WOeOSdzh46aqZMKeGJhxK8lbCZh YKlXzqR1s6f+9VlzSk7KrDQCUuRE0V5cAHQG2DWyNzu3HBGrHCZdi++/xiaCtTQGLgF5HLHh8ACb 1Gtr4PlKKsmRR67e1Jd81fgX1z0RT1N9/n+YAFvI6JTOG3e/54GwidmG8rGW6ttpCs9Vum2daxyY T0zX+ThS19azp5PVcw5yiV+hY+ibIhOdV7IBCysHkgs1WuMV9biWM8JDy2hwGkd5OdP6TrJ1elPz d9LJiQ4FPi9C8Tu3IiKi2AtePMDUt+jSf4a/kc1P6br1nsVNTStz3AO08VEk5MZxws0PhSOgl19p m5qRrtjlRdBNTxL3JIektR7t14njnIF4mXr//5OuKBLWms/Po4C/pW0MeC9NSYLJncy1bEMaS29d yHubQ12lMquTD76TMmJyFvUTOr2Dzg7NnGQP2IZAd7bR0KqXq9PvYla4OV0dC3XleFcpq5hYwN1D jmQacf9Zx0V8CMWOtXLFrYG42kNEUKl4ZmYYEfV74xwVk3X7egnjqI7c//jDOT74PkbYDjuMSub0 lKe6ttMvwUsDUzjmwGGEwoLSH5eTkTFSoxlHdhn6Ai72HpnGo7qR4Q3KcNc8GJXssokGPAehOTKz EOMLdHmBxfik1bLaUT3cbrAA3aey16Qf8C1bdvSI20E2Uz476Db2j9S+135EW/xZmpMxChkqYdCl aXZjCNTENpQwPV2cUptutL0OCpaXMD5i8UfgPvaapbtS/As8tnTi8JWGYYhYJ29ppy+9vtqJGRCZ QSo6aX60dHx75gpyoWVQ9G7Wa84BqBPpSYAkHSke6F3IS0XGdzWZkzlpAANrnaKHuBi04FpDHzAq 9jwLmk+taLFLjrq2mauNVgKNglKqb4sgRjg6W8Znrx9U15H4gAoVY3uSZFklY/ax0xJGg4NfNeMB 31gfZJYA6zCmWZR7q9FfAsmg0KnqZolIOX9VmgvImL1S4IydVdTUh3Wtov6B3YnB95NJWHYXxXEU CdvY+3gv0BMbn/kM9zzeJG4ZB1yCya1mgqwWyzWkeUW0YThMBrlvBinTBh7/k5dKt9nlvHnNmPV5 yw6Iho2dMuGyV4ynAAzwgXwdfdxik9WZKJwuG5rw9PupkGpvvNH76QUJe2YR/C4uop4ff9RuUBUR fbh8NvohHgwVkAuf41FPvz5d9ucxa9lTbizGDuwCT53ez47tIKP49rN1ylt0C5/WyMZqMfh4YzOJ qOKv/XkUNwR7vIQkjqc6CtMMtHMIYqZAHvkI4s9Sf7BLERhFwSWNhn0Pfgd7vYpqJm6JHV656fec dQrh3zFqyHCsIN5Dlc/jM83WlDFeHYOQA3/e5aeLXMXI6QWYCI/eCPfhIHzXzM4xNF3yGFaz+lBb jK9NjUzSnj9LdqOvylrw31Yud8CWf/U1byZrx19D+5lP9S3DGbWDP/e4W787D7be6pgvFwRy0XXw K3Fwi5E2Ta18wzyHmMkgY91rNsWUpJRtBgT8dcMdRG1fYqhzKnhDiGZmvsDshElEJ6xv60kFYLFM gIz/nYP7dIKikRfXGQfb0iDZGrvHEvOrWI+pT8v0MTfO7vaiGcTWVyRyiX3OBV9NpjPfbsNlkGDX bvsdabYCtrP4+pJxRRp5Ey9Rw8IJU4l3Qnkyo3YgrRapJt/4Xnyj+u1LnyEwK0xh7dRkvuI4F5dZ d2NUa+3u/Qjnr5PaEBpQuBu0408wL0K1kdeV6gTwL86ydeBWO2jGwHa/AIeHKuhaO782bfHchhmS aPahkkXYeA702iVdGumP2/pw1zZt0pifaO0MIKwumQesmb7VEnZRkW4aYyjU4Aqxypea1D027TQ6 xvM7Fgh3FVCgVqjZFi8apfy/Ynvg49HXRqtcQDODpiQp6wXV1UHv230TcvXgbxVS62Rt7aSlm+LD vyR/r6/CCEZ1x4L+n3Wr5mKrkYkDr4e47+v2OOuQzAcf2E9kEk1qHDJ+THsXaAeuOLwTQT0GVitk x01LOG+MeY+dhUa07nowKR9TRkP0ivFaf6dVCD5f8hRwWg5f2b/SLyaGR5EKxq2n4Er25bBtDHP1 HVVWhPYQemKULqi7ovZXH3iAn0bzw60YED2mztIjZLog/4a8pVQVFrGIZ1yZfiBXaIKnravxhbGJ I6T1UBEOwlUQ9UuoWlJrIPynKqYZxxeIMVz2w/GuMZemnKoN0X37U80UoNMw5IQnj/nZjqJ2HBnP DwlS6lTimMeuYlGcBWN/eNLhYBY/OGz/P/Hlq/EcT7pg9lp8GLCQrJAucpUbCnZrKD+kUJIQsMZ7 Obs+n9aPsgtJwU59C4D9tuWGt3kxSvodQtTtMd9yKsFrxorUfaGfuayIq229h2S76hLjLgEWcMha /BDYqnsXWwbntxev1dkxywpjgX3qnfILvFgpqJPOs4VPW/+mVwz3voHZFfsiAqi0VpzZL/A0ZZTA +yCPGK72uWhBdOWesBK3E+CWuS33chFDMwxnE8aBZffIxSPLEnajlEDlg9L2pa40+iN2twKoX6A1 raNnjTeD4DQE7uGY3NOyk9/jVR37p/47Is+AS4oYzXCUYmsKb243+WSXN4IYKlvRWR37IfEXVaPx Q6mghb1qi96txRABJx8b5lie9BpM7zl3dwW6mCBiy4jwYeFprvbPoAiJymezh1QAzJaoLrWrBfdT QdlY2RuZ3XqIk5z0+xj+LTT/kNpZuvApVc6JgRf0qVamal1bwH1AidG5Ab/JvKmwIuUGoODOE9WC ZFJpijVsOvLB7H9JoxTBPGFUDBq1smrDNoxcXKvouX3wOfzff5vYU2wxpTx4OW2vHpOcN7DKGvtp tPeXhrwKrx8vFK97EBx1a+AD7E/hXx+PZZSDMYw/VBFj7ZRAHICGjmHMpYmpjyxyTH/uR6YilRLI EKLvgdwzMepjvdgglgzREDU/IUvg33CA0M7tZ5fg2DzE5eTDbSSuCJ8sOlUKq5TqngWWPoZaVM4o nAhvq/87Ahrvq4CPKE0p1wv7ffMQTHw+ZU8LjgGOvoFr1CzeYK0/UaKH8vkub8cDoG2rfRhHjzT3 yyRrjTh/ODNyqDGGJY+EmtRB9YnJjkQMISt1sEDEubZb7gfU+m0Va4rAfygOrKuBuFwPPO/+NZzl 4qjH3KIaFUCiNsZEorqUaqB1BU3Oserk1eoIehWEGoqjLAUz9PPeko8KQNC1m95hfvXmk+2KmcdW yDlipHBfA5YehKF+/O46YhvA9xYQA+JrPjKGWmTomGcStSEeBiWJYCsZcZx7gEwArK9YrqoCAgmP uj6TyOzNiNYKrhfTiFIDKJppQbwe7sMAoK+RYS7/OAuEGQhOJ++9spShhMZay7zbpSWcRNfU3g7l OtcU1tb169m6UKM384R4aYLxI4dM4zepS3TvC2oyfjogvYh0B3tViZ/CygBL5GkLioW3p0oNeusF asnXFI93/FbLJdpya/8oldYfV59FH/ZJCayYbvbm4qmuy5CRBuhU66L8EatH+fkL/0twbvUyaN1I aHja+CjXeO7wRRNPl//GTvwHa4UqowpiCcmY14KUNgkoBLXycXdQp51ynMLmp1//80haFsT64iXr Qq4+C12HG8clSHYAHNa12i+2VvpZpYjlK07DLQI7QjTEWbI/E0oz3bHahrST8/Mydhx0HoEvUHJu 9SGrHivWMyku0dw1KE4Xzm16Ij1NLasPtOO+J/0JK6R2VJkQwXmG36Nm2kGZierUGigsudOUOxsS zkiWTQN30SlFmCKa3iSIYLTNbg300KXClcg3LqQa5tBrrp0XvDc+koxKWrkOG3lha+bUdRgTTyC9 wshR3PAJstFscr3FNHBakPrwSih0cSk7hiN4qCzneuCVn85sSkQQAK1AdTQiCVNlndkULI8leK/I nsOzXlWKgOSXqUFRbXI+YFPGqsIQp0MUkpVep1vaSzO/mOEuHmhmAZ0XLM5hHNNaInLKpDCJ2tWl w2GnC7j0e8J3XrO+vltwbYHg4Q4nM4ljk+rzcvDx7KxtV7yI7Pk/nEBCEem6BIIuiI/vDT2YQyWd PR32Rkv9xvH28xPFP6U+hhdH9ozsykZsMUX0x+AVUTknl1F0tDJ9S71ynoCXY0PZgYTlLkeSmOtB sJ/22fSLAjEOwhoEgIpOPh8/X3GVY7FVw2bgzNydNFhhxiHA8+gv9QPHVVtWEV+NREFtvWcy9zV0 msLIVpkRlmBMWmP3Iml5Epi9ftkjq2LKGwdBvk8d5v0QEnttjnhbh3z05poHK5PYRovhkJ9sfIDJ T9eLgl9E7uh6OUgHIC7Pmw906bCM+BkqxDBmdQ2tzcg3gvavUoSLACyYuRa4ZHi/1gbnIR2yxpHO WEs1Cqp/BmVT/m4aDBHE4Hgy+YXudVjXaSJsXDNQyoV8l5etTdStuPCj/BiOt3TK/k6m+epijuin dBu7vcTD3bNpy2yFooGp+s4deZmGmrRki/86XJn6o8jNNoTQC6emNAEgY0A14MoOP6W2I5UDfLn6 bIdQO6a/D/L5QmmSG1PwrCeGNymwnkYV2mcroyuw0KO10aAlXSC3ZGj4M2rCR4+MqCRbE1L6ERi+ JM51ltJeddMfvjqn2DuYJP0GF4WLWf09lbB/OVGejKs+jB+iPXJjBC3PztZYevBVVRvpN1l2xyVP NDqHAqme2Lnc9C6ysYZMl6iLaqZBWdOYL3bnqIyXYEjI93OdW3AvjKWHnsov4+IpLX9NyUt/aNQK pCR+kgTuE1lq9zVBl5JDZMw54+A1R0Jlj7nArIBYaEhB1TCWG+5SZ921DBbLAGVxMfefcprcORdY RinxdmWDQYgv0AxWyEmhDQZNBHwpj0MGFoSnEArgffR3DfN3TWDwWCOVIzX6cN1o3WSgd0MGc7tK my/pFLyBgiHCYPd8Rimx3biBwEZH/x3DxFl2+K831mIpzGJhXFbFZ4IXl7UMGrqwPhEbOTizkpo9 5LgK4qbwiEEx+LHApMZlLRghGWQdQzvy5Sz34ditCVeZm8seCezo8CvEmPue/DhdPILZ5qiMIYgr Ha+DRrWFgcXUkqP3I2hWYhPTMc0S8iyGbb04yWg3o7sQ5NbDI/N5TvAJ/qwJ3e9Y8BACB46gGiMk GFHAmjBPdBOzefXT1f23uHayRXNFQrkJ0S8ZT7eGRsQobGrucNAz9tX1rDG16mOvpTJJkQUvixvs 7AgPknuMj5f7hoVlkcxijV6vrQxcymaGyJ5ntxBmXiTjJ0o0/C0TtWKOVKC1JPNPp+0a1KRdJHke OP1s3819vnAL9uN3tDD9WKJMvz1JJlxKBoBr8mTg01/XniEwODvtzjunyYOLC2fdF6eeqLuaKxcv ux2dGiXIG/TNV58l7YJ1IiFg/OZN4XjDhWq/MIMPWdEoQuFNdLgtRDIE1NpmPzi8hFFO/cbQF+A3 SWgpzIMMdFDMS0x1hoSLejb7rEmrJKYOzA6Re6c51GbX4C3Go74W/zGAzIC1gVpwebmXHKaxl0ON aR33kCHkvYuqXrkh5AY5qyWKC0l+JzDX6V4w9gKpHgP745PovkSVXEGrm5nWCnOlc9BDc/DDoNn1 1hiWxPq1Lnpxcw+vXvBtn+UUxhiLkKBRBAq1pYHeJ3jDOblUpaSMKD/P7sAaJqISe3F2u4MA/sjq KzoKlMKRCuf1qQsibtqBhLdelr3t8bHIU+bepv82Sd93aksNytp3dqgUKEhIqLDx90gHfpdwKe3X C/KLdpJvVxmH0aAtQAHtCKqIBYpynnXjFH4F5cCUreLa9UQAogUbX5c3g5ffUipcOCfmJkDStNb7 /fIyj2km/ZprD0c0Wp9Ya0yfNBQvS8R0ra5fk61U+myDq4POSRyDrpvEMVlpsBGf+bjmhjIYAogx 2fYjlyGMRd4RSnT3MMbj9ATToqnuxtaZXY+qZc8OTJEecn0M2wo/yLcDg94x3oX+sos/54hnsQPx EG+2sdUWCAg149vyhhIDBlCrWzjiS52pVsExifuxcMlVjlSXxK76w3ZNd5lksxlSmRy2a1P01d9F VgLdSJrZm+5DcxgQu59pNsf7L0wb9IPeb8dzBGi3tfQJwF370km6AuDDnf9c9vXLpx6OumPdVMv+ +1msPNPeu1WAmXSUfd2cE1i1D1h8zqw5UBYmFu1Z2XOfAyAnQRIlABA4oQH9DatWcHUy8bDL4sul RZpmR/bhp3ILHnZ5z5pyDXa/Q0dgqUFcYRnksAkEd8p8jSQOQ7hCjOIgchhR7Q6+Nzigl+WAIPzc KSe9FsvQUFIB0A5Htkyv9SVUCAIXNRY7kk8dFQoaydhlNFoEaX8ZzLK8sMLDJJyjNi7XKYCfOfee f9Wgco+JPf9SzQ+iwwccwwE1WnSzAbdbfKqARa48lv2G+vNYfAsEAoJgqzgJtfknefTBzhCvpTbz KD/7K4vMfwIMtgosQRnkYfQdik0bMylz2NvwUzEatObSMuXENhFMSXSvLuS4fO8+pFJ/namT9O6K h4/S50ywHYeD6pxueKwX+XeE6WgkUJpSvY4EYGuNEbulbos/dwNkFUo3Ex8v3xabIqRNZi+JayZM yx0a2COk1/rsgncJGccXhlQWy7e5KaCj/KTOgKnbDi9n3U7/jl0xwklA4eu5K7abyiycP2yANPtY HqcE3OOL9wP0T3iax0DtRQHAMUXuINFXW+oM4mw7FFShF5C6xJkV9btSisVhINqtmOxTMzixv63r 6uRV8yey1MJuRqcOWXIamBGA3auNx4OYzib+VvYUUNewiwmYz80HAW/QNs8cb4BDn0t88aqoWq4z RFbrdMm+NBougiXdUf4qTAwPgsTG8LkGuI4xxBB5WRRT/Sygh7N7TU7zoYbuvScEsr4EbVjgHTiO Jvyw5meydOidHIXQzqsK/VIpVvnFRzTI564N7soAuoaM3rDe0Zra2d/PRXj5yvchaFpJZLaGEDBk TjakdeqVdN4Lryto9KYdx8me8RbW/DpWcAlhKiepI4FTto5pY+k4J1Dom6nMQQtEViUfiaOyy9LN rVEviAGeGNP1yuo+zJ3VO6faw0bd6gBnAzTxOY9jr65PY9ZXtdC/F2E5eyNUMbNqdKc5oVDO6K74 Hc1jxal1EejU8znxwCdHQsem8t0NCcrCxmgG8r5426mqtYtLe5j33ENBrUy3VWa9ZWAw1jr250Hi 3DjJ85hc3WtoZ+1xHJbi4Y0CSw2eH9oS1FTWKhC/wuGLIK+UUXdAnO8GXRI7qdfX7dLipeBl1BPg tzmJKAixX9m3CpQLvemhdFzpz502khPdbTro6kkZz1sHcJ0OgDJ42s6iqEqwRvTZ7YEIBv3JZVOh 4jzs+QqWAyTQYJp0fxSdgtpQnk/MlvnI1gxFLjB8SPAT1j1gzUHOC73lJXx7i2cjZp1FDprrJZb5 FP879e0BoB4f3dr/SiAF6tHdv0m/KbLcHolql3IzBjculZwapawnjcrSTdcizLbOPQ7TRATLJo0q bF2ipXtJQ2nTN53aKJHkXbfOfPbw99XW5WOA2XboIvycU9ktDSqeLtvX6l1oSMPIt9d7Fa6xW83S 2SJaK5453wiMCkp1MsFNq1AT5//IFxV89xqk1RxCST/bSoCYI46LgxvUA5oyMNKjxBQ6QUMpX/0Q xltCJEk0Lt2hTXif2m/tfwUWI8UWsMqP3thGdBiK/NQh8Ce6ST6eqHuamtjRNJX1kbdIeLg2rf8y 5jHESLpkU9TlcMr7q0CKwXT6Qf7b3m4YBn2p+FB/DgCeoanWk4zyXApT6BoMk1y0FqLPcA962wC4 eUPjNDT0t4fKuLl/r4b0OOMY3MKD1kPXrLHDRi42x/QROEhWiJTeTweVyEHAx0QO2UdaAPoabRJM pCD4yhTgRrPjdzAdP0aEzmRkouaSHLxUa8m6JFfQVTPIMw9kxwf6up7TEPgTwjppC5JnDEylS+Fy GdpFLAA5liMKqUmI7a+vtLMrSSqzx6Rj3L2pv6RCnOxCFacHD+eCUDzCXafoHXAtLivB5g/ZEvn1 DwWzNCYWi2w6jtc2Ysso7Pm8W144FEXL/tzp22ySN3o4cleB/qAhBwrZpAry8Vpp72S0I6VqGhxj aazjweVkrNUsSMYEscY3FeScuySsxD007m9NvC7YUeu5ByBDR3iLNCn6hAmsWutjxj2ijWDJOeWt MuUgnzMjvpCKECbVyAKSnUiD9TfKAv/brrFf4TBY/qteD9NCJbq0YUwdzDnX1gm9Y9Sh3fPGIqep PiTLIlOA/oMWSQKKXs/OBGfgd3j5wFTIerSlaWfQNnUaf/XfqoAlLoIIiX3IcZVVzVQFBKYMhfZ2 vEEhPXAgKszJ+V/qN1r/qLO2HxJNxJWcDSn8Tcv7jggDwn1FZBiRpm0zOISRxWOe60zpDhPvSDnO +W/OHEuh6zjPf2VddI/UiZ7Xx/S68xAqUfMOdOKOeV0eZReCI8Cy541Lv/1k2q7EFaDYWdBKp/Ui 0JsIUizui4lS3vac8tTxDj1H7z2+owNXk/HGjMp+63Ky031hNVrAhjVSNvD8oix+WOP5+aqt6QIK uQXK5n7vB6Pm2zCMECAn+dJFApmWdFwxFyOkI5wFxvFjAnGiyk49E/+VpwqSSv0pJ9Z2NOcgHtm4 8nO+jKl+VzV+PdBzKYR84Xd2T/WkJkDd/xiBT6X23my+5D/4yBX/A2W5H4emjZ8xbz9EqCrg2X8k aQTsNyCFMPnmhYOspmFUuu2cEGPaMBw1sVriwxhj/HbdbUohA/jB7YJVc1YDnG1ZhAwZQJ346qXL Ou3h/3tQb5bEAzG/k3VUImqAm1xMalo7Fj+0wXk/jwqN86jKvK34Q+Fh46s4EJ33e+oFrgq+PT7m 5y4JuGkfJ42Lx7lEmF4FonvoZvOZKaj9iJOygMoonIDKUJPNLzXMw4ls0KRpYumFIfc29kXpCepv nq25MRs+ofYPftexyJsPgmGpaXOiPI4r+hL3tNqh0hS/N9CVqR9cccglugC0pSjcHeJv9HFl/s7N I25eXsKNkGvNcPZ8/+NnPj8R5I9Qww3VCiu5SRC0RAW4S3Rm5PlDgRCXxfkd6fYC3CoFkTJBxo0g 4MEd8WW1C5WmwWHwtSAKJTvk8WkpKb+la5ixN7iiigEnloHtw25iMub2g+V5OanDDrjBZAM17A8+ mjEsrIFcm4SG+TFo5gUtuJIS7jUEDmGed0NPhVpWCdvvgZpc2C/Mw2lLRqonaJBky6Ct7DgSqr6N gEQczKWf4n+V3z+gryfJkXAJWy5XLaNtzjw2EphfHQcd57YWMfUsJYvOPHHC2wQr0ZWWIYkN+0t+ L0vG7zN3VkzrG0S+zJCKHeJ1ChIVYQWq+HDgw50xwqaG3oU8Y/yTAXGr7dA7DF2MWkHGzHgTq6rX 3UQstxp/Kg1wQvSl0HQNyyf/rjpM/hd0QDKvcUp/kZtvS1NHinCcVL5k3eZ/JW0GbXqOJ90xDYsz zD2U6UQQVXEenwemMjNBttP1Hzn7xuAVAKQ7ZR4XzkqMlZvMcZ2gLa8ixOnRXeXAGctWx6ccWSIq /H6OuwmexzEcn39A76KLrj2J10A19qcgBVlky5ABb4QlWk1jXhE+zilXYaIMDGD+1HAMHs6ySo81 mxv7fBMfE2/Q5TUChBTTDOo+bTu2FGhhcl7lt2wmcraTZ4Ojg2fIqKFumfpmX/mc5VEVfgeT4M12 nfSqNtP+sZ+bNjRT/carnSW/jAW1NPPQAzGO6MWOKSX1/vbPKvV+u8T5gSP105fmmLToi+8G/GPs Pbha7C4kWJB/kq79NONyHeR1CSA1acUxKoH3wsw0itCLC8zyeoHA9i1U3CWGHsyARTwQRnXkL+QV 7ZTqXRCZgRkjxTmcqBkqLR8/I64f6vUWdUvatbFzG12y0X1bXGm4c5g9ifEHlq+wYG6xR2bBNbH9 z5xRwMmQqKXmcVhrn8kKL+MKHfBAM5bnsGJSSp1JUXWt7zWDbH6UQbIQWBWyvYJAMubDJeyVrDns dG3Qcw4NweEQj0ghwIrUViEcqU7r/9bPdzs1G7j+ced4cAuToi/LcsEL0QjignpOkDx4YUYgLfdb o5uCJlX7GTWraLMygraaf9XOaTMUCp5iOpQHmMlqOQ8BbzP/21FkOm99O9UMdzCS+s8cIcQlUPZA 5DjLsZDOopfaVLVtw8oSOBBHSLsot7DrKEliAWYQLWXfU6v0vKhSWh28XxRalT0rtuWf5fsGgSIU 4pmVNjfP7Dr9iU0UmT2dh/t4vVi+BZpHYBvHkrM8gZUR7ps0/p6nkDRIAEcoA4f2MpB/YqGu3kGn uxddnxA9s19WCpq9P1Bhl7n4WPBU7FeJ3lMn0/dsbuS0/aCytlpeCHHZQ+Qp2YZ1+SRpePkyQDkW krEPrMArxjmyvhJ/FN66Q7uY3uHGFew+N5F65LhWpww4dCwK6I3M6N5KgJa7mUwq+fk4wG09xfYd hratX16x5M7+NKAq3j8W/YolEhjdghc1BgcyN23YdOClK7suC9H6gYhuuBiYfLzMGIND6eVT9YET duUtt1XwnHQPckkDAcGL81UackC5v1lsE6EdLuEpnFf1PiELX/d0oBXtU0lgPeoQeSR2xOAK390P 51OW/nkR/5NWfyoVaweu3NrGzX9sDS8Goro7e5LrycttmzP27u2rvjPRNR7QY2h9n3Waqknh1S03 WNwftWxOmsD46aeQPIEu+W17d6QLdCZLrYJxlB9kqM8YiNKv97HwX7qi68TJ1oOTyT2olXtEzwlE Dv2CN1n3Xym4mCq3/jCOeuXgMVIyUs9vivWMKK9K1k3yc+o3JTQ67lR099lS06EmZT8+gSlJGFjH DlCACRXOnyI3ok8e3X6OAfa/t1gIYzm+ZriloEKdv4nSs+FtuTbIinJaCdU6IeHfWGto6EUvhtgC hIv/hP6/pLk/GipDTfTOysxvi1lrLHt5BNQUc5UT8Ldv2KdttFyeJNXG+/Gp7HeaUWvZ4KEV1VrF ffiX92oWXhRdKQRm76lgLU12OuDfYM9dumcSHehjOOcFPMrXOsOaRd1Ho4eIGfAvMASk6I+qVp1c QzcarwvoNp7vYWhs3CElc7m+HWgYtzJC0np33ko6Qww9frt5Qc9RV1DIx3hz3DPx2TZbPhz3zrXZ JoXg6kaN6VCw7Uyh/6OBvoYhQmXhnPjcKlodC4zn5GFpW/XIxlZUcwsNeqcEFL+LYD7yRy68uCia SgUeOO5c+w4CHWPGa5jEfJ+fIpVnMZ0bjScU55DTuJgxBiYpSmGJY3PbfwjCDA1c2gATO7KPTafo 18WLKu/nzcDy5CBU7vA11o84jqiYhNeaKnao2rBu9rHItAGVSj1Su9rCzsfqX0nZsaOlRio0ZMZI IdXb2ge3sun5cNPvfeji/oMpe8rsL1N3mtmSchyIfDuPuqoYWQ5Cz/airBFSZoW5xqchDCUSzpTy RFQCcMw6UMd+tcDyZ58dqvDxujBDON/klccHeHKite9bjAnBpoBEjs0edzpdiSiEG7P8SEwb5bx5 b/4Q9yM3tmAH1wQSIHhYNpu9AyB5GGG0WMlRS6OBLgwpu4rKexYdgF1UkaHK5Z+1+JRz00LMG0bt jBK6J4z0kJYT9cuSUMY8S1Cr+QQadx8kTOaKxs49gKKpEMxPZekii5O97EUqhItjSG0NGATiSpIT GDZ+zfXdrE2dPMf1BWgdZ22tLLfC7etjDgf39kTJN+aUbJbvX6vmAK+E9JB1NVGv19ht6G7UXVoP EOagQCnFFWm0/EHl6zHQ9h6Gwh9AQiGOIdrDjN2ISTllfnmPiOK69luUwZVs6lonOZqxztaI2WB6 fnfauG5lyHGDV/8xKA54yeErrERq/xMtWUTEkitwP0oJZwAnTaVfKgmg4+gFASF9MuhFYZS6G7I6 xzNWSRaQKCDXIRev5/4vM4xZ9hyYo0pS3tdUY7oLDPhwO6chy9PIF/MMmPdL+Wigwn4du2dU4X02 rwpHGT103u7uptduRxRuVAEhXlV+MZfk1qt24m1UwYfuUtKFoflMQ+vKiwdLVLlmfg79dPoySxSR 1xL0rfBPuD9e5eKxxACv56yOFjOUpEkcAb34x7wcI/cz/mpQbw50bgO3EjyjJ3jmaJuQN1Z3PGcJ lqyQ19S4KdQY0vNGQux7wp/U/nXME2pqxrxkHkEgMV3/Urxcx0Upw2v7wKLWZFifbf35y5HiiqIl A7m6i+WXN85cf21hFap6DJCQz8oap/GBOZUffvfrMo+F9EYrV4ZF3KcBCStBxSMsigMhAPnjhzqc 13IQKD4xWWLd6WrOsAU80RG/V3ZSttXQWmWRzRcayx23UlsNS3buwc0SOqsRCqaE374KLMlUBwqj Mg6SxP24idHVz7yo3DDeoXWFdfJpWjqqkOxpH1cXMDhuZKMuJ9iGZ6rSZNBTqwX4ZnVu/rm2ZkRm noXdgr/RMCTT0pl99FcRuFsBvT9gxTSeSjRQpySosLyangNv6kjkLum2fk0cUJ1iUBO+rco98+T+ wk34t5IWb6RG4ljH36su6OtRd4WxNhnPa82tRenkRb4VSUwMCgTB+oAhHlRP5vNSnz5MGx6qSbYh eQPJfU7+w5invOITOiWeqAf1won8/jUjkeycVJYXkpPX1iNMHms2SKnVQOfBAHvkhF/Ugww4b+0H 5n1LKBqzOWZuQFHPaizzTyncwGVCZ+TjZiYYsEHPRoIUsqVfWV/VQau2bu0m+AmP0QzirKAfmujL GdDFwZoM0i0s1RNhRpfBaHCGpG7HIf/8jd5uqswqPtH1uDuc5FSdaxqlmu4DLpwxA3aPBren4YPH tzrrgrL9ga95HRNXbLn7tVGSdKhCUMflZlqUJvFlErtsM2TdrKQdSzf74V/f9thi9V0hBhGt5CTQ s9ATOrNoXJTqKRM9r65yuw0Y6wvuZiONTld9pw++UyoQUemDIp1oLzN6MWMFhrOAyn+Csb92MY56 7ZAphOoQeBw7Cmbc1IRFqYGPAfbTTZvjBUBW4w21jJpza/AwDANnJiJJD7n8Pk0OtNvYvvhhBRQB 9V1LMYExFmYreUliGw9un9K8khYEl8DmduX5Hi5zWcxAadba4To1GdPkpRKV9xGNkrg5uM0hrBDq fGlSNlM94X7Jbeycq6ysLCzfu/kUF6M+sQ/oxeBt24fgVlDZ9sk+rEHbJXzsyMqu4KINIfo8DENy huGsX4gmL0BAisk9Is3xxtIR+pwLOgBBq7J9SfWDGiwXqNnxTFTHEphi9j7tg7Y/EV1+ZHJ4HiYD 9wV5bDCDNV29eeSbx7z0d1L5GB65KEWYTiCNDHjl2bB8noSLAk3sOuFmtPXr9IfxQ7xgPaQ7kC5X Y0piVsocj0veAzP4nv3T+6JjZ9O0AGHS9eCBRrREOCxT7IJiJpLQQO1lCdg+xAnwprogG51vjBkj qfJMF+aBbcWExd5V/+zd+IWWlGW80sc+uSZGN5LYvds6y9x2Z+t6zEBzO1YmVNw+Sy9IygUGS8Q1 uzwXL7SmXJIUWspQHO+MHHHTVCzNQPLrd1y2eKSQfSOu9mVYM1CChoo3mjXr82eEVBS1zJ/uCD4n rdiOheGPIHV7vBn+L71AZ+wAMGDUXAZWpZQpdb32axm+WIOAPzpiBUc8mlUdLlCFi/BYnA28b8BC xzGJjewNDWizRL9/yYKSqrEGh4B/gByqNglN5GjOwj5Ay11u9qRv8/Xiy9M+yN4s3hXYqmqsEVh0 GCjquOhRAAOP+eX2F5BFkMy24Q4uKpSDY6MP9uO+je4THTxykIaweRxPLSxNb8GN49kMow/qLU0p UauTQWx25IR836IcQK+dtzp5W1w0aoP7JcbBYb1wY+sqyTiakzil27C+6LWWPq/BGr3NSuWPOKG8 wgQH/yRWudvKgiss+V+wt74/X3fJao7vOEgjYqFT4kBQ/s5JdBDThVIp2ELshXP1AKb7MhIdl07T Rcb1734sgLXO8uIEvKeltOjliSnsUpP/oPsjCkMLfirg4CZ9MNRlEQq40AxFUoYP6Nuo38RSd/H1 8U+hvigfHSSilF2MYrbHNPdi8QfByOmqNJDXa/PbONU2IaX81AOOO7xeCjv0Neyd7lhNZTvtCIpb R5nrniK8yYHMe/VUxWb2OUnQhhWRIrhanQd0dId88q4+E6wm5moFAt4h6Z3T27iA2Z/vcTayVwDR ZflUYSsVeW5XRTsnu9huUJkwbgzoKOzrhIBuv0XRu0mH3UqSXlxXvzhgbwpTpb9G8bR2LbVsy3wF Rj4dzO6y3uPJDRrW1K0GEmUo0JzVk085+vqJfD2Z5KXLOU33I/9JNgJ+UEJVQdlz4TXs7KwbWw0z FqHBrQ1GrvD8fHpKXoQfWbRJxWS5m4VY39UPtea1qIGNeny/OVe+Cwf7gWsdQ+5ohSLrDfKxPIPC NTcT2mDI4x5oAWji8UzbHk1+NROlZzpMJ/H2LffYWVpbeeOJs0nMLWkOT5Bv6KQZuM2MFzNt28me /Eb/piBkCuMey4axi39Fav5C3DKwnUaur4hPF6LwpHtK1bkl60FZ+HhWsamNpekLimrCv3nRgqCj YWG3DlHop4NRk5gE/bSklXzV7FTB9WD8KOXV5gopBzGwP5Q8AmwhvEAYx4yJWAI6NZiPrOms2x4n gm6tUN757bXGXWlMj0Klox8vysM7MErTXIrejmFpFCvGUqZZ1tFiGl/JYEIbp4qG0DdL1DkS7A+s /N0hspGOBkuyRpneKMkFOklrjJ8D7/619RZu+YRtmNo/t8Z9CgPo9UnIl36XjtHn58jCSW3JmuGN QrepBUaez7kD1Yps8kn9HnZb3z08n0wZzdwSn63Yv5ZwBkSVE3mVwKUcLapqGh/5bDc1m0L4tMml WyKm+UA0QxNTXzSblFRu/Seu4W3Gn2D4YBCXhb+E/+/eTuqSOoYBwbvlE2itAYESybTxFHWLj2P6 tbiTfLIQCW7RS9lS2X9hQJRfpBejnmmC4GAn3EYcME/w20PPDXH9aIuDIkMLDmJupWT/1W4hZp2Q xTw+B7KmkN9FKk+SIRCFNts1J2lFR5iF05DBrIfCGxQiabhuTFMcwJOPW4Wk5/XmA4VOSc+p7BmN UrxeKoFAv7H+sDwX3GT02nPaCqXU/o15VarrtJt8RkwySjMwlgviFc4bEz4kXDqZkUegZq7U10K5 800NgQbRmwnB72a0BNa5aBqxrVkErlhja+v+Mj98apbRS/2r2KGk8na0QMsBViLXHkfTFs0P9RFK nfkUCtyr5Sg97odvPALeweRKhS274agOgJkDu2o31JXAehWh3/27uUK/yKWVQbxMbCkC6uE4dWTQ T2Sy1aK0UZzDFYeLMQEcun+gO34fjMbUC0S+2QNuRmmSl9Ib7P5v3hB6Pw8LgF9ksL+rbaTLarHf n3L+DEpsGy2v3GnyjV2DFUyk7y1q6btiCdyC4eUFwWHENH3IjwaUIojYdln/jVkfw8MMqVrc6dl3 Unz0u/1LDZxtFNCY11m1Inan48+wDTjbyqqH2LRrOtcayxExLFLYtHazTPhy48QwBX25vJSP/PGE xed8x9+JOeJJKMdeIkV78q01VF5kG2i5xNInqRLMr7osjWosC6UIcyAEzdvLjCWYo7h4tlfwP2Dm V/+iM5+66EKYL5TQB3d4SN8LGu2BHern97KeRdB3YS/f2Q5s0xDqhu77PdWMiq26q60qMfxhusfF BLLfHCQQOM7V3EW+tli0W4wdSqznuT5fmPHkeKtWEwXRrqll/XQSNm1HSC6q3YNK9lWf6R60HIY8 89wRyLfwl8cl4sSR2nVJzLBJFymDstHcdtD0N2Bp06+y4JpWaE67V7Vl6mkgggKTxI4TIgH2StCm MMVVmPk+w35sFaRbZhJ1peFBN9NZPZLajalY4Kouq77E8e+J5n9BHm9m++jZDENKZkqu10FD1cPe fptpu31GTRcELKZOBjpqpfKoBPXFtXhxlj7HJFiCzKEXXDf3fpXCmEjdn2w3lw/DAukvOSwLByxY vTbJl4FUe7xObQgUoKm/r6gv48wqbMQw+N5/8joh6R9KSAJkXD0oiuoGNoWYuAwviN11husJ4DqY Xmmk7SuFjggMBW0oMFveOv8J++snYuY8R1hrSW339qifsX7fA5FfWYG36fMU19NB6snI8YS3dfOt 4NM56ZOOeVO0Wt4k5e4Uc7cOKcOkw+q7A1+6niaLc548OKpruPFTNPnRChUxLYQdIPQb+kFPF0Cv qFyCgw6T5N6iDzuT/rH8ElxGdjQC/QEIGRDQbrOZWneAR/TLYmWaZhbqM6cPN9pdFndktHD5yGvx Dg3OxPV7csJnatz0jnNWXVoGsq9GG+XiHCAF5usbUP99csTPdaD1m+8WWM1kCdTIckt69GbOqOF8 MfmCmMVmFO2k8BLeYMDBvIManXrADQUIDz0K42w2xIlu5JHzuZRqlvrxDzGfQjbfCfbxpL6BHkoQ Q+hCrLdstB4yzU6u5n+F0cazPgXG0UorBts6ZaolfApkfJX4AxAEVg8yq3e5ZzXb+1XjgqsujL1u xP5cv+FcVpFtEGcrpLgdowi04a9jUKeIE1I9hW1xLUkwGHTyWWn7rvGIKQpyd76vZJZIW73ZI2Es ORuxUYJwPc7OAqIjX4uJM5XDpNb2SfvYs2k6mITyOi3jCAq6kp5o/Pe/DFkJfFpuOEA+A3NRU2c4 SLW0tSaAa+S5VHQuuuRXMA+tACqOdQW4/KbtKazxhsoEgqrNrNmjfj1A9XAZ8iuEKJO0OJNu33VU LxDTROzhBdXl/xkS6Ii+sqCPReKzvT8HcVOqaA7geM9JA8zjYdSddg8d0Qt2ifR0CNReJ7UbeRmi ieBMXdxzi+D5QBc3d2uDfM+OoeaqS085OVHVLMZiMdfc70ykQG3/ccHcRorNngkWCwcmrozz/m1V /F9YyvkpMJrAptaJMjzH+FJNqfywZ67mR8aQcH41HxBb3i841LxIfBfhcKW2dpiNXur3NxhZLS8i PR0k218zjvozn2nZi+227mcovgip59vabDXKwUI13YnI1ljQaN1kolhbnQFb1FLZonJ0w6bwx2WL u7lLhdMmPv5m50KCjOGRMLZm84vUJKF8jcMeSHB1+IPdU2jdzLcgSk+Zx6v6xvV1EVal6woam5c0 vQviDpigruYxr0m21swZ7tWGGBap728YTHDxXwgs99feIOk/qQJUpqAbuRuruOsHiM6HLi9KTemj Fo0dzH4mqE2s+5zlawrR4WiRGXdO8OJyE5enSqeXJ6KWS1faWZ/3U7QEnuPTNhgqZNqd3bsSyA2g w7AB1yL7rcQaZ6v03ODL7pFraWXc+7DdEYVupazwRcb2VbHCfsNVwFjJfyGl3kG5epnjVRVMkDju gv+MdrA6ph+HLvjlNRS7HUbfNMSKJJm47q4rzH4Ibc4q0aCBSA2t2WMDvB3CC2CmCK+/w6OyN5Mh 71r/PyWfNdfsgg+eXV/BMI5oNJGQ0RXKtKdkNUeUJj08xQfYg0vya3dWDtMtV1neTUaaFxAGf/6H mGGRULY6y2usoftJSBhBGcMhBr3bH6W0R1B3tmVw8eLnWFFBzJW18rgPNOlzQCKkxWyItTwNguPd EgjWUiwyZj1i9hMmMGZW/BKKmbYNKgqcefyuQGRqX6gQzHk/LNv4p49ihhPtrugjy2psu5GjxreM h3+bEPiNikJYRy0prnmtbfX6qm0qn0wR7mZR6V7ymV6KAI8t3BCMAXuNexhsW9r+aDYEWJVm/eM4 EzVgUplAkDcVQMhEztUI7RPkIx4N/H7uPbOmyntikONik7ARfppcwbi56M1I3UFMnSZGd+OsTP5w GESjVHnlO6tELkQSzhKNDpNPO5E4QfMzAW0KmhS4JY/GswR4KJUnAEAjVzKBxnjGUbRsJbHswIHW YLmueCsnkUcRIX2YervNs0SZe7tQfspWyrPE2FpPQszbraKG+ApDTG1qirobB9lcGhmnQNZQgt0e 3tnsX9WpJ190xF6W+iaKdM7rfB1XVixFyQu16rsJ7tDeXJ8bBdusVwErxNCvrNIFJ/6d8A2nugRa ZqpAODMWe7uzKHS9nIYUHoJaWUFB+vyhiVu3j2sjpnMv34SMIVSJEKFi7G5WLt0JhW/2KNW/+UYr 7t8GPDIkdBfnlU+kRyAJTmUCjDUUp+LBOJnwdeKHo/F+kEnMxAgoQK4ekmtVElTBS3iDqk/xnpL4 aAN8bQG45q9spHWnsWZQepQYvxL0bbmHcLkl/KLnV29OfhIBBYWgJ/Q4q3WJBkaNH36d0ZOj2QYf veHQCL+FopUvq8+QFiBmEa9rrjVn9dcl57mfTB/+v5tMDCnRBvBF//lBHr9cxOLfaPjt9Bbx5ECK ZvyuVdpsMkHwRKSUyYv5fAyfXBzKVNFQTpnql3kkkbcA6uyr7h8V+4fLYnP97rk6AgH8C0ENcfOi SsQGlWOV8UpAoh+eELj+qL1MAF0lOGxqrRl4W5IyBMyw6fr3Om4RSUkqyEO4ByPgLw/Av/Z2pNKO ss9yQnHBsoW9v5lg4z7ErKED2GFjLFr2CsWbSa3Iew+rbBr7n2OWRLi+6fghuj3A6p6cWaBu+CEj dD4ivDO4peMCcY5DNNle6alaR6UC+GnCS2gGJyBbBUiv/fTjR+Z39dvaYzXQ7qOc3PnLEd5ZR5He dhJt3lF95asruz0Z27fKm59YLAJrRyyepZQiihY21n+A5UNyUhAsP/vOIi5uzyMEgOaWfkLK0cSn EFMLOWPoaF3WiTEZAGL+Dw/09Ezyr4cTkiuo0Cut2o7y3xSLRWS4DstHmMKhzwxkml9rY38h5aK4 jQQrFT+5Pf9FaREm1J0uRHT1JSkgRgXvbYcuatUOQeAczgZVk9+CRrA49GCPIUgXEMqJH6q9w73u GhM+t4EST9H51IDgn2q2tYGTVxrCvxV+SSE7hbz+9d4qZ2fE0gtEIAd9gJrI4z1nISSrE8yqRgb9 ocBDV+eR4g9Ymd/qRaCFN2jUbY7UxTmVAoIe8WaUyNSsji/NfNSFSc/C6UzNo+8pRD0tY3Uu7Ksm w4EzXuGTnwzw5Vcps8EbS3rYjIIcIp6IO01KOrke0EC9OaJEmSozMPzrcnZ3mv61HqlhZknS57OT w33qGGQpt7nNM794mck4erPtsfLDN0vmk8Yu1Hx31/TtA5KZkcn9V9isl5lL0/aVbKfwkPTnyjGY 3xfxDJxk0whR91olLRK7SVGvFUMPFp7CyuUnkt0UANC42R5+ZDY8twtxUc5MRdn2G45PUnBjg9/U M3kzl20dq1wM7fKjHCAb50Bi+2v5FFzGFcoaBWVrwkX+0ew3q9azHZSTiLcyQaxIW1myVhD0cpBy BFFgumrt/Yi0jYE5zdmX8CKlFseM33Szvmm2viY8UfXQisr273ojwyFxkveYezb5m9WhQAuRjOC9 C5DwpbEjJY8hBxRxE+fSGc7ROJKDGC4wtQZLAK+S+6yH42nPOFbDLyooIhUOC/FKkAhvn+8ZNti2 z0s1sdIzCRnh8GlX/0gDsxjUVswwE9d5g9BInMb8wG80CrbRHOjsFsjvFJ353qPz46rrb51nJPBj XW/KuXdfbwXjFama6wJLjxDiwEWcvDTw6GK0GaXKpszl9iyp6ilUusVJfKfdBlBOHfAa5X/i6YoZ MxEJz8b0VOf1HKURR87OZtGJMpBMrtZRwBReRn2L5MnKONd2vuz7qcv1zEbKxgoXtZr3AM1r0kDF 8e1Fu1Hys3pAdy0NUtBAD0MtxJj8DYisjqVyQLeUSdvN8Pq6tLLhWrs9h37C7rmB96iQbASfvHV3 YJEHbhsFLL1C4ax3nJFdRrKMKX3GBQY76XJAQ0W4CFgfd9zQTxRstCKoBdgkt2e7LKYagCc9ltVf 60ikn9TIODjuaMiQNR+SWzkH9VZuLfCQ6xvNoF/M/LHgQWG0+dryonkrXSmwdXOJxSJFHrKgtiIS 42iI/jS7PMSYl23vHihOiV1KPLis9eRksulNyiHwWPS/OSpi3KCih6bYdKOMkkn7ewTD5eh4agDp IIXOg0jjzBQ13LMu8e8WMy4MjtAbfV2q1vxSRkYRgBgqfniEUkjB3A8ph23Bo3meCt0xhXrHPMu/ V56J4sDTAdH/ICGA+TmJZ6y5wCajnBLMNmrH2Pmyvs5FlDoy0FWLlkzppIoAfM8XEyspEP3ZjIVi L5HQP0vyfqF1y7UouzLixjsujr5NYeUDfA4bQypmfuFWC+Ww3/wuw1rIUs/PCfnWAMuOLSMPxLAp h0CNouXgbP1vJtBtpFEZi7gmamwxFgVflvctz3W/RWr9gOglc/2wCTVC9I71k4c0USa6LvEIfkW+ N9Qs2r/knwBWS58O2eFdQS/AwVfV8BX3KwF69+Jso2g0CfFuh6WTAUPLV9AtsdOGF3bCuuW2+Yt/ brkM57fm4ckfR2h6xJ3NENT9Hob4bJT0bpL3k5vIzrE53qkZFgg1PukWJLxixwzg3ByAxbQStzbw P9ObHbjXaZ6mGZzatwYG9Pnmb4/szJ0WY9jbMalzAD1kzDoEbNtfHUTwCf5uY4LIb8aBrI9cdW3k HncIF2ZvGCVPSw+rdtP8SXEjoZ3U5XyVFmazXjV3gTe+pWCyV457c6VKhB4rX1r3qsLzoVsLXFnB 5Q/MNEQzmZP/D/Fcn2typKatvrHwdF1j87FjdE8DH4wUpnogLpX2SOx8VoIAnapsTwftx1bKWkwF HUPofJuBZLaXf+FhmUNt7rTYd7ow4hPq4U2Ycj1mMpcSuBEw/DhP0kv+OjxpeM6HneuLoYoq/50x 8LaI2Ge4ZW6fOSnNH+2CHYvx4G0paZjCeTsoNkXSRcOIjavlLvuJPdSJNFMKE1JnlVEkDSu8VzKx FnEcNpsbpFXuxKNUOIRstVddgSdlV7qVkJ4f86XrwpnYXlucy/fJU5c+EzrHEGvg4mDd45hmE2WT MuUIVxHjwibtw3TK1l3ubr/OWL9X9mmv+g3WFWkFn/OKAfEJ4ASzIB6qOX36lBVGPa8JhVudN3fI xj92BHft/q/wm0hsVdGvV77qiUX7WdVLVN+l3pQGOsukZi2CC5ivhnz2amCoXNX71k/5YNSlBy0Y wlF9gfVLTueSG4gtgsrpkBrH9iSP1qjVPEcn8mOaCl5199qevnkgcMYjtThPNobVDPt0at8FvhBC dmVXnVRPvNZizGNKMI0ivBsJlij8mnTOBD7ohlfIO4gIEp/nDpYcIBNX+BYU2RISXVyRyCKwf6LB CRiW6vGgynIoBlbw1A+qFqEdCggzk8gfE/4XGtRCEZmyRXdKiK3rwFblIudloGQ6eAarDTTSqZDO I2a2lskXX20pdLaXp3UAePzs14xJ8JseIIolgbxfGbnIzIDo3nCiqR9cahVG3gz4N47ZKK+UxNRd r/Qw10cOBs+P7QjGgzUa3lgbzf92n3HtBka0AwjpP3ED6A2okXCHk2nzuyG/eYGsOXVMPStbyseh 7M8qmyYt7QkFOuU3g6fUzQ/y+OcBsP76HzOtv5smEt8kqNc8hXnCm4uZlUhbrpfz9paCqcy2OT6r AeQbSPZ/gWxYkmcWDj5gROJAalQrvx/GoCims6vDv5QLddvMZDlhjoPqX/X8hSt97WXUQHCt0MuN U6mQ5yoArorTdrN0D7ZwPo0bl6o2wcnCqk5LvMUrzRdngHyoLX+CtB1l+8ToI2G1yfSq5CInA0uw eKyL2VxBqiMZLHJeVPIqOKD5ySRdmnlqkKr+XhGi20cIoqHHUmz4AJZo3zq6CqHwwJgl+74GMr++ bz+EyyWCma2RsEdhNGHYE+T+L8g8vnNOmCjTxZw5QcNQ4BFr9zfbjM7ReLc11V8TyPEPt2H8I+Kf QHgH3HtWBhBSilHkD/GPx8SjgBJBQugoD9j+hMyCueExz62peNawHLEW3rdt/yBDI5xicifpQcg7 UWcC9GsiAMWm0wUAyIDbv9Fy4XA09Iwm0ZmMc6OH/FN3SzrWXL/E2515oA6DE/Jd5iFTF8RaCpI6 R6sMgO7qrYviQoQc3xclNAZLRsQR6l1bcnlixklWTObA7mPW/9wEc9DFy1nZo8VTQrqd55Gz64uR q9TfxvL5nCtAmzsbrkqhyO7HJKnFJgSgTsNyCNJe3o/FaqcpzXMSfJClCHCO5MKHWPEcOOdencyL nxbQC6W3/QUKzJqWuS5h3wBkvKamXqmxBTsg/Ft1apAIhmUpHtpEGHp64dzxyWTy54rCSnFPu2S0 r2HwwrBAQWZhCvWEfnzZwPoe4W7ywCcjEn4OsFu4IPHsFR/0+hze3LFkzjejvY1+QmS2QgV2Hn/U CMwXhajXvijSl62P/i0Knbdljk7P0DzT10EOzWf/yPMn8OMSC8faJMxs7/JxQvDZYwLT27oJFLGU AW7v+CdvY05CG7S9COwh7vhTnbhov5QCtOs2SlkFF7QAHlPgFHjkPfVrdEjpTTnA1g3ykZj4LzFR KmDDfjY5Ut0oMAdAtRuiq9iJnHPBZW4Lg1IVO95SzSfBXWpI2LTJj4jZKKMgtTt7Xshv6RrlusXs qwB9dJ7FlAE/7u+/aL6ziQxq79GoNBSrbgtsdNDaMQsg0jx41Z3fu3rHDLOG6ilKe2IYSaWeNP3k BVymYdqnG7vWOp+cSuQuqOAibv1aO1gogMDJ9gXA3vdoJVeUOIx3/5DAv/hQFRfmXmzVwMRkIc1E leXJ9ODjhnxo4cwmeRvM3EHNIjwy328xf7hs2aYAtUXZjV13NJj0h5WeWrRuPkPbOWBvAEg/1NJ5 K3O8tVjgsb/sQlaYLnyBKWsUwdxXytCJtLJZcGm+RhqwX/eNQB/zFJXTmmJJSThNThHvIhMRBN/u e7AI/4EsFibllGsub7SFidR6kvdn9FYi9jPJDT1iNwjSVp2n2Y0A1Pt9LccO67W+xpunhC2iHJ2Y Hk/+GdQVyX6xo7vAZQ1ou0XquQGOkj8/LtOHNyLuswV1HmYJBjo7r/Vb38G8ZGtCVZoIsbJBwCFr q2bDbCiThT/SV7Gs0jGkdNkdGJBnnK+P4ojDJOUJLTnrP6Fy3YXgXvh5hCkueV6HEL7PieW0Rh60 XRC79rMyZov4E3IxQd9LoW7HaqTj7AoQJW7LEdbLvWbolQ1PmJ2l2SFNbQ6GkfQiKjjM006vDZ3G QGws6FikwLC66g/lcUhTX7luqdHkQS4OvtYIOuHtHfCNfSw8VG+SDD2p6EYqYGNo4j6bgpyh6Ayh MbQlU0x28jn080Y9zo7Xjo3OqUZGYiWpjXbfpCYHPX5DIANy4Tlf3wLHpbRo9wRknMC+QwnoKyq+ uL+sm/u/AK8iUovqWXEhyLkhBEQn1c062qEzNJUweXfsY3d3H27uqDwV0WVMzVZiA9Y0NRkaDjee PwoYZNxCIYSQ3N3C7caRi352YwsFhrFYN6H1l9M8/hDL6icCCD7JTZFvuVtomGAMKnrLzY7aWp08 ALeXOdaq9sMt2C+HYSuc9+QXbkTcErC4hnDdD5IGgYNP0ZAOS/H6zPFVtxcxntmXYCS+PLsfb0j7 U15wsRPDRZ+L5EMM5Phd11QZ99eCVlEsJkzPzgZ/gNT52M1b2/qikBPJHyJpzYDCuQJS/Yuq+wqV QI7wkVxVl04CAY6r0WeecaiCXmJxvUN0pd9OQhU/lniQV8OiYIL3y7Ck0L9MyVT20D6UBogxRD2G qrxlmJ81nTS3+u0oDMw2IA006UA6PoN4jsM8wkDYnL7HGLWrC6vny/42kQm1Ju5eXDyk5x1v5HI4 V2qj73FWmhn+VYKyit4qcWy/e+eGCIZ25C9Aspf/yK4B6i3zyRJ3lhcmjeEirjkD5DcVNttIRpWd Y+/I4cMads3XtFh3C/AAp9CcM7KpObYMOgrdXL7GBVI8Ijd05UrTwqADL+i+FkLdIB+cVfIqHsq6 fxNARmJemCW3jxrOeQyMukrZmU4VvKeBGQ+WeMofY3k2mOe2V7RHtU+glScgVfmQQvRhr2rcrcoz Q4Td6fCimABqqJFTwN3iOulGd1pA8bYwOD3daOVigpz4bzZ5GL9GlpJUP336bueMqNVzMAEZuoDY 552qYJYsLbN5wpvEwtx+KgG6lpqRV47Nyymrq59MGgQqTFw82MGKbccP4Je3dg9t4Dh//m5emuGf 2AdF9oAhhifb50WZ9oKbnIUTUuNMFDhYozrfUyTDLer7IOlsOAnPLoDjRLmoQgHFQVNhIkH7PgUX 4Dd+5XQn09If7QOnLycbq2ZohCHDXMiyTGomoDWPAfYjmDMn7tDCCjYHKAuUs1te0SinvtJCBOVn s7alY4HHqJvgNZqLRnuffN00kbebKM7kprRZrQOcRgiYjT40j/xOSRsIl83QIU9KvXTuLjsQciIG L8jG42YWzPuwOlyaMTS39AnrGBARXbtvaPQoDnhhJOxbFYL/7Kn6tqyZQAY19s7VMA7v3pBecGjL kfgnVdDrvBI9Auu+WaoHM6E/5S5D80bWF3ZoLGYmgNkKqUGY9VrcTQ/P+Xu5GI+yEOXnoyK4bxVt 3+tpRWOHSvkvAmUINrTBaiuN0Ybik+RhjsuwU0/D/y6a9+krEyL1O9Y4pF9/aMpaAzd0thBq7gG5 8ZL36u7wUZ43CXtp65hbMet647VLfEfMvfB1DOG21WxsAGLjCx4H+xeI8tLknhqWJLOzEF/SKj8n vxyI305uJxWqLdEGWqLLq0fGdKWbwrLcbx91zv3Zi/aEiNfayaiFO10S6gNxW6YeGSVTImezYQQN eMmldO5zZvLwPe1C80bucBBY+KbJSRosHhrWqlpkcPPXjovuecjfKcuSbfKtlwrgf1c3YxcAKkxs 4V1Toh1M69z3tbNVIoAKz3dXMdQbtSI6pF4/5OBYAVY5dpHbPw+osJLDRdIy2hUwrgOsralS/MtG 9IRfKCF1uGPXuZrZjHmF/1Hu7R2eSxwfMicB9ZsFmrZXWk0qxLG38wwblUw0aY6N5r6b3L1/Z6d8 rxtXfMEszs0TZvPlwddSrGUaCvipOrVAANlEKTrQP4uKnnDzgeVPx6DErGuiDY5WHdVxlzRnkoXA voYJakXXS2VcHiQ/j+h/XDDeYEsxKpGD8okdYuwOpqhtgw1U6sAKx3YpGTi1wiuIiSno4dE+abA9 W0dp7MSBs30SxCvANkEyLIQjLCfzJWUInrs5aOVN6Hq6LY8SbXObqgNgS42WzYl9ksMUmS/fYt0D oMA0EEvAXDGX81M/GGqa/UvPXCeki+YUE3UML4Gt/y8NFzBaeC/UGkDtaU58kwkr8dwmdO43klv0 tS+TPPJouhGtEt5vJvjcMU1ambLJy46xDHcEHY/hEL1iNldDkiOFVBqi0x3UzzQYPdCzhmNX4Y6S WoU1tV9GdFq38DjL+Gvw+Vd5i5A29faAllLo02mUDDhFBCzWY0NNbFFZDDN9jEaPf2AjV4dMVSel I0BmetRYTmXz8+/vO+xWe+XqyIf4VQInrZ0U2W/1qzx2MvTQP0fSMQZCguKj1M5VQ4nxGlBeDuZu JqWZ+rc7pRAdwhm0oDJUqztdhX5nuUAgIYeuI/LXZ7QEPeyaoUnqsK9od7DlK72DZV3iF7o2Nk82 oZnBmv7gUb1IF2aNEB+71ITZxkUgq+KKrXZB5ViR7yCS5MjZqtEJIAVbLNCfsn1oSj4Vjp2ow8jB Ng+4CIykOcLEV1uXnvBkK8qrJ9pVgLqh35jVFCpxVcIXQD43RNanOlXoIYLIxrz3Ac8iUL2BLfap 6rMV2hG0g2Aq5Vlq9myd4mLqloo9HIOgEqgLagpEQss7DRGAvOusjrQyqfsaKKUZlQU660b4EsaS gIy2oYxvYWe+sxtedkshc+1LGqaKgLaMF+xz1vK6UvafOxbxAZqFJBwRNnfRSeSmOdok65QSmZbS UJiFSvbExFLozdJ8UV9+vhM4A5rNYnsVL8RPMBagOd6M4gy9nTbw3QpS0lTiptdWlZkGan37XqQm y2ICETY+KSDYyBJnYQs5XlYLgEsh1BIrEso5+c01zRG+wbH2HDPYG2pLlwqggK1W2eA2vBtWWKM+ c1BdTqDP/6t+lMyE+vs8syXMOPk99jeanRQevsbHNEZmX1KjGnxh6sFGZE1+Uf5DRzdZY5vvwtmo TzuaZx2HuXD78mRmQd707ve3EniVn2dRjPsTffrOUiSG39V7jQ0YxzrdIWjl9TNhjDAbv9d/C5R7 GyRDCvFGe8bUCURse0RFhgP5SwwcDOlI5AhMDza096ws8A5IZPcI6OUVYgi21kEAHRw7lfMT1aPZ N5JeWfAhz7binr0R5P5mVSSsWK2ipItukJyz9EJxNob3lqGD/KL+BO1DUsyTr5ygUt+7ZoWF5Xip mBjq6AXWxrvcbvkIeVukKWReffG7ojb7/oaTDobWSwdYPUFjUMHhXuKoFpljuQECZ7qOd9yYJIiP Os5IJCrDA0wVGOAuos4Pn9ruM/YFSzJpJvSEGualqK3eMprwklv2Z6hIupEkrhZEnszCTiN0UgVm DKVMILNdo0ASpqNn4ZlWd5/Xaw98lo1z78JiHXBynJXKwsW2KTrewfsLKIjlUl3UhVSkrF6PE9xy Omk6LMOeHpQ5M31EsI/wUlGx9RMKBr0Uw6Dw8Mm7MyM+lZGQvY/xd+xvvkP+DpZTyrNcrQzWioCW BA6sEhEoVUhepRcwDwjNMLNMeGpTh4c3nIzjUpUMSQQoo4fjWeaUAk3zcDhNfxDGR8WQAItpstWH J3aGnV1mJ2g3cgfbLQqbG3oR8cAKHps9uSoR2GnHdzVt3+4kBAPJ29uGE9iNIpwpFUbWB/NgqGbH LuZu743QIu5yxmninebRsBKSVbsubbcSnsLN6vmPb4SvkR0ZMG86jj3aWIi27ZSv5KLqLnsm/dh1 qkYILWXuPdTFrFUTXbwUarQweqU/CuxBOEuW+swgNzEO+tFb5D+epDoTro0PT2gL7sLeZ65RkXSn bVhIfJxrVHOvHJh91Bta68fLKG74rqh65IUTPJI49SoYOcS5ojhppOJPbK6MXpoF5MZhlkWFKqgb tgv+o5+gclpYxkZvwlq6PyZwjOozNpSYA3NtMWHsmfQ7CzxkEFfVbI9yhJPfpw7Y1YJm9ainikgi tWFpjO+m/kOBdNJrDu1ghBEH8Jn8E+UZioXj91PQzESEbehkwHZJG+5eaF4x+IcKY2VMb6p0wN94 bgP6awn01KZqxoz3MtGl6RgIN0F0qp1g+GPDA3qwqwDBvCXUbMZ0nYGmP/wbKvqPVNX+0T3JV/Hu 9JufI979attX1k4dGm35TQ4d+6sYGEwzlUo7gE5yS63MRS8cBGHofU8oaHYXk/BBrP5UmeIIzFXV TsAUEDIibBaJSmWpSrqplBpIflQCAQqyueHTbKUHT3aKxUhsD8jSQ1M0KoSDoFZKUR8nBwVB32xI 8Xxhc/pARndeECBa/K/N3zoi/jTKHmbtiFp8F/h24ZNxxmJyMzkfRYgVMYlzq0c/8IZ6rc1mfE8H FflosQLgyJaeCtL6oceqpAJbdPzAZmYlrjVhU9xdEtB35ylpxx2A7XU79LvvJHHSq+I8l4HyzAaY geBhjiw9GXmDQUdytgKZ7yV0gjASGqPcWDqtj+wU7Znhwm//JayrqYabPLWUjj2t+Se6osDOpxq9 oykwqu9b+e2u7HeyrlF+zwQva2Zf3xrOfiiIIoKvopCP0QVQE7ghglpWEW2+GMMM8/VOnvDvoURi 8hQG1tYUcqx0gSgPnYQ2wQrIursHMmvehuBVfRAkQX+J7aAv21QenvTzHdMqynaNZJ1w8+WCMO1L ZZaFuUiSFVql3bFrXb7dGqHAcIQfAMmDq8OHa9A2L6ZBirpjcBBvwiXjwMxpxq4s0PpYsxrtph+6 VNZXS4kMJMRdhk/IGkhh/7AsfbimlT0z2gNHSJt4TaIjYZjin8OZybkr8pvd9xGqMXMGbY4SJagz SXQMl0YtZdZe/O85PImSYXtgD78W2YaiEyLZFNPPVkTA6sUmNwHIXz+2Ai4X3mKZAP71ULSZTBXz kjvp8jQXEQSQugVmS+3iEbsfYk1jgvwV80aVRwOI0vYlTqqV8oYhqooQCNsv/ziqF7p9VkUT2Dq3 2nm/ycqymy8gmHXZFM9dd9u4aYvyJ6eFdmHn7Nsdtrbl9VziU8c+7C2gOKafrof5Lp0zBxhM5U0m +HKjlsA3CnxtAvfWTDGoZK5aKb6H97iTz/r02yAYvDjnz4F+COCw4ThlV+flbTYtwq9HzW3+4+Ti DbLFG2lKm0wfKmsMZke69bepI7WxKFY1icITMtIjgugSl68zfB/E866XdNqCZuA3lztIMd720ys/ yVMukvSHP9KW97fwbBGPm7P8yilYTmldKMNmT50EkrRsjlaaMJYwY4pp59q+6vDgK6FESKtzm/yu aHfcVKY61ZivgoZr42e4x/UoHo1BwtRxPorDBZCd/arVD2BB7gZOy/8onOkacYYxbQZETHW5XPWL C4wNZa2V/N2Jo4SqdKgB0lY5ZFiPOgsLd9qGfxuyMWHEOaY8lf2K38SWp9EILo5MfTu/zXuffxE/ 3ieR667MAJHJdoeEm0KURBcePYwHUS6BbTWsDNlu+ZFn7jy1dACkFwsVuCvBMyR1uk65DHijrYAH MPAmrq/+tAL2E/2gJDdc7ZpgoWybyfZxrlf58GcETqXY/RpKVAYvGiH5w3LgCKbkbEcd+/e+lWro Rem1AvZ/mWchxN+zmtQ5VaCms6mG3lTBIKNY7IWs9vZMjQQVyh3cozojjVAx4e5788j413KMXn3F JMBfZinKkhDbTbelL2SfKW4AamAQRwJDHKyNqA30TW+VtainSINNPlX1NL1u5ZNOM6CHWIOumeBH 3t5MfuNi6RW4MkwIDO3V0AXaJyiw6sJGyQv6Wzd8BehMNdlQd56NpEH5EPB54OAymm0GQgtKTGdI FkRdpEYkwayZT1P6LMf5efR3QjiZN5zyE25Ndu0exo/UJ8FDN/gjdgYVLgRwGUA3dm1IOOUWHYsq 1qiCiOvqqZjjmh9D7tcNM5kVLG4PZWBZvmB3xNOp17fJVmuffglSZxsrYA7oumwjQjGJ1WlEj2v4 pYMQP0kcN1wJdgrzaA3mnoil11TUjUnxwhv6sH+drWvo1Ch6CtH5Q6CAEn0vSDd1RW8dZ0OCzDTg RoSl4vEIL6mFjjR2S4YoroHrYFtZqSIUb1H+xzA0CsIh/NKk5xMMGeEExSuTdRPmn/CKwJWNNmaQ S+j+++aQyTKWwbDX2vG1PtHurUDDPsPVp+oqZ4mvFR22YdqQVPGiipCRzSw/BDUw2AXMHa/NyYWE NXPiakyEfHzBH+t/RoXVilBcgmSesJbYQvG9/JG/B5+bUQdVwICbGI6ssHDwhfPmVZN8prul5w2j RMcnQD04plMdckF91kUgfqdNiqbHa/YIsqO7CqSjTHx30weYb2uh+wndRswyjTlap8YeQDPi5eWh u5AZxUFjPEdiv6/snR4xhmx+F1fwCfM5UthUJYl3H8YKqKFBZbZML+b4cLCtDAeRwKCIb1x36Gu4 jTN94josEwq7ux+8jkl/hDy0SHqEWyU/JqTYpOra9pfxIQ/Viux3QiF6NROdyNlgkXP+avKzcENY CqzxqleEwuLYbw549UVf77524NIWR4QRo9ZoAYf9oMv6T1i0N36xVwOZATn9NixTfCCznXoTjfZI x4p0eRxkHdGh+FOHhKOOdVp99aHiP0/Sov4ml9o6n+1Fu9WZxJeSSfF0Kq4ABJqraY61dsNmvm55 7PCyPGWSRrmBfFTqmpg/9zV9XCMt4Bj7iooiudLVpzIaK4gLJNzdQFtyEekUOeb+IIZLxPxrnssX 0cIjJOYoLDTivGoaDu5FPkVKR24fxSdhukY+Kb7+GKVk3xN7t6qHdiIqlSb3dLofgd58JMz/pa07 y7gRkaijA7Ydo1WGcnftTs8VHx7z/Kk+s4ctaB8ObewKmxVibHWL7G3SN/11eT2Oleo498DPxeLF SHmjJK188B40f1R7PWxqRs24cYQUkAWd2G/Llxo5kP/2y9pLPeV43cq6Q7jWeYexRW+oozYkW/Km tUtQcUB7DJ2cpmXzP6avv6LLp6KtfPAdSYoqxQe7sYbWb06QXk/IgPz+wunRTj4HuprrNw1cNdC8 9tmUFJfZuGudSS8n1148j2f1y5gdnGZ8s/7/sVkr9egDmb7ubws5LpD32fT8+WhgUIsDjJI+eWyE RW8+C6G7PYD2plFbEPLmdz77yZfHunN3Ywuf5U0KyJEaB5YqJPu71NyJmSyPORb+mLzAr/3s4CXn uBkq9cRGhXuR4ki1qc5H6ewM65lO7bRnaJi3pt47nrCv70URTw3UgWOzTBfYz0u6IkRjr6Is0b1Y ixI8gxRbyyloa8ggzHJA6jdAooSX82ZorRDVvX5iTIsJ5k/G7zxDLMiofGX8CGEP/S2EZ4ttXDG+ Pcu2O91zY8oGLCImfTlKVLX2LeIq7pNfVaXwnidAvpS4klzg3/2eETuvq7epSoc9BahkSg5L9X9Q f1VaN1LjQgz2aD9ISw9L2WK8onWsMoheZOBb7g2xNZLnqNQtaf5xGYzz+aPRZIhAO674cXezW4K/ 2+6aU6Sri6a4xFf87RRodnLkKRG9Z5/nP3ahfLyosu7oe1GBvcsBbmsMgx5X3XTtni0ECn4Nf4oR z/ZO34xEjuXCdU1LzD//poNsgzN65UANCxH8Qt4Y6BMeWo/8RpCprPg8IMaJ5mqTcC6G4+Ayqgsv RtU94T8mrDVQdeMVcbVZAl1icBPEAlPylWdeZspgCJCaDkc6FTa6+NdZbwA4Bz/9Go34hW+0uYWr K+dSKcWJB58gui1HJPqKsMTtmZRSHpZtBIFA0MmtDd7MQ53v9msTdah56nwijVAqRDmqVopl/vsP My5zd+8AiPrcgeC8ySgqkQ31TFBrNHzNhSSgvtqL+P26kiv5CRK9+I8OGj85sdmpaVXIOxr7g2Th 9PQchiFrNmkoOgnm13LSjA6nQk21VMFeJljWwGc1dIwndp3L16N19lE/XoofyEq1uWSjKlEYvAzF 3nwZa6uprQchknww622OL4IwecfX9QtBa6tYXrsqzbPLxclDhp2pJXEno60xmJYvrdpdrcazXPAa DphZDqOxghdZPQomiNFE6mJgQz8sebKlHA5SjmNYJ74UDE1wT/XBwu+QwK7vYFKCh9+w0kzKLCyL Eljk9DKMsUIMjtAfBU2UegYhOD7Y7Q9clLRMCg3W8R8Tx3HH+aZpwIcEi5HR3kwyw3ozXlFAeFqB RgSjO/OYxbda0A7nWShef92ieUyCsT2QsP+65g1xZs2oBhH/XUQiXgjssEc/K1VTcr0javcFQV4e tN9oNYEXqQGk7H6WNcLsXaVYFGJ6/k4kd7ou+vmrSjbj7P3O8l5zq1ewa98tP5Iu4yq3h3lTUfVn rJHvSrpJNGYNvoB+dD214/LSgGrOIAy5KAVGBUIBnmxnnkMY6Eok6/+iPLLuPyKRMaApBo9jRztb /6dQKywlynm/S3uPkZ+nBfHWTYt6t126qdRWGgRACM2Gg8cCIcVOgy1W1IxAPWLWhZERa7RCT/vX /rvRmiFaBfWxbo/5iEcyljWhGfN6BBR/U+edGhvTojjgJhEHNdEKLB/8azQgPaltkZ/0bp48X/SP mDgPo2o2G2VundSPbguYEmUvljF2DMs1d31QRXuwNsvpjSBl8J8vMDZyZiMo8hnFtnmWCLY54f3V FZ5NLl6DGhaLy1qtKa0Xm0Q80S3ns8hWh3m/B8BFInXHGIpgtgnHAsvZNMcrAm9Ipk5sowxH0NgJ eEcRDQCwavkyDna9PbsYvfAyu2/GRGOoLWr0KqDr/CQpx8shRw4NxRu23gHZdAK+pYFy3cWZt7Zv NOYztmir0/XhNgKpISpgL9r69OT0qlLoAUfbPLDta2dVG8HrZ6Uqvi1froaWwrl9u56dpKsob+Q+ anQmJE5g7n9dUsJqgM7g7FJFL+o4BB5FAKLRpJGkPb1PO2JrKfsxhrWaqAvLe/nGZHIubu1lgMbI PPAjKpg46NUs5eQHTRbI0k3l5z8yWqBleWvGWfXDA5Ja1QLLLmrTvIL0caZIm7PQTvcRDPI45tT9 XNlktBUZKj//NVzulC/Hvz6w5j+7QJX03m0PiAiOR8ayp/mBBii0tdbnJG5oPmPWA/Z4TuwBumol U/uvBKvlDtlHaabfOn81mSg/f9BlASFdDk6TZM7Xn6AtAjMJOhNS6azwmu59Er42ue4gEAVMZM6q +qTblOTIPKxRzbu9VUBRUK+r6gNQkfvFz+UzQuOWb79IuWD9mcp5v+HUxthx/Vmqvs/PoDAtADmg a0BskycXHrEmNiXQWY6CO65uCA9TeRZFjC8zqe1fLpvQTNeTNWSxWCeX+8OsAH1sE6mvkSfpcQZj GMMATDOfasYt8TkS4u8Vq/q0H4KDUOT7xHhDto5EOIRNWH0uIweiC432c9J+MuxjlpgnG/Hz4BOC 5vh2Shh+dQ97dlalmGS17KnxGTQONPg/kocsRWiFU7xavYjNJYNQiF1GDpO9kozAYJs5G2++mc41 qwx0WGZyFrz9yIC4IjuBzgI7K5wu9fsuLXq2utkNabjmdKxkHKG0Cw/HFyc/uWUIP3LBgvhM6tgW pvhYWSdm/1rS4w1zeeLfc6kjAc420BMfauWYHFT5JmYnqFOjbynEip9W5K3mUSbZRl+voCiOY898 SZeOtkIpfs+mwuMufQJb87slDIa3WXQw4N7/ppYdZPH+k5w55Iigcv5LCz7hmpj7swpomDuubSzz DDxa5nIjFXPCpbA3pWPhqZuCYPfiC5LIhtkYB52JSrtWbkcHN2/OL0a4EoUT0FDocr901AK9bFPy fpjZpBkw+ETEig5iTgJ1KM1QUnZluK/2wGT+46jtWBh99WcO2ZdfvWx/l+/nOjQSn8vGbidxhDtk RwiCBLBQOV1XMEF+NrIwLkO76TeuUzCuEGd+raRlxp386gLrSEUp7kdW2es2Zo/ZMWjcJzF9owTv N3YQI5CD9ZW0yzkE4UfcXeFzgc2OmZQxVJ70okZZyOohg8o4wJbWTYSpN3WsFJRUJkttF9WJbQjU PXFM5DBAYhYZVwXeis8UpAqOxuqEDfWD6Uwdk3w1h8BfiI/bauNGydhxjf6Yy201JR5SzWMgEwr+ 3Ju71IR1k4L7PhYdpZSaJPuiz+nDMMBUr4nxt7rxemtd6yV2F7TXQd4Xk83s+4NegQCOLyBXfi5N NB8mfI4Cdl91YqT1HOv9G37x15VstQDl6X7CijAqSRhm7tJoN5SSgsrWIdsh8WMFoSuZ/Y6iaPMM EIydiWoifZUPAQCA/NCiGqtv94V74Z+QSahkrJjZ65t9u3l6+cn03axza/ylkfDKC7W+E9YT2psu WsSJXd2w7VZjHguTNSIsUUOa4Xz9FrfCjHXDiVPbgT0E/Csgz6WxLxgE6CL3SIGfocTuyqRcrwNb j8Zrt7fvuZVPvGhvQBMHShsu0vwGjcOZkmetp7mU71hn/jBVoHwpP7LGCTueOL5ulqcaNNxSMjFg ghSUmxApzEPzkoLd6WQykYWAEey7rPNcnmUZQq/WQnsGtH4KUYZxDwV3DoKC2l5MNBKRN1c/E3mA BUEsiQSGeezandCbx/poWBKWmo1vFqbq8FD7AAbA4rcAOGub7YfeIbcHa5g50mysisve2yyFFDIc QCVlKVT06Ze8UHOFq24MQ5JDiZVias38ja+X/lyGQIOFuloibKjFHXmSk9E3+sNCDnrh28MrOi3/ lDt6mk9lYDQBANycLAIsHvGRb6nXtLCJFofwwN+90y+IS7x4cSQc4a2rZpUESZIq6So2susWLy1L ndx8YxN0739961s7bBiV7miujXbFJtCB4bJi6ZQnoSv5Yx9V7K0zsnI8znVyPNT9H2rSp3SLCjIg jtwuK3Oi6j/hPsVPhRD8IACfWM1fkHKu+TxN31/1ybgmfURM/zpk+AavS+EIzq1SDtG5u+eTBhzh h3CPUsBkYrlnr7TmwtSuAOAEY8QtvWTkjTvZo2z4cbiL7ShRKSzwBHPsAgkzlfHhjDUeGFoj/ADN Ukl8/xvAfi5RJuQx6PtSAhDHIPza59u+WbpGiaF171mcDrpkgVwPh+ia6Tkrhb8cdF0DtH8Up/dK lVbG4sjIzCG7oUX2oXKdZJORvs17+LCD6oGrDwY+R2alRKevrdgwWytb8tFjlbDiJYriZCruu4g3 oKmjCaZKnaP4UpYw8Ai7mgq8hOTsLSHEICl6NfVDG9DzTOwDy6qwG02gZ4NxBqJBoAZNIFiPWajH 4FUXnSFFbwJ4SXqRm2cyj0b9v0pQpqZhyZry56aauEdn5gDMNv7onzH1LpIA44mM7BMr7TQngncn DqyuwbRzegAGMqK0Sh5Qq8TRITCDCpdD2p3qbJj/yJVDxNKm7WfjJKh0RkKG/kBrWVG2R/Miax+x MJRtLqxNL3GGSofKb7KNUceF4mt/epoaLq/Haj9JhK8kgNPu0eXSZNBK9tHnOcqDFC/PX6OhqX5H Zkyqngt9/ci9IWZGe700+44Mn/6NCYZgSimGQiGyD2e/HtDrhedu7MFzyvjf2GnoFPx9dZ1Fli6a dykOL49dk4n/L6QBjC9+Bw7lfh/n2QNipgF/e9n9ArQPI4r2oCLaHO6aa9WQI47OpfzPAZx+NiN9 Blg02QtvgVNEJjBpfpRPBfcNWJGACNP0+DPmThaBGJbvLCtePuCnRlzxcYyCd81oBtIhfxBzf2Ft O19Y/gwnGVwM/J07xVgWJWNgUY6fMKntKyvTFnHoV+dQ7pKRlm6BdXhBtUS0zvep/i+VHNb+mevA za0VT+qau8svCBiL+VCcTgNf2iwbQogT7fg9RH3LVIecvH3AMs2s/cKI1VjD79xBO7OMOuVq6rgB l+s726vRqWoJGjFsV6Dy4XeWzaRJFBMWWIYjS+y6lzroc94vZuDy7X0gNQCUHrdmbdgdotaomAG0 sc8YaMYwL5hvDEyGxD2trAafF1iTYOehHJSxhqIkIomPWPiJQpy73FAXERBhcDO6sLqGQGBUfT4b 94EXHvaL4sMTh7n/KzUX9/HUkpbdNZl2MblbsEpEWYkQxjPUzNQbP1W4OeFqyu/+4mYZbHPDauD+ I4q0Lvn3VMeXD3i4tVlcnWT9tA9osT4rzuXq+2d2n8VRF8+ovOzUb1daSsjV1gwbcJrEZPUr5EMn UJ62cPTXJoS+Qm1i0j9US9+usRw5mH/SNXNj0y7+9XsqrIDnna4J/2um4Pa9GLbbXtG//DPjXJGN hJ9NIsuaI+2VcsWsCxvoxduAqyhw7d+Mh6liblLrDPk1JNU5pOO9MXp+G5iWbMJeE4mZ6DwgfImR WI5AZp+BWA7NvZTHyodBmsY9dmg5ntJ8r0CKU2EmCxvqWxuCthQ5g8sjcTKacx4mi9i4DnejPywL 5DDLv6udUImJDSXN7CNSv1oRuJ/dRKJ6CPdJ3kTc+id2H2yqp3ULPM7Xcrf79ISCEaia/vZnlZio mIjVDSaUcz8nkqKVdwAE21q46rv/p7xtMuKbCH/urow8Xi2S8Cy7rZbx7DuT6opsJBJcCf2/Rs/+ C00YOTjmTYbEQj+Cr8sAEoRRFEIetgJYBqwSWzIAYYq7ZzreDICALfFOsuz6mecFkJH78EUtmmki S5HevovSeRRdZEiqCr24YacjYs2kJURWqdRxV9l7GKeABiw6n6uvPDIKUtQFpvf5fPxbjLrprWIu AMYdf3cJsTl+EqLoEPm0XD5f+Zd2Kl4LmojYHa4jpD/8eYlOf7z8xG9/Jr0AbGikGKWcBPTxm6hE kB1rVZvMp2wmIgDSbiVdRp01WpAu7GsDrFBkd4C0G4vd+NBolyH/0y4WMlGaTIzgXL16GjC1bvWc 8rzZ9RTSNpZAGXpq52anTJc5KbNU9KaYDoktYSOeoi3RGJX5ndghJCd7xtPO/+qQd3rqPpb0iFsr TxnKvu48d+ZqzADap1oCqgsS7nT6h1/rg6a8lnd4C/Id8qiHe+NI8qDCO/HH9Usqi/vqMI++K3Kq vS6jSyZJxlvplM4YohYOsGMcO2oDhox0kbeqaEc3FwulQIJyA/TfnTae0OD4W+htk55cHYKEwJNI YPTZNPm5PKnALmVkEL1TSHxYFq5ZhD9rD1ya/3Del0J//y+IGufxzDqgSGrvvdTRqNu/JidEYf2Z YyEmSkKW1OIoLNVljwXzafZvm+jxUJZY0+DLM+flRC8LVPKQ/0nRHkPuWtEHaOptxETlr2iTBiLo KCNk+2DsyeRFr0tIetbm7ku4dGG/+31Rz7hK3diAJehEfo7sXsSREGie7zI8ekdXJrhwdmitnwOs Ebb1yamQCH9Rl7UZg1N5c1seYWGqYwPLqsXRcAKT5z6m0cQQo/1sG32zzj1yOiinNKit/JS2G1Y2 tqa7gY+dZmziM1rboVMJOKYoT2c9NLmHpVkdSkUzvTrgTUICGp8VpPn6DfhjJzb1TGx31QzOOo+C rP8W63WYmLpSp3qnRw9cjNggpkTJkePGSy89qoCTfMXfVLoQkVNUtde56+BmEqxmqFI9GPKCILXq bOMWnetIE107oF/RWu2bhq7nCJ2YhBPD/VgiRZSSzSYZI/Ks/Uz+P4f1gHw/UV2tXeHQtndD15A+ IVqcq5r7b/bVpk0zJf+1S/sMU7izaM427eB97V5nqD6cbX8vUzZ7tf3VjbJysW20/NHJne8GugoB Jdb3fpkNBQnnDrBOnLvcKzdzOsWTpTIpMP0vEOhabTvI3DVBry/rlNdBKkBX1TzVjZdSi9iLZqea Lmq7FhHGjgsZ8VOiDPg/qBxgrAjQFeePUj3uBf6TIAERQvt5rExf9DOQdv1w22WTiMbHPWueVPqU JiPAiEo0WzeOZzKQxkoEU5UQVyqCongMl913D6kk2+8XyJKUVtZVbK8EQB3c4UXP51efdteY5vUj TpfbgcBVUAnFa//xdXK61baiii2ZKRHyldisJ0vqKa8FXlTxH+jtAzfR9i5aPy11bL85pq9C7cha qSn+SgkNk6QtO6TO/9Pr3r9bT3UROLnv7wjtHGKPwMdTc7O3emvLprPcpl4/2SB7LKQMI1o9/xRZ nf81QbPYv7m/4Fj8MVOriCaUBJuoYWYjY9Z/jHzCdYLVpY9KVeCNvXE131ve07c7GofiFcHKUZU0 hNshimuBy67BxFtkoqmH7PMns5dgRAUbVgg5aQ8g4i0YVeRsm1kfyOowPNxe+EXdgbvZ6cFiKV0+ Mv+lEXuNj7M4tSiGZby8whuBD2qXwk4DTga4HWGfyy4qrdxAAiM4h4pPotrhi0BVnkf5U/XuqnEr X0+dHWTU2T8ehXhMVP3lEW4S/z8EkN+CfsI6DUVXXElPHmD0L3KnR4CJq+j8sbSyHo2Xwd+qV4g/ 5DwxBlfGm7ocqoyu8N4qYFxU8WVuEBvYutOW2lApCRsFIwENRWAydOCh2/xn9+8RNIp8PW+MZR3G FldxadOvhNbIX2+wuZFL7vDBccbJcBRvtgc/KENTtDrI+ouqCZyWSyplW7A6KfF1o4UCZ5LmsS3+ 8mEZ0nTwNPEbUinOWULM91iqRlWx0nRTMX8+/kJDhypiElITw31nWwkjfJBYg5eC3VeGT2Nmu8aR QV/6Kg2RcGbDdrBdW1gbMqUWlRzfQ53Tl1XDrmL+bQ8EqMoD5fC5H8+3gLeMRqePUinIVzTrPdNE tdFyLdZxv1WC5IQthcA3awl8yBuQLl0nmwwZPF4jSIW6QMIx8kkx+PdZnexDDd6Xho+EdmR6hfW4 F4HzZ6cv+Vm2cPfHhwKzqfgpr7qD6UTBbqomCnUqk3tojBoWxmvAL0NZ/F03a1qtdb20rudbejR/ owrnT2HkcdgIYKuYTfSZhoCQWlpxA0syDdJBOh7/LDLw3almqdh3OucZcFPgcKAdZrj0AVmUItek xOJbjEZmZMDjbvcZT6TI29In+HxYqmQmvzUB3eomOauYhgcKY+DZ1ct0Y0g4BzPnIQS5DUED7csM sIKvAef2yDcmERVszu+5Dm8KZG+7qZ8ln/oUOwpMOuWaRL25p7dkJ3XnI7SLF334WIPjBV+Uedgl slaukRtXf34sJYpNwY//KiNTSqzkp2o0ft0sEjp1SVYftwdBS+8w3wxv48qb9F0hyrRl6A66fO7N 9kIiBDzNF2r5Zc7EbPcgPRBjx930KFvhDm1kkvRdguX5xRsZVDjMbdekygok9XZxNTu3XzY2vva0 diC6jER/8H9LMMBsSVwvIuAlnUtGTBxKxah6Fzm4mAulEcWQR5VI5zvi58s9ih++yZDzf/XUMHUX JqdiOm9QJUG+o+MtH7JVuc4WHnNEoo+bSc1vyiiS/cvz/K/75bdXzuokbXml1eI7wogsq6MRJ9nR IAC8LSD7YG3t79PLTlab4MTvIu5fNtwur5ZOygs5WfQYpSDCkaejv/cD6qDimHpXMHBacSbIhxMC ddSoljKqjm3wmpo6yvVtFZj99wYjmx2ow0IYkHI1MKNiewzfhXhhtvpMMBw8MZ79W/eyKdGCl7uU HNRjAuFxAIsY/EGDFXg0IpcDPUdoNSHHIDfiei5gN8y5vUCyH0mP4eYY3exmDCkuE6OQdSwvPamO kEqanBJzqTmtFGq3MchvdOm5ZqQeFVGvvjswWleobVbfIwXKNw0VMiiMupyy9duyLIPDdJ+kbFnU CvTtnfu27HGnU6r06ZpRcVvn5hAgyeVfN78VEHFxuRO7kcQ9ru7YKnJzh5KKrUnOlFHauXtASCFu LRfFjB6j7G3gjQvEo7nATceoNPPp7JLtFbZqkbUooKd0hbB5n7IrGP8P9hlPMLysnLWPVXMZwBh7 C7fPl/blmhHb8lb/TVSqMnodiNfqzgWh3eMZTKDc+ZdoVEw3VReqQDyUh0NowZh+BPWncwuQRTaO 6yw39S6R2JlT9rWVrc3Xasz+nJQlxQDCM1iIOLv3mR+pTazg331SgHX1u/Sm8ohj2a1kB+S9Tcng 4ajt6BvCC4y7M7XbE3X+aC/TFwnI3QXDLwKzTp5BWg+9jTFcGzuxbj0UUPv28qwgwDb9lyLE4Qa5 XVCee19WByY4g6xs7pBmA3brbd/EN8+vyAlKx1AYP3/Gn09f/PUEXXhUUD0rADPxItFltoK+DjJc EgHSOFWOAl9I2LR+Z2B7BhSLwT/Ao9susApJccwPT+0RIgveZH4Yz5YrLoHwcrdcSucOB9naXP4R Goct/pk2AutqqKPyY3r3II/C1SGhRb4kbczBBBSxmWBFeUrdjRpI6DNurhtez/j5w8okEvxbBXn8 B9Sid72uUWXOsCKSiWzCUZm+KH20W37gnnofjIfKTYEqrjvTkHYTHozq8BLhd/QYOFLGCumjicjY MfkJju7bA2S6sPtHxJ00MNsk4qai4KvuG5azvLT5HrW7NzM1cHUAmtigmQNUNsVHqKKvf6RP91lg 0pkxjjo1XWBzaIPGJVgb26LdIYtJ9c9bErZLV0XL3r8ogCd5XlSeyxXfcoPPoCkhiaewcdBpyvVG 8bmwS6LdqJwtv2BJoBjA4eaZ4hTyImLVG5gEOtF4/T+0pXKFTMyggeuTi1NvbsyCmxIxzbey87rT sxuKIG3pz7sJQQc3NbcInGII0AGcB56Js1XWzIllUG1MuSZMh1tHTbYJNxrYG6BkQcpLV8RkrwlG LbceXXqK8UsYoyZwKI7F5hY8gxBQtWudemAI7twpU7ubp2hc6Vb+nXLGGvFMqnTIcM49lGOvgZl4 GuzAeSKVmpwk4bAZ3qRBr1VvcX3KYtfwR+9FNJ1oG0LpGCvxW2tqp2rIaJu7XyCgBXJBNUTW5hfy QCLdb+NJ5pRT6Jti+APFPfu1GZojWTy7WWdja9xhFc9k8x5CSdoE0Dkw7GNC3I3JQPOHffjQZBz3 FXU2Ar+eqhGdd7nRCeIz0RWhHtXL/2P3nDuZnpMgeaEm3+Qnjez0dbFSc2hjQYRcSk5duVj33f2Q eB3arF771M8Wxg0q7cONClbI0c4OJsTbDQvbub3ZoBshKconUMJ47AvKINlI7wD9SKqP/NhF4XS+ 2v0OOnykuFYMKzMq3z2yGIeuTopN7qH1a3SjntE7R9bNUGxYnyGiJ4pFxD1pmOOuXAvdwS4FY/8t nLHm7HeLZZEoJLOCpnvrGYnZJS3glnlHK7oM39MOQ0m40VWh1RwoSBkvO9F7zUGXoBRMBaHCwPF4 6kbZdl4giSq2lmeVDGnFsxGu51KYa8CwlzQHcmD2CCLxLYHKH4ZbkKiGzezPdzcvG0bKbNFAsuhG kK/dv9rsczVfl+Ttyz4/TUkVUN49jiZmzIpl7TroecFrZovg9oEGrfxb1GU74pbrLaofor/gu0hx z0MHKmbSJwm40NqhnLMrtkShjAGBUqCKXKm/lUAPa1KBPxzFigRcoEK4mDMndDCjye0uNqRVDiCI JVoftGTtYx2Gi0FEFiWEmNyjmeVoTCSxAhy+i/OHv0BMSIuwF6v7YgYBq28+C/aHW1PXO1TP95cl rwo6Xd+8CU1XsTtTddhig363lRK4RcmNfJgau4zurrqbZc5JynruyKkBP9JmpQc8NMKkWYKfqXbu X+kfF4rW43CgHqExiuu+1tTZGJidhp//pt1cIwXbMkU2sFIh5zxWcNdjx7iLO+GmQEDENYts58O1 kzkdeOG4TDiHmqpHuhiQbLCpMB4B1zP8vbJYGrhkDZAOmk/X6fw/58Xz6Q7qSN8gOTcsC3vuS7u/ RHyM59gX1V8hmh/6lm5eKrDAyB6Swrtegt/3l7OSEdQVB+kKQDrGh2t8NsPR32lpZCW/Txoc1AuS Ws0asHuY5Rfb8gvLvpds1JbT21/6DyXexR+Jplz/92nmySzFcYLZIB/yiSN8EipCKFq/QMMbTZM8 Zy8pR0EvmnTx6MvkkOGkSA67xr4i3C2cyIX28Uz6Jbx4eYNRuQtHA753Ot1jynsrLucFz6NtlBDL xew1I8Yef+hr60gPAcTSPqgLBo7TsTfNRYPEFgUbVraZRS0JqhmLzUJyKvvm8bXSau78S/iswksJ SMe6JRFGc0SUlu8vRYZs4RjParMU1HWcXJirqgU4fnfXrfcaQRbgmSwHObt8Ho7UOdAdM0MqwnaG EPwnuFZxb148ORqtV2UMYV+J2CvBrHG/+X7bOOcQO5VddjguioBHEdfapx2BIMoh/d71ocjc/wT0 8/XVpyX7ZhIdWRICMYbyxxM+YeXHmO77t1Z0bnheGep3ogOmcpC6pjf2WGS/B3ZziaAJejnnwWNR lnoTQWbPRiI1RV/B1QGE8ZMIxwdZ1UM8UwE/J3GIBLXPphzWN5Q9SV0svCMmMR8NjY0nSoCERzTP TSlNhgLC687Fh0Mf4jzyBiNjdK7V1bMoOa366WCPH3jB3z8gY4yoUhlgdiRTJvwlb1QYdq6uizoa rJ+lLNwoLxu/Mt4jCWa5+yanyCexrGCS4/8Nq3hpTJ+Eh4Pzkeqm+dFvhxTJm4pD+4NVdWiUOtq8 91DS/RZ/8FBe4PFDgPPDwuegsaUGqzQjIPqhK1WwwwZc4Mm2Sb0+gwegyBNbQAz2ssNVfsKJxc/A w0sbb5A2fl+NWLFCvQdDYilpU7UFgxRI4OokCG/0XsTQxdhpJ6QyEQd82ievP6UPjiU8iDkq0ST5 F0Sr6m1mbRUXbIcccwioUkhiLoohuCvd+zvQmurHROGa0pqlEzIKVe+dj0CxZtoUn+XqWB1noUqn YHeO2s2p7i9SjzVgs6nE+TSZDfEPc1sXRoB066yt4HnrsTMlLme5QUNFCmKr0ZhuE/1Ydr+Wl/e3 ZHfAy0/JrjHZO3cQsAHsbRcqZQLjoJlRkpMu90/wFdbSySwvvg6jSFXWEhS57tjXvN4CBIBdhL7D mH9yrIyQkbRDI10PxhxGPIMeO4qmcgl6g3g95R0WDbugnk+HLVkue8bW04LWaG5jbnYPXIhYhKNj VVKmf3v34QGSOm8yws6xmUvScLeiQvlxl7ka/UGuSpK+uMeXHCvenHXBTIjHlV0dXyi052Nncuce 6HATtQM+gmRqa53hfJbS2KQEsY+jaKglwwGt7izmNnpdlH9ObznFBHuQPS0IQJFDoW1HBnZYp3Fd ss2o4CnUEfOWKN49h75Na0JRUQtLcEEFsleKVqK5TyUXzfKH0/nIRgnkFUjCELsi7uoHL02L72Ez Jy8JzchfUlHjAwp9aI0DAO+zAWJsZn4LvZoX9wBbFAfrqaHJKMqEGW/l8MaAOw1SgzOXhifw/eWJ bhJSHAdZ6pn17nkxgc4cFpgcabYSirSu8WrYAE/ED7cD06WIaXExyRcanNd39ZbI0q0EgX2jpXLj scdg6hr6AKqVcsqHJEyOHk+9S5ewumJ6NqQJaO8QGZKPipnUqxbr+kcbJBmzlePAvZvlyWPMGE80 5zkV7uYp+9zUyz9bPq6IV9k0nfxXa8xQHk8BhWfEHCiyqGhYF/enrHyKyAl4/Pkrgiedz9soXogt mPAKNqwvO/tg+FiIS4k3bH98rjlxsfRdJ0VCRqy09swBEgVLSE3kue6hfg+4jfrWWrKLQk8IBGiy KBXXUmHHyakmFZM0n0AcXl36x69zEV4MoVm05lysBKIQyPOahdVKlZMZzaX+SGEElVPkfKpnz7UU /G+cKNgj5iTwW2p9lj7Fy74HLl6Bkt0kJ6T0oVuSl1hnwks6hFBYmg6DNz43H5XCbNW/S6Z1yqqT PgHg9Kvl1r78qZAGyQe/xsSGU/nqMpwKYO9Xb3yUr6hmZBWZ9Ig5E6LhvARBbXgycahaAJSaCjuO 7S2BM75OnyMBcnu+vH9AYNPfjNOHKnH9YjD2vJZyJqjvfgNYWrdMFmMMTPxPuj88zFaGcCHAf5kE agWdiOBymto/ir5Ua/cJf2iRA0b4GAlVUsfbCrh7YIkiw/bXQ3V6YCJY6vV/QHB3lhN6uku7pr4K 1Kf47bIW7PrRwTiRFrH6dWQL3JV9OvDOL7jR5H/Z5GFkiKfNEQ6yo1ZNX2guRCf+eRZAWaoCmYnl arNfFB2DhTUg0lU4IWzDs0TS/yGBE3sLNgWQ6tE4A/81fKD7HVNeFmh5CkZUaQhURMMpSRLuWhcV H/Un6Ap5fU/P3JcKb1wJGqz8M/xU7wP9D0+hNFUTHsPqGdBs0UH6p3u97+1bgIyBqJfckv6+/k+o uOJ/M6rBSOwUq37gbOEWyLSXjs+I/vVuafmLjfuSXXPyHH9ddjZ4j7PrkKAdIqxmr7IYtPtzpubR IsyinTiw5OrNy4eFVHY4JEzaQA4aJDnxeorMx0qSsBVZi6b3nXzuyd59FTZm4HZyXbnGAyACrphH XHi06BPp0yx+nfHj/1LCQk0vLyHXvpX7+S/KGZeh9S0ovyIb1AqVjqDTEQgyLvrCcvWsItGSY90K ub7qsM0Zx6hW0yI8OOWJfzkqd3YulO+qvQty2Zl4gBMQnU6V5RvFNBV9OxshygfAJLk9m9Prwupl qJ9Rki+Xfxp97PYeqRE7fi1cl0BqWJnh3UT5eA1pfTr/kG0QMxcqRrqnD0lSNJoBr6sVRdYzaA5M IYi+GZFERjJ0d44uFH129tiqAnUtGybi6wVeI9h+gXeUtm2B5sjFQk2G7vQQj00rdNUVAettbO/0 Lnt9yJmwl1QRMN7VcgFUJ11gjhqQlJa4f9V4wL3GdOUb2n0YSe7b6KLQxIg1TviC3BeFimaCmnSu DhCnEXPaOn8/KHEDCTXOKkTnyUeoJEj+XVWduNFT83wjBzl33czReStP1OKa/eetfazakF75GtDL uLY2/UrCN2hUHMhTW3usSAUfAMVxbFfaA3YGk2hitcWj7obTWTDRj64Vxcn/5lfOA9Xnr3h+ws0T GIRhZ2rJXIjfrW06fxqwpOTdaRHgmsOG6S0FXpa4Zdk1UlXVDHU8VySrWDKxAOHfDzgfz2ojhpLG 2hlRIS5tWC8jw9u+EYLStDHI3GnSFV40M/WJWqJQjWf7fYtH0z7ahOmgHbiHZOPcImetL4svgB5o ApJXc7ANBL59kT7tmBGTJhjCJpMFEBjzlcWe45WT2LuFvT+kH16T/FtYntwyj6051xBVmg7X9tVe w+JN5+CYZkLfwt7kbK8TQb8lPzwfPuzpnEsUVnBHMcpKtna6HS2iye7vKMvixl4e4avZMYHRtmE5 6Uesn//1Y4i2n1Iudrk4ykqCBQURE38nENgMbwlXJ4o1jc+2jrzP1IN2QS4gQNGFlvwbspm/+EML pNYw9Ud8iyDgmhtiYw9V1Qg8h21ute/mcp07WIZv/LWSUGRirbEed3o1HcyDZpMqnizrIH9ELzbK QXTRG54G0T7uVHDhJcs6DVcKZFfQd5N+xLAU/DMirtlD29ysYHDbfdKJ0JJoZMThD83t6vQRMpAl ObYV7hJyh+tTMQUtm0YpvnjOtXxVWyX6T22OYLd4e6T5VdQrmNSHkLLnMaNC7gQlJH1XcRDSwsHd bMXT2KVwJX6NT61ux7xDi/apRlVQ1pVCVDlUBY8f4TUutd/NrYOFCDTbzzmnNpr6OL585RyCnoF5 QV/1XgYg42mUTDp+yBIYke+32GlHZtbManjK03/48rzEPqr3gli6Ff/Z9qXwbuV48IbbgNtqaQp1 BQU3/nl24YX0ShmQADN6921TqvHV57eCo2q5GiIHY+sc3wu28C7c11NLbyhV9lTJCJTu8Ah2jadB 44UC/8/amnmSVc5uf16gCD3tkbUEEU28MducEaRB2Ap7wDpiNy/cGTonZVVzTEhStXY18lCdRjD1 HJOocN66IjztVS16Ge1Vx1dwZ6zPROcORbdOs0Azi6wOY/sW5jAXpYJvSRB5EKgLZu3o1VmwYdky SYpWk0wfcRPRdAgeTJrWYW2wehmFUeHqHEvJ9MIiX+oVBu53wm47IaWFuKDJlNvE13MqSq6rXT40 Dphf5y5eaVQo3FHaf1LTCpJeTjN5tfAHFhs2OsuEBWFHPCnWDpDrP6/UItw/1rvPe3eovD5soA4W 8iCLWXi9VNTLIlYCy15o959oFoasb/GL/pZb2HBpKIWaB2EFBHvU72AaAZGFvgpTKRSuvVKyi9ul b+cF2hasnu/vWRO0xTOsKc4haS5/jpeR7AaDif1f1tZf85C0ZsTeQ0UgIzi61sBIuliiRf42kR4a bo74EK+SheAM5066sGYDy4NsUrRHyeGFScgw8bi57tukVJUD3GMuqHmvOt/JRFwwMRro+E0SPVML ZfY45Noq4GSeWW7Grui2+Uq5eDZZomv54kB9cLb5aihoMEHmzhsw3cZEb5iHdCPAJJcrQvq4mBrU tuQMvhJJOhUGLTGDwfVzSY0QQLWuJ9UAqolWjRM6UAowQd5D+H3g54Bcqw9uzshrS868wqCq2i2G bvs+rzs4tV4F/J3tSIiSSLcyc78ot0e2fqvi+6NbbapqjAXgqQjttPlKn4qxWmAMZvQXHWxQFBuD rRpzDYPTM4aqpP/awJ6i7jJWxOGIREIFj5M04DXQGOItHFhaXjl7jVdpCiNXiPIlCUdXcWv8GFdh csDxpXIhqNeOw7Scb8vzbBKfX3PTps77Ryc75RNCoOsp3WJGT/quya6RlNfU50L+d50tPQergU0p x9KNB9jvtECR+lV5Qek0cOzzMHa8rNB3lVjzWNW4HKdkyGq1rhBaql/+1dMuQJdiLpnU5vgnuJTN hiFWL9DQ+EF5k7Psc0u1H2zdLQZrRzxTpxtfThza+Li8F20H6ldE8ZkckrFoLoXPjIwvSp48pLc8 +m91J1fBZLd7gifCGtPsVwwK2CO5LKLZlaAxpG4R8JfouhfhZL7Y4i9WmkMvvs/VyKM5GV4RzOKK gapyhtBM0fxaSsTU1kFrGLd3iTw9kl66kkakSPg8ACANu6Ml0se7i6yH0GYeRpgEUaqFixOW565i bkjdw6wXRfhF+7EeuHL9l53Y2NkODx6Lh5ow73bHs7JY72cWmIkoAMOs1MaD2hFcyN+TQRufbi89 NaSI6Z7ZVpaPGdiC6wHvd1iWRE2OyeGwicsOcWwISdl3eUJR5yVmdR84WPR3bRg2Pf5WDbLHsKca scl6R12KK+8DLVHNN7Foi51Sn9dvbXQ/BtXvOZO+uT0d6Pi+C/2xRDHhvXjPxXuR44WX6hfZH1Pq apXb1Epr185kI+oGxDz7QTbgjLjiSqUlGL2eAv1caVWtniPz1W75XipdzoXD3O+7ByEy0g0IZBss hbDCRuh/6GOMhyMbL/w4UYSr+PsMpjgptJ++Z7whdepltEE7wRKEmpDE6LM6tvLRIaqwwztLMWSv n9w95MF8gSQettTk8HhoQsj3a2BetK7IIq0XMiCiaijcZDkjww995V9BejNxVSkETkYXa1RfETrK B778B7z5Felxz7pU3mRCF06sWecb/PnlF7IwwksaYFKkuBlCtiDwTwTkjnhFzME47ZZzl/pOF9l9 QPGwSqts87HeStO5mB6FP64lXzJ1dWg2IL+XpDAFjuVV6PFIehZYrmH4l/CvgO8iVx27YNe2DCqc X0faoRWQnaU1EJJzFH61i2Inua0MnNlOUlXuD0akOc0kqSoWR1m2Xm6cLGhIh3fZWW8kVLI2v79w GCbxKuwm3FIqKfEc13htoROcLnIn3A4IFKctdGRrW8uSu2G/KILpt/n2ijziEo2RsC2egUwx/eiw ubwyDX858TU1jxuUhocUg0ttk3QhXWwwVNBnLFKaK0K22mnBsAoWjcuFBEDmY/aawRy+XQCcZ9Df rIRzrZLl4CPhPAwrzeSp8XweynH/8FOQBCdADBP4kRgp0Jz7Rd9zc6n5ZVbN/mpIgMiAeg+2gXer XIy+tIwdo6oqbMzAXdyCQ/+y8ZdpbB2Rf6ZwbqRZnQq/xDLpa+6aB5f5d8C8nAjUX7PUS1TUoIrq idYJIP+LozpEGoPxdN7mdZ4FJ2Br71feq6pD+VQ5jOXQtLro2ebbTyFZOfSES+bHpxbXSk7zr75X CsdtFDJgR9JwSiEhHXrZlVw9LyW92hAnux7N0KIBcpI7+JLxWHTHunYrNA6c+Jf7hjju3O+6aPeI 2WhJwiyk8rg6hbx1kSq92nUQyO0/9hkazDuzEiqX/ptkw+UgZDaYIg1+LMdtZuzTJk1MIvZfHNTh ciBQ02MsWtk+M4bIzk5QsGwRWX9TQsBA0zdKhQx0Jc3x0H+1Qc2MD61J+WazJRV6l5nFoxcBR2wV jWTgbc4y5qim7ZJ6+xP9hCgb61eXhc52scWc1KTX+JXghJ3BGLxrfbzA5UuIBU6cMBxn6wV+dXOV yqK2Y+Fn46sB798fHQk99bWwEKwYvbNcvqcCYoHqm9DhjaloPoLtYGVKM+tLUMO3vd5ai+drOx13 7vmbxfunNBwzbAOC5XxAkrZm/sGZgWxfpKfn3DQGC0rz4Y9qTipV6iY7dND+Vmk5eIzTjpfzrAOK cDJdA1/5v3WAyTMAlT2hVxrV80Hm/lgjBZGDur8i2mjd9gYePa9qm2pTwL9r0/Z47BsVQYXOMJGH bC/KzaFoBLfibKrFsZEDyzogqqtNnXb1QthCt1oOZMYFzbkOuSUeMPp7ErDxFHFgU6DYjwmqAZgo pxFPMuXPLcbWRZpVilImn2PqMFxrvxM/5cHaZE2OleR7ttyIuj/j4FPVcB48kDQPOsFDGo90oSGb B0meQKZKb7xizBuIDs+ZUvMFAcbGUgrKWcANvtnmv7EmJZ9OcGQ5ueiAqbiQM91ujuJ5aLeIZr4T kYrGmDbXWh+W0thUPsdEyUekbRG8G7XoTEeJ/6lDVSRvOBu2inYfaEgRYy8IEIBAv8C/MtTcUE+W RKTkjVykwkvkeDuanW7mTd68+XWTiB14y3WGeyp9jInC4Hb+etdatb7hdXQg671GkS8BhpIyhtYF xbKnHEeIKU5hau3ZT068IQ9Rkx2UGyD9dE3ROqoHuwXK/RAb9yFRRV+mHecfVEvVhrqriou2asqv kUMe5p3VNd+gNTpmLvzgHmCSSuDq81bTF5te3LtMEsJJDPwBjI9DZhaoS0pMEETlVnKH/jZoVS8K 5xHxKjUscdBt+EK5zn2fyFAL4od2Bm1sd6cs6uLYJLKbAqmo/kKitjW132Q7L8LKiBPGH/HG3Zeu cni8+1fn5ps/6sIoQ3KTtCmiHWaFDdHrAeBuXL/Pspkeen2nnFNA9zAalKY/SgyHV3c/nEZoCSi0 7Vg+8AkuIeffVIKSyOa9FZCZfAoF22IPUZitpH9YoGyMIktJyYnY8lV/mQS1T7pYhHVNhII5leqn I9I4OSnX8f/uiOAMyGiPlpftVUmqCtvqSDJIZsbznFMC0nrW+2LcHn99z81kHRbEYJxf/qtH7fmU SzZHlg4dRNSsVWXIedmdK4AGEnxe+7oL+Ufyq1k7NkBXQp6kBkTKO/n8KHhetygFKtdbFCUerCbr 4yKxm1HFYHJN4j/VU5yAuKku1D78M0VSYwgXuRp4dtSriAQMUoFrC18N2/mcoWbigv0SEmxIV0SB +enrQ/BsB2hZFHwMCp36X0DVJ8xI3AuBRtAlNXu2mp5bPSMkVyTFi8CMQiWpUtGOhtnqAXmDf6Sz i28BDggs+BfRPH+y0NwU79mKC9reBFL/9C0kZIeTKIb2VK81k7y4DeXw2ojxa/3hEQO4J/vVPTxB QzTIb2Dh1XlXpNlL0guOSU+i6zzSYRz3AEjlWRz3ukcC/lRfDTQut9H47OnTFbatDhnOP/WDPJqD K1FyCoo0sRBHqbY20PsqCC6APdOCKp4tiA7orddjh84oGTK3DEjNI04sZQn3pk5oatYxopUun2Et lCpAhWKyff9CF0MUrQfAgGAniAZf+3Lv/Jn51kLWw9StMCf4xHVJ6U6/vNlRR7ihCbGxzJrbBqQI pwl3O5aBkk/lX9HdSuMJK0xV9EkOASzEuXnqq2zQLZK0bf4AElo8TF6Xn3p5uWQc5OoI8Mc4CMt+ 8DpzkqdjyYWhhNz9eyHE0UZQyhsFC4MEUhul5igIsItvhTR8l8KJ1XvfF2dW688EdcALm5Lgru1B 2JHlIkqpBpw97YtCccEUDLGBGMx87ToLtvPotpsMqVRzpvpPKCs0ffCzKL+Ekidzq5723zX1vlOq drv2QoA2fVWMAgbkeL5Fxwu0Zkc6ZuX+1MK1b83/HwiEheFC4TIwGsToL8d0yyaHfMbSr4S9nVsX 0gbP7pRgFZ9DQTDWmK9QF4tRfPLDQWUB8DfAzUQcvSOBAKnDEY2i7lQGgBp8m6mbPuZ6kkDmCzHj pqvz7OoU23HuspZX+a+C6BkieM+r6JtXIeyYysSujXFgspUSpRbOoxrHmYrHK1sCFlJn4O8fZlCB 9BJJFqSMKJQhrU+rDxiUz5e2KmF7itNw0DWqvOaGh61AhgN+Ibxzi2HRxXIgdmS41eNpP/VBt+Ie eLTiHnbpzXeOW47kybgXQuiVW7ii2XpuBu6T31pAPNx8YYzwRFIswDJXgdL+LNAFxN4kh0Dq+b3S 2DN6hIAyFcwHdbF6aP5mnzNAa+9bjqIdIGzZNmQ5+0jdw1F+h+MtLKh83uGUM37LIvnoWAf2SQS4 NBi7sJAPDz6i3tRYrhdOZawHnvvtfbpFomEWjkmrNTkNFXdnoY6mz3ZDbxzK7bxOVbAWZyON2qhT SXbNDCaigYW785U6CbGCTOvJXAzCThL4y+vuJnTjNI6QdnFyiA/hPgDa1P06U1GHeGATcR1P1HnE Zo278dJqhy4g0k0G8ym9febLyVzvunsf4XHvd+Xs7NxUidVpEBZPfWa4AGqNThsRI77vUphNyqgI d9Yh/ap3q55PLyrUuyX9x6OUIrXsc4iGwbN0Ls1/6mFK+pkO0F9mW5Mvv1P7lf0KXi+E1QUFnpr4 xzBo/124Xj5J5ryXX7C18dSrI//QIzn0522UfdR3ZoOINSrE9oRZB4tditEO5e0M4gm71R/ZpyPq Aj0p/7q/F4PFo6HHNr2CUlgaGFssBrlBmFHfMXN5EndeZCmkpuMV6qTo5ofTOL1n+ExczXeKXgtf kjSpzeAQ67EyytPME3RsgPP5GlqXXsbBSG3cosuPVX+0BSZXxZ5mWcZcldIoqf91lki6FED91fs/ IVDwUFhJrhBqHUhaO03dZptNGc7c1Oaw4UbPBgFpVoEy2i5EGAQyd08wdfZFdM12JAtQa2uD5HRM esMLBg5PHLW3oqn983uoACdvtqGwam2D/Gj2bRHF5p8U33z20dwG/TbU22I/Ktf6gPsifnz7f/Od +mSe4LM/4lWJ8nc3VFpQpAdYf3WyE+vslp+cEA1zIbF2GAZcHcSo2IdReNu8l2IjugQIbabhyYs4 CfrFEedeoEGON9QOUsE8PBPyeh2aNyNBoZ1l976Zee6tEoN9w7yYIUmxvGPQPrL2QqcNZ78bD8NR dm1bWuQlqk64mL84eFHaWfg8DQhIQgiIaeOu1bfE4FYOlcH41tvWlREB4UTR6giXAfVwtGNYCKLM LawLuKEfUeSDWdPeUkCBFHKdti9UDUBtTK4nPGDIdVtHLMT1y6bE+aNZizsekak7rcCdiX/F+F2j pjSRHeqdG60Nv0Oml/d5pA+Xocw1Ih05DNrSNKfnsmKwOnsQnCZIDZxcB6trO9TDC0Llconw1/RU nvZjmHq914YBfBpYGo0UsoUT85bMAmLYhHSRGrMlvolkpBRc7BRXD87EYhtk0CjqycJVzDdq/QJS CnxC/juC1zr1VIaxh86VVWPb6PbjnVjKp1f0wQE8EjOtLS2ZF7G4eW385lekQ3N+tJSeOfEaVHKL Lmj5KW4tw6D2qF1qNWHPQqwWGnSIkxLl1VM6jllVuYgVzfKD0KziER//Q93IdQFwy08FxACDr9WH psQGxu8p+nvA6+g3fDL0fuGIMqA5KwKWyeZm3ef88vZl/g5toHLlYQVdWReT3s/bKQ/vCE7gdwUh dZzkE5cgMHpK1Iz0QLi9Lq5P2sck7dOXyUEY78D2OfVv92XMpQUxSc0wK8HPKNCiOO/IMfLjUO+l cFk4fEhzCJ0IeJNzR8/mVx78ZTAwIJ/JtDuLb5Wj1vDYj9Ik1TdtiHe9zecLro+djSUJBaiXBzRG /c/hXpMAknqbQAubz/fdbgc8uj84WfoK15oZORU274goiuS4jLqzGMdjrzm/pU2ap3AMIcQl1DgC oiWncfTz7L78FgfRcuJyb+36pKPGewgd+h3UzjbUPb9WXy20YVv3h+TrzzfeyJZvw9LhEWJeqYeP +8FUq9zQIsXX/xn81GvaXbDC4hwAIuv8bVZuH1cEqETjIhYqXKyKXzv7Y6ijkk7ERtoYfcTbbc+B Og+SBUEMzoY7BuGjay0VD/mBaLsarlFfEatPGAgjWASPYArVnrF/XafMRwNmEK53XvQX2V9Xhkr3 l4DA+AJY0HrHouqSH15Sh9ZRCIv6kYiZnfACZ64b/pvYNffZHRU868Pc3nNQ5kmgcVBanS2bhcTF 6Ja4X5mhtBFrApQUi8Ot8bJiF4N2iohcE0Oe/yIpj8Rvuz7xh86LWJndF59wzKN1QvFuR27gP+ja DUnphzO6WcXD1Ysnejdo5i6pMRP7vJclIsW2PmmotEBW3B5KZ6RdRQrk1kPb26M5/ZvbaRtL5wly rUt+fxb4JuqXjB5q8QhztiQUQqRVxXZ+baY2B6zCaDdXCDCHm7mCOJ88KXML5Zfe1tbFEjVL41rE 4r0HtW2TTn9nPCtgDGy322JCmFXWbSxKe+oAaY58Y2qelcLgmLU5NidvCdWibdzYU1QYjmCp4HmB DvbppKZYdPcO/EG9E6a55CzTwTNHt5TfAoKpgWAEppW/zp9CNFkMhqAi7XRYRdLFDyL4DLvvqVTo BbWuTo88V2bVn87gsXwD1WvEdxKPLyQuUKkBiz7dsHE7aBbFXlmJYaPTEfLTUPB54fToou5ypXai MNF1EHce0qV/feP7ZO4qaoHHy5nZT37dvZxxpdrXr+PPl22OD60Q4LgpJqbbVkVxF3crnFuvBkPX h9cGjzG2ySYKo1uzUxX6YIs91IXuTjovAVMYkIlx1DNcQN8SWivGAlnlC4l884JLDwdyIs/pa8Ao VPZAHOy7/sEdvRA6bdY6vC6PZKKzFzDZgQ7I27w7oZhb8typ8P0TmoawdFB+vY/QHjGPKYd1ogAl VZqGHjfmXW3RXoxMR8pS6sAxXY56IH2NQuF/YsBDGPnd6UU6NMr+jr3zQWVIBY+roUxCILJXwhP9 AdO4/8BnGUEp7V8G2I+qy/tZ9zWcqyVASzdPQP47NIAJHzntXyY6L7z1PolEw6QriYoHHzeEyorU MPcC4HnkGeHOovCkT0zRrcC8bwCT7Xr9aRn4r+FeyRDce5Hc+tBEUlMr+pj88gyng7yysg7WKkWI BhwBNAcA5bKBPaL8jV8JzUe+v9EtA/lRxlRrY6/RkZ30hixZmJrY0zMhzTI2HGa6SOP33qy2jvJz hk6qOLIzghtXmx27qFrlpx2fosI0DHt4QtQEYQNUteoMWwFKKw6auSaSfG+2eC0fJ0Vd98mhAh9i tPBiN+4YzGrD8F4X1+C8GER8p+e8VcETzaNtyMzwkPyzwmmQYJu+4Hzd22yolZQj0MaAWUhWsU+t y4lm1twYefeuhzGrWa5g1ju5NUEWSwmHxybxsLlP8bW3ffr8fpRYhtv9uxOsmRTTLIoKySugQDeB 5TTovBj6jNiMCBIZpXtmbPQQSgkcN41bNRsLRM79fgi2nBdYFd7+41nFoLWIey23wv5IyETtCnCG oVoEpxDfq9pgTIyn79rmWir1HVEriGL1qePfkpLidqDC2f8susGOr9YU4joh1MYLfCY4hoNBWc49 0vcwbUUg3sXFvQdPr6zxSmqUTiwT5Vgpn3E/xqDRQEq80hEDYC4E6Jw0nbmrZpETBG9sGMUGJ65j gjBwZ3cK798Abq3jUq/Lm59XCS/7rUJf7hFoUxAoeI8HobgvRSOCxc8Lax9Dwm4acExeGR7YU7FZ uxgqYgaHZtUzL4goswX5S0Uu7Al0V0z4fLrXRQK5MqL//6vHkwvIdIyGBqXAqWagDp9xho+RJCfv CrdQlWTj0X67InkRpvDiXKu+cnhhz9e9CZlvEgSz67DGSnNobP+CV9kRrhPJKADznIJYikYZf1Ln aoIr/ZinWi6V0eR9S9+f4XHhvPTgDDT41aQhIfDI9c/ypQ+KBoz1dzrdsN9U19W6hXPJRcb+xkB8 ZhHaZsn688IZOqmeegKxm0gmVBeO365T15hoSugfOmmwQO8RTSEUC3TOIDyHhLxyn4F7y2wqAmT4 qmzvA8XQjTUaQLXGI0knaVijmXvFgUjdNxyFjP5Qz1qUNKJu6GMaJ2BK7nBi0pUWU3W2zmhPO9WX hCfJ6L4aOx7PFtxR7x9pyWASj4Vn49PVg+Fd+CSx4JpClg93/knBd7TdgWv5W+cL78q7GVB5HfX+ 8NrOZmlQnLNJfFPfIGtZC27t3wY673NvMiWu4hay5BU7DEF6ViK6YV+ZlgenZAdxyphgft5yTIbm 0X1jqTbGstt71R3lJdvx8BF1KGX1UrMh6J2EbwfbYjJjBni2Sda4EUH3n65BbjKc2+Er51aAWExz rS8UEefvWx7/g22JGs5BmJvW3EvlDPgIOQ6s6lTeSmGcheiWNah4UhWo95XEM7oSPV7vAnOyV0Bc r33tz1wsm6C2FZA8l6a/zCFtI+/PKv3C7VwhqxfkXPl++Mgdgh8dy4yBOIcdRpA+SHC5PhGraEuK 6gd4PdenmiYdofPEQ+kUEfyENe2aRgXqNEErmfjLq28dGWgP+F0DcgFlqMeUo217br3baGcrdjhU iMMwYG1122PZwwNvi2dcp3VQ/OZHVpEw61bIKz0H4umgt7ieu6QepiG5JKgwFsojCe+3lS1RVRof JwjXtj8mAiAu1h7axMkYCFFz0iyEiI9w0bLLAp5kQcorXdipO+YdQffSkj9T44PB4ujwyAoyEdnH b3QNS7YiiUI/S4/mUoR9SO6eJCimFdmVhZ9bgOSHGnOfdCtpPgbL/Hi09CYI2eeqDCkufSZFKTBh P2wl+i1vY6aSgH/srpSvBvmjCvMMe6nUx+7+NVUIzhvLaDSAJB8PN5aQmwZp6LxoCMWiCFe05siw MlLtEgtHdzSLfSOJ2JjQvbiX2hLbkl7gj1y1/Mgdsca/6uG3CF0lySO9tG7JmA0tjWQJemrI+KkW DfMiP2Xe0SGw0ikT9BGr91LCSzL4dDkpsQ23dWPZVIfwbmCfGAl/LM2WNXiJvH4rJbukx+F0I7H8 gYBaP1a4CBGxh47KhHMiLBC8ySN2qp6BeR3RdyXqGipkAQIM5UT+9ra8R9x1f9WYWDsW81xQgRil 7WJQ5Mwdpcpd9qHXuNE2iUsH1UriX1MFRB9bFLmONdekfWfGLVImGPMXp9jynH32TwUupNwn+zOe 0Am0E1Dd9yqoFSddTVkwOwVcuMHJJ7TJGDeaGzPjAaTfbUiFyLkg3BNUKfFlXsCqkjLQl9ApvZFM oq0u5wCz5ajDT0mVaYof3fSX9NoZ/R9iV2xFAQQuQvCSRIu6x7m2VAzPRsVjNYm1STkdFqQvBUt3 UKnxpR+eJlxuwHqczC0FK6dM6POXXNiDP2b7RfStf+62pkdNc7nFTBkhIe2X8IAZVRudt0yyKkjc BmMwJG51otA4oyliAhQ2/9r57We59g2mtQmZj7n0HjTkqAQuiCCmDjMDQkqzvPxyvpf5gNnP3sOW OzSXYAVIkQb0FgPvzy+y5rU/F8dcHUnGMyZaJ5T74Z5qFmidqiAwgd+neO09CrvIiprs7wd52UN5 dxoj6fZ3ZTvZdqjae54fBiEJZnPyDFGfWvFfMf04DJrS6NonMRJSnIfUi52yRf7EEj3+2XqfT3N/ EzRSuNTnwDuzTJ415crOzwsAtw58JrXGTwpNZPDzHZThhlhUvnlyPsigYSkh0GbLmry2nHVs9DBC ltQ0g+Xi5xiCXsDAg9y62oceMxiesbUJ2le0a4DCgJB1PZq2FSGb7oF7N1gkS0jQT+l7XWkNTCFj mfxDUgBqeQ551s1ZkFmelV+X28sV6iMrobLaQViERHgfOWamzxDSEmZYIgNApSxM/pzH75kyv3JM Xc8ZFLj+N0/RTKjLrJw94ywtmVs/oAmFf8u/fxLgY06XCVQCPzMSXcOXpWGfCp//lOxnMcdMARVO AiNkno10hgHxdSaPyzq9xA3g1Vlai1+umbnCcMBLCiSD/uCZu+NM9xvf03Jl8Udi3dgv29nExRYY 0KsEdaCz1/K1yeZ7d8zJcJ1whMBkeFA37yqG0Wt1CG9LloE4XhX4dRSiCHV1gAtNq9M68I/nAqv+ B5/ZCXuIhMJz2PXzN3aRQtHKKpWtj/2qVqdzYp5wCgI7IRiK3yixDSC3waNq6ywxeWx3ycOap6Nx kdYIlFaMiU2xWL6zF8PMwzwCawL3l3QRVzcHvlE87yHs8/T1cXPbYWvT4Q8yor6tR4hXrpeGzQ59 lEzibaHPLaUVO8raou1K7gUwY9lxjxRQmMlwvujD6WK/Z2zr6EtajdKwJw9J4dXijK6+p6IDZKTp hjXUZrV+XYAX/Ay3P5teEgdWZvjwUBZsP7FNa5LCAc0+Lv4s67NjR/QeuwB7V6DS5VZzuCJsemoy sQKWuJXqnIhtx702w04iq1ZDsjUS1labRgTZ2MwcpBHKUJ10seNBD/hsVi2LClyu6YKWz+gOlr7a 882iZt8saWq8jq7BaStjgNE++VMXCnEruJBy4JlfLvbcURfck5GNPNpnx+MbLxEK5QminMInu8OS ATpmh1N0j1471mtsEO95I/mtjWZL45U+YFBZm7xEm1j8URzygAxYxaip+d/V4zW+v+Kkq/bbKG3d QfeeOu2tKMCHcT/YB9UDHBiwu7Aax1KPOVuAyi5tNcg4cskZ+e0jw5NjRaH/mdToRkPcVXRKJne5 rizfbRt1WUtq1pxBIsTGP28gmzgTo1VgTydiAg91LxG6/0hJsu/EiDmo/ojZeGI8npefO9PPHJGH WEOpPDw9mjE+WDSmYEIZ/P77C9Jj95Cx06IAJZEueDSJDYr7GRufUYKDesYHqZWiMBxQq1ct04+m 5QbAnDPeoCklp+OyanVFKjkIGm9imXXKz2IfJPKiIwpKum86PHx/uglTM8HXrghcSjt2hWOpaGzU ZLbwBcJ/hQw/9uHc/2FMRR9jgSpaMOBnTKh2Jlz7h5+9gtRd8FAYeyvCnQYbbfqNvUjW99UgCVHG wRY6ht5O70vf+/U3bs5BnG6xHTWYkCcz/FtU5JstEar2BgQ67shY3l6mNuX3RIN6iaHAo6vhfbZb MRmxu16YzhpMSQuAz5EBfGs+FskSuLju/R9KrS2AMDsd0jlumxV+wS3MFQDZhZ0kpVT8w8KWrx6f vol2GC4qWDSwOn5qVhqvmi61OhptTA0RdnGlGIHzjrDQ0udKAOUnIYSAQ7G3QzZY0aFnZ+O4DGqg WeNXTRbONY1CY+M618022pmzoUQ9v30XuP6uHEi6hpictr5ydVJUCcCDnD9SvDB3HzzRiG7QSxs1 48ljSDLxL+x5xrCUkX92NLFPsUJ56zVFwa2Y7rcqS+xUOSzeJ7+fr49wHHfpxFrf4swLZ5+Lm1KS R8S+o556O+3k/+FP+2P4ueafPJxHrUasN3P1rTbjn0RmM6DnkrPB1ne0xXbc+FwIEyMYdg9XbAJh 3XM/DwzL7VxlqaH+GDUR1g8Q0mw52kkvEg1tX5dHLOL7dC4pXjstBYxWa4SG+rq769eTl+Nou18w oQU8QC6zNMNRxci0Wl3YWEgLOfS0MpFYfJ/KrElgq7tr6rlASfNxSUio+AWUi6Bk1lF+Ewhqbp4A MOjiFY2yR9kSonQ4oW+fzNPvIS5wtgXQqPhcQF8V69kG/OV/eBNuApDQ/iLs6CHVBGLgT9q4uLPv hpQ6YOwSZAcdB6CTU1gGsthIEhc8qHkpkVHQWCE3Bu4N4kkOB8n5K/BT6Pj8D9l7Ho/id7/fo4xq cE6cemJtyiX+au71RLgJk7tgf/T33BJtLaDsuSt0kyhxQzvGWKDyKb0Ul38wJzQFtF3bDflYjVMK UjiTiNeWrpimQE86YZ+n0cr/cpfk7UIC4U37llc9PS+KDza8IfvH1bVyzd/sRzDpWH3StgS+iVYB rK73h78tNINQbOggXdDTBgEZelmNwfoUIpauztV1e17Vm4KuIlSDtt4ejxi2X506qNip151OtFM7 kd/tgVbI2rSAg/WL/2pMdn2g0Z4GbbXJu83Og+OyyWoPWD7njsj+3KGEPRSlKr7f0f/dQjdQjxGp 8LQxjEKhKj18gtVuCXL+bFqS0zd7AIPjr3h+NUWCAzMsWpUDfV4WrWGUnZIh48RAkoSl6/C4/8/0 /absrh0gX/a6xEoAdHFhE44AAfLurumg06t8Qm+ySlfhPtMfIwLD4RbP2Ebqj/xvNa1oJp+BouaN x1Qbv7FypMc/kqgZOgA8eabenwy3/4i+FVunQfMdIOMd/j2YAD4kmWfZ66NH9psXt2fLOY40yBMK HqzCOaOS15VCJCjlCm/IDlRJ9Gi//aKq3kJKvea8YZXB4HFR3n0u3rlMFEQ0IQKGALncm9tfGuJA 79IamIShz35nMaPkUMnzADFG1WyRJcTvTia2O/8M7lqKclUEjzHCkO8i8SrTauTXm2/qjOzoKfAn XYpsTI7EZw8dT7fJW6M20gj57B6olyyhWGQxhAQQ1I7lrOIVnFP0WwfV5dXWD6orkOJoL0uMF4t8 JhwHexY2WEQ47iazR/q1hZfAGrPcGbcXSxGEY4PHUwOdgPh5EBVWW61LsXNfJLGdjYUfP3x3B0XS tNVXNZg3ia0bo27AwK/IBuI6X0a2gogju0NgDbLHqLODnM9XrejlTwn4nRRwU6klm9jPfiT3Ue1B RVSNU6CwE2rYNEsx5W2WdsFS/btbkJeQqqJcdLwRxecKxLTVCpEMNZMvhOiqkMfx65RLOFNLgsYy 8WVEjzzYQKRIIwAxiSlL4cyWtkXbifHqMAT4zy+HTQVAw5pZeqPM7l0XSLIUW8jI/SjvUMrmJJG2 HZM/31HuFenygG2PCYvSu5z5isJmKz4DVWVNoiMZ6E8dlUftRU2KPEXQYyLWsUuWkYmnYJXd6Sbs Zv/fftcP/857SzLL/fUxF1z4n2QLOQR9AWGF1S7WIcIkDrCEvG1PW9oGbm/xWd5llUEJlZom+7BV fniGdKr3elDZHx9wovKHcEcK5/G/S/WWJMfClnxoqYzKsgfbigE/CgvK/AVhJnw0WpH0O/V9utWr sJxJxZgUuBUvMklbQXjRl7g+QfvuQC6k3qsVb2mQSJcRaq1tlh7V6y4gbw0xcQLJlKF+TzeJvvsa GFGln4jngg53WBKZGNw6gbw9cgQDztQdOexXIFGX999TyGqrYpFbGhzrKb0we1WGHbCr4SSKipXj N9CwZmO8L/3fnnuFoT3Lgdcq7bio1YsgSkGAbEWnMp/oDByVE0rsa2H3RYOooCiCOsws11oDwBqD 012gAQGG/wiql6ELcLbt2LNFS0fv7WQFzR7sBo2CWaILyEcI9WOP4RTXXdcyMekfeXP2TaQG5RIN a13pAB0tZaf+swpIqINVz7WeGjLEQ6SQvPNEq4ii7gPJ+ZdhGwM2KvBGJbw2kr+5E9VyZLPGE0fV 65ykXEG0JpqXMd0xzuYp9w2T7j19qjOcOMSWa6u3fdzS/oWvFH7FEbQqK/QHtwaafTMjX87XraTg XsIp9xkmbVCPQoC9BQgScjMDrOiC+MveIh/q29NVvx6Q2s7w1HmcuhFiPfMeOWrU3nBUYXnATHsO oe39ABJX7uNAf9qtqq6k3WsKWmXYzDMdpJXNmEfZwCd6gLfz/Qbc+6yzhK45gLMLERvGh08Jrp/y w800CAPExjHLCqRseAJaTT+i5FMZm+8cH/mrPNHRVaMQOezga8pG6MC5G/3tbOrkrJrPs5JzHEcN 3Wr3855LKLor0+ZMR4SBe1LjecNtvJez1oSUmdxowZY0BU54SsF44ihip5ieIq8u4WWk/6B9/Qxl wb2zmT/FVXYLq0A4Df8pTVinFge/GWessAUjcOuuSCxKyMbijyjfLZXeX/Pkf//u/8xUwi+X46/k 8aLc4Wqg+iC5gJqmAQlqNqA1EKVbDxJ90QYpJfommL51wANK/OkzfjF3CD7KnWhtNhMESYlJoNaU 9tZZMgTTv0M6D5BolZYSYxoVuxM+Wto35JveDA+fEuW4BXkYz99/ytaaYcs3bUo3fkUuzq/MMWsU ant9AWEd5ThlVrbGxscZ44TWABBWDhkWiCumdAg5lTY7dRb0y3UWWrms+/ebQKwvTEl6JS2mzKYL zR7gXOlmvu0TbjV3wA1M4vEJe6W8WKVsvafgEQOKhwQOfJsrOI5n8cIATxfwXo8E0klCb7rrudql W0XNCATZ9IDsYL3wI/+XLw2U+z9QYoIHSGtH6WhN8A+a2k7/hPYRx/iCGh9SW/SPFMDjN3URhkcK XjV87gnQvZ5ruH7DfCZJUgMMhJRmRRWettiIkyuCsl4vkIzZ1qjCZaEF3S17FLyEOoehvsCBRYbH ZSa2x9W2OhBT7Zsmc9u6jkBtZ0o/US8pNG+UyvaK/mCJ6ad6GoXBqaTnPsaKbUrs4frocMkf9qud nuJiWqjZ1ZHZ96n++FwKtz83pvAXLucYSbBpVkm2GosRdstT1tZED0qA9s9H1XkK7KE7DNNEVWOf Af3h1KwxZValTOKZ9tdtI3QgtG2JhdSUjT3s7ViwepAvTr1w6OvNJo6lpHsY9m/25SHjBvoX9c/S UKQCB7mFAl5C4JTsp3FdhoczqRgZMvhhYXUs3ZI39qDCwOszQVCmILO3gX68Enzlu6Q7OpkPc6rA dzaUvji79T3LD5T9aA/ql7LjiCYfC3tbqYjljlvEr5lEstKzn57bXdK3T3Y8F8Gz3ZYhCulPDccP m0QgKbFo5BMi84wi1xWkERAp4D+lewTFJC1Nfv/4mik9iocGJFRjpg/XGhtobxyKp7yVt3LlU7Tp OH5GLdffcNBtsvfWa1vjRDuQAswG07O+OYgdYUE2cuLu23IoS7fJJyDIblhXjsuuYFSvX9EScurI /iY1bsaCuR7AX16ELGQU8xpyEcn+FQsMToklnooogYsaa5U+O6wiX3u9+TgtqkbBdZaulIBhRc5S WJLWpq8O7DhR1UxAua9h8BwSGD5SKEDyccCZhZSh3EgtR7X951kM7ryCmVzEK6dsNEOI7MzBB5MW cPi8EQDaokatAdaDNi2Wa1KxWtL+DhU01YAHFvyWcZr0SBao89AWVuFUsSgb2wMINq4KIeC3K+/c HVtc+SON+WdKUvlJ8Dwu1liVwcMnFrj4mnwLXPyHZc8JG9MzynoXAcTZbxE5+58z8xsHHvFXL6vl U6yNAYs3Vcz9me8pmDXvhxC9mnFN8idw8NFaEm0Tmp9YBCaLhM5oXqAkXwzdiHwT9y8SW1QmJptA 88tMepI9et00wlYmkSmt8oAR9Pc4OfGnRKXU+FNirkQXC08X7O1yk+XtVsrhZWFLP+FBq9BB8Gcs V+XLFhrVM6J798hxDdGoyajxvF20UkVWxp9QUDpWjcChcqc7NBQanrQJWF8eIQDR3W8eN9dAj34k Tyra5RjnfCQYNcSB4QQzmxhtmaSImbQujOEPLTshfSz+7uV6/mJ4EHp63Lju9hCLb3KKLdXGijBA InMLlkIhqMJKTccbteKHST0I0zQJEcl1I1UT8WGjoLzVVRYWkoaQAnqF1XrbTR4c78VuVYEeQBui sWo1VFJ3gUBN52nn/V+d65AbzPz/COS+fEts0UXq8i6HVBDEPnB2zXdzOummRdU9CUbQVsdgfLOh SCOTcwHmv73zeXtlIDth7aOobNkNHgOUdlgTur4kP9tuEKVuD5EoW3YGGyCLSmiU9Kwc8vf3s3Ee aIezBuGKY9SH79clWfH1phjuF+RkF+9JFNL/5cOkxoYj0dEy1z6uhUWH1qTyKZML/FMxDt/ZX5C1 qrEkZxGw8FSNfO5T5XeC4HaRdAXv0PLcSvJ72PlxHL09hbwssJh+plZjdIKIQ1aq2asiSoeOIZMt eitiFS7WccpSk5QsXYhtNBWnyvZ5bL3n//H85m6zuubKIUzgeRL4/dkc4TVylAgu5UGFIMC7+M8M haDNwjBQPFCpWnfGj0db4PCXDevA+2hAZbDl0mswaVBzOEYbNtP+OUa8ketj4WPsBsy0BDrWwVSG g80bSWSs1cjuLs1g3xGHVfR+UlRjOG7O4jjtDm8eqzJ8sy97DSj+NuqlftuCLhBoZqAZ2cPyFsNI 9BRNIpVhugxECsl0V7TewIrsGvamTi/KZDydDkgF/Oc2FXZRJHV/4RGuxftLjrVzLlwEfc+MRnrB gzypbJcXkl5QvJi5tm+wMwQSULOfbF0icW68Hqoe9cpC5grqREq6HcBMnnW3SI890Jb7Sg++wwpO e+kflfxR27dtrQeSjlbzwfIedAhCLZ59XZkUnLhq2WilTfQshgBCIBvT+8RQ/aCBKV8J53O0uF1u IvypS0mgdSAeLO5PXMx7aGP9eBIG8W3UmlrE79hJnJabyK2wBcmHf+P8HYYkRkFe6bkiD41a/7YT heZpHrztCjHQcL78GWa4qJRdl1E/A9qRPjZU/a+H9Y+mxRlqmJdxhBBcRwX/mTUiYA/sgf1i6pQ+ mX6Sqo80aPj4LQ6MBeQzC/JMEcMso0Zvw1fa0UxFrKZ2p3d4q7wXjRFi4CNfmq3zTp5Kp4GNOJww siY+lF3ZiJx6CyfqQhrXLdknsXPSYrjGl8CnhefHi4HbwQ5H6aw2kngXd/t5t2FmoaJDhvzvdBTN nH69RhRxVKR6poQ18AoBc5MgEMla441kfuL2FAs92L9umH94BSvamJ0Bm4Sg0zGnNdJ6r5ciKwp8 aHV7CLAh7s8HcJ8XQGtAuxPirDgsPM7Y7Msq6WboN7hN1RQwkPwOSiANk6XVMZWmwIFMyYgSQ6Wc eGaG7d5/v1KkOmHXKzEaMGKfzltbsnM4+LYgOl5+wbCcfJrOzpzUDIN9JiZsjQ7bmnOS8qbcEW5z y2GoeGLISpshBPSiOJOQTveaT3FRBPAiP93qjlJYKSKUhHaEyg8PZ8T11woT8NgyHVTS2uAbdVqZ 0FbcBn+WT0Gip8XyG21ueu1gf4xhipenXg2cmKDnXhD2q+Zjg1RAJWM1h5qVVyCjmFTGFAKDx7fW lFtOYjZuY75ATkK5+FnOhHABw+BWJf7D+s4CmOnQ1e5HMD0WqHP2lN4zCw0EEer8nmYdvqBW0gNV hCYppGcDqIAHqpPsn3zFF8gv5aT2dPgvkAynO1lUD2xcsRZOGyGnZls1jPQF7tYn+7YeYhlTtH1n 2YzEh18cYBaG9BZsb9pzhSTRHtidcH05SDN2qHIAdTsaL9JSp5ma7ceGjh3ZninZXdg0JwW3Nelq XrjXJBBITbHVVYm9TlO0IVM20Qr+RePz4SN/EE+EqMXro2XIZweOKg0+MXNJlnhN5fNtTLXTxme/ 7bC79q3jgGgsfb3m9qOaErxpqTzAR1nueIBWacbTkzk9OKwzoGbGmMe4GQmTU0Q7f6VIWnD/3RBF TBw8lu8boJKLxYxxcvEhAfOTxiLttgVqK1D0j91yHeUz5oQ2Drn94ofvwKkmmSY7FcnZZH+aK9Uo vU4D9sbdk+PX1fwLE1DSeECLNIoV++kuVVMCtXZKX/VeelfBqq1pUgiAJu/ewRcg8eX/VdFd/bUJ GdBoWIQSdLk4pxL+wAF7kM7bXbA4TwVR4oJ+W/DjBqnaqrvoHHLRNaWR2Nt6q2xux5Ixq/3kongk +mHm23gttj8gMr0fH6K+mpKXFAS7Y1jCnfW4VTSFXl7Hs51U4N5I/7FKaXG1IESJ7BFyUSGQ2uMX +t924l72sC7f4clUHnKc86ma718+GK6e3wUeq/3T+XfEqQJkiAGqDAosVCIf/DURYw2nTzJxnMdQ eRIa2gtXOP7ddUNV6bPYAwMFXFQJ0CPmyblDWgnnVWwUeA9w8fVWHLzdVahetPws1bkJ6xSylrtt nVjXdpfrVdK0OalRgjC9XKamd5LmQetQzN6TP63F/4m9JLNkiOlbEcSpwTODFmHyEsRFTCKcEWa5 svtf6ba6Ax9wjWSdfuJsVxKx9hH3racZ2qH0/IudojxhlLLI7w/FAr0LhhXhMYF1MqRi9TEmBFuC R30ZDIS2quXn+v8bfV9yp2EKV69rf+LnsfVL9Tb4qB7tps6MTcXF3bEjTD1SxxEhEa+Y5PZjyC45 UJnE0iOvva4Rd8Z+N6eCNKSCuOlLMRcyWUoE2+rg9/p345JPZSJI/HbkHlLn/QoBXcVjwKDWmQg3 J2ncFb1ceVsuZSzVfl4G9/eiDjm+w2qj7IEhhBMe0ZMCwuTrSHH7TEs1eltgtB66GbRNR/ML87Ni P7HhlNT/8fMBLu8VH+e8RtM6IW7a3mu7WIljtFpXQTnfyfl70F5G73fiRvNcO4Ry0+D99bf579HU kS0yNyWwAbse271/wtwl6mySCe/UbdHAHGFK1iUlQOWLyqy1SQ9+qxxMt1AElx8zMGuP+4jQtTZ2 6jU12LfGdM4rOj2f8R4KlHlrz7mqInjZPTdcCUVZLc4WUH0pwDdMopK7Vp8I53GCYg6sXvPlXkRY ec4Y/sYxyUhtCXfg3ly0qVSEj1ulh5nwQaF1fmiTngxGblrPcCIURVsghnK6lN5LgA4M7SNReQPA Qw8q5I2leP4AwnEBos1QT3FeOycvuaN+4wv0NsfvJk2TzpED35iliTLqQbZ3KIsib5ymh/2iP4YH aprFdyNa+BO2DE/byOR0SkHTfP+x8oGv4mPaQjjeYU0juTeU+geQojZ/2Jfbetqv3st41lkta0lE FsPc8bQx5UUilEZ/c6nq535YlEhqaRQYZvBC+A092H8/PSbhXYEFOKzRElu9H+iV5+5mw88V0r7v +149YS3G4qYAOtSWrlt8NajazH0pBtp8ILFIGS5jhnU4BLL3mrwS0+xqxjBd8AUkgzxwNP1vNwOd fCQLe/KvanhoOknrj45kkjsF3aJUuaGhg0/b3PRcBlD4mZMjQnudE6SyEXNJulqmR4XVHYcJaOnD l+OYEb1olaIQ4cApIb3guJAkLQg6ZuEmUVv7rJehvlh0QBtNIyP4Ej9uZ7B/vyYmiiHIdy0R2LZs b1cNYD/yX7lqZdTqQorHKZY/y/WzEVWf9Ivel9OVw0U+r0V6+wTyDcBVH/FL/1XsuZ3lJmGp5jRL oDPtWZUKF/ThzrphHSODRssP2rdZD1/ZAMZWNsFwD70X2dE189Qk5ATAQJGVDMAugnoXsfVKioEX eIu+HszWsWY79mzrogCWeit+UZf7cfZwG0RAv3sBl/x+AUdPPKvPsZ2g/9i18fIo3w/GRhaQ9S2M 3lgwStmYmvH9kVk+qJGxmhWVFCaWRO1tm+CpZIr0iPFc+i66tNFIa2vKZ00EJcAX4JNr8nmQalGL mkMmviXs8rTynzVjNmI2Y/U3+wLnWG4SZvrSjTUkzqvNuhaJmaSgh5QdRJBuJ01Ft+ynH2hYxwiL VNA6C8jgudGFeeb0+DWR3r1Fsvpy+k0jt3m0DRcv57WkjrP1zmB0efF3mBYoPrFvEDROpzPZCnsx IJB1sfQVb+/QgEtYp+PU7Sv+Rdaw/qqqPrF4vm5jllcM6DURkK3Z8RSCmE1nfgwKZh/5OmuJXGDS bkX7kTB/4yk9Ma4sW18SDtQMfcd30VtTt47i+OebvVj+1CQ++o9r7vU/2V8rsL0XHcF88KXiDtQr UDPkEVbDTB4dC3cGrn8ols3uz6ClTDi1SzWPlNeRTiufmU1cBb9ncmAuyX430mSLim8q/tQHTyA1 P071VMTClyJdRtrV7Le+Ozbl3f//Rt7wgBcuHo6gxbHB3v+pTneIlnJp3u72YkJvgXLJd7vP4mXX foSpgkOjZ4R0PAmVS7IK0ba+odCRXXwqwG3uAmo2SuE2D24K4YezuGl2nY+PvW3oHvYPzTSwZ89Y 4NVrvy/8i3LJn8eJDCnlh2uq0/xsYGzkqr2e/am3/03jgyn9AvcfpueSbml9LTC2d+SQztOvUFdr EF96qLt5Ws39NBvDb8JVu6en6AKPMKEzf+7b1Zsn0wup19NHoqfBY+XC1ve/guj51YcBv4rPUG/C /ouKjC8w/UiDvd+ZhHVN6UMmdE6dV3QVpZUeHyY2MfocF7QxMkXxvxBYb+lJ1YlV/eOs10MfAEd/ 8xxNkl0TTi1iMjJycYrPN2YwXX6/MHYFl+t2O2YRZwSxvh32fP9Azv+CPphJHODf2EEiz+74YlRy tj+DbNmt2YzrX0TLJecw+waPyFE2XUTw3Dqank/0lM9Q9+HgLTjeBeJQvYfC5d+8wK/0qjaapBPL XcmEtxG3+uj8EMj59ccO+YaESwi4tIaWK4nIsZHUwaOR2EKQ6wplWHrPuyJKq+O5BtqJjFzbPACI S1LoO3jUvBoiV/xKhDGWy1o+4eIDzZ/pbR/on9ryZVlea6uDFEjya2dAy2KAka/6OppAWwaCK1pP b/+Efrt1JiJiDkCog8OJUx5oQ/8J0UXchUSRW1wMEmSjyblRopC1+6/VulOErin+vQ1XnUXdvMFU rY3aKIsMkDgCz68YPlJwjNT3qrbBudEitzXUFWEvbpZW+GznqCGC5R3RLJMZhvN9Tw7/Z5KnXcBV hicgYVkwtoObGsDVyBlSImrlZ/IHoHyRgyynp2yiHgFR3CvAwmtwPUaLr2+eTq9MYnvPE5003vjg p2pCDwhAh1o+bpq7jaWJxdb7pIwL4P7LoFJHw1HqihOpdhknQBOoeQQMoo9EU/YwY9vbLVXzM+VS +jH8AhogsgIdOYCNJbrsAbeN9uDsqffTOiW/GOWx1hL0/N8baytvRVW3/lA4J5Ls8ow2fKGZq2f5 k/m6BKFLyb4kPoUW9H/HTu9MWKUJnadNibZV/K0MJ4HJGKBwfN9SOjGAXkton1xfjliVYuPovReG NgSrX8X+9D+1wUZxSiQ0++GUuawiDtVV2V0QbSL1mELb6fX+T9qzCHmEUrq0enF7ewiDSDFAiXSw ORqbgUck8b5npwxHP2cBYCKSfbE4E9SHMV9hbInnkVcxeE31pDU0/ftb8Vb1WI37Zr8EcMVxchq0 dT3JJ4YC3jjfXTbk42IPmhXy7qOenmda8LM7SrPRxoDruT1KL7ISb/Ht0qokOrI2qnKnUNnplWO3 gDMpiGQ4t1y18/O2FF1Y93bkrw6VE2uVL0ViAHC2TdzbbecQY0myN4Xj8OUclCfPfdndnSLcsb0N XfE+t8jyhnOZHlLDj2/8SU8W9cfqR1PLWQc8lyU+YkHqzUO0AnskUrwSXKu+EAvIP8CsskFYO9s2 nySxXD5qF/MQEJMSaYNmA3UjMkunEenbnfXRxSPf9HKV2qpS+1MQmkAW44BpbN0ghWKRyi76GJpg DuY+G2dVttnf11ZCOWRgKlnyeqJ1ZYhPymrf8ojYziJqRR/zRhpah7bxanHtdY6IJQDAbnfoAv1s pDzU/zFPqlgrE891Q1/hvPvOSaFfj0JgPXbsU6YWFW1RP2oG8Na++diIjeFLogIxcJ8UqitRhZ6Z lfo2O3gNvZZ5A49qMNjnk24xC4HlktuONl/mETeNZgw8UJRglIju7PjVo/rXtEoASuHnS0CjFbhX NUPOHyg8Q9qEXhpG4B+Rco10hYC0gqErqSGCGHMMSb9DyyLq+NscHBPUUlMXFdpeFsYzEYy8E91p OQntQ9S8u39rwl/8Santo9CGNFnCCBdIQdM3F3uR3cpIplNrkX+7s0/ZmCLVGGn2DHbtZjXRTpJ+ n4pMS1OE27JCnm9ekhhd8y7Ngit0vWSNYaTmUPaaMiKBk7hesfLjk9/SVWgrWoHq9zMzrSvHZ5z7 o5vb2mFLZoKJMpWjw4y2ivDbSS6oRma1K3eMCbtX1KwNqhfkelzdPMi3gFlV1R5f7sv2RDLJbgLV pqvSBylSjebm2JRbs1O2JXdvaZmDclKT5quB4JqsLE1uwwPSeaOxaoGZLvKj/Q4o11SXv9IA8347 R9l9TeJ31q5DDEZmKSi+riY7AqbZYMaX9h0lA/tAWpajZa2zEiMqahNDore2eVLPU+sB7IRZx9uh iNbwpkUPqTvSCIMcnJEDX9bdpWL3kfQCnLYnd/bg1eMc8GhMFBz0ormiBFzWGY02Y5rMUuZznDpn XS2pZjpFD/mrBYqTeGac8UQrXcfWIdWBE3/7QFTVv1zhgl0a+/bdtMAnRqf0WK0vL2wNWS3gf4tD 5tn//9YXD74QSnu5Su2JKJQjyRRBSdo83VpmjBkoz6JgLwvsf+z8Bahm6qT4/Put6a+NxZFz+pYG /jhgR4rccfbrtzV0njMvjQ6SElWAZnehrMN4CDcUX7Ok+qWISXQg0YO0sE8J3P5J+MaijkCUd3nK oFkSz7mQPM5ZoBuW52SQ4YtpegjnYuLJ8ytnFi2gCqnyAO8z4NaPZOTw5w+Kq7HV0+g2A3GgCXrZ 2BqodyS5C5vi/7HVQ2Mgm0wUAaRWOBBCszio4Q2J38lHj+jag2JbL/kySlwJxn7kFE9VBmtCnDjp RGZBtjpFpD63cKZh3GyiTwF11UFGMlPT4UlggQJrgrlgKOqL6E5FW2DXWVFF/XwUa7dt1kI6V9/y LsEuE8pVqyRkZl/fv/4FnO+uRBJd0v5uo9JYwGKNOlTusd6vQwIKKg/nMr5W1MiOm3yTxYLtk+x/ f61+7sFebOGOo/WHIaOHkpM4b03vzR+pFpDLnG0P4tTHNzsZFOYp2JOsrXOqOCWnntG3yi2bKb90 3ukJ8pVfENZJZtpIeZwb5gCAHBpOCobQD/1IQMpOc2g9kWfWNrConNYX3jnKhNoyofK2kMKxCIIw yMF6aLjtSRBGoOOFqCID2ZZGJwf5TMGAKg26EePYL4OWEIY7tLpmTWAaXtS6/cj+zsz/bxT729MX 5RrVie//HxEKhQYzU/zLjFxa3JNMd6jZNP38PHtUt3+L69ClAAyrZPSYa+dhtdlmvKsyKcE24+cp +ve67g9zQQAmRcxa9EdmXCazjQTTZr9LayJ3vYIv+lYbmqS2mOjfzBeD/FYwcNif+D/rG7CdQEHl K6QkPyNfS7vUk/2KwGvHvYzOYL6TUyF1o7w7l1a+bda+335e6FytDBHCFBHsMWr+VsZrwAsP38Um F8aNMCxbtRiBVWXSbGzaTuo6zJ7obsppiWCr1wMH6+q2KifdjNGeKdw71J8cHnCBWX4ZHEBNsnQx 6VC+0365zgGv6McgixwPiImzS70byv0nDJyqL6dhzfAGQudMhGaE88U0db8tdHfoudCGdh1wSSwV Dd7I9dliOUplAPMCMyrwH4P514iPlYJdyHLKYGWumkuimt1L8PHNIpbCKoY1I+lpaOVpxJNvQjke Ji7b6Wc7jVpVaNF/51ANSy/vhTqz51quzO9pdv5/wdrO0KFdSzyLTONB777ykf0s+TFe5Gew0eoE J93r93GI8nEV9HgJ3FRznW8jiZ/U656Zt91JKKL/ycz7NmGPpS7UvbMpbaRfKArjI2tS5B0UddDu Vu4XEye8kcwcSLVmoG6Uj05hsO8dUbwMdA87Zw0ZKVS2I7Z0qL2R609XiUoxJ12pw/GQk32QBMR1 J++C7hq6M5MjMfOjwMwXH3BmgVQoSC+ACH0gc47mzWPEs1RUFXWlJRkSm11XsKe6MPpGLt7j43eh zF0cZsCgei+p7eT3dMrxvCO6CwVhEhkcC/BGY1gRzREqDjjRlndQUgXrBpVDvGv0kX/if8jgVHYP qdkuOrJD+XEyANebUaocnLkaNtuqL5WVbvbeQhNoQwEEFeprY7+VIsnFjURAMsbvEEzc0cgyPev2 /2V/t6sATbD8NuKs1U1lZMlb6lN0yRdHNOni00GxKcxZt0zXXQDDHbpBnwcpWLUQk+4n+5Vu70kb 2+MGKrnzreOAxy/JrrwNWUKo5TudfmvzymXgqlFrXeBSaou7ZHlqCzSMh7Ya67gz6bYYyK7G5dAQ 65n0jvobKzdxEuC1VbsJcZGMqZ6jaT6QTw+uSjoqTFGDmRuqvH28vKCWew6SXWdQN3SJaKX1cWwR c5jwYhpfb3v0Msn+hClfviPBCESNEcU/DRVvyU09tsq1W59DQSqYzpxywCFABBLfcvTv3nEylupk ik9tQWVU2RO6z8KCWydlLuAJCHBYH8yg2amdz/qHHPwes073NjeL4xwL1VlC8g3bBSShQvrIc8+P 8QL4pXWJyKO9jyikC6xwZtuUXlnzNT+iZCSJCN8i2yhGz7qOTPq49hC2Qe+/n8h4455znWdTnoUo EFIykzErI0XvUw3lD8Ppi1+om1v3etsSaTsp20vCKXrfEbg01BiN/UowQ83LAGcteM01TUMGAjjC 1It8p1FhE+7qE+9x/QGLRHiFM6MJyukYGdWT12gyse94jk6JTn+3q/TQlO68ffzGK8UlR6Mcp3mO K+UL45klCflUTVRI/8HffvaBV5BhHiSmd9TVVeolsZR3/h+Zg26da6oLgd+gIog5uFcQshBAQdzk ggz/vU7TdDl0iGVIX2EyCM60XinuzGuWgIChNVoZ3DCI8YgUfXxNHsFLrko/9up7F1YLfVDLne6Q mkpga7H0giRxURZqLOEigqvbP5RJAoWHQTww3dkmrvIll9kPEpdFLnyCjUY9M93hJL5LeWdp3KIW yXVhZAZCT4J6FE5xx9fr9P603r7fT8vM/ZhEP9kC0fu2SejlQClFV+QAxLLGQJKeaquDxI6pFaAE bp/K60NfpOUWNj63pQiGHqBzeHBv06hxGmAfUUzw+rzPBbywynOh/dbhmM/cjqdwQudZzU9difIu oFm3LW8XqILzoKXvIHZDM4IWxz+smT0g3bidq/k3s+bcD4mc+nA5JiEQCtYH4Y3erIH1xs1Zv5d1 ROy5wmCYdTUxN+tsUDrKrhNt4vyPB+HAVT5hrWrBUe4PXb4Yt1LTDD/s5liZ8giGE+zoleTi1eGN 0LGBCDn9YhCi0QQpsypT1hIzFA4XOHfw6exJkC9qnAm1RJUNH5USIcM7gDxdoWR/0doRlCCSvi9m 2cBaJ6Q2hkYjvnf2cQa4D/ctkQlwlw27hwATmyalpc10ClMkeOvFGcRhBuzpWuWVMKRHKjon4frB yVIBhmcmsKPzSbvqBJ1AU7eTDzkwkoxDzvGxIHfZSmMFY1gbzDf/n3CuY/JUtlMnGVrcrpCYd2TE KJA9HzmwkpBuu594sxymbUI81tqBoYAqE9gOdcGeckxGm0ZS4tavXtkOGB/wyaco7ZIWRv0mlbEj DULQlsDX7bNDdMVYVKsz4AVNyBTkCNkVRj54NRXUyj2V58kzLrjLvVAjPuPg55Hf+2tcxHoxl13k JS3pNwoib1k3m4RzgNgDrYMJlllRLd/dXIi8cFEnAwR+DQYm2wSq/aY9FxDlNdmMfEGDGleaP2+Z pNe5hfL1Uw+wjwgE1Yi1/OBl43bW8ws1MO1JmZJGDhBAqHPTdjxOEF4I5ou32Xc11GzbywV+yRQu ZD7OOXaZGPtKMneLV8d8PxJoZPrBUcFrzjoexNdXx0iL8qA+Z9HqmUSsPvPJAjnDi6yRuTshqGox BRxt4w2J9pbXj84tIJjq5kearhLo5hRvEadJh6lt63XqiSQ6D16ET8E+1ycxOr4Aa2U5IPW+MimU M9JJazu2rzyHIuOEyOXgs4e50YXkIt+7xFlRVwv63vJVC30WYANmB2QaQh6oi4pAOW2dlNKSwLQR ApYxtcWSr1U2xuOPJFmsvpQSeQEgBVXbnOx00f+I3IoBgKmwrbzBMzAI990VMICND12QMtHRZwwb tnx5+ovQl73TuDgwZkCXq3bu/xX9XRpSNrtorF5THwb6DZ2ZaABT4mULhEMnX+taSN4uyukQDmYd dkFIbPM2tP6ScB5O2foLsGL63DmGYNnFKnk53yScOrC2qHRBnI6G3AmPEslANwcE8kpyObTtIR28 JgW0liJ64gXOpZRJzYno0sMkT6iWtAnVSxdPhxQYl4VAgIVLigp5jCuWAP3QctF0D6N0mHeqRS6u /BSqB/JUOSJ9Uavab+0dl4xPDjHtdSh3kS8HBiy4bfuQ7FkkQAcTSQMrw8xr1qvC6DIoD+xlx/HZ kDEJ83AtqHr8rZcY5Z9sXDOr6yV3S6jVrGSis30eG/O6DqjMUTvAXuWlBAvdGqkyN5wYO6UyuuYj ThvEME/Hc6Bew5a7RQpQ986tAnyGF9AVCZhO6rvr7+zuDMFMlMfUBtRHqli9C5bfl2dMD72lVKMp rU9tePvXa/pJsV4QO94JlorgAxy3b1yBsiF2BEsXbi6fZPdWcl3ay+WUMJKg8+Fz9wzet3YBk4Tw 6oiGGOyF419dM6y/FMsxS4ZKJepMjsYJop4mU2TJ872Errj49wW0irg/z72KQ1X5zvDtyknkz+Wf c4IIY3RcZXPRXKxbyD50J166ra44YS5ySL1HN/qbRoqrcY1m0CxA8Tn7nggkx1LSn7GtL9QaqLUE 3ygCbmkc8KtFGlK5FH2cGixwNX1WaBT+5MrDiOgdHFqjZbCdoJ1XAn7pIBvUCl8BALarFH7HbC0I HQZZ6+w3OjGTAN3ADZz3NLYn/Lw6MqZVnG/TXYKdB4kpQBIVmYTVVAb6bb1+hLFU4Hb+Xs999INe pixghb7uWwZoNMxtFaXbfAAU02uxT1cJuFQ9IL4bXCuGFpAPOfzTmAB924wOLlOWNrWE1WSoE+6o MhXii2v2V/Klg5NNWVLWVrc+0e5ZEub/m/dV/JRWgGuN7DlYFEz9mBGNvaXGMOCNGM0j4H3N99IG EpI5gLLKcYD+NiTvPt4v6AwsO1iXLGMJbIGpbQbKBDm7eiGirdX5I1AI332hHZh29QIn0TWmFSrG UbW0WyXMsQZlQWIrOghAOWH94fI3TeME7kp4SxkzXfAsd+j/BHET+A2Lneh04v7HALAmhbeZxVLM FO97SkmBOtX61wlkM2uxI2SytjezVLGS1q3px1ZtKdG5DIWyMHUlj/ERx5lgbkiNXuoOppVK2jh+ GDa1z5FCuKvDt7OHZQKwT9eUxkiHHpDBd8DJwIl15n1MM8afoNxBbm/kD5G/Pnu4pY/PEB/d159l 3pdRBlRhIwPkY6Ew40EB5Wrtf19I3z3Ls2q5dak1ivtRKocrZOhePbD/at6gCL6c93GFWX7Nz70g 1P07docPk9jz5S9bot+3rx83rGhpq5aysDNCtkpu6/5zMlSI5Kwdr5GYmhLdvftq4X9wjV8079jJ anYOiC8DlEn1WIAHoNtA2iY3d2tib2/Ju9GUrS4KOO3GEa2mVW3DUE0KXDdwjD43c4S2LZ9oTe4I JftInH8bvGERL8d2Qy1LEAhRZNC6DpNeGnfYof/SFnvZqu4T/vNnSfOz6wiVcVeH90H0oVYiv48d 445iXeh3oWwl+oroqLQvCVeKPjVYOH8dCJbGn+gZnRLDncXXTosVs4MhpUtuILcZ0YaKN5TQoDUk Lgw09ys1fbWwOOLAopyMA8xIFKriq0tZCo+ljQJqX4mPnh5u3h5uPiD/fOofdleGh3dxXP6BtP5z DzFXHUXrzIMOInskucfcBIdV1jNxbA/WYiRgq8co0DcPowVSiyn3M93Ko5d11R/URIPmmUEp5Nav tjyjk7YtZyqw0Sd7Et52DGi9EIAhHIWDdXn5zqmYgyVUwi75rNx9E2Nfdsv024+4S0JD89uRAV2Y IHe85opJlfm7I+QWo58a/LGk5QUXXg4fkPQYT7g/7w9+5YiH/24cTN5CSpKft9b2xFzk0lmP/Opn Nx400CcV3e/hHUMZN68coN3E3HIEuoCHUcduThqgv9YMt3VXh5i8ZYCBV5CxMoA0gIYBKLIHe6Oa kiS1k35RAznXS5jAFlFP0PvpbWzCPhmbTceWQ0+eiZNMXeDOhi/eYyP0la2QaojvfB1Zk0eKdo1C fr6cAfPth1zhyi4p1Lhy02AFPeJ9sfyH9P81/8zyA6LZ7mawZoxStX7fx+ff/mPrgB+GGQnLhT/T 522lA9rOfLdYO1nuTApPbrilSf7NpWmuPvzXZoDX29984B8Y5iiR7SfWbMzfmR+klukUHGMAZd5I sTk3VAcJH0xEHDpTl1uU46AkovQ59jO5kau8r2F2OGPUCs2a6wtDSBpOhbHwfA7vCrrYhTO+OT0z Cf4Z+CDutD1cyiWx40C0vL5x0AceUQTifTIy2YJ6EcGAra//sEo1UMIlWAI4w8ecTM7P25fDv/Pw pC03oDN1XwD2gR8gkxAlioxF/YdbW3iUvWeiHranqzwBdYk0i2PjKj8FNqK8S5m1qk12m7jcphfU f8q/d479tT06sP38CN88h8svJY1V4gDTwigPE9vL4qbFsHD7uzpzZpu+qx0LwLg/5FTO0O+x5qn4 5MnGhl4+lo+G+xnObriMsU5p9IFuvOeLwIAatz4I2CN34mVF3K4V7EmPQqjTuBF0htWvHT9wGURp InUtNCjT7wSBlpm70x7KFX/d3g2wyrDx94z9BfoKT9GyqtEW4iCZgXvZ2+clarBq07RrhkkSFlB6 oCGFaEcbrHf8JKaZ3mmmjei0dFyb2bTDhyJmQVlg7ed8RENBjcrzUX084SLj1j/0F9lEG/K5Ko+z Gy/jU1JjNOSXBRppv7Wj8B1ycXRvM+y+VRZyHWHSwfBxdbTSE9XT5RTR6E+frBR/fVpPRukvq1Q/ PAWbrWb57xCYRkAWdX3n9OgGGsjoMAqRQ8FCQIDic9gm7XshzwHwlkRNk8epzZ4BmFex5bCdgSCW OBR+Voz++o6/3GnKSH399uPXKZtrZrRoifMe5H/LIU3pscJNpod2QI7tQpqHRqRTrVHY7pI1YzB0 KuixkoA4QtdNDPBZx7tpuzmvCJjv1Uygcld2Qh9Gge0e1Cca5QW9GsWE98mhlYyn38knSwHVAbAg Xpc8quciIFmcaeG52pfnhPdBtVXB+6xaT0qzQA77FA1ytwMNlWVON1xYYV8vMZ6hTr1iTv3CLV5o fKAgZCD64zp5IOYu/z8LH1ux2J30pTx9X0Oi6hQr9lLz7d0Sqle2PVYegqdaZN1gjprsy/jrxI06 LJsPOVjylIBqmfIbLfso2kCESXQYoMxkazbsYAKKOSCU7z6dP12MhiVQml7MujK9VlvKYwMomPKv plzhZ6ZLO+6Uw7w9rKmlKvwj7kyCAQdM/p8K9F7rYVvSwbM8+zSg+j3L8Rll5UHdqEUbxX2XKkxb Kguiu3lXZpD3tgPyf38xbive3EH8emdv/aaHDGeec4Ccb6SdPyvYcjRrRFv2tSYKEYQKPjyqweFt dxzqkwgktu73T5/Vg+hJmUORnYrtvW0St8V5hGkeuhMVRAS22g4gO5Qldhu4aoVCjnc2Ip1ZUSNt 97P90COnp1dsZuNPzPQOLWnLbfDydH59w2ZQFu/aP4XvIhwHeJUt/FRX5aMoja5/dgSYr0XhvvFJ +TnPH7mp92MJhhyQTHO2NwHK3cD29GH99K/slF7YgHiBowU/l5a0l+LLw8f6wBugejbbm0qXPg1t smfONaRyzAqRs0Ea7+zN9m2RlkF0ui2MdDD/F0OxhHbJ7+F7MI93sQbymdNrzVMPfoJ2rOxvnQBF I1esEZoxphBBcI6kIJtH+jvXCRBpXXcsS2mmP9YQayKTuIh9RJZY5bLuKQe8S/tn/1hILVryBa4S nLmKW4ylY18XF0zArRQsx6sliFYkZq2UUt+Rj8vbSuzKPwAVULWMQrKe/MQSXYOiyIrw+TB310RS XRp0n03j6Yc/VPfANl2sC79Cc3SccsE/hJvzal3mg92dnrP5jHYUAjYXVNhs2fjX16FDgLXHDIZ6 K5o1lwb4Qq+WMNQrGm1Jw2KQtbEHRIenTo+hcxyafVXgJ7CZoxe0S2XnbwqFH6e1j54c9nqxX+zV RDlzpQ6Fesjb101pMzwoiwPvBR06n4ueYEt2nAMZYKm0q3Jk4YTyCWOYsTyzJ8XptNhva4tg/7LN glM6DgwXV+fkkNnh1lk2fEVWwriM+8KTiFGCkI90KwaKI4fAhjIGeier6Tiym+PnFKyHMjsbEVsG j1fMY74LgTNBa9etPKDLCi8sdSTkUeGK+15gK841P6pTa3fHR1MDSDB8cbK5ZGQ7ESveQYQuGm8c bY9QEglN1K3C6OtkgXG9BcXuxse3GXqKp9vRQJMWFAMIDKluuJzPpWCMN80q+PaHP47Jujda9ZaL zVoXz23jmtiLtJmFr28bkCxjKn/IOYCWGAp61lfIT3tCOn1RElKMnpGaukwZ3SGPEu/avmofptMN KqaKN+ULMCEIiUujxgoy0Uq5DylAXU+R4uirlaVD7XXa5eyqxFlvLc7ebwpQkXgFIv76/WvQoZCq 3+Vuh8uXy9zWgnf99kVzuXEcalpW1iD1zBVPwEw8duHB4O9xBZIGEYnjX1vYlRAEUtLYwrck9yoS +1r0ZduzgkbFpenLT+Ezsj8uAoHxs1mzYYPruqoygUPMXLOKOGIGfLAOPz6Nl8KgMxkSftqpuEw4 J/0YQe+j0ZYAwMnnifmXtbWdHVnzt3NaZdB2HTF7oigt52EkqTvOKsvXKjpIoRWql6qWKUUrmiGw tU/+mLnOFkMyJ4fq1iE6QA7Jjs4bWYJzwLL9KRwY7uKASrDDo9/L7xx4eC+8eAeVVeI2biX/e9Wk Kz3lGne3xuUbf9NSAmqYyINc0Tal2RYZxdCH38IAqmimc0vqmJ+h8iG3TvhVfPju8OvUq5aKEJRp f0VKN5+ikcMfdWuNdDh1smQ1GjWy1MKfsd5DGyz8NP3FGZIVBwdIL8vFX+J4apWaJJaF9TyfSi4s HGH6DCy91ufZfjKSAT2HhMgaqKSNBMwmo1AQKff1RCb3bt4aGQlAq/kyfjfImHi3Y9H8thQ7BT7t zOhodTQAC3+OQc78pce+0JBHRoa3KTi0ih2ScAFA9xF9oOGi7WlwUnvjcGdfOixRYaQUyRXnAdq4 LG30Md9ZqPAiYI65SpFbvoRCB8VNBfeNeC0LkPy6b4b9bHwq/Fan1QVdV5KX99RJwfe7lah3wNez O/T20Xk9v6e//TmGBXgvIIiFYyuq6ptbId4hm/CVgSFDLdL9CFKBLPm+2HaWodG8zqVlmDdKQW9g Hm/NgISae30PYuA/SAShvxThJxJQ6iQ79vksjVGIVyNWz6Ik7YztHvq0JMdGwviUy7hywp2UFqgd HMqvs2tVdO3pvjk2VUOvkVyE6rjgSs/BxLEAevsUWxBiTsXs61VwPE102IKifF9uwsrWG4HiT0fv y68qinkN5pSm/LzLSqOQUiyxSGiALyzsFW+UvVcsScRTZ1iEeHKibXsChjPp4o3TwMLM93BJrh4o VIZJhp/MOQALpkjIYng3jh6D7gcFydrbvbO2ae4H5tAuNrb9RmiqgQ0fVRQha5MKdwY5Adc1mfs1 W0Cih0VqeDhD/+IKBnYuVq9QZ5ZndCkYLaw0Dp+OCdyN04nX2GoCt20aSSdtIm+wZt1ARABz/+wq 00eUNbKDHO7hXd0woJLewdeWW/VW8Hqq2zYDft2Otsdpe7S8PNKQ4vaC3ENelB8AMT79EkNIrTX/ 739wTliePtAMtYYacYKsTKBzNufb/CGuf63+dTNTvDat4H91F2uTqFbwXPnRQtqITK8n8y9Jcxg0 R31cHd9h1KxXibUa652fec6PeYv92y4QCz141HfxtHOphlaKF2j2DGAWsXjlGfm/6GzbomqBPpeQ ao8bbJ89iJg4VCYqIfPzzKxAAB0+rq9TpfSC2i5CZaTTWT4Ycyu1djjO7Rl3v+LdGCSKiqv3SmVk CoubGURR3nPIxzV04r/Aj1IliFDsMiE/xvhmIIRYHdY/bLBz9x/xl2TrJ5PFdbTvXDy+F8Wxwrmb n5Vy78K8IGZj9xVhWPfRAKPV4iuyFsVdoqxDjQ34a/rGu0gkspF1d6psOx0hqvVpe+xjz2dkzLSo DBhCVmDG/EIISImL+XUae8WAi9GRnrcz5quRvkeCO3bvFmdT/mmQzbvq3K2LNoZRharca5Uh2DAJ EglhH3MaPZp/RsS1GW8EZulo1bfZLC6ra5YojdocKWPIpIA9ErPzt3QGnWm5gdCwcOjuqSFiHghX nnqtyL8gq9vuEY6n4bFa4epwMFisVJPCyS/M7HF2Ag7o7smnWxZVQHzUh2bvD6t/inFe+GeVItYw 19loolFM3C6mEZhmXthEvJMKDgE2qDAPAIeW5v/eY4B8khFOxJ5+tKJiGgU3o7R90wuQtRy7rouC QtmJvkX3sIDp/L8VN5TJdSzi9WXiV6b7IlSXo4v2A263ZHn0tAJ4bM1Wl1U++yqUw2KMMxzflD9v 0KJ7BppN2EN55F6DkCtD37QzZ15bnu0VcLF3ecO67M6MSltEME7E35/r9ODi/QdLY5c9GSkF9qqV prd3QgugRbN6FpyzyKddml9dxCTeDxNr/NhDlBycmwKdo2PT3LIVYS4W0GQ4UxOTYdTMm7RzEC4/ 9YCcKCdwu2PnO1b0k/fGT0YQTe1sqB4R4DQKxuBy8N05TJdiLMcHGwsHG8JygymMfBXVe2HpPrAC oAjpTECp0buako6OLetfP24fnVjlxWDh4rw4lkP2MjddjZ8BwsBOEYEJDj+m+wTIiMDRMFxm3DTe +384Uu27VEq/OZLJvtOplmzHz1cksTY4l6sTPSSv/QYEzdm8AUim6LbwO+YtxcxUOWlpcDMAq8lQ xG30Kw1PlPzoUmBPBrMnBel6iCNor0+fsWFoJOFCl/tDR/ptGLUrqFYUQBIu/AabWVH/x9e8/ygW mDlUGOQCyrcM9VBli/zusbILoIUJRiM5f7KR2qS9f5PnMIvknIDpgA+ZcDxdhtPfrlmtNdFBqvDd Ldnbu85vzzSVPBKUGK+zhsgPstGCjCHWLl0YcS6l/I8QzHDN/xv/m9MchGBwZBBd8ZCNsfoM04TG t5r1tw9FA6l+1q3HjfcRrpbWKh0tWUCfBx3Czvzeqx0EAoZpt+xxrQ0oU/DUtFv/LfQFbe7y0lOS qCYrsIVAw912nzH+t/7I4HfMfVd+hmNMZ2CbLUdyHtkBqZuJEG7k7AwTZpHiY/9RLTEp20LB3eQu M8zTa0Zjbq6D5Y7m2m7j1X/xQ9hRXL6Y0lLnbjwB4+oslRO00oq88sLTtjyeSNk2PSGRN3KBbRXn Y3vPL9VqdCGVj2nKUvAgzv9Qcp4d+SgmIwDzc9pzFDwMOzXPJ/rIX9YvcT5HmDiLOX0OCB2QS1Gs Em2n8uHAGBstTeYtmRT5/o/Rpvpym5E4NiOsgvsAnqHp9aPZ8Dl0OOmsOIKvu1qaGTdaahW6TZue hE0vTUhmR+cBQY15rgnNd8ZwnjabWrI/WqeAudzY2fj6NhsvMzLK4EcZPzbQmf2E0km6HZdkyL5s HxeYefV+wGK1oii4Gf0potQ8+hhGOXfQzc90bJCoGfvyoR7OWptnI623cyS0XtHCYWOD18SaD5ww g0YkqoUni9ykBM44u0anL8TuJeiMyEfWVm3Kf9+ClG3AGTFMM4zu3V7X4HHwAh62Rqo1RhDmx/63 89ouG6ogoohQCsL2lxUbl06JjQk6oCeP8ysw0FxCxh0sUjAKnNdtFZ3KtaV9IamFs2cOd14Gldyh dVpkzfR5PUgjyOWtw5753N/zzzohXjlIiKlUx6FXBnulhsf2xH/at39xvsQT2azocpZ8BHxM8QpV WQoO07InGbpmDSsQbo+vhb27ljchx5rP4OdT1SWYatoSGoejSEtP6ubw6emPrYY3gwsdAtkgrjdw pFS+274lj5IDS4CXOZPf9OLb4XQtBjVLkMU7qXZHp2gEUaHa0py3UjwikeUWDLepy5mfL0ZoQ1SB jm615uVZkgpwnEi4aO6XEMy3ejf7bxFbYi9ng9nWNvPQanivoIpiKoa9wA7alTARW/g3YhTkt0hE hEP2VLoQl1LklUIqxjMDFnECYdz9PMr5qgBFBdT7rcxvWkWLx0XYYQWxJBPgzbYK8uF+Y26/MNXI F5i2JbbfM7MISAcasoD7eX4G0fahB0SpJOl+RoLR/dd2FHfAcRNrd3Mg8gQxwKiozAHPMbuE6j+/ UqLzQPaLdaBNzOc+XqWfUSR/gO+mgFtlKzsZB2SQqbRaAs+PL5yvvT3WM7Cnj2EEnE0pMcJHd5Bo 0O2QM/Vw/jaiECZQdDGCTTwQP+PBe53cG8bl0TN/cMjYA5+zpp8lqTPOrJw0TRRm4HddNS0zk9aG ybSKCVpIRat+wiplgbTOxtFipKyZDp85DeKnuK6TimtP/zYsE2Vn8Lq4uHEl9xOLHPYW+aHe3igW GWsmRAmXB6oYbqnjzQ4X3Xy4cJb+pBCeLvEzfuds8DfhXqbGbZEtqECi5VwgLeChFlk8jXdgipb9 3VAlR4WglEmCMibwsnMuYPZDmPjjFscVcyAwHb5aj7kLXTty+tbvC1QWTQRZN0hisr6hPxLUkCgQ ro/yPkp5dm9TW1MnLV67Y80xXRs8kE5M9fEoVxUy8U5PSapQeopRI4pAXIwk95LzKkyh4PmmqQPm MJ/wLugoJii4aJ0cyxywma8Hf3nkTTmD8qfjNXoIRfiI95gKLXCMrkRt7qmeOYeiqMReh6T4hgg/ l5o3HrXnRrehkmt1B2mQl7dCjN06Qq71QAf3/hBjBJU3ztnUqRX8cgOQ7FFdxcEbC7kLZGRQrA26 tG0OwTl/as98FIdKZnYtNV+1uVIiv1i7xd92/aBj6wAEpRPpC0cVg+K1bE0+O+ZDHp0EZ/3xiG4m 5ONgo35AZbsYDvH817PKb5BQbVVFl7d2NYgkGGlN9yn0Zf8s5XESelMazH697Ee8Duz2yseVZsm7 8MHt1tdpqn+SHVNuNS/FVCoOLBrlQG+Y0Cr5LrXBfjgy90W5oirmG0rfCM194MqxjIwIHrhEnE/T rooOjhXOzkI9WaRaxPXZqZNvTkaAXY+6BMjzXwmb3dx+uUvySqQAATZjoTFflULAiplBrHzXBVTJ TauanbJ4zENpu2ZhNPHwUGte8Y0hcLzbosBKrSALQ0MqwPkzkFm1k3NWsnkROKhY579Oz+1ymKgQ +vGdCl0Ctzcp5wvP6RSu+SgA4zTiLjw3XEn1hPdk7+uiZ29lxyf3VJjrXGsVpWtS7lt+HRNmWG1a fjG8PRU/w9g0GC4o4RPL30hczIVoXe7C6Hebm0MLumZogCdX894fumaWBiRCu9vZnB87raJiFdpF NllSZ1ZaUCMmXHvSfcuahTrCGQKWyE0CTAkSG21XpcXw9D6tINzwfv2aROOzeQE3kr7Z8hq46E5+ wdRZ5XNDA4F7F4wjgi2szxhP0ieJ6+VYWYzQoB4tJ9pA/7EX9sh00WK9Zk9zdTFq7+TQDxh+ND29 vcw6Acs2Y8krn6GEgrHA29VUp4xfCDnyXqp4rhFnjkLv+GFpvPTxrNN5UgMZrrEYA2Q/k6/DiuGU f8ve6ZD/gwm7Zqcp85093MmyRw4e9Hi7ehxDp/apSqYof4Ig+kMZvNAJaXC/2rnE+oK4so/qazIo T8Own8FCRov0PUr+HQnN9ffY9j6C80b+i4rHPoeDMk+SyKrhA6JvFZHQMmjaYbdB428RfzRYz71i nf5Kcih03jov1Jg1TP/FVrxQ0+inSaKF5m6Vk93d2aMOFzzAhv4spR1Uq2ZOjo7V0l3gI4nE+UoY 3uzZtx9qxDLFIl974a44wuElEM9Auh1OWeWn7hpPxRnHTataYeKp4xuINvsX6t6cEieA3fFH6C6x MwUUDMmdI+p4D7NF0cVhIKZj3YcacAdkid6bgj2BaXFgopgr0rRJdH0DFrtcMrtI35Z8tLarkzxD vDN3tPl1/N3OK5E9ewdXZizvZMrQ7803VWxuQuSeonPyNuIBOxKq6GOy/itjtOCxdhoDeCw3xdXT vv7RgKgcHxH1BHBxXj6fNkQOA0Z77Qo484OvIbP6YodNTyEbEahoKFKv5F5qW/Dyj8LuMJFP8GjK 9hWgZPVohWZdTGmy/vsuaYzklOGnDcio1HvPvV3SuMM3dSEleEbEk3xeQSBXDohKpRolA43n8fyG 0F2ItA9iOwD9bSnowdazi0orGnOQysUF4I1ZOelpnIlyBjWW1Bv4U+n9u1k8cmJvcrth0Nuuq8XK nPuXkEursmKWuyOhek5bgf3Y0dC+SKHepqt1nVQMemt8rSzurTH2YXYo5dlhRUGwHkjggE5nKq+l cgVEhd6qXAhALCrCC++5vRCuUKuG4yyOBLadbuqKFZKJUot5lSSxB5mo/3io36HN/JPCBJ3NZaiZ s/OP7PhzbBDZO3jARqez053LHzGXxHHru/Zkwufq7A37IdURuq2T2Lhac78tmwXdeeCt9PBAcAxz hrxustipDALwKjiWiuQ4Zzs35J0GMujNkjEoQPcnhAvhyz8ZAuFl8ZFllSmosp7D99n0I17w1zWg cYwcYu/SV30VVS2qqLYlakqqZ18wM0TYcrNt98ky2N3D22JThj+RkWsxUv3r6je9Si5QpJZcdyhD Q6etQujx3timD1yMUNkfD/HOlu9Lw1OwDHJ/tJGmc28gZSPB8OoFm++lC/8RUvRm/UtL11zN41+p 2IVZhHfq3xqMvds0rfl65u+NhyWXZxlwU+p3IGMH9nbVoECuZNQc8Qit876avlsvlVepYwhWbyiy jgtm8h4KG5DQ8UNqmtI21soqOdQJooy6PRxm66SroSYwj6l003AfXN83GUXbXqFmwROpUs8G9IXW UBsj1oZ8pLe4aGj/p4pUfNEzxvA5zBVk0kmKqJFdNsoFqtjHQ00wXRauR8zWLL3IbS19T2VpY2H4 3oTqseh1TTPTVSxYoq6xqa+zEz4mPmpOJ53xf3msMtkZcMaM5aw//tpDWA3fb93UvPz623luLt5+ /9WQBP3q3eYq8cPz5z2mSbSjBOCUOxl3oOZ1wiZyLNw41BiHN9ZOeZ5zTmAqaZyw4IJcALMs7dWW jbiGzp8eDRCXTQg4UjR7Yz6r05bjmW3mML1wFOYYTPvNQKHy3xTe6B1xvLqODO6GX8ECMyB3k9oQ mIHf2Zl15uHOBowpOwh+6KMwkjTX3OecDw8wcuaoL9Yz+ReXYnmW9pIJAl+KO2vfmYZLFKtpCIm/ +8dunsfSUORg2ZNt4d3hmhJpmr94lTGG5emqPZI/asxTb2WWX3XVImhVH7Ef9peqHCZSVq0qMgyA ORKemg3nQkFjFRPUintVO6TZpt66xzbyrVHTGom6+1qBP5aJ5d1dFlGCJzsG82i0z08xU5sguAd7 SeYM9i1f+tBb9qqjoz6IAOlWjqw2QQpJvY0m6ZbH22m431AQMYr4KBjN2qRO6D3cFE/+X7D+64Ob INqqu8VFVY6tgEiQVjxTraektIdjAncapv1r9A7G0iS4Lig/Stnc0pzAOAIY9tnWB1yCSuTqhrxm VA7RK//I5nHHtqXeQ7+BzUPlRDzSDgUocWtR0ej9WHoAuMdE5d7Z+0cUbnFl6XavzT9Npuy8jzTe 3CxhoqmpAnZ7RjCoyFf0ucTSUn5MSzRsF6hHEBuhXHj3Op3UAs43UI8WTUkNA4Qsuy10H/vCYa2N ENpU+P+eE1+I7lzgX/BULvV92DkmZS+ohxPpphXQHSOxnqzbo95CeIZ3BXsPZncAT/3N4PNPZFJl MisEqSSMFjOZaXxiB4Bk2fx78SgYSENLXTZbusxqpiARHN8QKSV6P8mj2hr9lc9N/saH+miA9SOI c/cpJYRcNqBEC9WnJ4LV8n14puowUACdy+s1EUEB/hG2dPOAUpaHQG/zuG6T/hX3IheUE7sm4q4j FFbCM8mAsnq+6sKOrc6hYX7Ju0WavvwkpDH8rDBFu64b52aX3wu98N/xDdJ/MbpfnZz1fTCT3EIp DPkZlpkMbvb9fE8dZDvzm7OvKxNJkff+O6bUzJsd4vSpG2WQkHGEAgQd7gZZDNQh+gZWNwDF8swZ np4AkyFQphbiTVx3hgAO9G2uz923lx+fEzIRlyZ+FNCXCiHHsKooI1lUmf6YvfPMZXLeI3Q5mdOs eecb+nAmgDtJMzP+OMqheAKOkLKbO0PDOaTLGphUB++SlYGwrv2D7miggYPz796BU7WPR5Qubc6X pfF+x3EILFPzSn4pMsfbELjx+/oqgnS3HrSl8GfuS6LaYT1M34UP6ZQVcxYQJA/+sUsbRC1u3sKU LMEelJGM2PB9CvisWZT3/MbZ+Zp+9CFbNOWMRJy5yO3K4FaSL4eljER+C6Q2AkIaKW853bHdabuo gMU62g0paFy4byw/BAygrUgfOICDMDSCdmJiyN/aylngihnmbJf3LgQuD+PR1ryeAaxhIwoufh66 u4qbQoNWphb7ctgB+u4R92YgYdz3VSLNBjMGHlXp2GYNgSCk9d+g7puSH34bftKs2GKZQsGjRUTR gHDQphjrNgap+H1U3O3VoGQOw1bUqBD7wmKGet5Y+lFGmrNmDBvvkhw+Jc8aPi68Ud1Y/Z1zndk4 o9D4fm/Gg7R4/xMOagUS9RzW/g/+QwvF0wWJKA2IBG5WgPK4RiPni9cEaxJwXyYsKlyLTIMj1OUG 9colFaBYRkn8AnuYipLqeIezlN9SQ8iejfvOl8GCaJHa0Y2ghjjaTid8aO+Trvcy99O1cZBiOFoD Ezc4WTLAnV7Nry9fN17M623vPTiU7yYst3G+hss+uh5eMoxiytmEy9wpjxFtMUgwquiki/rV+cZR P3c6oVvcFVkR/b4uGiAc5VfrfLSjdMToPSHK22uI6Tf9RYS2HUcry1G4vFDdiGvsCiRbMOdQqahQ 5+MuQT/Rnq2PNGMPEoxcd//KLSBI0Qkyl0a7zn5Z9dZm1e4HW0vXMCgexHdZFUD/dSK29+Gv6w6I I6rteIyUynKnS7Fv1PHk8YVhVsZwOLIfzvAgjOY6eSQSRBGiU0lUquIcwch44POKk11sGOJbnQvs eW9K5aZqyGCcsrThnlcb7rLV3lCrfv/5/XBiV/rvf1G1B31RT9qGy1QBWP36tzzZ0A6G3xu2Nbtv ucGOc/u7TmBH5+nCTamK9btrFIplEFT5VSuXeBBUbVh8lOGGu84Nih4UCVwXph8Pq3iPcqeB9hIk IcUbZt5yJK1k6mkhnc5NSXoVKN4SaHzYCJVHJhrR1CapSulLICzaZNTsklaf2isPRKapYKtTuKrQ na4bRdecFv4dDH4lwsAuIQR+aeQuNNP19PFA4EolS9YSnAVBY7K5BWaqBRZGlZmst/XCbwCMc0kL WOVSNPlggmXwIP4V9JrrlhRzLowju2laEaEo80Q5T9VpzBTo/urDNVvYJGUcsvDTr2dlfYfDelSA mUan5aZKMhEkKiEk7LdYO7D4ZDaSg2pt+bDpYzNt9gmd9QJhE3QPYvCLUlRfUK1esaUdn4nEljVn tgYmmEh9IJZkappOKhBeDR1j9yT1BJVBskhHmoSamkCW+FtRkwhS3Y/h6zBtZeck0bNhNxBhpyM7 tXjsGDJhWvDWmJZMILEffJ7MqCkdIRZjnDUIUu6n/wP76cOa0xwftnzSDHLfkg7x1jnJG7kc2KqN SSPFfJraW+BEzUCGWHFxymQgQvdyPt68RVTr+Eg5TEuJ4OWKNtp7WkZ8YoSK6V/xWWSt6gf38hiw jNzkQHSV3GYie1bMm7RLExSgN6xqiT47Eyg3zelerAQQUsXaZqRTV8H+hUYWgyYtfJ0USHpDbwsQ oslUh6V7bEVFBzXmquLq0DMjLU+A9fyWMXbGbpiA832NLczL32lIFvmq+YsscjUC6Uv5yWKgNApv P+S1KQOF8RTrm6kd/tzXg0uv/b4xLa1KsuPgJHk0vY0ktq8tBPwYIzVLeXxUmUqdLQ4dBdtpCKnx NfSE5Zlz8ogVHbPtljALCE6Apl+L0fOv2aN2Lbw3hm3gu+SMXaBVpmqiMqqFKNDPWqcd6YIhprRR 4Kt6OnlW/1oM6KKctrds2iOy5JRyOZS/DOD/fCu/Tiu7W6Xv7qlZqUy6JA0M+U+wtJDf7AvF81Qj m/bkLphc2pWCicQR6V2k7aNnsJekhoBbvF79gU21bWfCYKoLy72eld32XukdqX7h4sCDyQghTYvI KjZavNDxvolG2ie8y6tC7S5gwLocUTlgHM0niY/lMXBCmcGyvBHgV+77eNTCuP6WkMEP6O27n5La iuI2QmytqmlAYtLa4gTTIbRALA5NXCR8lSkmnHBLQMW69eOXlgGAjTpKbHFy6hBVZNqALL8Kbm8S Nsi+d/y/MsGBdpuDspGGaTNgwpyRfQfOMMD/K9vaR3KrxRC01Zo0uzO0yyj+PUTUVju6IJDDLjDw ZESEZ5wr+V+hwfDIXbyO3fZuth2uf7Cp7v/OdAp04p2LW91PWFcxWEL53tEQ87pb2ehz8YkvLueq duTPXzJNXYsJsMlDYBt7CRMt5n3wB18nEr5HrbnirKXnpsdW/CFhiaasHCzdIHVl85fXCykfLeIH 0frgiAyQCHGAe44Iff1VIGQrHOlgkPWVSNIs1taKmhvElUmFnn9y+f2+7pw7oqzyEiwZOtam4GyI NNkCQnNoQiQB43Ew/PpL7EfsUm1UJs4ExTHWps3qG3GSaW3P7I/IVORmivtSZ/nyOv191Vz+X7BN kawAZWgi69GaP8T804OH2K0iPhrAtnAAcEUoR9OOKLiliMz11Mxz2kmXIpOP+vFkm9opmx6jkEcD g5WEppE8D/3L2IaxbxP552S42N3FwXD4H6h9mvO8CI/Ozp9OaBfOShgq2ro9U5owcEyygnkJ8M+k lbMJzRJngOUhH2xxveJoth2pQH0CIXxpjrKXloNALmKckVaAZgZgPWtkvyzMA1vWPlr02KR0A9hN YWDgXtq07XXGOltWL3Sg+JUoIE4FqvaoiUovd5EUeeo/8t7o9lamOs7+Tm6YUyFdsXlmGM7iUd+j d7aIpYBuhYSgjx2qjnruCj0KODaslRDgrNRYuB1r1jIUPQp5UPeiVS2u1DCxjPFzEyDXGL8mr7fd 5zlLIwsoiTcnk2nNGeLV35vC2zHyegPXQ0bjmd+fHhzz8yEZKV3jf7k+VrqpDgHls1pTWrBH0iOO bHBePtRMkRa431G8eqkHBW1L3W+1ISBUmAjRdW5JW5g3/KxRilUd9qjNc8qKOdYRb8cu+DldNXzX S5/Tat9u1GMsvUz66UB6oZBV1jFOZmMrIjPlIYzBhdy4U1fHEUHMW9Ox7qag7VswcXQMzlEVKmav AD6XJ7wU1Dp0vuq2TKH7UsOsznKEu93X8lmX/K9qG15Mc4GCW+3RE1lPmp8VdqalPLC5WfsGtR90 uOQj3Wa46mi+n8D0urPKyt3H513nonNcAohApt+GC4H+4ff5nSNQoA4pb2J/fiXH9ZG+o03TSftX gp7jWXrcPkuGfO/4nlfVebLUvpvrb8VrDt5FJlXBgOm3xT4gA6iGdygAgQHlnniVE5zm5m/1FEgB aYGU8XIwXHSqpi/rkZX5YaZ0/vbvPjQXbvyQ7+F7h2Qx40dToSCAkpl5jZA+JCE+puqal3fKc3j+ KB78Dk62NZb35GSCR560xEBt89IljBl4sREN28p6gjOiSC+dv3QmSDL9abGXiQzSyvVKrGqG534Z uGZbUq/wg88KEu0+f39vcDYmMdg1KcZ0zVM5YR/5FW58pUaFLL98+Bxq03F8Ym2exi0DjofPGhZz Twr49pIZCfxTmZQVzBn5yxkkxjXyP03KF+NnF8ie71CpCoL8o9Rwmjxe1kn4ouJHIj5d/YJDkc0c oxbKkLmhyizt2sfrOkDAcfmRwaWcSSuXqQ7yAjNMJ62wMUE3VjPg2DvpJ0ewGZ0KmCH5iiVRn89G zPOyc/wA6G0HIYuR4mcokhd90dfXXkVvY5MDx73U6/rcwN6H5tuoRG+I84xd85rbDvSoawoURULQ tbV9OFc74sXEvD3aD+6Ut9pIxjmSf5P8yEgg9QavabYMwMlikJhcJB5g29CWkb5fnF7AdifvHZDc 98pWBLOwBLtXzssNLdR9Sq6LqUbggVy2XPnjX85H0tXXxfUEVUnSfrJW1IPTKyQxiaC75UpCTdVn Eqe23Ea/0jqPvkkC1GOfgvcQOSJhvuLKLNA5H1Fr9kIWmBjUy+JJYv4KOf0EQllz8TwVbcmJSA98 ULhfbmPED+7WO49HRxc25nGKT+WyO2muqIYRJJgad4yNA/HfJJYQ8gwyXL1PMH1WDnIDno3Uzqj2 TXLXLvSVtrkWi3FbdZk/+qaWBupl18edV66vT7PEN0tsljANG7j+4JV2f2aSZO6yp8IUO4uGdncl tuY5NPm9uqN0uR75eMp3GfC1LKVtEnYlLCxnt1Cs3OzWLBpOFD4P+4IxPfCH/ECVysIl97txNpBV /VqhajoL8LF7J+YL2sQMNgngsbM2lGvDuEVhhvTw/7QisW48ryIZgxNe2TvWvqCb0b0X7cYeHTem FjZJeVt2i7YA/7TwskniJsrE7yuL/0Zdp9Ix6aT1PJee45zSaRXV01Mf3icewtKtFod7cLNvrTA7 u6m8GJ2Iora01+4yXUZgB58HEyeu8jHrrqVLr1sYxoSzYrvV++wuXy14cLOq019fKL0CtGzTWt4s qE49gVdo1BiLJ6wATGCWwDh13We0rcXUSu+rlLt3batpbTkCGCum7iVGVwomlAkn/E61sZWZZI9R aJETOhwl7veuigX2SN+qDoCMYrhPXhKmSN8rsPEN1k52dWpFrsrX1RLl6x4uxjJNgPwRPY1sK7y3 JY40/orFSPjnpOwTUi3vPXuK+d9GG3TbiHRcDefiN5SAElJAn2buJZO/B4iGYuZ3S+CNivQXNomE 6T8JpJtRvtfuPrJLHulEb2pH8VKUHFMIKxlk48V1wF+PE6kUeOSf+RyZVNBqm14KZw4cAz56JTva WLJlPJRTf2k0GLk+CNqtCYaJbVmKSeDVdTeHiUh7sdCSanxEw31mrOM58Fg2FhSh8ljcnCLKkrG2 XgH2cnHLrkF9gjLgWTI4MvCpE7ovDFL6bz82XAKGXbxIfgIEAQY+xXydOt6pfywBt6isjQmXUz0M MvY/ZkZHYKqHIzC45aQXtW8C0Pj6lJCWu7ljpKkyAavpS7cFqPYuanhL6ZCge5XDawtCZv5Msgvy 4ik6vxQnOv7KopgtQbvX6QpoYwcoKJE7IFhZuQ/vYUeBLDwwK54ZOUfgS7BfdMIhpjCA399Lv3Ml aYSSUNM3ISXV1s8B63exKfY6As77rpS6CDRDNPIs9Ztud3GUggYmNRwubKNn/F+2ZGmEl8mtjPp8 jsZzUHBYS9KgdzIZnJdcuHEr+fO6Z43ltV14AsSxiL8yzeQ8mhCwUZK/Akdb4oEmaeDm6qFMCIgZ 4PezF2zmyVDZFLg6p/CU6YnS1JjG0lYfFWSgaRm0rwt66bSyF4c8RPlPhx9JtKE6b8eNqVJhA/2Z Y3WG4a9B+Vlh9rHn2WaFr1tlObtfSuKa1uL4YQcTUY7IfqMrgfsidxEejDGB+uR8SE3028UfIEjF XRrfmgSiKYEY6zBMu8Llx0SJeHC1tzyhxCQAFs1DaBUzy1jghEPH6h87hQXotJecZWY0AU6HIeF/ 2hSKPtGmvwfIJ3V4oO75E7XvZL9gP9j30MeYt0+QACWn2mlcRC87HJo9tBIwbviakmxkLozMPxNP 3M5lfxmyTZY1WiT6FZohYoY41dQFnes8YRKUN0U+Vgd60DqLEhuzYJXCBnfOsL3ajAjgboQgOhKp 19uuV4Nvgk2XwWL1Z2ImD4TzBeqTte97uaSbIsYVsIXHQ988pqbw1bP+e2g10EgZ1VFmxtMzHdXQ JCxV7rCvYpJmdXbASqH6ZdNaCpws754xNueAbDF6g/LWNilun3VIoQ7O7rleuiNFpY3iFLKRzY5f zTLqwEZEUjyb3v0PPomc/q+OHsSb3KEtJm+6u0pUBJ8iV4lyZz7eqkx7p+0XMw0se5iKTnsauc5N SVuZZ6aS0JA7WfzwaidZ29KxBr421blU86UWzIY6IkSwY2lyjtBwDT0uBl128Du3LFbNL1sFIuSe sbc6psHvE+JMdIdiUxOsICtXSDjuby4dsqYaAbgTNOul0syJHSeFYOJvOcRrpakBDL+cq1aC19v5 SjMoGCZKd979MtA4IaphSag54Vc0VLc4Xd8ZasXmr85Czt3N/kG6GFKLLNcNsm97swBnS/a0oSBE b74dPLcr/1E1oBYbUBwQPfS8rYP9mmCP+rNbc/2SJZjsY8xC5qc0s3/uz0qo55cRZnd2GcJJxRg1 bemIX1MFqn8fOvlMoKBxB2lyg94z09wCQoVyvxnvfYXlO6i9s7Nqrb/o2uXoPynx37EowwFUzQvA flVE1ukf2IsWqAXwjU3XVkAD0f2X9iIzAIrO4lwNWIF7xfZuUpceOPdB5ViryWZfMcB20N5JMYcX 344qlLFoF2pAR238WbF58YbDCxJoi8lXSlA1ELaQ7dx2WAslL6WUia17BbFrGBZqeMVGvkBNa9Zm kpEOAM9Wm27KKemCkvF8ZaJWTjUS1SdEdxAp3qJfspKQNbfskt63WdVhjJ2R1aHk9d7hPqNk5b/X 8tp/ocTCMXPjNgE2A83WoZ5TTeOkRqDjSO0nkX4uohYYaGdGHjpojcoyLCV8fSjclVU3XoTmeNik aYWyUmD7/rzx5YDd60gSGTOS5Y6ao3An69MRAAra7vo9VSpsunJjvS4dIKjyt4ZzHLEadSPeb+TI Ypm1QMYwxS/QDBgIvfxZ909ZykoiOk/0zTgDaXMHH1nNtisTr76/meV3uZSnhPpo5Hm6M6XxFRkD ekkTa3nfywdwnTJJW7crRE1kGCkAiqEZW1KcsN5Fd1u+ZZEOXuyOPXK/opgJF0AInJ1Ae6W6k69n X6ob6W3RAxrajHTzwmg4YfcwvAzPmnJ7+NjH6j7LjxDnwG/nJO12YWWhtDjJigV5H49fVYXbC8jc UODVMJqVtuO0EBtKq7DGTAF6pqcDdWkVgtrg2/iNtebVdBvwSm3y5/S3VErO47/DyaPHONSGsBAD 5f4xgsUk9kz5tPWWjBYGBgmz89geBys/zgBMtebEIttanJwzpPtDZ7KbiKmC3Rs77FWSMC5SL5NQ ZOAz9oF2h3Glgq2BfgGDbYtnyPeFI3N4sAL1UXaHpdH8yiZfUlmiVQkzVogtPXXMQ6R8trxKN3UL 2vxJCOKkTT2eWHtA1M7+dq3YEF5X4+NGyNoUhPB68UVoGLktEo5Pv2YCDyf71MRlVFW1+LsNzAED sRvvlh1V/8cfCK1KrWfi6S5KvDlPNkumo87nlXxyC0/bXrL8vSEJhzNIa8Muje3D2C9S/CcpURWL l8NxCm7NRAYnZIc95Dos5MQgN0TwfvwQmE9QA/vx/n+ENIbiUJ5sC3bIq6+LyoerjVCkmVCWz9RI 9PUOi3Vcd+dsYdoIH/D+2RwuPIuyRB6zmadUxyzqKmI5Ts+iEsahqyS/a+sRdayN5noNaSRgEMN+ BnXssANytTtWJFLjL5Oen53qEhI1tahXaY7KdfRsUyD66myHNN1rMPVHCbZqKjo0W92zXxlfivAr oaHWgKaHai3ZMGmyDjsm+QH5qXgntrxkH6dtWxqaYY8wMGHvMJSRFV1UxzNYSKS5JFH7Xd2eRHe9 1hJsCNrBL0dOe5e+8eIInmEPx8S//9qo+SkD8GXRpDFwk89Cv85gqwlASVmUXmJcvWLKHho+vsIv L3lorZiRP6SiKQEXmLDPGVyMb3t3x0BDxfL2mRYs+Ct88qECVzelkZW8NAt3ZfhkODdLUw3zWkso YQBSaMrkdRdczDTBYIcJTuQMM90Pb6Z9CWXLv7PcGk2wIP2ABIe3VnAft7O8//M+9YMNuyMmEwUz hDuighwwnQkNSC8TOAxlsSmsn+82SR6P+FrUgdLwPO4bTkmnF/idAow5r53nhtGWc95I6xTK+vkA bwMuCHbXRz/wb6nUre7ktk+BgcbP9fl0rI60C4uSmXAFc7seJ1QBkO7m3sgyTBO/KSIw3anEFNI/ h8aAx2fMFSeP84KEIn39U7ZAsJD+T3qqRoHTnwxYKhaIAjKiW+Xd9O8NLFX7EUAHIg8PcVdTf0ib X3BIdoDWHGNTllDkPYSHYgoW+b79GxeBFgKmmj+6yjlvSIdvq6JGZBgVvxLgbwfniOhCABTNekNA WWmXDl5kPdXRt1dJHQX7V6yHqAkJEodUQ2frSohwioL44VTWioGn8D/oHJHZDlFyOuhl9k1nirQ3 0Ijxo8Xgxj/ZH+yH7pizkMSUK2/Rb7Pr6NrTFW4ZbS3zHeGf7/PBbCDVwud8M+y8Ke6P60XRbVy7 sj4RP4naylnTvlP2zzTMG1POKIkD8o6R1gjNP3M5DrVww9+dyQvOpVJE09BPcC5gdyAWH692HbW3 VdBiZQs7PjOz19ChUfjX3UXna6SmneozwfIK6uWFXRi8ycNogf9hpJAQUh4AMYQ/8Uhmru2hx2tH iGnY+j7REsDX7wvp43eapEq+7p6diGDGY1VPJyakPoHT2TdbmkUVxsyGkrWOK5u4hcCavfnolOxD 3LE0mi2Ni4Dg4Jzco+yP3XYYvxCoVH23cOTZQTyy/OPdMFwrFKSaR73LbWcbBkzDdTa7jgjfcQ20 gA0geV808/17RBEYlTiqZuldBryIis+s4fkzJBXHvSCbs8TEZHhrcu3AHLSDROCMV9HAJU7yR6KB 0taxKp795pJMiXC8+eMSOifK86BxbbSgZw9y9CxbjrH95n60DkCBB/RaDS8ZNMi0sA8vxIUPZDL+ UvXXzSmoXtZozdeuaiUIztdMYEUd8LMPw1WX6BMWpvBZmWDD4BMJAdzwfjgvmtpP//TDBHnu4wRa E2HqdjMHBwfmIE7L92PXhdJ+cduvE/f4iqwyoiN/9lvxpB/xmw3J7aR3271viQH4juJX5WMwM+xZ 1WtNyb/IMSb1wfHEe3Qlg5kgLvHm/Qn/89xe+7d8ZnF5go+BIcQLWqm4zUIThteU/i20bvj+E8sK KSpNznwvfdb2EFkPz0ioKIun37nSYJGEgh2k/e1jXCkNUgWuETwM5dvV4b5NT2Vz/J9vltBJ9DIF Kb0YK3SDoZXouOKbCpaWpL0PZHLiiAzvY1Nu8Q2+NULwUgMWDFjFNqiJ8k6U0+Rf8fh2jIgqlzfX zTE6dSWFuYjlRqI2iyWvIkE7LkTc51jv54vq1tWIy+boRgvDNRJYLj4K5NFEprWC5YL1jWd5uJqj Uj2/7b6Y7NgyQEIiH9/gHoeR3pFkVAoLqMUbfycxaMgYMlbgrNd3k+B7LhGN/cDNkR5VL4LZqn/V Z7PreFG3NqSLoRKVnSyuWzeTnchzuzCMfEF+kDeW3pI6rWgMtkKzZzAmwSn9rLhuKDiAlar0858b X+A1j6Memj+8VbyFneCl4OObz+YWNnlMcUWP78DoXJCqfK2jGVGYiUxGKdSnpfWJEK+gX8zcf3HN OxVvTgLvAQ7qLDAOin+OyhKO0bJuwvNhu0eDrI/IFVVFwysfKFhyQWf9GA0H6UcR77Q5ru/zoHCp f9XFfmI7suDq0AKxWLomLa8YSn38IRFUY+aYWzbYZYmm/CDVK8T7IF4bpjMNs+BqWiHRHYBZT6he AD8KSJ5cE5q+cY+cqUlJnZT3xBhyW2VOBmxwi5anfAZVSfjrLiMyVxZNcNx6gnlyC+GqKGzcCIQC S9RhPcQzRVUxAE0KnpyKs1BOUKfpLyUC4UZVRYaaUMslb7DnmsVFs0s0nLzPrYiAiDCCdTtCUVv8 vaLK17dyoYkZ731HTK0azPvPIgm3RwkgcsMiOMd/OWbPsjRH8jktWlMee9h2Mh5DFWbKmaQTw5R5 GwIk+p4qRL9/St2c3wuh1fbGOsi6Rw9FXR3v0dDBofxlbegv3I3YWwc7+uB2fpCOEQ1YGD8AakNi WntcWTYpT5S9O9yX9K/Zg78cXfZgsdCVp5lS4bHD7eFn7/0Quq63gYDDLTREqEPC5e5oGgHgZeA1 jyjhNbDbnxBn1rF8eV5kM92+1j83P+bXwYC8pVOgplO97UpzYCBjyYWl7ILPT0gwJXFvHh4Tx8i6 lRgxjLLGHIAMn0hXoEFdPxCKQb8muDgjoclTNiVpFKczg3xHBwC+QMFzL+TA4RqPcaIfqVD6K0QK L+eJxJcL71JW5P3C+T+x/jYnI3YDhxXFY/c1Dna7zgMZntojCUZQ5IF0Ha949hzLSR/XWv5mQr4c kkCcN8fBrfDSyofsPaOeYeLHhYBUGklOzqv+LneA1cQKeLt+6oFL/fCLQ8x3pWmL/tm2GFepbdIu BAbYmHF2MI1rN5vHDGAaYWaOgo00jeN3/m4bqNzw8dBMkgHnKkctAC3vH6Ojc7PQkmdLYZ/HMa0c m2vi6yJhUsRvgktgoAg0YaFtv3xfzBUuduLEnbOeCodbmfw2NGOR5WFB0JKQJK9GZb4gNNxPVEcj QDZF7V+pxfAxzZgovogsLVZJW+Yx8fU0+wesKySISMsITiXu+HWdL8ZZ6D85YFzQ6e/fDVutAEjb Eeex4bjandNPVA7IgxHXV+8sA9Uurpl/uD9n6DuT4IubDRiDmc0OTZs3qpOAD0p7TA9roAhGmoA6 3ylYyAvlrrDlEuGCTweo5gtmjxrHJhE2FI2QZ01OXB6nQd3y/aHfBiijXpKu7wNT/DoVEOp2I67c Yo9X5AbvhcYkLuHAQtTKlTrIdb/eQwCeWKwEPafa9KSk843cziGOXtINiDOfhdzwGzdAyK8d10nb AZJoTRCVrecXCHhNTXqL4t4oL2eGp5o/V4EnlMef0fy+IBhKqZv6vOW3oDJadZfhfGb7G4x+KWXb FlGsG0tSjzddxdGVcdutxBGBctzfgBimoEW8RUp9TI0tJtrXZMs4ZqaGkwxQfmThyAMrx1Fb3Tmp rEDuo+efssjEIVPHnR67tguN040QXL+bO/6AWehotSiycEMzLD4ud06j3WBP+cCcunmBueQ3/EVp TvQhDJaoNiqSwYVW7Up7iVCHdqQBGchHVUdGsU29DJd1NavnFpDfl7Yiw2crAwu1VmhyktZiKn2z NwDAbDAYRV+kN44rDOr/TtumZTMCCIRb9zYP0DDoMPdq5BCU2M9ozyStDJWdNMZRtvTMpKNACIEr LuFyr4p3SCIiFP5DO9JMJOQd3Y+GT59p33uTuzh01Qe5CZ0NqExW42qJjT1xauniExj2qY2YY9fw UX84AL+/JNhA/Eeg91i80esI8rVRQ5nql5eC+zV6dANr7cqirn8ejznvnVrboi7pnK2upQG4hshg fmczUyAisHRrqAirvo8hSdhed0vgZTQhFUfl82W0exPom8WMB50KXrTcQLIakOxwp6Rc4VZDZKCF r+pfqazA03NUBKJ/t3ssMcXnC8bqB2zGeXjIHOlwvSpWbDv/IT2NoNr0/n3iTLRTvCV4mjTlIO5/ neo1Ta8kbVpmxdjUwz7fKfXH8dJbfiArjkjllU+wn6cPGiBFDaumWQer+9iTITUyt+yUVtx/rPSG odKCdH+BUvJuA5xyCqEmznhXJqQbG6c0nmEoNOhHocxgmH6clbAnthXyfX8eHPsKRGDt1ErlU/uq +TJT5U1kP7/HW+eUVEvWt2TFQWsgueTUS1pByMx1ytlTjvTdVwNurgn1akRoDye3PeD3ooI1Ar3+ JkAtV4s6bYzFKeFAspFOU2udn13cbKgu13iAhACfluOthN5hbpCmHKFANDXTLJRojruK0T879+KV Yfxf/JcH9y0vwpM/KtMxIgZgDOtTaHn8D1idt3upwbEnMrOIEzy7gIe8DufFtlwqv/Xh8VXJ2BhK zC6xGkTPSgPR+JZdoG7H7vkfALrIWRDrxsuwOeFzejP/lQs7jzr6JVejmlVNB06P+QmkDZbbmpaH mt0J+5zLA0bNTLvW30pCFIluu2v3FUuIqLOYBkD9xpjw+ECHo4g5dHWOjRNbuRQW+fTsmOlO3CuU UTPIRbOonWMd8fd2Eja+HLdbQ9VGmmNB8G7ojiy4kTHX9pU5iNdgLqyjaUwVjzDflsVs5fNhhyBk bzYqLvG5bjq0iXev5Lr4cGR8cHTufLoHmbRxVMh/70aNsW8NIUCuPwzJ9o+nfWa8/YcPDhiG9P9y hO6b5HmPC8PktnxWw5bhH/IT2K73Mwxz6tV0OSDhTglg18wXMm2abqvvKIn/E5i0ijknWlpUWSkx fRgVRAJpfsVPr65DiUWBidRejmnYs3ju+sTxXR438l/agLtdzhrMzI4nGXqW9ZX1HWWxU/L3UeWa UJjGIIgOsFZkfaLXH7Qz2r4dFlGUJpGtEaE+SqnX7S7FbGthGdooWass39AJl1fDcrTNe4EOAORL qP51m2KC4NuRwAVAx+cMw42Dc6qw4KsG1Kvm24i8/OI6sQ7aY1WFZFeE36S8Lf+hXBUsctxYs5jn c+c9ccoWay7DMTP877HoDHp8ugQzmbzfYJ2WYgkDCY1RhGg4etc9obJgr710cKWQ8qGlPiGKaXB5 Xr8I6Z0AKij0qcaSqUiy9oxo7peZqgcFG7RIpDvc+wRuoRsYUH7X1oiE8zAD1YcvfRlfPAAYiXQx sUxEbW3vIe2MA1Z6Fd2VPNlRoc8C4/aHFMO7jNKC6z9Ght/FLbah7gCMJD61QkgkjR7O7rjrDyk3 h0zpbGtWjj4aCRDRP/8WUNnadnmB6VDmOk8ZMKzDpV8hnhDNl2DmkIv5i0q+2JEOumWEtN7Di/XY KA45WOv0SqADrvOHQS9iqAVXqJT1KFeYLPsIEi7iBq9YA3Lni3WvRQSvYhKhNCBbMOVCTQiI4aQs 8yrxds7ptW8G/ujJxYk95TX9UXrrUM/yC6vslMsotKsXb3j+wbT08F1xy2Fz4sh5QZR+MtUxcjyg s2JAnWHPN7fP4S2GZQc6b5h9WtT0V5H035l0ZFIpDBbT5er2lHXAjEdHOB4pIrJ2Hk+vHQwkoWDC SI3ufDyvO0PnF/RL1S6wLFe4c3fi2g8D8MGYHNJO/VipPL2sEk6cRSmFGpTsb1hCf7WUs//skLDS trGQH1NuzgxMxCFGaekFcMmw/p2FrGV4mYRuE/x8LXjPBvt21VMU3Fu+PdQIpG9XobJiVOw2O91S s/5U1ycA1DNvVelU+mn7TQxY4nIKAO47CUhH8KRhe1C6O2Rf9ve4oUDGgZr2oJ3AcsnN653fQU7S jCU1RXz6bsaHXWlcK2SMmRod73siyVdNXvUOfu1ChoKr+/qe9lXKdvfVXC9J1PQSldtVVcROYMlC DxMw/WktcaYQInByZvqHzTCrR1ZKtkwPVYrGVr4h7PDO8BWCR+rvVsO7WCR52YViLtXTfDQ8u1D9 cONTOz4bfjAYIpbPM1ldTw6YEwrI3MSB9tTL1Y9yWAFz9L5+zO/4foBEb3d0Ab1YUE2MHp8oxRxd ip/nMMS63BwOtlXiVlj74SCJVVaBkWr4LteSd9OzLuU8IQ7iE6IHwE7VF/AEBJrt1Cp1fv8J2GFW /HCN7ycD10mtbqMYs/+IG8uZVOM4VOns3Phc6t3GsMrRBj53rzzMHMlehZ0+1f/QXW75bdsjd1mo 79Q661ZsHMHwXej5e1FaJ0aXtKdlyIy+c0JJO8PxAi8hLFFbo2vkACh+RwuWpAyOzw7WYBVtLM8q AmAg1ZhipceBkrYDgJe3cVW7PtHsDT1Wti06cAX0GsH8bsxO4ECselNLj7i+DvOE1wiRYJyMUs4x zFJY2F8T4Z/5NfTNoDzG90s/SCOD61LlXes8M6zHvnJEWp14XKAzGSWwaM/IVs9BgeKeuXtwZUGp YZU9EdCs5svf6S0UoJOtR4uLl4d/9ws0w83GbNPuY+vu3LUDjO2Xe4QmFz4tZyqHrG9bvJKBRjJ3 bQtqLkS98tQHpsDNFxxArdGd83WKtZBGgGCnAT7iPKoH90AEsVLug6odWXfa60jWIFfWzMbBoXhk kQsbmqTno5BCzc0yiFeg8Yz+FFYx/pDgJ68ugNpiCBXZLFzNu4XIsyFrwFcFHE0eGI7a3TL8Jrxn JdIS67yeT9V/AJ9BPcy/0RYvQVqTyTA4yd20euOiEhkmDZzOA9qSKUChhCUak05uN4FiSw+jgwPg DdnK7d940F8UDWigh69wvkXBXO9bN+q6oRnfOxkZfVcMGI9f/o6DAOf2uK4uBVuT8HeRQSMVYuaN zqpTT1CXM2D8I5hEiw2H5d2KCdSYEzZysFvu4LF2hVO6VtcirtN0P8XQKQULh+ACL3xdMr8JHnNx xfaY7UeOS7kMdT07+h3OjPCAe2thEEYRXf2PO6l6wIpFW1g5Ya4WEgP+5K+3wGCP3FpxlrmY1mWg DS8yooDrmYUFzYCoDEfwz/EYrQS8WV6V4pfUzNh2PPagjmaZhFJPTrR07nFr5pHXW/fiEfjO0r05 6SJfByJiqdeZ/VDNXy7npbSuiL59uz4k/wpNQvbrhpY7P2jS5x1+wLYT1ekbWGZ1MajK/zDqFxY8 Y8WDhOEiHs5aKthBMyMRmhC5NloHPhqejdsWGsMN6bGw1GedFv65k0r9O4GguPHrsw4p8+4UEBA4 H5VRIiSexOKL4e3Iqs/Wzi/iD6ulE620D1x7obXxHo8rfc+hGDyQ9gKdHuWuS+x0ouqnuFaeGgdu KuGHH3pKtncb+ppD1/W4jnzb7QJ7XjFlInBHU6pl2SIfP8PsSAWGNC9kxO85gaVgsoW8tUWahP6V jkTg/V2Sj9OjiwWzBgR8cVtb0WbQ+Dxs1An/7ETUwARwdWmnBwfyIIJtYzVT2owhIJOWDYK6fnt8 2nBuCXEzwA2IwUYD4GXaQ626Bnfr93S4m692/JEtDKGY2Etu8KED35GxmP57rNAhul9IW1Xjwzpo uvzoF3Hohw4uDndc381pl8zWoZMwIXCPfc07Gl0fxZpYtiNVndxACx3Ctu9j19e97PlizubZPw5U vc44aYyCKgozKPMaiZGhTSkJmOxmqN2L5pX/fM1sc1Z6driHLPUQVB9qJXAAp7TWRS5aGta43sK3 C5YOimVJ0pZvARFfL11gQ/r2OOEdDUhR9P4JUUg0Rgf/XLUEC3SVoHRLCmHfJMg26pBHbgOgq6Xk I7OcDrJED2/mW37x/25aPW5WMmUppIMGQlHbo4f2hgPi/2kj1PliqTbcNFcVxVUuGoaC2shdLw9i wStxzLejuMj6a12dzNnBP5QfZSpbhLVAWeUykdJOX+so2KSXwvY4tbPCfdaof/OMpNXV1InF6XYr cc4L77ixdyXLzb4lgi2rUmOkz2WHrk2XQ2B523faGEPBRSakB5xM757H3TAyZ0QqbAKZinZIJKzj oQdEXj6U9JqnqAs9rSFMINo/YXSbDORmL+w2QJCpeF5ivwJBPIcipoFFeK8I48ZKa4lIugzT9k2r MSrRa12PqEncv7q16X+fcqRy/KctbPEdx/2PFatT7pu++Pwkkz6cZrQbZkv772su3fd/kVFEJgTy 5q4B50q5k4bhvYk28iCslrAq+jPIa4JIU+/damapVh1o34GBUvMyHI+b8gB9CmyjZ+4JWzIgPlym es6vWjo7u4P6QlWScKn3K1hMLXay2MoVRYVaaximLHmCw/pOsVc/ggXSJh/fxeYW5Sf2Uhpmuge3 LD2xdWHRUW2oHu8r8DDMIbmiY6mvTopw8bGnPGIyqRLgcCYJit4o+FPX1WcdqEnEuNWeHL31JT1x 3/zmvHPaNhmlLS6TpRlIXu08uStCsUFea1RgSgAzyrIoTJv9M7evhAeEWWgk0gzkkfoewbCKqRoT U7yPPKH8RnZUMSVj/2y41he+dB0GitHMi5rCF4wPk1c5fsUqvLAJ4KvpofUNQIXaEyhEXRrvgSxH 0O5tr91kOUmGO9Vp0yCse9KKGagR9a4vRa0wLgry3AV1SWERpsFkemAiJWFTuJ3MO8MvcHnIOGfj u76VJnS7nGisbNKXORzLxB1VJOLK2/qfiZQKEPZA6eU5Gs0XCnROnVbXMfZJyfealtuRj1w4WEqd Ec1OhFVmt5mvOw/JUsNg/8XTUfXMZFPtwK+4EDRxKnRM6FucqdKwBtZK+xRloCa4rV4ZHysbPb0p Y2iZZiezkEnSJsIsklFs7Ccp+cT1DLw4vwv4HcnLsuWjwDYPR3w0k3XqBlkBvEsHNOw9uQ4IQksl 5NxWrsM3M/56WD4H3y0pK2O6R/cg09+F6Ln4r2Hb2+nzsu5sh9MGdG0YM/zO2UhpATqRo1dj+v8Q ljdBTy+w0BCrvuM7oEYf9oRKW5gyOYWKmLgVcya9RFcudYm978J3nVlqXuxIHQmzJ/v1p6ULqFfS KqBFYrN++yuk2cJ8XCnj3UwCeCW5hJ27TDLNaD5UuuZFqsM/YT0JuQ72M/qBFr+p4zPgVuH2jEL9 ukiniJxUbScZ8OCTxe8zPfqpRy8hG7u85qnViP5BQhOyTsCWv86fid4p6eEzBfQHwKKqEUAvzEOP kDd8Wk0FmuJcjCBGbGp3ly6YwMzjiKzZhYTYduy4dGrdGK4jdaN9vlX7DMEY0vSstbfuFgsLidAg jLKfKYg15QRUVosKmcUoGBNuyYXLPWEaH+iPnOI4/4YrivfkMDMCuX9wV5XO9Qpmrk4G6d9g/t2H ZVOyWyGmgIUsIDALXzkE/LScrsV3oSmPxv50dBNyFi+Z0tKw8lDg15u8ZQ+rkwDe4BN6kiOm4x/I oEYws0goyK9oTzLahYtZIiy6sGco1gPdbJlJ+XQ5zCG9IFWRsvEQjeq331LjdBMXRa8C5AzFDL+J 1RlZuHMfiCP/+sWCNv7NfdmdYKz3gh9aywez6HbmdstpwuNj5aK6fsSAh4WIds2JFKEKGpikvIpg RCpWuPIzr0K8u1ZAPnLy1v7j45MHJUS/Z5uUtv4lDsymIDfdYqyvOodIg2GqQvR/H/KdXk2bpmoL odPlwdxgEmQevzIGeGhI1QC6Pjv4R9i8O0WihOli+T2POf0NYuzCivkZk7XmKf1VHhYLnu3ALcnm lxJOpf4toJQjYJx6c5to/HCHPCcmN3hOaeOgm16cdoZNPDekfK/2dMqav26cLPl9u1U0gNIXUwnF yNrZajKVdBPKR43osENdBfczoQqAoSTTvNXjhFavXMl2qMy/qZjaJC5bFyjM6kengJ9QZF0f8s96 kTSw+rHdgqsLSKuEVILwKYGVx41pL5BuInuq51Zwl3QKXzRpeiPLvRXdSCpUkO3WilosDAb9vxPj wUgn7rPcpP9JpyRSpf9wWXn933JMXCTfpwoOVp0gq5iTUIbNHA/q5BrPDMC3OwvJ5oNnnSa3FLMN bpLUHhH8JQqDX2pUxtAjzyRcn8avsYzhW2oIzZNwPDfZFtqwlUqtUvb8SIjgWnnMF4XVd7rU3iWm pMb6vn3b46bt4gbspCqnfETuY8tuM7HWFwHlBnm3FPmiu5jVfZOZU/nZvuQk+kj9sx2TgQ2HpJOz GML82i/ql7kzbd6QGrzOjTJAl6ozlAqzc10iM1FbYH2X5mlggX7WRKHU7gsMRJ7oE0dNhhna9X5h smAw8l/4WS/38NJDbcfkCZCfFRaNQSDtWbJHFfh0a7e6gjDIbiHeqErI2ME44JG++IKYPnTP6iz8 k/zBpPlqTuws64ddTy7l3jGYyykXlm9cQvCWo11WneE5nhzyynJYtWPLtJsZ6ly1rBb10JiOYP80 VdaXAtLseRHovUwE5pPWLg/lxlYOlGo8hTszulAiOyDR4hLmFcnHZHA7UIV1RDvnOsXxo7Yqvxye t0TLuOVruy0gxWsb3C/KWcagYKue7+D9AlNZ+bw4EGOdSlXdJcwoXVdV0qYxX4pRNniskEbf2k5n 6II+RrLEW2y54efNjWt+ZnifWHw47FMjK6C7IkOT8IQnt9/TrTln4P/aBy8rVz63Kn4bDu4SZnvq akbv4Gn1GwO0R56nufD3aa7UcZAUXab8cwyJnRJdXAEq+xRYu3AXLcD5MVlR23jhVjW0GeYh3+Uo eW33ewnfbS2ld94oD5oFzKBZ4L/Xs3uKObGg5lO0gvXKrEcS8gyPWZV0Vdbm5/bUaYSC1RKW/VpJ zec0y4ieUDYBZ/2wg0WAc9jP7MIEH3aBNsdIx8r0L7JBNW4YoD2MlITweukMo1oyjvKOKwCfwptd O5QHi0TanKQH54rRevRDFow1GqKaJ2/0DqogusrfSMYZXpH+XvEbu4Rp+WcjO4ugeVwezbcdugm6 iLzaqThq9K+jI51g/QuWiqphr645z2T2PbDSP+fHsh4saQp7HTpv3LEbNYFmLCdKuv5UJ5yGUIzX gL3gMb/8LmfJVLqUtLVk4NXxQAsE4z3hRcWoX8vTcj41iB7TTbKL8nBmxrfS27pwZh/NZ33SXDI4 1ZNkTmXIwb0aD7LaJUT9U2ilseuJHKn6N0aej3M6XkpCQDTT3CpSOLVQQNfZMh/LD/MAFL2Ive9p Qi6/5NRD2q7zwqw2bHZQdPRsYL5rkWdplhhvDi3M1ZTUSxuJg4K73INj1cn0iclVmU8Ko6/fZbpl 7qupHh6JTZK3oYW2etUjdqWvAwaUKkRaUPjAg8OWazixsvvZPotJwt9Z1GNpSziEmY5BDXv6/qja uNXiGfHDKLVoo9EAhKnVDT0ZPfjMedhK5anp60Y8sfR2HE0E/w1oJvACzAav/s9VFolmFDsajFRp GLpX8rd64bYrTDknv/f7CYZbZlaG/tno7CaPFoDG5oBFtpxHjDlWjy76E9TdXofVtYVtsq2+R4Im gsf9oeBXDU3PiTSrhXxGiLi9vtU6EX6Pn8MDGot182dJ++0+cD88P/T3WQSp8A5InwppNuBGpqrb heUlb/4NIawGSAeLPGqXPA8k3yc9I6aPygK+RboSillovMvl9NzZF0OMr938NFVrg9CZ6E7h9pq0 C9+c9fbnEv+o6iezdaq07LCzKXhj7CuBg26kRwMRXI3YtgRmClnz1eLg5Mh71iH6ziSZuQrBK3LQ 9aVRMOlqj3QpyaANk+fgWeoHHJRO/682lvCQl0HvSgzPAiQNi6KH32c0OXV4UEFDtTmogYnhym7w yGj6ZCllgITHx6Vy24n+3y7uKWONSljhbY6A7Psu3YWUzBIQybY5Chg3lZKbN1OsP1TcCKWgTKbM 2aTmlTncE7CZD4fFKeLUsBY2e4vCZ1K9tedA8Dq07lWDAYVRkUq/vg32B0zd4SkoCRNwdNzqe31I 6rzUJVRSApyKRV2NatOMGAr1Kw3n8e8AR2vi2pNjpSqRdc8LkzGGEqsHETImDAezDloYXPFu8NoQ o2oWGcu+keLHzBTsna5FTyo/j+Mp5vLJFN0Aq/VaFp9IQ3b3lbKf1n/eCZ6rLY1WGHZZ0yuiNfLG iDClDJcc/DRsS3je6gn34AppUhQiZhC5L0K0xWHrLhm0LZRIx6a9Fz6Dy0mpu4OhbcC1rrq9wUAf DUKUMl8uWPmc6OGBIoG8eizLbG3Inq4qSuoh/shiiMXiqatnA3V4Pn5tpYfohI4z30ix2NYq/tD+ NiV3Zp6m7m/EooQBjN0wn6X1/H6X+pm6dYGdcTzO0xIpnvOy5SO5pgQlEFmg+l/L8HDYw61vPsHL 7dYY1D4QjC7anfAs2ysywSE4CtE7iNmY1Mfsn7bGXh7CcTclvFxJtQmLLQh6kdOXsJxOgfizaa1v E1Dc9zTaMF/vBqXuEcB6PcuPtb9ydj32S5mSGVsvTlxD6V4ZX9yHCKsF5Mfw/U2E813k72yHZf5R UX15BLFXAlfvVpfss6epg3TBUm3cVh4DplXmu0saeeUqxoCmhPlTpsh5BQeNW2UAy/5Iig7c05EW Bm3YVrlmoa9a/XihL7wEdqErdjOuTX6919/oU4f6pvrFEUUKuQRcVTIUThV2ArqrOHlMgaqGYn/2 DG9Gdm8JSOcQGrOr82ZAgoqMgamvGliXdKh19GoviPD16LAUJTv9JWBae5XHy04Zg5XJ2KKb5QAJ 0YnUnsQtRQygQ5PKyQ2JnZ1vIousovG6RKOeUByGzUwdGd7FShYVWvR/+gBTJM3PfNZuzcrmN2Ri OqRWqJ6lkX8jiwQY7WuR3xbeBJc+t7DvwJuP/MyW4rREoT+OIRMYpnJ8IkaaHWlKYjiSStXnPt21 wFAiHHuPPK1amcUgpfVxdht+xiHxRICTLrXAY7wTkpBqrpgRG6fZYeXinzLKRh/0NAVVqSFaBilZ KZ+ikm/n10Gllf2sKL3Ek7yDQBecCVlkiqkrmQfptGlQsnbfYgByNy8g1G4lj9lLjP48O6048t59 J0GcJHw7odRphLca3FeaUIFOeUGBHcusR5y/FOMoJ+ejot17TeH6eafB7wIc51mHdZYZ8ky69PYc sn06m6A+3ciTgHgydohxPLSymVyikPUahB1z7eD0+aWb3IrTIkBRozzlniBgVjykh1WuETiUDeJ2 eV/AOYt0YndaNd9rWw7FKM3rKisbqumlFYV+ezGgpemBvmPPdu/zSMYIfhUzkyH6ZweLwXzGNNKi tPl9E0SK24oP1t0qo1EppJqSQtxIFz4sIWnYjAF+SEInG1CcIO4r83N9kFQm71OMXUDQbpKoZ6e6 vinPlCUuoozhRXtNoQmWOu7tR4NbIlAJA46Eozx5nJ1NDK+plKqG+AeeDHh/2+4qEj1eoDNic5yY IxnbdOV55TyoFe/RvVYkSbazPG7OgMxnKpQivoYL8Ollwkl+xZGOmkGQUanTmJjyBg3+4fwTyVwq mU5LG1kF6rdX6/ya0lxykxslHdZ5NwH5z0HOyvfUtBGTW9pBRGq0o6d2NBRHZSf7rGEqVcNxiLcU nlaEl3hvD0efzmFMq80CMGg31mBrIpp8b0o38/FDz2wXXyF9wO+0KpNB7QMMW/k9Whm3Vf+IAeqJ olEqlegYMf3ZcD+B4I7ZiWJSnt6mflvgTQOXmfjqgHkUEOOgenAP8bpcKYmzOt6DHSxRQx2xKka9 eqyUL5DYXpa0cULjnp5kSmGVbizTUNVcPnQfR1YbDb55t2Wr954ZHnFGB6W+Ak2qYP5a5X530Y5v eZylBL7gGSiAWjBv09GP0wwPawfSB4PQ7t9pEtHr/SHiLPHcec1jXtPdIPPsnxg4fZy3WudCsLQc BFvY7M6Kbhjfnc4HSfeVlw3jfaqhnkqrBProEosq5dwOW9HSUaZWY4dV7jt+O5Azsdvz266dAYp2 NEJJeWh037clMlvn8iqedXCx/eeJKNLJ4BioASwQ1qQrz24BRpE4Y4BYi1pS0LJrGoJYfTcSWRkI gv3JeCfdRB7lHJDXfo4rVgobwapKjU/iVrUdML7cdIylsmqI5T9ZF1ww4M8Rx2W622TYqb3w+pfp KluLcDKNAeCsnXdPfwySP1a+m4AtWmJCeuMaJikC0mEjMcZC2miEyVED1ivCv1fyPV02a6frbMdY jDB5m43OHy+jzrX0V1rzI9iimfHuFkK9jrLqw2zKzh1nO6cYGiql9zLxk5KQXdEy3iGOf6tfFn51 U0gf42qH7RkhyVikuup7U8PvWz3ObPYZ+zFwkLq9mMMvMNLudULD/YuALdz0h5R8o5IV55Yzzu0v 4FfvOsozO6gnAXTrP466032Ffgkrn3HEz1XEnBTvKzMEgtez+Z6jcDTOSwSyDW0HsWu+9uX1GOXr yRMhtSXnpgoNV4B0B/ET28/ATgSqGeAUY78vGu2N5CfaxspaVt7YrNTQR7n3+3UPY8jI+sRAp03V RHzniLSXR1xg5J4F8T8IgrYt/wcLpsuhvv19Bnew899lTviltC4K5uC4qLyxDxoP/tse7KFGgUlm jn/UaEoQUgtgsMKh2WjiViY57W/5JkkK0GFFRgaqcmlKk66SvoYAnb+2tjQ1dl5XFZQTo+VncIfq BNJOUnJTRfbnqmiZI4ZwuC3kHDtjsRjFWxpJtKXSpVZm09N7ONKrvbVuLSPKuswJrvJfpoFvu8ap gwovfdqdMz64nn0H33Puk257PtnujAcpUDGP9STXwBizRYpZPTnAAcLVrWc+zQWZd7C61A6KjTsk p4Akrwj3XML/aZsulXj0AC/Hv3jogBNOzKkb8JajKVfPJDCZvg4/PfKSfJM2NjdUJJ1JPEAL/eQx irpZI/elXf9aKrRJI4KEiWDEr/TdPqzRHTc2TY28n2KXXQy6Jr3oIpLEPuWQAJyByEmH1W5tGZ/G PQUP92i2/TFm9QHJmLrc3w4iuWiqxI3bqFtrCFqRoGGq2o0TbH4qSHgrGUPUMYdTK3hNgBwyRE11 XnvANgsKujjx4ODuAdLOMioVR+2uiQ9JM2plVaj7fRMH9pjaUim+8JrsZJXKAkVNTEsgzWX5Fns+ SWCIjaQ0QRfRbIrFcMQ/OmiCpLoDak7cXV44l15p1B7G/zHkfCFoV7AcK3mvspR8eCC3O360k7NR YySowBLkxiUMp3FxwPUYQMASW6wJJZQWm5CTC8I+3zSiBt+LqIE48t6a5WlWhGaD5XDNCFA2mIWO 3Rz/kPzlckSNDG3l2+gDL0ja5s7s6m0RB3DaEpTjd3Fj3RPvU4FqEZ4kecp6tYoCYcEtowhDFE4W R/7di2yBushOc1aKw40f1QS4EHalUcP6lGIpjgbJl6hFnOIrN2Y8hg8IWtB30tzQvK/pmlhH3Mky +s9Tem0N2qvzOksmWyxNk29ZJBja/rrDpmh7CU4TnXTZJv/sN5b17mmP3GasrWMUlLm5UT7CK4M2 eQ2Fycs6Fdu4imjI7IWL5YHDcMgsWCPbcnd6OE39tNaAMH9NFZq2ZZ0WVwUkPjkVqZzmU54OATp9 U4aAx/ZgQegbiPXMgjIF1+kBCIYYHFeSvy++VxkAuCexBW8owLXNR8MbA1TFCyUe0wfsV/y9bT6M aVN7b60hRIyd+DGlWaT1dbbWDVltd78doORqx4rr3V2lViN5Sqwb4ilVBR2EeWTXIMwJ6QnfTBUB dSFwCBSEFjFlPa1L6GUkdVUKvRjfg+sJdVO1HjdMuUQqQlnluQ75STrajofzrHS4oce9J5wrcS8y 3JJ2/4OMKxV7LmpT997ZqKGdku0/0+tGp9O+WE4S16XyXW36kABijXt8mzuUUGdRdaqwH8BaUsun axiggivYbGh/D2EFQ0eVqA+Q+Tzg9qbF7CppyXUCakXxohqK+tJJe2xXFSxrbvUT1HGvpxKRlZqP yuEr4EClvTzCLHVHwckw9G0OhcZVABmNH1QgT/r6NlL9U4nw4Y+9cT7bRVETCZw8nszIhtod2/Tp YuMBMBI53XrgmU5+Zf5ze6PmyW+KO8KvuNP2iz1+DC4ZHWtFdDk+TwgcryAgXwUHkBkDUEis5LY7 DxCrDBXdiEiZWjhpOGaacDmOCcgzjtc4TSHwxxlSD53v1a5XNrG6U5UvuDn5CopT+m7E+YBac02i Y2biz1Zz5F8LGTMnkJFINg419NfKNEihKTMrZd/KBRziYOF4vq6uJKM4vTVumVd+v0r6R1w8aC5k 3kGr8fWtnEdBDnxkZ+Y8U/j4TSR7z7gvohglLunW2+xoXpjy8b0BKDcgX8kSHye8CKysVtr48ZHg VbOWAUlbELiA15ADyIf8Ieg6l1vRZWCOuErUPgWUyg8owdahPYn7geTeclHWLrXk52e66e43cfq1 BdJ2xsORqYRjV4JpmwVOWyRe9QxWTrlHGxXiBflJe7l/h0iNQACQZTdubk5MRtRd2GwchxIUHmdj hIWKzb1ja52jqHfXXybbUA7KbGBgz3b7BaG7JBbEV4fatlzASr/3nnDmMeYy/lGBAnTTcagRophU ywrhMVxufqGtczcJeMntK4/rrOmLTfk0G1nwdCG4mpxAvmuomAKlnS558aNDyFxU+fT3uE+lWo5T 0WEuyLU/mpUdn8WJ7RhBXYvAPE14ZDpcMji4e+lzqmaCjBGrPbjK0xlpl9RMu4+1XpZOS1iQ4qrK 2AlMle5v/iu/PEs4oqcU+3OfIyY8mlWRTU97oG0x2hTMFwk1ux1AbS91xSOU9PjUTneCF3Ufwwvq RS2dCmHFkKzKG6exl8EDNk3fDV3RcjUN2dBx6eQ7g/IPU8wA/fnNwc5yRo/WVgNoYrcU3/RKi3jz tJBiIeEGEL35FBO7aS0Iv4JHUYli+AYGTaTdlMa9Ni89tJ3SQPK6TLRqbus8bAdovM0fKR07bbRn IsVYLLTn8X77JELvVVWOtfeibfE6U3CW8FCeglnB7aBiSmx8sgCDITgrTRClQiTcJQYfFeIVEvv/ boIE6VuBcpWbDbWw6jIWiR8JumgrPQPNjJMXkVhgmox5FFO6hL1X8eSuJk3+Hw2bxN2bTs5A7iKT m+vKqjfluS9XXR062aszru9dXsb7nCZSrVw2W9TPbtjZyKoAMWpr7j6QsWk2tDR1p59ydhQo1nSf E1qvHW0IL8jeNwaCu84H2b7B0xRW6JeSVlpw4TaYM1Pwp6Qli8QbhhOtd6x23I2ufm71yI/Z3F56 6TdI368hdII76Xxp6A/GPHioTcY6FzoHHG99H7+4qIRtIqkYBo81Kg7IhBPI01bW/ydbQQw4qOm3 tIEnkoMCYYnC1fyCQbTwilVBByZ0XkZFszYTBX2WK8iMSnrGDK5AWxH7EgpBfmTWyhJZAGsofaRL gsC9huRanlZoWOov5ROVoikkIQA+JZoGrV1rQHexnhB8qt2ZuIBbKjUP+mDTtj6Qu/40AN6j4sMz +Q4HLZFVC5YOrcZ+M3uaFDo9jkMTjt5GIFgYI7C/LDKWUGlRnTqPO630ttXBLextdauB5gESthdl AqDkexG+4PEopeYKi8f3vqnUlvuYUowJqosf0H4pyHqy3sVqI2sxPS7/FPWz8/pbDyjbN5vB6Ov0 NOkqgZrz3TLgTxmGW0iIQQKdlNOXJSR2MaXJepQ81OPtia7xPBeocg3SEDfQzyeagcp87bloCdGu jr/tYA3yX6R4kbBkYQvlFeemqAro61XfOtJmXGbBRe2G8TifZecvyCnkFiOR9rynVTR9xE5EFHjK BoJTO+7Z/ovUoTCTNCkoGvJDbwNyaXv/qJ+gxN7Ib/WWF9Co1NqcvH58S8dnsz1bxkYU/+8S3Jn0 15sDi2+wptn8m34AWBj0Cc4Y8nFqlUj/xzhZYhzmPAZ6MFm34y560M92sFFBppnnz2K10VdMK6AF j1THjzir6OmD1cd1ZTZ3kcNoCFgWwmxpsHupyuRLkHUKZgLNzT75lg29aOU7AkfeW6Ucuv0INkVm 7kD1fC0RkAnLOd2bSVGZjBmc8LTjs1MubOXYgfewcjFp+NEHG2+LqYPuJ2DP+HLcQYIc+tOT9tnf M6O/53JJCm340B8nR5KHgbLjOxe+puUajxJjTcjcbhGaTGaUY3ewvUMGwE+rLalj51XS3gtkAgkY TC1nm5tHjbu+nYxEw5VBhWr2aV9ffFbF+QiDylYJYcXeE9+rIdm3CwckmtMxBvGJmivVQeakyE9c R853mXKVnZNcsEG07/6YbF4MC/V7Fg0zFw65cxNUY2bjgyJNZAILllveImZRmiyh9ADnEg1Q9PPy cvou9bARw8ZFCFnDws/auk6CwuJ3oYMuwkf5cZDLyXWmVDim1TMjmsbD/MwefB6hykfIBCMAtCca TvkVSFgBt0JAHtBIzBJkkgCsCutRPrPhEVFFuwNswHI9b8liH9E6XAh2Y+RoM2wS7K6Aa0sZHi38 I5okh6+f0kCt4oT9RhKsagtr6mqde6RVq7FT2oaDCH0KEWCTvRU1OCu3tebYhuMvuWdD0hTDY9MR iVXRZh/Q42UMzGrkfpUfOh0tGjzg9LJufojo0SGTVA8w3DHYV2qL62lJAAv6t/ew4SkpoLnHQEU2 FQDQLwXm0rlo/+67ii6anLaEqSqwwqxI9WnJh2GlGvgJtFCatsVMC95hDvxZxmx5IfRzlv/qyMBE UYGaNaYELQzR5weEpekwL4F/x8RXTCQDJ0j+cn4CaoFrA+VtCGueVG0UhkfYprTogZ50m9bZ+97Z tRyNTbkHPmwhcBomeMwY1S97XxnMHRS88ONc0AmK0iNGrDcix/qI4dwxlcAcDLxvuhnRGBG9XJXf iatErVeRXb5iZOP2bIzhUenjWwTqswJmplsvMxpdueLHRyvUK7c0z2mO8QIOuLpoknIFyeVa5NMz 5uxnGCZbDYSIUhjORVW0EkIUFaO26uLfZ6PddL9e6RinsJMSsH6EgLCrVUqiy+MVoVf7D13zdYQX N8PTBAzHW91aH89MAUtSLoGZBvgbEXcWMzawPs0iZrPsS18YvxB9PmD/k5hwBECUcxw5kbObXYWG vpGghWxZyR4AdrFwJ7PtByBhhvcF1ZAAI776S4jdvRzWWUafSGGFiZDq1JEiX8VQs7bayBeiXFTJ f4GyXuNlM63L6PpE63/hShLErkTZ/YlH5tO9KwWfvg7ShqdCYt6TjRX1Do9uIM5kEiNs1kyb163o f+Rrcs3eHriCJGAvlKJSEPCHP2yq3i/5aT4mYkjy3pAPM7tSKnCKnaCfPSC2oUKaxP2Y85C0p9kU Ts/qag+gpkWJOTSOVA9rtNP6WAlPEfEfX1YsOZ74fgoOq73TzThdQvAHYhh5hpt7bgC3KseBy2Cj n8N0ofZCWP8h9OwaGLYtmKa3lhQYvRHuiCQdo/6ZDwJnD2hZR2XCRAgjELvDf2og49m2tIbVW/tl tNqXWG7G0XNJr69wLokZCZGSLtoyi+3OpmzJytUy0Ozf7QbGkzmErn74hbOw7fgZbsRQR8uTZ74s U0V0eGGoVHthmH+KDERxhaDSnowoUM/tz+Awf7ehYjCPLokXAYgjckROorgS4XQsRxPBI3y1anIJ say5tMZ/i7mAel2Km8eqzj57Doft0FK2i3+ky/fMd2wwI50A9+qQcOpWpS6qoFGgqsosr4jdA9JV IL/zZcVOEMrAhPvGr934RiQc1P47LYl9HQtYjLtyR5eKIhbLrpOCKMWeQOUI1Vi5M+dJ0i/Txy4+ dKuoiP/UWWNtdU6Y+VEqfmCwwibt9uRw65Nxb/pCMsiJPHZdkisJrmf1F0wGSvnuURjYyQYzsyWB VuSO01hLR+X5zhyqbEVLHMJOxFcLvtol8cdFqojy4gg5gbcG1DdrsWUYP45VbmMPsCBIR9K0UN6O NHubZG3UPEN0H7QgcgYo5ZsVtdtkNn2G86WAXeBxwpfHZ0o1pIpmk6RNbhLEEzfsj/Qm79vdXm8T wOxG8DhDAx6mMBmhCRYD/Vbaf/12XTk48uHObIQkaORiBZ2/NsRtUD5Ai1F8rJILM+GlLc9bsjDs iFN4kT5qiTod5ijsr7vgUqTAam709khyNMusLsnUzy91iuuv+v9DwzrqZbWbzCkGKzjgPFze01Jb jAicQndDzWvuWZ37ON7BzqTYt/vWFU2/eka9js7X7hErhX4c6OF1hNq4poojDKKsx9hpZxh5n1DC pF6vP1sj4zbb5F7+rjdAw+qf1FU2Nxw6jmShpP7skNMkSNAEdIaMXAFYV40pFlkzTvNXN6kldD+C kIRTtocloYtGqHJRGh32HMtcoHPN7kSCiVhsZstKsST7/bUjI8bsynkJnr0S0JKa6HIHFK2K3fDn hn1tl+iNbX4S3jJajJiVqQLqCVNEd0mjsanKBdLUN3moLLA0JKpvlB3h5qQKfuQDcUuVz62or3Ka KSEONpIUAkMf0f5kNFUZcwdoRAknzQN5FUx5Pn/vzoqLNPWj7nBVrTLNtSFqLEFaNzC163Rz54kv +ZKYrwHo3SFb0TWV0fcvHGGveoxo38QjzJHSZG1Pj+olYuL3BFEYwk4x1e4Ong7wO8RimiU7rHc2 VFBFbfGOJNusP1caDz40Ts6hLraBxNcjFaQM099dHoLfpubZtpNW10AXMGUPmCNyb6rTZG+G824T LlMLkR7sG/PkYBtRIgBsFW62aFRgNYO7jqzSvjNLSdFNOn3Wgqo7gBn0zuUZfI4tvLUqZei1nnYb NKwVbwbZEzZ7LUnYAeNOiXubsGWQq3GWGKtmyn+2kFEahhP9x7PvdraYrtc3bh+qXkau/AGRcSZ1 9te/YKW+u0RXv7M4qujGUWzQVc3sUALpqz2B8amk82LzIuZaGZGFXGItmCm+sijnyEvGGzhCEQwQ dqmdGx9JOLaNH0bRPiSRVXkPIJq03ut7rlEmlYdeEjy23RdhO4nXRA3+CTC45Gyp5O2hdKyqbvMk DSKucJmjtldKi2o9PbzxauJJLZf6/mTWxjkTFukokOWTLlxydtOIsHP29MS1hm2EyhYBXhNXfCva O5jLtUo9PDCB/e+FrcYJA5GPezRASPUXThu/h/RmyQXAr/mymL0UI5oGhwR/1Z5++FQQAHsQJ3wp Ve2cuosAbiGtYOO9NULv+ePv0n1x0YG6PikNqd0kuGMLdAmEdHSkelao0UuUlR9UjwsY7i3yjGXc 3E64fqCJQ16Z0n0+zMVDZhSc6I8G0Tthz5L5mH6eVvIWgBoeJ5aEKy2nXL1+/oOWyTF10e+SCfBu SE+CeD5b0Zl8iKE3BxTqWFCJU7WGgEmjXPIgjZVP0u+AAj3GFZWgQl7FjckBpSjopzhWZ+Fe5a7P Y/Cu86doOW9kagJIzvQ49x8wtMatGtFaY0kCUf4xLffJjBKHwi+PkB+VLKqK5SUQ0Ni/JIUDw5r9 N1pT79EiWfh8A+PC1L4W8phPRTvSRCzewZ9R5JPO9hOa+eyG2CPE/lDezuDwgbvUy7gtxmo1HW2i gWsQjnfRz5TleaXQ47wIo57wc6KLx+nbOmlsUGyS7PiBcOrHca3JQ4Q3xlUka+XD62wzASY5+kmU nMOC1YinoCGE2/iAd1radfyPJsFkGUyRkdRhqJ7L61kVfAiJ85QGjyMIbN9226nExAZ2Hxq6vufc F2KQIW5I2DvQPV0MTp1kC33TuLzxpRn8QPX+SEDJUNYnBktQCW238O21+fWj6oPvl9BmVA6FbEZW oF60zhGwEYNocVn3I1a2oKL5/pwW9R1qOskPqKMS0idDV+7/h8yG7ZaY5xU8GHwsAce6yw2G8pmW rsFX5xSfx7lYlJGCGDXQWcwqLYWCo2vGrdNDmr3wvqlVpNMhnDtN8v8RVIpXkGIy0aaQDSjWFT2/ bUNddThuMUuxpby4P+H5J35BLNfi7jNX89orgNWw46KiItjXl0VDSeYLcYzvZF8U/CFSny9aIpFQ oJRDFzqOsfM+Sw1jhFXePe+LfADPlimJdGdmDWUozZsr7GH5nlZJ3hR2tekVsVCUnJJUgqF3boUd ULmu//FdwYOCPDEzb5M8lHuRf3yKay6nz4RsQ8rab9KCvnvOHedkSl3C2ZqHpJSKl0QxutoURRqj rTPkbqyLNxrDSIuXMXmkzSrcGI++NCxwx7D1difFpfGLurIIS+utQbYzWz0PF0zKWrOVs64KSn0L 70jn0/TKPIae1CvQY5JFwtAA8ApVb/ycB3VQllUlrqMh0JzXSQfmRKmhs1QImdDJYB97GY3jfGjj IixRzN4OpLtylWqd3gSY5SWjsUX38dD6ZBIJEgyWP6xr/bM8G57tWRzEEGfrQCzNZNWy6AkK4YJ+ gpSn4h2Tk5oC+Xtq25/uyxuFSLPVP/RjFbaHfwtZK8C5Nh2XJk8wjoH/Wv3vD67SCaw4TUmrKo3V 2ZoEIxtNFXiSGNdjCzfcTRZMOSCVlf2GuIu/1ScKWLgGi8tDBJbtPXB3gygwob7Tab+oMHvjOvl0 4uquWsur5ukF4wYheMejQ1MSB/PtSjOOqj140K6JpmxjOa+QV3mmdLCAshmZ03F4GVco7g3gNFMm 7SfcLGq5pO6hVinbhJLVmICZzXzYutOjBP0s5OufABNYiK9eYjufBuyHVFZlkK4OSUxqD5kQXx60 o+W8VDfq7oRfZK9QwuqjKSnLR2s+gE9s9h9HxTtfK3HuwNJfl0ZrXXuaA8USMyXrro0qdFZ3ds8E 76KNCdT24+SyLOVW0ZVJnz06tNLYKjjDDIwzJWhul9pxlAM6WbFrFFQsbOldBrAaZFsjlgYm4pRT xB+rJTWuXv68Zxcqo40+MrBVnK25nw6o3caxjs9tbr8PiHm1vzuEEyUd/zHJ/dJrBWetdL9JJuoP PhPWP3MEbaCV8q6+7BLaH5M31unCBAc+bho9QeAUi2OkSLsrNe0PMkE3qqiF5teSO1QD5rsPIHtl hOgbpdrAT14BLor8gfKr7crKhDutI64dO89h4a7plXyr5Bu9/ihB9EB9vVba7AQSwcvn6/p6S4sq mJl6W/FuAB1W8fc6g6CvbKIULd0h/F3zTwO8GSmYwi42wDzl4v5wEcz+89/1kmtbQNn7SdQ7VFaJ qtZraoPGSbYTJCdWd9+WqbliGi0GcMMCvcnI9fY6DSxv0RseKvmA1QILlX0ZKTyaK8gHXdtTa5IB rfJwBVGn96Tdco/hcIU7qoMIWqjXOMqAtJHXnPkLmkE/ujdFa7MnIDetI5208KPEmZujKu/LVgmp EB5WRP9hSSqsawQ1RnKmWgGbIa65jxcSig2rBzlg9CntBT9VQZ8nEJDs00ZC3yL39bc/CSrNu3xN qrNGgLbUfelZDLTvJbL1tXXR3LmZTD3xTkrkctOCrD2BOYkUz4S+vZDI3JLdVvSoC15+0rEW1WjK 3Rf1nBY4IEaiCwYeNGqjUIlSIVwd8Rv/mdrOSF7+3dC1OAjK15GcHMcDSFV+ZYWpGdmExdFCLu4+ QLIhwUdX9n69sLe40lhUgpJNATzU0GOv4QvlQboSlKoIoUBgALnGfPIbWYMgHnhIZJmVdYy7aMgl K11gqY25YczhauSEE5VfMk2beA42OVYZK755r3TK8QoVkJU+gaJFSgnr76HeyRAIhnv7CpKgPl0O yx1SEEO11YFV+L5I2N42CUNw7QkPusofODYMaSX3Lk1sCW9g9aLnoheyIT1PYkKlS/iHoUlp06++ KCsLvnHybC7rbGQ+DEi/LpVLcskYKjVj7PkWNUpbJKAMtaSDcg/DSim3vaQfNzxyIAjv9nkCCwXK wHl5/YJySsURp9Sp+pGZD13VbyXbj8tde3EiPRLDuVMFSG0/KZYqaDQ4egtN+OgNANnX0pKYY823 /AYQDCB9zmM3OiNnHm5fu/6R+ilhzp6vOA1qW9//nBXBzbkbJbKsuqT7+sRSnqbaY1WjGTaYjTaP JM6Ise2Ye3uLtZY9Qr19Dok2xzDPkz990MqTcdtHJmEpQcJFaLIDjJFqTrzO7oBI7g96RAYLsnRz bkU0CFzlhlB1YNm9XeyJ2LXDLhyB8+dpTRmcIwhCtagrpGi6GHB+/EklwB53KA1ZrwLWrfwjLQPQ /pk+GiXGYOx7oqKt0N6qegwuTS7nrB9Wk63JBZGO82HvaXsbp7x+sT25qB1ITYjwPFw+/4XnbXr6 rfdsOTtDLiYs0k3kKkAmO/EbES4/JokRYKDlpTZ2viurvnv3PBfO7uVaVrdSuNcRN2SMGVgGW/Br RSdDo550/GwhVo34MISYW/R4UUKWXtMfqdCbECql0l6MesiuH65Arwrwdy42ykayM75LU1emCypO U8Cwe1QRuFzkOFaXkUNPH4bRuX4uCzeAxO8WVUas7JaGNyRxt1hg1O9leXKdhfiXxn26Z9UwyUMY 84C3jpIdtMJT148q00FX2Fp7GRyN6XK4KbJd/jCXigWAoNMrU8v3ywVJLT8IdDjnsBhW6B4XKIzQ 346FyDjqVxRlk1xNag+0i1a23b+3vxDgblGKySL+0/xWhWiX3HGKxuiCxWrgy1cCW8Rff9+WlRKB zm+LOErId5gHXTzzo2ITt4gqhTqNXCr0TfP/VR6k9V9szdDIYmyGsWlqdGJnmCtQM4qOZUcue9gN lHOjgoJh8tE9UYltA6F0JNdrbEPHHYvpu2bM25HSTtyZl1dve7rSgU15iOJgcP7pCMMbiqg6gq4P EVzfh84G+rc24keHCc0P8P9HWL6XUNddy1q29OUYEeyYNmFkC5xToxSccm5bc/zrtSBA9Pq/zwjx 7ZsOzJwVgOgviFp0fXOG27Gv0vwpPk50I5OchjptpkeOspcoSGuOo4wMlvVBYlVwOCoXBYbF0ok3 d8U9CrT8h2cwI7K3aEb1pd64IdENnuhcoycza/DWIFF9lib3I45poSRnMOhxwaVgvyqeipf1r3To jDow6osZtPus/JCwAjIvmUXmByOCvBJqhA/wYds+6JO3fXeK9zPoV6GV3YBTebfaaAhGgpbZLSKL IR21EmD4fraHJ7Ag6m0pRxprUQSapM1KtGJRM2GVmHws42geQO8+Xa8NarmDfAqfeF1yG7fw07q6 BXpGT45QEVWuUvWWxX5YZ/Hn57pwIfKY7d35oCYCTZfj3XFL/wNj//aNNRtxfomfA/4mRGgbGhGS Ixm7EcfwO6ropVGdAbhdN5ql9tzkdzIah2jXhoCm+yZ+rR1ay6qnpoTLxN3gK+Wc4wkCLiWFuYUW rM7uE9XmRJVlAhVhM7tozcQRfwSN5I4ko0rVC33rL+8meDe4/jxHfPwshduDObNoTP16qRbStkJk hggS9LEz9jeEQjxTwsl991iKkwuEx0htuf1VHGUREGGSG0Z/2ywkvgmOIJeg0ka6+eyW56PkU4yX J8wbTDUmYGGwpItEjqadNMvSNYe5+pSkEWnJNCexOz+SHIwc1w82AQmURWgqU7u6JO3lKOLSNxG4 zMne0JQa0exCMRr53l3UMCKDtkU/anYSRriH283ZgAZfDpH60FBOtoDG+ez1mzi7/SMNT0GtxVMW TfMHt9cA3NP7PoCtXNpZwQTa/WIixBHrqOcjfXeKFq2cSjR7t1kQe6yUnpn/+oigZ4iqbQGASiGv fd35NQQXdZX3dT2NPxuVmOnFbGlRO0afDKFP8iPXw6q9v7tn/4Y8npACzGd0E3kJfmh/0cv0RDJI 7WYCoPvAf6DEjQNi19BHsMK4tng6NdnRXGcL+bNghxcr/b5uC3rUbrxRR1KAHRirgvM2SEbc6Kk5 rGdmbQ8pM/vzkljIJARJ2JpR1dlo2804+egEi6cJlc3A/o4ntrwO4cGs6EZqfsgT9/ezW5JAXOuG minTLiPRtwY1rSoyNNwfU93y1NQdzABn0EH4rdA+OrHaGVsQJcLQP2KO5TBVB6gPT6u+9fI8ueSs 8NM7/XNxyxui8FJ7sVaKpZhJzpFOYldCp06grGwug6tZye01Sb66zEINtJy3Rpcxoq1AqsDnioF3 1yzkPu72iP58nxMPoTL9s6fGF04A1lhZvTT1PPPKW0i4IlRFV/uK/NFOzwejU74Oah3vJbWTpqpg HuKopTem4SYCTzs8f/5Vhz2BkmFtShEH4WUsKNxDgZxcU01O2Uw5oLCzwk/NlNB+XR+ZnAtlZxHh UdU8LEqq/bB2OR5RrquR0iE1/GCkqvugOGo1GvpldQaWXsEbT0N6tZ8+13XjKR2aeoNXCWl/Rsh3 NO+kNGAtYWwJktdVmSrwYgMRhsY1STQaXJ+RGR/X8/3GG19FcD/ZzITcJc3T7i6ujCpDtsz89tN5 5QOS82sy9mu03lnjSssPJldl0uia7j4ebP6tigAyQdUrtE8T8XgJAh8pluPwbWgZgNQb+7YDY0xo cMXqvpVbtusrhGQYZQJM9kHGpkXskZ9Vk0xD0av6sCGa0nYCmNpRm6uBWq7WcdG5FU/RHD75ZQH8 48UgWZge5UDc5KWSv6DOAbN5x3UAyo78dXn3CNG79VhZ1aPtjGa/aEAJjRrfiFHqPTzIkEGzb8wq d0LmMSGkpCiOCxs2Z+b26UHRmWzfmSRXL5+HVRNmGqf/8G+OFEZVEaJuodU+v1gJGawhU9VRM4Ao ursGe80N2HaqWvC9Vm7dAkaLdW4JN+81surtYmS4V2ct+qgYbnfeyQUNlkVnwP0DOAqK3VO7imRR 8OCUUDZZnFBLJDG0Gki0XutJHRZw9JfCWuEINxUCLX0WBnMJR6/VEXlJcMM/DAzJrlXmuVi6stEG hZ2zqbqjutSNh4EZYRl8CPh9SAsSn1sCRrXFmC8kSfbQj0sMWou+LG/4/nV+4X7FIEF/quRDwPrT AO5MD6JpDV10QIogl3/pjcF1YHN5OW47oCvf4ucRAC4KrooKD4uXHnGpZIx2BFLaHlQCdP84OS1o s1QqAAZMgq3tDC9HoHgoATrgPtlirfT9sUwerThwmbc7EY1X9QG+8iEUNRH5a9wLQ5NNv++oeeyv cIHtEcN1h7wXiRPkJOQAlmE+4jxOsHuQKszygPg9TscnZL6v+Uy5GaiRmo+8MAmp3Ygd7oGg0HZS rV1yeRhBGklvuYbd1alAEqUnISJLBI9+VPCPUgTVFkevPNK/zyvw7ffCDZ+ipUJHBNx/mdm8wzc2 eeISWi5X5rK8P2xwNhxbc62Y4H8tyal5/A1Pe4FZ1B4U93QebbamFEYZ+b1SV36Siq68KoiO7V4A feZKIxIGGHwAKvjgip4UocYInqgFkS+134gtp9RmnHUBNusr2GJL2Mpmnenb/BpzIZJInX3H5cq7 Txry01h/6xHKhDUJ0rCdpEmxcnxZ9PK18O1ps7XTI39Samyk0coVkKyugph/KTc3G12xFTcJ6wOp vN6KqKiOPE3vU5qwLt7atgqg45RsUn2aBBXfdKODkdzBjxXvhipGouiVpu3x6sXOxOzsEaomkkqd uv5OwyeAmWC5FFSvz8UnuMaRjLPlHwSp/c0OamlB60MW64F5AY9u1ls0//tCQplfhNco0fU8lSQj JFSN+r58ELqlAOh5BOReW/Ii0I6tPgz1BrSbBgP6RFOtG1GmTg9ZhYGGtQlgoc2+Zwx3TpkVHXw0 g27+0vbqvcNCOTO4RVtSPAtZ9YBrKddVhMxHZRQjhrdorGHZOVjA1ndLYx5px/KUAidZH/Y7FZ6Q 9FOz+EZT8jlAYUT3xen0P3kcr5jhvx7zeQSEt0IV82Lno/7Qx21S1VgpQy8kDe4672cjQrbxV3PF P1/k2418nYiD0TXidyR5ojiQuBseIjxFMDXym87/Y7bbNGWPm1M/LXh7DrmbAwWwFwI6/w53Vje6 dkk6KX+cDZWvcHvt5S5kZTUUFfrgl0LLdsrCqfeIsyxyg8wRTZAoifl1pxUqCdVALjrn61Z5usj5 5oF4reJ5sjBX+9yfYSCxz6XvjECNrJDcykJGMxF1slUJ58C3VbUOcKYarB8xfmeTxK3Ire4I287w AKeYgTyDErk0Mp38CZag3Pzwdi8ijnvo6eWlwq4jxfdo25Cd3xOtECyKzGvKTVJYooByE/tSEltR BzuulCuePYuxpx5oWrbusnifqyzkFd0MEp6RURgYUFavMDmk/jjzlY4ibTKQ0YME0h2/tkwKvRl6 IIAWmfTExbN64deLCv2uOgiri9/AL9GifM3hh4EqgXv8lJDY3t16Jbww1BRQAy08oG1/Ln6QFKVh w2UiBEyfa4L6RW3MUoaWimap6bNEnks+jSzewVjmUaEy24oom4YgIqK5YZyBQx/G8s+oaIhr/cHS z6GvKOnToIDY1D0zEgg35clkM/1w6Y1n+9/0O/46XDU2jwk9mFdCNd4M58tfcKRDL5XLGamM43PT GXNoBZPaiKYDNHzriWLJ8M4CBEf5IUHSQV/XyHp4uO3JabUqyto0E7qcXEsAURXjVq4TBcVbrCsB +8Ur0lWUQDm1cNv+aFg5iSHPpmp3apn3xphXBcPOnA9nWB2wihhNZRIdi4LO4m4SFgchFU8BsuQJ eObT7/X3xKreyI61bxSamujaBqwLwkf3qarSIeuyKIsDEKaYEeuiKV8woU6TwuzY0GiK8MWVDrLw mNS4oVKU/8Tkuo9tQeETka9lTH3eopU0c/06JlkYNf+3oGLPMvKNuo4R+JPnBk6+o7LziTSmZdaf G7ooT6abmyKWFi/gAFjrzWbXBXz/yxxKkj3NkVh6vKPIQdOIV7v/G90+gn+Gsce9Zet3Yq4zKxux iSwh/p8DpYmSWxY9hBQczh4bXG7gYCg9DW+tHl8FSFhqOnbNaNLlC7K2K7hJVQXCEwprSPgOEqqu j+7D8C1s2ylMt43n89PVw3dhMeZAnQx6kEQqk7O/okndTvseH8BzTm9jN2wT9GBGWzStsRa6nPAK 1gJZRiuO7taVj74UfGvjFlEMLgXPvYux+D35QBt4ojHAuibpMim8YQYykhHfqExx6rY17QNTs+dq nyrMxUuRL1cwOreTlctEN4R6G4bpeH4NKpvrWE2HhMxEMdrU8rasoqX0ucfHe1lRvYZ88UOmz6PX QsilXPEgJAlyNAwVmYD3GY/iD7YH7qx/+IbqBuogk7rQgjPBEZWY9ctT6xLVI7awUaQDQlRMX3V1 eWgqwi3+9rl4YQ2870wV4wWHcapyOud/Nojxz3J1O3i3nJj+TrZ5ez/IQGXSlNwgk2zW8oCz6UV6 7u2AKU4pLzfsWH30lRgVKQF9Yeyzmlk7bh9g0nIBV0TVAHYLv2Z97lDaZEaJZ8AJYKh6mxWJGOPC jAz8i/NqfGwjfKm4X8jmbx+jFFmcbNVxFBdP7juLwmRBRbcJ8K1LEmeMzeG9/cg/54MOV9snAPnt aJOQZTi1+cSOrcgmtlFaxGHvRpsJlN6jPJixIO7WvvTdZSb/2WBvZxQwD4BNgl5qfNxGFZoozw43 LfdzytHKEPK/ayK0bBH3/eB94ta6HEuwJqE6QyT9dPymr3TMo4XS1oYUWOceqnrnVeiMew4hr/NW HL0UVNQCXqdhjK8Z7xLg49QfRQSErpYYTTQFN0TWxlKTTYnlJXwLBG1rjsvhutXsFDJ2vD6mtAJ4 kV072lxiyL7K+oMTKRJGV3/nzZ7mRwHwgiYzXrIViWF8AfZciqw6lUifQlKmpn4E3yNnCGzHF2mL dQGcJ6M/z0mLmMMbr5WQLrmi1Q854ErznR07p+3p0cQ/zPx+DNSSbO1tB0+KWcEVageystUBtFNE QLH4U9wvAkt1dytctJ1janKvflOVgjIJmjjxfyXQxYSad/FR7Wa/hiLGG6Cw3PJQ+h9NK75jnU84 9Zcd9EpZRtXLv4I9n5nNbXnyW0EyzZFaOwNMGCRCZMuwjRpi4hLJ65kwTQADF5ddzX0vkXXYofRQ k5a18/HoBqel2hbLDK0lPlAX5IP5LYphDEJZQXS2BuyNR7ZHGJ+/npAx9LODY1iWYUKXRuGuzs0S AVry4rkoFzT5B1d4bfA5a7woU6ozx2xiK89nYv8ubkd7ZVcqRepgRgjwo1FXYdj6e/UuISwDQ9sR 9TWGz+DG/7+4zBuY8g4p7eWj6V9gUWhFfxIbmuCFc/pbh7uNsBhWYPVf6Mq8mZo77FEbUPZQPYPe 8cHE3IB1LeWYvPChRlo30a5wNs4hiPLH9hauX3Rs+rCUXP3yffOAAI1vlBPPPdwFZZZIopMxMEXp bexoD2FD95JTJr6EDPLaGgQ5Dud87msKw0nEVNe7Otuw4o+XbjPtMw4zGiik4vAoUXGHY38ThXC4 gBdIiMuFg9AtgtJITjsza2c8pIQWYOrOZWWsolsbinMFRRx9D8vT4M7T+IOkLPTDMj+6hTknaHDx KzRgtbBlxCtaqnorhwakvaZOh9kDDZ2YAsRKvzV1c4C/3QmDW08DG/ezPVg1vyxnes5lvMNvd23m fWBLrBkTefgQ5GDtJt7r/lukjROymg/XGxs2BTzyIqViYj3Eclthw/fI1K6E9VVHBn2Oygzo0msm OnCcrsasoiGn6YLPjPRZYTeviK2pd+JCjqKT1D0/JzAkH7rISlNjBnZjARIE2k2zMbM4EsEzfJXq j7iL9PAHoR/w6JDB9C8JF8gKr62h+MH3Sg2s+0HRSzMy8OzHrHD7OPH1Phx86tFEmo0/UZOAUrbv 0ziROKBkIHffyHb9lCshGX6KFabQ1Kt94G2jeeZPOVR9WyIanXzUfZ6rlNbUbrbVbR5WkEPd28PA Alp7aqhVLoM6Dm9s802xgE+Cdfn74ln6ymVuwBrDhnuv9t8cNMCUvzm2NLCg68C8cp+JlmArJUah hOBz/m4c0TATBsnWru3262e6TDYJTSybnenydS8yeomnbZClpmbyWGmqu+zWWO0Il76aT/x51Qvl wPQ/3ody6BExkCZOWCm/3IOj7S3RmpFRnm7IrcxvMPvQ7CngYCYP5W3J0mrR5WU5mQ7rcJM3E5QZ cOaN7r2l/P7JIKbQDk+Me4I8qOa5V11rVL+jZaQbShykR74ewJjPJhQXC9OuCqkvDq8FKSPRW6+E An1teaQ138Tr4pI/RnVT3/GZyruHcXQ73T2ObMXzAIin5RrR0hSiA4qM0cL+QRw0s4DTpXq9uDgu IF0HUis2ziQZO/eECNTg9MnQ1UtMTwGpc5ZbSSLaefJiy2N7G/vbcf/YqxK85B3PnW4ldrM4ayU+ oMerfvBTZgdjhsybmU1vXgzi/aWqtACUngjjaDOJlecLWSD706RA0vkwTgs0vkWuIYf1CDJlhX/Y vbzBBdh7ukC0R7CAzaEM3YtG2kDteXz9/9gCCeU+dCHmP5Xcme/PhMLeWsLOLl9hDiSe761Op3xy Emjbl1eqEvR2R6dfI1lG6LcWpHkl5/GFd5SzGDoEOGok7XE6hKl9ylXKEG8JxeTBTdPdFgpniupa onCEGxkRUAiBOAU4P72NrNw1bEFwQ3UCmjSwtODf51MyHwKtD8uIRVlRPCXI22I7wJw7LjrKVvaN ha8MaTNkhTQBoLifRaViLRaUdBueT10t/DBmYZwahiUj563MPpyMW0aUX/i93CIg9DXhifXCAYUY kYZMBB6FnubwvwEuFTFZeYAqZGh6oDvy25ZqJ7HFiw8ghvwLTLSyix6tOfp9JGhLQDXMjSAb6ins GJ1yAuJCj+Y74t8xyQbPd70tXRSDqPzF886RSWK1CNTZKihEDfZKHL/bjvsxblJqcuBJV9FkLmSo DmDB4uhsyBkKV4aTY8UYr/02+5AS2RmM6NGG+AgwNAuedyPI8JzSOlngD6q81+s7gbSAknL+ooNT NR37EGhhKOlw1vDQrWB8N8umqxPEKTkydD0rob5O+sR93Ppm+v9ytmhFymNZTJykvU2Qy9/dLJz1 qbipGMTgcTjpYvu8/+Jidy43b8MwztjL1TKlJe+2d565HxrueeT2BjpNs/KZU/kF37gnM7oQhPUc exot5mn8+ymhii6ItB9hKBpMMyLZCx/JJPSftBvrPP5HTSeYft2aMugHJZguCfcc/wFmcaruqOat jA7+yLG4xVeaNMwCOwvu1D9Na2eTh3hxmaT1TanoJbNMfDB7bf7Qzc3SL1Bs1bYuBrLbyingaBcs NecD9zNobo+hrVE7KH8P9sygdKkZA11ewbYELzH7F/uHzImQItqhSHj5zDIGlMBoMNgmA+Ie9vlO rhYDm6NA5G8zZjD8zs4eVGzOmFIfO6jECg0yY9DynvzIdmm55CwVmY70Gp3MTzyfyiBtKD2XnsMZ nYOlVfJ0BNsWnRMgYvqY/akOA449rG4uRQ08okTAYwllIdTOTpILvTsndogH1NLZ73JXHouLJAG7 0NGJYjg85Bq9k5oxnwR5sjShDZkqIG+IIklmRO2Ss+fiGmiR3Kc+LbRCu4Q8jWWfWm9NWSFhNgQ2 GnDK9bRYgDEmOpYdLgowJBmMUmhidmyTNkJb/9v+9c/X72AR69C3IdwkAqn35j/bTn0ihmLf8h2T 2jK+8NBjmXyGeHbl3cTlkWM0Btc9iN5wwZokAiFqWa7/IkFDxAliwe148psfsSFjEo5KGJ2LYCoP 85KliF6TLvC9rm3qjq//tU+y0chT2bkL7upsehi46e9p+3gCaTJaFw4L9WBaN+XIRI7wDZ2s9lgy 41z6exx3YfDrMK9a9cmKCFhSm1Ul1BlkFeb7AT5JsgBXI7qDE1JiSTQesiF8EoC7hsHXNPp409Bm EyAltx6exbxgtCKO+E3BPAu/Isrp+Jcu3r0Dl66lACjsWWOnt8ssu4JKmqFLNNwkmPorp55ENR50 BTr7ydeG5Xc0tKlzjmBps6UE07DcalCOZnfHP/DpmxT97tW3vJJZghidYUr1YjGgrhSQ6ypt0Oae UJ0BtyREZKeYBfqWktdLXAZ6gDzli6cFhRwpeK9SUalb7wulesCOggFz8ANyj4ir6JyzqPYHlQLf M6QYN7WTjiil6jfmFg8NaB1tfZFjaLYtq9Qu0a6SfhNEbZzDH5pRqGq4bxZm1VWuDcpYMKMkUhIU ZmCZeC2xIUlM3aHWHwdvdxStPVbUTayqsJUYe1damImUC/TVgii5uh0WpvxnNW0yDy1cdMJ3a2Dn as59z1+PP8qfLDY4KzyKAFHOF8kN5uwGShVkQaLIS+rky2SIOrwaFRRKVJ9hWZFR8tWB2bXJGeE+ bX81L2UaFLGVwsRtUsU1SM5PbcdQqlXBkkm6XKjFrtaVwE9Z1BJCwidbW0Ofba+qIXH/sQzU5GQT u4mGBeR25rurC1mw5yKpLpgT85Q/gGgzvU/9F5hcraBOMSk8JJDfpcdjNWTI0liKaBS/+Ka4yfHy 4587TGhOsW3XxqHeo3/Bf3apnDh7/7V4agRZwNhhBuDyqZLbFVom7Gb6Fz1z8x7M11teQmkOIxj5 vxt4OdCpa0NzyWXSjjc5lLYEf1Udfm1/dT2W88YPAy4xDjhtLkOdodIcCfnq9b2y//d+lsUv4kF/ BHIvrL5CDwZD5EvzJavgY5PC/mqy6nnM60DLKtaOoNNNGSpPTqqZ+xt7wGl+KOKLRx8S0rfAgc1f kvryFf2SVWo8fbwzaqEthI/mADON3JrY7KOhoDuFDBptgF5uE5Owh642xbIY/6vwKRn8l8m4o+Ei OAuW9Bk8kGh3CLW8pcOAlwt7BLcGLdfNjO2Etki8k8JVsHm8jIzDHRw9N8YlSRDlUO3gE9CcL7RL RsstQC5kbq5JrrUNHmKDMp2MdpfPnyYmwiCGIZQ05pAXBS9BMNZutfLuPNw09bvyymKtyRYsMuxk dXrYygY7WI3prV7xhKCIq+yt1QFMQGKA/l3jqCD9nYKu1cGnp+QWy4k9zj+QAiFg6fKUidh2CWf4 g83y/5LPP9xm9KyHnST4ZMWh+5W/vOZ2bHfzuEEjBUC8T56i8PLDSc2jFshN+zOk8YuNBa/TOpcp yX5XyYXjX2QIijClWfStQOtI4abzN69IRaR31ZriwG6aQ3BOBudZjX6AsSo6HtYc+J1iVXbegwYR g7Ilcrl7dKw1pWVi9ixz+IOZav4e+ZZ3YQ4FWrPhnmGb1A3Wa561laBCZUvHq5NS+vvtOKw2h5Cp 8lr58MzOq0mCNnF+QONyjOO3v6Bcjbz3UB3sNLUSjA4/kHtsc9SJC+0jZ8Xg3BgpvU7Px/2oYedX +dhF1+isT+WKuMpbALIQ/vBb9OD3gE8Xey1nzzrDy4IFegBCaGt0Apafd/EJ+JXl9MzLC9phR5CQ oiuZjHJSM1Moq3uDVA4+FPIMISMs6QLZLbdrYc56h9skfnXtGEmKzGkhtLdSoMP7WrmISJx1GYm5 d1bpUeXH6kEln0C3pT19h91kkRXUPxQWDcFOxWN9v+qhsCV8aEd/UIQk1rSS4uCrgGWtUhCuFGpx 0ZHTj4qTLSBwiK9jo4U8A+o/g+sfP/XGtdEVOqLu78K54OCRqDyy69CeXNzdAwACqMkuBJlKKGla GchPb+1dFoT2NUsczAbALzxa7CbrYp+MNAjbV43P/7rXXjPgWbjdbPS1Zhk/6HipJmaRDpWID1Z6 j7UXDFLfpbbAOnb3AD8hxZloqfeGti1MI+CBOmUe+n5PP0LR/qL1tsRQCZwiv1r5nEI/4fU5J3Yv dYsrLRJ67+Z5dSOTcFpDRPNFVzfFAudoVwb9VX/ZFIGf2rwx/4gqR46LMznpcSmSbbRLzwE1iSlP 7W4rT+wFPhbW9QfvM5c0Y0pMkZ9hx59If7kU3oggXIOJ5lKmZw4dh/fO8m3Yz61JfeOVZS+8g4dF hVtkzcCa5Eg9H81/4t9gLZXCW9awL2MjtGzgRkWKTx4PlAyLsDEgQ0rhJ8qSTQTXNBMxNA01mcBY 1JgCNPHbbsN+N071phe4wTNeHOE4UUbvTPDRRHXRc9pKpB8YV8umxPcyYAbB4XYP7rQ9tdlrA/Qy K3RH4j1SwN9XrDJp5ke4nKQCoaKPfFW0xHbAuGFfQQkA5Ygs60K0qG4p0XflYGI8XwDdNX7lQfTU CE8cpxbQYk2wY+BihruQSp+jYP71ewAUbuZm2ns2C4bfIxjSrSu1MxyM22hyfwAzz/ZEGOBXrimv znwebAINqRkR74CwprTTE//ssSM9/qAcPC79gp/gaQnhn5pvuxMcL3bnx12q9gdNSG41oignkBA3 tGNCGVbNLUFCMfrumsEFr3tsTjX6G6FWOo/rSylA0G7bkk4Qq1fEW3p3ihem5iyYGM2VJPg9GyFq d7E4NYEdzwtgAcILp1Zgojr8opXDklfmgbscqYEi2TxvpKMfeIawMFLIlVHNKkxFNdgYDUcYbpRC RSdbmYgOnnpQq09fa3eEURw22/quCMlh/N1uib8fDGhks6ZHNOcYly2Y2GKcd1/qQz1/5nm6MpGL 7hGCMu4RTSI9jck+ouLzMv8VBkPMbI12WeDgN+/qXOGdprn7QAzzwk0gbLA+AvyiH6WDdL7oihMw MsIqMAPDNJP+hX4mUA1dYvMHBkNqj+wP6OL4ukMc1/QJgtHtOXQlHrOZDDndSDiKi39v2yUSCeM1 Rhgel4aY8KurfmchC/Dt1lcRvVQwGj5Bx/kmPjB8y/X4dpzIiq09Cb8nAMKVBg4PDUVrPbrTdNh8 69EhaoeOUDIMPsyQ6wWlQCYxhIvnHG9bPDgSGu8WOdDsq4+uM3+GRp1ouLRwm8CVHkTdijyXde/q iI/s4RR++I9LEbYSFJVUZhM2pohoMZYiMLKxKh/BEuVbMory+C8y93x6QbxQ62O5Ya2jAdJwqtIl 0blkaIkC4V78PBow7vid/tM5Vsizb1Ole684btWdT7OC0xvaS/nGLZtA24XYN0U/JPReo50X3ZnJ 5Ji5DBkbfnLqC8bctK9LWTRipu66QvRLXSkA5g9ZZhbxSDn5i81yjcT59gLpSu02cXkZfMH/wI09 cWQlViU1T4EVvRxagZFXz9sxdj2xAleY165QRQSfM5bb9Cwx3YTRIQEDVDhrwiilysk14C9w8meK 80KcgyYzxkpnhdBhI8EdKZP2tVb46wy7V45xqFaLAFShoG0m3A2YcMmvaaDSwFyRY2EE3lHMIpUT BJ0158IjcaExSegZOUumdEmDmdk60RfxrZU466+wvrg5Bs8rWKf288ycnJ+HLYkvwkJP/fvJyi/Z SfqpiDSr4TCzi27sda6KYDhJbbGKXjXaOEZcyWNKRcl3oHWXOOhxVI1zIpmZzZn42o3z1vkEjQBd iCyS8t3tw1FtsPwxpo34L66pr3eIzmEnbLDE+K8HmiSX6z4CAbOGySZyj2a9MVYNJyAx8APJL//4 vSnSZmXEAurwKbNGvknt2aZZc0fiKB4X7GLixZlbCHuCm+Z7PQM/Ir9Nu56IFkvRIFuOinsRdWnp WsrmzzSHqgzFy/4xjoOl0edVzCwtEybijiy0ct/2gLj+HBkbq7QJiN9mzyoUgCe6KYwTaOo/mNBf 78DXMS7JnX9hgU/gKFZs72QP4C8Q9fAlcHydvBdki2CQCn5hE7ePMoHe4tde1F5wQdTor4GQBw5p CsBRNTycfKtfnN8/S/S74V0wlivRTnDPbjC9LeAhvu38f96Iy6dUq7hik/trU4pivAeEWZJbsUG1 1yUxl2s2TMS6jekjzz/57VIFjZgdbo7sbM2sAOxkDT/W7KQT6LCveD2bIQE+Be3wCkpdiWxMa74l OzdDNk9Dgh2cUHGd8o+Fzw0Yj9xd6RmjOz5Wn64W1mrfjSPBqNOWN5ViVWGiELtsLrzZoL4a6L9f FEeRpT8hOZQgdM9snPSmzcGbT/uAEEW1F46mjRESs8AifAwyXkEQtmJE+k7pmN4n0EGyaVX7uUMB z3nV8BTjte8rbdmcUyTSM87ZQ8wmqinQlBfbo+20pqwwEoxwnUp85le5kkwQz4jpPWMtbI18iIzQ aQEvVM9i7umg3qouUb70dzSmlM7646fRJ+e0djooZJ+tUzed0lQ4QdS0meanjeWWG6TGbANECsPV +feC4gVmzQSKrf5zoQ4hvQsob2FyJTZG2lGF/fxuvjvg62eLWQT9BmplvYm9eJ2w3BujCjpAwaVY 3dV6TvNpXl4JTUnKHyiJcUp/K9+J0FkIvvpqUeaSQNpQ1Bu3nywgbUoIj+iMiLky77gSi3p/Ayth 4Z0JBUTR7/kJz91YD6/g2a289rzFTmOoA0Tzn4DloXyKZKsNVYvhM6VXdi6F+g7CPfRO8vtNs0X7 1URIa3WI9sYn1ZbW3ktxNjvqxLpCfBcOy+t9kBlcINTQlz1wip7/Lm/InFiJCXZ6Kb9xHd8in0UW dnzz1eZHiikoCvWnwnqt8Eapu7hCzA4IWDdIHIP0uInDfzHA41t2iNAyHUBc9PyRLsWMWHwiwRUP p0LOEwYzTPYRD3cWzVLqjvgP7n1tNngER5aHNoII5pmBmRiGx+LsDt90GXX/iDUjZLy7MWUNJmZK 81XJKEzWouvhsq/pkSuazFtiyfUcsWhLsT2KS7xMP9TEFWKyAUBBd9xGeWphIs2g1RejKMAA+K3S 21MoKuE40eoOXjIWa14WRxKf0CE38NHjVsm4+db0w/lWDSORw/MgPwCsbgxJoMnFKWISQrnKmBwp JCPrY8FFR+fHYijMIzQAlY73MZlalwbxnq5xrUz8+0aoHwrA2XrfWl/0qHh3sSwfyVqUGhtFgGjy o75au1PGuQ7vASIW3VZR4BNHVYU43e1tnA6edwwiSlSFnQq6vglU5e1fv5YXYA+wr+rt9gD/Ugxp E8N60J/TOP05XjLAbZZ20+F0t9C61I2zZogl+o4YzBONR/D54f9cnP5KrmOKxXsoI0vF0pMXAZlb 58LdMFvZNMxdFDqxpOJVg6vVOlZM37D9uOPoQyD7t1gfDvnWvZ75Qhs5LTQFdSJNQNdUQNnBDxr2 99tifAOqT2fkd8ZiFOfprZcW0JOIRcVq6dL3FdD8P5g+OW2qVaW7SBlaLAPv/9plyKDTzOlQwZz7 Z18hulrIhbhhVvsukKNyg8CCKW5DS3TBwlTBa/A3aC/2IEyPb8e1+xy+5cH4WZvbB08rdipcygD/ GaahrA6Zvbx4AkfT1ixQLP/YgcNFrS45X8cK+QftuiazKwQYnjpTeK6s1T4kPPa8ZVXbd05Lye8S Dfe9Xuo9glTXu4EbpFrdDYh36Nw46xEcFwqZTk7vVC7bBZumwsRwucdJnpPlbJ/yAvvDTzoXoX1d WFZR4bJtS9SgI9+rmvr4BBdlPWqPeZo6km1R6f/FX+X0HoTR01ZtE01wamDwgzF0Gso89c0cIBoZ OCM1hr3FaSp4wVQv+ETmFn6L91zCIOooPzOJ7823cW4ztqJQsF+4Qgz4RAzBkI8V4qhEA6ST97Bv AeoLVAUPlJ5VNG9ARy2nirIJxN20CfY+BMUMz+Ndrk4vnvFicR+V6OU7U5Mjvr+qjQMPf7clWCZz ECQK2JL0PL26efQoAyaEuNDBCx4nxoYaa0quGaNfZKDzz654V3+kPnyAWs5eCp9e/Ftcg0BSpg/X Eu2wNjujzk7GK5fF/pFfXtwbkhH5RJtbnY0u9y0gLvkGHOd073NBpIVeJ4K8QxSGfoZ079xcWZdv iE7ly8aM0CA5wZJe2xUQJE46wDt06iPVost8iG8uF9EYqK2v3BfPcT0+HVrL7r4NqJtmv47j/biN Ei/hohduu+tNkL44KtQ6aiB+FnbZMpXeAMozl1Q3RsUH7Tz9HaR7kIT4jqVQEYloxz3As7fJiKtO SgOMAKnnAxQxk9PUWPPJR+lyMSboK9glZCK/AYYZTQ+/aWLyLvoogE6j2Hj54/8KlixhtwjVAtQM yxdo1D+139hSn2kaywBbo25LIp76wpUClY09HQF7x2YqcP3dD363XJdEr5xwi19+CPnb2mlAZL7Q JjLx1D92hZ8c0pk6g4j7Gb01hwJjniNU7WT67gKKri4edWsVgDI+xLq1Rm0ABhIm98+WY/pLi1Tf iGVmvyhbz7kv429bRAacwApx3F3bVQzCiB5BWN0QhsvPvkL7Ij4YkvUpqQ2RUpyUDm+9kssKpe5r 16GS7izvsgz8jrX/dxgL5VssEJ3yMlHPyQptnx4kjf5q/8IM4uBMBmnwMvPba/UKlMYIn8r4/mPx iT2QlS3t9Yllkqr/n6BEpZowTYDHzuX7DXgF6A75VMrEHtwW+HTuzJVEh3me7jER3gR9vrXaW0VL Co6m+Xj3JCHWKZB1tI6H4dk+W91gZ0nxgR17qgTjrbZAPDc8Q1TBZY+6/DMHWZ+eTf/YVTgGjQR8 1er+gpdbmn9nd4mzdLF21hq5iMQBTmeqmPsWNU4aEXesW6xNfc2UjCRmg6olPZ/ObyBdXXtcJGLW PGOJ9mPLAv8LE6cZ3xam4Vmonzb6QLyWVe1f4okh3kQSNNAIg+GKznxDEDxi/xCrrV0DEb/GaCKy kRjW2pphOzvm1MsDg/T5md/5TdRuBeRU5RWNG+GNkc8SrKz5SgeAPQI7aX++/k4QEXWl9mH6oI/w U44hs5yCsf86ZdziHHJ/Jkh/YY/VjrCG0ytYkW8XQoF9f+TEfy4w6vOcQMQL7mfcgXkPT24f568Y RE6cPqkqwicprWYZpPK5grZLdb8TT4rr0kmZrIqSPzQ1sf8CswoF+2JzYzXpo/CQ3CzI4Wr8Lrcl JW/af3XJdCpqLhmDcElVgx7NofBoMELUymKH0q8VoOw936eBovq6IB+E2ylAgHhN9ESH8GoeHkgs XHE1+A4L9lpr5sG5PudlnsX7Lo3qLEcCO25EOqliS665iS4gdpHN0k3QRQ90MFDglgXxEFk9Ot2x Ia3u5ACxdWuIj5stuCJhzkvgahlZdnAgD8NXzMWMkVnUYHUvGMM7y07eNNO4QiQYLLyHcxSdunbq euf1W0usev1EnFN/rAagWkLBNJZXpoH3LUfK6NNBxjQ9vUygL1SxCM1rGZlQVcFHVoO62rFkxqE2 W2i0qsOGFFs/YkXTwgeyiiIV5UYq7MpGWdEJCc4ansTXEsZPtBINdv6u3KGDoLy1m/FogRyue5Yq Pmf7R2v8Eyzn1s9+5h566pRMQ7OEgm7ClR4dC3cmkz+VMNOy9NnlsRcwSnwAZkDBtRJiDyY5h1bR h368XNoAu2x+oLa5e7Z87y/Tii3AtRxeAZyBqP3CcvYnOPRVc/APz43YzYYKp5lzqYrqJgWxJOaa 2RYcN7Kizv6E8SAvD2Rrp8CYR9GTOXZ3+UWptaVfzFptffFpp09c1RI8ZQ9lPmgkL26jXgQT03gq x3S4UNxXu+5dmXPHaW+pQulfkY4QFzCBeZq1B8iHYDeF+d3BJhauXhMsGzLJhMJp+e2CtkEIetJN eKIhxLSiws98tR08mwd06xbOV0Z7SE7Ic9OtT9dLvmeZkWjVsRwADKqP4+vwJnhAkxePSldNTJZd h/yo9KbsZqXu3AV4dNnWSDih8yjVewG/kJpEJxleaQ0zPV9E28NpWyBeAIHyLxFLs4LWG99NWhL9 2tgPyBT0LK1Cpy6mHolQlXRbjbIlI3pHRHOhUX9XS1qBZ9YdMmL4bldNhJqNqtNzCeeo9wnF3MRO hhFLwveVBFjYNptmik0DoQJyqr1gNSMuoIBC4Ht7LJ2SHxh+sljFk5Tnzb4HpxWC/GaPLQOInNlL WwxFkqBKZjoH0aVs8S96Z2fYqloMHgJTQHy79v0qo5aIv+pkRXx6DlA59cjMKbI/2A0uRkUt3+nK RICy2FXW9tMoe59Po686kXNsOq1C1/MUzAojNss06xB5H3eWL6SzEgSMc7tzZb+HdN33rcfr9Go1 YpaZk9tAjEYhKYbsIf1fhH75luxPZG+EE5KpLR0Z3ph4pnlY5YLLUEMy2GaWc6mc3fy1M7f7ORp/ de5yOXaz5+4ryebRYPazqzbU0tIF9x+CuXrLNe/GYiYOAJoV2GQFy/6kstk1KTganSpqYMEFhvAd JVQ7UB+NkMHyXKGBUGbRmjtwhpoi5MigKArTKb0EsALAjbMljzd2uI0M6zpy+xAHEU7cN95H7sqw 6dh78A4+j1pT6WNmnVrhbShC6yUz98BCbrKpQwhpZwyumjlWFA5Kvqa4x77F2/+m5e3ZdM0r4Hpe u6fcM0xFuYi8uF0APSHGZEAl/bFkDGPCpI3Ts5dDnjD6ZIvpWaxNu9k2G4uUogrQVNHKvJK65c/6 IxWUsaQYSqqqexn8Xs0L6OeKynNJI+yKDrA7v5aRBlJpinZE8KYQBwOfpLQNKaP1YKvlbZWkjBQB 0xye5kxms6LvNQvzw76eQna2ll5ft4b/9EUoBu5uAM+c0Dw14G0ZMdpzmXZgqQ1tn/RJURg2d6UI ZVsKxJrQYLeUuCupWLe3niB6ikyZfZ6FyrqfYVOGsHRlvGYD5dlNVbQhyDVDIvSEVC03FpoomIjn 546SLLQilFU4ma2aMxHqSqYk+VUieb3oDGZ/GZNpEAQmjAW5rzpMROaJPyHtP2nItOGGtk7Q1xjf XuUuazoga1jWHjoT6UZDV7ORKLxWbnRwFB1OhDYGoXDS20auirkuQzAtADdWSrHJRBQCQ5u8anv8 TM2mfVrq82RdEy9dW60OF4BKsyqCAyd0anmJIYIZ535LOrUOQ7ClxAlpbpdt/DJ+sbWkwlIbU70/ i8SIWxLuxIluQ26/O3+s6GQcPoC7UMLCubQqSDdTI4lyHj84FproupJgAh8/TKKF57uPkKOk1yBg GXPA9BANt3RsKl0OVGaQV03ozRyqkJrVC9tI2DBc1sxQqKfTycCnKcLSy7a8A++qB4J7pk8fbojG UMD9md4KI2N7xEWaCwuPiFLJZ6awYbnho7JRbvopVvQhHyYl9zvBizhp5ew1LRcG1zRitZViJSj0 l0ls79PqNuIY6edxrswlH67x89H1MEPrWceA2fXqBb4XvpEX5C6abIJqm6MNWxH9mmPL290FboM4 wKjHvX1srqR9gZoX50FX0X80ixnJXgYLg0L07+5giyyqW2uOeWLjiAKvNuCQWBffk3IiVb2k8zCV ldgLTca09Hhfji18lhRbvUGNLNPmb6qZC7jQVlB6RjuAFN3TiuGzYi7J9DZT7Xca81gE/wwMaWa7 LK2yW5ueENdje2LmENkNHDVnhm7UdPMRJ31gLFrT2LDfwfIW9Iwn+6103LFTuN6cIyZ4XLTjo4ME gu2pFTcM9mrJWW1DFro/UP0l1zInOdxjGd+hS1Jjl5WAAV3O9QtiezFw5z+tLTJSe6eRBFP1aGQL pbdiuaKFeM4PNNm5pMJSiQVi9HpXe5Bg1cl3wGqSGkOi0OScF5Qqbt2qhwiPPl9AnUPgcrJFy3fJ XKhKHy3y1XIt6pkBvLeORVPaCD6Pdq1iEBHwcgMQsIS82r1eYd3rIDhs12oGQ87yFtdFO5LrwHJM wDyfeNss4gNbRxuFXm4EsNd3lsq3HSy6FGPFcCKJwDEG+qJ/EG1E9nJHz8/7RWx23NB2lNBDjyFD lj7LQDLry49uP9ORpmDL8qMd/X0E+zVvBHdnjIJ6EyQ6p0S0kwD4hEJwxSJOf/KeYLbfYfO6ZU4a ZrfYQJAZCfl5uVaI3o+kB0SWhn0Ct2Hpf7qTqxoQO6Mk8IqixpXFP2IFRoeetpl6PyjVfMbdGCoK 1jjqp0YDEuUqV9EddwxFOnMKK/0yf77+oRktYKOjOJnwmlVDE8a6xeknpGy1y9vFkPUpHC6i0mpg uC3YkL241xmJVnsavkzbd/0uwT1DfBwfFis4cUfhfjN3FMGpV0fWhqADMyYn9sYKQuWLz2aGOK3o vVxi8JZ9bo2OhTBaC62c1y9xpME7ZEM/Ae4iQ9/z1MYR6527/dMBYnXSJST33Lo6YmZw2deInw6F yGSCyeRLdD14uyqZevpVuxlH4n4zPDMMKWoOl+GT3VbYvNwuvBr3MjEN/s5yg2C7C4pRfmGWbCwC x2za6ZUUlMuNKrI/wG6MdywOg4nlLhE56eSGhLQAc6TbRWd2wM0lCtUiyEApnqIym3eRovQIr8GM AAXjlMBeZONoZsNKd8jleONl0vIjFdFXsCpN2zBNExC61tiSHA/BsD2uKWuGAF7jz9+mGYfOpHx6 YA//tqkCq1qie75rhodvV3Z0MrOdJ5+g6QoR+nL5gtX8igH94f7QH4rnlyexWyxsOQBkY4jz+Fs1 kVheXdU4LsrvjBAOCR2AWwR6mCh1Z1mZTHfPP8VXGFI73GPmADmjvfXFpFV2QYcUxT6RR7+B+x6r uAwtA8SV/vkKkpyB1eEmCkTQt5M83N6OKGks7iKQF0i7f0qTovzEXgFcdXh/LqGORTVZqYnzr4zU Yf4FQvTiyf9HRzJy/ImHy0J+kNNBu5phr+gzW4vhGEmY2TxKY7i4v2NCYWcOHfIYuQj/ta96GirN Fj7pmY5HfJzj4or7mCrsPXVfjBxqkQPQ4NyUI5ADNGyBJf+ryTHbcuJA6cMcYr3TB3TCxjb3a233 d987acZWkE1QTZNwpTJqp7WTRGKoxz9K2YlEyO6B7yE3jAVnGddjOtdPNuB/4112Ov4D+u8dwAFT CrrV2EYQuPB1m4NR+KEbf1KS0gpEVuFN3lEIgKGHv2ONGoll2DPZ2WDAzgxdqMAICxm4O32nPeW9 vTJScPWQ3rjcU01jF2H2Oim35myc9pP/QYPUrMKXv4jWIfyhD7v2WJ2xt305iZd61pub8pXEKF8c stQIt7A24F/3TEhx3Xaxw0REnPWjglnp+4bVWC4N2BEhIJJJyaZ4K/sR8U/JRY2D+PkzTjM+FpqK hP9DwDt4z2fq1pOWjuJWZ3BKCyPqeVvfEQ606YkY8AeeGG2ls+SVQ44IlAEP/Qqacx/+hoyIPj2R /NxP5dSbAV6bJe2yjmhD8JgY7vqm3iVGNzdv0DffvkMtKzPESncSO2UXf8O60zYX3/BFzLAVvqCE oFw9eOX5IXhwN/NlJiIg7ndx3hQ6SMnJoyUiygCdGdnztV09oIAHa14FeRlbUM5+n3urpLd8pWr3 KEzhScQ61/sM2LqsK+W13bSADS8pLVXURP4GqeNL0czD6ZEmLP5V2erMsyHOSlVHRDRkIDjyBTWB l7s6xCEz/7QQKDq+P+dzFZTzx+X8V3ZLJ3aiQsIYTAvh5RovlPY5QcGzRLUe3nqaSWPQGgTja7xx GWkHGfYMYJWxxqF6hiDW91iARS/JoVwV6jCzl2zyVNYgy/1qCjCbme83UTPbxdBvdM4BkiGKthl7 S4J/SlbcA0VKQ0EH8vjUHomHomJ1/dEaCdtyiw9y3d/WvZvKQ5PmMXKWWuw39mbNtWF6yOJdooIi GF5b02H/3AXXoLdc6EAkVfBAQmnaYaHRxhRYzp20PPiFmdz7WvWzADFAMoaRwI4vUeBXdmAwkRJf uq8hgoWO8IoIkQRMNjTXBtHxDcJC3Y+EXefKeT/sd2b+JvaLumhYSCTURXrF5glUmD6guecX3V4c CWUsDpjEMpUBurvrzzY757oHDIEaZOI1fpC8JDvSJ5qPuvkKot2rxgPBEC2eDRfHc1We3eClrXIC 1vuCq4nQeHEL1FsNODqxhdqRsqjrPAAU3IDfS9hz+w2YNJRIgWZdUgeee18aDpH/X0pomUNymRbH gjZBWRiL96xIEVFk95rdZYY5cVbxvKr2u5Im7jHcO8YURjI1dilHOynJuUCvH/81YOeEXu1z99/+ yc5RKYzCR4fmrg97CKdHAcAl4IPoIVlnZE0j8I16bOcuwMrcdfdHsn2VAPTiWK2K/TS91QVx7l3Y GnWM3p8rzqgRB+T7ulAg+iQLs0oZvCWe0OADg8UhDqRfytBL6x7+dUN8XWmVsT647Ddv16JuEBSW 7k+he7x8I0xrdhnGzaAQIlQTMjT8tTVHJxD/95dm4Wje4QCVUgoJ/OtOP2fI/LchQ0RhP4ABtO1K KZGc7c1wzUbFco9ypxb8n+8488lym7FehvjSrCvSMD4HFUwOWFTvimcFyEx4g9M1gCMMt6ctowq/ e6Mxu6FriMBfD0t4QwBCSKWvBMyI2wM2GGPcMCgDq6PGgRCaYPGNXIVGiY2ywQSwJja/EA2pob14 /6D/Lmot/rSHPSFhVilPlvD8+3odUHGa2DltWC983MTvJxlOSZeZPbhIE+ekeQ4wZDfZmExEz1rb uoxjyUqMMNZN0qB47vPBhb9mb2+hxW+1/Am4UarbOKz0KWjjuHEmgFp/ZmS7ks2lugCsSdHZLgBd +Rz7anXmyCr/PQXRf5cthDIktdyngo/18pqDrwoIFXo9SW1PDSDrdSDekyigTU09c3t1MzV1LCuq w9gsfgM691PDNbzrhf0tMC+lvdQAjvTvYAGN+IF+jKJeXOrcoDv37Rtq5SjuOAslSCeVGzA+zoDD apryYNrFepB9vOTclZyd0U63j2k1TRUbSSFTqVzjn4ltuZFIUFm20imQa3RcgmP/MLLnhZcXQRcR xYczN9UsdDyR636UjeVINDInw3yuM6azq8p30JG5+xECesfdFQSZzCVCs71hg8yv3pyOXyzt+Y1L fBQxX3LwpFbtypTwP7Meku2HHPeVi1Vd1ElwI6GhJolrt6MDBjj/9fAWvcpyaL6bEP0MRQmK96zR 9gNnMbhrAcRMzcbuonjOfbeiiHn1Z2BdXfKW6uWfNXW0f4QzbXSFz5pkxZj3vN1epQ6jvnf8FYBO gcarWYTh7665DaQ5eW2kgYspGfXS2sobMOpU+u7RfoeA2CPIXNiK6v3ilHNPwcAQyDXltjtjl01k ErAWZ3s48uI+3VwHFuwkYbKEcGgDxC8t2MqoLdWeNdUktEjhG2MozrIn8+bHzMr1v0ekAEBZze8i B+9RxFabhODijHZ70JtkZt2V53fKF+rkIIP2aAb7lf+crqD5GanYDjWQOXziSVQjPnyGJAlKa+sJ +oOVjAYmGXDg07r5ZBrPOrAqTe3hva2fzsNwq82mrJu+GJjCah/P4lzKmo3ltx9kGu+NKK71GWRC cJUM7m+T8i6LrAFsWSP6Czfn+ygUkqjAv9e3+JMFyGingyIaKd3791cwpEpwlPVtbkvXCDolWflp YjA48J+PMni29EcwhMWMxpZN/4SJ4fWORBOU3DxU5qlZYuARFQO2ygInc1LLO22eyb9rrszLr8oO tWUdk3DOx5/6pe0Sn4tZ16gmHm/koRrL/izvQ1HHu/83WQW0jW4K5icDPOJUAPReOxzVgbSfT9Ji xzi/V5OeENkFo1rULdMXpnl8c4W9LGZ59mbW9PpMU2O83yooJerKXC/M6fPqjTTVfO0gsjDPNuVY mqHAkTFBs52Rq4tWGF38gR2WAgS9RyF5QFqPWvgoNPpVJ9kcRijvuhzuy+Tp+DfmluxbdagviYMW bhkf/hNtiKBH8NQctuENKn1FPUyonyC32fmftOUkCCpN9/+MVsenhVYiY3Eqa7jB/TFSR3bZyOhY YpVVyQT+lsnDDlMxNcu0Evv4v2fQyDBDK5LJnhVn4/f9GMQ+gFUPsHCEX5aAw2r4+w+FDk/x9ppz 9CdyQgNkM9/aVP8hm9HzAPWmm/QWkQuD9CZ90tKPJ0s4RADHvI8jr/GjG63Ww8One8mcSCX9jNd1 KU4oeOp9USXiMpJY/d/JzbANnrrYoVxZvo3SfbNTyw2mA3IGi/+kzMQTwf3ysHL460WsU/EAn6E3 ysRi8xyY38fjJp3+Ug/STfBQ4ij/Ew25P/oBEA4cOQ92XvDox9Jxy5zkTGDo/Y3O46gfOPoWRVr8 mQ4Z4wJJZ6j+G0vc7I8fClt6KtinDSJbTqeXMeWImJPCAao3hzKsVOAvS4Uz937FNILDLOM0sElv xcv3ciu3TIfNg8X8i2KIBtIZNvmVybMVjZ042/4E7C5FPzDbuKwS8agRex9v1OxKNI4yn/nu7AJu R4X3N4c32lgMrJmBzxP0faJguzqn0Y7V4SLINeLK5tBSwj7TGCHVjLOEJh0voLUFZyhIjN16W1cl yWz3mXKAAE0RwBmd8MxXpz1u9ON8Bv4vh5HeZxUqvQmbXzjiXgdSGjDNK5uENZ9Wm+Bl3OJmrJhK +knlyZLlYaOHxJt/ghSrYJf0HcehksORg1AROWO9VWjkPYt5h9bHSIzgGz92VRWwIU7+iNXejeaL fmzyl8QckFJnB+dF9qrws3fyiOxzWy2UO1fuG5oVde2TQ6wXaLNYMQIrA48s4AwydFAbfz/H65Yq 98UPQDY/7tErBvbkZu4g6UHMZQG1AFKfqiyk267f011hvQ6REbm1/IHf4srBKA5yOEEQ1QK+lWkx PVvJvelkY+PJxccX1FzX2psTkJAcJt8Upe81mE+4rwCsksJAZggLN384TWsKIbq6SZN4eDVcZWh4 9nVetlBoj1Bs8fUwlB5BJhmzcUPUpJP6Lb2d9G1ClumwvBfVkLrGwjR+M4bV7qTjippKwQO0eo41 uxRFsta2rOpBuLgUxECimM9addhrNZqQtzE0ufD0BdtVOpmTTV3UODKNtcnZRfg12eM9sYOls3So SUTSbB3WQvQhf6GRQzJdRalCL6OsqdR1vMvdYUHoxYoCbA08rlUu9BvjJ/uwB/p7gwRfIEDGZ1pE NMustW/3tWWKxpLlJ+qY5IDxSz7haJEmFEn+cHDi71vSbWxQVkJFWtFy2gjmgcG/jRFxWGILoHRY kMumaYktZLAPWHA+E7iCwC7dzN1WPXlU7HUfxg9YOwzDNpbGbHr86Vrl5RQ2cVjfWClLfwGKBjnD VEdL+REGfHuhwQDr5sBI+8C+9cbh4990uMnTNid0eXLckiu0jlEglUdsccRCkwAf0+XfDalwj6pR 2hqEmQzB9kocQAZpAs5WkuNeO4ZUts2HzEfAdNh3PSFH4zwUG7oBPT2tZXWv34k0/yJmmHE220g5 3Bu8AMVSZHPNiO9W5RfKXeapYgUo/BaSXcryXzYVu9YWUy2yOhHg3H9jC2ND0Rkpkwzg/Dp2maqK 8hW+vsOLsUPsnac+3MJFn+70HRUXJU+y+N8r71f/PrNMajDuaONhB0D6FRO/RAcOv+L8Y1kWXqFu c3pO0xYtdnTL4E8S4BbBmghpJrWfrJip96D2fcBvxfDKmlspD08XNjOIkkXRDP/0npyEHwMyTBdY jqsyB9R/KMvdyVyc8qRGDvIujj/oFNkmZ8ahxnobR3W3IoYnCSLT9H/ijqNJS9Wlku8NHmkHGkyC Zfnk8J4vJ2cnBA5Q/zX6rfQO2AzdUhy/o24/MnkMQbB/385OzqcWZIi5sEQ+P5QPUfI2JrTqqvsM YxYdvxQVlPzuyfd5wnYhOJ69/27SxuFTMEztTZdcrhHfFmtPvexm3yX8EHrIIeak5D7dtuJWcp6P TgpLZy0GcJleksocORYknAwSn95YyThkJnIx8me7B4WmECi/DgPiyty55DOwh3OyN43059kRZe1h XOYECIqyGpZWFRIbj7UFJS/DTgYL2h3Q1y1UZ7/H7XGKrnI+k6ROkbD1LlldbvvDDFUvYDiL+KX5 Ik7SFuXOIDUMESYW6JTHhQsRm8e8uwLmltIDeOWkYAY6HO7OHNxtaZxDaLG+j8CG65Kf9Uvhv4An bjPrs0rOlXOqViVouRTC99rQsskeYNrnTgVY0IAnZpIMmq5iBcfw+joJXVPoQYxdYlQkVRdzf9OW srx7Sl9ajsFXWn4lHtMF5oCPkS4p3b3LRFutYXUydlDSxpUC0woBaEH4GJJvdhmcmliGeFr53kGt l+BS+5eW7+AW2GskeyfiH5QqRxWF6ruX+P5kimor7RFbehlR3OT7SFxR87PTXIcgoySo/XTBaWPy uMRwOfKGvXVJhg1zkEl2lZeh1ZGV7m3o5xQt1nOJ/5dTWo0053HCI63r26s/g8p+CnGtG2mXKpj7 6xcaceNYhyZ0XYTCD+dQBc4BgkDpCvRYrcc+2lUypMDc/Osw7LhO2KHh9ITwcg2kJRsFd/QcYYBO jii/Qol3ncieweToZl38I/Or60w0fid5J/g39q8Q/sYkcxiKjHN7+dUQXPb6rAN/kSzp+5BUDICw h2Zl4tfOjSxnZulIODoBI7w34+Jn/ZrvvmUDeinIVINkuSD0N+EpucoK6r6ML0xG7sZIyQP3WNnZ Y81ief1J09bfgD4CnpAk31zwYmqoyEjxGttpzkk4+ym3+V2NRIih2Zp+no0w8zKAOa+TLxQpB/yJ Q50+rH52Xsylhv+3T9g/0+rXRI+rwP+RftZDIKhtQNEgxEy16+xVbxtbgh44Xh5C9sqYBH7NKlDc UeraiJDwX2lBTtYtBtmIggD+zZHE14dQ/0u2pKHFoNVKkQxE4IDbTzNl+yvg5so6oGmOrGRBqxGK LDgShCaRhNr8xLZ5PK6EZzhuA/DkZC6maaUAOCkyAnJmdK1LzpeIWHvy3m5CbqfJXy/QmjEeZueI Lkom32F3cefF+Clj81ib4W0K2im/h3I4ibt6pIiVZwupJM2MvixndinB2HfD7rFOKZNeaXYVhZpe rkU290TiKy+QICzT+2b43SfH1tCe55qS+aVbFrqtVR9i8pJg4pz03OfBhtlNiEtRmJfdO3rMEDVV F/4EFZvxld3/EsRfzlkdnTXqNeCPWhh28jwz1SzP5uJWiFqeHVkODhqTI6SMIOAvPF4CueHFFoNs V/z8TxSIBdsFxHf7QnTuPaIvUM+HjlqeZ1Z397KZ+KM9tnGIaiG3AVWxx2W6mMuZ+bwk0RerJrtt 57/Ii3Yc2UA8M/H6YJLtnqs62oNN2357lOul5oGlxtIbE6J3h7hyHOJwVp8HL0ULDY5bdlKfWRBU LK3eq7YFD8WHN2HhZoZDNNNGHIlS/BunDA+XF8aomj6K2X1s25kukTT5xqkx5l7+VIQdB8ELcsgf J04HWxGKZvLYWduRoDgGIPkU66a7qcDunPtgiKmMhEgQeUW1G7C2/S/3DNg7FdclIq5YRXHA8gCH bYVGRaHNLRYM378pydxnTB4yALK1Tc7LP8r3ELV4eyYKAq06Amg3HxAykYB4iJVNTR+TDOMwlTgV R5uDjnGJ7PUh9Gyw8V2p5CxUJcml6ibAw+lL6BnQHWQ2V/nZVOP6973SAgGxf4QUzcoDfWBbqJa9 btyLYNkUgvnO6bskZr7b/N+hnyQ2Rny0+36ip4oGAJ0Oma3hnKUkIwe1ntmQgnMBzd4s8PeLvPfZ m1hli/6PEm/NI3J8mlg4B7C/U0QP5JTQqmCAi9UUMW/nOpOS02ruTUnQmL3DHnY3qMb44w3gCukv lcUnfOJ84ZX6jiu8PqdEZHnrqUmpdvmnlKjash5c7M9LRyQ/yXjHIUYgUCDx3EM5+66JSQcXjkje UPFHlrU0G5Pw2rZIYdCsgLzzy0IUOYKKVOQ+aumd4y37eE0iG3DAhYmMZICSZ+Ot+qome9q4gnQ4 2zabJ88i3fORJoql9dZ48ggvHNINv7LIBQTgylOBAPOXaYLwCAdMLPghXGrayXPHRy7v8eackSAW 5/DW/7fEswq9wTDUaW1hHMC0SnjvyKXr26HqoaPEQN+Rs/cqyehvHwbVI3k0uTIStp/f53Pn7BN6 4IQc9yVGWpDjVepoZXQswxxXZ3CB5J32omRonZcX6AaNXZZE4C0emfx2agwApzUs5Nxdxy7TTZ0C vqfrkTQZg51+e/2joVHE524jfOEURyoYmWAyUN5RQ0Kt/t2/+xigndy58FPezDZ/O6AT/wC749U/ qBYc1U3tTHHp95usrcdWkY/7a9om3La207Iy3pqtvT0a4g83FclugVDjGO6PRjkk9ntV9Sb8RSdo RpVGgtNKrU6jCgLoPcvoNy8ETBy1TnaXGKLoBmTH4VitzudutgIpgiqWrpyWRKG+D1FPARgG/kxv 2z7oDnDrZtlpSODGwi/ktceauX4irf1TyNKQtbHezrhgZuyYfR8c7Wyt8VzXHZQiSAgt8e0MinI5 M+xFQ41xhI8hMRuu7CFx8+0cEnOFJyRnMtbu7e3ojA8ULVXiVSySEKiYyZyTK4p4N8vNnEI04pQ7 /ucKGqUldR9zVJX+33cS7HD8txE+lntWhgFNHRX1Xr9NsFz02dyP1aChAXyNMF5iBQ4Au6wVLoT3 rHBB0zsItjzRmqwOsrkAVoGGkjGgRbvAU1Tt4Ktl6/mEtCzGPWlgYG+gjI7u6KdojBaCqe2nQPCx LjWujqReofd2Cu8+U1Rw5j+zwH2+PoJluaEDbFB9WUD6F1dAgtXm2lBRhQ4oDsiDiVusv6EWXMzJ VUBwfuUHdg9wHiv35WJaW47FRBYav6uU/Gs/PlIon6vt4N4dAgGRAX/WhyxDSbtKj+fnRSPrkkWL RGhY0qv6a4z9uED71zz6mp1cQEMvUQeSWDqHHn+5gDfAp+L5hhd8/0IZTPm94fYJ6qGX6gYV5Hin UQU/mSuAWZdojBgk0hiZHwxwr1jGpjRAWvWGeYm9HOOfzaKnBMVrj1UvSLa6CfgZHVfbMna7cUf2 TgMzD8VA+NTfOKssnPFiZxnXU/gkoKIqmF2VriJeJ5eif/c9tGVj/Mi0HqJgw8M12pAgtK2WLEcg oMw2DPDaIQLVM/m+D4GffVoqN8yU1iQDRv31m7uvmWi/H7q5coH3DjtVTnaE5OyQUCpLkdLrh6rF 0R9JfXw5oHg3PGChd3cv3jOXjw8okZRqovnuW2y/ElZquKbUlwXZbCOrOkcmi1TDXufLxYlX03fh w+5WtoR6rqKRABQBPJ+vy0xxJusKX6wOChualjkSrw2FrgtPV+cCIiT5aH/14fGZCZqeIhUz7HwX pznjGTP+EUb4yKcKa+CH+qz0katOsGNF4TP5g3S1rsLpbG5u6JszR011iyRAaGclBKYqSTCYXIIc 1kadcu6E8R/yyfrat5khbiTLew6RH0uhUsurXt2lBcRzg7WCrc3tLe9Y/y/KC8KwMO7JaN6UcrRO hvPj4gnKG8JYYJPEjljuxut8iRdxauM/bLzB2ROHEv1zSNV2qp9xxgu+VcdcnzPFKOt4zT3Cr0bM GBTVs5TMUDgcN2I0i2cbYL/a4wcOu9Q+kH0tLYh2xe/48ImTRgMKgjNfoWqWIhBPypu0HSqqkl04 h276gWENZpfsh8/xz3Qgm2OD0JmpCKYVIzUstf3Uv3z8h2iraSACbmRsNCXD7sY25hqKg79L1YJw llEDGEm760wP5q97NX7CwUhW9YEvtR11ZUSx2/1FSWk0MOCA1pBAtpzoAvtZtcisZZ38EfjZO0cV G13aXH6L7pIOeXwM8219D1rSRBsuWbcEJaJIDxSw73be3I5V5Xmpd/6yminzMwrqKa1pMR4q074u gxI3H7XrrSGMufv+6FiHnJSS7XNJ66y7LgtMBpWBPyRJOw3xdccbwgEtkoZU7BtueIGNJ/qGI1w1 jtnzSZ4M0R5EXupUvIfompCAhDC0aoOMOlNKY63x9Opz5acTm/ju0X/vhjJf/gkjJhwaOGztKVgt h+a7b/Ps3jCGZf5HVruKE1uR5bUnYyzm1GqBarRglkqBVxxHbimmODbxNeu0aWF4LNnJHrwYfW1w XZnUCLWvqzz5sWpM1fvRhkLGP6H6hvtW2RVkxi98/5ogKGrj2UzJZh16C/qx4E/fjZLXxujobaCI ZNqpqidCTLTqI1GKhXQIe9kjIeKX5fqxwLf/THdwV8BkYvvXPhjSP61sfNa1gwb3ZcWfTOTbu81i DxJPyKIBcQxbbVn3dALOjz6ProNp7yUxsVoz8F3d+EHx6Ce7lVXy9w2/+lJis3t4/KS7Vqitj4yi rBZ0EP4HQAzTbFuNkthh2EqMP7oK7wdPLKgQ9zXwNJBiSUXjAxFAVUpWTtXTTZ7mZVf2Evw+S4lF ZdiJMXQnCuv9R69/FEqa7tMIDacYuCVYzEz3cDDSRddJXjDgjEZdVbQSQCCKiomejl6WIxKjgDpB CQjLe3nMpP6LJHSRhytc4RT8SlvRCv2K9A4Lzx6v+qgm9Q7FGb1Ab1W39nm4AtEuTpY9Lux76IKA 2ekyZ4M/rQU/09n4ySZGfUHFNMCzsfhGIhC8gh/Z2n2s1QKe/TBlaApqFowPpBQqRoR9gnxP4LBj wYsEBaAL8/0Oh5e2Hfxjr7ksLmixSKUmNFYLv8nki2OGRQNSUBWVmg5VhIgv7Cyt2ChNqZHunTwH kgpKZBerF2XHMsE8weojooHD2b2PZ2KEcTEcb1Xx0qb9f3TX7QEfNH09+E9zikZyF+Hrh+LjO9o7 LsOqgEzCEChDI58DMNeKe9LaR1X2M+J9b0Pk3u7/7e/Z+WP5TSnc4bLi7pDeumAlWhpzQiP8Mcu8 tXnmRf183V9vEIv8BgyFc/agkAe3ysd8JXksDZPmMP2wEx6x5voXNx9rRWVEfn5MzOLdHmJzMnc7 b7UBZygWXUhJu0qN3GFuYeexTNBrVfRSow4exlWMBxi4VU9gWGlQU9Lj1A+J0eZS4jCjE1C+k5/1 oLrXJm3xyF4R5ow+1t2EKG/5V7pqLbHbeTP2ld7Z5AH/lEMMZw593lEqQ4Mi70hTCCiJvDzp6rL3 vlZ9lXfR4cC/PkPRBEoNjdfuHPNac1dH20FDbmJMoxtnW3hYhZN5i8wv9oIMIZueWVaFyXpe5LF4 LxEuaZ088yO0+2E/gee27aHKsC50FgxliYaskASB9p0Yxc5GLxjFuF5upCtdWPWrxAAIlXtOpILt SKCzsN8tnK1aXdvn9brfIRBdVWHxGMjKfJNDgNEW0i6tT0PpfVxb1sUyR7V2y17dJW19glBHdrDq S8givJ73dZKVjJNsG1mO/55GBuiOc5cG1X6YI59SNIuufdNDJ0+k6t+8Ta9xgsalBTEaWohdCPEZ 67ePSt3LdNwnY0WmLmhvH7yawe6IfPivALQ6misg9y23i6gDCGbcNnL/vLCsUBwH055XlLButqDJ l/HVuszSybFjO9jF3dyP4l8bNwRmbY1+13P0l1b0GXNbxnb9XGecKyClcL0mEUo5+rMx3fwLRmY/ LVM4JOkX7dlpz5Q1qYtkmxOnlp/Qg3tUMdyt2ICfj6Rh6Qgg1c2WQD+Dsc9bDjYNW3tfox3opM1d aYovtV93fH590XcdF++6ByDwwCwbqE0ZT7REw41HPGd7McMvDWUCQ5orSeFkpZNtMYMQp1WByVHr iCHubsDINrYn7PMx/0ndPWealNWLPFmvunjbYFkiveZAK9vB1fQfLsU6TVid0cZaj4PT2shcScNM mDPAG4muCqbPLXHTKi+cj8q7EDqtKn8ZWCpziJFHiaOhBmoXhh+QefazxG/VbDQGVm3XZVIZyNOB bqU4Y0Wm6MB5nlnHpxodhjB9fA9TNIgCcI8TVyPftectaSJ/iPaCP8iamxokJEmEDn8IqclrlpSH HkKR15NT0Q0vIdafHWdhLiCb3QRNrIFXxRHUrfProl9HGlq9S5HoX4EiPOt1P7hdsS4ZtIsJJL2F DwnhDfZ8vJmLpfloxCmdTGRWzCuxeIeyWPhAXMwxKvJ61Ez1sx2i5kJ/x6eaCuqcfYOnhuMA6wHo mOMbLHCfowamsLbAsu0dEWfy+o2i1vf8urks/pddU6HHVN38vMbrZR5FRYKnSfNwDs1r/5Z2Laxc 8Vx6H+rE7Hjt6JwoDH4ywixhcPrVY2SbX4LXwlI864l2RrHciAbMzt8iYKu1L2EqtPT73HKzos7w 7H1x9CmB8JuwdHkzAktCMBMwpoNYaDAxcutPokkQex0WD3OqT/Jx/H3vg6H5IFAm+HXcuGhAzhIg jvEPRdAv783sBPYKoeT+/NAEyl81/PKGWHWJ7rvs+pUiYkhwUg/L8SvaHDaVCZwbnCrqBfSvRUnL uI0UxppQ5nX/C83njBmhQ8wWeli6Sn3TjV3HQ+feqvEhSjvmAassXd2+lBeNDl3mi6UDH6usDZYR IFsr5jL4U3nZt4L9SwmRkWddEaZGKabXKCDRrueBV4mAkguHDk8cbxgD398b6FI/xo8pONETIfKi CNfhF6y3/PHLdEWV/jgTaP99Se2BBMhzY+SFRFGDPvjFQcMB1UdBDfV7Sr51Mh/RjselzKlEOhBH gdoScbjBW7cVQLQPC564Mrn3Gu/w848fuHgR1ULFuD/ht0RQEtyaiJdq6rTu+KaL5/rLchjwyqO5 vGOaBYzuh36ypA/UuoF62MhfTlKa9hzQ5vvkPPmgrCXI9X1Bf3Hps3BcATAXJ+561RZO9x02rF+O /UBh3swOgxTm2JGYFLyKX4UCq1OymS6w2AUCiJ4vGRuxrEDdWRRRVYcFLxvEIe44Gy8jvx7dk2/8 2w2jLzoPFUeYQ/8igFWL4WZUefqBZr0i1arh9yO4FrNg6gNK8ogqbP3gSn6lKOuDOaHfP8hCjTmr TVSr+b/XUyNuhEyZn8qwkotkkRobDaeBjs0LY6Z8/GdMj9HCEMXoHQCdRtEz22EQYUm0D3iqvHVv zTvcBJEK9BfBYJehA0K+UK2NdH3kq0LlgIjKpOrdN613jwezoCsHMwA/XnoDG2Dm1lvt/8T6HHZI RZvl9ayeF0gcEICNGFCr4TmoTYN5ijAKUUD9SeFx4juNtJMJI4SFb2AFcjBggk5XK/aqd8oU12qF pdcmLrxsUJee5zMrtMVbwYm44obCBcJM4Pm2BWpcIW2rDanwRdHpLJmr0Gl2QIKLzEi43ym35Rxg UOjA8uwxw9huOPRvb2HfoHtifXrKKzEfVkyIaHVTQXVd55TfMQLDkZLshSjVIJVLHsWrK2CrjRt5 Dz+98qGPC1brqPDCPwzHxe+c/r5GkycwEe1X0yhD6deNj+HB4cT77S5EZIzDYV52rFCLVdZbsWTy xsFgVAZMm5J15OqEWib+06Guhg+IPPqqp0lU45WerobOCI3FnumpYlOFxXS21FJ8WcyJId/T4dXF eET3iFjWIeDeYNXAVjW5gfp5D/ZIPRqYc344/LRhQGZuYV2SX942Yr+YaxdSgh407jB6AYK3zw7Z rnhOiiJ8WGACekdWixhCZMgjkPAa/FH40haZgDxox346vUPicNJ+CD/p2dVIm1Y+fnvIgvj2zpvA VgkI9ezeMgbJ/GlEH1z8dzamB3P33ZLl63J1gjtV/55JAP4MYpxACADEqR0wb2oIi5JYgNOwa441 70/QGSl4231e84M1uK4I68wTdau2V+/W2JFKGbfLj2CpFceVfFlvmgqZS6DdfxlomVlNv8166rMz Xg0BgVmhKa+syvms9TbmDEKqXEoKys3tlcXYRJTpyxcMJBY+5/I/EEP9euOOKbCDLOoF0bS1Ss0y mauu0X6DwO0N2LhdfXWnaAEhcNHrFoEKYllely8TpDrad9m4a9M/ZZZda9zC7AI7ZJ1JCbJr7rAQ Y6BLPcqswtSZn8xYXyOZWSJuUl8iu9T5oEuPvi7B0bWDZ9EAiLVkkkk/tSMWm/O+o+fZeaItF0Um YK+t/L3n9XxOkg7WGXA/BykVqEU4iFl2U2R1C/G66rQ+pPXBXXOk6oXk2dhBFI/1jxOR5cU+rS6t Heve/XBXFFgihIGQk0RtdmNgL8J0pspyCJKqPpHmJ2kiCiDNpk8z1iuiUMc+H+7HZy+2od9a5059 ji7myzX0fVYzv15l9Xt3ii6aCsrenjEPViT2ecG858P90+uNJwaf5PlFhoIpGR4f6lYyomjndsO0 xhoqOGlCqXyTEvQgd9QHr8qoax3HcNMZtFM8K0wngLj2RcK471kWg8O+r9r74pNRd6vzDLNKAP+3 NMy1HfkNIHvIZMCFIIs8K85xyH11uee24PE4lmPVwYy/gMWbq+AOrpe4kOQcKRrGvAzYWc0Oyt/C NvHgqbDVRSDMMMm5DvgL1+IQehJBubiwZ+FmAMgLTyrUDczqvv2ZdoaLgM1mOmTec/sDf6DVw3y/ EU6GjhcTvKdfSV3PQEBLQwK2vrxqk0tFwq2hM5Wjasx6vNUuN6f0vlfrhl9QBJx/Smtye5uhDoE+ UrhkHg0vbhXPY76P6rbbYN7lYYkKNl0vkzs8cusdAqYb5B1845nc66HHZDDq80nZW9/ugdqzH78J iDwGPX5Pw7x8zSUpKZHFUdZNwouK/KmRDTMIP48u14eMDsIG6WjcwtPzG/zU6MAkO6cKI0/b/X75 f+jhI6e2OX2SJY9pPzLun2Y2mvhQ3cUfU43SRkrpws+osYYGPYOWM/SwQ65eDwExsAKyI22hMHhv IEZ6zs7kzbB2KXqHyFhes1Q3mK47fLs95pSHHBMxQ9LlXAAmbKeH6heVxHFafK/HYRauY8zIjbr3 8Wke90gTdFdD8yOzj4T1K/owO3bKMqwk9Y0S2Q5IFKfkNyUE0TAEQuhSQzrPWToqd2tTb5J56q0Z YeR7+g6wmn8Uk83UFXobjU1uOxL8Y2KvzBI3Lfo27dZliHAkhXqd386cb8zvx28kfaRW4vKWHkZp 5dyealfBzQWJeTR+a63VpJs+PUwdFbbtXnukHFeU6IQws4zrSutlYfJ0S1L37saXeUOb2RRYUDAB 0dagT1zQYf0MDbyi75UiHCjxkS6cYSTKksuX7N9m/r6xoSxKtISghRLuwAOibjVi7VJHWC7WvLwv 8G2x3I/x+KTY6qRrxThkfuZwFqtI8+kfuk8Tt8iesryVfmZqVy4euctpqXnTo8eQjrESXTyRXrNp Vh25TvsTxNkvvxGKDlpLr5gWW9n6wk1lECeCdjWBNdgW20uqTWD4WU1w223DqLYOnxWpkNyFSSKj tzwtdEfQrxyKlQJEbW7vQesGQyIbTtTsWaZ1uNa0R26LHyd5GWEhYEqGo743n+xyvso41f5obLHw 5fmp3Ls6s8yvqBLMdw45eoOOEHUq/EPbdlN8lknfFrIfafvh1VbvEZsK5zTzuCjU2B14o4o4D37P rtVvRTcCJpLFVH3OHu5hX7mM1u3Iaw4zboT/8cZ5Vl/P05NseA4j0Jn2rEn6otxQUyRzUDkaYsG3 BK0rJAVN7JObx0JMazFgbm6JcQQkk33sveJcLFaHimimeiyerzYPrn0fv34PnriuMY4w4sgXnIRI 8FEf5ZglMRkYwrzMOZ5pUZ5r4InV2dg2HrX37HwPtneAj24wWMmhvbwq0G9LGOTCHAHDXpcDNz1p flz3mqaOpd2vbKWe7jsyxP3QT0gbBv4i7+SRZ5zjQDE2zw72pqi0zxLuFyqnsdc+cgnTxiYYrTz2 RLYSpqBB+eS/2dIK1dmNaOMYH/pZNEsvchwM/2P3rp7kCz8bn4eEx+63gRqeSoK3uogN1GaBZa8+ Y0nbWSBZRkzWdybZAaz4+yFCIBJpZ9TJ9NnbwR5RCUFlb3r9J5RbMlNyoMa8NCEW3604/pw0i3Yh 7D3hWHZxN2JVypmvHN6wyKi6k4efIbeNVg1ORpdYQlIUgSlei0j7Da1GWPtYiL7u+vtK/qbVa6e6 rSyrtdhIKhaSpq37rXwPg/hsDAhR7OtYTbKXcFBfjBsg5U/GTHYHfxGZw6P7gMceV0ALRdnEQRjK QoJk2KXAQ6d85+0rQyQlbVVSnPmY1Y130eOPFcRhgXD7x0eJGFyOJxKeuz9NMI244hcaP8wVO4oS tfuIfVFGJ0wCnmZFiHyviaW5f5taudiG3ctjkIr1hMcf6+0KHvniYbi+9YE2mlNWMBSW75JsmtFE iAHXSm54MmiHiuxj19+0bMeGHSqSIr3vkd5FNi2U9cQzzlFZWnBd/CuIHiTDtpHRQBVk9787v0mf PcIbdKwIshMi0hHjpUuM1EnYOWYGREWGPkm49AEMqOWb0ATjCS5cC08n4c1+V7GNyz4b0Tj0jyGo 5NANj0RIc1ceosRTYjrWEqRrfLUYKrMhZOxE2YVECySMT1YPvEt2lfg+14K9H/zImmGzE2O60Va9 V2Bmc+6b3oG+EroHDbCGxBXVF8ol2q27LONjwvPY9u0txXwxdoF0wabjtU3/ImJKapLbs4F3MPVc l2Mb/y/D/Z2sMOLVHkg9qFq5b1dmSdtCzUx9ZaeHPMv70s2Ysu2BJ/eLjBV5ePpp9UAARv+OLUam 8oCYXCtcFfrCMTNMNm+cNA7Qe64hyQAqJqaeTPoJRpYzE8wmol9zqtVWgymoQD1WBCZEhTyRlsCg sCvzrL2qiWS0RGtYTpoPjg7tmj2UN03Q2gRplizzEClDaEioyAuhE7bGsoNJs10MWX53IVF5jydq 29wuRwoazgBk2ApT9xyCUnj7QwGy72Ea47wgDoCCeWkHOR3YeuyCA1jSkSlX2hJTdDF2um8PlQ6t 2dlFNbi7Lev51BvIyAkLk5ALlBWubCoRGq4WZTpYeBeq1NL7+Bm4gOX8mb9D8ht1Zw2SHeYxTWtm nQGqVR5pSb78wTvlw7hbt+AsC7NQt5g6HQdOe0Y4ijOTVdH+X1Ma/+8EBcTkude2BbeWZjuoPJBl EfxJ+FVNyViK0iDvhxOUfVOaBt5Klq/a39/bIapdvvfJwTWHLhsAnv+/XZ9hPvhEOUkoKwdte9tH NI/XfoFZZitfAToEETrj/rGc8Ii2Hd0Own9bmSqCa8B1EyhrRuhvDN4ivCYLbzveMdPuNzWKqBQC yM25Bdl+YcaIHgbWRljxQChomjNFDNXlVSLr2rckOutyUSV5FkR9VR26uoL8yxgU3FXwP6yWzkHA lTVnbTEeZDl+Ek8k2EDNsUfmcanfploolHJkwMupaEvK+4Gdk0w042fTsN+In14VaY3rmswZItep oHkMcTl+niOo118QcdjJlSRbdAFG8SVt8/WgToyO8+1Qg9KuyBzYbxBVUxGjtW8izMlO8JU0/1u+ FCexsvy+SR8caXsOHsNTgN3YG8i8G9IN0qs1mhkyJVH926vwMi1WmOrvjrjDqt47DobjI4eJVhjQ VHssCfMyiNRJX2oulAVqt7huZsMpgPALpLtANV5ievEl5kLOKsNoDU7Nj88wCjks0i4zyFcO5S97 XYw8qBGd3za+Xe3CG22fZNyDN0QI5W1udE6fD9LGYDilyNe0h/ajMwwHfmSzuc2NDs0vw7DW5rYt gOj5KCPOo/L5ZZbHINGgJ2XVyzaND2jpBNfdQsP+a4VFTaZnd5xAuTIs/GI0Xqx6UlsE4ekUnWb/ cx98gmEfZtWiP2mLJ928wi8O0FnxArfL+AFwFxEImxy4AyCewWB6etD1Z96qOYN/PSBLUJPQJfsY FUWkfzJk4z7rtKAqlGIzBeuWFPBprSZS9JmhGQ+LLQ5isik+0lkCo43eZXZLXqIZc1Un0o1f7wze im2oLRlhgc85YJ+8W67I8R3p78s4n8LV7q+TxPhLepUgBoVCIap/+hDs8n17zeSsLW1//d44bXOd A78C3lu0Z20YCPOC0B75WbXSm1OG49BUZS/yEwz2QM2BVVWp2dIybwdfIv9/2JDwPXMvEMs4sDIf Fjcle2CNqZoEtULHzBsSuLCarAe/iPy1IA4KrHNbAnMHPDVv8RU3XdL29HisjznRQdx13YiMqbjh SG3vrSG+SlamNladZsNgR/eElXij+2XhDjOsEbeKn0IWnc/JvtFnYvdM+VVch29OfAVPoQCsfpYT V+H7EzhCokeiO+HHhhIMRpSKQCV/u+UVDelIuDUWl4i6asybxjqoSgqRqMr8HqIyaTWNzmOKYIa1 kkm6FOxL7WH7iLwLqJZdrHcMaJuI4i94yMYtqA8y6dRM7LcJ8O+j6tMUPyM6gcYMQ9gvMUhWGw/w zR/U7rakKOfxYsFlS7kiuGBStVEGCcbm438UZGCY6HYDlfaskkNjSBzcearMkpfuhoHxYgDrYRe/ Gdq9K5Nvys5FeZ08QuiXd8kQHPH1wfTosFGYVhvJS6IINAEabfZ6NN4mUMgWe7k0q2wAwWkagstR GiNypLAH4wn7dH0T8GuPqe1Z+KJJH5xUa7X6eZzOGsWJ7otVekElt+dd+Y4G5D9SbPQHzPM7sjg/ WYH0e46y/It5nYnKxDNoUBo7E00nDzg5Nkre6jKRiMo56COYIuREazzBgvGMGOpKaKhSAYDDxn2q Psmc3dpW6cR+RYiXGDQPrVlWtOiohFptvuLBxP6VfE8pDjOLSWhw/H9ofmmB5zTy7k4Rylcf1WtY 6/6AbSpU8rzcXfm86ZNio8B2/Uoz6PYCWa6a7/0Nz17QkYy3A80XPlqswf18vMw+keKiHvwGgjLi rP24ZlJr1EwLQsiNZzXAuu72F1UqeN/Xj6FhLtZLpees0JXR+gEUIagEobZGq3nXCNLqalURyInH XrxjCTQKdJIxEeRZkbhdELAnbFvBvyqiVpwDGrhq1XsDvi/QeRZurTTivLYn1tXsf02QIIrNs5vY hvREd2vb0MItB9M379crCiszPDMQzktSquhYTgTLgKlvvy73qyFIHHfz1ckomDN1nEqG1FUYMp4w i5lWBSerL7On6GNzpOetwB6zdyjf/bC0wng+WeDzcNQVLMbDZPNwS+MDuHI0/fQCUz7RF2otTBuN tyfGNbLyJ+hu+3NGdLwpT6qdI2io02ygO0r6O2KtIE4i+QGDj9aX2bXQy6DgCmgP9huKxOHlH6gT 1I5wmnlb91+/70UYh9fO6gM5Y37A1t/ijVKhIasMw0O912hm7Vqk1uNuY/R2pCwG/tZe4kWTa36y 0uPxWdadm1kX+lQJ4QJcIaf2TQTkGy1AHErAknGvUhr5u/fYP3A9GK2HlxkMML64631dbIcEQkqu vKsHt4MjzM6FaXjqjG6UDZ0krevKbGBfwbtgMFxPtcnxYUOksv81Lmk0FE6YKzudrfn4CExLpBIe QACmBNJ7WxXGdsCDI8EC217vXerQtY67AtawWAQgKJKdtx1YoBVUKX7K7QxBASzm7skpDAck3ntb 57A70bhRCLA7k3yaYgNNDzcgT54RtLIAOftpae65NBLX96iuTIKboUJRKVhhzZVTwi/fv0NTilGg 8VSJMp5faTBL/jkk6vtFj/u37sdl99nFemfGTWogruDbS/wwIUQ3Fr57UxP6C792g/A8Y9FgIw45 j926VWvZi4a2xxxDzirYW4P4itOq/DVLSXRGIA9qgJmILhzJCcTwH/2p7x/GSlEZr2BwVAru4w99 oTqXbpWumv1KqHadO05ToPX2pGYavXF6dbHElBa5LKdI9J1PpqRi5qCAvIO8zSZx1d/nqEZf234b dHmlpgE6tDEUxnnfb87/sPovRDzhBe/RtLtRsj61INEUoXWqwUmP9x7rbykPTuIeaWZBUef+s5J2 OQsoQ+eGNMA8slz2nBxSsUs8lFf7A63oYEMCAfDZ2o7T8O72KfNNNMxXA9+/eRq17ZPiiqzXiynR LANubQQNaJzS64gYbwnExyejELYjNU8S+0cKQ/w0cfee+hTrg0Oc9rw2KAmHovkolCNAq0rnrUBi 0wSghKtIZSmz0BEIrxe8GeW4+pkx4cVxYMIEEVOe/SeN7oDm2/duk7PmG+dvY556+KcO7iDssUaE rC/whvmuPw9iYWYDJZZKITN/CL1Mkc2jGuexf6dAtY1B/NCA/isOH+3CrauRpIarMQCmQLuCZoRi MVfNzKK0284CvtQF9Ssz3lhKlCUza86A/w1CJ9wC+lDtNA3E/Cdesh2B0JkiQBsFKZw65LezhjHr UA3LAe4FUaRuJlM/A1hRj2Fr7QhlE56grTZe4RW98PFSRiZpv+HP1YyxYqfgT0x5XWFpborCFZCK uv+BVct6H/6uEqMAWwtH6YLuay/u/RJOLMbMAa5pEfzXDQUAoaOZN3bGYChUKmBwL2oB5Pbf2g0S z+tmNi0IOtG6yfOYvci9H360tUMHYAdKidLpChctQLOz0Y6p3ACJ1aInIIwY3yQKiaZbAod0gT4G z/b7Z7uhseMkRZnlKeXiSMjElb99oM5C8rq+t614avfIB0pjqU/Ggqup6AbXd1LmvDpPrYxdyMzW hKo1R/CtAOjSpID+59bBR2tNxbW4iXro/TdW4B7+9gYvDBJitH5orYvLyoc2TWZFIeYAFsisK+YG twO+JKUUVFWeYzF7Rb3dsRSdCTuuoU/xzbxr2eQOQqnorpUn9l+8owcz+wsB15lj3LoIv9sgc3vw /zHs29GaICJsjyPd5tITxhpvjXLZtuw08ruCxVBUEsbcB5IfDvpjA9dekxnbpeW6aj13fhLGOEp6 Gk8YSxxEM5pTMhc5CyjBehTeQDOP3wcNvUz+6uPYwG1CMhpG9PfGjiHxvE9XONye2izON6NxtkSs KZP5JHhnxep4om4CUWo9+QSwjnedgaP5wi7xKH7iETXo4wcA0DLs7C/8vi0Avhm79wQ3/sWOSwhP LPwU1ZGzoc4RnHHgUZdtVcPm8sJr8am+2cI/DRIchkvTa8qJh3YaTO7/BBJqlcTiOuqADfalijtS swG4QMwjf2qZxhtuUcPdVPsCE3oO2BKTo47s+TzUpYQ23TfagVJMG0kWTMCooMbGRrQEHA88Qs1B Sn6DC2fozVdhAd76A5okPVHESMPzxryMwp/mcMOsAHfAGDdvjGHwfrgJVvK52ZS31pB0+P2iZq4E qjXbkRBQ/dCBzvonzKk82zcwSbpH7NWYlJ1GXRaeReRU3R52LQTGiQK8Vkz2CkscoNUevr521aVZ ZZcv3VYRSVTI6MNG/eq+UA2JSLoI9sSTIv8uEfeonimKlHS+v/9vAf3PzsVekgvsa1on2n5dKTzc RdTWv1GSKfBqAYo+JbQJQ5E8HPlZvWonrN3m1y2nidEaedVK3e4Iur/fHbmu0PirpPFXiO+wIu9R ES1m+wzMgLqm4r0iShZAIJgcBSZZbvg1KZah1+QvJn+GUc64d18PThJGU6MeyKAtgkRRE5QdgXbV ffRvy1Fx4/AmEs9Cw2qVwsUiWhHIdDtp4I/4c4a0D/72jGoSQLd66H8sT7lfkRQdKi3qH0ofCpVl aRRX/dhgxMwtmbMT+UUugsFX7ZPZjJFME3X6mVB4fmBXVqoKADap049I0lZkQ09VXrptsjCNO0VK P8TcQlEnyOy4akO+Vxta2g50EqCD9y99urjKbY10SLbtN7QA+bW0TxGP6D6s0GxY/YkWHIPH5BMx IYAOqGxHKiZXD94+cO4lcPqtYEVgll9OIltCcg/6w26o3ASUzHxIuFPRqXcWQtRay/ffOUFponRt TerkEo0mADzXgZwUcSFxXIuIxCLl/rL0TI7WiaabybkuymYsBf+ItaQMpnCLJAIV0Kb513DKYIa8 okaIOaKDRhaxzr3FINXMwKfUFpkstkHHzV1yt2xsNqLuVXbrsJEyYMbNq6uT/3Hiqa0Cgm5LVEao kHJ6K2Tyu3TekQSoaLyVSTnfzrIbPjgFpNgFsH9CI0+p868sezB1a8nqOmOZ8JSTgEb8DzOOeiHZ 9b04Yu+N0wbTwDx+d6X+nLUyIZol52Euy+pv20EeU6smu7wejtupmaO7/lujuQw7VN0b2dXZGhLN LEIhEdvfpYg+KG45dWBRlsvmy/uE6A51z4lS3J76bvu8SavZt2KgzxoTBFoPlLat/lNm9LdeZ3Sb veWY1qZU4vIQEAV4kI1s8GLA6jCUDd8vaQtmyQcHCrQ1HxoLJibWamDudxOYikR4ARG9cMA0BuZY wJBb9dVoTSNk3VbgDA/g45rc7V2ZYD+Ba725Wmj35Y2fJFA+T3j/trv/9kv8SlI8gHzYy2J+m4L6 qa7+gK3FnmlnYA31E+rVuRTidn7SqzQgYK6X13qUL0fPx2xPOA3nuaq8xOK/ykIxysNardp5SNOs Cmr5W0RpqDnNnosR5uMVxo52Lfl4nuiL3HXWQ1rR3grmB88ntrc3MacvC6ETLyxtJfI/6ogkRE61 F8HvbvMD63NdjvpEE116qNlUqFBmJUjiMTArcliPsFMkdVSl2AvFuMGvzxp/BvoXOSpwvbhvdact XYogPGTTHgAWxkKo+eHVIspLQLnarQi0x2Q+qbnzqjTC5MO/yMzCKWyxwSUHmLXZN0SGR3d6bwgq TaaGRxXzkcVM0ZLy7ryanaLnJtWss+k80Ha6eP68Q3Z4Yviry/iH4NY17AgTzAFhjIP/DYBcPQdH dCUFVTJKXZPGQs8mcuX21aKp6fgRf7MXbULEhZjsNDAxlC5hhSgoFBhtVmR5+qrnclpZgP2La5so MflosObQQW/yGWeWKo7TN2Gl8gdu8GXu8g10VqxCAsH8doy0ajeE7q6eJnFLmF3yFt6g/00+Cr47 pzSVqUkX737jaEBJJ9JjfGXaWlQd7j2W3PdIf8xkm0LIn2dQbP9TNpfkT+HLxkbuJo+6Z8BgJL79 kg777Ughy2e0a4LoqaK8QuJg9pm6SvJvgXcb1rthfl8WYe6kCyd4cW6+XoHEluXwGmKNlh+Z11U2 wKINXXRzs+w09ClEkCZFAlfVlg3rndgckwaRRYJWujaUEyey0VtEAwZcRTVO8yhRWD5/O+AYrrQ2 V6Y3NOntQJ9I+i8nn/+Hs9E1vfrZraWT7RoAPr1oLBG95ULbsJfcUMbdL2xdrfdXVE8xX/mJhIn0 osdLLn7Sv/9MYSMp7aIy3DrEiJBN+erclPt800s9WjMOcs78wNavvqR0RiiKc/eFpfImkhHvn1/G YxnuY2Y1d7RrAsmaYVLnwObIreKJYScDRUfzR+mnWYbcq86TKc6+oWL3mKao7sRPNScc6TP/9QUe TQVVShYjKJFs8LIJ54o00tInkGb70evijaJr3Fh9LIyTeTxMuWGii0XWnrzJjccH5X9Rgqj9l4/O GZ9DCudyI7K+qTBuZgwZbPKOcFga5PzBPOdljLieOA+jp+KuFXXq3+hBASSKJDIKaSgO5if60+kB 6ktdm2n81nR6ko0kgEwdAgibhfsyywoOVXtwDW2RlUYNfDeYStVQTskN745QMYBnYukKE73Ar7Oi qzfCiY04VKAVTgVyX1ubDSjTpiO8RVr1jGkTS51vGeFV6OyOAx4LQZgZUt1iuA/vPxa8AwDnvP/K Ds24tVbVe6tvX4xEFyACyuxwHcUr+Hzdy2HK0SHLa4myypR5xY7DU7w2gvr76QMxEhY3BIKRNLfW RcOGbVhAdnJEqZ5KVMO9eswbIXkBs7FS0LFflS+0Yyxw9dl4ji7F6RbhcDZ40/1zfRNIHOgfIRsQ FPYQFFBUxBwKJJOAAJU3Ldv8jGKIbKf0JPrX/70x0Zq1kU6dVkrAd1c44WB1bEU6yrUgI44qndZ9 UXoLiRuSoBI6IdnDtKGYi99wSo2Z1pT8GX5xwff/76iOUJ+smS9JQES8RXiKHEuZeQ7oVwKNEp/n DyWO8PkkPZBbJZsZIhzbp3hvyXAT9qvgqpBOCCZDVoLgPd0ZRM7BcF3Yi+xg6bfc8xn1UilGZOtW CmIjpQjn6Yy6DeZN5XTgzxNUAPPnAqeiD4P9tcnzS8Y6i+kfhNUxwE1+9bywjIxqSl27EP33w1pB 2TfO2FSeaeOvrJ/em/eg8yibcjm5acA3jIbNLonv/SKoKaKaeZOUSMPsGygoeND7FTFEiau1IDWZ zswPef4bjbit/Pjpda5JA/MaEaCawumySbwpaTrnDpb94WnIpnRiyGBN1TA4KQgQCS1cqxFdir37 ahYeYcQThXHWjcs76w69CVMUhekVQd0TkiqYjhoHLP8O9utmgxPx7JvX6k/BwHfqVkurqzRVrNJt 7ykGo+4AUZu7q6hzdNHvvo/u/ruMXymNUG/nv6wCE3dJFgguly30iZtY9pGr83xzSaHA43WhDtmR TgLozSqTnYUUVS8ksGQaTWBcO3D78jrKLoqUASBgDVjsEZPzdBKjeZdSd3X9DDASN5xUdDnhozI7 7J2aG4vXNSyYDiTzjoVby8FE9n8cEJIEY9kLIawau+LU+AiAQhNv7tT1hpbmoEEWPT4YlHriZ5kp Fd56mKkKWlEuizjK6kzEA92JcGXcRPJScEuQOOCM2a+a8smkH9DzwPey2zjlQBplPftqt9XcHXVn /nKpiN3Z4axBkE2gYnRtiGRnnC6xa9Gxk16WmlpFQLP7BN1APHRBXUMWjVRBVaP3DdF+EnHifJ6J aJZSAjh5KS64AtAlNHXEm0tcQboQBcQ+pRrsfex9mLrELdBg1bCXJgLFgVkVSlxMtCPshUdCx/K3 9T2P/0+tNqxyGFvNj0dYuIckbEBb1QJNYU5ugQ85RioJs4S3ew6jFUKoHMVtJBOMwXeeLiDhyUuN 8cR5gXKOjc5hDKnpyqtiL64lC2EjvrNFWJGxVDl95k67uLwuk73Iv30r0SFkwFwQjBlF8UqS0JZJ i0bHKLmZdTUpkFL9h8+PtIEpO0BtYqugL16THCQclFqsggnnXoTjOUe0cIBIIjshMW2rOQCdUOF+ OUC/Z7cQkg1UXEMD+EKy3/CCiCIYXgxU8GvMEJucgpVKrVsQxjida9c5or7bdUvUNvGpI+AF3Yzx hi736+g5vC8ixGyo3BPQXxCjZfODEwUx3C6wKT/IvrW9DTsMbloOt3mQy7d61sUkUGBaIumM+JQo OP5L52V/we9SAyvN7/LMyI6V1F4SRwmTJbtjcNmDl5q1c0e1Cg/o9sihgpnyC+vFZwOMHGp82YQD zv3wL0RxKJrUoHPbamr2/Q/5XOVykl8PWYvkh8GWb8fqT5MqAu+K39zL+6l/VF9tGVnIvSesJlVj 0E+UaaTKfSDlhfDIOwgEvBX5EVrOBrSawpb51EhvFYtBrFDqPrpNYwDf/io3yQE2R7a+MOk8cHTE S0WXIEZIBM+Uj4U1/BT7iYpHYZdR70pS6k9NM7IC5MvChquB+5G44l3gg261OozCaG8AWGZ2qUk8 YDFHfcXW6u5GtoeqaUbocKUYTPVzBC2xTFAocDRT2AXI9x2WUWbiO25k8dOoxEqkc9iAZxbnSKAD h5k1NxleelUqItZZDGKKLHi8AT9MBemMEciAhbNkFj66UehmEMMN7igzYzCnmPw1IEdsIpC5GTWd VUGNrMAchVjrSfEpFVfXryX7MPbO2tPXWu664/x0XcpBv+paKOATwbOPjw9+7Tc4xbr7oqE80vqM nO55iuAUhPEuiKPe70PjuJOniclIXG90JMCda7EWcpebRTh1ViQRhJztAorknWWSDhnhh0zXf0F3 V9yy28kvO0QQW5FVfKeG4M2qeTWvMjDdmH+7ORWoStwbDuCdBjUVg0Bk3vVK9IZp//gXreHN+IuC Y/hxj2pr+9SiFXHA4F9CGN9E2Yd+AFqMTFTfckFZKab0Ju23WWmfi59qiGlM9/arXxcMAmcwkfXt fa9lZkuta5s62OZHxGgXtKXKleqP1uB4Gs2FGQTqMLtegeFNIYf1Yver3572W30jWYlwnJJKcMZk IHaBzfSoHzJ8mOmd7Mf9D1gJWoJJEFXiUWTzNpFOuOxoT3eiCWvDLoDRSqlGG6aFhbYVFMvpY0Ga LL9uwxA6xRTYvqEuQ2oMika//V6vfCvp9LYHvgFIC/06/wy2dWWyPuSwLgXXuH7OXoHey8cKO6iy UTkB7R0Mt3GaNlXj45oHY5u3wAj0YfxtShHuqWv1XBGwX9zHKGSdmPmYMiOK9Z8oPcFUS+So2giC 1F+QzfMux5iSbNYhkv6T51gwWgZTWMe/yko/waJ2ZH+LMdroEAauuU8Wk91YNPGOb78GbmHmmWp0 bHdJ1GggN+ZEL0Egi+QP8aiQe/KVjhzqbP0UfZ4qH9tTuXo4TvzqXRWsokEHVhC9qK3uNCg0HnOJ sbxQKvitgU6cfbSuBIxn33GPqgITi+2lelrXg5tbFb3UXU08G9Ik6c847u3sTrQj7dHqrPmSmgJi s2x4DHFNNrsC/nmoNCfUgEkijPTBTIjAihmy6Z60CCpHg2jHwHE3f9mjSUtZG/Q4ELdJa78ZZmi5 PVl+ZD4KQLjD/WF+5OskIOscKj7zLHGPAk54yZE5bpFF9f9S+m0aCTpSbSydTumT/jRNrBuAXcVj lojcpX0sOSaTRPI2x/pZs59Gl/DgYkaIEUvxugr0Tv4maeoKkZO58yuVZJoqkRBUfyYJla1W62aZ UX/kpFjlRPtXXvlTbJR+mp/U/gnNd0IdJdFJy9bTTDuPWGfyZFsXNe0itN4ybZCLNBmMhtw/Df2z Cb2KttE1G2OCqR2zDrKOgLSLTdSGcL9ZyTlakBPQOXOnusIRJ/e6GpgtvB2c5p+LzSPOO9wWKrhr zdrB5tZDK0D5njoEKLHiz12Yn8OjeKzVNnizEbiSVGAmY0q0B8WGnnKc/oO+g2/Xtc5ioN8R/384 tJgWIZfwM7BOHsIktgWoqto3zks+2k92WT9zbWvCCYlNxVVfjmaE23L5NP8WC1YEbFJRC5nwI3tX B2I1+Noy9Tzr6r6JXaSmUXHE1xRniZeLCKakbN7zDlmMbHkkHIvCUHHikQuu5zlTb3OE4TZlDwPH pfp6GDke14LIrgjwg6fDwzA6jxpmAPh/0EshdbccABj363R00dPpxEHtaFMm8udGr/1xOqEskuUh JG67D/ihGtl+drtEwYh+btRGVAxsFYZQdbF8+Nyot0N7mcqCpWfEf5vO07T4+umGBEhCfvqRBdRD IdQi+mRKTpKNMG0dovm0Sor1GFZ/S3F/ZVXXrsFYaE995Dn+nesoOuMqHFlmwT7Geig1nt7GzotD ZrWMosdTWA12PNnRQ03UNHdW2S0tHUcQcuYU8SofB8I4m9HigK6IcCH/DaBaBAv/ogUzci9cpPDP szU+8110qi+VyRe/JuiSO4XEOb+tG6dEGMTOU1v+DOPzmABSojN5Bu+YBCRg91N6a8a01uqz+iSo QFgQ2knqZlJbK/qV3NcwmpcjUHqHTVVJ1KjuBwM8/s2XykEZPJ9IiisVwlQvNIppgVqk+BuDAN6S H3vDQ6/H/CGPH4ZKXHvborEE2a0z4VIZeO+8APDeL9TBpmINqaREWZToHyRO6HLOcn3iuA55gvtc ej6AhPm7D8NBwjtTT45xjnSpW4/GpzEOFNZcfkxYvFAKgiuzxrKsRzBMOlG3CvLStiUGI3v6Znby e00hP0IDVSAftlbQeYiFOYYbFiFXVQlyobovXuZ8sV/qkgMirTOHAAjP39K6gzZqya/hvxoO3CDg jsbt7TiOp+1H76z1y/5yp2QQXqLUa7IZMyYOy2d1U6Fz8AESzEVa3gcLYCzHIwn78GkG+hk57FW+ yDaq8eYSX5J2FJPPo4HQkQVZmb8lJTlkVO78sg6tIJrlZMzW4PJZWQbxzbXGKZbt9fM56S6I9GFH +4lc4Ifoh+/eTMFi0ZPXGXitB0IzevRfpUEXayMnUq70g0VtQcNo/jeaYAhKMprpJYeaLXWw7Qmy SQ/O4lDAWgkmzxT7Q2wSkXLxQxFlNKoPw4jnUTglUL3/pR3fVvZi/QqnvfJOsWVFOFsMeK+VnszW mrsWFSEjIXPsBNbRP/Bacm1IY2Z/rtxGWeY5E4260jS5zJT5FsgO11qMNp0nMRdZ5PeLlN6KBlzH 9ApBCCUr7ZGwsE7O7GYIX7yZIEuREDOJQHfeliq/RumDDnBJafEB1Sh/v/7ZyRArMlSQn1SHoHAT SP/1Sh9m9eFf09LMZZyYnoUHjdsNwNsbS+HAYdp9SxXykPPV3QfQ69YG7mtU7kaOHRJ5MS2F9dFZ AtkXnOf8VzI8QzhrEfdmxMel3zVKyvJ/9LLSVq5tRSXF50tByW5Qpr4hRkBgysu4RQW1S1JwS+E3 c0Zpzt2dOIBHx07aU65TiYmAoEC+co5rbcu8PpD32Y+B8oSVthWWSzHJd2vzB9TNfC/ais1JlT5m k6sCEFDqsNPYC/+9NWeKMCkf3RYdZ7fVtvUsoGyHBxOASgKvSaYDA+dF+/LT3EWR5ldQQ9iSNVwh MC+dv2e3KG41nsUtsPU8820EqYhemYL//5BKe6wlgBQbc1RdepRnvR9NZTcwlO7XNH8U27Ama1MB jjg/hRaxC+xexW4PzQQUxxGbhhv67b3YesygDcYMyU/vlH8W6h+YODzVLP4mxsRoyVD7DQztoDhs bq+t/vTkLTQngu9OUSzCLZhWbBa7avaHPRx49qDBxQ5vcw0NVfkYKvEeXL0E3k2TWopYhIAfZ3hJ vNdvTrBHfGvLd/Z8Zm+3U/m1Zy9EptQl0+cik/aFEYX8E/7tVX1KrW5V4hyJ0YCmatvPif2hpWno DqxnG8CATlrZ7CUtJ1QvOzMoHzkqffnGK9Zbc+LWR0nJaVpNaIAl/674cf+3WpBL3HzwihPknk0h qehSZEEvnBD93Bq/yAS4CnGkq0+yOL+FkyKrD/l7H6iyGYu+50PMBEs6x+f5HTe4Zgds2pihEwf5 1qxH/rZMtwToUBAkRmlo6Y2JlBJBOuiuPv8rFU9wudMY90idfpW9snuorPfj83mXSH6Ir4Y5iPkt gI3TIc6L8iFBbrDu4dzu63CT6OX7hJGpqInS8JMxTWbnf4qqyzTOsLR2qOB0A8FrR549tpBKuTp6 AlgMIs1sjTSW60UEcPayAK/cE2eyqdLzl2nuJ9RE+kgHDvh7J3JPZZ4JvC9IEnV5i/x1ZKxnQpTk JUO0v33g74ARB/YbrM7HahroKEYjBKIKtfzvf7tXyW3E42gXCpkwI4wTtdvkd6kFzVXCTgeg5Z2I Vh7TL+ked5cXptsbczxuTS0Q3svQmGQFi5mAsRgGTmkLdTuclt8D/AF+MZ6bBvZ1im6ETyIpxRNV p7RmjBOKz1Dp9KeQKimI73NheFyDSzPLkwKQ6TqWyYlJe5j7qflbdU7vS1j5Qc/9VIVYfGkFBecY wFatMD/UXu2luDxNZ/K1QXeaY9N170xzX4gTQRoPIZUJ6qAykeR6mUvnaAlS8w6yNtV3fWYS9OBt 1qJT5qL8GmsvMx0o+ww8kUDBjKngT0svYum7p0tp4zKxvpeAqOKZmKXqR8KukGVcJGE1qWYaekV0 feiIgCEbh8SIkWbL6C+j3YL9RAl0KGgJIgbWIqPPvKpYoYhyw+g9S+gyVSNpaiZ9YXJJJeowZHT5 6zzfayC/Uh/yTd466mEd97RHmNYZ1BR3IclbaKUumERr86NJj3IlBJkftvgS++g7dxWdgzUwn9Z4 qDMaOyq/EWAnrdMnkw9uAps3k8EqU2qJ3AEm64jLzQUCrKyMFOsuhVMqDD+ijrnpHO2Rg9TGK+Aa 4WjFYOL52xvmmeLqBkukkxBad8bBTSz8icXDpZiT/vHfCtV6qehFoMM4SR8BSklMowjUXMmZrN2k lM0e34zXz8eitxMNBxyxzXqzxc1Xt+pTzL9LjPOVPM6J5fAYWO+kSgCd5PinSTpyrgNYE6NmBHeT OzwB2g8ac2+4fR5xu1yzQVsG5603nhoE95lil0xNUBPOjCdHUCs54CFAMFKwT/+h1PMHIcrYqrm7 DfnD2QwkFqPSrI+JRMu7GduUyKx2z6cVEAaBPOz99hbnW8YqToDgTJH/q/syJm93K+hrsa0dBMUN rHvztuH6bLHHQWGMry3y0ZBWkmSJcOc1CsX2CWDltRNfy0Mj3nu5DdHYEEyAlK0hb3LstPyADD5+ gyP8UOWeHmwyaZJuRflHLbEvrV98r6QypRx5/r6vOGB4SWdferGSh5Gc5ztkLSlwIGd2AqCR1toE SO/U7uP+D03gMbECy1zFGEyrkx5ftU26rmhroIG2ZtmnBbdalZ7KMcmHBYvDF5/2gwpHuUYTwisU QFCHFg/tlBEntvbMcd7kHtE+AN4FvgcJQWxBfsA3yFQojotH6+n+m14aDWlWOQ7uWSvsjO5QdKCJ VDkpvlOybORnom0vSK9MKHRCjhM3jHvqgKc7v6WqMqiKYprxtWsVQYgx8xnUx1SZtfk4RAj2q4l6 r3KXfFzXncuKBRPw1d8omuLpQyYTO8AT2OieHY9AacO6fedURAh6llhmAR3ezNMCM82v0nyhCC/o TVg0PEkq/rxJPW7ntvbo9DrZQxyuAJPf/6qXeQgagBIHbLG7k+uyurUmpzAd7a2woBylT+TP7YfB lVjAaJ/0vcE94LyQn6ZvRtS/O4iGklfyPg+N9d435dPJ5rOCteVcTiDSMyzaqZuQM88yFUER/fjQ zrz5qjqWrbu3Hu82UyEqfR9t9wlbuGjE3WxZGSFg/8uks2uxCUyYFstJiMdrbQ6sw7ockHSsNqC5 V2Sag2x/Tfnj5RW52XZxgorroTw3mSmq0DD/PvSA3m3aWoSvGI3TRtCeerrOB6go+wBYzOhFaksA Ky/4PS1kWn56rOpJlbdyBeaTjUffWeaZ2knbHhsL8bnM5DmRhrgJ3gHOdCkRAy4bSUaQTnxdhVWI GN0/kiWTrlHd6+tVrSlqHWGhYpGd0SChC3DTvuulxm25ct2BonYlYlKi30e3rLYgcjtybCVvKzHM Yl/3UBxOnAUE0le5a6hSQVstEG9XdWaeaVpDHZd+3EEbVQaQNz3IYHhb+XBqanZV6QaXHPdQiz+p bV3aM/1tcOgTujOPqzqQQem3o8GWjz4Vdz3AB09jZxfE3heIDuRzLR8vxweeSO6hpSvp5hhjD7bs El1arF4BjxNrAbi5jzZglgMIuL4dpE/aT9mr+ItKre84yDj6v12+MJxGnDhA0HIe8FH3xAqfXjGJ ltvLyUf8+B2jUvKNcSopp/x8I6OewegWAsHJQKx6/cruIxb9IZ+1xvDuKAAkIQAoEajepVuNEKRa LosFzfgpQ9cornY48Fmr4ffxziqts8qgSBVd9DgJdHN50ThF898wCFKRQeze18hdEkhiHgyH9WJ0 rqMK5QB4f3Jd+HaeOogqb3Q4D2+ii0zosyg9aXWJg2zgN+E6YclzBqaMWahIt6Hfmik9k+mwPas/ /hhcioz+/E5z4nLyIztx+sAzS2949Ahlv+qOfRMfUYY6+QNkF08geUCn2Dep2hIc+XxuKUT4D/jA nGwT5YIb1RSbDtm75VcXd16E+MMV3oOrsIhicb0Aal/UvYsr0l7KUd/r+umJZppCXvzrjRJztGhv Dhr1l3P+zjDBpRqMbD+rqqMPhVGn5u+M1+OF2LWagxtO2sNapD5y87eAwjf4xt1jZPYChYy1Sp3z nOUmXRgO9il1Y0AArXwpE6hR4xoufdIlgkb6cHtQPSsd482YBrjUM2yBKz9Y4BnG9bnWHfvrxN1E 5nKVAxk5fZ2HsoO7xaDNHX9FZp06y7EqAX31yomN0iTgFop6MfOlDMLdhEEDEl4+Ws+FAEj9dVAC evy09/qk95OvvjEJwXivTc7XyBmb+iV0bO5xf0A20lBDqBwaBTkOcnyXGExSslsG4CU2fCQ/3gFh vwsbWQfHITKZ2IMUOIPCEL2GP3ChCzYsqcOQClp2RI7w3H+O5CWcQIrjWPUVMtyP7T9ThmwbBaxq WqJ3Twbv2nXAogJIzGr2FE1h7cedBXpmFpHN3njwQTsJE+bkUvcC2Da9W+0/DKq5SFWGO4WZlEsn XW5xAG1wf0U5ClgusAht16eP2mcph9E8PTEJu5rImtqPkbZDyX8rCV9RNWb847CIao7EFGA3gNvv eW7PHCr2yWxBtjB+1k40ZOqa4qMv4QkDvLgmkQIscmIXUw+NzwhARQNbWeL3rT+LC740Kr6yRIdt y2Kshplb/m1Ai17+y5F98gyl4sST0aPZXn1ck02GRZd3iEuCFtOMIInDmHUBVBiLNvMVrshBawy0 UP9vPirK8ZGGuuy8XIxllMuZ8+XYcDOgiYdOGzWI0myv0u/soYEIz37gPwGhmuenB8XFcazalODs ZLNSlpFZV/YaLtJdZtVFLhDuFDsXIdO51F9jWXo+Z//zGeb8QjRwiDy0HfUhWjDWmxSgEEYh+b86 9afVR+NYLWTS9xGJLFYdWa70PBFjkx3pxBHpM3o1xkhSnlXeLjolCHYi7EowydsabKE4TivE8F0t l+qEiKuAGdLxxt3EhKHfJsOMBWd0yXUSCHp9I7CqW2wCQifA+KHJX9RmZV0t+RjR/39xE2KJ2p4q r3hMlXJeI3tvF4osLvKqDFYiIc4bptIdb6nv6l8Ul/qS5i3VqIvExBF5tRJ/2tiWl99fr9H1HO+K gCpVHWFkuTiKYTV7XE51gAh3HhC1JzhKzDk9GtWA8UXLeRs3gqZPCMoyMMrQexhHsPPRu9jC+uvK 034VDoAVIHDYllcqQP02Qbvgy+mX8I9sbWeO84mhJMeS9UID3QosPmbUDeaWQeT3HxmuHjLnI6ag OhlqDlBMaGTq+szXF3fdA8k725s80bi7twzYAIPjI6dfvs3LEWB9+WJ6sw381iC790pOPUNAvc+P 5lJtXX99hpZ/v/Kcs98r6VaJ4n7iiqHA8sO53kAS/8RkdbLYnXzkxolwMYR7DI8LwR8EWdGQX/cv IHdPduz3NO1rP2zaqVh6ftbmGcdqUhH8MvNrVxdTzO6W3pehxSltwdYYWf3iHNioK7MidelxsdVt MiToBCqoKt3j283Ov5UZNWGr3w68GNlbYstRfkxsaPJeimr3EEyhLH1VxNuPwlHVacreifLWN9hU Ga9mI0+eLYevEQrbsNU5/lAbPI1C18z1bpSuix1rVRvPMz4Co4bZVEbeKp1VwxdOmscJHbpsSQKW hwR1/UIHqthvwXmwASmbNa80O5laPTqNEZlnmbSY2CzqqtbhHGsrL+rv2SVthaVPPTqgggTwi9Ws EkG9j5+NZBr52fam2Hbsu6UYkpzAwVfz3AAwckhmK5uz94xK5yVeN5wGudMOyTtezJFdGNqyAdbW 7CziOIEGqAByBLrTPdiuhRNLH+/sNnnpuAfdOBl1p/ydkBYu9tJv9q9ZcMd3Jzl5cxWhrNjLii8y k44+YBs1M5ixAz2g+1Yc+S0NFm927KWSNpCUYLVtg7h3ClFKb51JMOKMjxEZ3GMUBsxFeJngzkgs HdWli4ltytOMgNVaLTfjkz5eZB8QMDvprv2opW0B9E4nHJ8XncfQp0ljkdm1pNJUZ9YeMNFEBTUq jsrLyOCrRanrcmK/8nhgXfrMtLtMzKCaW6m7BQxembnCHI9L8osKiCqQ63Sk1Jtr3o0BcWFjaU5D 3C0yOg/4TboybnCMCDbC/opwNM+Hx6zGGErqh3hPVXONg2PdBgNUOd+Eth+5+ulXnkPP483NcWN+ xgQJ9rdyryC2xgCF2vtgM87GTtmS+27vUO+yb2dk+4BELykv1Dyl2SxffxJTlsZdl72zY/JD+SSI rVHo2sPB35+xLG4x++yOecowhCl4FBoBFKspk/7AoVfCPLpHDHexls4CUTnqUHSOoyPieOjm2Yje 2V9aJKqEQRC5zK3hoDhIf9eo5hDfB2dOb0OJMbuq/plY/Ie/1oinxCToh59LmhWnFUGgDVcFB+GC c4evXf///aOWGR5N+IdJfayQY6PaS/oNS7DxAKFX6U37lVzYVYVTorFZBqMe6BvzeAncVInl/6Ug RhEPebIPW6uGcx0AsoFwLRxfamYoUeSuWaydQhpNNcPYTgUZWIckHS69FJbCSweU4yTUUNGr3QnE IqqCXxa02rLChiZq1BYR+dXmGYm1NT3KCYeX3Y47dJzxD/ZnEheLu9b/+QK3Ya49rdbBAjbInQZ/ +Gn4CXMS8/AMkLytGjDrJk1VoCHRIDfDDGClgE2GH1N/QoI0XviNvD9+W3lZV5wtcwV/XxNpQVtn SzBlgzQsFAbr22GpoUydbIX9703VhRRzf7b74ts2QlrlLpj7Dq22ykSRu1Vv6K/mlg/aBf1Z2G2b jqb2+0E5qaI8jXXPVN0Hs6hsPedg5BoFIaTHLI/ZfdXb1qm5cbZuajtLh3nls31NlkoAS6h9gJwF e/A/bhqw2gUIBUCfiQgGZc47r0DJQUCJGi9XpgCzF11DG571+pH34PfueqOrdJnNo3X3IDOKsmKc D9lQjgAsK0qLG42nTlkd5woYia1BF7z/jc5FndSw/g5f8UevAAHlSxrG7Ao2/GqbeNBMcQkeJ02r 1QDboxwd4lreSsz10/MhIHdcHae2qdaIug8kFQbY4wGdO7K1l0UMqkt0FapVT/MFdM9fvNLzjIld Dl3VoFOspqZ20pXBMXZ5sG45YGB9VfiS33cj9g38Zb++yZgCWzS5a+CcPc9ogDRE9hr9N7/7x55z 9d1gUBFOlizTjOo6adUGIs/uYQ1N4+CsDlwBnHYAAYg10pb9KqGE9dsf9Olc6/ME+cCSFvrvdV2H rzFIZ7WXoeVSBZup2FJri4C6GrROISEjVxFvLNmuiA/ziDHV+7viPyXuzpvaUHi8+2oeiNF3OG7Y INTVHBalNk9L/sb6h4p23KnzrokRfTgthTiKakSxNzKknGU6y2XXlO/KIqPS3ldM8U6nY1cyIgtm hVAoXHUoyN0c6A3TkwbGEwGeF6y2GH0c+GxAzpjdNj5w1b9OCeCthCtKsB/0xE47oZIku0Mfc5gt a80FC9a4cqVR0zzUmECu/Qy3x6lWlwrnzM7LGW+qun8/ip4QUAibs3wZQQCWkTFJjA0E7XIt6XZB Dv8d6nnUXteu/nhKKA8HVRLYbzhxAi4KGe5AkFOg/LVXPcLjj2iDJA7P1P3ZmILXPLPDtS+7gTbG IYz2OnrsjLKu1D1+4u7ZygQkPNRSwfewpvfbPGC1l4KSV1ZT1BvkVVyBt4O75To8l+e4nbvORCjj WxLBstzzHUbL9fb6/sLBihpHcGVmt3L2LavKghc9gOoYXY3e1c7seWn+ru5aADTQATeF9rsLUOUO VhIU0eMmSU0jhswBXvfT3lYa2KgNV4saxA49A4bh9PzOTtlWhrL21ajULcxiQiDBIDiHxzr8dcRo SsU2gpUeQLXKgxoggHIsdG7GGb7iYOkF/bBxUOblTEMPFKdZZhSc3OAkMgFxlKPztKMuLLGjUwGg 6R3X74mUw24sAPPnVXY/aoeBfW0N8Z8V/3zAoOl6/K7Px56FVmcbZHJzBngvKYG+rg11duAkY+pe 5jf1HxqC+hFq7NN+G62g/zkyHFy0HunNjBCyTIHVizOPWlFCepBRpCox1ce6NJQlQrxGujd2HV0d JOjbS+B6z0/fg91m9lAZPiQvylnlofMZhAgFSPKtEHD9nZ5ClUPbPrVTafUVOXOLBMzRAOBCWW7j r0XEgZBaShm4Ohxso4yI6a64cfflKxqBtNBMIGYPajz7hKCFrkNpoUHtv4X/5J3vENo5LS0mketN nAaaB8xs8ZMDB5HqBZ0Uk9RrwojWp8ZBhe0SgbwZDiSWQgeh57QF1W5aA4tGJyRj1K/ykxljSvPI OLeoHMZLDqZqp2uP4eRfFq0cshnxazK1d4fX5M+70Ie5KoYkOupRJRSF0OqZvSiIgkAOcePMvZc0 NPxKYavpWr2bGj9paaPJPS0Q5SZRQQ9ZNq4OxTWg6PtHI934uSHaX0lO0ZfDO5npZtJbWbGqpmGX 34DCX3y6ukfs+t7TCHOYXmT8rBWT79DD5Li+tjYFtg1pTjP/l4Q39UZGyBet+vxzDCWh6HHy/YUT GQpy3DjGprW1+RMTkULF1yCET5qq2MWomV/nVlzLCEvjJs04pqsXF5c66DUkxFwJEjqQAuzUm/4B 2xx1EMAOYB9XMeDChzMBL5J5PyS4ghsxaK8R2B8qpePIMTvT0oYekulmzpnUYCd2mrayHpaooSer lNaCed0gkzq52II8uSdNNYh6LTMCisS8AYa1hYBw89CA7NziJ0nd7X9dMVv4QdjwUTuAq10go5jb 6b0nJdT8mYEwx08AFH3Gb0drd/aA6ljk6Emz727jUSzanu7GsFTbZvqZZI3qNfZ+Ss7UM9+H1mN6 V6RNbkpYZqeInulSOtCDiDo591q5sL8FXZAbPoqJb520vkuIAJRmP8Q56oYrMYbKuGkrfDv1eGqM DVvDd/ofQ/yd3pe/6LFIzTaaSAMaOs76/Z6qEIYoa6F4d99i7jlqjrrVmWZxwTeQ4JuXfB6KTTRC kFnQ8rjKj38PeOFXivPX+KGiA7FAs7FFNSn6+TQ2bOGdVZZmjoS5oy4TWWjqCrpXz/yOyK3Tf4pn yqyjUepk9j7DtCS4qPhAWyB8MbHCutaq7DDqWXs0bYQMGxPHPLHjBxTOELtDnwaMPuTWnEv1eUxn IavYgiwClZd/r5GIX4bVllE/f/ZSdmNiQIMmmNM5y7t30LZ+KTENqKaxyVchutDpI+FrQnX0reek KbswFcfVy4DB3qGHzWtLRJECo89Gy7JSeqThgG81HmrqR/iTbQTxSY4kwlz8+WF8aDESmx0hjY2y AYXpb9c8fznvN0F22ZqIguE9ePzMGkNoBM2qXGiT16wx0AHYvD50imSaSunbRLT87y3YsqYmSD/Q la/BYQ0nVeMjme7ATKN4MefE1bc4YYwworHHYQPeU81iDlroglDbhed4gvc7CcuHhW5KXOL0QgTq e/VwK5nwqjtiCsavXnKG+vHV6+zCOVqJGMmjko2C2BAaFeK/pKlONmvhK//oORvf4mhso8tzvTZl 9k3GokDKnBinxPeSHMGlw62Hf+Xamdt/dJuVg8IUp7J6iAAWBVU7fWjlwxGIFdII0fXblDSME67V Ksb/7sMfABWIYA/zYKn1uEbNQuPB1otWIWA1B6hk2iRusYlNhJF1gxqKeJj9hisPA+TUyXIevw8g YwfWBtqebO45DFWoKZOmyKrHSgHPM9sjFufge7VvwUXcweo3nzs0WYWLcqHFkHBgThhdgFXPjaGJ pMSfvN1LmG+8VP/i9S+Bkf97PHskL9Dfd4iSdI98ti7Cs9gQJhvSGSOxlwHm/wl+dfV6UnKbt38t nIfm83atx7vNBBJsG/VZjJN0KPaq9ncklZT78Q3fxd8R+NbU8OVo19Vj91NB8qQyEITBYELxF+Sj ROQzg49eUiuQ+vQ4NqF0HzEqSW+Q9w4hjV1AzWgF//jYRKFH61r4HRSGEAsVRZOyzY9P118ftI8U d1pNj3ooVEWgbyvJta94LeF232pVpSwW0Q2J1cTXHstRS9ryTWD1QSJ0V1LrZRn+moh1GpxDgbMZ REmlMl6+eHQY1PUaU3GNWzh1pahM/3Sa2jbMbOaPVCWxR5eHfADWydObrP39n6qIdzoh8gm3iDb8 z/J5pncx2rGBoU3vednGknGS/dKHUO+fOE65+pvgf8G5t+gzqWINISlChX/J1bKGo7g3904agAsj Wpr+nQevg9k96aILjfigmfaxx79K9MYC3tbpEc938caJsTV3+yJYojyCyRYOmOwfmYOE/Ux4OEEV KUPBv8Essb4+COM2pqYGsRs9TT65viI8w6mhuI19zyBDC6xmHdcVverravaK48ys0sAIG0dFqQrJ WCs1AQ9y3wOjK7S8zIEVLx235WoXD/JZbbqgCpyFqBtMnQq1UKzI0m2KqThg/9F8h4C3xAc0SRMb 0KcNh2eMM2uk4hb32df1DIywV4OQjkwTkMWCArtS90Hv3HlB6D9nW4K+cDKU3xwvLekd4AGQqXQw lvD9rXZ68HlazW2ZvQSIZu0pHWDnBvj+kgN41u5Rh9Vv/N9jD/GnqHR0aUZiQV914RyRTmzOJPtm rgtrTF6ZQEtFQtsoiQzHlQTvLL3jF3EhWBaT5wBs0kgs2pP4CzFh5kRwAaekg9YKEhVdEHPsWwcu xnBLjXXif+iDwr5GzMrMg5aUhCeWSPgbmVUYuSS62nhsRSQXZd53WHk4vz3ZQdohn8rz9jtGNz7c 1e77b1kGpw+Jl/H8OCsGlMxLOoNtNV25xVE8YdBTflPD7potayU2Vyy/eTxtT5Uu2sLQOZ8ztPyy DXaPqcThEBp0GFdtjIK/aj5znrfQqGSq1hSaRx0932aj3xlreWEw2qHaHUoIHITjf9oTpg/KaSgp N1ealEqYBOnvXCxFnDNgXUmCzf/S4Byb1PIvMx7eLQc2Wg2/vaRGx13KMo6WMHRLZQPWXC7ceRsn CiJpFXDeGgVCAZqbvnVfnqZwKGe5XEzuF29oIJuP/4MwA2VG0mADHv3wBkb+Z9jVFxCwfMcaWuhO Gqqjufvvft01f/VERVzp9Rvs75UVQZ34svBRAWmnqqfDrhACI/KgiP30DIInPlJ3XzK+fSq8Rvi0 TqqceqPPMxk9NxTKBonUSR3tIOi5xfXDpwjBSKXvcfTwS9GzBwYjuLhExXj/GwWua5tPtlA8JvCo 7C6FsOI8obdB+pwtj3wNX40gVMU9wBsrd5GG+z81ZqOQtxZGjqyBDKFEoLVIxX4/l8A4xmeFgv2/ zpe2eEJxKjEIryXboDjh3OGj0q/F4jvPx7xrEVm68LEsXWrzV+q04Qax0SBl+vK/7Cn4Dy1TyU2o WzMjL7HP2dmIRrwDN1i4yNfE2ykGk1KGk/xIhEx3pE0qFeFf73nWXfpkCPQ6PZ3xUUtfrIbwyNPx +jiHSLiiS9FyakUnGtZqqJFi7rMY3NhEi754moLpNbJtnbfT7UaJ8OBBjtBMju6VsgnPm6EkpAwJ lknnwzc1fYLiKAJ2Ok8Bt7SEIdG9F1FSCJ9lo9gYbYmXMveqsnMHc4ghL3lL7zwh2moeZu+hHVcb 9BMHP1BNornxpCC23inX9cxqAao+r+hOvTugdSw/DnjXau/B5Y59FKQTeV4421Ggq2WqKQ8fOKd3 IYnvB6R2zebzwVEnPP3DaqxZM3TrgkpROgT7AhKg1qG7Yvf08U82xXMbFLeKhNGOJkwTyLKgmqr7 jFfGTCMN5eMWUsVSnGZ35VhynODGV23tPcwEIOPluOb928o2AUyy/1sbtT/kOPp9BYVmmf+imiP5 CBE+IPpuzi2s+2yUMrx5Us3Jg6x1vdQ5g2+9g8LHqQhEePjzsEmPZQ5mMy+jzHVUjVSPOaw30iXJ N7f4Fk8NcmdhNxgXbiC6FMGoKIZPL3PW7kkqlBcuTf5LC98dxqOEYH5hX8n21837rjfeD5UxW51v 346hCpqF42mjUB4H0GdIlISYNiMXDS/dM6gAFe7zdC+LWN0pG8TaTfIFFBNFQA2W7npj8shoKwRi CSHhSweDs2CyQQ+VfiMfNuQ/rS4aiotnC28Az+q2ggQy0XzAnQLeuiLi9/fFBRKdJBTb2b/svkt9 1fn6j6sibGRaqsn2iQRODDBUsrz3Vcr5ThtuaMangqBOfoIy8yDXjNwTx4KFA07oiAoVOKPNZHPo iyaVV2dGB962/8RgmyQHDyhc/l1p8wQLtlc7R9zsM0Qfg0EXJwIkjzokcIGSgWctb4tmi47KTs/G PgFJdqOnyPejAj2kPFZ1CXRRQiE7zc/KH1EqJCBBgzXnrryvei9QTqFxCmtWtG98MUPEkEfzLpQI RIteD0uG9gHzomRwOn1qCY8tOJQSbt5+G+mRM6/eLkjqmnmABSqGWm39y+GnoKgAiJx9AHz6WoZs 2PZ79U3OgbKBFkQtySuTwCpLiXS4cpKM5WRAfotedxPurb7QkjAo0Mcvgir3mtU5r5562Hx9eH2t kX267IJmNwgvmyDsrAZsygnss0LmmLwrm+R3RoeUatYL+j+RfiP2FSTj2kbhiHm+sOE2xBgt4WGI tVwQ8N+ngje253Af2vpAnFcCfNKvZhfNJ7igQU3U2znxYifBvUNmQN2Rb/I3UU0g4XA4EBA99q5U kMjiU1K/jmvDXIIwfWOgmhyNaFgu6KN2RzviiF3GJYus/NoNQryXtXSraWtqpkL01brFp2iAni6f vKQX+JUVzCYh87gYphB0HzUXCbBlfIftuHQW9SoKSxOdpLiFD1u7bM7M1sTCYzN1/zvkuuL0PE77 HxtHWvoQIPWiZwjVfGB+egu9g6fyAILCfetlJHsnvjzLfkghHZ2iHKCqvkh2j2l8o9+V5NiKLW4Z 2gHEL24Oij13NelZfaCTd94bRFlaoxiYNjdCuH56MsakWoeIk7UaYyCrcmuoyqmZNNyeT3ucZyeG 8RIj/bzm+lRNGC4inLw1E5wyUL+pObkmwpuaPwRcYmydMAfbSRzGnfBJGtjU4mNozFu5ysynnNgf aADkTRAzXnIQ36wAsQmAb8dbgVsKns8T/xkVNPrgI5ITaoL/vzDx7o7cHeV1m1wqnv9tn9pvi5RO ubCSYrlGMWZfHyO72p9mUAEHlA1ayk3+wRxtnZbDMgwSASsDwTMlRSQ60GG4tcjpaUGEuZZAh2X8 r/vqMlR1eJiF/0qFEWrVF8gO0kjbAkO72Tznuv062iUzCbB/xTtVYBtquToOh3FVyQlUNV4LVTxz 8a5f50jsM+E8b6D17ojZLYz/RNh7zYSype3SJzb5mI3nuPV19mxTXKQ5IkmkSGXlT2zvRq60ctKE WCs1hui8SXT9TLkA6TYctAAfQQUo0lstkfauYx5pBIp3ciNndPOqcqTwP1FuUPKiC2LdbO8Yic62 ZSYP6/jGloCvlzvshb4e7JilizGA8pSQhSWHm/6OlwKYsG6hdDP2YpJv2rFNT4cu8HxuaH8OJEQs vuWIIsszmDucjwHZyuCVvMigfF3Lzr0NPioY3cB+ngijRamZ1POFZxXdGCE8lZtQUHIBpO6lSZen sME5h+2NmndYLzl+qOOCQUxj6plDTB40OmJgwNnmz5P39ig0SU41QTQC/9rJGOlFGZnHd4pVhRIB U8sYVjOYlwXCnMRDnSeAF5quFGGKTwf2Cqukb/ThEcsEt/9okcoqxBTD8Tn+qvcL2tq+CXeoBN8l 5jkAbSAdgh3FahkXa3LIlpZWaLzbinsuo8CVpeoI1i9Lvw9Tg3NY//wIL3Qt1eNL78E0BzXctCcX kvnMUgx7Vv3W/qx6VJ7pBPZNdhnw487Vr3pNkQxgZ88jKG6wHZLWPdUN5sYPIOoq+VXdFiWppySA L+9xe8lqspfaGqVIDEM3bN1M7A8CDWa/dONbn/oHWH3uXk73/yCgy5gWndwWA3nKVFQLYvtOgSwb 7z3Kei0IVjhPCToZdo56tb73Cqd6I8Bb2DOEIIOafAR1jVlxqEFdgEJ3HFFm12PfqA2kVhVDD+Je aFJ9AfZePYU3wTpSphby+XUAPvDHxzsMec1jj4/M8yae4Brb9uIs8M4i4zhHZKcd2LQXsMg/AE5Y JSEpJ9NEWMsFyDuRroku8EAgoOgQGVqlYuswPMVqSReP3jh2uVFqlYbbMgzughDGDIkbeLQnTs4Z SSruqrOM/1ca+p1DdtFVfnLRDOSCBaYAy2iJSYkcnnAP7aop9D3EpTu70iBUY+djp/wl50tG38J0 4A76cZsPv2j6JpQ+Ik6C5J8xvNkQQmb7gTzKPzpdv/keBpN3EHg0gn1684oI3SM3lubHvWqIfV8r kBiHuK6ESkuBxAuxmFrKv/u3yeHKUloUaMw+O+rMFNTfC4+Yim1/xwOLAGVfBEghj6+HcMGJjFG6 XPOLNj5XcIL6tOCrPPdo7nmSY1QHAZtLg1U0reZd3SEEautkt+5DD5/JCQfIR7SlMqB+ab5ezf2Q /79RG2DDw2+BicSlPgeDFjqIX7Echzv/wEzS5kDRBgHNXBh8gKo/LxrhlNIXIE29OQ9RYKpAguaW 6M6ErRI7F5WNnxSK4x1u5jWKPax6vDareFX2lZI1f8zVyyhtx+Ib60U459EiCOmkKAN+IuoPySy5 8GJcRvv5JaF64iP4NZhumzx4yDBiHTeXSfzD7f/LdpeXhS8exNyXyyJb1lVmwusGybKDx6U2grUS D2VJLp+WGL7VART4N9nvAOrC4xHHESU2bxpMZynIPHcSqSvKpIlvWkvtKhMKS/15dizU9Rye9yC/ 0EXNaxNt+IqIvYIsbIHy4fpWDDf06m4UU4r2A0up/P0V7BZlzcdXGDO6+++a+LySLoandXlmVnIK gvj3DTi4MlR3uL7z+Rz833fMhMB9qYDWsY97oUM7tKP/H6COJqMriVIUn3doWIswBGyykCNaO9jU HvR16+Cw27T9yxzkVLYV1It20QYoYPj9GvHNRoJdj99LZSS4CphzTQN9/lSbibZB82jwW1bwFHO1 fX6irCc2974WdnYNhPrY9KS8ZnVQkx0QKLsp0iCNGUbtcIooaHIs1jBr2AxzL/nYtpZfb3Vk5/hg yKl3TDA55wiHGaX3GxoFrwwMq1C8JKucoi30leHsG5QNxloIy+ufAwJQJG1yM08WpI7uKsyypB4Y /E4LJUJw8iPtZWQHBmyicBRuSWLfDjrDy/Rme5uu+ttXuPcpEinO56JBR2ezIlLV0DMTzoJ+2pkr TK8C8zeggRVp8QMUH1dFAn2VGYCsNdx6tj/p8BLV38spauPuHOjmxNdP/Jugb4P9cU3LSwptH1oz IyJnIZfQy0prZPxC9P5Xjs5QuBbFIfMx+D4f7Q8GXT537pcsB3V9Tm3C0bbyyb4A5BeWLnZoPgJ2 kZOBOKL7mzA//vQcgRr5fLfob7L9QCKfvhtjy/lNow1pJafR0vG+upr7sfiI0McoU8Ri0Pkxga8n p77+fsBBzVLAE1B5sGRGc7Gd4unSUNCmdJmQEmzV+cnDBBNGcf8OV1DN1u7KaYF9s/xd6Vf92TGr UsosQKilODxkC9m2FjjIpAcqJLvzZOMusmq8EON2vM3wvadUowYOUIf4C/pCbT5RJKySSlhU8FW/ t9ucfKC1xCzv0tRHqbUz5rF1GcnCKeaVo2ZA7cN4MnSbT25cThrydNiqXN8g1DcBbyp/p1P5LvF6 DVQqpU8p28X+u+HpGVlPYdePKvJdfXMFcvJNGzjI9+L5CDtSF46o9/jyIrH5o8p12g7jXhDhzCMJ LrsMm5HuTq+OYB8PUNrf0mwLAEbhBv4dzVNZ/BnOIkb6l7ODYWXMb3aBX+TJXHQ0rRmDd7UAmEPY q7zAEPuZ9g4O8hzBMpiHKudirSXLSv+ehMsPy5I0dtcFMTPMbxJBCOmWTl3hPUs8RzwwiHm9B08z LL/j4Ibvmt8x6MF6b3vnJHkc5gcVC8B7tzBunaV57Ow/hzTLy447h+MWiJWEruBT+0BenwJt4ZCQ vkRsqAhCPhoWGSnEx213RxDqU4XzIFiMpQwsFEcdRZoOoRUEzoztY0AQX+g6oNPrx4jWBylfEMFZ gAXmlOWJgZckCUGConkLP6nNmVxIyiyxwNnGOUjblH8iulQTQmclDrqsErG4wN0Hsb/GkhgSZxk6 Dm4fAA5URPzO8PbOAOF7mZUBAyv3v/2SCyHNzE0NWVknIWVGv8LXgVQbg7ZOATwoMQ6BPLd9u9QL 97Rhv8hlZ6uaqOLS0stf4sUiYhAskP4Ji6NTIPn3ozxUcBESYvTW8EQqBnLuXycrP2eMxiqA1YAY 511hcanJGGhGf6oDT/VbmsPaUQoOD/iKvN9IKaApqgPENWCRidD4JkpdA0gc9nRqfkyvEYzh4TKt pQfGRRgIXC3YPBA2IPKqZg+rHT4Et32MjkRG5LqbvvLnZQROUlOcGslbZeuWOXHHWy6In8v9vBYU UvdxDTQI3cNnbz3U/DRl+TYC/iIlUgh90LBe9yZw8QNhAs8uRoA+MUhBfgESpgn1e64cdgPwtblF wpX5k6Q3geJ5QX0tgv01lJl3+auCeUfOjFA/wvi1qPb/oE1Zwo/Egx29f8LjK6E8ccyk6vyPSTS9 H8fSOiA74R3w3X41mVsB1oFpUr8SrPQBYL3XMiz+waANd9LlzP0IYDhQr5FmuDIICMZEDVvXhgh1 z61IvzrgLbvmVZXrACWnKChWqIjEszdDWbuTrk6pdVSrKjlga3dwpTzGw1GPv6J3JXEQb4nMeEa8 0CXTt2ck9NWJ0rhCp6SbXu6deboTuIrhgRDKQyJDsooKtfdId6PXYyh/RJs09kCw4c7ndOC5QbJg sUDNPG4WPr5eIsDuMGSl6cjtOKwqadaVXRB0Jk2yPYcA4VBEShUFqrSLOIct/3ZJOaxjxovX/4gM 26Pl1dCLHPzJTc/HkOZM/rL6QamfpmN3ZdmexEz3+ZYfwRdRhbPLybwdT2AdeaqdckQQTa2tRT3w +bM9Da/R9umxQuvw3M04OtBpwyozYdRKW0wkmBpWLYz901cl4AR1wq0dAv4njujxGYDJxKdsNvTX jmDBR0rnlKcXcMgI1O6Mt7+34+pcVsd1zrGwNHKeBRKYunAIuWVIb6jumGhtmOA3C4wo87YrtWAo BRDA9oWqVJWfJrkEy93HNy4sAvBmz1pTV1XCBEOzRifY8BWtLTW3HFTFhdOmOsmT1H0Q44cRotnU VY1jRWAfD/ZV/C28RotctcY9AuO5tLcFcDX7zLBjxa9eVEbkR1uReoPupzhaUwdAjIjKYAkRIszH ACDescC44/ShJB+iJYg86vLriISZhTNrrwaZYSAhlczJZ1f9M+i+BzlyMVv8nEkyX5nsLEpPB7TY TcRobtqILUYID4aRPbZclSTz4gBIQ3wEm/tTmolKCiRwuxOYWqg1xYQW95aGF5+LtdLNcBSdE2+C ZTZBQKUrGkSJ3ub8l/UVIehBor0dBTHay1APig4xQawW5tt7/dkwUlAT95rbNg68KSeBIjO01xVF 7ecYzc59RqJW3dcK0J6cfR1+fMeZv9VB+NPFl8P2Jz8qf9+RyHCt9Nn27eMVKKk+iCFX2PZP4KUj UQKBAQPcGFA8F3/rBS4PmA6IcY76eZnmM/bZ97yFBb41xn79o9r219N6WYmcY9BFx5Rwq2cM7w2G SzTvnlJhmsQfXKz8UDzwhY7Q7uqNjPEHj/BjzCcJx5erIuT4rA1LqkydbvUHQcQxHncERbG2I349 ZZicFDFuCCCvngwlRBmzMFn7QDuenl9EEZ89pAR4AIqzplSQ1X/dt0Ii7ZiVHL4Gzz3dbls5bUXR aH/24PmCfi0fVbSdaykZUUaVW4oGDPKrQVWfBDgdFXDvr3ueXN9g7Quw35u4zc0kectM63TY/3RJ 8q4lO5SMgK/5A2/Z14asc89TmPQFkwaM41BJedbFkcMJSJyHDVIl4e0/14pjGg1ubfkjAsx58alE C5g5Avy18M3BoKNwugr4zxFsQf6RLNb61lDCvaVuiAhCwxJ+Bqvnc+B+7WKwVnHaevSPo31C5s5k Tos1p79dtKFhuDajgXRFCd4McZSOUblaHbQ8rwBkzh6Xn5KyQxcNrOZ5pRHxxdckWskWan4EqyIY Jnn6LHiL4jMfZfdcgiLY2LoddDiuJk2oBXF4BPzycG1yPIrgpxqAI7UPOPiOyjn9WagcH4w3DL+O WX6DhGAPjUm/KanMFFAU7lnwmCyO1dhLCD50efdNxtBHCAec1a+4aHSlEUBZGEnoZzu5988CVyRy l9kgl42piBflhp96cvNT8/xqlVy8QFdg7v7nXvedCFAEICYwOkl0fbv7L63VqrmJW2+G2SyJzcef o0DGFrjIKmWMyPu1Vh8bwl1wzC6CmyvJCmdVgnVP68ZcYx/RgcvPtaeGTpyHcamrPngVBMwoVVHz qxVFxThz9uNWg+QqedDPpsbq/tGTYX/1IRjfWFPzenVfbzJgp0Gb/P1hFDjK6mI3JyoEitmGGkBn +u9+ZcamURz5LuEZ3BQ2KbfFbXIdGkKFaLa2LF/863h36sSPkIEa+wS8amP8bNzONi0GFmeyd2O8 5ogQHqMsLlDgBhTCQZ01dAaZH+27GWtEmbSj2Qo3eDZ+Z3J12mPzKDgFttGrqyKmmNNecFAMwf+z ws1YeAGNeWYeRBeYEEPsHEI9S4w0GMnaDJnePXUI2Xtyn/4ejWmjpXnIP6axCHhmJ+qzmbB8V2Pv 0aF2NlLYgleOPZk55+FmHXT5TuSAv65kPBMyrc0Rrc4Ya564i6I5UYJputJHyj2scw8Y5S75P6TD x+odk50IxkBsfXkVk00HlueR79RBHegjbVVP3NF3uO4iAMIXJt7LkvE1vi8Eu/VrBKds+sc6MweK +A0WCXrV3X5s1mVkem4vFI/4iYE4XIXO3tE3GxQlAughqlR5ffy9mj06OK8pWtazH2r+cQab1g/+ 8CR7wSwPjVTw/PIVf2NTGXS0WevGPBaSbiuSMxkw5d7x/F8m09+V4Eh2j8HCBa8UF8SXOBnT5gdm k42yEmTfWFk9VtJWWK9tCroNHYqSeb8Z5kZ80cXOvkzyTtgHWwN8RPehlu8fnuVNGFLPyJAQLbiH Z+U2shXtcDw7qxdwDHakoQg4ZNczeGwdX9xD3jSSvIHLPpyy/JRI2kF9truNy9aIGmuVS01n4RD+ kkXqMex9T77pzWXyfyn06EeD78YXwAeZr5/aLYO+nD9FMmJ5ayOjYZfE8laqPmPq+zdmbtTdmL8C gc0zI15RLGxyzHnXoAm3a68jUfbtPN06NL5+7t2KNh+JIHezuT8sQNSnu/8nGuKnUCLl1KYvTNPK wzKlNmJFICoqH8YHBSnSa7dTG+i5ird43Y4LDbp4l4TZ18FhCGvU85LPx6m/3cAuYvCUNeG91q7K mywK080u4ZJbbKyTGcDklcOJwCs1sQvN/58PIu8vBb4issFKi+NIMAGyzLaTwRR4A6niZ1xB/UfI h8ygxNoXNDCI2g60Orwtf/1gFWDUr+d3ivjXn8+vNznP7B0685odZTxqJq//pbR1zJfNAmpFx9OE Z0QNkQl+hG6UNqYhRUgholIpI3b0aBTwnxc0Ahn2tz3o8lVOOoDiGzN9cU5bK4m+Z/kipvzD3vcp ocykH2BUncGNZUdj8QSESwuQjMdET314nWHjP8IUlfoghRwX6vYrQvrLeagl+grrADwfPebPfz6U wHDd/ASiFJXGww8TtGRlpBlykQCxYJGEoaFJMZj6b2Y+kj4rQ9Hpzf95O+Wf016av46GGLFnTub/ FSTWB+l01065y2JTBggSJZneKkDEHrplqkdP+bVs8nsh03QTrqqj/Ocg5qWecWikSZWHdYbK8Iu6 1CSDla9/6D6U6OvtnIr7oabDf0FMekdceu6RGPE5XzAGL9IC/vXBKkwAl8qhux7ZX0h+Q/OYBk61 92+jIhBzZQCYYABfp0zZwVsggebcp/BzjkqnxI5sf3I3FY0aAaxl7OdrKstZl2e2HVFFU7S65/Ae OGcd1SNC0iuRPrEEXlB6EvlPQGbEULdHH7csxO0lHjP0zhWtOtR1vU7yszBvXevlGPVorFCcjVX6 7BP4SO2RzRV5bAUoKrdRgZD4KskOTImfT7XSAAKqSqRWTpIU42Qd6zUHVJcdJtfscAQI52moMR7u BUngPyo2CM41MFFx5CtGuAdaDi2BkYDpTL+Fco3qu+v8Q2h0vemj6BiphLb0KGy/qDX6Q4cQLyh0 iWkS2h+/bczlF2qPBg4bjFmucKihHbwo4nxtTsy3TOdX1JHxD/y5/Nk+UFm62NPPECgLxNCwxNa9 KkLhCKAesHWmhy9+MzX9rSambSLA3v4RvpSVnoSxPydPEKl5z7/11TI0NFAeclVieSmPL1BuaL2c 3eXmY8rQp/Bnr3wOdA1ccuTU1ephGecjX9IQhWSi839ybt3pOWYjLs9bQROYcXd7Zq5wzqEZT23g pg/zRsgSmCSCqC3FGYLyWE0I/xpdw4xYsuF8ivcVR8dIQNbww4HfvY0g6XgXWa0LeiA+DNlU5jI6 hxrjgeVqhlzAc19hcXFyDgJy6hwnWgFjwwdyPyGTdGrZKkiKQqzmB9bvTF10/iuIu8umSBn/p3fz /yV4TCAiqKA507M7+PpIHowj045/KHD3XRTMXM6KgqLsXFYUkczaRGTy7tLdoNlqvRDkZkEjkYCn Bf6HnS6ZCnp2Gm8htHnYxxt6KNw1UoTFkI9QWHETnWAiV2V881zFVlNnsVkOJRtBGwLz5dlJ43dB ru2zzAmyOQ8dXi91AfXVmoHplMKrO4t857YE3YDGFgPpgFavxwHa4qfc3oBEmJKMN6u3CB/REcuo bapzQPlj+ci7K26t4qKMMW4MRSw9ySi4K2pGLb+dOROSnat2dQPkByeVmP53hre8M2awEmwmNsWH hUcJh4nVJQ6Wx+dWMgaLuHjC3ptOMz/gHcD4NhMSx5Ewk9LhS0FtzkEfS3IHHRQ50s6nFmgyg/Zv q6Mi9QSW2udMdhv72LP8k15f920BqayBClopaqhfye82+jyeqvRslGpCGdK6dSYFhSnugp8kmlrM IqzpImTwVoLK43B6XGXCJpl90qH4nqt0akdX/MsMhF7oBv8XcEdm6FoQnGjDS2CxVAUCe5dI/XIh J7SvlwdMl09Zaq7SPXA7vz4t83FxKJaJAHPqXBUjT8f4ULNcvaWMXIPqQ1RVYkqLfBR4nlDM9/6H VQnbtejB8CzWxydNBHqLnPQtBbcd64j+kVpI39teCn9DudPPwVw0gfjcz1fLIPzYDn0p8Wrk5CB2 1fK4UAay6qY29k12XSRTCqDTls07ujz9kiIr9LqjVNLFZ4H9h4KDV5NRGn25P8xedhT5f7EbgXQi ptvbDE+8hPvKImjbsFivDWzvuRum4wSGoA48wd+xkr+TWsnqXEc75R+avilMv6iQDkYvuOU1HFaj YQfwvSNXudZ1pfMLNclnlbcfBoidGPZr1ZdbBg6+7IrpflTwjIne1mzFM2bcA/E+mWIqGQ8IQMhK pX2QVgk1xDrsjHrEhPR72Nhy9BPQJN3Y8T2YvLCXorFzEksMTtI3R2MNuwdJiILHPWcFnbYqzfNw 3uEtpRC4xkYltmV4U+p/RvfYmN+fV9rJPHd2xBHoCakYTozIANUN8R9LmESe4rZcV+JMvJr1Av7Y XoxLEphQfTQSKqaQEV0Qk/zRPQ4D7bXRsRo4NbNLqCcfiHRWOWDLXAiSjsN/8ghygswya/65+9Qo BoxkeznE5BeJigNNPWJXDnIJYPKpKYbE57fjnYknot0CtCo1idof4ZLhVK1MEzt3I3N4saeJW1vu CIREYEuXzZ3A68BPbz7cG1/o2xQDD5eO+OfCVLkfDH8hd6rkR0uzaxy4O3ZQoYSq6TTmi+TwN+I3 sI14qg1/IbLyocx9AgK2lIlEWZsSFPbLemUpAVbjDcE8N3RLgfcT+jLe2Kz0O+f0G5JXIlkTqiGs gC926485z7jA35s3U5ZLRXlXeWpFQKS6pU+VMj9UGAt2o9Yn9BdrM7rKroAgFejDUDH727OvapNb RnC6IyXuy13vzxLJhU4Cov8TCcUws8HDGs/KPy7CbjPONWmbV0K0Jwv6FMVX09SGvXpiKDiFSKt0 ZjDn1n1pNPg8f8ZmIVwp/H4MTA0j9NF/pCidiPEAbeZtSxwBO+DOs9IRDK93dhOGyn1O7/l5dfzT gwNzI9wTTOtAU2aJiKmdvGWI7K8ypZEoWrSkkAnhGjKELsO8HvyzzT/7v+sCZY53DaCeDDJEP8pt JChYJhpddbM58g66uVIbbBNWQP/Ec8dQMctepGqeVp+Ji/nklOOXMjKXxKFEjAHiyj3+30Wha3Uy xQOpwVXhNrgriQ1iymZEJ7xOzYF4xep27tWt00qsoEYbzp+G8l7hMUurVXz4VaKOVnEjbz0vY9Fb x1wALaAbrSlC+5x7zniXGZTmawcX7fGVSYf4KK0lTnrdfPyKDa6WhFEyMMp8+TLPZn8aOundZ8eV aDsXqnUMigB9WFyJdaN5gEGnChf06wr6UuS4ikfwgbEjjOtPaEMeu1aEsF4ymTIITrn28ToMZHT9 TWOhXTqA0f+6A0F6xRr2knqVZKXf0IarCfmAtnrOTbIiW7Q1hma/xTmTfT5LWnAnUfYmzWIV8tPn nttX5zGX0d+6mBJSdfisrgGSmFa/Ib3H3gF3g54jydfOy8+LOYW3C/DPJ1eg4TaO9/g/aAz2Mzk7 ZsZh0SYGY+e6wQfBgWcEgbLJY8XptMuXnGZOz7T7poCjqZT5hj8sgYIbmg59Jey+ueygQt+Ye1o0 4is1zuNX7itqTvXY5o2QbTr5Wfz0k5lHETAkHlrUBwAu3rzkad+lLnQ89vjDnts7UhMBqvk84xp0 sIMDwGX8/FdklP2BtuQydzOlwEXlO5JAR3GCJkWu6DtgfiNikDTtcJmECDPFyg9m4Ei8GHJ+CweE T4GPKn7KBOZflvZNwIRp4vFmSPW7nXfJPm8EksRmvzgvwWQosYmMloD/Z5JngKEEuxRn2MAV89W4 D6OjpRm0nhryAFJ/WDtWSjjbtExex0mYdhCWSmq7qn9cd0X6Mf3NwWmov6Db/p+Fqe41QKUBeUpF bkmE4wSyren3z0oVeGUiDhzEAaQcPvDm+rYgnIx1FNtMMcCdX7n49qBf022ltz99Fnf70s99uxYi 6iUzPm5Eyvn+pqiNrvCi7FkIIuvu9IFRbcIS1mRJru+LfwszAJu1cjkU0OKFIz82fkjMKt8zwKtZ BoBlu4C00VKDylkSNPXnT7zmQKwm5hx042IEEMaQfRHl/FF9HzS3KoYypmNAjUohDUMtmBslwIKP xzjlYYrdrVI4PHh61Jgr3dN5JLd2q/pXwG5KnIDUcmH2sdwIkoA++e+0yHPAH10St4khZyhHttWQ 8Spbe+GEfMk9pQT64IuGAqyV0OyepgVkkx9dVkBk6IoN5WS3KJp/PBxGGKWtcHWGA+1/LrL92U4S p2UmXe0ijTgMN3DjmHrdlPg8We041UIlS9F8i4Yvo8+0thwTddfMBehEmSCfQuKknkSSU29IbHe3 r7Syf8KRxYtUAKrOdDTswMBIacX0f8nocFxjEDwS8uO1QSYkr5h2BKcmnZWzAZJayBUX4pya/HZy ERXdz6XlC7ngoJ+UxRwOXcR8xIzFauuc31MQZEesAd2pmkxfHS55Ll1oO5j4KJAz4D50ZkvCSnDF 4pJz1JQdss2AY9r1GMAsf2PXX54uWXnLkpArV4C6ZnvW32gv7iBDhAwHTKJCb6pgPSXXJL5LqhaU aaGYh2M5foQm1vdTLallBypiwc4IrixwOa0Jv2Eyszlnuvh3oaKBw5ttAlex3jqU43lgd96MET1j diwSFdLLc3mK2U7YuqFgOJeA1U5nDM4+J1iLV6XUgzMc5Hk/Oct1s1oQgKA84E33EnKI//HJVdyo WgVs0fqI8QbbxCc/MHFB0GoBg6XFJLSmWLpvHkMH7DHneCsAxQ8vk1XJ7gxAZrkKPjImU6PEl/YC rw6ntFj7nsZwELBOSAChVc47EQlJ2drt3jnWIw0p6hdtMeHO6cxiP0kWZjZt93FWKrqUMCsNUhlo ME1yrsK5msCBosL3e+Q2coawCzw+H2sK/YaYn0CTRLCQZeLQcl8Oy6Cn5Fwzx3BZPNt3mort81/B fAw14I4148a2/+QRwxdz/coZoWy8Wf4oBAHMmTCZjASLAklUc9DS1hyZe9I+uu11ug6t9PJ7ik2o cMMadZMo6xg3gy+d8fVsHQvbhlcsfrZ8TAzUa193K0e2Z8jUFRKvyXNqC/ddLTc25F50O4QYg1wt iqWgDzq5GiRmm4BYd0hYwPS1F9QuVBWw+nM7qR5ZR2cwWqagZPQBH2CykNP1iGdsZyrCIi/iI7RX y6Et4oAnbntLq8nJ7iKYqp54i/svRMsAVuxzve5fF4EHeJPGKdftEFreKBUmmtuMRUHl0fDBSoOS j5EyPgLq0yHeJat9CSNjXtdaiPqNlWE+iMD3nHt9V2Ro3gvYKZn/F/R55wIr6pGbV+a2vnjl4IUx ycK/xryYVh4R3AEfv3whMHcaNb8tpkhOlQD8vER8hFjsXWjyFKvob29MrQu3cV/fP09i9hVzoq1j r3Lrp+XHPH03CoBY8sXjh6WcLsws6HMDeEhBD3pMscxfXZ6VQ0mF+KCOoBht44a7SyvcDMJLKHVd Y0MZqYJ8kNbXzwhNrFGlMCRrK9+jAzJ81XU/Q40Y0NSDUwBvwpEaUCO5Zx48eeNvnyDWBFRtHWrG 0IelmHp1bQr/CzzrbXo+DbhXQsxBJR8a1AR2qYoi/myXJxmTj1L+sQ6o8IsYGNfhGVFenVD3bxlo SaMAEQp2451vsc17LwgGQnJ0DPdbfzhWjBekq3HlzEkgl7AgkX3RLdmSIu2QnLLbX93JmYJtMRhN pa4h/Sb41nAactxxcS8cnz0ST6o5ejieynif60A4yD5z6uJIGv2PV6+4oaGQn3TzV1unyC5ReSdK yp5uhRFS59Q3cf01EAnwqxwh1Fu7CWGK6LEgGWnTWwZPX2V/yrb48bprAYdoeRVkSfa3326XR3nr iIu2gGYaHvu3tJJB/Ednxe/GcCoKFo350+s6qWMQH9VdlqIzvCC6oLk9Q+hxdSk1gZUYqx4KKsjn 8FG2kEKODkVrhcFuLcs6jyZUhJXpE9ZHQOxApSS9SUaWXfAZXLWhm5NIqhQmknpL7Pf/0Wca8kh8 iQXYTiYcYx7HsvpaO/W5Laa32fgVXU72zJ+lrNSG38FpE5IdT9zEImBPBtY9TbX7eycwTMoiWYM4 E7teVSF1lXgYDLoBTIviUcOkTLxsaY1WmIskEoyjJvqXxIb861l9WQ9H9WgnifODgsSEfK4QUpsn ZdzTaUulnr4P1ww/xawifrbATzeD9ji/hgfHI3Czwa3fDq7kRp/2E4BqqDGv3hDTBG/294/AvzNu cGHzNYmYX+LNsLSK+Vyoi50RqZUpeR5+N1bOO8SvNBEsACr9M1ifE+opQFFj0nTEJagjzRRwZyju 9w6+qhmHf9s+PKqq7XstKd+VXn1fNbGREeErsV0foyQXB+2OKXcGIH3K7KrjR1tRT4xkqx8rrGmO Ayoz/lgJ5dL3zHWYW7QGPYirGdgpYrFEK5rsCtsj8uzDoxc3kbgLWNgY5uibIfD9069hMkZ35lwG ENmscbn5FMdN5HXqHtVttzuhVV76JSxSUlvIgXvvNqWfNSJzdbgzlrUMdooHzQ/r7ZtzxFi2cJ77 nByEZJCemOu3ZfPkK1Pkw8n7Gt3a22bznzYl2qYU894AUJx3ONxNOqGh1iX0F7Z5NqQREQLuP8Ag GEDzoAPF+G6u0RBWzrzOfD43U75CgLMp/oo8i7l41jcekVy7FhtGEEhphzRkkPmQEezE0o1IEeD0 wNql2SLzFoODn1ON9shiwssMaJp7cjC6skmemwAUo9iol2mae1kZe2bVUUYmzMvd3k6HsGzJugsM xnLnjkENdvNmBrNz4WGG6efQTytiffrVGyYOM0L5M7f+Yn+q7uEQo6xqXtyyG0wMgZpubB4X8rWL 1sv8qeWaG8zL6RzhiXiinJmy6Ki0WmGhH9lm73LseoyrL9+K/ZNhi/GPVcBj4AFCYWCAVlDfVgjv BbFkqpNH1malDrkfMjhhyZXIkSeOJqDP2bya8sAP9WQyXPv84qx4f4Iv65z4njbpinAUlXATY6w3 xueZsLOjt0KIYyMDp9r2lOec8H44BTeGXBsnURuEraM8yW60kKLwa4VHeLyw8I5pl96IIgNE5x2T s9Dx/3FlQvYXypHBOxI/mU+Mp2s1yrm4j2h08ZJMcJt++AWF/pE7l6vvg5X86hAm2ibv1I03Hwn1 05wNKOwWbMAF0TNw5mS+0vE9O7z2nUrYPFWuy7YzqliOdNCPUEkaMVyHv7ntUQrMbi2xCB913MCC 91TbsAqhBiQkN2u9U4SXDNS+fW3K8oOZ/ZMZn7fy2XUNEAvJW1JsipVnjmN4oIgN+sgYzvkdFbnp G/2q7LNujLWM0MSOhzvi89SRDFcZfkUDCfjOFxviUfLKslJtNjIb8XaGwfqFLXtf0Cj75bWwKrjS Iucphy6zi5fSYQfJdMur2zXqkaMEIyLrgyVs1vQPOs+mGyAbcPvkKTc8ASM08G7LP6IvRMkkseGF 2O4PhwrBl1RfiY008l8EK8ZijY2Ac8lvqWTl3BAn+8we0VP0KnXUCkhp7tDyz1Ccby5K6GO0eQHk 2R/Cix+TT3tuDcArQrBBctm0/dhc1+AlSnTVkJeAW2iHdIHQ4ok7+eDsMwjSXYCIiBnFBAQvSFXv b0oEKxx0X09t/kFf4etp0kPoAxeIQdibeCNyuGari66t7O4kZBhs0tFzVKyqcGYbFdXMgImEifNJ MPTET1OitXLhqrY8chIjdD+L33nxwCe8OSdvbASU5pUQ1RLGc5czyDISVfLhYe/zskLLdMqhlHQG LUDHteB0Dy2IbJ30mFn3KOm4mvhDmS/jLxpIUGT+C6EuAqZPvYenJTcNTQJuyXktM+rVWL7Ce84u KXiGenwtM+Hzr9AbDxHhyeMX1NN7hpR6QunM2xB4mFRcp6z5FYRd4OBfNVNwx1aW9FHy0xPnifsJ U/yGK6Iy5oMviqSvh9q9pZrTIpUKlEfTu4gCF0CxMLAGu6Foe5w9cunVF4zSNjRhNqLI1MtsW2Jp Fk+57vhW8s16730TK0UdeujDWRNPkXAayDdG6CQjkgEsFy0KhlOiomXQJFGsC1JoNgFyw/2xtP3p i8ZaIh9Qm/qpWh+jWXHH9HAj/qqsnuCQN+TV8lUUVwjp7J1KHlCFQU9InjiA0ytGTMc5oqjelKI6 S+hDnOfgtrivCNJF1ZKkgqlcngrflMzNUqkQnSwH2Egl5GRg4yxMm+LzcCKwg/YmwZ2akpEjafUU qFPpLJoAbYehtpV210kdJLQ5SA8T9pzY/Euqpttmx12gdYeKu74H8Rk1vZjV6HOnQM1v/9doGYWK 8U1fxUoSGOEaBw2fppDHM4T20/GsnCWqPRc5e7JzDtARKYYwTQsSwicGRYpgeDsvbk7tqpiYKI7s HA95te2xWlvuWBPgRk9Iz2fa5a8jQKED+FBvkt8qkJgh6AHu47c2XonNhkHXm+30zZkuRcanzJEx NK8UPGG17T7obEIUS86cgI9/Mxf8MVr1n9D0n/Y34gMvsTdTrg1ZVWqIAPqhBQpbtvuXtwRPHDuI bGwg3E09fppjGnTYiZ3MWHy8Uj70d16vGZAky/CLRuxy+w84+d6u6/pW9MAMA5395ifFxRkCBTVo fEMN04W82f5RhrZkO8I3o9n7lCYAORDQFmTY6tXkDTVfbshNXi1y4nvL5txoXhRT2H4ht97TuTDE ZCs0hnced7zH99ciGDzQsno69gFsDO3t9PLRv3lsne6MnS/kmb7q8s/2YvrL9jk4PzS/upBLH8gF DLZkVEQ3NTGGw9O2Jxxc59wxxIBcUf3Y98tYrEhNfLIV0u+VbSqgVP/tyob0ov0s5J5jzKiklaHP Nyrho0ufQJoeOpdbuyT/5ONx375YnDiGuJ6Q3dqTdIA4pZd3lwsgF3ELSog/gsvPWUDy2TH3rzXJ MgDSr7GB+FcZ6fLH6JOn5ruTaC2OHTvZmqlhDFAiNbr3MDHqNL/tubYdvuCQ7bVP78k9qW4dBqFd tewSA317MuNnPce+pIy93Qv0SwYpD0ybh6b5pjsHLdth7lNSGt4hX6A8d/ZOAt7aPpFN2OJTUXru pBnD7oAzr//qVyl2uA8VL6WiYVDzYGmRH3hwXu1boLjFvpz4n5nHi2nC0PFGeE+m8+xp54z2MGtO o+xg3Gt9f8XQpCaYQeqE1oA+iflxcnGhSxtw9wjcwe8hjCooPmxjCvQpZWFofOpv1torN9iB8yrx se7sLHNppOfqDF9hP2BSCXjxA7jtBjCVJ46lQjWGEKYtLxjo6eHZOGYYX8PP8yjrQz0c4j8Ve7PM oHecDWJF2iGR9S7kBh0SQIXB/DQjChRKmPr5J95v6v678f2hktv/wMl3oaFE5W2woN06BIxcx632 vbP4scdJqc5s4tMcg+nPNKEysQGSAZ49U5kYw7kiLwCmRQyGQwf0AL0lAxLXlB4TLTt+mjnNJsQQ EXdH5eeKmOqmJgAHGkQqrTz/LOz2ikR3iegAlrEuWg3uVXTld0prV212PGf/ixP60pBFlV+L+Nd5 DU8bPS1cjT7u4M0qCxjpupEV96pkaOkBJnO9IzIOX8jqxAzrFi436KE5/gRgFt5iHUzIIv57gKD+ UqBUJZ+DraOL/vW8r1LrO3EhdnHKaCLunlhy99qEp6k4q17G3C5Z2wxqykf5VY+N/ap+8yuidl64 gwpF5e5Duc/VFYtCk62FRuLJtFv5NCDTgLCJfMrvFoGcp9tlyCwP10+XETf1ctZWuqWvWubS7WHB R9QiK+R+9hxHthEj07ilmr9wnCnzZxeiZ527tpWHW2V8kIPIK2Ut2LVlxikWHbE4xmQ3l0zRQpGk AwTGnQP0QpnXyCcgXs8ipsgBNTyfNu1Bkc5LA2o1XigRKIzq2KGN3fxVqlBlkXQDUKvxjDs157oR PybyifMOfiRdujWkh83r6BP4hhsOP5jnO9i0O4ZhJc89dzqCIKY+AxIeBSTClg7QVqP2+rogQYBa WGJzZUiUdGsjfwqLMVTNins51X+7eyJCh6oTvDffvdctQ6UoC5MXmmH+zn4gbuETOx5NQ5oI/I91 7l8qLgtUuPdVRLUwaU7qM40eQvzQCACqyQxRubirM34++rGb6OKhu6uPNesCGxuDEUJMI4R4anP/ 2bmtxjRhrB0kcALDQqbpD+GERw1TAa4rtmK36GPM+vdX0woW/7MAR3WdEdWJq6/+MhPm90Ncs447 pUVyOOCNKGMHjqR+C3NK8ttRCjXMqm592feDxF0b95kEjd4Y2yNc+EAUgRpDRAyju6AUVKJTBqFW V+XUUjkkZ4zFfAm0QJ4mJ7jF/fQFF27fi6GjkBGrpja7a7DVQZWwHaD1kO4+XH8FlWOF5trK0SDq ByFNs0JokHSqgW8ojIzGSPjaqZk+R2jV8o8MBSfKTSm4igmH1CrCkJAEL6WqN7KtQAUUy/h/vg0w oXragiwy13TmHEtFsjbpPvmpOKkIlkHj7OAaeHbM+gpQAwgcffxh7y5ykBkCepYptNxy3V9h/v1g Z2tHP1i8L/NaSzwGdmVVYe4w3yj6XV+8aEZUiQkUK0mwJyJcawmsU/oQiTymic4jemcBkX+09jAT Ey6yO0ODVSc8FdgSsM5rB8Ldhh15+DDxWcbqDDKa1CQBvQGZN6eROa2xikhInZ0eo4BewGf3qlbg B/8Nsi+nVJV0phoDSNhFOqcWs5YtNvbveM9PQ/t7KLbF4p5gSdJIGljDAQCPtesEvl6nKzNb7F+k mZp3vXx1eOYA2f+ycS7wMZVJICuUyKvhWEGFZG7EPOBjqET9pUkW363XS4e2BnboP4nEPJ5Fyu2o o9LZTWlwPrItJwT2BxwcAWfls2YkumdQtfPw9c8g62lmAEClG/s2qxfHgcy1tYwF+Unfsd90NYPt 5uCA1BteJ9hs6H54UPsdrXUn6wtQ5wQ2/+T0g1Exhpy4PoMknLo8aEL0Z2iZzi7f3jw+7pNmAQ+c fsHx6EYLIG04OyGlTUl9/aYvEHtqKmQ7n3MAn8HiU4ONDaL92+vNTVHxgnVcQAdqb3CfdKSRwjMf FHONiYn3WD5HlWB8knbUWPBZ4L5qLmADC2sDMZO6LbhYEBbovU6hKgLn8W0QvO8MhkjkFS9tCZRD 6CLqCUS+z/rkgsY/yfXjOXXiKlJ7W4YX3dhApBjoGTmHIPdUSdipl4r7QRVwNDK9nWseLFwPCgED iXGxrecU/IZsFjXdScdnWBHBR6rmwqWxuqo5cgrfXV3MecX8K1Q1Y0g1vldSZBvsFlz3d++7jLys gZdnARFCG5wiDVnaF0yST19r8dOJa8SwE/BjXzitGK94mopP2yZkbkd8QdDr32Fq2QzONUyL6l5o 3rGdpH/HxzIvgUk5KOoxCXGhTag+Bz6zuwido4T2uQGkxjzHYwNRK2Clopoyf4Mu1s8A9rxq1cjg rgy7aJyPnpLUT7thyug2qLZ3h9IYYZODKTO44EIA0uqaCICAmexUcC3DMXde5VEiB71GJ9ztyMNw sYknPhMYhsvbkX7PxOXhHxWWeUG8xgBk8PgdJfpJQEzKTSPZk94Iulg3YYcvKf9Haa6rIZxSAeFZ hZMH/8QF49XUYYRZc5tVQm5cqzDOkLGpAN8GI3MEjpmtnjl2OWHOjv3JA/HT8SdkEOeyXrYF67Ex Nfg5ZmC5pxW8Jfoez2BQse0rmU2MWL/t+dR1p5bP1VUtOlG6dkUQnzEz5Q0sMGalMmuVxbIfJ/6c IEvh/tseEPno/h8ZMqhnmnLCYZugbmA92ZfsGdZOS6LpHsGU0IR4/gi8EK/9b2rR700zvI/A95p3 KIQq4KfggwmOplFkKkVpzXUNPKpsNzdkMwjhu5j6fzJtl8OQmgb0bLE2++P6WHa8mPzk+ilALnHY 8+q/oey3DkXVSuExCFXHANa2yxdreF52voGmWFydRO/yJzk9jv4cZVl7lpGYeuUwn62SXWf2caMu W3Jvr/OfQCojr3IWF5ZZmLzi4hivSuzp89V6VSLavcystA23qojRUX1VnSz/+sdVQL7miEpWFYUH 4YLGoexFUWNthMq4jHyTHgZ9pwrXNMU2dEMeuZ10hmaWfyLSYqF95V3yumtSskaHLUneXX4v+nps TcNLcTzKLsq412WzzOEf+Sv4N+BUmLdW0FYTNJwCMKuzfNhwOSq9RI7VArSLYwNCD3ks1bJBjoYm mZ170u76lWSquyQ8tzm6+tbjnIicSFOStZXsVpWW7cCBuklDqHRJ9e1HT2yQgEIONi8rPhhVBduH DaTIj0d2vLTF0PhovD7/4gees0a7g1OI5fiV6pA+CsS/E4r17lDSh+A3KAcrxTBqtdkBpY3bnjaP MqmZMsljYMpbOYiZl9TogNNlkuLgIuEzyAguSqxLAb9ACEgkATLDrY+5Ub2ZE3VcrgNbXcUH48rJ 592uzeGKLuSug51rIFIah8/LJhClQn0aKHUxyPiblj5mI/gns2qmrYWaXBHvHf3JLUsHR9UIT6fi KHG0BeAkGMsYAca/BFLZPb+YGoEiSfhONZbQ0NFHPJBgqLxcE5BA/8sU5BkqGoTjsLgnxMEcO98Z YqapXJEVe4ka6xb1Bvv+aEGZh+I1dJjQK0v/GrH4LqRwdp30hrfoFCDtwwtR3LMod/2o0JyruRja cXSa9wRpqMPDPQDFzaE8eEQJSk1SBvul6ERHFnbsAHwv7T5UMc83WmVwa+HDUjn+RDNKEY8YVXrj dmnr+yI7qQFeqE67oWsknnJhnqSuCN6eeqOw/502OHgL3f+AKuEyGiC2rBuAMArFXpGfdOBjxgQs kQOq/TAUBUPxo+FcMCnzj+bCLech3xUg+2FqoGx3P6BdRbtnTrKriCpjpVUC4aeHcMJhiDjjEL3s SeU6yULUS+40mAMPWth1D6Ksgy4jhDr/gOQaX2IlqJdjRgkxQyj5bq5VUi5g4AQIUTilCYY+RMku rpv+5jICoypQTLs5bvwqkfa3huZip0OuaqxetxeEl3Xz0YJcd1OD/QJvdzTv6PgrAgahPUine+MW BDLv1Af/Zthb0KzlUG6fX1/Zw5EW521wr+Bt5bEaSvOHJ3osPnxPs3xfr5qRdIPS1SRweiNGGlgy iRBXdOEbZjTRCEz+86JWcpLjaBiDzo6fS5tUH5PqzF/TXFnZxreqmQPd4njxZ84Tpf+lNg23eDBS CAEyJ5MWvM4KszpeC99GFAC4Jkd1m0KZeMU8OZWVgRANWJLA+2cQ1OzJINdeWhn1L7/Yn0z0feTF nHMRzoiq2JkZD/3wtdJg4147Zps/k03DTk33eG4Qy4qwQhxRNImn6d86t8DaDVcgfb21u7Qvd94E Gv6x1EkSnnJEqyzy175MpFUnkKq4gUY+23ngqpgJTNdN6CCs545YvnoQBM/iKU/xjmSKF5qumR83 Jz4J86RCrQhyBTrNYa4UAc16AYgPJj5vSQn81PYkcqWGtbe+g8M0k9n0ZWZCKfcab1hiqEliHuCm KLq9dfuzE6iPeHxPqoHI/v7O3GIQ4iZV39Ajg0HMNPp69DV/RkEZ7zvY0uFR/qAJiKaEqxpgAo8V pGgyP2tgyA9/pF2lml4l2dNXD7vLZlIjooPFDFXpADM9XqmGFuk0wt2QG1yBNdlnDza7QKJDRW8N cMtkvHuUkaJ+a5YUg6BoQb70YOkPPF38w12BhhixOhIneRJTs+fxKTq7xFkS3jyOvRzpte4hy61g Sh6Q42mi8f7CXXhL8/tlqSGtSVpEX+5+Bfq3OpGvlktILz/rJ1tSt/wso3/7IcoRWOlwe1ooMNzw kr0We0LCGRHJBm/c0VXBQbLSgN3akIeuWCYXWpCVD+ZCC4Wn0pCaDrn8TbcFsLMzHDZtdmn2DaKd dRQarlEHxLveeotU3Ak8imAP80FYO2p/NDeTLZ1lUU7R+XGqaBjiZU84OZulcKGSoElelONs8uJ0 jN/c+5P7oqDk5J1MbxLMOwXZEfzFj0rYt1kjbejWDH6QY3STEORzpSajtscGVJBCGGsrVIHxt5CE FXymHVHdsqxmeWByl+XMoKL+OfWhxrfMD0kIvS08WSeUUUArQA1g9we8l1uTjfxuBEvpZBWe4XWZ RXsgBzCoLVPoTxsPnH1bd0L4WPNUTJSBe59w+yk0Yn48isMi7WICiNRXJUfPbxIIEyNCPV3neEx+ zGZd6WDHk+NfmNhjVDib8jqBqA9QmvxEhXosLXkqXQSo1rIxBBH3Qd2cgDVJcTSipggl2JvE6fMQ 0sMnQEW7lAtRJHI5PsClTCC/Kyw2D01ALw0Rh0gDeHUQWNZvK0z5AP9SvDm1pPcK5pUKCayHXn11 27m7rHKixZfURLFiH6/BW7ajj37SV+Lty2FmOQIAVNHynNDiaYNV33NFT/uy8OJAcJ6Uzd1JPif5 CQe6qQTG/hkL0WUnXI3Gh+MoyuBPAzxIwfDKoX3wOaPlwo+f2rMJl3mnmr9Y3STW916ag07wTMYf 9HgDCBBGCcz9I896wqHEsib1/82wBg39E0uplGz55dJKcgrXp6axG+F0IqFog9NSZCfuX7KZrfoO 6jE7J7qkxqEdNZWp5NNkHg9J8CMu1LiCzMazfmh/ui16JprvcuP6T4xWfpraRiDYcHZuDUqfKvxw ieFTc1Fp9+iXMH1H6olMlS+CEUNz4L9Eqo6QnrkCYj3ha/+EVgnfnOje2ddnYuQ32M8ldVT6mpBb S4xYvVemi0AFVfe75aLAP6wBki6IglquD58NOUFgDsKoEKPjp67ARJPlgASeMmBNvvUveo0DrLuU RDr4tFFqsNK0jd+OgHdIO+zhNoaL73eBKkmuJaIWtuds3gx/oD7NrDTRcKs1Ete0y6eIxpIGY04h OCA+BV2r+tx/e92+qvpIL+S1F0Ml1TBtWQqtJZkAhPmOjEDS0DhxO3IjLjiu9i0U5beIQOTaabMA dTyGr0LxOP+MBN60TklNBNF/GHdPuIlDvt1JAaD+dIGTgIiO/pCXpRxMxctUz+xjFAoqmUj1oUdn HP3Kn2628f83aCyVbPsusWhKxMp9fk7+T3BcvXc3h62/TbKxuu2Mo7ohAkxtHmaxOXHVjqvuFr3f zCam4KmshV0S9NiR3i8NyTKQ6KFko6JMEtlnle6t3QawT8VZxjvl56dEhElrj+D3ibLLCD8xsM/Q eXLYXaE0nTYwCxnN7IZ3gn9LQhw40K8JC6kCwUiBF2tw7ZU61Mqhuo2Fmf1zfdFtnJ7Bkfz7+f3l eczOJ3oL2EmZDFkVe4pGVtaam1XDa/H3eHBkIRnd/aF2txG+ramPfeF4IVlhc1F/4nEJh6rlUtqT KJ7k9lt4JHXQqGihzmevu8Z5zePZ0nu7ZNWNDsUHT/XminaJhFT2zHR+LLhj2JXu7de8IOUc5ivN 5JmoyJIpofwPjXVBjxKFnwoaVAUDingrPCQKGe6xX3LUeUnpGnk6G9mMj/a0OHjSU8HOErF8gF8m 6qC4QzkhjByg9a9z5tifwK5GuNGE7OduOc3YazrbsRxZSSwUq2EZXXdzGPC/NzRmhb+z/jPVHkkp CNVajB29grqk3E0q4f72zQXyS5ah4Jd0X77vdD3A35CLVBxDzOt1Ru8UIL+GdklpWpnCc5ZRbQ5Y H7warEn+reAg2xv9wl2yPsqDzftDo+aIaJJAYKH6F4l/F9mR4JJN5LdccNPS0iwftUCxfEBKxlZj grwXMd3wrpy6Evh2pS6TzWIoqmWBucpOHwwYD02zN9asX4ulUulQGd5ufiYMDHlcYMi7EZsVoOTG 3ZBZxvEaVWetx/BS7sLIpC5meUD6BQovJOgv6ywfp7/NwPjO8Myx04pmC1e8ozimGIVtNKHW80mp kqmdrxqxsei6zGeRVU9giEkECMwbGV4qH7fYfebRjQjy/A8EXrnWY7Jli4hZVs8mwuZQ1+lFzO3X ytOAjEajcaH3OwXvr9bMm81w+Z1rntrUdsYwSiqzMiqEEF0oCChk9AO1nuXCAZ+q7ojA3aCl0Zxc rwRE7flcz9/bjBDfyVRkd0Ng0s8yLm0pcI53nIkGCGy1fXzaeAdZhNJROuKMV9HoaiIr6kqU1evX C7fQBD0KJK7eNIw8W77QeYIspZRc/s+bRbPHRTwVSFvE+zqh7hQ+4DiHKfijo7YMIxSvJjcBN1fM uoq+sresOkXvRaT11UOqhVeQxnkU79FBXxYHQ40embFU/wrq5omooIWujHo5LKfqoK8F4kk+UqOH FcijD9oPvFBBrlHHf0K9V4v+s5uDv9g4eSvtAgZBxMxL+wC3+CigqJivQ9gA6uGoKv1WO2Dfe8FX tHL3ggbSwNLfRdTdyVTbsOLKxw718SRO4YTEOl/vC0Hh8xN60yj3Byf79PYW28e/lBEOanjhaoQo HFojDuwiT5t3KLCZd3zBe1wvvDaY2HVV54oNBK7lnmIH1IeVaNJEy/Q3zPqYq4rZbUNGzmgO2XaP Omew8dDzDpcYIoquJhSPKbF7IgjWXFNLscwZBXT/8UBtOlEtWA63EHjxur63g2HggyS/N2AxHtLt TziT2C0eObI1A1xP2xAW7WElgM4QDUC399kPKb3mq9YJFq2SpbulGr1TM/eSVHtlCQH6V8U7XMfp hrqT/P9UBU1xxLLGls5jWtwon70Im4i+C5D/OzXsQq8MvUdmfBXG9gS/g9mIFWJrqOOQwzKpWQag hkUl44stVdyhe9bgRpTIXMmZM/3ciVaMvYhEV0oNTwxsASK1yfhqHs9H44E82wza0ho+YIIyeRwC UX5ufg1tOzUEP6lX0WGfJo6YD0qZlsFseCLxVNSy1s4h3+6y+Up3Ekgcfdkspz9cIgxlPsb13OXQ CA0OzZTzBVoWwh/TXJgbaue+Des/ckX3pODmEO41DdJJSVhUJxfChfsSMqGRKCPXAw6CTkDQ7y58 CJI5mX6QpTxsZeE77E9aLFhxRFCTps8Yw4RnL/OnJ6jI81kRO6ZkBJLBtnA1JQl2SifD8h2QIGU+ Adsms3ucZFZGYtGVrOyHy/p2JGUmAgqYl5rmllLctOpD8vzseuFX8Em0oT92CxvdNu5rNgSvz5ca V/cdyHZ8SGKN0GFHC0Dq1P1BpLFZRNNtwNnXCTTilNhW4XtSQWPg11AJOulCfDNiiP3XwviUwYlN RrlVoi64Ugom68lvGGYJJAAJYmEwii3Xy+JBt7Rt7pneKOiR+JB34Kgfj8wFveZQ4pUdzFQNaaas 1Zp4egxGwzyga7yPiEvJZpniS2sNwSN7TzqLmgoravr6pdJiRW7NzEzEekJqM9VbtwvNcwJyVPdb BHjBlsulB2V0aHS7YAxVDnofcpHihrfUQfcIyQByCipE3cxL7b3XOux3gD89/e/+pOI0nk00AfpJ H7MW22pscxKGTSiW1uLItOa6kkLcwmwyZimLsssVevMMdtUGaykKbg+33+S6zTYRlm0374sqOO6K V/1j2ibjp8aM5mCHUie+6bMLSbMXbPMspM2dI7n0O9LLw6UUuWNPR9r5q+bqpMp283SsqeoUeuhW R3lTOyvGpRee9sAxR/7c0Jz7pIhIZ8sNDtk5PLOS9AS/nYenulz8hKOMARSq3Tu71CgtZq3p69JK 87Pt8fej2BHxvQsNY/8QtkjXykeTB8bhW0aktD61myhzn7CYQp8/I+V4yxBg2AYQ5hoMjoRG/CtF 1yTVhRUdQm3ZH8d82H2xYCsGdoXoSHixZ2+9lk1xcIIOnl29BUcpNYhqe7vHtCQnkPCu9BTUt8ps XLCcC9+zTo0Ypg7pKQNu6y9z19VhepHuc6zglMdIqKnDrDRsH+Fu3pLulHHP4sgk/5bRwK3W2pQr ueN5WT8wVT/w0udHoL+UOKSgoOcoVeHMSm2JXgFykRmKM24DTZdCvbOgGQjVK5tjv7VIlKMdIV+N d2Y2VMXN5HnXqal0y/wrf9pnqMhOt4zjipcr6AjggP4E0SYcL5ohdgE0RTvpjc+qIAtGRItCFTfK zZWrLRc75z6Ee0XKM0rpAZpfKYC6Snx3m0jP7OmiX6x0U62K3kKIRyQq9Y90ET8/hzsMpa26MrKk ZVXjiYa9+cKDAxigt9Bo/rViTmeUzAgp94+axmX5MmMK7N8OUBiUnVv2sjP+wG5u08T1C9uW/FIZ o5LZmEqOgEkUuHtODrbpMEFdCHlFLHj6lkMHYZEMOVsh44E2n/eqhq3xNypT98FTG4MJ/qIgMvEU +wZmZwuhbQuqGS5KN8wXN2h0oyMWxb+4s7gVYeR6zROAnyGEA1pxfPaLpP95Tnrvj2oZAS0YN0o/ AmqGFMFfJF7oZCOO64kSgzyKMGlTRqWTTA7wMciobx2+beUkroUUkguvMC26gVQ38/uy4tibgaNZ h65HqT7VnkGu1NQ5qFM1tj8GD09hsNVaybqH21fOs9zfqdWLpfrn3L7brCdByq5D+93wiSgrGjLR rULe9+La26XPLGoh1WhxBxTT5/tzjlaRbAMAEdgfje+F1mmA0p+zUrZus43T8RePvYU+yOpV8nej 0zhikFYuDN4iTaarrLg/jk9FzhgG/G2h5fdY80KUNSlIGSw7mTUczs/ZpIQLLxrKQowZ/z9MdRg/ JPSWth/CpyKPmz4Nyg6Jb8AaMe48U0K2fY+IXOP/KdvCQnprXUMnjwHY4wHC5mDBRuLQD1TB9/hQ LvOeif91rQX1xnIsgmYR3FCT3eNaDWeOJ45DO7mULVpW2G7LF7bGG42PjgdeDDlTZiQyVZwjRqhk 2RNwuVnUGBfLEEiVMol67YL9jRgchPhtAjzUEPhpb1FEh2ZlepPvHisDggP/v3gDB0xPHMJazu5b FpRhqilL1ux7DIfWh9rhevVh/a6BzNf80Wh+vxoi25mfueysE1grG1wl488el5TKIeszN2GjFpDV Y/hJB5/XBK9QYSJzRs27S/QLezrIFU3UnrIQIaLTYxEnJy3bBjY6M6z3/d0NcsquvR+LTNTTYjcK NTVrJH8hmqccM3CUNZS+ib5qS5rzk+7GpO2r8SJGQ86Yf61beq8sqNL2AvL6Tv7pu6k75B/Wprh0 RbxOQqX7nfXxGbcPLmVU/mQAYFVwLM0tdNtHlQM37qRWR8M1ALgqnC2rVdo7G9OHpJsI1IKENU6v VY3BNioNjhk8hH5OEq0p91bAG5dOq1u16MMa6bsVLob3FIonWXgFCK5kQHnp1xHL1FvEEBWGOQHx 5xf47eyQeP4MDffLTntgFK/6/tGt2GjuK2LGga5LlmEs0wuqZ+96N+p/rJ9F+EmD939OBkcIy/lu XihEJfkAJX7C+t921jqGEySiW54XL6JNxvaSct5j209WB7TwcFqKTLUoPj7ZsJzRqTkBTLAskQX+ 9YPKJshVroZc4UirP1PWMwMZW3EndEfrXbAndPNnwFCA5o43sWRKs+5iQIyt1XYUEt9apZ6+liNZ A6/ITzzMX5hxxAU1I1bIMrdRgvZKabil2IvOw5A56d6pX5eVpVdljsWbxjEHOosjmNQ6s37KpjBv EwxJVpZPWhm7Go9+zExqzV7i/TaSjWvUVlp32HQ577cM34ULRl+fZELOHqcSpeKQ/T9b/ATe0Whi bnR4RTdWsYutfhZsbFis+VByIwbnhi5TacpcX2TYSWoFWmQsuWHNpvnCNuC8fhoLHcCS/P5mTN+H MFL3+k+GyROgGegrWeWfVCI9h86NoS1PoV+rV4XM+BuIAloJKtHdtD5id79WMPhO7omt8nCtB1vG +k4aGjkC6H0mFnaYeOBjDnQbP9hiN9kc+zaK8NnrOPK24KccN6ai6ru9WYdb0qkcdE3VtTItMiNN b/nAeZAUxHfabZKZUjcWi8SowLDeFu5aqVmwk2/jIu98QAr7rdEi+h3haTl997nIn0+MxdQZ1YXs CAd+5bZHtaN0wI9LXD6fhEcElk2CYL3Xcn1+Pt5FnhozCBVZG6A3p/F1NLWXob54xQsUynWh/H6m KDHV8Fv0yLs4OLB0kzyT0hYH00ShhkarQAoRzkQnlXOyT1sLZyatgprGFpQmH+RLqPGj80F7UQIO I0QNTnYlhrheAQaW8RMpFfMXRo9DRgiGrR5DcpsYVGVV7KNlar3kss+S+7pwy/9LxAD0/6rWvidb 8KX1Oc79yAWlOgYr4ysCZPEN1MsZC/qMI8RjClvn5SGX9JJic9G29do/+R2MBee5J5Gp0vP+1bQL TYGOber+MKrV3w9u5Bk6uMhqXo2oFK9LSOt/ViP0XOXluS4Ptm+/qhIQTByB5Bd31+q4Ez5cOKhY Q9hYR9iBFN0tNWgbAsxGFxQ4ZiucY0L2/n1HZYKlAcdiJk/Oo9lf4qQSJM+hCbEdMUdQvGNGHVmE 3NGrzPWfU0LAV2PufBHjFS/utxkYRu2cd6wVb5doJpHGusTgj5+WnAjjUot3SSznGhANE1HECmcK wljsSdFE0OBN41ZM4tnS9rd0BuBHQ3vkbAETPmxZ8jh2aq5xHIQbmuWTDdydSO7D/AEfKFb0Cd9w SyAgFApuo8cacYSrAuwhoUM768q/ezLyBYqsX5Ok2wcZiJxTHVJzzxEUpO67PatbTO/d0IWezAGW 1ebXRd8wEtK19AbizGLva+Z4TW/CbAiC+6xy80DcEygJK9dRrITWbnL3nJ8/AQZ5Cwi+U8e990T5 7mQd8lED0U/7f9Zu7C4g63xuDlaqSms0xh5TIgJltKS/oPppn0C3tfO2e/1vi8vKhz6QWJgF8IqO TCs76oFE7Xw3b18BHIChrgq6583/ECYC7DF7wd6ZUN+SDcZKnuSr4L3ytqI9byelaaUF5g7UdnOj k6jZ2kmILqCeVy/sjfO4R4DDEhQuig7r3PpxT8xeftlDAzn8RMp6GQ9L+tG66zT6UgD7CiKq/CDq 4SCSvMShN/0QWWc5IBadsR0BlItuvlXsL7pb2PFar2zxsUyfNS4LeACXf2ptmqas8c563Ve2uYuo gHD3WXyvfKiK1uRrMkPGV00/Gn+lfiiAbEmllDPiwJxV2d+C430UECl1CxslqVHuU2Jhosi8Oy4O cjKivkeh0IuFzmHRor7C98i9uJgcQbXC4Fkng/tJe7mwYo222QX4OGsGdSSAWZh3IJsEZI24tpRJ Fk3uiKtJIG8FlXwIJrjYSMXmo2JXvSC+P1+pgOSg5/BRqofVr4JZdgxer2pD20rtB9YZM/ED6rlG ZLyNlhBQe47edbmaSjJ5Nyp8ABXxahVvgbvuTVHPZwXcnhtvHFUoL2EtZkL3QkKHBiWhRcr9ih8H aK8N18DCrIUrDNrGyDsNf6wSH72TV6AACtNaX4Pkdla4E9930U6IEC5n88P9T2NOHMdA0RhJ66Ui 3LCxVmKqAPG3sZsHA673v1QvnX1ft4lRcNeRx3HTtHAvkrEX2dV8enL3yHZ9sPD4OO3xhmFhhw9T 8IIUhdUcUlA6o7Ln2ojH1hJmGa149Igq8T3f1EHez506AdP0nEUDjmXT/zbmGSUAJualg4KhNWEN m2HhWw4SnR/5r3/Rtwcfgi27Y9qW2DagZnYkfSzQGmA5IKb8laviL6A9dTwn2wcYxBJg+cqtdRaI tUOaYlICk9nyCvJlzG3IfJFZzEXZ5A3Wcmi6Ng+oOLxqYuBIST1q1hz2qZrLVWdTM7sDrnIgVxTW cWJpPx4w4qub26kDL6PdHoH0iFucoDQJPqappyhJ9gs9kqsg9QL6P+UPWRCQl3ekpii6puEQ7gae 9INNVA/4eQzPlSzB5u8CrKqiGuI1VjAV2aFbRZq3Ui54z2VdmNUmYrTWMmVhKuGPy4kXh9JcEqCU bANeX41hvICr46GVQWJ5nExPIgdGW20I67UWqDDD2wI6odwDJQCDNXpi6AZ1bCTW7XrQdAyXfJxC xczqOUXAbrD80XO7Yg28pvtdw7R217J4RzJQPftrVV2OpVCBNiihodb/O1cPOSsrJDxE5fXbyUqv X/gI2hVFdFU2ALHTLR/izAKZ3q64GyMhg8kFu5Ch7/Fiv3Iwult8XOAvldrusuJqBX6mbt2ZKpfO e5UhiTl6lik9lvFNOgStIwga013Y/HPcCRlvuL+/XWtr+a91Z4zqZoK9X3RqzrS8t82r+MqmpQPP aM+GXbhkzn0W7xHJ6EhbPQk4eltuXIPNbuSxE9n11afgKc6LcvTCc0DDMEmh3WqezIGZuCCqDLf/ 8n+cwQKM0kXIM+EV+HkutdHA1PmwuOk11zlkdbCxE8hMgiKMxTDrBj9SSV+X9ZqerpLqDbJuh2tf btwZ+Uyxs9okBTdfx+9cEhVIb6XT0cbH+Ys8mE2kr+uFdfMhe2I5KZCks40/iM/917WeIwFhicpQ oNXi2wu0Ox2wYTPGxZvLpVCHaKa2TvLqcMAqV//fS84PauUURBb4veVYaKvN5cRwlWMaB/pkLGRr Kc/YHMeULPA953X8P9njvSf7ba9fGRayj+86fxCUJ2TTgjuahoTci8aMPShBcIUOCwSn4+pTyWvh yqYQ8qHr+ntkdPwUuKMI5lmE/7TFqHLM+WMZNDcb1s10t43soJbCuX0HjvaQs5RijC1PFZyOl/BA JWB9+D1nWMevXBNrcFArD+Qf4K/M2LCyYA/riAUN9Yrsxk6V2UlUzJBGOVj0+3zFSvi9gknGu8cx 9SMhs5kjH0zc91Lxx4VYO0GgF2LChQvEolMGxBgRzsTdu0U9Fj5/kCnDfrNor3MukaXQxIxugNiu qwAaaZUY+H35BcTR4yyMrdlc2AgRfhPs3z8TfIkHz4oLuZz+0gZjxcdk+ikaw7+k8h8KpxBRX8xH FmuzuOf2EOnVdrdyYB05pG1vwuZ+0n6Z3wqZX5kTcr8woIPkTnV9tvhB+y9QZH5XL/G9U0taW/y9 3Bc5BeVvOFu8aHJbjVqt3+x07+r4n90m/KLleliD1u/P0F8Mz353T4Zkit3SQaRfpKDPAMfxWu2O cwRZlEAV+t9voIVQgtsqdJtEGPzh0QrKOmIxUn+jHczK/CpWGSwAvsgkuxavoWGjGbSg/wiOLE/Z Yz+ioP5w9ys4E5ANZ/zcghKykcCG1L9WK0opAnpSjSki8zIquysZUHC2LIQ6s/la2hUJ7PM6+/UK AMOECkX2pVLZ/e6Ga661Kqu38Va3PRo8oEbRrt/mWaslwumkrlhTjZOmgisjzzZHqHRDJuIZDAae gyND0k29CcSAlS7hsNZwFENvpuwVrXX9vDMg/1uW9nJqfcDQM29bNMVX4MJ+uxVCgHuFFU+jEqJr aHEbn304l7jRZjhQUYGJbWBIGvWHsenEQZDBQ9dFFZZeGr09ag19wGrClrkF+U9lpiwXT3lWhCZs UPe0M3sxZmgPi1FI6EJTbfuv2lu0TSlfb4gZho7nOpvZRwZWMri3rtDktTj4anYRH8323LoWx9D2 MQ/Yz8du8SSJvnz8iZfRe55XMNGn/Tor3i/aHGpXo5SQmLAqeqtITvsNZbCZVF+fbn/UXKZvpS6R oK8G09eIw7W28zsLnP3ElT4YZ1YjfWWLatPtQbo2QDvzlYkQcErOIX2x0VnI8+NBeu2KvMYY89vn cVDB6Ttr6n1Mn6ZTRANxxW78xYg9ZefaYqgABEjER8DNvldDOyIoEXcDE3x9EUxM2QCqQkoSE+et ByukzAA3ifcvPUjxAuz5e6HQSjodeKlEO4B3pr+16/J/3s6Nn5wj7FPImImXIw0EsnWPRJFE/axQ A+tFHxHCnHv5iZ3zPFiTMuKUj6kX/YHlhtFQUo2kR5AKcDgKTPQfJg+4hT1ie+qb0/Wl+L01AYz8 MLOAawdQ3ywXvY+IBjNckPqp8v8LvPU8ASkm2Z1uIuM3tva9bDnOTpv5ArpVEzTjwj3qAWHlewhZ ACNnbKCZouroVw8nv10xh4DnVY+ihuUSyIldhBcOLsU1SKSRofhRZRFd7zeBd8WEz/+pY6D3aqze ioSEwd3vxsvGrYb6iLb+m6sA38/EbfcjnWrjBrvqD2cz4/oHmFBKT9t6CcJx1YMRatVIUE7vpQ4f DPaGOdQ+s4lRFILd12GUfLbzA1nzdO8Ye4twhLM6wm6efKk8w4rCiTGg615XRkr3QOSRlBbPzxEN w+cAiEBwKCSbgdQAjruqsGOeMYZxZXTbDwxlPqrje47He+DvnWd8wRnZgVrfi7juugOfaxrzyj3h RJNZI/slMEKGk1ae0a71zLTMK+0bOitLl6iKzcl7LI0IaaS4zphNlrq3T9VvtaIMiJPJAkcjGuch QpsQHeALQ8gKtwlUrjA78XHlgpYQmNRC0TaXOHncH3Bafn1/c+RhIcT0xNPyTYPth/T9RzsPhTTk 0tD3SwoQJYvcX4uW+Qj0h9hDcU3ekVeilq1l/AUeiNjwXbCgOl1RNMVpTTd3G2VJXo+1bqNpNAZh 0RUEOxPi0pZWVLGxFkvnZ1L8lxmq6m681IRgeq6fXuGDDtst8euQUEycY0yJP/eLObm9c3b34OUX 67WLwEXZZByNWaIqBuogjSepwY71Y0E6IVwpzqCFKsYUHFy0kff/KOEcFtSrCxHEUC0fxA4mT1PB Ig/3U66ud4HZwV+z6KorZ+WUNi1gcK4knnUmIlD4aY8ERucIZ6SZ1CJR66EuMn0YZEfhPSmaX94j aprjGjfwZS+Iedqtw638jZNNi75kdRHE0JUQxyXJlfv/dZUwzIgZB30ZHGW73fObnE002qlrtl+s bMsQBav/bh90qw6+ghDsueKr4wcKl0FICEkkCKeGa5lXguvEKazpCa7EPm+T/7HETeGT5lM9otAJ ZRfZwID4CWarqNQNj/R4JJp1GGFSVPAqXoATkoOyYIcP8k3oCFJzv9X/uQ0Y29SE+ZPbp6Ke+SWb 46pUj5OLfig/eaBLRzm9Aml4kHxM5/t72TuTQ0CTHJJSzqHVy5vPL++w6XEEwS5ei9zAFLpnMrXs 83FGPskCl4PE08FPb7I+xafxcTEAjtIlvQNysfr5EzMT9i1tyRaknKjYsqYx0przhPVO1oEuW3XG fiAJIr6SwXw8B1UmTnGRYiFBmG7+F0d9I+y8riU7T1S47JKfs4nMTmyHDFTMKWyAHVIrpogoa/7s KxQe0MTqCBngzNIuqSem2iNdadAJa0+TnGEe5ghIEhl2um1MdjTybnI1wvSy/Nm7GCh5bzJz1Rnb AEDvV+wNvGfucAtDbBW4MQukSpQIIa5KiBhhF+IXYRC8QAKg+HR8QFJmPOlJBfaZmXGO6W+Ai/RK miwebqlIK49KdlxqRdNSkY+9VXhkMvHFQdDE8/06cTBE1WIeUlYLUkVG5IVhDJltttK7wSAAmvC4 o49nZdOEQKlC5dR/IiZywjgJt7uMH7HnAQclzx6+zHTvGEZlItcTM+DIn+HEbT8IamPpYuCEHr8J CqbwId1+TmTRwUq8tRzwdF994qdp9Xp9OUuoFJ9mmmOk+Hf1QQwEy/5caRxwphlV5iLW4XxOfV6Q PBTnrrLefGB2XJR5FcrT7MQmJmlhrA46QGBSnIiTfIqSiQSV269cVaW287jBkYTsQit2ALYLXRLZ NiqIVP/OthiMrW+o4eXcp3yxkXArdORKb3h7l9SuAcbiYgPNrn1PAJENZAQlfjSVYipvpU4YoNrK 5Kflb/Pta+Hs6RGCkQ3onrhQ3IKZB5iKFvPtmO84EizAgbFPG6yX9AQ4ReeZMfrEBYmr+PRMqml4 sk4lk65GVBKj1BwbJGxHuXZosLi8g4Vj51qqFWpt8YTGPa9bPvKSspuptWA8U4jTAt3Q7kumLXzK 5if1R4bR95SEWAGCDjmzk5n5JXn4zVpYBnYALLdsyRlNf2CejIDS9hmCraZBbfKxJfFAQMXIf1Ba ySkPWFrYl1h/QYIrNwcdf4l/VScgWwwab29yOmI/eF5wEk/TxaLTzbqtSHeX6ql67eix6szzbhvP h+X9ll1hzK10BipwwCasm0FZAxy0UADiYXHn5PBmuYEzKSVXccQlSL4jw8JsKuweheX3Eu9wYCrG LJJDOUyHWqqPHtjsOm0gFjbaOM2JWDiug4rZWx3DRqvpKEIRuoVJwWooR1h0dvbTRy+kimMEGwd5 L+/NO4WtXz3RtQZzlCDZ5rp6S4yl/7RBaqXRBBvPOYJNX9hHv4UcRNef1416xUkGF+6OvjusGuqR EZdADxONyRj7I6R+jDRkl+DFNWDAXwnaIgDmh0vx/H28NAHOrUKeM6+ACJIS/w9AWobdY/MLApL/ oRl9/qS4lsl8yfHxAPGi9wf9bFKDOLcuqHMJ4xFG4Y6WFBGudTjV3KQUORirGBcv7dLOeWSWAXjH SoomaxSuPngetcCzzJMbybD41JfBaB0luTg6ADwW0Ju0xad3LeIVISGW3ZKD9Ssr5evp4wTtq34Y peO8mwInl/r+LoIKivakyn3loUQ4v+rNl1DJ/b/tgp1AWyHTPNObTmO9Z9PYKWNM4dShGcah9FbZ Bz5MeJ6vFqv6V4QJOtP4inPNrzXhMxIokAKRThnClF8k9IvtpgfAHKkZOP23b/R8u0tWkgzMAlVe 1e+j+4pnKuKz88gbUqT2I4DevFpPUXYdt/E0Py1ex7KLzHDlILk99gVEWd1qTdMKWVyk9fsM57Oh VSG/bwzHDcoqoO06xACbNH/rJCwwcv55kJffEWf+30APGJTNStgkL9Ed0VNnvlPfsIb2ZEb/GGkk lflUV8jx4h1AFEecNHZ74k+Rxq2UnGcCL/AB+8X7cA4k5Ea2JyORgRKKDRmH5pK9t0a2m95eAVn/ yh7Yqn0jVEpW9fQjY2cybXG/tRzWkGJ7TmFCmJTkRHIFxx7zoXMDburAKbUyfFhvOiDlOVgGT/qe B9NnaI+oLnfzw1IrHwYESo4BSUH6w3TQfpZSa4x53fZZn8UGUvKc+iuCTJZj7T+wGVrUIaKvxAWJ 3aKWEhFqNdRFsrlMw+nXz3aJghUjzhbM8l2grm1wK7RDbs77a79DOb0y+a2r6mHF5fLxIRlvx9QN +LJTUbnJcC27T+fm4KbRSZY1NIU9sM2vE7CwuWA5aEbGYD0f4/j+32CdARmTAngG0+Yp1KMv3leq RtkEu3lq+27OvDQN7h2doh6yF6/qjFKkE55LxNiT88nCJIASEI4YSjaECKthiFckEDUn3CZ+b/EB RQ4m4D3qJnyaptSrHR+JYUTsd9bn6GIeWaHS+YT8avmdCsKfcVZLvp34An2V8yNT4OXV8GacX8y7 Vkcxetfh6aMvvuFvYny+j5SrlPf1UO7suKOG/ulT9pAz4gzOAFPdjHoYXVjuj5+IBiSAE1C2RmqU 161Q/DLBeDZA5yUjSCrGAYcq33nkmM7w4sUtLc4VGeAyHXyZEAGuBvbU0XgopbPx1IzvKX6Celi6 JoCCgVl5+ntbKLWJensXNkgXyZLddEZDEpivDvQobJeESvZEToa9F5/y15R7LLW8cVFgw+TQ3F24 ara9eSEAzqIIq5uOuPceWjbqp0Fz07NNMz7ey8ZRCBhZj9Y0g8RTkCMBRoqjISiFeeFW+gOxJue0 H2KmJNucokclyHWb34YXOtyaOeC2kXs+k4hFzt124I/n2EFAteWQJBuhHt9bXJ1CJKQeCRYeeB5H vQQNcZhTQbKhghJtXWHT0OuGklqli9DuxCEeUQgUh1dsZ5Ta54TZDV6wU0AgT/FPt2Rfxfwg2UXB McCWIJvoUmDi8xfDL45P/3oIbPQWuRuGOVS2M2upRp+uASc8HkhzG0aardvevmB2y4kOEIKlNexa cPV/s0XNHt5qxFbyVodYrVTcqHsoVxXpd0L4hq+Q+KS2U8wMookV+6d0EIWTytay2/DJoyUHFyWL 6WzMk/NqiiwHiXbS02evljuzbFQWrQ/EgBJpkhewfPluJU8umm72GJCuDptzdPqtaByKRzcDa3Xg usdx2Lz+7p96WaBuSgyyJ/jf0bGCX6/9zSpP1nOtupBGdnwst3bywfmD7s5TbofU0jrUi43vwboA m6HALZilA9DQu4oIePYXTAMcFlB8jMQ+QhS7T//Sf6G6K/C4mW3SjYywA2Lk+BvENLufovednDVh ZsiUfNM/uXTXDWlLTja7Z384YcVRtt7oQXs4OxCUxj81hSjNV/NFkcRudBHG/P9zy0PPWJ8DnWXY 52ya1VOs+kPZNBaClr9y/ShbsZZfkAxnWL31QgrodpYaSYaDSxH3mMxkjS5zGdlKIcOlixYmWvmQ YftH1P6/cu6PYMJlA7sv76EcFlQ9qhUtxDcaBZHfoarR5Hpt6Er0m4FsZyCEkHvKjB/7Jx2xWliD c2tHcBUSjJKS16827k6Fii2CH+AoDf6Th4LPWEADKebNXVoSDk7Y9T81pGJ/oKG4nFLGx+SI+M3X tQZGVyuOauRK1YwchrrBlT6UCiJmDxFAdJyF/Poyl+lOc0jObMttdfwbzfkWRGLxzD0+aRhgpQ7y O6dphXVcwvOtyM0RtUiKrF9xjmtQSt4xg4eOTJJGm/QvZe8fdyag1kEh7JJdj0uBg9zoiegrHgXH 9m+6bHGVGZnXXt+aMbg99XxUgQncYIQU46vLWCm10F+I3UXU85HoFhHzj1YCvwGpVYZ8QIIMszNH t57RPDnxECGrlCiNWXY1xAkUKMI57vDfx2UAuXmoMPg2qa/VKmdvRBfDewEwAP6U7Qqwn/NUb+4d J7BYo5sf/i8RI3pF0QgA19e/E6SGAiyj6T+Ogs6MzGsq66z4/Pb+VcvCi/DM/s5/MXGlEVx+fxmD 2iQ6pH3eF/GXBeR2tQttA7SGNcgbG5B23VcfYdv38tyFAvuAlzaH/f2STkdtl/aWd8DRbQJNSNBh FJ5MMK39TWg1UH5cG8WBVB/kN5MOid2dQNmlEZ5MGeK+VKa9reN6f9sEE+xMRgQXbPAxSQ+Asjfg WL5nz0Ajav2/olszPEYstHZrQc/VDqXbN1Of1pDiCXC1lDpnySgGcBGEMZrQXPa2UF/ubyehFdRb YyGLaOwVozucYLCVDw4CVRuBUOwR0KMWiZW26HjbtIDO5io01ixlrRoDv1rhMXkXVtyyDx+MAs4F sYSEa6946sSRgul/c6blnuUjeXuPTmVXnTkb1Zaiis2ZW89Z4eKLq3OYWuMYCh8DQz2bph5XJ6IF pM13YlM5OSYI2Htd3Ma4P61bOwHMx3mEzApeCWfkhLQ2zKFUQ0M2SyHEIXEY746+L93AwXW2gMIz ORNVTbQLBEYbmddlkoM1zODmpPu3sR8zcPm3/E2dtiR6tOTslWJNdIVz/xdtmMWB8wvurZR0rX2p G3BiBgH3sNcZRo8C6u7eijbLwdqezciyOWQDpnTUqAyLJKElvT4g4mRNOY7NZB0tHU7cdb4iE0JK Xg9Xrt4AjdsBKVhQwjJXbREKHMzE1N4GB8AUwmQpkV7L5j4oVUteJfgj/wDsc80qlo/Wlc6E+AJY eskTf5+0+aRsiDlittSSQAsDq/POI7+F9gnWSTs2VUXcmTnhxlbQq571hpASEpEWSOZBZJ5QkmI6 CMOB5NVgO/RZE4wP/HFSVMvMONhidCju1PKCKHkyBxxz7QWq8tDIVUMBjXLAIxuI9ul3Iq1NubN1 cd8b53tSctOyh/o5k92HDvPwL7QvWYZYnGtd/cbzsBZQfllZYMGphVxoHKv4oxQAuyC1rzdj9yyM MYZmYlj3GH4MnOD8/A7Lf9CROZ6P5rzMKnLL2idC1XqeET6GARTqlhIXS2u0bMN+EZlKGqSRRm5H IfxUURJlB8gAQAZ86Um1v6dIPdF9tIA89UgVA9RnQ25IPuUk8gWlc1bEUfs3VGoe5/qKVM88l8vp yVP7j+KP53klGWlJsKDRJxHrfeWAECHlXwJ3SgtYC187WiEumpNyKeSylNXroI7GykwJBZeNXhMw Nr2mgiDLQNbQ30Xptvo5Pf0CJ21fKWWLEtDiT0kCbsDeWnbekCcgqoxqUPeGUWSWEoI042kyZhgN l8lh2FgOXg4SiaYNRaCygBsGi/BSInzU93ID+w4F5O6cIFzzVAK7FJsjBl8IibRj9Cs42juCW5KC cOv8mkmVt70fK/fhxGJo11JEoJJLk2v967LqOeREp7tFwf9LNwwm5ryIxAYqDQoX++rYnnwDD7Sr 0H6DYeEmcLHWUrjNQ6CAE0zjNFK2PGiZbd3hzQrjoUQKmNIfUEGvvpT9YUN7TnlnSooRp5bd/uaY oqTljEgZNremef8u8GIqC07WyOxNLZyzkiZWPmI+HPogtCoR5C3apgf9LLfyhvxU5EfW32iN35WC JQubcKNiWt9pDUnWQxyxySpMScy/5DfbObvxsVl27DQklrozfuXRSmr7BCxqoOHmfGrrJ9JmzaYf JDaWTr8ZeMOMYrvlNOxN/TAGmtJFD3UkJFzsszo8qnk4OBayYZ9qT3fEDXObRu/bv4W4nVF3QyFM MdkKf14yltEbW+Qp45DPFmUdD5gNTlI82/5aO+Xhvq9WjHw9E0ZjG7ObWxa7M6yHu0uYWtJt+Zar JpW0pQ5ciAS3L9YWfNp6SiuO0CcRKghgLEHgEU5oEQCTwJ9zLrjhecDeQnKZ7icQa+rTKtCXJDK5 jArt5Yx2MS7QAIKYKGSsK9cgCzL0JAie6WI83OtLfbL6Gj1rk2rUSciHteEQTvjfeOyC9CvXmYKE 12r5tWijnqFrWubBxsRGlAmC5Lj6ytGykAWBT7/jgO8GqyCNHxbq7jOsVnrSnG+wPA1NqbHhFMUn PRJFcIb53Q9EjWvPe/BO+LdrBJ22DzlnrxQGeeOzM8FNyqMAOFsJO3F+p1IzpjS06HkCOFDM8E7Z DNoLMVyrV5u4R5Es714wpWBhey5hUrId0YtppKSQwaWxPAVEltxATyG+fB3RIln8GX+yuAGtRwHl iLrR8yUnM3D4q6hq+HwjdpvNGlbXTvdx0970gLnUKkyZSYO/C7J9l+s2IhTmHTJFr+ikpeenikRU NoqzbhxVDqjiAbATIBvbr31RjMqYQ7Ogqt5J0kVF84wfHIwJc8OzJfnSWukR1VRhRZePO8LHe6RS u4tOYL9274S3h7ZicME8qRLJ26fAVI4gk8apY1FbB1zs/x0o05pGVa0bz2Kaxy2NoPsoiDssXbNv cITDkaak0g4sCveOJXJPY63XzEFFyWGJJ3loICptjF3yZ7PcgTsYnyUYBiI1hnlVcvo9TONA90i+ DARMk41UL6TbTgJw7BBSXHkbxq2R7JjgYY4iT4gWU3slJYenUbTVZqB0T7h5v7Pf5MkRPkqeIUaq IOtGztWXA7Gy8/nWI10qIbSFq1ABJsyPJKvby2nj8DoJJsebDP8xzgoFAvctG3tmg4H8qEBtkMMx htbZuEJM8+71Cp7frbk4RQNJooYxLJYXL9gNugVpl5FM4k4FqDLVPxYXEBLzmBpCWjwd9Px3suei wr3yPNxxA1hoMxNPXVDsgcLNx4enArMMFkoIQtYXnQdy5taKSk4ciETcs//fvywybMokL3a9GQ11 xpt/Km9pMlkXrOrvKS3ZKwEdZWR/DQ7UwnRL7DNJ/tvv1kX4NNlTTy+oXjs4F0WbUouV3ZDMC5RC z1vj4axm7HJyias2CkkyneYpIHN/uHAfqk613wgHLWSp+Yw3WE9bqHCYYxQfSbz9XX3WmPmoHJ/z 0CsToV0bZSy2/VZ0PKENMSD858Bj4XRpMtTmSYrK2RukauUt9BS/OniMoi0/6ZSdI1ecV9KJpZ2L SLYKLaWfXg4tW3cChLo3rrhOtG2gCYHYKZsePkJa7htsqPs6/sw8cARO+bSmxYbNVdlk4iP1Euyo R2MD31M6+b+fR4vXJYhN6qaU2Ip2amhaOdorJz1g4vRf6pwk8dDRbNrf+Kw5OE8dRrH6HFpBFBy0 SoZOaRojMMURgiddSJruSU6f7edPhvs/U/9s3vPbZwynds2nVAr0PTx0fTB6H+pgV5EaG9ZkksK7 0p7Pr2O5myfXFc8/9vdAUaAJJSAZua8s4zF4oS1BvtJ0cCU73f+wmg5N/VTmGXHcvUACkHZ944gX 09F+fjhrSlL+jk824G0OQuku5t9LlCZAIHwj4D28AV7cbueTzEdONyoUvdp8LOiD8WRbvOsgsdZj 6DUQkCmDQp/3SQN8BqRc7Pots7YnJ8YHikLiSnI6ecP9zJfYZ/ErEQlFiDk+qQ/S8bl0hwETf3MW jdNPSXfBRwuUn2Vh1N0M7D9i+xk8koyfQmvHOasJaZTsXAAOK26+wDqk1jXSO6GqtZrlOD7KTwsL A36ZZHHQkgoGKCUsyLWK4XasB9rDJhg/nbQlMDPEHVDsWYfDcOG8TbFls21GoN4Y0hVpVxkRXR/Q 4PrTg08VGLMTtPjOoj8kUtJSRzwWuZ9uXxZ2Sr/FEEfj2JgRCFtErW8gTVOB+vZWfOFwXEi9AWUo O83AEgNtNKMsRbjQqp+k1VM309epQCQt3UwVKGkxOzgw/bGL8RvLxj3Xv+Htyo+AksWtE+GHIhN2 rCT68GHtqFPIjthvDjcigwc88Zg3GTisPruYaXBaJ5LhbHzpqQxSuWnCfF6rz8+AAP69ljoXBH3S XgmWZ4OOnjjCW9m8m5sffPeJNMNfexqHO2o3lQX9e7vDfM5Pkwjo8LHWyIzQX6RBX7EZ1XkHb3fP MHuDOxmdBQdr4PFd7LJVVNnZZF1qJU0yNulTRT7tcPNhkmkReXupApuWoZxx/S5GYwLrIu1ws8mT fNJuSHpMv9hP6QTf6vz4Gqy7k96CYb/ECGcJk6qodNLEDrIszzOWHZT42AW7V3dOaInbvQfp9ROK 1MesMwcmsHFFEeFcnYA5bS2KBnKQrNpfHyV0Y2FeZqRnMra7BN/yxx579+UpDSTP2ytht0GtluKg HrdWiZhJvuTeo8za2AfRRfitB5elxAtqCp7Cl+tONx0yF+B/toRB0uQdFLyApudJuxJoGmPMscgd SCXWL7hK9t3uSLPB08U+kR5xe0hshYO4C9n7eomo+CL+yGcjaRzdYlWdkGYq2+tttI+fyiWVG5dX 41H8H8A8hgTUgTgUV6RsUos+xyAMjOsXlc17AQo4ua/wFUac4hfgRbd8hTG1WlvNqKwME+TpxeKa JClAYT+YL+qdG93/RrmKdwrlLBssLsy42X377lwK++6z/uW8GEcX7IgL4VYhXn2RvVEyfvqceT4E ieZhXFZdZ0uPxTWd6iIZcVIhyHu45gZqtjSb5pqVRyhPWKUnxOC/IjjLD0iPlbz4JCy8ZNiX4KyQ +LyDnpnkt91c2di+k1zNWCavuVA2RgjaQ7SqKNAS/Uo4soyoshEaK/8KAeAVyU4QgJSJxlFt8TmX ezFlPo0WqbHK7gbqgiK8VoDq9RmMXZ4MThq6wHamqLL5kzmnw1s5y5fp8M+rurwYKcGuhhbKP2PA mJHh5bazrOk+2mg/+WbUArYKOsu1saACpX7vYKzQ0KIZi/6bGqdN64hslEfr92++dJOgCnB+w9U2 9rlpqD3VG4z0gqKONuKBcPSFjTXq2+m63qv5YaGX3bbEqKqCcrvnROP7kmHxei+ZN9O1tzit8C0v 4qLIJrOuVBUE3TM9tEMv3krTxpDV6ctczoXCVe+x3DvTfi2P3ghq7E/FQ6Jzb2pxV55WQQkYpmiq uGn3+TA8qhhtqgUDz/WMaCM7Ekeii0VzhFTSVNt+JaaKEY6riBqdiH+ZJg6orV6Q8oOk/4vL88JR bKRtst8si96H5oGIn5GFR+7loAlFbFs4NczJ2FlMYvn51ei9RTaCy15piQt7kF7kKx+dyV79/UB1 mMpQKWqmn8k+Bmvk+RorWK0MPq7aSU52YlkLKAE+rSf9NEzW9htFVS7FRXOihQotiyIyAACJExoH yjOX0d0px0fhFFFb7Q2tjg3YPQvpcfVWEQSzdB3ffDjf2cZVCOeY+Iv1Aog7c2ZBpB+EaMisnUQV LMaE3sxb9o6zHyNs74wHOJUY6yVNrio4kaHY9X1Vf2+cXmHn1jtgGl5oipw3xJC8itOlsn4be6i9 Di8sLyNa8cAkoUPvGPG5NqCrBSMyvEeD0IkqWvzovzi0Fx/IudemLbiepyE57wAZeA1sQ/cYtEdz Y9DHgoq5M+TCvGMOmykGeWOWWMOgCQJX5MD1JOiqbL9icDieThg00kTyPyCWvfktGg3LOUMAsnP4 f55FgkKJdQRnAVBNi/LinkVMlYmgayhaYbnBb6h92TiUUvObnpzBDyeOJyvHI59lfuTpN+7Zbr03 DyuHfj1ommU+LSpiSOG44KphZQo6PNQEHW7DQpyyhWM1ZKJvcZm5otRD3zg+33RlD42lQb/jXVM5 nxarhds2OfTzB90m8PCjfxsb7e4buVwELkeG2B4uf6f5EfaZaBsgk60gqibOiuD5OWKzXecEgZYs 57dury8YvrmT9ShSpD8b42yFRmyS41Y4sulDmSYbR0uPR9wibHEs7oeewDvl28+zOSEsq9V5F9Qy K1NbSs+LiTgdu9fyNMHJw8IVjD8MNmqUISrsMi/nJxcpNP+LQBNlKNMP1nbTgGGEMwFtbDsITN0o SPXDofhQsEnFZrGZ30WuoKZbViiDLXyHlsEmAQPqUrhDYzrxk2i8oSt+AkZad6viEQLwvJtD8xST 4stuwuMe+0kMEyWUPpjSIwfpXP5FNHLG44GwR0zWf7FHszks9zrkKDVr2GIvlvQmUJhEML1tyVf+ ArdWEOix9p/e+ATKoA8xEpDkNkrvB68kkc8ij3/2KfEZeAEM11znMBaBXiizQCHwkF5CJGQHrEpy E3cdpCxVqWLjuEnvdkpwrL3/cevF3JcA3n+sRxpjRpuTQ05UJOqXAujdfTpRx8sEyzGhzuz6MxK4 tPpqO6g2jnbEHm3DvWd++f7oP5GsTAZFsSnDjutbtK6+ymLc9lUOFF7EQwQ4cPpNXQ5LcOlgBkRI PBzCVWbriHFTMC/1hExK+qNeE2RzF5toSM+bbSoAfpIm6je8okuE+degp7XRpgOy0BGYYhddmQTK 1ww949xiaSKpb/ZH1wrVTL7G/ngNfHSLtORCjkImX7EUARzvvXK8mTZTylAFIcWt1NeN7Lk7vkLX ZjzSqGOkHf/oEehvH4dmT7KIP/A3MNJAD2bJ682FAbtRLKVJfsjVOeoUrXaXwklQW09bWdBhTZkV M1nAUiKzlVfjvcULWX664UAI1UV0esVt+tS26TdAXh4wh4SVOSyYh2420EBajiSpIIs6cibaWrlq //R4PTPWVrdsgsdKcSW3uPphIWYyUqn2MFoAKUfngbPuN85L3oHD1zBaR/4AaMIZS4vPNUTtswWh ZT1ID49sZUh1NnI9giYdTELyBXzNlvda9l/NOAhlMiU5raSYhrJ+2q8wlwmMZCQ5H2dAEwPTDRAd tx6xjcgM4aSusKs3d2IzdMERhVcJ6v400P1dae9dZ7eAotKGvM3CbpELjQSJML8x/uczoUv4mkw3 v6eZrjc8dwdqBKNzu5CXaNVPdtBs8mt6flo79+wHUOxd2uNLjL4MiOYulxV/SBzUgH3C9HS6ldLr 3l+h02qogmvx/3selTfqGRnbgxIig7cbi/N9ewJGlPgPug9PbT1BKCXKet3PlSdiJOqoOlvP33Xk eghjRkkQf+vup8NoK2jYWWeWlABmy9n/ft7CaDOmm0bn8u6pnE8uhbaos+Gm2SbURWJYDXR+Eb20 hGQuVWCapI3tuNZwmF/j7nA4Tp/IYMTeTyKRuLz95PCp9lYy3FTsKNf+U7ZWMOiten21CQoWdcX4 pKccnEW7SwpFYGaVSkyj8vtz4EUys7mqPVkk2lfsi7bsrfhnaKUGrUT9zKrDboawDqGv5J71S229 RYpXmnKNV0YhMedrCVTnscioz7ZjqcDtsmEq76n1ONCr3+u+yf45EHG0iGiy6XiOvrItm/TTRHt6 nuUz1BaHf+nsVKpaM7dBlj4qGZuBj76ifBjuwbhGTYK8CNdnNW3OKZivlPNrmNvQv8Oe4bMo29XT 06YzemfvAzC58QfWgitBDM6anoCT8wJzZ9DEJbksuEkFww9Iqh1OAFDaO8HqJOyE3OFy/AGBmxmn blGU5DNpLiQ6Pe+K3Bc6hcGLZS1Y61se4jMHmp7SQhmtwLTqH9y6wfZoxj7h/GGHgA0jeBifOgJe XOfuGg2t4aBWDnCq7pWmAw/d9UDM4ZPP/i1FW+G23k7A8dTkMJYf7LUc6uUjdNdUF76Y88lph+4y vIT0T8leLzonzjzCCv5RBYy6OM2OQHao8lgwR7VUP9ieF6aCy4zst1aUm+GGOqCxIjOLMtqVnkWJ 6XLCQzKO64RtKXsHhhQWmKpetLSswLuTyX+PNCmkQXhCwPkCuxwjwwLQy8UM9g/JL0a0eWuoJLzb bV61OCbyJtED6Xgdc+i6A83ydvcJURAMPFCO2VMzKwtVgG+KQdv0xezAi4rGt9FtRAbkQEOXHy9v IDiSindZBJ7AXd+iEV81SLVl0D6khR2ShdOQfGUYDys3xOKBCJQvXXO48IwkcrS8wtMjwSNVPh1w rWD12O2vRIUCrhiSAS4A8eVWDhRL8fon80Qv9AYzDcda08eVPGEtikh0Hg+7yxOSL9RXGIjEnn3M yKtu3ZuSHDalHf/jwbgH6cJo72lMdf2vLFmlronr0RFWLWKHCkEIwBqx9V/JXEMCa8dwqUL83wTC QrSPgfFk97RngdUSygF4KRxqhMFXknZwUuV/YtRRvg+Twy4UPytRQDBwMBelV7A9di85FFbHYEZD 9p3FEy19iMBpj588UbUqcuwp5HNLMdDs/wiBHw0T+oXOH9g/P78X8esXValULauZJ5zAPjsl1Eat qQdg3BENW0pM8cNwuOgcQ1ZYJm43Ynh55xhamANFITJDq55otxH82Ch1nno435YHFiP1h6Hnuznt qMlyGnT+S/cHf6e86RHb1EtxXvNci7iljneTzkrAMe9Cp0VZJKYkPJimP8uEMtV16G0fSptQ4mHb pIKDizb+IGAo4l2f+8UFKFFyE2IBzMWJhER5bKxxcKuhvNUu3p6AoLkzPJZMGV5Apge73aUXOY48 K3ZOOla/RHqZV1yBDSMPx1DsmWDALeWwhAdIoZ55rv+1kfkZEhsxC84MuUt07CMRFQjXiChVVn+6 kratPrJFSn0+5Y74h4ED5PXRzBir332fDWIqxP9ZB53O8tbi6J5GnRcAZyA/35qTrRXxTIDTT7vG 7SWI8TVFTsjtwOwfvxJZzEBC+JDRW9xTrmtjgGAbRfLzAnETjUQc0GQNXVQ6daPH4Bfq4KyDIjpx nXsnHtpsVjewlMBgn6FOf6iZFdPi4RA2VfyrzQij/pa9sGoyPbeFyUmExEsE77MWu0jQcVrruN4b vaIeJpVAih4ZQr5aPW66VHJqqLGrur9rQXZQugiLiUtLCT7lT30yO3L4rUUNxGLejmaTDoU3ec2B vVa/1mKi8Ron/SfHE6JIPCENfZ7kOMkcFhFtucGtYOn0HSp68idw/MG7j5l4qpYpOP+mrGTpT1ph fqZd7MAfNluPBc1JR2+slad0b08IarGbk9jTg4lVD7HHnWU+M3n+R5UMyCNyBPfeQHzcoIdUYRaE DxZY0+ZoooLBaNPYaWC6Cd4BPk9uF+SqWqQxVnY0j3ltELQPkCjqh/BMIqYbU9g9deiYNqP91ZEo bmWDiBASeV/pgnjl7lzxTyYTn1CZ2FXTOoPiD1IaTVcsTWGGVyU5BWvDQr90iHEVe+l5s0wxSWyO Bql2RyoZzJjP1t3QAUDhyHU9QE4vUip+dk87OzhFj4oAxL+hiTI8Wgf92q5IQlkSl7xsu3BRayaQ MfRlzKSWm002vpFF7WRqRCL1xpvw2pJFeEPYXQT6L+2MCV2kxe7kGMade4tMPNtAXYwdYtVbAT0+ T5Ohml0e/i2yJE/qceR2dbBhiTqDYwuIpYhLU6Yuk928iPlzHaw5TXtFIl8MsFnVccS/VwMeJR3V Ay0vc0qhcplKUCYvWUb76XUaWiaMg4YkbRR6RxkpnYu1kLabMPY1sOQ3oZWuoHE3j2nfHZc/FpGJ 2dF8/ovAW7xqNz0rdDmdZ6X0a9hJyX72Itq+w+Tw1WGf/iKHpA7w6obDwyWIZQhXXUpfG4g2lDTW UOiKOXFKXjEldKKb+9VgvUfDrLHb7E5PTTlc/WB3rTNUTBQ9KCX18v5j5Vbn/sQlvR1LGyih0HSC mFpjaGkNaqHnOYMmueYU2UU1omt1oLCcq/OiJAfpYeA5G193Nu4aE8K0QRPzyMLVnbZQGpLIQ5dG LdV+cfISipNK0JiSHrphXZDYWUrLLBIItkGa/e5N1qwm9YwkR1fVuvv5zBnK/jfVi0sw9l5x6PH2 LaMBrJmboeS+eKQoxf5hSoO8ZZBBuhsuMIEXRFOj35PPk4lUrxSUfFMKzn+Ed2T4Rp4fP6g48qzM 8hz3rxdKtnu4lGSqh3zVmdhvl8IpKYTHSAIw38NXB25Vl0+fqBTSaz6/q2nQgkERcD3jB9ClBdTr Acw5KvfY00cXKMZXqLzni//YMGVFVE7D0Xrsd+f/VOmJQBSsR+e59QADk8eR6kxDD5mBwB4jKThn 8NU3KwOW+ChtQoAEr6PgMVD4jjVm8nCElL8dnNqsO8D8CtXSLsghljQVt/LULntutL57pQz/QkIc Rmm3bzd82ccYjddXxexnk36TPIKxTmjJaKnwNVu8G2gD92mc3c9jlY3OHaW0QjpcO5kcazdDezqd LE3NXrhXKAzWOZLD5ROos8DULSM6LqHMKTzs61HQarx1v9DK90zox7nYzwFDg88py+wY3+ms8h7W G95wql4cHeb/mcK9JGy35MkCqXfcyyYMuGwwmIj3aqjEZsXV0y5TPRrDqtpX20C/iRUUJvlBgbpd dmAJoKqNcni7BsyPIBVu7GMTmKfRPZsZjRaEgeozK86HOqZkzKwUBxPHa0/evg47FojjzQDxFBvX HvOae2/nEPQRKULH+eU4vQRi8E9pVybuThxegTWXaWY7h1EZjHpcqeHWDPg99HvORuemoF8y+Qsl LQjxmCsgAoXFFIr86UmO4VeAEapfQwHyb18JVV0/JUxeOsz87RoiEAzhZcxHCngjEgJWZSnTYC7K SyJdYFlbAmD6fBIbPilpUX/4wezfwLHctPyPrw+q5pV39QJg4L3ODDpVmZEOfqeMtD+6lXEsjPVs cGUhlIuG3L/QTRLB8wbjIIt5xwH6h6X8EdTg0zGzCY6ttygfRneow1otsgnWw7mqTnEMCTWPo8ei Rcmsd0UoqCd8zx7QNH5Mm0rAYo+JK3agUaza3EEFN9QKFzbFAfp7Bh0p+tpwKHU6RCK2YleiU0yv PuUXO7oMxrQVms3Aru7EbTp+6vN3OZpG/aE6ijn7C7ELUVrtoGXbzDi7o90q3RxyYrjyixhhMWMM uQYxZlVznmmrI70zccK9ld36Td49OGTstqMCVwnFqxlgP9yxGLrD4vWmYysYr9GEZYpZTirvFjsK FH9Ik+Rfyl6RWZRczFjOi66xE6pBXfSXm++KBEwjs8q1l1PnOBzRC3cYYFR2L3ololGT6NFXQXXO +xmhV2DB7mE/dl1lwIKtvACt1MLD3oX7vXj+H3AfqOzwrrzwh+qN0eXTZxJCo2kWf3dMsvtswNcw NN+icYOYgtjNy4clBsTZGZ/Ehf4My/VqL8J3nF8N07O2Cf/s43bSHfjIc0qyOknDwDFZ1R54hSOn x0fjWap2ch+ypkwREVxNPsQiiJ7RxkStGaF4gLqKErqtDZ/fUuvrIlLcuQYDO9hCp9FkywbWqc8Z WhlWRGW7R3UVxEjCiGPOuO9lvtQF/mkSKhuR19O01zNEuNI8e2vXQrCZr+QF3o7qeM/+1P589MbR vXGjrXGKLY0N4p6+K91PyEBCRSGNuV8YiQ4ULjPqW6ZWM0jHPCfIoBIJT/08TfT/q1d2rrZ0je2J SrgFN2lpDtppmGkC8U+Xk5G/L74kwifFJz45MZg9UBz9hcVhxJnDcQfRNg0vcO6hCRhBJGyzwhFO 2R/mAloPRrx+nbWPqRsqrq+HCivcrjzjHBkocBJgJ7zuCB2KN6jW3EzjBEpbebe9dpwKsbkBqQLm PXcTWvHmCF9ipLRs7ehOjco7guFjocsRnajzF8OgCXF9zBxpKsyl1rbkUVM7rhdA3G8rc6WUg3Oc +CS5z7uNq+b2bygY1Y/ttAwC8VyC+xor7FYOh64rxj6+G19HM8JFqyFPpfvxwujhp4DSBjON0asa QuTq/x8Zrwt6sawjsP+OluFsGX1uD8r2+8OJi+o0HhphLm0+Ia2EVc7U3E0FXgUyb90nl1/axjaF bC0j9DNbYwFhxEv9s5jmLcpcPSORq8GYI6tllDBdH0aOn4aflz1CJYcwzppQ/wT/f34NcT1o5xIV 2kRhuUA8yx3hJ+q3l/k+ZzNqreG4mdG5b/6hmvH+zgse23GOKNWvJQEI+x5a38j2fukoyzSteSqp 9nC57mWm6X/qVFmyh+nKBotmept3YyfmY6oyLb94Cae+nt+kZyB7mrM/xUd7QluwjqwIWfiS0Rrv ppAsB1lMi7kkAX3ccsy8GUJCqOtPGWuuqIIqf3pbkKdVRLrAJZrQIGZ9ezT37UI9UHlddQ4yanrn dxHu2JaYRWzJeJEcnvbuGJYW2HBtgiafBxMMuKRdiqNC9KPxtCKYnz/kMgvy6czKQhE69ACUHnlS zl6uK9kWLHr2BB6gatdzmpS6NZyGPRAvTPTChcPofO3/QsYPcCpENtN568F8k98mfngPV69JhJHM EBYzV1tPa6SXkAAd4oqJEqnm+GU1WiyLMg0Lngl8B/uSIFCaK1PVcpi0OBW21h2EltF8bOIonSW9 PBVa92NFgeA5iL+P5R13f83FJeF2DuiQD6tsEQKP3gJ3zck2ipvVtAY0EKU4vUd2Yol0nEZS0t4H zXAWtCOejGKcFuy3+80MKnRpFxGct5ltdPDo+mqFFa6TeADY+9g2A2lSq9ImtV6un+oIz47YiIO3 oLxxlOx/LuQdSyXP5NdHGMu6fgbwx3OtfSgq5G7N83FBM58/kW6QLCXzHiwT2zAKQ2tT84N3BKmY 1o0jN3ter2dQuQ+VLtK7P1Ghj4bIwIC6s1wA0dAOrk4ihv59QfoLmfLFCoamDtWfNzon0hj8Roi/ KjYYjkzxR2QDTtRcLDt7ORY4EHOj+sfy4VWBtHEtR+kS1oviIOjI6WYKgD58emyL/J2ZIN4RG9d9 VbRAPW5AtiP5/ZrBxXajsRhzkdnKhRMeFVhy6g4MGZMKMmocFYEQGk6JhEx73MaGazGWtYEXm56i Ozm+pglUhfA4fNqOtRjdwqRUw/qjhovR+/GBh97p0Y2oBLSvlUyXPR3UxjUgLOJdzH+w8uI+xEof S1XcN90URKyk+wMlw2wjTkFCunzF8d2F/V6ol5vNSCqTzH8WMwJxODxK+5hrXoEBISSNvCbOuAjT Zk6rIhmkj0AsqA8xZTlE0rEnhMneTIThkfAxYDXz5AOPaK8UCXPpvg9FKyi2ofbxRh5Qa02UbdsK OahSpPKKFQfaM5BMzfNdtkQfu4bL0Fbl5nZUGCdhO3lbpJjSyKGb+Mddepedwi4Q2F2tSVzF7OW/ ZEBGy8E5zsw86hnbNf1MaaxUWEF9INMbkcxEPy9q4t8X5Veo2KLEFuLdKdyk6hK9beNq3v5SiCCN R0dneLhiLXBH9S8Z5mGfMqjdHyoYTVWXSinN/hL0SupELHylwglau0wsTYOhuSL8EYzEowFu0Cc+ EkivMkcVRSOzN6Sidy0t5zKBtVMUcMnGTnX2PXyBPJzpa36/TkmMwceoizpCfoTpfPxgRwccWFT0 3wSYjdKxyDBD/fJaPPwFm6kbb9BABdjDivo5oxG1u4LU5Tz06DRnWogZGGWP1yF0VUf4Xllv5EQc rcs1rrFJNG12m51xj8yjiNd9ZP3N2q4kIDx+IjIniPkgkwopGIBo3BmhJ2lEp3slFKLA5ot9U/QN qvXRflJkRerqSHvAOcdUFyznG4Pkq0pCNIK41xgloySElDKFQaRYAgOGOanKRLZD1SC5RCffMwic RoFMdo/YPml3iU/seIFfba5lBV9PafRvxcrclfn7RR/HbiR0/GN76hIV2wKW+CfKXsvua29w1fHt bgmi/bBHUhuvUi1kMe4XefCv3L4m7zb0WlVv3SvW74eFUCJLfSIxaS4ng9rsZjRtYinD2v0Xso/p /AJphPTWgklRdHNGyKyHNCYk/SkibsQuDBHu0JvTWzdEXn/ze8czacpuKldhOvR99x6VJjvqt63U slYdyqEqla0oJxI/WmXm2gq0KM89bkl1JTDF+/R7G9evhF5xx5lQJj38dVezAJyjjLeF9f3p7Mih lxE8VHxHhGu6m+v09hpmbmuCd3Nnvj2UKA4fGcGUZlvFA7R57Nlm9fS0sWaRHa/us2H0nJ/lA/B+ WKDCFNOp/HRg0n3GtO0CvVD/b8LhmTmb+1+LP8QAlNuErV0Mt+6lgxMcs+sguIJ1riGAU2Ln7Fyd h1uUbo3o2Y9Vw17TU8suKuQI2JHN5MiqHnJYbDlNwDDmwunULES+16yCtSJgRBQziGGCntExl8wl TggcdxySCv7rWcF7WDcfYpVxQuE+cPGVF+wJp/UkOg0kCnuLLupIMvIY3578SwqN+5ONjNqiISZO LzjAPCeikRbIbTttpJevXGUG7+9Wgr8w1EzntzuIqpiLnIoKxUtQ1QsGUDWycO1yiGQ8axZXAUJQ VAzc1DVjqZaNxmuMCKsxjnqLd9pN9UpIui8MT374ym0aiV41KRj22F1W4s4kETxZjrP99rkGRCzx b8I2FHqWUor5ltdPrkREZHMNKrAXsL50g9hvPD7sqioUDwznvE3NFXNURyjmZqsDYPqvpllRKkKO 6/bN1iFpNCm4YP6w8hO98xrKfg6iEjW4+xa6XHjvGmsZJpMI56qMYbMOzdV+lvek2kHxHBclVAqP k+TuOy4SCg6AjGfqXbzTldQ3gZnw4XlKzPPhp3mpuUw4r8GFbuPJmHJU5VSVUYU9p4qvFpo2YL8u 33YeupSRGAVSNkz9K9KmMgo4BysLIStjKFo8oCb+j0UlbaoghtbJ0r5BAVoZvt4esjUw+yqNY4Sx 5JeuGLYYPpQd7Th8Xi72IxNNdTNUM4PA1KEJ4XSX1yuKzoQmDmMoP8GqydS+8uzO+qK+vhqHkw/M +a9KEcLU18Hcu8TjkkPXr7/cqHZwyYj4RxSq0vI9pkgj00oN1Zmyw6VnX69Km3yW6lzarcPJVYS1 c8Rt6yjwHgUTSaOt55znavDjCM+m1DfNhTokINV9pF3BdgNYcdOZfTNh5Fgo4IdK9CrIUBEAT02a pq600nX06A/kXsAVQHtIJmv7HaKMIVJjuAkvmR3WqGEfdAtJFBggXRjZ3oKwUz5BzDEe1424/xFJ +CCjp56XOJNDNlG84UaTU+3MvYsSMp4UlE3vmkiPQjs1iNgYErvaoUMZ21lfsmFnWG1c7vYv7aR+ NSf8XDGsBPZMtEF9dGQ0i4SzKZS+5ze8TkAhG+Sjo3AWYYs6ibUe6QJzbTtppYJwTPn8dHlcxnZx OjxqFIyxj12N9QKEZAQJP8HoqelIcv2YICOlt+9ZNJlW99YSrS9uDT+4dpHTYuuD6Ex22kP1auRr ICkKUVIDuuIl1U3tmbElCQ0uInw/jLXST55KyZFGk4F3rKuHQtpmCb9eKD2FsKjwrEU/EK7kFUXO d+YQlJwgLzRkNeLgdFeDj6MYJNBKCNSjd4J6lBX9Q00aqLaqQ+HUbjTZKs8s/a5kPBG0TTRFIMHU QWYF4go81Q6aTUc+z+DWjHtLqQzDfpubcjyy/mFBDRit1BuM8VX1LiVcxywtSIOrVwauth3/V9jj b74ObAXrQ4tBgLf5Joz3BZqiCcyjuKE0bsd8qMY4jZ9iQoD1YtjwPoqvu61SEBM0Th9OAdmBBMYs 1HZoXatZInamBh4S1L5ywXsGBzl6wxruclCeQGGTITm63EF33BZVEQV0eNInnBnnG7BSLuMkLObb fooiQXt/SVTX63xoCBGuityQ+ubVTkgq2CYhItk+Hq8Vwr4vwsP8lfPANRJn8iRhwWVpQt6N56Iw pP3WB1RJ9C0Cs2Pr7ak6LHHsTUBj2Lk9I0ATSMLPSe5yWzNeBkeeHGU+KodcDr4QnefBVKidxZNd c8waqkSDRBSeWVpoxLZX1YFEE6UO/la5i0mR5HRFaHBDIrqIZCGoegaJWTy3a/ZJ2iyF56WWxxsP sWyqKNTNyv0OzOWTiia2XpSNzUc+fYpuPzklZH3UE6n5h83bhWwSXiGhim9epEhlkbqt6hvv5uvX brsnsF798/xSF+V+OSc3ttyyTgcua0C4KkafzWDwFBOYtI+V+cchviiUo4kTQnve3qPdY/4V0J0u 8tutMKSMH11AU6EBPfNQbK6SiAWTMLRkh4tC06gSNi/pJoF5M54PCWqU57a/2GzK0/7Rdl//0iV1 +S6DvVa8IW3M5+g/redVBDkNq06yBiw2FhmhesUVyiBMjxp785pqK9MpKUrO73lIlimjU8X+5JX/ jTL8X8iD+40vS904X47Q6xlp/V10CHYgrGZ3lhWKIsJi5fAlVIERtDLyfVFXTx/HqkslxINqB5Z5 MxUN3uCknt4tKjw3Tkr8Kx4N5AdHp7KYOYyMOBeBmKnXzQy0tpxJhFAnlB1g0p7oH7NVZg4a43sY RbuQpMJlXbXPiGIqZUAaLJvizKLnLx8y2ZCwhgIN7Pf3L0pg+1XRhNuTSoUCdcND0Yyerim81BM3 kufKDH7dv7CP561Qgvm9Iti4hFGcFWlrFwrh422KMP5mGvGdQOo4J9UZQbAgH0MfNQ/RypmML9lA I1gDYGcGKhWDP5TKSIZnj7lTLvTL4fC+xajaZwmABPzIo0VTaihV1b+6ksWKSUMt2XZdertQP+Bu +vKq4h7Cgq7Y9O0YmctVt+kkf5lEIa8IeAODgAOUcjJAIFG8vUixfN7v/W8lcDpRs3qL0/1XSyKQ S9+fNCDnDSAN3vQvunnyTIrcems3IS7qNW8cIQmQ8qET9harncU2OrDtKNMvx7fes2RPG5mGh5AV avsc+wtIX1TgfeF0bYPlcn7eM1ymqi3BsUC328aVJANK3Si2qmoPBW+Y2rPsbts5ObB28DZsaN0v uvcR2OQsRTfRY2ktSs2KQGvOg158d35LKqVjUXvRPqvGLOtbX9pN8LN2/D1ncLkCPKa348Kgqh1O k6M/BfFLEZI3xch+1NIBCyus2gNXGXnu9WIG5MJRcXhCxgNOirVKHqK7voTHODiA5xKZmZpjoDQI gWlXD6T+ElT99GS4igndNyn5WhpLhnFNsbveek2pHdY2zlc4+p/SrE5C6Pq7klOGvD33uA3i4ki9 w3ls2FetSzKFQqcwTKKVn6dK3E//OOm0Li+kw0rdpk3Z9sgmI++Q2F9Gs7kHpheW7tEWJltWyxAG aQEoJXYd89XljmuBbqjMAOSsb+Cg5VNfyAz9s2O2mpkTX0lM2fxaRh7IZGnha5F7QIPyG1sp/q+h t3eF9C/hb/bi8LvJrt9pVs/Tt0TI333/HwhejZKrd8d7iT98qHoofpXLiZaNCxTbdhVqH6jNgxUU DEhBvdzL5iHsDqGa+WRQZjEd7Tf8ODsFd1TV8fipmZno67CZZRZJT6SP7G+oXeEGuT10MmA1yk+X zSTTZowLmeuw/1/Mz1Z99x8hiprrmLEyo16kHJXr5oFmLRTWYTxzK0Z9ZrbWMzYM+N9QxShXu1fY 2DXu3SfLf2ocqwVrG1j3dEsrR/4o5hO7JuDHsMQKKgwKMQImuppsP6MfAD4RTHxgZBQXs++UECLn UzQ+1chNWJMSJbXTmYQA+Fu7Pu1xKTCy8v+8wRP1L6JbJdetjvipZvzoFK21sa5JiXpkGuAuvknF KyWeKnjAmC42axXUha66/r8bFA8V8PMJS8fdj3mEhwnzcwoJm3E5/vryTY+NJW/372UWJQB4WwLT QrjFOrLV29Oy/glJmJ1GIODHxv/GhNVg7vMNh6fgZb9KHda4Ap9vAGnolZ278VZB263yvtF3+x// fIxApmNZgDIDzrmcZd3JMyA9IuMWgeF9p2DbNAaz/LKT9WVEjMh9BlrBoiMLNqNu0E2Yzot3ybmn 6J80V4obOdadrRivlKbnpdBJ1FEn9Wpp1a5FHfEwWk3X9FFnYgrKuMKmElaiomty0bXEXn2/Rmnt MAIF4c3q/D7/gpWyOAGPLVHM0Q2JlkFYzGOAPbJhLKMXmsQJz8FyYNTni4erVT9XjYxU+5A851vy abzN7ZpjeVv/oHaZFwHs7A18Ut3jqPtqtDloxJtkQcZhQJW1r0Fk/3TMmDdA11m3YaF9PmN4IiVt L8h5viHVJkXrQNgeei2I7AGgKVCMrSsB+4YlFH+rNxXHJxKoNwl48ccfQwwiv+iLbewUYOGEC497 fr2oVU7og3tQOl+geSvccqIZXsa+MZFaNo7qHfIP+hzUmol+gpxQVFLgxxbyYJJcOxT1e63J8kZ/ 8qBgYqbp1BSIn772psnCOcAuC/t7wP64vcN/RtUeGCi1beOVugOmoBe5dp/TXZLanHApvhLRfNl/ YQdnsGljoV0npPgCRxGpljD6EQsfX9u+3PbrUzVRErk+cPX7Pkrw1zhl1Oq5MlKV+0FkfydCvRL5 rYQVHAr8XBMorlTfMLWCdsHFGogXbbOAdzCfoWPTo9IYSZ9uIH/dD7Q2Dls7HgwSK24NykfMufnc hf7M4+14nrBN7kMPpknfCJejaxLUMuQHJJ0od3P58AfMOWTTI+qKltAJZc1rA37bVbDwE5cXNe+A Q3BZCK2MHSe+qGi4MpVRY70tENHT1iWW/30sGEKJvXTkorptsHxPIKM/3xZSdQS1uaVijVMZdjIG Tully35dflU8d9HUMFq2Y2WQb6SCD8sjDQhoUZM9jzOwd3Kh5F2h0QGJNR430IBMYxrQpvSMLRa7 UiJqjqYfuAZITstpc76h/P8h7c3tFlZwKzYno6PVmB0nDNSUsZboBwZ366uYcW40WXtPK3gJGmef JFyPoU2mAQeyRNMd4TPxruAI/ZTKjh55A3zMGitoSvsz4b0fO/auxZI1izzgpnXBbUHH6zKKkRsh gGccw9/zurpc7rAbe1b/670nf1OV7moFiOBD2qR3Xe2Hdsk+9SdsCaRMXAYmVLV5ALN3ljZPR42p TiTKonTFqV/vvg2hcUF2h/93kHYpZqToF7/gh9aIL07tlV1gMgTMLf1WLxPD6REYlIWtm7WpTFQe E6FMMzZgO+BqpIJ8a9pymtwSV6SVMyo+fzTc/6JCBZuF7Lo+3hKJGBzstsmeOX/GgnRIa1LshsZK i8G7C0FyioCgj9RBi7GmzpV9uPrfZPOC1QBCbQHm+/ANfdSwo+ffZ3UWwOdnHaxwvyMwxhmMknt1 yn/Xa6IzRy1HqzrccSOT/Lbu+JG6stNkCpgy/M47tDbzLg6LD3RoU/G+nU/zOH52Kyja2sR/Jbuu 0CHenXjBVR0030QcP7vwi8vTMri09LLskNJujBE8DSSlqvlTjGQISpH0dBIyqyxkQk7FayYvY1Wf z5RlzcBJ1usoEccWOKY1oz/miOnKH1aAYlKj16jnxSvkIhiIWYB+c6VtGqCgUNaER3xeb3cg6psf uxvb5swODyhThXC6/jrD/TBwtQ9Yh+BvPaOq2rfb0lSDs7AauZkeiaYTUQF1sTEccWSY0W24uz66 9vjSc55Iqw2gl/xYeQC73U+pzOjqeBGr6injo3BjwKc6cr6TgohSz2Beo4GGsvp3Mb94L2/zM8mQ RTDv5QyORNDZecgHVr/MedE0RaCXbR7gZ2xUau7oY7e6jtogKMpXeVVdHVV1kxHZ+1NzpNep1f0u MH/K+2IizOwa9C/Hx/RH8nVBO2WAIEafnfSKZXaK6LTbH7lM0n2IyHVEWXn0dmQd3LJsQ2+ar7wc tD5KBof22TUDHuioqnEMHMGYUoU6wntP86sfLF9Tt4QQNB2iGD+QCg/+6qbwaYSz07wYytOp66Fp b1NH7wyGYZEXAQbH7hI1h0FdM+imcvGpOe6wpUOLGOUWYY3zrjc2fINZ/GbLVYpz7XpqD0fJ85eJ 87LlSdSMnsVfmlhQ+CwLrf8rrTk3ZjSxGnLTLsQBzZ5OIbVUsnhPt+QBsr0oeCj3fE8WBBTanlv9 KYus4RjjXHQFf0Y2JpM/sTzB5xBw4X02bbgAuZMVB/ObxmBRydQWHc7pliPNClCs+QLSaBMWLx69 JIfOg5WIOr8wWC6sr+BURDyv/SDQmrfEfncybXU2wjtvFo6oe5fjGfe2nfN6fZJG12YLNCiUrzKe G+yMzluySqLxcZddBaSbH1j5NLMu3qYkMn3DHturTjC8cVZZw8pk1PP2VUSCLVKa2Ct9JRg+iGje elIJp7yFYBPQv4kS/+eG3pwoeAIWoBR7D+IV1K5FQMGIPUC2OUE8rTowOsoLraDICBonuAK4iC1y 45ngr7uh4JrgqThr0VKRgctqxWxzjeGr75VXPo/FewkEgJiCEWkZI7NaVpXkST6KoVc537ZMWS8r VM8k0yRIUj2FJD6Ff8pGsKghvNJ+21FtxKzLuaXVCw8eWjhVnqVjHPCxqNbZNSRDyb5XZgofWxKY r+9M0ngSeZmQTz6e4uwEgG2N0wuUZ8Qdo4e+A2Igo9mVSN5LV7w3GlKByvkw9Pbs2TGb1vM9xUDQ nHl/zvrOI5esm52fqTN99CM+QA7+4E/fulFSH+Vy1fgz+QphfUvQ6hVdvZAq/39QzH6wsCqtI/9F nKTQEvS+L2Vy2IZfjYHeXMOBNivROJ95AWWQLCAdsoXZA3pdBTBbskdlCfMlhUpEcW3BovALyvRu 1kaOVz+QwobtHdKH/8IbWBsjIKbi4TeymGBt4DHSJBB98c/i7W0lJeFyR3R9uXlA/xtbRpC8/PUA 0N7NawaV7PvPIC383TQidUYKKTZn0Sh973FgAaGh7k20A9LFbG5MgL5NOUMuSL9S8jGZOHqtj284 AJFbhiFFXq77BleTZBXTeSYLhmSc7VEAF4iJKMyr3xDG7pHqOJfCBNrFGtmD72XDwAcRZqqjwfVn j5ILyXR37eKgW55ihYbwxr3dsyOS3MKw4WTMt5zixbi8jQhx0m3ukBxjwagzALSmOS1Nh+bBak4I +iDdk6H18iQTd5pFQfu9V9znoqmINiid+cgVkT2LR71WvkjqWV1SuiTacS+VulTIbnXdtQDZ/H4s O/f6WyOmvOfnHn6VCnoo79xmWOdzf5J/pH//62Jz5n8gbV0EzI0QZ7tQN7FW78tbuk5wBjvW++y+ uwUG9XKecJmJOPozkUFDIzaCQdz+uDlr238kH/l3Caxpx/qBWLeZCbdcFnC+P/0LQgqqMP2T/tTJ IrpNcri98z1YmFpoRLBNoaLONmGY2EC5JWqrKaTt+42vm/f72pT7lUy9FbzRVas5PXzK0zzqlKzK GY12UdS3kkqo/UdVnZ3/dgwyWqGoIXRHWLXhiFDWOLF1NZEXVzGCVRk0AlubHJc+TErB90wVdpQw GhQLqjGXZph1VtjCWIvsdm4c9cSZ57F1HH/NAjMD8WzNalJzxoAWj4d+xQbj6hhjmNUDmqBOaZBR sWsjRU9bTn9Nm1327V2zu4RXIiLi8+LwF6MJ1hsJMaS5tS7rqU8cIYf5Qhlgi74syF0ynNe3jHk0 puBIfOkZCXznwu36WD91L3hV8qzzX12dhuS9TKs20niaV0SIp4Cq4WLUMOegHn2PkDCRG98+598d HCQVE9XngbBy6fxNUGop4xaZXskrB/Kx2n5LW7enpAuvg01KgipWpq3hoPT9w9Olknfp/eQ9lHwi IJUZ0x4QQnrayY1jx3TEg2L8kRHB0nEH+yxucG71dBOSD6T/U+5JYJhaGDLJ1cvSgOQkVx/zyxYE 7Ogd8/Dn6mAN/0Q6yZxBMbOlhK/TPHSf6Jco0jK7a8JUzUC/R5hlV88Ki09nx8l/2OXRKDyxx+ZC ogzyqEjWt7aVG/qfc8CDsAD+CuGdckq43agZsSypI9n5iW296Q18M9GqibZzGqkVIbzj5hSAhKGF s9eN+XHuA8dYb3pYUjkUPXEvhgBDymxPqrkgQuUVH6aN8EXV9Ed/7raGB5CMkDIx1BRWLG22TcMo UTqSpxnEMDFfTRXTnD8ncRWn7lGOm8kzxuPJbULaGJRHzeMxrdrJV0+K2ceTAAykbbwkVVwulzcW hpWKwD/VdRDH+4Yz0/KG+Kiyx/6sjHIFTPcwa/BvaLX48prAiRD5TLBiUX/239cuKcMd6KD+gKfO 2x/wTCkXsTsDl0rwJZi4lNIFbmWI2nEdKGYbwPevsFkhkXh/0JQ0KIMd6CtJQVFvSk8qIZHz22qA SuaU5NCnLatWbMTEPzy/YMKgPdv1iFeC6u+s+y2mfsBUN+2OJM504VRwnlhLhvFX1aliwBJjF7eg G/HWHDktY0/vjktujK5vqvAcGE5v53kOhDoCgreBz4kPbzLOa5AScX2fL+qs7c+ftj+hcFUleY4d db87kFBkrlHoHwedR80dBZihFglpZbdZ/Du5jfd0c9SDhF77AF/TVzCBfeY57kMCMs8TFXlSWnCF ghX05vfhiElW3lWQ4MVfamefB6vD020qUwc2PyWhfSkmsHzJOKr9yMEI8cDiV9spVNHLCMn06PX2 Dp3nX90xtNjq+isrDgkjPRcceK15037ecV2LRYRx8EcGkyMUzoLznAoow46u5qyWdpH2MJFb2Lyv nMfD6TLUKp7PPbTnS/liqfFuD4EHg7bdJ3BQW6ErnIrZjstgQAvxVl+OOl28H2L4Olpy6USjUNZQ 2IjBVA8X3ENZmKQ2xi24jJ8uWjFVpkngv5w2Sn3NDVLFOMNy9B5zCe6JXIDWBVEPhdcZfMRdKz8P 8cPwEuLcn9ce4F5rhOQQSMTUGecLNAWVsQEh3VdeUrIslWPBAQ4nlKrG6GRR2b0e4amMFlmGuZIb fgi2/2vAdObqRO8j1HfzQKzlzdRRlYSJfI6kwa0qVVu9Bkw5iRl91hEsGle42OIXyNzVPHmfp7Sz jrRi3Y4Dm3sUax6fsxx9OmMJr04oYMetpsNLoENg/+degisZD7veKzjaQiVRhhaWjwmylkMwdnnN DmtHK/wUXG/8q0H1ue3DWw/JWoXIQBF32ri94bVlKCy+8L4quYNGu4AoKq/sH6L/cx7xKRqRmFd6 lKlpueFpwJC9IiB72bt73UilKJi47GC0UVkEhIEvzpGLwg/u1AaCi/7TVkp+Sg2tSWL8nNf9aA6e 2eMM2l293M0BJYr05704GCumbrGbrhmNyhOwv8KI9icyK131M3M7PLDKxScpMYL6PDeqvi3pZZvQ Bx3JEgGVKY7CaDaYa5EzrJO2IR6VySN2rajgBr6Xpo4mVqwxm+X9EgRBhb7nh3lq4F/sw816gkNQ dArWyaTLq/ctrNFyOQ6Pyn8BNM15P7xCtd30ThX0dJ345JsuDKvEMc/NhqaAa1EeogZ4IEa+twO8 cRznMMMOmbqLK01tudZcuEuY/1MkFJsOzLlVPH1wD+D4XVJ7lvW3LnEjXdHYbJGgXTl2CaJKYg8p 9PooGEHIZTU8Jn2N9aTKNwOhETK1pCQ9YAr6A4qwrjQ/WguuIEPEQhbJ2g4rMZI2I7PVa+ftmw4x ddtn9v/qVmGrrc4SodNq6cmATLpZ1A13fVRP8D4QtSy2PV/F0kz+y6u06bFwfsgbOnp4Vm9Bk2+a FFqF6xs3TsUzRUZls1qIkvfg3tLu/BiuMJ+6ajaFH2LcU1mrawIEGJf1uWhghjEDR0F4Jrh+nmsa iO+w2DKcH5OeTPAYywdr6n6Jzbf8c+RD7V2+RD0VlZ1/oK6a1dlmI4MQRc+WD/5Dlx3/gpeS9Pka gwz5FOsCmb5aRcDTJds2W6yqS0c29voCmc4xoJ/wr2jXCdlnnyqhw2OxwPO69sJjcNGrzEdQdDB+ kDuJV+nWOUiQ3uEGFpV4ByBLrEoIOXJAwnULYZeRYbCeZFhDGh49ZF4+L2Bsf56COUKpE4Z2Izf5 953bNd4JRIFs6wLWllit1B0x7ddxfpp2cEfGZVoqW/nlzFiSbpFPlOwz4PEkBdvRyMOsqorKI9yf JygyvmJ2shBz3WaF93cfOTBWwLFWJsWY3wkMlNFAN55u4uCfmhWr/meNiOGEWMWFw4Ne/S9T48ad JBeXYsF7EOHjLyJeRtkNEaXx9KBVPAUaG1+OQuIEwW06vV4fADH+6rxckKln1oWYiiGXS9wzBmxv ZYqD7PBnzOtvHaCG3Ckk6OmpDT1QMx8wvKlZWQUImNnpQhHnZUSmNSSC5l59C0n5Pu2DlB46Mhbr KMNaQaC45kD0Y3FMDnyde9bL2mGWcILUiOCbF+55FnokXTppRqioyo9+r/8D1aFYQDqkZ2gokBq+ rbMtOC+hvYRDPcXPadyzD3/l+jXHedrBPtr5RWtGwufvYPyFt6zYZFn1BDbWMeI+636f1POTfSoZ 3vbOOujJumbeiaA6kHfHI1CxhAhG5nUvgr3JUwhRObHcRKqiyBTP4errW7c6M2WQz65v6UwVc1Jg ISuLIIxcyLVXMHBSOf/sAk8rAvbvsTUUjMQKymNfm9UEp5iw9sukK5mZWoKYVxCAnB0IsJhZGF/I o80ti8bYHdEvYDdjrs8YBbN947Eh/gI05KD26Aj+wSkIlKJbDHgEd1knfIL6aOzPb7Me+t6yWo76 CB6nZGZLhgdy5HRQfFCcJx+ejlj5HlJbT8BeHKVC1hCpTT3eYC3apmUhDNKM1qiUkPIklL6I1LMP YQ3HAmpJ6dO4jGMXDnzQuX4AWmEmxa2nCWyDpH3fJbS3tM+D0iCNKSc/nwALgE8GtkIroT11olux rFjo1jDGtgg1k4Rq9fHVUy0qxQ5AaxmQZ0POa5aP8JllZZcCHukZ7HZQH+1HUI/zWUlOJDzAQJkk 1x2R/CYDcmQSwEsAw2sshLhN9NT+nHwr2AaxDl2JFBb53OanBgpnAh92FHYsiuLvDi+v3/bGRHM5 WVyQJyz2MDldKOA77xDN9FvJtbYQpQN2+noze6HmUKd5qG/qs5LlIlrhpgrjsfeucHLYjemX1NC5 arSVQL7qcY0ifM0DGyH42K25Ok1/3MCGIfqJ+5HKpjut9U+ph6UnxkUfcRAjBSXzoQj74jLTjgeX DqKTRged0gpLWOGnbfizg/g5ENvcfQ69GP+QudJfcnMB4wMMm1p4zYrNV2lo9EgmQAIyl5Xl7Mtj XLXbmIQ388E2GHEccO+ELZpQgLaB+gXpEvDYDKKyw1rqs1gbwk9Hhtb0QprR1FqQNA+kxr5yUvgW utYlgO4cmmgYqkr6p37wxmR62AkOQpMXgPYG812J++6XulEX9YWu2hPyvOcobB9QIaO19bOXGfBO z5ODTWbJ+0RO9yozpfopaeLxsnbyS2u/Z+okeeI160u/NMs5pNX5KYEPMT9DPZq1A7XwaixmYF2U pZTX0DksPYc3iQXv5Ia8Y66H4GyFfZgDPwpMWZ++OEQkSxHnOYT73vDXlXtWuRWOohfYZA2rU7i8 rb5x8G6hfy7ZKCQCMuYC6mvV6aWNKspefKtOa2dm25YvSwSFikAljxP0v/aOYSHkq/G0Lt+7PD/z 7BMiOEXhiqjXfEDfIPnT5YzdcBOjwAn+pi91/CUU4YM4ytKGRlLQIYzPGr19ZRqRpk5r6OYmCSxm XYdiLwB7oF78c9z9YKBULAFG4pWWFdAFkgWi7kOJI84DHwUfEMs3vLyklT3EPt5rF7sABH83v3Nb uevWgaZswz+kOmsIwNAi3BAoCvfyUVR+VQ5FjlJOA766O8pkzLRM+7gr7cbxoBVp+8GAI59naCKV wW9Mc8eSROlbTkZFCCIG3sjS8r59mGBAJvup5Bwq07gZfTXJmeneGjHsOQUq4tnd/2Ij+bhLNSz6 nXaG+yuBMsQ5MR/mrsaXHqJxiQ64vu4er4TQLiL+Yv4lt1Ekilkly2+XvCGdKCltAVTf4bYCZS37 7KH/nnq5CzMTpTt+kzn513xT8zYItseXRHOoQKTy1cva+K8vjVN9RM9tTfjLVuoZBuhBieETnMEu qAHgzn0xpOM+n3UuBavNUneivqN5JjB0oyIIREfALKYeIeW1aOmV101bKxqTugelyt8UFnE96fJo 9I/3QhJ4BV2G1HtIPhX5P4JshLsFjBKlzTFMWzjb20bNmva7Ln58QASyElsQo95eWwyLJBrPK6hI yJMvRzyHM3dHZ7APbvI1hTNuBCk42zI7VR0vwQ8mMAEx+Z57HlqIYOwrnDFRL8lcPrsctCscvP6h o3RAheqz9x3hOzOxAgEKXuZbZoFYfiayivVAAXqT2ttR2GhaS4umro/xe1GKp5eULA5gUrmF/eTh 6Ih65L4BDLhHicdRcV6FPlIrk47h3wNXypNzcwXtaQJpZiiId8V5IkRL/1A5ot3SedDoE8LmwScS ZkwHkZ8tMHxRNjR7IG1z9DUQ7N5cE5vUGUF42VQ4RyN/PO5DdEMO5APvxCXu0YWwyCQncWwUVYNL v6IVjTEMNWkf2hgzoh8cT9RlO8QiGRGnALvvSJUmGdwL4xuvlFE0sJOQ/12u94iGtYTV9Do1oDvd S24hJFhOMikOQmFC580Y6UORp9xulxDG1kz1IHIO0HhVA46hJaXqH98Ugk9vLaWZIMlKe/Yxm7AH NCg8ym91ewxUgZOm403MsX7u3NCV4Yvb7v+DteFM9VBF+qTYxvEOSD4YrgtoVMlXN71geGfCooCR wKv0AdGVqqai00PBhUuBvROc3YRCGaAesBzwzfsIom05vEZExZt3RBjGREuBN5/vcUGeauE177xH Da9GWehLjbyw/xsnBkgFdhQx2si7Tg7AFFJT8xAfN6+4JfdR2QyVdpe40rOp749epjf2FbPI6NKG HA+6CbI9xWPkxLXDBFRpJRlJ/vUukVHi2JX0huSfOq9jNOmYqpCADfzFBgELITDXXojiSPAeA5RR KTxXR7NgNLC99twVhdir3o6OFZnQP+11953kQMmCskl3rw7BjohyIaTgzRqGXQAGMVuWRtVJFNNx 74xd75KmXmoiZsM1Bu47dpD9Rpa4w14aQml8AdG3o2uRfqYAj1AGdiVnlSBSUwLOxTyleiMWy+61 fDgPJGZemRHmN8+WvOBssgV354fa0z2YRjQ3NggI+Tg2kLIbETFMN8MzYf+UYKBBCsdO/vNwgiLi yhFilou20sv88EmqvzS73vt5SOLxp42XCFyD8lAb1/i74BuftwEUEzB+MHKV9VQUgx1HtNj51fju O7rZCM2u65MyA9g/erhsQli+oPEDTeiacnjmAUTT1ofKcZaTezPRp35hxshVgvlE558o/RzGYDWz KnN8Gzx1CeTUqMtM/xX5BHtsAa2POxAdtyHWyLGDA8jdUVGNsF10XGsqpFGKGRuykgYirLn7bBEv wqH6RetZ0M9iKgVp21zbzqdHfy3lI/D9VSEs5p8lAfkU9N2ClN3DvWDhUG0+NvUXLFck1zaZxXJ7 2/SWLFwXPmhqe1IKSZLIYTe/MSDIjXa9fpBFTet1gxXwa3Ai9ZCIKwsjMV+/o6WtZOl7pkRVWoIe SCPAmMekbKDuswFVrW6hGc3M1YChRGQfLH64KEgIbJot5U0f1t/wLqv3V9j8QJsUrmN1Cbooytm/ gr7odGEJ0sdWUr3c5Qg2QKrH2ikEyLmlvf675a7pXyPxblVczvqsJUuc3Xoy0MeqeYCXyIP4GxN3 OYAFkWITw3cnPIwLjMIJYpG6UxOBQMbE5U2sJwnIF40Xf0kws+FdMGXsjsBDGKH03zL21Rw/0tnV 0znWgZfYYEBiM+pSNIcSHRSMy0Y1WltUbWPvQDUByXlbW5xIKykxVobTb+yiJNJYmI+tg5tLRwgw DBdb66Nt576mZcipHn0c/aOAlQAQiKpjF/6494midGZLuVGgcC9cnko9rv/Q5psJQknQfg16ibBb GvozW5AGhRwP2HJaVQ7kK0fPSRt0R+3/qEZEB7f6fZPnNYuIVBrM4pRd9sr6yYxAq8+j1nx5z254 aw6GxtwQZoMmUdCR7Qs4jAyuFzNDRmFYF11lOIsKAvOLVSHq3m/aCp00RnBRAPbEzjYRFByFgegP +5QYHFjsaLB+1wm3QNrjbn/XAEqSOY6O0LN0J0j4+XjyDHszBpCvNQWwcEOML1WwFtNUNxhZQ29H O6A+2ZsjqHqVqDMimqWx1BILBtkmMlsQqmWyu/otEUJE5VzkX0HE1sf7R6z0n+0pVE3Kl4N35hN3 Sx5uyo6cvmo+ALNyKd+kcb5a9LpW5uH+aWTBxA/lw+hFK/4dgZnhKyMygsPcm4hUtIfMrMFeloYX 7lkFLbExU9SHsUDM5rqZf4+XR47peyBVUUKO+d7iZN2MHBqSJ5yF1hVmxkfhMgr9EM1E6G0bIxpE RU0BRBtgx8YZtdLISlo/fc/BxYsL4+rhWuIXI+R7uZBaeO6CgXp9PSdHASwhnSEGPMrNajWuuJi4 GimEdA5kWTacN4djRq02g30RlyHVltQrwFgCuZgAr4PywrvHLRIIVVnQ7POfZE7SrTW9Ds2Zc5rz flH0YsCfXF9wYbQej/jm1rmG40ix8UGc+4YwPoOj6vCsVscxgnbk2KADeSAW3FK/oUCVNAKURIz6 Xha+C2JaS6frsl/M+SC5OEkNtwB0IDWRRRqJP1pXjThdwGxAaaYxdbcCJWi1JoppHjeavrN8LAvw /P+KccKahoYCe0Ltf7PlgMwMWP9t8um3O0JImirU7NBcoMKPq2w7EBzm24MBIanKGLts7wScU5Mc g23E/7623YjKcmIruQWmqbR/ac3aM6Z1w1WlqDtahmXuzWnIKgDt0lDonGYzRPEeJz4QHtYqZ1nV g567H+xCyqFxZi3DqqUBxE3xGx8bmVuAKv50VX3b1Kydu6ld5ZyTyZ49b4wLrC7WE1OLEw6bUfFe qN9e12W+DNirU+0YtwkMgP6ARcUyGr57YRgvT7dkzObiz2pVpzl3HIY3TCfnSyqcjzx8W2FEdO0B HPAgJBkp8Zuq4040FACNiDRLlJYOHQICSnU+osqGHsbt5KvLJC5YyJ98qoXTi/Adp6ETLYiRPG/m egv06HxuSLTO3dtjUMLhFmvj2Pwlrve60WmqCcdCueim1bUHLl+BtrGE05kyKwXwQY3Hiq1iXVkX N8MqmKXB94WYpZG72enIIT3eOpXx4R4oclE4QDbpVfv08EEcLc6/PD2s8AGjZhU9VSh3edvKJSYK oQ0sCj9+N/uVftovBDQ7Qq6MBJnZhTdmP/Hk9Eds6w8NxAv58/ijIEgGuW3Ukbh5O4N2K+qUK7o8 GcWIqq8I6gYgsVAfD/sAovGi8GvXoXnQwR/W8prFjntLp1cZ+rU6MMTKcLb/QE0lFnNB2Z644CA4 MFcwTj54iKSkA3jDWGd7Vw+61KfFCgjAh3d2+jylwBU0Y9bO7Rdcp8l2J0ypMPrexkQ8MJWzn6lH brQtrKPL5hkyrVnDJsNJQtWZOcNh+6RIpmpsGgGJgLut87885IrqEDNSyUQa1xYvPvyzPthPVBkD 1gLpC1bUhPd6nlYACU0ClV1uunNOA2R1D5rRi4ESUHnDquXigPbxws8Y4caqb85pc7eSzezyYt6P +4CS0g8XxewBvNE7S0kMQodoMqVaGHXaCVEsPa8HMehi06Xab+myU7tx0F8zciwx61pipN1ymmBl rcnJJi2U+4088eOZ5F1dbtkGL3AP+hH5KgIPMogzeqx4rgbTsqrU4Z3BNBcB64sq84jqrz4j80Ii 0lQbOrPEHGijHL0YUBKXUOV2KBIDJ4y2iB9cA6NfaP8BwNc3EgLCt5BT2kbm8J+mzS4shzBTy61R bPGuQ/k2NRMJkhHg50AduZ9HZC2mG/3Qqb9JT0IcEpVVNDOIbcPGgagehdCgleKknbKf1qPL6dIA srSDk5XPO9p3Z6b0SqQIV3QxIAJ0nzqBgtdYSqtXdOGSjMFLaGavjBAGgClfJspamnRZQVF2tkCV L8MJ+EUXhOa/f3rYUpszAHZcsofDEy5JJTvHHjC7ExET8CIXZwZHNGFFE6NoCiMyqUG74/p6RY9T amaOGmTTX9jpoH3ISKOC+bq7OR8dWTp/vjTmHJoTdwesmYis481Y8H/VbkdrRIEh6ZeOQNyz+owh hQcStwtZKl6ZxWGCfKRCcbrgJs6tmni57hvXfYC/+ZXtaRvW4Q7l2LD1zbIEIIPraJkM7xwkxMnA s9x0qR2QOTKuoj3DSjg5DicknCNOdNclmcVScT3lF/sizNE4bXD1/aWQQJtlOnpTaKwyzPU8+7q0 HnZyx7wf6MCxfavDIkLFuXs6dMYXJpyZS7888XQzskd8b9uGDEDsfX7Hoh5ydHxLVtGShYiXOnRB JcmTEGeUCgRBLTY2W+AQAU6blZAAp9C4feA9o7Oi+9jrw18dxS5+JBoHIZisGM3BKBBiDe1cGdul euWczaI7DxK5pGB2SnvGfpH048MsW65fPtbAXmwtUbDTHmuwAemPS09cxYqG368iW8WEZkMc+8Ww 0UrupcAn3IPwkBKSiVDkCjjv2kM+Zssqi7fHiGvtctmr0v9q+xoub42fAU+W5/IoJ13RvqJe0byi +pDkiJTaDOUjMfKR9/l8Bjn950gl3l9L1GdtFA1UqcYTDNe4+aJIx7SZZ0MRi2v/nLgO7umCuIa1 8mDc9mcEV8AaUWdRAquVT/4NqxiKing3awncFcU+ZaVNvIobm+kq0UHXsQkmbpt6b5cwSHxzaVlO HmaO/coHw20tD5Z/wpjHGmaJhylKilmxXrD/zt1StGqbjqJoaF4QOiuTSV+0a28SgDVKT6QyvcS/ LF5ED3ajP9RTfcJjNuVDCRKO1T73ySHO2k0vcza+JxYxKfPdaCrpIb7ozMdqbqcA3ZiD8iPL2ixo T5Z/12Gu8ad+2BvuH3QgDIz4HYCZkbl1u0ExJiRHsh2KTwMhLpRIWo3QrCJQTbKOcYcJP8aL/RXt 7peFK4WUOh5RqT7fHr1eabrKsvnnmoMK4OFSR6kECUHvGdBVqiqaZ2x2FGbLkdiCc9LQ2LMYmgVU lXZ9hZkCK0pIrv+3EBgHZQSm3DsyN9WDMqH9S/NjKp2MQq+rzYvKwc+seHb4bi6SK8a5YPNsto6W NE+AIqTgYRJVBNqaiSQOsU0mrvQ9jWkDZ6lbYLfL9IEns+VUqDh3xD36zI/baHdks2+ZLGXczkTU j0Qen/efYgJ6ieSXAk2sWE3Vj/c5pbvl9+VjgXCAya+NMudOTI7sPiW05Gi1W6GlhLXpU52wtHcM WG5Rnvs0pvp7ryfcEqIOg8XzSmIXQpbDIDeKnrkJOuqkZcp+0htJIgEyWAZRUG22pn+QNqLs1JAY TiqmSu7RMprWtEvkBz1Ay9iBoyPtu+aKwzpb/JY52ckpKRTGqLf4xy1aV+ZqBk940c1dx0+Wy7v9 cPXrIF6wjG05bq+rqPQHp4hDSnweYXI1eyJJxvhJu2tZyjq6SqZeha6v1Z/LUC85P9+m89ihThsD 2MIek26AGGJEay74nnPmPC5PpRQLEEZ1HvmtuwiO2drkpkRryvLGWKqytXlaeXU6lsJaaOqbVx1P TLy9ZZ96R7SNVHoK4UZlcPgYXE27Q9wACfvnYOGmI/DMFFT5PdETSxcP/Fa72Y7WWgv72661FIPF B2qSHPepNy//ECL73cCfD/5Xi5NNUozds72HqTMeeKv+uiV2d6PXDVBZsgsIeyphQ8tAaI1FZsB3 pLnvcEct64MFrjFe/9qvnq7z43IdE7wyL+KxIC2VgaNU0xcEOC0AMEZU+EBYHY91g8+5awmfjoRw d3yklo0XZjCE1+jJG2mUUdZgT9J/56M8/dR+ATSQ24JmzzACug5Va+2cHsBhEpzNwzqE1Klwbs5P equgdvub/igiuC2i+1AU9h/tofPnW06LGsCld8pi2aZR+yrGhAk1FbgNJG7iz6IiLU70Hen4WEJ/ kyZJGOHyt7HSmlzjV6B9+e5BCvPfCWaPsjPrYNw3V0qxGbykgjVjfaVXfsRjdeRTIpvjIvFUsDlf +9eeVuXw1BtZaUZlVGsomQMngWuMadhkKVOACH8r0B7PIHGAOKTtfQ3o93hRb0dgLcnEgSU1kPFR i9Qj7CJY3nHSZfq2nRT2tZ3wOv8i0DOqA/aOhxfnN+qCWQj2lXFQwYIHcblRZ1JU54FBwhwCmp5a EiePtesHEow9GrKEONbJoAH2rTBQFGWxfWrsNTSVWEBLQ3EIw5ymKP5HCIBiLtkXgII9zs9mX89E xjHjojhZBrWEQxl5n8yvYfjtgm4iR7+QHN9M00QBMjXmkAYWY3p4kNCCOuExIKFFpAWr3A4SBv9m eMvl0izYxx3W66ug5ezj67FjutuMKipOkOp6trtr2bb6tA61NCNCCO0TJb+cdu1efJIUFrub0uzB OffKAfQcgO8wAmpFqeQQv9K9bxqsk//mPuP97CKC4iC6cD1OX5ehIYdW8OerNqZVbnQQuafvFY91 hnVxUKajR5DUZds45QxZIDiUt2hxIuW4VxBbCwNu66oqpiYTFsiV6wSCoWnzIh709ZkS7ExdJLr5 0t5hAALqlu7OkJm7+8aa2cw/12AxFLiatqTrajxdJTozaO6FfMfsQ+2e6N4G1vy28iO6LSi/41Wq tYSIC+7bTuWa+3vNAdIOVT6wX9UXBXwtM7X49iABzmKVTZx1RLazBZowrm8jlf4gHjdd6kLI8cED 6K9hQlApd+t0/yek57ka/myf77LOhRFNRpMXCD9fx8ZyqQ0lcKvoEDqkgPxfThV2DeeGrEydYtDK Iew5fPOGC+tACkyPJu3HqlOBQq3l9gZPqHpZK5QuFwbNPh+/Ri8eY+/10Ngw803tywHjYrttPDcc ZO9y4krGC2XKJ1K6OcUIFvIpRPmyiPoG9Sfw9xhSdaPYKnSvLVdliK1GO034SRbCJK8+sDPHwlb0 G6kXXt6VwvvJJu1Q20wdTSfXgFiBpULeIKU1nd/ildtMXUr7H4DgEXseXkqyGDoy3ij9IHHofTH5 H3p/xlb7SsvEW6UQZuCQtW6bjGBwem2Ur1isnyDkXjU6aYb3xIlS1YR9TyLFdEOJoVA9dhsF8Z5G eE9fN5AJ5cAv0M2mKTSdXpk8f4dJnw9qCuDOp0pDMUeWkqLyWxJNHLN+W9T+80sdhiWKrHHoINT4 RXgs7Xth3W/ApAm6p3y5N69HwAn9Vir6vQOJJImyPUTEAnpKaUp0ZMWaa0dUhp/ziZ3wTSQOTUBX gaadFMmVg4Qj16um619MndhkbWc5Uq6T9tUr7hTSlGRphozjrfVeNHQp1DXzkDt+8xoKaa4gDxe8 iYfLSRtgaLz1SHEuz+/rjibhMYE+g2IXPlXWhtcRCqfGGRajOgX5owIu9GIE1XrqvNZd4sjHxzyo SoPxaMlNEaBKgNuL0ODYXH2MRyCsxw/l6J4vkTRB/iXcd5rxAPi+NzW4RzWgrDZQ7IRkv+z+P194 YyJqHR2X5Q7sZTHIl3vEZHGbMPmh7GKcVXdHI4WE6KFwBYejnjF8RXDjiYW764RnfTTkELAIFyXM odGkS695Xr79lTjoraq8qJ3gBid34WAtaK83PzeLEIVQro+UhJ01EkTEFGVtS9tMrx+WVW6SyupA llL9DbrzYplb8pYFQNroiF3wApPJgY4tf3cZQZORwbeFcAbYDS5IYsIie6LlTxEdUWxgcn7ES1OI +pFbZ3BT1JUbXlmbmOdeevfnkWjj+KFj/tSx+8I/8E1nHALNllmswzCT53Et639IqGXzOHR8/TC0 NI/hnSYG5/4eEzCFYX1FCGv98VfINELJx0MfktnfRFIFZ/nGDR9EKLLGulnP1uDTrfqW6Or4dfAo coJKIRETJK7zrZowy2x3zAZtL7mTn6r4kpYiDwACOJy3g7dYbQSR0Et04buktipeTS+BqKa+11yV tyK5NxOAfyoDBfmpx0zRAiAVDGrBC70uRbqyNufMN3xUffUCPloXHtAPvCNyl5Eg/ax2dhhkszpI Sw1M3ugllQf+PUOzd40IuMZ7HRQv3bfy3LX78RVtpo4PTOQBS+7R4hWMpb59Rg/f4XIWPbniVNPc Q6SFy9Uy9USWaRfhkHDAjxSWIt8Gfbfo4UnMapxyma8CaQAMWN5g2fr0sQEhBXqJjidCb7usX4Br Wn3Ce20ncOr/7VhGEv1nBrstsXPP3Opxr6yGylLOGau8hKuuMn4NBVKPbO5vuM37k2KStqgA6zWt DNLEB/SZiX1Lh1sjCaaQbXcoCGxPrqk/e7UysTJ2/7SRAVU+DH2J5SUuqNpZ0qwcKNEU+nA+ShmP r/UShgvZzyPilLmgAvj1xhoB6KuScxkQa4XkbDI3egv05DiN5MWtUksEsWB4uIz97NyioeaX1FVf jerMxN+aEOlwfPVvDeScULvlhmsEqdy96Ad68PdDrp1PJEYwxgqP+BJGOP4OZ6WCsNyk5mIOsXs9 oKhGsm6/3xty1qEFl3K67oUA2MC0ncNkDgQCuyRpUVSXeum6MjlRw4ERmaO0Nnw7GRvjVJMUe8/8 Xb/1XLyDKsZ9RP9FzgOs4DjBSV7Dc1KCMi+YBcbOzrFJVuz6ghTfyF29PSyDnUiPgPCRYH7UWPse D5lszgDqoY5vvNpSjubHEwhjHICjM9mQRBAnxSMpOU563UAwa+VNtONmfcIs36SVKV6Ppcfbm82G b+RS92jfHIcdoSxoLaIC9KwJ+C5KwM/MkleTjFf7UYhlTrZRm8GunvTbD1nvyytUwzkDw8x++nfs csAjBzObPxBi9koRj3z2kD+DaOEx8aE+zPqCVIqD26uLtZEC7bQQ6KW/zuv10g4taW/7cKjjqqVq uf4ao3gXhJzKtL1Gc4Gcst03fhiT9NmKxOfRDGi5zqVgfIS8eIgq3XfQhklUA+dMPZXp5mHuaR9m oUj1UC4UuTdliuR99jlDgv8wyd8b3D/IXzY4iLbwqZPIJn5zi2ABMDAMa3+NISCPN3yIzhhYDD24 ce5rn904QiSPArmqq2+6nDl2sqEjcsn/LMQlCqeeP5cf6c4rR1761lIaPT7bdbA7YBL/3sG/qGOQ gaj8eMP4Q7Uo1rKkjbkZqYOPPyMZCqEiFXOi7pZwsRgfNR77vYBwveNvs2C7pi9xhrT/lAwY4VFT fhqKzNbyZudaF0vhOL//Fkz0J/dG2dKny7pEzIb0J1Ty0D1q6UB/TlT9F0jZl5vfozMUUWiG/fuh mq4mIl29O+8XUPmWdsPkZMwZuK5zOW47+LZ43lObNrGF1RTG2ZuXSiLUMyEXnCa6ut9FrGc1I7BZ 7nheTYA05nZCMSkxQWod1OQjutoBTLpw3EdzNYJ4k07lWLzdEUdpxrSjZy/WvTRgUDQ6/rR/6ANe +L6OYTog7C86ls8K8GdaqeTdRVP4oMnyHzadAZueMx2B1G/z+IkxNt548p8gpA9ep0ZNErvLJlFY AWH9nN0gOSmzws3FUNN3nMzlzUoCywtk/XnoXtRV4GABCkPvmBZdS/cmsCvgj835Rm692MBQNlV5 pk0CeRFkfzwWFRZsi5KIWzVvHMcVNrSTcgy9eQZS3cB52/2rz7VPhlGXOz1VQ9WzsArr9q7KETfx 7Bj3/BTO4qiLlpIUBG2AkVU+1Pwwqc/joTtFn6uLMs1qdgRS+by/EiTDD+GupIEhqpMTWr/bbPua 4aJAScAzP1Zx56ygvdXPdJZGFBSTpsY2LdD4KWBi8k7/+2RJDf5mxzLbc9e3llqSj654gjdPCtJp X9ybAanmGAau/nfG+UnfGGD3PVokBrCHjgoKXYXlRU9ff4M5XMjh0WvV7yeowoDTT6YWluE0AOa+ 6paWw01wODlAJbqg+kJo22wWRgzKG7Lpk+6/FtDVNsFO5ldo+edu9/RHC25G+FvuO2tORhuN4i28 Raovpi1J4ekc67m0TF8YPW1NBjwP0cYreev1yWsjlKDrdi9rjB6pGfYBmk73U+hfGp40f1Vtzl+h 04tz4bVJLdZa22mKmK7aOXBbpbViBg/d+oQwnDEd8wT2dIsGliHc8woqFBdGjGd8uO2HCTnoChHb yO0/BkeP6V+lubREjA3zuXJqNiq7OSrXwIFldptQdnU2HLllgRjyDOpCMIFXRHmMJ7TyrgLCqmYv SpaGK/a+swummf7lNyeaax+x3US6Z2ZSMlQZUz+wIaAH6zqphOqp1ZcWIGeYoDkFXP+w7T+bLZEG 5SnowZqSxFRkL/GW3iIfyrHV4h+BMBKjaC6rPxO/kgO4QZtxFOxAFc/AgQs6UTBB749vWzHY3ej/ YiTFUVn+NwV5emHhFLso9lwK3Xd+YEIXCoZnI5MKygKxWbpBlGcvg4U625YrGGgrOdf6/XXPxCYQ MFvxatzsmwyHGRS8XibbQrn/ti3CBG8Afro0zHJKgdzH4AmAa8cRpeaPccTzu9GZquaHqoRUfGvI SGUqAx+LJXzZUljrYpxPxZY0h7KSHyyj/LE8qqLNQzLEOvrOJYzsrT28fxr5rU1PPwNI7xZEUxrX TvAjWg7i850S51nwUGL2SjuJ9aSe7gC87EkYKFULHKDfMlPOOtB+CwfNGXvx8nrxbsdPHmUiaCEo KG93mbaNpXGa/qMSpnujLxuSyPr2kPm/LdeAlSF82uwb3vPJq6J6sFXx3CysYgTQjvuP3RDtJXGy QUlznjBMNvQgmnu4yJmQBRdQEKLIA5z5ezNPhXKX/XfIwwclx/AFX7Si8B6s8JAFlW5taHDWbnql C3JkN6nH9OEaxuffByfJAEPDhzcNHv+jtzekcswfwK7z69Reb6uBBkzIq3hCjgW5d8Ij8vrarMA0 MAIDGq/6V7CcP7KcfHY4rrAtabaeZKdqgmUjaKORkZbYawxNFB6lFE+IBPsc3BKXUxzeFPn1FUe4 QE8oySyVMgz0ZOfk4aprG9FEefpv4iW5YdBikm+gCrsCh+d6ipe2bEbV/3jVG/vTpq5uquL1obPf +ZcHmE3E8MZyUVGGYGH+9EPRz8gB+P3wX5gSxV/OKq3QqNWfgyflFRq5iD9ZUxSVcNGNWtFlrQZA Z3eliIEUORi5jeNRFowWBxG/RLCmf2CxNag2AfwEBr8hDKLlVDnnVYMJ0ThyO/EnVQ3EmCApEUA2 okpkkStOhW9UKxT8BSuHyvp2ZXmFWL3vd8TIIIwgWd0YpsEV6zHEaoUceqk1BEQRi50ikRYTSbso Om1BCfGF9LbhhCW8xApKZczuSH0YCZeT35Hs7SMr6uEvChC31O8c+iu4JkV9R8tOVYBmpcHrzs/g gNyrqrRmmbfH0k/23R4JTswnDefL/ivNL3J8hs+GYPXhEKw982XMep9Tl/NSfZzAY1h+B980e0MO k1ElGtJazyi218YFVhwLEf0GGd7q5bjX7zHhxQDQ1oiMmNZ9Mq8KpwAt3CLOpXZhCf7z4boXoBcZ Qf7cCk2k2L+27vD6IkfVCKi2G5I9pAUOpRJ58tWR0IkBe9ynQID/maV60VPp1e5e7VxTCP32qggT q5pFCwrsSdau+TQ1yBT2blm6mlaSc4CW+sfQQlugO+aF2GDQiOUOyIEh6/BilElHcZX/OPtqzj8s ar6qfykhlgrSS00FCF4wWJY04jbSc5hA/Kod7GGc2rgGb86+DpbcVJN3E6pPjtORWBZsUsB6fv2B 68m0vEPeOSE+R4+txxWPWpRjsAWpqNBpISZZE4JlMUiuJ+/nLDms8XMHe14yTUvf3Ym3MJQGc5Hb y/14liWteKtINPQIReHM1vZ5tnGZeSMUDsZrJY+APLeh4mk6vG8btJJ89uNiSWm6qL+lWpL0jJBD /ASwyGjXi3x0AFljVsORSP4p3X9sSqqdf5sVRo57sKy1npmAt1O2I8mUawRNE58zmIxSjutaFf9X eT+BPh+rLV7R3ATfrdV02fTTz3Ie7b8sYoyZqFcGrL408GRLWScl6tCvYZW3Ui57my3cz7nnxNYY 94vSwpojS0mXhAmUkirj//M442lEyGgh1C7GHCH9j7JGMD1/+ezV5ts3ql0ctBgHLy1h5u6LHTVq anJpoXIoja+SrK8emrS/T0q/5iuxYBdiViQ/kL6MG7YhKjFk7kwqlwszxvhj4sJgZkylIMW/LmFd 680ZHzR5/NsNW9KMUG8XikrmcioCeTlb5T9aVa/husW4Ob9MHx8P5tFM0MZjZy1qE/ETLtuuAlUy +r3Kix2vXlB/BptonhsCrGCe91h1LDf3Bb+c6co/u7oXvhgVa/h54NEkFw7C6O6M/rExpg7E7udD WKTBpfzm+lyQQYIJToHcZaJr1ZR8+pp4NB8NlkWIho7Dd839WvGpya3+lFN3DmTWW0xYtzU/Fqj2 gD+NjX42Kt+rKcl/hw91EiF4/pvi2Mh+/svqsl66N2/LfV9Y0TAoHbu/+MBi2OSCd56kH9y6EwDJ DfSgnT2tn4Q+tC/3mgyxO3na6Pm3gxJMS7NramphroufO3lBFAGpr96pIBAJsW/9Pm/zqk7H9mvm sfqaabbR14DkQh5DfV4mCcZyBfZCj46j+IFGttwqIB5Gg0ThEAIH+H1awp+3VW9ji/JMN0G17kUW VTqAv4TykoQQnpFJeAZVUAreq/0XvEQxPrDUU8fnHO4RHGnV/D0zVKVOqVDMBLHeSG5lu4UuV2HA JYOGESInAKjK3EX2C6GgEQV6CxUBpw7uJj/FU0O9r7BUnh/1cpmXKPN6bmCJqNtfjfft4wovwiIB E6gJ3M6u7wQCWbH/bPZ11dD+cGuBt1eK34WMhgpb5Crw20wkiJKpVwp5cXqUb6qVv5vnEd+XQIDP gC2IeCxlzigb/4ffA5dUdVscdlHoJoXq5kGQYLclHN2NUFwkplkGPFcF4d5gugaKb+gFSmcEQmN3 /9zUJeAJ1nme0SLqVE6IBneOeSmSaKxPaVodMA7vlhlwombu4rPe5LMfy820+6XxIG2DeOtmXTxF k38F11rHkZIf1RgtQlzUlbjfpBGyHxzS9dS4gQwA+tAOFO6g64T0JGBVHWUhx0XGMlDzJzW1eHFq i671IChChJQqPdvAfH/LbEqClrJmPs9peoklXKNcFFnpk5GuJ5wcavlYM3BQF8lkASazhyG7pB97 g0JgkvIMO6URqhRUNul3iWd+qOENzMcnCw+jK4zS3JOdpY9ynUpav61sYk9bUEix1Z9T2joosjpG hUHlHkrq5Y46Qx6hSxtTcNh+/WZTv0eJgi2tgxWqGO8RbhY8YhahFbqfpFPrT4LelG8ZaCNG1nxw 3ormMxdgltneRnkUUYYqEJGFo38xVUiMBAIvxYAHkIa6vtDcs0+cQ8NyMyg8iONPrOJsRAQMA4s/ ChJWkrjR5Q/R0tBnu9UjqagNqLQLo6w1ZTWVqynwZT0wm2gFUcVE8IN2e1rdG5EW5Pxwtz1+FeRz 9GBjiS0v5sj3ZZOCnSXtjBQfbXe06AU5UyLxUObBRprmcyqWg8rAoUja3XJv+9AyHxl3vzvodsgF ncyCN5yuJtRmJVrxjyRRljcy7C2u1v7p1AaEP/btmptw5neN1qozjK7a03/HoDwKpFOCJQ0piqUK BkhptLDmwW3AC0dFYOiLXDbEg/FmK8//fYJm/WgzhaII7Nw4L8OjO1HPDwylEAiXWq2AevgQMw1/ z7QREfb83dBx2Yd6ykPzIa8YXeNaS7LNXnD901jKut1RATQvxPHTyYuLE9VsGTvgKQP1nJHt+Jm9 b5aZ1+aLDWwPKcpttfJIUK9jvtbzvQiKhvVYD6zJosLqdDsHARROUeIKYnawENHUT9LgKcKbGQYc ncYNmnW/IVeHrI5GxqVR/loRu9lqFTdse56kLtaygCEhewwDT0d8G3KZlBVw6QdVRF14naMRl5ta DyzO2q2hQ4swJhBKOIlCDFCgCHhzlCojKFRuCkaESn9Ao6geVkIDQeAw6PjWodsw3m7vUoGA2Emf MwrkDEyJ2Cp8obvAqOsBqZ8fE4LKO0ziZlljazULVellGctphvfF9b29SefOFEUrs/3noyFXWTs8 aDWTkkY0Qt6W5fN181x0LOAaL4TL3ztQPn2uP2cOtg37QuxMC+4Y9vQN5QZSmzSv6Kvm8nPBXSXa 8nSRYNh333C9L1oanaaO0OGB/xpahLCG7xxKh7gh234MdCeQkAS9R7cyucSRfzJkgsBljMZbTLCe 6OXwqbC+BX6sUYpgio1AEB6lmYzKwjrHs2xIDiJI1N8nYpruD7BoiSC9AaKAvrDccnU/PRpUJvCF r6OGPrTZ2otsNQuF1iViaV8575wp6taiLzYWvfViJehaOfaQJMBjv0XJd+a4/nSY1hflnFIjsWgX nnmm1uKIunMgX3sialNEo2rqkpauAhc62YB+NyH/MCLd6tZgmf+OBf7fJqPii71doyeaZomAHEe7 W8oAur7cERcQ2dG2qib4f7wKfuwcxgAh6/jeRD06nvKwQsKCYiGEJtRM83WVSzGRFBR332pBH8Bz x96sJnxtBnur6kuLL2yzQxtPRhpGfGAa0IVnOQPxSriAFnaqFQZIbVnwC3ZNdxfLf7riXbR0mlao XNd4V7vucUR6N935KG2olC+VyQ5lex4Kh2Cv2L80E286PkI/+6nF1zAjW8I8a0S0mNlbhkD+LdJX +EOAP8GrSjvsKC3xAIpVJjbsqF3NwyJNj6b1W38HOfquqnZzhZbZU/8EN/lLcWRszRjS0bt9DVvL Ao823fCeGSEXvpenePO0yDl+BbfHx3j3Fmv99kYu9K502jf4bWamwJT8EkD+GgmPWHCitKrIJGOq smBX2oIsL/KgpgnlVB6lzFN48pefcXDm7bOSd+c66hLrINe8PlynOLULIfOctqUBYRVetylT18pP oUHDTNcDc3biBuVg41+MLAFrTmOMQcyn8BFWmJMlGRXKypzx+A0YfYPX2ZpjIDKzxKzh9rgIau+2 Rf9GjAkLtgJRlQsYYGbYrCPJOCPLLG8d60IzfCdv4KEjOTUGazGKqX/y+HQ7WiI8GkidirMDWXh/ EhjatjfU380di160+/ct+no8qEAWiD7HVctUV/g4NxLRqN+z1EK4oBTnLNgrRxXWq+bUPgxY6ZJL y1LPNyTPvbGi7vDxk71x8BeZ4booNP7o8N8WG6k4NCExuI4Z2oFZ0P+P2v4zHY/fyKHrA/T0k5QJ P4b7cHBljzEENM2AbGzEteU50SPpUmr1jG9rKivcO9iClw84nvooEXJDV6TEXiAjEiL3v0LDOGwk ANNsG73TCnehaVHrXeHS+JDPyNtkwbhx/GAAHbi7na76cB4YnO3Xcdsyxdp2kc+ViBga9bOSoY6p YLgCLvsmXfxpvWNZDk6XVvggfM7oG0iLEwdB4FucJ7r8KfX5k5Ne7OQfKMdduN5biJ+Jm/Xluegg 61QQLS8dc64lHlDU+5Xvbr3mF/jrzeFGg9tfLISdIeFbbFbyXYA6d/2h5OdfRH/SczWIybHU82Kk kbX7GglNrvEMAimV7fYAVTga2imURf8WcnXvDDixXNWggpdLjpHxvjlN3cATWohdytgkNW6Ei6Lm 0N2QByBldbwa0gTADNlenzHvBX4NzBux4+3SJtFScc0sFGycq7XQynoocPMpWI13K1Hl4gcIuBGk kmiZEz/vGnAt+PoPSEFxtMJeyYK2QfwI4WsYqZwpjH3FuAnLltYXvPdIea5GQfIlLiojjIZpWRzw Xk73eXfGuHodizSDnBKak7SQe+3diqiV/P4XYb/g8F2PVQupu0Az9qWSmnfXHuZgGIgOsPMLIpoW 9JAPHYEAkK2wHxaUyJzyeuDyuRVdQ9iDSBIOWHjiYDZF2vLtllrlQKFPrhAJIgdA/rFEXYviP+Vb 3fnpNQnIDQgPaOsEPMBIvOcQ2xdV1gp+oKTPhSxrt2LIrMfTFZFme9M+0/TojGUEW+BVYZTbfXeQ wHgc+wqq0wJasq6mps+vbW+JX9B8YechS/wkWWpI0AvdYlcO2WgazKipCdrVjbS/wJHYEoBu8M6o zj0VOjPZjRfmYyPJyUysgsZwbMUays5F1wk1eP3A904jafPpt06zR/bEr+ojV3E9u7FCWSMIefO3 dXwWYOfDFqMQxJVtiJOj/8gS1xNuimtB5mEHffQYD0ti/W5lzPUWKf8C+NSFs7+5WRjfbdTk9eAc ImOE73CBqFLzeURAzpLbOBnRnT+uWNXWhWKmaU+OMXfmntYSbiPhsTLuKMoIYBzjn25BYiEImaMR zhSNXmKC45taTLH1qAQx7fzNqfU5Tpsnu10RRNPFD21jVq91UUd2Ee3BZtRQRe3qVBY/OFZAgLQc 8SE98DC4ZUumVBHcIf8d1p6Yx5hKi7AZ9dxyYZo1EBK40CsCOGSWlZYIu4XtVuPbIG6YRc7Yt0+E aA8lC1DsDrnoq5CMkUKzS8r0sp/0PvBefrMUPPPT4aNzLpM0HkBAriloIdbuDZfavBC00ohOBRyk Sf5wt873U2krxMb20TBoGugtjXgwafdSz4I7TcB1xER5+yT2//aQlNAqzJfSaIJSbSpErwqRw8TF Bx8WUoqWOjoSxLquV/rH4cCSSlw33Dy8DJib5ft4xHT0naB38SbrMTlxKRdo6pJet/TdclIN+7Fw +G134PCkyBuKDnkPjxLF19/2ePqoIXOQA926CDcKRbZd94WZ+7y2P9HRVhdeGUMW2FG7IWXrMt4p OyNg9LcUOY83FxV8S5GcfDDciJ68kCCMMbt+yyTWHocFPIzOc1O/uPlydJOiWl7POaR6LYv3YXmJ IrScJfmPPUW7VaWZoySlfVMJUBqjRv/iAmrAh9+lg/+cGGAfkYvxv9VaxkKuhkDoExyl7Lat15gD gtCGc9zfFa9j8HlGUKbcjzIm/KhCI1PlIMsOw0FKYzb6C9uEr9F4f/xbgEE4qym9PpnpNjLbpECV eMTbwtpw/gZix/oeJt4tTIiRMIAEB/fzaUxw+dhCUibvT1zD1HnyiCqvQA6RSIPKSmvHZYWmZXbQ Ilo05BiFg2d5ASDYBrDQTwS7DRbWSJVWKXkUY+CvCvUBz2DzKp6oA0kDc+hg3oUda66R/Vtp9d0C YJEF+XStzR8D+XokoKEtOb/ImjPnxgI4hFmA27GoINj1GGeQuBorB+aM6l91Fu0sQRpQOlxJHkjd 8KIpUBnav2KesdC8R6B+C8PAHbJOge+qoGB0cH3apqgul2+2+x43hk4FC0IzEUxj4XIUHL0xQXHL iNBRUwbXBeZ8seUSPt7Wn83nlvQaNnxtUkOZMTWhJtYxuQl/7L+RS9Pb1gYp6BiNlaJJEJ8tmxlk fvMnMc+wlhWHpYlJGEdJ2+X/563quAbDdIFRD4liesK6euCVfctVKnkdgcDX9Rv1PCuV477Gtc3Q JZX69CBSQMdKdCQEzG/tFlCqW0qvCwSj75+k1fMyNLST1gJ3SnkjZSRaDNV7hOhGpEMvphlomrnO KtXBz96/AGGJ2vApBRhTsBVb/5P4hQ5c0yHQ3SDyFFFAXehV9jNr+7+65GUG5xu2N6cxMwDmSRiO 3aY+e20Fk/dyX9Avp5EZ36scJelAf8AN63tUWsPsp4bEWSUwgMTD0nF0vikcynEM+IszKDkdKTvg HIq8C+UnPdmacSNd2+mxFTIHaf6dq7smapvLU42iNMIklHXUs6n/FpeWy5EG7pyUAYZkpLu/ryLD //myj8C+QBssNtVaKj6mIo5cFmm5YT9B0ztUw/Szk/p9uNbvINydK+k6FfYFu78L0QQ+mia+SYrc /6z6YBEjQ49XyDh0t2wrfB3X/ZMY+PQYSfvaCWLvLBR8Sq+t2/Ye4nm9eVNevRM/efA10JTLYxUQ yX7tYIj8xfVniIcPEZxXNa25YQHuzfKGkoE+hc/6kUvXf+RAllGnI+30rQFNHKowV9HhKVLXKUbk 6khNlYrcZcb+LgRLBcatzBU+xb7B6+TobR38PTN6epO3dT6gLXRJTb9qR8k0FzTDjiXd+Gpwg2ll JBgdtFyf8mjAyImLu3R4zAXgNZpONj/vMKvK7nQehEcJfZbEIVEF2WHNE6Zf1JGRqvLUoIJRQfIt Z+KHjc4TDEtiX9AVgQdwaGEwDwuUD/UXEUQYMjplRjFMi4bp1kX6Dc0sU4vvK/nM9k9OyKEA3qli KNcv4YRCl/qq9US2naHkD7ainuyjSMZAU9CmnCpdNUML0v72xT0kyK7IKQIQknUF0wRSDCAPjiQd M9qDKPxZkKu6B8zs8GMQMb/hxJ0P0S/L4U285oRDehK/ArQh2d8XHSJYMNTQUwH77hMZxUSW9Tky ErRjYMJhWU2WRO9ic78eGBOQ0hG+sXUcI/aIb/8tnaOPtcH8gUqt9C1rrTbndt5cYOhkmuTsSNgh 4PMppktlEbJMjVVDn4HSQB0vs9Pp0+PPJAigk0R8uw77MFLoPv7yJATixRLfks68ldI/5yRNa39j vWJEgmonneh8ivUoLN44xKzoVEdMAFlftBVw27pBPX9bUc7ihjplQJp9+kPohUwhvMiwoCsuhYKu qWG3dwR99bjsdVyyZ+/tGYfkniXa2/Jp/jhgrMBj4crj5ORBRpn3P1wZYjKnt2yQDIv4PFTxgvCs rBP9TPiKmsBwiH0szg2HyK3y0ICFWEywR7pWa4yF+GHv+iGH9cQBkyfyYeLYE90lMLAQNnXWU4sW NY8An4P6JWvUn0DxAt949lSaw9vQZhudmBpy/6WQL6FnP8mU7/F+nDO06mBf63BkBAfEdy180uOa +l42+pdyK9v3uVZ4JApzYXh28DO2tfzVy3//mJI1ZTf5JV2Q+TpXTQ/M16fEaRDz0/0YllrIHqgd G3stSlZ/hg5fAAxi5J9hjPyYZj9gPQBG8x0hwt1QHKOi1dN87lG6zdW+aq1qBZIyEFRNALXjEhKx X43jtWrjETK5c/CKa7RhHdAapA0bRphyk+ZlYiU0XC735BlEdAPgzuPczZ3Y7TdDTMu3IG9/tvQT BQ6zYMmsd42xV+cDTPoFnnvpNqPXEdSMXuq4qdQSiLcRl+VUH99kOmLlne9CEgqH8qEIZujC+MOR T4CipvaXyFLppMkzrKfGpxlto6h0EKzch+/Z1dzIrLLNPnsU8zD5BI5swLlwYlYN6YViUneQOz9K s2daupZ78aJsUdzawHv6LN6hn+LwMdTuf35zsrhIuOwwxie9FrSPnmy5qJC1IC1Vqryj6ERzhyeY QiDMrCywYIUFsscYW8E5YhzKNnZxh1ogJcngz83k9CW5R7lT7gft9fKRIxlfFtmlFm4bIlMf5CWK LfN99oLLPxB7yklynLrDX20tustKFcqIsdgiLkq/9zeIbC7IBRAqtBVG8b3pNFSURSZr2yhuwg+J 5EI2Zxxj5S8e4s+zr8pZY+rdzxhQfRUPep3Sb+OnBysCUBs1P9wTYxbGZ8X6Og+6aY1Sd0Ld7nPv Cn+dBEiUwHBBXEwKOfLWRcmWiDWN+fn9P6Mnm+XPEdSYKkygyVU0Y6oap6MmkREt4hSo++kLtY2h KLCsofos4H7kh7ilsZHWMcznAfolvpQy86OSYPs9uQ3gBNW9wlfjZbphkOTQkiHDqR5N/0e8HWZb 4dRiPseD/hfkFpN4dAKVnPs67QhV1acWWKMA7viGJEH6xCvyCQQ/LR/qrPZODoIgWB4ncN8UfGAG IcIHAkIIOcnieyo62Drv3h2ZvFUnf2q1RJyvy0CGB/5IS2nD8p+Um9Wd13lpSrhEfE54pnLHkGd2 SBc5ds4t7eTBWuP3X3K6dGZKMYg043mVRM7jhi5q2w8VlbIX0O24RVyRIWB27JN/dOy49kcS2OKu vU3b+hAlBJy9y80+TRDwxblKk0TS9wkx1Yi/SuRvWlcTIeSYWeFceeTwqvMqqtJZ2B16ctURFe/B q9AizsCDJ+jrE5KrfZuwoPcy047C1cdtZZ4WbYkfreEKus0Qi0hiPK4lVU1vqomlyLXdXlDLfKZ3 C0k7rlkyRP50mLTbz786pW5WHr48QbEVHt9hfqlscThs4XJIY0Aox3GK2HPKJgF52eEs9pY4F96l vIsyQSYuOKoyQ/1atosBUgjo/XHDAl2yB++i/jC7KHg1VgaDw1AfN9CT5JpQ4hk4iL9nlF9QbN6B /4FhbJnvxxiju/ozLLBeP4JGS7d44u7nCvSrLvvt9qwExqlSKkyvUezLyP4UXrZjJXrJjHnJa7b1 wtB92I8Q01wgpwOE86oNtGIPt2IzBoA3cklbym0MwlA+Pq6Ov4PQDhBeZpSUD2fYZf0uVvq3lCCn HZPLE/lLdYWtxgrVUkwjI6e6YAWtigqfHZQ4L+fK/Zm3N9Ku+63Ywaxc6qVvU/+Xgh5wqjK+bU34 AJOUYVhM1ri8vUinIm5rJY7YxGDkuEwSTiu9k7seYA4sfleJqrcEKgI1zFsPlvv2ZiZYBq+mt+Dc A0/oorFpj/3lLXzXf/xv2UQMfJXPaMW9TZ2s9HkRKtCjKLMj6fVf+xiox16izmRsLQyEMEIVgdug lUN60aYEIoayFovXzmondczIDvh6v/howm3jRiCW5zUc0rzSxHVuGxMGsnsxfOrPDY9/Q26j+2ua r1ZwKr0iBC3NAu1lz9lkN9wdxhtgumEr4dcNwFrKhEexeAqSFknJJdVkcNjYphxWePEyERB0i6SA lpAMDIj1NFmFuECFp9B6QgpZoVWoO+v2bgewi2jBjSjl5+gSK4xhgS3ZxHpgI02KxIFYPtL//Msw S84yLBj112gzSEAzL5D1xzngYzYABETDastWMIbxJoCmvUJKIeOfIjyU0ZzESpVeU6XrSktqd/N3 Uuh/8mduxMZHI+KC7aw/89nRqZ3r5QQHuIfhSfDolt+NwTCOCGanY4a33KoN6Wxu6uZb5ZvYyW0k MADIgIyHtlJJQc57IHYSd8RcDkAey3ad1yDDoL1t+LyK7w/1SFsmj1jytzP6a6wSgKKgT4nutiuc p9g5b3AghhxQfFSXDns/fuMbWImiEPv8BSb+fDhFPUqcdoM8VRnZb3AD1U4lmVk6i7GCI7nIxgMg nSUKwhEhUu7dIcdqpHq5cwpWhyWAFdWW/sJ2+K3JPb6JG8WqXSFCQKAt3aiUA4o8p1zPQQWU9upu ss0HZCG6xt99ywC9jcAKZxFAiErNV0qXnw14nELnJIvz17V81CaxN8vl/lsSUIvSPV3ipKyOZ+PH yIHRcWhtlRND0pCt/82MqR0Pwc84RtKJ4aeB1+BbCX0bTz4+XzfDuQzu1MWZHrKvO8JfA42nXE/p yKPySYwMV+kcS3O2IoSAzZdgxrUIHctwNqQ7be85eKxEaJDG30Fr8ML4+oHeissFKFyXLyCE3j4r NUl8hiQjgdCMrQlO+kKOECncot0a7xnX0vHQq4fdnTUEh996cxZ/BckBuCu8u50ijqwsUuRZcUSJ RUMBf8uCGtnSaC/OqSjQDORVgzjHdJrjcp05TXO+VfTI3PK6Hhmmq8PNGP0tVOVHWIiSjB8qApqJ X/j8JBTcut0JTlh0KCrFyIpYD5vWvL3PLb8bpW053VNkn4vDF6Q+Ki2i7Hy7JLLByeOVbQjhBUAW 3F4tg89CY8XXNpTXgXPA4nUWGXqj3U3xcNRrFympMDOlnw9u4hRwNgp5GC1EU/+5bdnT12Ir2/wq Co9d2b4u9vMeMNq/wWwGrDKIiP8SNUk+xW//HRNuibXqVsm9Zm60dbeamYyW6wv22EwBe8Z5ckus arwaNnoQ4En0jhv6NYXH4FRSZxCN8LHEy1TN7cqTlbQd3nIYaGlo7UBsnlc+yQld2Deoi+ZZJCfB nlhO4xe3bHY1YMr7VAVEGUZjDywzbfb3h/9AM/cD1rYcOg26xyg46brL7A0FNGQnERdfOvvcXx+J TSSnkdg4vvu1UFwFhKM0D25EJ0jr8kCbXwj0BaNlz3cEd5KaVK1pOImKbaTqNtqsyIg2udWTlblW wUvDNY/ODt0e/I79MSziWLZlVIkzAtnbtfOx/3O0L77sDqyJe6xLZhsU4F1jJtQ9lt+zdb6Nibq7 faDqTMdKLfjpwz1x60ONVMaVLBDP8uZdjwGoxNpTZXrAXvC8bql4/zntrHXp/jLA833AclN6V8PZ YDPvoVg72InflbkgagLbBO6wrHVy8yoakHLnPb57c99t8ithChBZxFkT40gXTLnbQKdTaUZH5J+D IOZ37ShlxJ/7xKPbFST3P5MXZ6uxTF1QD+ZfzQAA3nbF/ohngNxIR22gRmOaZTC78Gm44sx/WkOF D2mCGepY6faZdyFVD+0v0SqYz/RyiR1BAd36OF8Rg76piGI6+3N3GgTBBKaNSL5zM6X1+rLHLsD0 X4+75UctF9ja2814jISw5OvgBa3xtO/qa4d76w7h5XaMDO9Y74IemzpL0/IKnPipC388zk+gZnkw Q3lJc912zo+GH7aYLcjvlD/uokCWh8ffqsc7TSe6kuBWzrJKkfoNI5EQJjPUVcxRIIZuP3zTELyv xUUQqnmQGq/Oq5MYs+dJzxv7eRjpPp/RV8G4aKK5enwGoTrxe3A1gYChyp9VRJ/l/+yb8KLKw63A ptKDwOC8+irhULYihzksjGgFuzB5OkcihomVihdyMT1G/uJ/7AvFD6mu9XibElOy131ADiy9QP0U y4OMi6I4iOsQFGqH0laIMSGEZfISDpA6fdN1rYNMnBtYV1SxEHptbBTcG0YYVMCQ90p1Pm7er7vH swXcy9qmQHDGRD8YTPNN3OrDZVOlEoIhRqnOwTbu1hDjnXfrxJB6JeHvzGG2U6bP0wLs/Ce3qCQC WIe4zHmbX73Lgqoyix/BS8xh3PTvU9s4o/stPPAyodQyrA8JVNS6GWmn8ushp4oi5FMnaZCnGIrn 07Z0FGPN1+R8NFPycbR1WZFd/AQEcmviuD/EjYOwBVc80hFzNey9BjiCnz/qlcMfQI+sYITrqU/4 uoGrQDJGyd4c9S7fU2bu858POjCB9zfaVST3o5klw2I/RyKCgf4uiL9S6Htzp8p5GPXk1INaOhlT nQ85SysolIuAG6S3AAUuCrMVeYiISoGfkSm0xlA7rjqPb7c3uBE7ntYt+vS+3pATcM2LpzjG726X hZ7L2bgDduXYwUFCDAmbP6UfiwztxA+2pWiSoJo0cAllDUYmU4MW0IkC89/pJjk71isB7hX4YPMd Kc+YefxFUaw26nhenv3UnP0X7M5LBaFp1wDQ5pWL+FB4cqMyZMRzpuUTIGXACC8xqHaCm33D0RXS 6IKKjb13oYI4lj3kgyheudUHwxlqfHeVWJKfZGE2xggqVt6ChFIgJFTbVY5FiFkLGCKJxBLBpZGS iJxZEqmSFC1OB004iNfN/CL2h7PAlurAUsv6opdSsbseVD7BfNQIbVBDZoADv9deBh9gBOp0/mcb /MiuQ75/nWYnxPeIZLTdis9Vy7Jbh4K/jhEhqYse219SJmSk6Rmq9egOYn9+FkHFw0Mldtfyu+VN 35YcswOoBFW6+hRkQaydhiHoG+k5ljN62ApqJgfsa6p9trTbOdbruUVX0puF97zw7zm6MwIN8y1U 7yevIFc6FYGbwCA7cGwxfPmx7YQt/5wLXFyJWH0COplC9V/1TMsFMkNJHxXV22XSDeODgHeIUd/g HauN+sD8o6u+7VohAbTdsoqWEgS5b2gFBT2EZ+wZQvu9DfREFrTCQ1xt+mOLoVIMfDBNuxF3ApDG 1cgw0QmcF5nvmIEwCGP3VUQZ5dldKKlRPTLJ6r8DJKSj6gs99sW/8bSFnXsfqmyf8rLk47Xd1eZa 7bl8eGMhT24Ysb2okIWR1/PSzlJuwSeN1TeNvbQv2tZkrtpzTGXhstYcJU5gEbStoydRAzcBmaTe h9xf9OzoDUZ7J+TtTo9w4TtpOcNBxOu76vDtuuXDRxPVQLsNyjZf1JnsfHnVsN45CWkAb10csmRG 1pse5MVvEayQp2btzjvrcpWH+lbzEKsleweBj4Bt6pxsmpQcpoqGYGJtXdzGARHPH4Z/FOkkqPwG R6aWI4AFvEkwl3ybWPEMF3/Nc7NNrsMKD6YWkJHrUvkPJiwGRTUAVOmlR7ZHzN+91UaEfzE/4WM/ o7YH/e8L7vQIuu7h0EUkzYl851DSlCfnBgCHSNn0vhOi4s0TPiUCw9ASUDttwSbHgVH8RDSvmIK2 2U6yYxU4VhOm4jhIlQ74I3wDvgvaXkNjhpD7oZYRZy4jOxQQ5WwwMWorb5Zf2YzCDxYcbpXVdz2Z OBM0t9p81KD5XR36kHBsXvWj1Cqm9zLtnZi6LHjMhWM/fjQJGpBk2SqYMuJ9tNTmK9KmUEJhmAW5 mXU6AEoScx3BUGa1lBAgi8ndtBYkWO3awZUIlQhaq/upadh/w/7BkUN/pVnrYoPKiKkOsh7ST++/ a0LUu+AoP/g5vszONsIFdl0ItjQHFzWPnsZn8ak5H7b2QtUQ6hAeMQq2l07NMUvy5eypXnkk1fQ2 xG6W+v5x9Fjjxqz9qW5Gt1SwU558We4zcp1CJYXOtdtMj97Hg32+YnyLoXtJUtafURvJqYCL3yyI vsd2OZ47mJquvJIekvno6CZVXaqmLrbPf2mbWI4NRyucDAaP9vJwoqKTJ21p6cKgJoOEwyfCn+BU SBPgUVxvIYtNPxEHhJoq2+hyUe3y1n2RgMRawEyOCuApIAGGXaw9r46rCeDEhhwx/5obRxYuwI8o WCeI/5Q8o2ObgMzHRIUzHWdMXALStkd8+KgQ6f1P5l4kWR5hR+HWqSbEGxHsEtp3iXefjAmIXrMl i2XFRf0IH7jbnQSkSXZE5SzJQrWetcVwO/Vd1VJG8m+WZE8r6cJrX/Fx8saxI+JBKG5frs3MKafj c6SkRGo+uiASGMpVLxzkgGtjNEF252TaOrfEJvuuY0cx7bk5RJGCj9Wpxvmn1cyhKB/pH1REE2cr A/UhfSX8ocZQIg194CipprQGljR3dYxSKEBCVI2agFC9GNjze7qlySXfOb8H44u50zybTgzV4Ocs nKBHQ1eu4ZO1T+aNwLFjPONiLRhVdCMnLmX1EJgGNfUsLetgZemEg44Rjm5YDxDve70W7vIlht7B sOzRLDehPZis/WIEG5O6u65pFs6qo9sF7uD1fBHjJVTWiI9UWgR2PM1ROgWlxjeibmCRdm42SN+t 7wLg5giwcEUCCO1p3ohVt3xFBdwvgfTk3xKdobX73X4+WPsJmvvBG9hcZzZYCbzmqMbkYjIgZfYf 3u5UL5tGqQsla8EgrDPhj26FuY/aS3yjmslKbokJM3cG2J4g64pIghfnh/cVfodjAhdZt8NKTryn Bm6cN4vmYTB+CiAbdGN0a//dlZhE3F1trRm5xSFEX3apYmTDSAe/cFIvV+P1JQZgKmZ5E1Do7wSo ew7OBYzaE0TsQkblnwFtD/QoDdaZRZvKqdRyRFi346p3mcVWpcVmvfn5wX5lP+PecbBtPm0bUAC6 SUcq47jTCEYIaSlSGZPthnmUWcOfzMmHtsLPKY4Mc0vyhK6lR07iDXmNXE5AgUMqpNhQUCefUxMj IGiZR6bkFm/BbI64XilfGiwvSrKtagvdrt6SXOGf19FZJklRVpk2P3A9EDOI/2sIkrl8wAfRgAyO RbwKqwmgMbv/KPY3CnWgfZeYaNPhmJ8TbQFXEi8dAuihZXXcGjIqOrksloCK8zmDYQm/2UROSlKA mXocbgOoMdAM7l6sCYGyCnU+NZBgUzf0yRpS37YdvRMbmH6ZTubZkbtPwBdTDs5zvyMZmcOfTbdp eKdng8za1p9T2aV23e8zQSu0lz1ySje2s47D0d+fQ7t5Sf9KV0fD/8ZksDP4q6DumysoF9YBwC3X BxSzhV4ycMaMlPAxOCeB5CyoL4ku4i4C2DaybHCjJKJtMTeNx/iA3gizc/VtCxtoB6xc3fgt6Q59 89hdZHGoP14atjIn0+iDdjIY3l379v3pPL5tTw4FifB0EV3FpXgpADfwObo0POkWJDVwNNE2SoZ9 i2e9COCK3easucAv+R/pTw0qfbT++cfaN5V4nMvw5O7BZbNuZqsw4UR8Y0li6XCmnZDdDC6UWWWs 6AFAzuqxBmTojOSZnZsAG5MrTk/3U4Tfptu2rCJd9k2cFNOuVU90RMcy2z0czQgX1HaMEy+BKGiJ AHGOxaf4uLHzUha5ITmD5b1dTNadg2spx+BLEkP8/8tmjS2O9YMY0YOumIucpOXcF2HXJNvMT4+t f485zmQhmrT43Z6efI6fJEjvRFXYKrvbWjnaPq/keRzOplGjLH/rz4b967o6HelQ/WOEH7B//rhr AYwwpWSdNnjeJ9TYUl5w7r/HLml/XGd92DV/ht6+dnpFhVuBz6H+Tjt9/dmxcDpdjvctAxlRAhmJ Wn10MJUMPHWadxyIjZzuDgijz1bscqvbzmg9rCiVA8FLTQEm1IT9+M2eaYJc5aPq2qGYh/d/2WZm R7WXIrQSrSKFUH9Lloxnl41ZcqJgBmihdPkAjOzJVtm6/94AXl1tA/4u9xVwScfui1cAub57VGFU x2bCY014FcQTsSlTkjqBHJP0gprmybHWnW65eOMEGWZzcxX/HSdNJR726hZ+edUYsmejcYtsDZoj EuFeUUPi3F7C8CxFOFN2gtSYBB4RFrBc/VaGXf9yl4C9VCZzPL1+7bHKUvhnrRdu30l4glv0vNAX vWTgK59VrD++K5LOMD+l/kMmMFUV3GqcQ+MVEi80f8fJzOi3D51qLj9QkYYdZDuAvf1cxIfTG6dY YqsKHzLE0IeiWj6xPWNy0WSTRrrDkSrXln9s138fxTSIbEszOWwXgxSAxhmCXZCQDYbyDo0Me6bo Oai8sT6NcrM0nT3qbgALPSR/OnsIbET9Npo7taaNq3//zxPgf0dXwVCQvczDwETG4nE6rv2ZTWIi +KAax4QPjii6UkuVLZcATeESfSm7ltbziX4NLX17zrD3Y4uB5XGaVuJk1L64lDu9MY30akahWX/M J3RW+lVYWezgYsaR45Qy9+Sm6mJAef8op5yZPticJ+aTI/dsfAwgNwoMdJdgn1G8qV4EsnCOXif/ VydMpOOJ72tRQfu1icVH4fETTdoIY8VzMG9LdiVv7ctyrFhSC0LBHBrRd5IAoBSUJ1DaCkkWqSi5 trjizUGniZOZBjFlTgXmwlSK0A1MR77FUG7OU1ywwmN1jfNd34TOb6PruexRmWsGhFAVLhRFQgAZ 7xRS+WC0o7WVPl8s8TgOfVq7hgoRSEbW0QPUNvDr/1s4ZUNrDv4WK5jJtPP66io5lFFd+Mtcixz1 S6ZaiLPdnocfYuZ2OuotfWhRjdLWs3vzZVLx7PH0yPTO1PBU/HITknnDHtc+oQrhQNlAmPFi7uSp 0YqNboa0CbIxOp2z8rAHzdaQyXQ/qqM/H020tgqZ1Kwh8MmwEtCX/z0JJOqcdy4YtuAEO6bbbKOC n6scyajONpGh2+PK8VSPH+0sx5Z7ezHDRR3ZS8xJH5GFb08V/RLQbSn6pNPGMBL4cQLVtkTwz36P yNiHNyUyGPIgszRsmjEBq4KsOMjlE7ep3sAFQsPiPVH0fldtsrp16r4Hqw2rMfzjgHfR4WxPg9iA FtCyqAd4oef3eV3zWhej538vEcvW0sgUyG5bd0DZLZ5B3NdL4vdEUa6sBgQywMgVMkcyL6+ipwmx YIWlY6b/ToFwJRJhonix4VULKCAefiVwaD5ItPKVvP5iTvIYg1sRw4pPMFugIb3mV7CvBGL7qEx9 v6zbgFATk7FXjXdNxBya1SZjdc2D4S2Mvfi9ubXkH5MoLUao09vSuXRqjWB6yusBnqJe9vPdhowU 2adzFu0M+R3sq9BKS5/F8RamrxjWPFnfZ/BAQ6hUVIoRJDl3G2k/7qx0iRRgE4HzMXKtJafadKh3 FZl0KzZ5QsaqmXWgK9RFW57CZP1vODPPrQVTJHCnF+1G7e3Suu3Yi0jMZ0pPUeTuRTNo8SJJ8XGx uE17qS4F2SKLnbazcxqKuwBFBlofjoR2sEIqEVsleGcEuF5cr79p/8dWJW4eFpppqUzxcMrnkfHp VwcrpDraXRq0JXM3oxCI3SWXmozYOjaYBRwADIRH2iG762Iu+iWY9jDC8NydvfZ/SN3gIqD33AkP FKDhd4ny6jboA1pd7KYE+M4RPeH9C4tjOaCZ4bK8AEqBHjFhZOufdy4XtKDVqUusMGpZES2ypsLs HTckUHqAUjBUlaqp/nSzinv4zQ2fb8u1QIVDy+rnIVO0cXbfO5QdHP7QDosxjVd82brF11GNLFfe yMGX35sFw6O+UaJB9JP72d/+0iJVgzgLO9aQosOy0DID00o10/USbxrbdJcT7UIjhuQSkAeEVnDQ gYifHm92sF1E1wEOJjcPS1vQz2YNLawkKdLTo7r80YIR8S8Q9sbbvk3NeowIJ7NTuiqlleeFsja6 mbh62Eyoy9unYNSi3Ai9WLMPDg3AzLDr1yvonYcrzrrCpphVNwBimCPumYhmIt8SC7D+G5pm5vnD ZMJlyXnMygCSfFNMgs6q/T9I508wCUB5ZYYbYjxHVXIZXPHjGHnOr3k2A1SVljjKl5BN89kvOAsL mT1IJoc0xnft9WMYskHpzpRG+1asFgTpkgncpvRIlO8no2O1HAqmNXquVhaAIiB/prrVsf01dqzD uGXKigtDSkB7uDoSMkl+Zx8zykZuVsXhhLPXXniHJlvmwDb/uFl1NShNEVSEW2vUzWDz8HjUj+FU w22skeDektChY1qhXvNooIDLLgqY5zXqoN6Dajf1bBwgLvsWogVV9bt3Qc/oMhkUL2BSljC538oV GorKuC7kGHFkByl6LEq/bmjlrVvNPsRhvkazY/M4E9oGac9XUQRiUrUuJ+45rt0F3ctW2+VrsZ9b r44UDrZ8Ayg9G+/EoRgUhqoHhAdj0ArEKRxuUcUHMN9RBR+UzNxj8Gte3ByqNwnvjPqQicxrH3Lu 8guy7eH+U6fokIbX06xC+BBRqmy0xRkufmqnlMtBvmFBrQWxirgRGny1yM8vKAXAgnib+i3tvrXn pn8q6ez3CZmik1wHt1NgP6XKJxjJ6uvI6ecIZ4hrJ3yZAg294bkCTAvIwT8k6hi+7ex7UOxH7G+M BJCawP9NmYdBwa7I5XOAGqNipgq1UiJ+6sh5hsmCjQV1+NiOysermZqk1Su9OANK+s0T3tBbYrzB x41lgJUB0t2RracoHfajQllBZl8AvXKu2fzOSfWoB2+1T5wnPvRf2qxnPIeUFM8neNc746VYuQaL 0ujGe5ZR/4BIeGCliTqWqPHk9qahe48rhes/vlSlbkNR8gtcZP+Ztp+jonq+t/6wA2RWJoP9G4C7 WgcxqK8FQiIVn1bRVJ3ziIXYvX6Rv5HSUY4BqrFqz0CO6WTI+P2eEbECKvek30nTqaaYkPrv2XCn QWmqRY/LzLMu8VTEI4rEvw0rJhe2+rNGibDWJ4O69cAomdz9AxKpchUAKtwyKsFIALdY9bdg9h1c Cg6hDjXLAPOShLsqLki8AM1s9BwOKrNDRR3xeVIB1CBIWc03cMwbf9mqpwAZByaCACxwgwJ4eN4T UboJGmj9nGi38lkB+3teP4u9Zh1cIUjJr/bLvl4nYoD2n1xrgcTX4/QL6i0+rJCqUKms/opmgFap cqhB8cJBdkXY56Uefa+483EzmbbX0AmJ7zrIjZbwvNGgZf9UnLxRPls0pyVWUd+V3S8t7ZqOdFQt DrSKITA/ndIdO58/v4Haup/qZS20NOORB++MnnPbJ8s4TAjGfB31Ob7uRHajiLlLLJrEgMjbNR53 qx7RPQCfaT/5qfbE2xKUnfbJHHLVD1Uu4HgEVNOcvsRJdbBDv258p4Uu4lNbl/frZ6WXWI3WcSpz i9tgGLvy89EaNZS079BEZqbExf8swPA4MVdMnS7zjgR6WpNtwDHWk8bQfLwgC6QX7ecVBALi1lVh +mm+vEyYVJxn6CSsor0q1DDFyhQKm61LiqPTqkUQLL1rqJRhKdYFXY3lbbAOQ1yKonSvZuRaMlBG g1VX3nGNyhmvrsCp2TMnYriAOMO3ZKSwj4BJptxiQ4XqtN5AX/An0zE0RhAsAqL33FrCkYqFKqgr Azqu3B7tR6L1Og+dUtfygt2n1nf5CLpqNd2P9JfZ4ovHCjcra5B3B9S4utsg6rak1CTyqwTAlFtY JnZAWuJi06n2YyGZvanXSYUlgnCcbdMbFqZq8JTubMjbPaPZinFlNzAfMX2x07Ywe0sqxOhtYnYQ Q/aUA0ghe306dN2mbnUQ06aEUDxyEB9ooM0ZbeUr0WjFgEB7rYk3v9YkTkGaCvSkfMHyX2aYu6su BoNLbN+U8nNN4eMqiASCmSrMGwPkGx6T01FuRUQRQSAZASxHcHqqKRD3sKhGY32HZIJ4t5Lpwmqs HnnFv58kvK738NetSJvj1HwMqOPXziWk4I8Cb+4cHoGkW2T6vr9260sRb4oodSowg+0FyPR5Q48S Yc+UA9XW3uGpOHsNGFAiOVVr/gk+ReX5M/TQGPHf1aKDpfaGJxcHyBHm/fK9HhozNp8H1BVoW0oW gDYuBgsg4VmuoZtFCcxn5dBTt5qX4mKk3GU3sWu2m+LsDnWToPi1tiPcpvE37RBpo5312xlAccKd lUUeiVUCZHOqA6Sx34B0kwmRSS144PoajvW4qEcG2e8bFj1reE8wXP4TgaxY5meUZpaA7ChuiRUN 46EFcObKP5vnkJS1LyNafDCZE4hidY+rwlpr0fJLdiVahGNkr8KvgRBcXdRDvNDsKh7ZFS7xjnKq lRLmABHnsb4K+hGyeHYtVxo6yZDT/wz9UubfoNPqkkAbZH5Kt6YM/7Qog1O3qmUCLOcXhB43MQSN +ZLFJlt6DYTaf4kBMZfaCAe2J2V4MVb4+yCbduibRALf7t5ohHMV8+O+oMj5tOUGLUSs7pSfrCaf p6/1HPNZzugY+xuFzWHBkEaXEzJTHsu3Q0B3nIarGNO0BeY6flt9f4Alw9l826LYLkt74x4QretT Ubko6iiSmKmdXeHrdS1SSfxe7FVZWqG9YOrgYN5sjQxgr9wgc5nlTXeSDKyLU5Pl3fq10Bbqt2PV GBDz8CisXsxEuqASPG9PAL9Z/USO0Grc3/6QQWuYSTdyLGux5oAJQLeM5cerHcO/mODFQzkDfpnd UmCHjXFxfSRCM3dhbpgyxxigBJDlYFPSxjmoU3+VM8dsAzbHekRKZqtMwuMFqMrjS6Zwt6PjYiBc 7Vqlc0BTgWeP+Z7+DjiflbFmoLfNs1PFBS5RMlbUfr1EEdAaxkPlqNiZsPmqKJ4Yghq1NSrAVXXI wS1gr5EN0UAs9a/neD1b9G19e5/bUQ5H+yqBhMAfLBPPd7G4JtmKd/jOpr+daRUXTgjM3n8cA+UN 2Rs7FeYZRijpUe+RufK1HXXnexWxU59CUmSPGY2bhmq4X8+40VxqxuV8R8FW8RpYCfV77BN+abnC mXtfrGcjlFh7InfTnAX90DgqPoEdW14YoFgrq8r3bfJgguRATNut34dj/2076L9bH/WZMQofvMmR RWGV90T0U9SiYhb5pysWtoYJ6SRKFh9zJBe3ztHhTkgdiruSBz74Lnv/6eiBt+LwCpuU3Tq0yojS ETeLp1d3MuSF7Ylqye9/Rj7XC2nOmogKjhAwwxzJjPl3EO/5SDEX1OCtrN9lSRDj64d2JZkxf0Kb whgB0ddmMYMvdimwTbIGE6vVL/6P3WlMmbvRz+IQXc2U1Yz6fHGqf/3E1PujFeNJJjiokrB1ojQ9 kIfU5RnhS/rMmhgnVzQfi2ekLFs46uCTbvcJSULIGVzS7oOGPbxtcA6A+8g/5S4TB6TIzSMeC3lL KKDCvCxFUHSU92Sle78NZllNFhF7t7FL+k10TU/pOfab4kEJLFRdgE14U2ANCxENDqTMWSXzh1K6 stKlqtPggNXQkHmOfbj3FbdZd46XT77My6IjaqJB5XazEGaaLVzsJ33GiwI2W4uW+e2VgxQWKCpS khJpENiKVDu2UCqCVQG1ZWaIy7wRcAMWYvqq5/n2UMJuGlfNmF04sXIiYE6DA0iHwsH3XEFme+xY M+BuEK20Jz0Un6IKybNtRZA8/huJHJMpGJ+ZE6tXSb5PeYgtNx3esZsBEDsCavPxcuN6FeXN+L8l ozW2c2bOJURGfcqenft7B7vs2vpM/ijW5fPYLFYxTc+8+kIIhHaf0ct79s4c8jRVVXO8REErCMw7 p61b7hW3uiUkERE9RlPji2HKaz7erfx8kIZyK2vB5qs4NYCKpnzQULizFQtXoB9Dae6dMWAH969T UdS2SNWEFXkJS/NbHoakYVpri53S2tp13fniKmZduHJRrov9WSNsHyn0wwxTh945VUtdpdX+5wUb 1lP5X7wDFiACDid2+IGwpM1gmxB/W42CNTGE4GJXqiE35/weFtWj2WX+GTDGVrVnp7o8e9+DBWkJ DR3yEKr9D0utQ2ioNUSuMwE0JzDX/i3ko0maYTUA/KiTgCBFA9oQw3BVsuc4ukgffS0PaOacWF1T RUhzayPYKNHW7DIjDX7HY6A7DZclFtZaiRNtViTx1foMA5JVZkYdmmg+cktJBs5r4ze/QH8aeux/ 1MaFt2SA0vMLApz6BpFomsuh5TVp2uZFb2vx74uKDu5tVsJv/Xa6SvQQh6Rft84xjET52dQIxzNh wsoCxl9CfOJyWg2qBYn13m1URmUkxMpDjHLJFafL3ApW7j5Fm7Wk+j0spIcC8I7TlueW+tQ6NVX3 vdgvDaOJBrVk/B3FSNlJjBE4cUMrdwsiMJVvfjDLSDuTDuiJP51Qoyqt8muniO3tDadgUfgskqaT 4nkuR9O7K09fteXQJMXqsKynw8821IXOpFNv2aK+Fg2K0EI43I2uQoeI9Os8CjE2ec8DTh5vwK+g 8HHvxQiYTXuVtgOHi3LP0sUoF4BPkujbqESLPJ2c0MEEeR+rbgm8OeIq06yubsJh2+95U3tJFzVW OGsdVFFWysv1uUo6N1mxZYppzUDYYRBxrDxgFxMWJtxmMrHNVmW6OZWFAJpQQNckiJXxeyVXaLpp 2//04cpyYM8bKDlNrgBsQn9oXQnq3qh/KKyvQe0jv84bukhypxk6TsWTSzXnvhlyHBG7AyCyDmDg I/OCUTxzbw1uvLvs9lGKCkM3xpgZkG4NRJyVUzYXyf+jX17uEPVkmpsuGdKVMM2sTswDjq1hggTx nhWC3SEKR3c3e6oSDY4jjM0FFA/SoPVFcL7NIVQ4QktEaC3QCUPeiHr/gDjZsUnBLrlKr8qbR5KB iqN+JhI6LAbmolVwwkW03atJiJCq8YMxu8WR+kBGGc3lmwJBJCjBsygGbRYG16yz34RSt2/kjFMX Sbo4qWMs2SFTMc6LYk/JjwQcxvfhIrMeSOKRXdzvdnJATSc2M9aJ2GVu+ScVcmMKdN/0pbnu3J9a y0gu3Unof18TIceoLTnevLr4Avm19iS/hleTcZDfolb0uq0SoEpXDy3jglVrixqtpZ8dHJBwgT/I r1weEEyc8H6d8rYV6/aOjPXN/ni8x2Fh53l13wTDhfdq9UGzaN3xG5vqV6ah/WBIegimVkF+4Q+F y6ndGEgHbPrSJ2jcwgmIQ0nx5kvOQEnbcXCKsIsbVkcZJ55yEEYK/LTiqxFZLrifHDEZtxRDaUay 5nz9+4a3pvtTxHJEonqaC7+q+DgUem+/sjm8YV/zlH5qvEjjyy6MNqYWCMKZl0AOVWKzCxyuoiTg hAbPjbiP2iq5ilG3HfTOEXyVD8kifghDyxudf/sy5K4PaHYnyY8SiKYTFkK5JD4H6ToRipE7uwJZ ju5w/eFFn4ODiccLO1baDguSPjQrlXyiT+/uJdV1OxmTN1kOHkfcVm+hm5NfDqxR1zChLp6gc2PR /wkVMsSVFRjwuWJIjXABk1GAK/n1q3OLhxYoseUtpjac8tPZ6UrSaWjdqy9CuYOcthWpPEHv0t6T /BVal0oN78Rl4uivAEXngyTleCG4ssr0TVKj3MUAZ+wRtmFxKK8n1JwzjODJmDilVyxd9OI0aC8V 8s+ypdMINZQhefZmfWUo1uw+jCGzZiNGRZcSKH/8j3rkVv7s+sBFvubN1c5Ehc097u+uaR18tYSG tOzAZTbzsQmYUECIxaA/5VTHWxE1MFGFKI7yPFl+fac+wXu3qj8TaC8vDPya/VRiuIHDmiHwOCRn 7hPWH7dBgdTqjFj+ZKI2c37xGdDqv4Wn0e9VljPJYAXsG33jKUIGlBPyLwJPwN6nwaAfWv/Vc9sC 8/g+8VRxncY5bKMPv1nO5zv0JsBdnwxB3Jvg4kEsLg1txTfSZGZEUfBQLqawT+fF0FIVQQoLXcVd 88CX/GOITYfhPrYiOBoUJsBg0P1PdR0PXusl1mThkc9T5VuvH4x9DEXYLW6JjgSz/N8JqQXhvG6W DteLIyPrlXlvxS00AD/Cr/Pbuy/TPNpxW3NV2Vi3AYxf7po1b33Uen3AWWiO9CmRMOGAOvGrCr4f Xzuf8FjpJIUoLgjxoK0Ark6Dfvz98+n6fsmuItoazjf6JrNrzoVSBI83Hv3Yguy6URAAFH3pmjwc zDjM8vS0yaewIL6cVnAMcmsp9zOykq0njLWuLjgxtjK7dLjx5AkEQVuwShBMMvpmrasesTyn/mjc v6oDjnEAON99Q56pN6HDI+YyXW3YEv2siS2mDgfjqBVu9KUr9jfs6HzMPI239cRuy45g5auDraIZ 4lRPHxuP7LuO7wrY0wlUA9jQ0azDeMOd72VFSYMu8ucvuMoL907j7l/OWcdEYPOgW5W+WSUSXfxD Fkh9tbBS3aIeo2EOAI4FrmZ40qU8YB/iMaE3pwnyCnMBOH5fIV7zc8yUkxtjIPUal0iz8SwCkewP 22PGOu2fZWQHyOKhLHdTDMvwUI4ubxvJ2/LCHCEINRT00wHofcFkvodDrTukJXijqobOjhosbjnQ TQKiPRBT6++COKWWCbUunsRg8dA4eSjOa3hnmfN3Dr3W+7pTp4vkS+03UWeK1GAmYW0SYiM8fLJz ud+yNoRD33PElz4U/GD2MKaI1GpucwjIVFWLVzkU7hKrpv8zFxuaImKUgt7m/blIfZKVzZ/6JAdN /N3dKWAqZiztBW1v9TcI9wWFvx57cwvz5IzbUD581Bw7zbndCPUIlesUCF5RdQfkw0b+PlmjN12j RjbyIjyjQezkyHYjEn1bh13UoGVqIkyKRoIImLKByJFC4MuqmuwhicCUHDIM8lAink499NJKXBbd X3KE5n+D+H+IFOhy+Q9lALVLgzQtweSX4Z0DjKUZQHR+5Cbl3kXOfAG5Q75gUVugx8Z+dApw9AeR zBH1/ZCHakW10RFv6bMi/xxGfmw9vEN4q6WUTqh4zbpgeAn7ZPsxqm5Y2cg9ucz/Llym9kvyNfyP jiUFeJEIzUK2ZX2dCBvxm5BHkjEPMpZrA+LYyEYLVjPt8ulizAWWFS/yC3o88mhT5G1bEJL/Z1Jj HFhFuWEdYe/xZa5VyfveiHAd1YN2BpQEZdbU9o7YNcZMs0/78W5xSE5WBv/EYL+FmWlKwD2gSz8N choAQVFRUjmY5KqsZL9kk3wt/7QOu11j6DYBPP4/JCuSyNUoXoKSg6V4IRkrUJCf7MuWgssqauBK IlrGQCtvyNhBG+P0K8ALXDeHU8SsRUxSP+LKBhOtDMR7w8Jk7/5BmGdBLcugDlX+SHu95yfDcslj Xr7uETG7+gStD3pTDSFRsZPixDxg1BfB/gVPJjNnMfamKvEHXfN+Bsd0PoC2Y9K0+sBOGAH8CwOt bdTltvFK5jlElE1BS4xZHKJZ7ZxHows8hFYK9p42v3zwTXRfdpY41iyvtNfbkVs0IrvMa0ZLFujX knBL9ZIJWWUgd/YtQHBLriGbCwLTfCdKlPd6w3F0Hqt5qOC2d25BLgOjXF0h926vICOXWnkP49l7 s+a9tQiL9rvHed4r4/mL3XZzvoc5ute741K1ARRFn1yqJIme39RZ2fy8fTYqu/wPoytPsMAjQvPn YjaWbtqsRzAyKLpJPTtnfE+pPL/I2VnOFcGGq7sT883Nz4tJT0DjTIU2YLsnI0JJ/Ufz32RIENGa Q8MhGME36EVpV4WpSzs0JIslR7oxbhjJ3LudKNTB9kq/tMtXIdP2aHsbc82iV3Dv0H3YlJqfnUoG nW4g1InqaxJ5d+IeM5hOdz4fnw5l/0an95tegUjPyYA5dyRk8E0wIVR4lkvsNFM2pm1MH+eioeYf h/drbDkw1x3nR3hmzg3uxCKDz+2Y1gEB6AbKBV0GpRya/SXEonfsxfvqjGfc0Rln6Jxn1sURF2jm b5lYor5B/qhliEr18egjJCGXsD50spuaWT/BGlpxafkbRcSJ9OL+VZju09pDhOgLVnRB6YZJ4EO/ 6h3LH1KOjo5DLrX9FN69NjkxeWLBV3ullsLn5ND5IJFMtxZIyq3XQIL5tVa07XXiHy40pu1TGJhx FzyjDh3O7F9lGwPiyTCL5vaYY2SNsY40mgWl+1oIe6BMDyFONL28FfQD6I3LaH1Jjr4R89e8fR9o qfOwQr6/VeTP17sIR5lUqoHEbIZK+HIDJhS/LcEYvdGYjjIuLHegI8GfPt3YoYYRiZiL5m89xGeA LMXAZAeFBf350xT66Sem0AlEKnQdtRsqNYpLiG8QpKj8X5MhxZpLRYiQGhIyuIm195ILbN4yMg6F XV4eiCUDcBP24ZiSa93wPNyrxAqjdyd6OP+Yng3rcZsH4UdZ4vGe8WAS1dCmQr7rB9Zc9fRyJOdQ jaBd+20yef7WgcdcJc0WoCLEQCiwFSqntvFIXG9zcuHdFlVonOzGoMAbDTJM9paBr19Wzcvdepur 28xf7WzEB2QZ2vh7Ifv+ONgYfX6/bavEMKA/wAv1MvUzc1U9YDFs5P+k2Ubg2BoQGVbNWibWesNH 7fXZ9puyzqFwt8ntPJpQiEt4b3siIKPJfWI2kpzlWyB0IbC8+a9PygqN/kVIBTPn5hg4HxWMXuM+ uHdRM0LbKtxnDTgQX9OIhh3mCEeOlZbDUDx4znp2Ao4fi3LhzP5+NvyxhdLEzj8UvFm2REhDmTry h+uu5ooV7uMd2DE370thTTc8e2Ew5Kbf0HhKCzvptVDFFER2o3CylxMQhHSM9YJtJgI/vk3XWYHT vOKqb5IAojSAr16oZpktzTqo3PE0GWwobPiDVYVxmMg+dcx+agmxj28YCe+6eXsR9zULk3HkxAIs TmSZV4lhxUrOFfFU8eiPVUnezA+spLr6p3MdFhhWaW5aJ+zwtyMjj7Gw6pg+03P8Wz6CiFlfi4a2 GrhscZ1dw18+C0jsvseJrR+XRQRGRTwuISW4qVJ3lYQf+ZbIVhhJz2fIpkFc3qHH/b1Ti3eEITJ7 tsxLK8QpLNd2cU7KoszTFfetme2WvYqtsMhnYir9E5pvWSdFdZDCD49aSiAuNYuZXfz4H/XvpjQi b1UwXPbYKmYPbn8FCKQgQwA3rOVHcqsksG09HWJYtc4/CGG7jKtzStnA9LuWfpeplw3UPJh7RhR/ +Beo0w9ja+Fizen5RC6Fegj7gx7zfPONw6CfuPg0H/KTdpA2nuDGla/DPCJOZ3nRXwC9qwOue/h3 wHCH4lSXqderp0M8Z507FgNcAz7SSZGp2+4ab12bcQuu6NRJshdG3ByXGsaiyFLBgwh+spPfej7m bJRz98Sy0iqlFkuit9hkfHvauWkjKLWQox5UvAQ2o1gfeehQfh75Rxt0iwGrV8tAFdcURY0iz3yg Jh30a17Th2JpcwGGTbyDMRsca0SyzlLdyF1JvKIg+fysfX730Ur5nbVk/HL1UJ0tPtRVzoJbyVkw NB8YgiBf4xwaLD0xKBp0I4OgywDaLsNk3apID1yNIN3qDUoXPDmFy/bu5eCBoKiIVbSNf/qN+6mD 3GEGMYqOHB1omCq7zu2CS1HTnYOOPc6jK0XubLd+Y9dk3hci6U0xtR8eDuseWonCWrXbZCjNV7EP YWOXAHpqspMzGDv8TYUrNDKZCGglpL0IWLqdlTF7m/mD0Pb81txBW4OZ7rRwzVAy788BKrsrJ35/ Arpsk6TmgsexfYtpVwXhDkiiXpKpKC6nR5950vbq08Q+KNxbf8ULF80bVlKzBFXmb+uf7l2dL/+8 uVutW7wOBL2bQM9T599mfY7YVBh9ylb2NS7ycB8EDlS6Zt+sZMXWZ4Tk/6E/EVVACUuaJDw5e/2a LveNB+zvZShwLcAyoE1aH+glhnNstJMCZPWWoZetPZKdXUDlr4ZvgrrhmMJnlZXF5mWoYq/ZfUkK HTRXRgKVJwxERIE/p9WWq5/C6A8qgq2aiXpGOsVxmpRk86V0fqTm/LENQnxfLMlOGMimoW0gsaHj 5FzVsxfo71Uz5xbzzEskGBu019s2hQNGEdIVa8yfDRQkDrDKpJdXuLbAx6WR4ekYls86fie7wTlV 8GozsZvdkZepLQSpvs/AUHpibZAoCxIdhTo+UN2RSn9x0qb1h43r91xfJ+lF6pKDqndCGHiiD7uu OrqTpCcjAtfl2sjY6pKZHyVSzfB9Q/v6zHRsTXB2+7Fg+f2qqg3H+FJn4m06hBAj2mO+KElgy1Tq RL/9kGD9Xg0IOyInSH+6cvhs8Bnq+hUtq4iBoqbzcSWvpO8BjzjWqDiEl9zF8LIzHtq0ATTvhqnt GJbEQEhAcJWU7pi4S/MoMv/d/uxaBg3vK/J7cMowqnlk/C4AS5NYNAFXrpM5kVRBeMR0LB6ddKqs qvEfkK+1e5nVlQ54i+ggWfJKEQ3eLXiE+L9o7sPlzx19QCyadh8CAeLTH2vZqUT6rQn5Zn6YEhDR cOt4tR/zHcLCy12G0HbHkx+8xOwZqG4GDDhb7XWkBO6bgI5tnKeIzAk2eyDqo2mRBnmoFRdRkxXl CNnQhE2f9xmIDFJ9Knjbze0+lHQP/RO8FcKSuM8mcuL+BHGHeuW2zaJ1t+Nu0+vKoTrkljZz8Jel W95jgfBxHFOxSpjVZenabAFtCV0mYLZZMm5+U8kt8zBB6pKfRtVPhpli4FXCrkZeRYo79lH+8rxl PorCYPSy3ieOD+UUTf6KTMvTafY7YSVeRvvlkICTA2lBJoxaWgKwpaUtOJZ9Gu/3qaOC/Esxw9eb lef2kW3TrL/9TWLhzMB3zYYbxIaUbkJ1/h52HMSTlDIuYgAXy4UPLHstPo5QbN7rNKRg/vLJLzdE ceywKbkyDnJHfyKg8KQcalqzW5OEHRnAplfUEB6ypefzdkpGgX1VtKwSCt47IX2yeEpoP8fPGPFQ HsNdenG7vNc1V7SNOzjOqX3T4/gvhZhT7uAf52pL9imdFSjN6RFjtaNy+jsbqkiFg3QE0bnP+/Wx VWb27ye6xLysJQNetVGoXbO5eeiE2OY/dd7fDe+OGT/2396khu1i5JBlj8x3LHi0FK611jhZy5bX EflnhTGGtN/aE+mHPzdBG4J6vsL2JVbEiuIiYenX17nbD8sey5F2pUtnWgNTS/EWOxMf6mlFLzDJ DoRNnVjNjDeIySoQDEBKWtMuynBs1wD5Mn1T80elUMdnN4QAk5yroVImyyQNtGfnyX/C7lG0Wr0T nnJypmxESbRK7HfSE0GLo7cXm5eM4Et9go4+YDu9oOJtlAsSacDfpSrLAqv1t1P+3ve841/gxxUQ tfXRb4YG7XWanA4xPA2h5fjKMQnrYI5eU1K+BurKp05cFSObpD9zy8b2XfUAC68YlxrZpNSe9fdu 4lOPsETcvvnjvgD1bdkz3/S+a9SwUkmNsqGvATz/NXEBQd7dHPuRllNPZlZ2TL7K2OHV01Phs4ma MKOR0PrRFSMHU5qu2U//J9GMZ3BXAcAVR/8c1TCHqJIOPOfh9qnTGFIpAxy232e/UU9Dwel/4MMT QwFBQ5V4Bh8z0y5Irkms3mo/XolHZtjPNgeV4xuwkuYe7G8S7/deLuRxV64rpzjfJkRU6nyGMcBD zVfkjQ75mu348wtBpqYaJ2F7orl9k5IHth7hK2WUmfMoxIKpdZSKLWGzv06wfubumcnDwof4DIou sWT2HAsRlrbe5oCaZyVaA1/jBnCPFhRpUA77SqmbjB6fl/HWopUepBg31b2shpz5cp9Bk8aPUHQf A6QCDCOZdQgcorMkEOhLxS0iI41z8yzlzc7ekKfoFLUqx+Xu5lrv1yRgEF7qeYE1U+9aumC99FMw q89Fg/VcCSO0diRRCQgstH35ZUt2/RtnQ6eOUgW0saYPzCXoLcFFFqMDfItS8sKtcnPR3DwHQvRN iu1yjcl9F81+prcU1pGQVFJpbI1XHoCP3e+anu2ZWhbw/X5mVIVgMRHCBYtBc0m+32bz302gpBHZ P29aehMPbiG3yqpenuSndWe4paA53NnQldJ1H8ERojcM65/bP4YpNvXDTN0JqOx65qDUfWNyDeqN /cVtsajUq2cQ177NaMXPIw+ZMqLKwrWSdzf0CVmN1uxlX6aDOwzZ54d39TA1YrUuBRzkHdWWtjd+ PJomUMEp/CEY+1sXUM1ULDdu+gCLbb+eyrJN8+x/oW0+KFg/3qIP77HLHL0OetbebONxssBRV3y1 UUUeu/g0ImmcT6rqdlTfkGSRU0Q37vLyeS9AX5p9Ykza08JSa3HyaUfkbcslMRh3dlE5N+fvYcem FpOrB9+9MVNohQQQHgJMzhpu2TGbu9gfqU3Vu+OCGr+QfU7P0u6O0D5ort7INdby+AuLB+7z+ayt rq0CHYIczmO9STznW8eBWsFblMF499HovHcz1Tz5v2MtkKR0Fl+XXtYkUin8lBHc0jAwGaw75lwX mSJ0CzOdNnPpec0O22nYSV+IWAGCpgp9z369nJi9xbCYruzaA8/pjYeJFjkGPZ+MUDRCtyTnk61V /eTjAU4HdeK7sLxoEfg7M58TQ5t9s9bspW2kaqS0GwY6YCDf/cRRV5gUAxPHAaIzIRYv0EcVfEui kfkoXTQTD1bl/jrrNIGGiBPfxFEud2Ou4KpnIVXxjGp4cJVS/D5POB79EEeP5U/kcHBmk3mzlHNe AuUoKsQoBujBgDkWMqmrUp+blUPlSgXpqUUlClweenbFCdRh2cTHxsGlvMSLALpUD8GTCjsPAMS/ Z1bNSYSDof1rXt6MnX+kK2fNGK4Seh6ehr5PvxPvrMcm85/UI0kJ5qH1/H4q2vK3i1J6AsRBT5OC vaZHer9RJtKp1PKCzOid4c6yF1oCj1V/wKQY6GnrJftGMnjrwsWilS+Zcei7EA3d3iSBrCCNU93C BVhn/hOzQ9QKxGhBrcCjN9O7juGbzl8SfvObY3eOJmm6TJ5AlyfQxKl7pt9CVl0lD549xQTIYYab AVjayjB3dwXeEJwRS8RNA5P3g2SrfTC1E+NrpZNfQIaJZwMzJZ+bTea2laUI7tffghYmm8MHHd8L QPmbDSssr8C2W9fI/nhCke0J//NdSELDtmb4Gl3LKXXseiHHsJIHoyHn0xf2CcrJ5r0GR82fEoXs 8Ky5dZdjl++1+K1EsF3lHRR8M51BdcQ80TSK+lNcN9zDcwgCi2jDxpi/PCNVa2BM11OV/Ld9Hiqj r4AzoYT0WyswT94suu+vu8Hxdqa1KVqMv4HSHZtuQU/eb/ikSM+VTf5wR0UorWboJTgY3DWCn/BC 0+N1KVQcAhB6lFNLlGHmfconNXSYvCznLrFBGK1odPfW4Z63EUDY9CXseQhqE8IIh/hUSHCoS0S3 BCiFyT59xwrgh8prcPSCc7dwxaEy2iH5QKkC0ZZsU6rueOZnjrvCTRQoUCA0rG7n3mjQvtIlwmVQ OMPY0pvwo6F+a06tEkY2UzqzSmUbsWFeUlN9eGUF1jAWxJH3pkDlEg2eiBJooRjKosbwcAzg67Pc i8FTb+R+fk46aK5Jt9AXaMpyYgjFeXLz7KLUAM65cakZ1/PD6ZKGjqrPKnrcHVqsjxZQSkqid+sR fSuimmuYYv323YwW2hrlZ4W6O9L3Vnja4/lfHWNHrVTyJ1aGRX1At0Yr6+/lsV4pAb2RI02Q1RKO kfh6oZh2agvcW7wMzL5iJcbhf8hvqGH2snR8ekvh7Vg7EtccALSIdzL1ay3PduloL6WiAUMXvJWe 065yTUUhckrgDxuno63aqCuJzIMClHnnYgjdSf0pHM61ZoDbdHPRdlgwJ8hOWUFaw66pXh7zOcXY qQE3wY1dg5VV5PD0lZnONjzwRaiQF9d1L/tdHzUMZ2sC9kS2MS+YhM+yIzK/InpBDukeUjsWqhL7 hwX0X26md9dTFs4m+VY7sMcYyL9pNeX4WNmYrZBlu3vakP4KsHvqA49RSHnRAFTZ6738CofDw3Yd PgOAUMPwZyIbY32n7DjdyJYPdL18CIIjz9/1ogmzcXB8WH+Hjn9oCv7OEawqGTYi9iPOQq+NmmIv jN+Y1JGTBqAUA2/dDbXvGupdwIaUcojuMw6zmPDTbYuCfi2K8TqinCtbr5jLvly7i5kZKjwhSNeG yDiX80N/f8P81J9tvQXB+QlB8Ei0788jWPZYbtUKHtcJl9+ip6kTw8831fXdlJCodoPjAvmJ3Mf3 nQV7400Z2F4Qu7IbFAALnalzlkW9dz7ej/sVImB3UmhpLgzayuEWFOt0E0Qqhm+16Ywu7yhWrlMK qnFxWryVVz+ts5GuSOBoKJWM3O5L0ECI/h95Bo6ix5jVD96VA4p0h3crQHZ1oAbOhLl8MUM4wYNK yWNpIfIRjSPEdoB4RMbWn938Zui6zZX1F9UzF00zjR1zd+A4/v79Ym30DL1uDSKj9Gvyww6T4e3U vg1ccwdSRYgQBxEZTyWnRoFcWxz+LaYyHaIyBmyvumUd1ynD5VcbRA8QqeeC4Bc5NdmzlWAM8n3y TXRLgA4FhHLjLEpdH5w/08wU0ED1GcsyEO+kEm5TrLB3tI0Qte8DJqEsssnZaxp4bmtBJtqjZUOD DMAx68miA9BzPc1SFeEFt+R8t5qHs3BaETZ29znXsFXCOvMhXXSmXa3h+xNa/x6IYP6jIwqMRU0b 8IsHyOZUIQEjq0jqlWGyHgIDXRP0wN2mYBKDR4w4DJiDYcs/ka7YwJjsXUz8++uRAHgSgKg9JCO7 k7JliccymiIfOFaIyxYyyXOZ/7Gf4gP5RG/A/SIHPthMN3CPs0gQQGgvLgT/XCzGeRV7bSbR0nqp zV+AAs4YDeoBtKqXhjj4FDWgKH6zCJDEDHtP3PDUaTpBa7va5oXmAMEhCOT3U1DlwSsMkp7ZYx9l 3tB7nR9uG4h/NdOJ/vL+o5CUFkU/U3ABSG8ut3ofgYSGsxUsFWioOfBIVhdH4vHzGeCkOOEz3qyn TuPR4FN+X5aIaCZkIW2J+Yr/LVu8B5Htm8qQ/KvdI9Ft7DUVcWDqvr/2RAhV6012aam3i8ICm2JE pO/0zHbhvHM9n4KUTKyLKGlpEfn1TVyN0uhgCPa9ZAhz4ReAu1jTzwEVahtVtxM7XWi4aB6oH6yr X407B6memMGeYRuLHuIyM/eK0SBfXqujNHFAZG/1EaBVe6vVrzlzNH8kkEP3Fyu41WFMrm6N54lC MiCe2oBO4JAYrcy0KO4O9J7edPi6RKhII7EtcsckLtKo7j9/+WenfKJ30qK+xStHwkWWBdeCVY4O JcclJsMVaTtYM3l0+SFdpcnjWIGgp82NbVS64Nxomp+r5Gj0zr0nxLZF2ZRbCP8GABRFKNTMu1xO gRztLxnPbVrydaLVXF+JIfE622nDSo1OZxuar8708MnBrU0HyOZyi8ONbrOqgRV7NDVFh9p4ohM1 kg4JoBAeUwP+C8JOxzfdPEYBrLirVQe/F/alRquGJmRizERvFCIr9uG9IcQHQnYrGrx0hN3D6Eol SeGTbe+SjedIM1JoVp/+l0IZd7pKVIHEPz4jSzK8KzQ6gU4BFGXfhfiSr2wqx13eyhqGnRZTuoXh Kpev5qGCmy0R2ezpUUP+qvkf5HwjKAVqPqXo3ML/pJzqwApOFsi76HdpZpfoV1VBoi7Q596xsbsV ygumGoe1QPSdYUgimgxPBV6LniB/wkjqeTWd21hglfhj+91dgfTcy8Txfw+0YV7MKUTMZdgZlTK2 HWpniXzFeHCCm34gpb0o4wj9Rjskwecz06MWIiDnqlIoMoGzzr6HnLy1eVuSZEPYwHjbtJeqE+MS +iibNJN2ufQKVoBM0eaMWR4gBqqBNemQqBudH6Bw+6IJ1W5RQlxT2KMi3oXYtH9rM2y4tT9jVbJI CNK1sza4Mi/mZg8txXaUuqoM66xHaY3cQ13CMUn35vMIeNEDR4QMMb09D/Iai9pKpI5vhRy85j8Y l8Oz+AxW98EQBOpB/fSdt4Ty34c9tOOqu2gTNPLvQb14RPP8MpNncV826l6BIcjjhOxb67Nb5i2s iiVOKVY7NOrLjg4wmdC20O9mDKncvKNGyp3gg4PZdxJnRNW2L7zsYjPVAqgWRJoN606txvirrJNd +UV5G/g5JKAEh0i9CkOsHQxsWgWodS/wCotrGk7UTToRPAXKP09QjVMp1dRGXGKtk/Wo5UjHhYlE AWsu+fgcudnbCeuwvMsm8I35F7VYxkO2lKrSaKVuAvRj5PGU8yOBKksR/18lJj9s0qFcVrDic4Le Qu8a9fkv1R/XwURUJH1G0BShs5JPertGwlzyATUy7Ou06+wwclyRRx528YMvcNhE60bhBnY+JNCX AiHkoIlPrGnRExvDY/UXi+BmeiWve5p6fpYzG2DJZGJOy5E882R4ULZkTwIKTLHaGMtQLrutfYfe QG2+dCHzOtVHCpvkTi9tZ7VUxOJ7o2uxeZhZJKplRIUhp6k087W5q4z1QddrNnoh32DbyzeQP17s u3JTuLRO7p30+f8FJ+sOmBohHO0HaLPTFMzWdJgH0Qer9ZrLh8ruXzsjY4kuayxDx6P2HeLOPDxh wdrqVxIaeEay+mEF7oEWBfF0BIai2SvA2QUtdIyMCCn/1SOSP10ksQl95m1UEmZpPoK9j/XgSf2d bnwVhZHsz2kYb0OP9hIWgN5ZMIT+Jy8N6Kh9YpLVeV2P3uk8956MJphynAZwdByWYfhyozABza+q fhYwoiStHrijZBkTU34fsEAVwN31xWgmH55Sp/yURqScj+ccIqbeJQEPadB0MmBehudH5R4afYRy lillSRYpt1k3wDhxH6msJDphRqKvEYzuO3elJPeHtM6Y4YfZffASoM5ogVOeDIml6og2E1ADkwho sBnN7ZJsIhMJIJRRYQivy+HU1pGcdfs11z7e49CGEZJbmNNdqckyfmkYTNZ6PKsyRBRX/YVZLRBL K+TyfrJjodVtpi2IgxHopYDb4cKObG1YBGHgRzDLkvPahnBQoV5wx9jBm/6FCVDzBkKK0YCDq6YG EZdwPf3vOtxbHthg9zm0/J798zmkoWUs/hhoW9ef6uckLO+k3+Ml8vf1K1UxZa08eZI+Pxe1n/Be kbfTGRfaLtKHKua2G7COfzoXw3E49V3YY6aTOEUZy0bvBhLsWdntgXppfS81tQIy5z5jkjnkM3WO co0PTRVxL/K9FtAF4T8dhggPs56cfrjpKbmQEK6vIMlQLhH37zO1vBJEqJe/sy9bM/ba4JBP2nB5 np/9wX7BBztasuqsgJG4QBk7b68zyUcQ6p87FFtsDiN0CSV15xrpPhcvOMwIOuwCw4uXfpV8+Uif 6SYIhaKLue4Gtqtk2+Pt7MQlihgUZeDZ1OUoIfU6O+i6p6eO9cGfV/+ZCXqpauUIn3o/cnhV0+Up B/r9XGB5QUdEClguifeFM3gx+2g0CVr2PiMKFQtwplrHYEEUX2mYI4Ebb80apg5DavgSf7jpoHqG ysjOzltZPa0H3UNGxoUNp84L1UpZM/IsJUpkAUcGUrdStHafyNpqBF0EVH/KsgEWMd/+3QdLa6Zg uMxqyV0iagbLymi20QkNdsnKyR33GkD+WOhXABCjWNbTV9FDXgMZaBr/xFcJYl81KtrY9+UOXCq5 xeaIgO+jfKxthmaRcB27WRPh9VdJ8dr9/ZpaNVGxJcV+Ln+QLaCtUgSVD3P9IEDyKQafVv57FGId /0iI1cfxRfgz2s+qq329pnu1+XUHu7xQ/q5lu+w8YbwpOGIo4pqHF64bX+3ch1Te09W69ynyKiL6 bL9S/PVDKSIY+URK7Yfh86k+30G6yNf67SLFJz8UDQgnleYSlvIHSf946HumTRq2l1wHAgwmxAtT rhYs2W/CiFDSswYIKOycDTrsLiQq8Yy0ybP8TmAe4NUpf2Vtr190obDJQlcI69lG/A3hmBXOFe3G M8GkQEJPhPBv2La+Hmobldm0FX84M8cUwm+acd1mDr64q6HnBTSIZaEj2maDvhJ89tnbTUoWEThN hY4ym2+QUYk92N/L3NwqRGnEsZ2Tt/hRB48SZ69jzhCaXT/JgUr3C3LdJ97iqIN4YzBBl9Xk8yvO Qthw0Dx6Se2eMgeg2NY7Yj+eeReKlafQgU5VNIst3zAAKahoL4MQ0J8MmF+K/ezqbOb6h4i6m32K 0Wdqo2/5A52OGSHZz0PYPNOtnMGqJtAgsoJccJkRntpmmTL+L39TzjeEIPgJkrjLz4xumRpM2AmO XOWTRxYY5zAaDXYd6rHApoqfFtzM/IhdJ0T/dzn5Lclz1ng6cOEe7P4FUOnSAsQ7AO1XYfTPNf2C aWhAmPyD01nRnsfntW90mI9aG/zsdOUAfVvbGHZ0PFfJ4zEhj0fQ7kqac3GIK7sxq68JqyYILgFT 4tYQoCJlpRf9czLX0AzDaWcJkupUFqKrYZZcpb3LQFKUbamQoRLwdv7LDVKNRLs6g/I+s+o21DOl i6SGryA9QgaSMWzKqGdaJoXlqpmSzqgkf+b0iz+5zPKn9x0RroDvQNI3ELV808FQsGJze8qt8xo0 WucZ99hoi4MwjVIMakwz/i7wz6qHV9QMxQFJYSYQMjYeI7gAgEll2X0AujpAJRZl6MPRNukyrbJg N2dKAwiqbSACp7O3SGt2F8k7mECDzOlKoBGGMsgwiC22GSw0w0+3yEaBMpVSM2AQFldQDt15eHf+ h8gq+vyHv4wxvMGwuqf/NcEJnnLLWA5ii72q/OznVVrTTMEAE7yfLUT5izaU1aPBfRjXtEHZXpvK JBNGDvuURJvV5PFyWqcZ105KnawFqMFrhek5lMnYZMm5OU1i63x0YfKVd3apxlo67kp0+1/rsa/G yw77r9m0A8w+7JOIC5Cur/PUmJW8GWPDSGSTAIPylDZDlEkjtKYkuOGbV43Lo86vfq1+1E5t56Mb DVdhxpni0y52kQlkvktMKTfhjwo6dkJZ68oEmKhlEN8OZjEbngkVmbnVkDwBWTX7Sx2TvLZ2qbgW 9vxMP8YrgVj+yOYBK206aEoLtoENiZ3fyzeiYOTbp8tS+QKDTgh7/uAqKAHG7o25SXLpR+b3XgI6 RlnapeDUlHGYWuJjh2qS77GjyYgghLvP+qEtf2onFw1u+UAF2NPaoXCA6nu5J8Xd3ZI+evCA9d5R XEv7OmtgW9kEnd2kmZl+f28KbVWIqpRYDhi7vaDSHBP78bvYEMpih5fSzAMmw6dUU+BNIk1jUowi oAZX0OCt5GQq64dhqspKcKauo5g3IXOvFDLSf6I7A2tu/tZ2FUUm3v7QiGhtiFMSrtOXeTcbub6O XQFdhljnoKMioKTYCXXHJX+tBH1hR8piDYw2ERSmeq+V16k3jjc4HAPFra6rOjnYLJSWMV+JETMG FxCrQ7mNehU45FaFcmMpNVT8GsrU4vSGhd6iyeX8ttREJzKxLp5SO98Web53q8af8jHTUlC/LyTJ ot0jG8fxVB0RwpLmGdV9XQZPHuk81W/TxN/zzj0Qg6Sy9h5fcdcHtkJ/X2KUHUACwzONZvelnGQB S82hQMZJGzfQwQuxy0IvD3agi0ktJTObqwQGXIr47qzdslpLDuxql2jlnoVE+js0wj4gPoY2HPRw 9f9f8Dq89pq1uu0bdKQVw2ygtiQlWxUhmNRAyV32lVRb7mfQkeeKoxLP0WO9RL0/qCm+DZ9MlNpG wWaxGuJt8VokaxWqiRYfuKZ1YBCEOeVhCf+qsgkePYWefR5vllWkXbm2tIRTf+QI9qDippY/QzN+ fkVKmq+8v4R6em9IDGl/t7pW7VeKYF/wRTS1vv+LsP42WnK55B8qvKt0PebZ0eNiQWDL9gr0qRGV Wj7EPPMSVShNtlPOvaeoOa/HFksJqtAkD2KVf7CNq6Bwj6gir+8QOpqX32LG5uMoluuNabIypq2v 5alHgS/pCQ6KBXRjE/cUTBzzTFscxku5oxfncWTzprpHrLZVErx2QhYdG6fSrkZSM1guGTnUf9tY ELumDJF8h9+Pvfi1ZmVcA6YkhME/6MjMsPNYR54GEJdf1JUjErQLbYFZFIF2FxBrlubdfIQ7aJ/7 76XMMAKyPz7U2MRhOW0/UkowU+rXcaNYXb71kNm5rNaDaarufWiYkQKIZItsRstEWxYA6y5gL6Qn sB6Fl5S9Z88UMYBHwdwHwtdRogjsgFHCVIRKBeKY+DY/8s65PmIaLgGlNBwHCtrTr8dXaZPYXZ8C lnjhChZbL2bem67HGSpADZwNm+zE3x4v3huZ/K3oeiP/+bSeVLCvf7DkYC5yGSyk6L1PBuDWOwdY LS6odT36DpZeF1FxaOK7NI9TgrZwvVEyw7xhDYKkR6kFa6qVTqhoDQC69lqvuo0fwRmAhInU7uSd Fjsp8cLjKOVrns85vIsJ7AJ+S9Yk7vgBd77tod9hs9dYEXjBFTD7MWrXs/eB3Gpo5SoqXaExeEes mXy21Ei70gvphBcLeMZmBzKY5CMzr4AgOMlCkgR+frApVj5kyqWBU0JSySmGStiCTB1IdguR9TBp JWG4ar0VwBtulOEK/f1+9gcrZhKcOwcIva3G49sC9FUh+SiQZKsjlTa0OPOS4lkkLCFh0hv0zfu0 0a8/yFxYZutdyEdVn6qmy03q0e3HPou0Agv3zcZZxi4V0/bu9i7X6q5LE2Qb57necdUH4Ei4uOS6 afoeotcOoQHYy4ti5eAZwOf4DStRpSXy++AP/iDrNRXpr7ozvKaw3ZShju3UnSSPicbajnZnRuBy mzteZ4dHFIkbUzDSeVevJ4EIIvcolUAVPY1upZzW593pvjCTWeoK24Fhk8Wgpmk3VQb3a/h74f6S RwoSXPWKU+6WQ613ykl1hI8eZHtChLF/VlpM3Uqj6JxVgG1i0y/fIc/Ewga9v92AudASRbMBa1dc 7RGH09PChGMkbj+pKCA99Hg6gpA378ulDsZFQhR5/WKGLYeNHVPuBCDIYzd1w0gEOa+Qsm0yz93C EzcCQM2dcDcSUZIbM1HExJLWN68KZSRLL/a14apdEBhdx2xsnQzZm/11YBtwxR09v/rzfiwnk4Bn 47lN3JsXV8EfChUGf4Q11xcflzVyxZ+bLbEhPFXC0XzkLp03/WGOtdlWf0cviJwK8wQUdNuqNUMH CYTXwVOpqNrBTuzIoLSTFoAeF8xyvLzA3KOuVUJSNZIfGb9fB/5im6Rhp5dcXFpRt3WEKVUok/BM pHaxGPw2GgdVxzlt7RSnfeG3pWYj9oQiNDFqxYyp8EeAqdhpxkiujikfzg2cF9XDtRj8X/f72sIP w6ci9C5nWnRPhw7CMdbj9h8eMBHPrIyFIZNvu8LiJGFUUkatwi/9RiLgIVuBORrEdl5DCVetmir6 SxiNoWATMzpkfSPOhlaC5aj6LQvZF8CS04bTIVBDytdUfNzLex0qBUDv7gaeQf6IzZy2M676NCHw 8O9kJbKwr8hf11Xsc7zFIUATfxRjUge3vPmSaEbxpmKU/3eO5wSUykRsAbFt0tN22pGmF0Mt2HSp ifirLk5p831/OmQ3OZLPJLrGUfv4PUhFgt+tf6IGWbheygkqxb0SkCKsQOb0J4oMvzwQHQ5sIHqN Il8rcr+5fQh5kysU9CLoFRhLtTbL0r3fnyRL7zm4bRddaFtwe0rURzFwEmWP2Bya0J0UkwoibAfh y7x6qwGGsq7GHJ+z+b4uJP+iiAgyll45Izlk7TbgRGV+oNN6QonO4k5JuQZcB47bm/MdBeyfq9HV hSxosNCDMjWNSdssk/XAloGn3lkpIup/KyQ/Nvh4kNdkZIOd5gnh/NOtN3JCya3+YGCxbja+eL8Q e1e9pWJE0e/4OOR5LT+i5y6z3R7Oy5p0TviT/+g6t0CoxhEgKtEcMtZyr4G2BGt0nUAm4NO9zGlg sV7J3qcxDpde38lPDHs8BTHspifuGEszlvZx+UG/ob2w/QYyFY1yTg/1UybgZdma5dkXcqUn1juq OELYhZHneWVjV8j9Ccdc/MdkSSTc5XrPTOaSfwZOnN9dsI3am7MGlGnjWO25ncFXOTSeUWwuQ8xk YGmd7PwKGbq6ladtkDgv5fKXsi9RA58LeYtOL5jDB12V1pK5iDIJbMX67GqjyAqRHOA9zvn7sQ/u TXWrm88aGrNVpsLSllA/Ut6Lzn6dD0P5skTGCvUSc2dae9hZ9y0gTz6v8AA5EXrsapd/6DjqtydP O5yEjxi51o+JGGGfM5kCRpWSQvSTVqhWnyr7s+pLk6y+vJdHLj/7ZY8UxwSkCa2FlW+LxL1AP0st sc51uQtA/0cItsdJcnvtYoU4988pHCK15JvjS+qvPGz1Y5O+kMAkM/Tca8rFkfN3ZqBCkm3COxbd w4xus9A3XDC6ofUkPSCZQiFI+h0/RnoTKGB3XvPtisWr4FOdL+PL38IZ/xlyWCFhyQ2/jY2qqRnU 2BJMQzu6U0o5+byHXFRnbKVj34tLmw6TwW/F2hYQ4EmJLkF0/ImqULul2NfdGciDiC0D3WZyj8Lw MemyUL7rTRm7tE3J+yehChenQu4XNZOQoibsNi9EZLZPcNYXsyViaYEETl+JLl+4ELDor++m4WYl Qrqh1xZSrZ4WKrkKd+svMRoxOs0qQgjr6VKFsr1qKq0dMTVFQ7O1av56hjabs1QVbbC3DctQTqvk H1+ss1ErnSqw/SqT3Kckn86r/FAZeOM9gLdctFOCHX7bn9gAUHMVjrI6gjUAwXSudb+xDWyhqboc 1cqZe8yTQUCBLrFsIEN+RVwVusgiKw+nD2qyQKHMOVBox5EBWgUUaV42eAaW76o0oJpCLaB5lMcD u1x3YQvdiflpH33zxIjGLqJ7yA8Ytk8FlobC7TBk1OB6gF5dI3ITvkfSWo8WwM/FDhIOydoWx0L1 qD5csGiUxb3hn62m0pOYxpYJJXMBUGn3QQ8sYHtMULbui6sbYNQMu7kWm8zsaXbgNTkwfnEJvjje kzuf/e7394jZgcsOFkQjd7i5ME11zYOYrNQm3iwyroqeFkME4kRF6GgRiVAxOFIkOzh/fL7DetGd EnHGxF/rV8NCDnQ5FGTwnjhwQxfp/C0XW2v9EOjxGsHrtL/YApawqugu1YKxRI0zYIiXVyqH6tda RL/Xod1UNMJqxHeBQGKo6UhBcOgo6DcM2wWOuDZ6JCKP3OfIxAQv1LM23BiWZiRw6OPyVLIHGBM2 90eDsQIaIzB2kByT3nhRI+DQUsWPv6FQWKZydtGtFJyOx5xTJzRUhl4IuNxqs/SoT/5RCJk5lUzE CTys5l41q9kHbnYOzzxwnOjTkNiR36p6z6zvJDa/RRyAczKjcbvjSakKl6BQX97598/3aL0g0huS RSN4tJ1HuT7n/JHvx67gqePiwaUBlteaI1KJ8AdC7kz93fBBa7caiy6VkJ+j4cgLa+JQMPxR5vmX uayaU/jfhtUrqjh01ek+F4VLy4EV4BTJppoRoPCiNJR2vITCHPD7aR0g9UUwuE0tA7CkkfkARMzx VZPEAlUf+EXebDRO8WZNsOVG/EzSaNQWKYsdlqqKQ3K3NNxCu/A2qT+jNeXLl5MTKW0iD1d+cw4a hnL9Ks4mQA+x9udvAkgyekf5lyARWFGHE82vIGTQB+foAPLJrQ1ihnBAL6zMDnJj60bmIcadgIE7 tq0oVl4+6VIP+EGa+M2g0BlYT1g41JPKkGduaQBH+EY8Lta9Xkr21A/AIvAOnp67mvE1dXsRrQQS TGLEFZb45mmJuh6BRXrDFrQBo8uW3okiGcYbS7jtrRV29oR+dKQAXBuMZYT9TK4vgIlvORcDiR5W dBvWMOf2kvXOFdJyzMENpONeI+GEVBPLSV0NprNvFpoBwn9LquVJK/snkFnZ29p9XXTIabN7FbZr 4QprQ7CLb/qeK/J8KFj5hULWLx8ls2sZtRwauhsY6MrlCu53kaT0rFGwkbtf8NGqCwgB1p+OykC8 5ntT6djgbiTqX1DR0XgfCRPLpFv7SAfeWyf5W2dfPNiiMJl1MwBxWpBR77itdNHj836Wyx8MYwFG Nyb45OvWCfgiRbBCjkWvvGxgQgeOr5JEq4bkxBkE9QFNDnGj3nWewoPAimNc1NxYUd6SEoRYgzJK KOMUX1PLK+GB8ACfhDJsYIv2kSJVoEr+UDkhnDE2a72MlJrNx5A/RBDNGRrND1maBTeH89968STb JF73S8Wj7N9GVx5IJcGWGZNxRotXq5qLAP6zcxiBK9ye0h7S6hcX1GrcqB8KzZF9Sheo+qb6OjJv vlxIzsTZA9T6kJ1IfWH8vWZt5tQ/vscMMu+nyvKvIQYu7A4LsQsHr6trV9xQSnqEsgqVwfcEtDxN +4mvz7PdvfG7Qjbrn2lBB+wUtvF61Nt0tdS2wnWvMQWaU8qUtZysmLsmpaFXvvUDwfazhh1Vl0hT 2NE5TfF+mbD4s3suFzekIEQZ+7lr6ppQxeUSOD7yjRkFuT6B2+FWz1QpBwWPqso2BnfEM/vLfyzR DrlVKNZUK0TJ3XhgXfjBQSCDTrkkGvdLf38iYFC7oM7UGsI+ZqUr4N1V/QSqyVZvWRHDTS6eb1Wc zJ9YEVjO0m/HCAvlGsQPEIMMf0+M6Q1LQX0MoiPJriYBo5urkHRIgzM7L++tzTXWFdS2oPf2JI1k OnEEGwLENYCBlB1wQCmX3BdQQcEBwbFXrSgLWMy+09VFR/lNmvRiuxNMTV6uU8uessy4JEXNldEU FPBtwVt1WisBuvlHiFyTYEoSrqcoC/XLNoRgfXQe6ksUKUjrElNTfl6xn+4oX3ngyoLRD0PPePbU G88mqu86G8cCbwo6H79dW5Hs/Yqqviw7EBR48NmiYotJ9lJuNOV6mFBIp3pYUwKDIkwwcZfo0YHZ BIlzge0Q23JxCWaoxo0bRVpSDZpFeBHT7zrAWLXfStMR1kz8Gllt1dSbmxXZM+oIfPrAYwcvocbc uThsxCVYJlsL/iptApbn6hWIcjft1ElADW8FHVvm8OGkvPOsGY0P+0KOXNK0dCw4OqnUJUYkKA3g DCK4Fo56MVXaI9NJIpzFMbpLGTLhL3ulfzUIqOASZ0SeKu4LGvTbAttMAqTqJiieJSFnD3Aoy4x/ 2S3u4rlYxsB3Ayom+P9Yog6XXkbkRezPJb9lHyvSAjjxFoCqVHwvwonk4lGNArEEiCilEJpw2N7m 7szjnJi1aQ7UTRKX5xEeROLm7FE9urulzgpdm3qI4o8Aez2R4xeBc1CVGcpb/BXNShthV/WS3xh+ jHQ2cifKVLkKN6wk4T1k3eA9h0QzQWDB7YSyZr3BOb0TQYmn4ryVgLePGp7KpgYwQoW85pI56guw 2JynW0cwK0nhhRFaTJGdSpcVWg16+CZyQHS4n+j6Vvx+MglskMZFWJzaU5mgaATBDgcVPFYykf36 Fo5r1ZCS65Gz8h09j+TZK3ZeBBlvfWV7HP59frnwU/EgvhTUS/qcpBR/BhL1blmnscjPK14haK+z 1gedAYyupdGGioEbBzd7QTBJgp4eInikT4MqrSy6HD8bOqsEhiEUtVOhArRUqf9dMCXqEz6BaGtW vo29OL+pDC6V7gn3vthNzAZXQg5sjSWS1f4IOLZ9Yi5Q+NdSJFjwOzcMkn+FCiA98y8ftK5kBrg8 4ccHLmcyb/SmmWB+wcSOEZp3hIyZc3uvRod1e9pFVYgTYB/DoheRvU+RWDTpdwRm7S5fHtQZRFf1 jJ6ZVGakIEHtCO+kV2WF0wEduFqDxwSfj5sHvid+e5eBLkjh2aejKqN7/z1bYJFRYykBvbsEX2qS 8g11wmCmd0NREshExKtEV/RbKrB5+II8kFTIKP62TsBkVHLae389vAvrZxVHEc6kW9x/D8bi4C88 lxl/amlM5Rc/7VPV0QAF/BG6Lmhnk8COc1HmqZFQx42qDcT4S3CbejR5jRRkY9W7UwBp25Zu531G jkM22jNW39wFV90VifHliLhUEdoxyeiMxYaearYLDN9hToa6YdIzcuIu+E85y9AU7pHAURfAw3l/ nken7aTstcwMwK/1uL+hZEPxwMlLrSJD7175fwerNld+zXJbM02FHmbIwyBdoATnDOtLrWWQFpGa wUHiE9LHIfGRCbkmKFkLFE0CVNQR93gOkRcm3EqvChaPgG30mLZvq+hcdGDvWsahqMaccE9+Nti4 OhLpdrc8/9BN6WcLoB0XB6agllMY/GkSSt6pNi8T14ZE/OUfjxJTI5ECDW7F7cPXKvUeQgQTwOPD 4LH9kgcX0kc7O8JKyoyj4Ce8HaFrGtUVh8Nsj5C+eleF90jLMFdZq/4083CDFDH2/AlBurUsPUfr A3vz99/vdmVwaNBBNVMSK3Pf3B8FTJPAVuqNnpKtLqAmHnXv0iBBwO4KdvuATT27kWKTbC0ZjVac 7NouzWnKGC4myINd5zTLbftUdQPAVLn51MXHmJwIyV26YyTlGtu2vrRx/FG95aTm6plUVbX+C2G8 +KpLXKvmfJ6xdRSxMOx4FZcpNrngB05BGqySu88B+zbfvIvqJIia/d2bI23tdN1vHz1ENjbQhWNm NqALDpzGA/+iYGhakwmhyJdHwvjQP+GMNrfji8vzm20vNY9pMZtyCTjk1Mu9b3gqABMScgV9TOou C+8RzGQmteJ7IjcWZa8f0PmrraM3Apk/fP22juxIVlQ6k9MWo7H0u51em+/CtznCJCjKWtUam09h nRn1XdLubAHV1m94EYlMNt6duh0rlgBOS0n5q6uK4c3R8S/zuXRGED0L94r5qlQEMY4ICq3YQL2I HDINgABoks3Tz0+/dBf5s/8vLO+gSHrR22wA7H/HlBemBJcZa05cMYyiS18i5V67Ln93qbsK00DX WEVsi+xCqRHTAkNY+IASK/ei3Hpai9PpiqCnFHrMipVVhDICvTiE5+LQ6faLr1vxewvB79+kyFj/ /9pnGAsZ/9/+D+jeFpvuj5Yar98mTYeYSkbUCBV63iuiYEa0PibTvw/fjuXKlLbBHOpdvAyRnRDZ F7vUlmARsKodAxlWDjvD9rIQxStqp1DMaYbMBXVds9xEp6b1EwyIi0roxlDr2dmKHorR7pkW3IbD lgKXltzMH3COrLJ0K6K6vcYpdtTmZrXGS6ystGsVScGSJO/0kfwhfJdTWNKn8ZPjQvdY06r2HoyK wQFDcd+HWEQUuURqhZyq5oKirt43nURiheRnnohT+opd9MBwgYmzPypa3nxtRkOMqAaleWvWvpC0 0SMAH50NmiF33HGCL2/eHVsWv1LxB3AXoGH+dia5HCL+4gAC88/nF6Fl3dN1S9sW0lxrRQbdu/KR syJhupb3Zu0Xpvl9rSTU8adE/1YakoEBztJVjTd6q151YUf0pjkKQ6bNyyl/RIpDhPoLNfntXjk6 PoGDlXIukXPPmPsN1faAw/pczXP6/0GdNE+Ds52Du6zdMJ/8UKqoD6MzCvFbzIv3up/LcEHuf2Cd jXOM8TpDp/psyoi2R1z3DStiqHD8ZZHF2QGOGcUj+R5OR1TDmsmiIPCTtNhuXSzNco6uFj/98VIN 98Te2QH8Y9/FgErY/kuSqEWHRhWfJi8cEPjcpyBe8Iv/8jVX4S8Wo0r/AEC4kHhql6pM86cQq54p kou4BdA9HtGoztL0ik4rXT7pJphKYoIxOvPTaqs2mewwp1CAeV76cV1Dcalw+rl4M6fvrLWuEg0+ mYArIzSLHCXnqCIGx/aJKWrD3RxsF6ZyiXNdS3qQI2wo5fHYS7rCkCxA6Fo7gz3dmHjUTwftvO/E 6Whg77L4jrTgpU85a5pYPlSEsl7ZLSlu9UcKNEzCh6QBqxRU/AmlwMwd0HH0vkoiaXYb5z6Xh3KB /lczLP5oj5rPP45mVFw11vtJLv7RpxPm1H31tUrpZhu54kjqyzVAICDgopBXcZUPZ9gUNXQILak9 W3ijx2sZfo7SSZbnQeR3B4LQXCXL95axabj1bxXdiH07PDIiUQYeYWJZtbf/1cuCKSFzSspUmzjp Z/Ng9qpVQTChPO6ggIGwljNb7peKSCFMAdGOuSZ5lB/dzwxkfgnCmaOLZartEcOXgfAF7XlZqsuf 7JsaqMLKodvs/8IwBn7rge4OTA9+rqWdfKUMUlWmY1Nk6AYmujmy+nKuPcuhQBKgtAUk3CTGya7a ge7i08lfez25unrBU9JzyYKrMgOCZgz1sGrJMNZEn2+6XQEnpAPN8gL4TIllcJfPaKTzd91/195a wSP+ng/x765Suz4s6sFXVfawed6whcoaP2uXy9or9NC8zBIdw0VQEmLjoolkxI2PZy+mANEUgQpN QC96UYaOMKMrBqEZIK7+5usTwR9pBMwwM/jxuRsgq8kv+fSaXK0PVy/T6Iw6szHRtEUuwlP2rcF4 97dz6oSmCowxU9MttP2jkaJoP9CdTql+YKwuGm94H7xv1j70v415LQAon3uFcEmlJctfpuFaBq0N +mWVGeV5d025+Tck9Phy6MR00HqYkOMr9QB5MNRQ4F1dXUZHBdlNex0Bt21SEUABH0mBHxgGCPrx oEyN3wvKmr/dTETKPC174TrElcCmvLIU4OcvZv+s+4V+SMTQJHGRdaoirsAQx4c1fJo4SurMhYuA wlc+/7gGi+JHEm68c80mPDGxfIAbPAZCBRdrqfgtLet01+hItRtnQLJAFHHVsgQRYcGZ2J3viczl k6qv7/1BZ+NKFQr0yMeIJqU3kpdtMIu4/+vdQr+eJ72uvJZt5ysB1Dmc5HgAdrIAsa/e7xK4B06T CM9i3NGVrtbnY5smDx+Q7hljkoRAJ7wOx9/GRYbiMRKWuxwd/bytt+jhwKVOJLM+xyI9tG70VAmp 8Eq0VDxTmVTidgnq443OJpcCdvcyyXVEHtIDMfLVDg4DGIG+9oxp+LjgI92Gqe4mrUrM0Vfv0rK6 RBOSjILzEDE9fftk3m3JRT8jrCv+ZkIvyiyZAtVnqGAOruo2WSeGw1GByl4v0YVJJFP03NWmUrfk lNfaM6ek+AW63YXwSiTSKirpq8MDN2ePaAm2VPeIWaTgSBTdOqtrGFJw2XsBWYWQdaE+XrSL5gRv kAwvjA9H1csORhDq+wfVaPYiDLQ13KiG0brWi5L7ssuJqXnQMUrfi4xsxSvplFAJFFGINUgHg/Cf Srg7I9+nnyalsPLtHOWs5EIcZJTK5eit76aLs9tTI5YW1/t+LpjvmNYkW683Z/rPou6zbMR7HKUs AePMJ6EDSgsJaq1Lpk/dyJdjIaFRVN6nrN2geut+2KePTIrBqtJeOHCxvZ8+Up+D4FgJSs1KsHuO KlADN68GFY1gjHrL0NpiRwpACZDD5vGg5HlzEzc2UHwaN6/nSS5txDiHFD8Dl4s1bXkrkK1sTaa8 3vQgmzJIYWnpj+LNBV6cMFQVvGyxciEHLyxo/D1FMBUjmikQbH94H71oBxnFly6imSrGjDvq674q eAxUVL/cRQXhoprifdk6d7FDUdhbIG1MPppkHulQQmd9fNSVeBFxDSy9yxOtnzad0WQ9jy8q++eS tKZNaMiOALmEw8VgWynx6pXPgK/vqwV0wZ6IVmqDoDIzbH9jh5lTVxMmjvCwBofo6lxQeAYUejSI 8euEz/05464qVhq7YH/4heUIgruA9/Gj5/JwjHkvs+y2HNLpRETPPFn+eXTAkXbG20zIBkL+BJ0m OqT1EpcQE5/4dUGLotyMfQg7Floj99uG9i1J8XcOrXRyCdT9/aJt7hIn9YVhhtG5W64ApEaCmwKN 2MYWFiMviOggilj2+XlfrmTmxVyJDnWV1kOGIvUxOXANJ4w7g2Ux/uV+YvfTxwHiOV77LS2r1VHO YyHsP8N8gTSlylDWS7/fqC1e2ZD/IHYAYq2yEAyhaqqFiancQLK9AFuJ6pfiVAClMI0GrMqx5Pkv yuDO5ZAncoScPA8v3Yk768MKeXfo7uHCkX3S/qGNPL+XKwVERv/0GF09z1oTJC+Zyt2T13DylVnU OWlVhlDquyPwNfdlKrdB4z6DY+IbWHVfi0nq/W8YomVEyXRzYJK2N9ssnAwQt9DMfb6SspOG9ccI GKuIwMff6PWs7UqWcyhphUuNrDhUanB9RvcASFyhDHYWo+wBOrU8M9rIdGf4r6sd8pi4IGikhyhk 23KXzsptdX90ZDDWoX3FJNO5lJyLlxro3791Ar7RpjaGrCcZCDpSgGZbqs63kIGcimd+KLky42FR o7rpvyU7wo5hbBI2H81MJioSv8ODnRPCcqWE/VpXg79vuhEZogzdLbbpzV9NFe8BDmr2fDqQizf6 nLhUDi3GCl7mCsb0kdPjaupPl/ZXHMlpKntfiVMEUbZFJApoqeWY3bwBnhelc2b+9257RbhhvoS8 zfmYFKRb/D7O2mVTgvFszVqyoOX9xXjVXS8mRCHK314FaOTOocNsDApotzZsHrFQcRrmBU66qc+Y r49d4+BYO8hzfb6qz5Q74Ec7UVr9JHRIXlW1r4xGAS1sNTxk6fshwtqBG+mnAws/MJ2BAhVcvkaO 65tiEKEc9q9zX3dKDt01II0VsYm1cEHguGhjZqb6jRYuwjCtn6v/pqJUEYq4M8mxB+GGj2UoC89h HzNlbRRoLlaspzMi+RXo5QbP1fNc35SOAk7/4u/B3yJCvy2j60CSSMdqAcuwOMbk0m/QNfCrDsGc 4BMTf+kQD+0xFQMPxW1R2L47swn9Kspk+Ezpu/ADdbf11E2oixSAHALH6zV1CJ5vHGrn1fVP5ao8 HuEdV8dhBs9RBDcEKEHI9XBVxBc3RMyZBRive/M7yHIInQKEx7S3X+UeELFVSkOe20RmtoKtOIP3 SmWvs3HHXB5Pq2Uio0PQQ4o9EF2Rb3uH6QRIhxrsxJhx22gDSYeF6kIQwzprZiIYQ8QR6HYU3mg7 dHdwM83zzn/QJ8o7Gx022sBW4wrQruPdFt7CZ2c3X9CK0PqtYAdn55AVQhK1TeXBMuscuigp+fTu udfhRvCEqnGbzit0ZrVwZCOnPJzHsyHqs/R+Blp4JBKxNIpqA10szgy2xltRoJeiTZGZx38XUo7r fUCxoK9okHR4HnMZmlz7aNXJXFd4hucDLLZLg0cchrMlAisw1pXfKLtB/liHRc1FiX42OuJo8OAM xO/pxh4gZWo+DVoJZkV8sA2Vl4HP79HRjdIhL0Kg4Z5GmRVJYzHL965vrk0LZ+s7PSEB2uF5Khoe HexYoAEZEPM4GyxEqH9mpdM2eucsKn82R6vFEpmCByhnNeoUbopSaIXu/HwKt+dAb1CPipRXz9E2 aPrdREe8mATVidY6pVAcFfycTs+xdlOfmTm4SLZ8/bA85Vzqx9EkjX2msrlYM+eI1Ys7lxrqPYsd 7hDuWcnurpwxMKlGTGYEJgqTDbin1H1qgfZ07bVznTSUJRr2Np8nx7Hw/VqFqbbxvKYSLPm5I333 /f83wxjCWv2mHihC1/oNkb0VSsK1fcTkaRoDAtLw+SYrcHQhODZH2vnwwVbfApRrms47skW3tXDB aloW1fm8QOAOmjbAsmD7ChdRpG6hOjDK5TksZPUN6tEixBDpQQKSpzj6C+rOxBvik1n7RaCGzpru 6pLQ2kbP4jHObgIcThAstTgfsE3R6ve8knDE/1X1gTopeEFNJsISFaQ+mq4FpKvOCVghzlUwFUxu d+K9i89Cr+HPCDiXWLbs43SiAzAStRcrzstvOQyZFiCuDqKkuJALbuaUcMJileIYdTxaN6jMHu5m qLutiXryu8u3aYlDqykThtBfaJzBs8VrTpEG7TOZuTh6oSMTT4Ildwaw3qTpy1Ck970pbvTQwsMe Dnoul//LkSgz118JKm9Lh/ItvvbKQk0V4BxR09DNENPuouqwALbbR+7BfljX+yKoTSdXakMcGj6y nX79P4Wk6tC3LVE8L9CEeFkQe0OcHTClDvqogvrCaC46xPRmo5eCxTpc6AQu0daTH66dEL4K2oOE VwbOJwNEGnUnMuFhHD9ZTf/4W2We1A3m1xObL45jVPj4xLmahNaF7GFs15fYcTngiRMD2NYBZpXy vDXxa4k31B+zgwckI3/BuzOJQ8VGJL14T2eWBRD5fDOJCNNainsd3oKoSAt12cMBuiCMLKZFMkU4 kzxufsoZhrGiqXcS+lEPB7B+VHuhE4qrtrdRwCT/gZ+ThIcEnmFBD57HYnf0rmwQDzkmO77H0jpX 1ncf/vo8R+vMEMHfMaoXks70v1IJmoDmMgASaRyTnaaZ9fd0moTviwO4BCAxQBz70g1R4lWcZexB Kp9Y5/jwOhRp5BQfQ5a0v5+dvzbEfuIUkV+rE9TIxI0aDtI+5xJmuScC+uNar8pzITnk94JRqz38 PucCjDsT5JaL0J4NbMoAFjhhj+w4prsNel1iRfFzMMsFY+amnqhco01ssgFeq0v6s6fMzOkhqE4/ hW0QszEIA0EK4jzyaMH1aHPge8DpNgenRqG9nmDwdnBHlMmoTjza0y209jeOibfvThCfoL4El8ce 2/Qc9lBIxrh/oO16ZYJOUI2tFrmheukRgHvHjrDnsfxB2DQAwR5AzFVB6SISWF9rrtl7VBUvAfw1 Gw4XXml3mRoxFI8gLNlRzVMNVmmbF8qbqmkTc0l3Tl0O0OooXxnh4cKtW0D5LVV5glkxiZZ5hzRz ALC2CiI/3qI6Zl2HIf9XxfftWba6LVSuvHqNI1gcreEkoqMrCtK+XA+RpClwMjBAWSO0WLynDTAK zueXUBbBf1P35+97zP+H4QJXYF6iU7fy6HnZnmxAL/d2Lz5RDUJJmWkkp4xkwInSfddwFrfj+1E3 SbTdNww/Sqt4XUIkVE5IbHHYOF/4eEu/HqLK6rI72dBne5RqUqQ1K9eSzPveXFXW5a57ZNDdujp1 aWimKf/gXHELvl0F8JWH6vIs/iTKFyHJv8Q7Fi0vbLULJO+1QuW05iWpVNC4kafYhiNN58J30Bq/ y/hWF+51Yv3yh6I9/L5Ms2dEaQSyc6AhRqFyZ1VT0hF3lC5BxQD3ugwRLG6Xhpe0U5YCzDzZG7Lb TFhz1Udkvn4BCv1qousmgdd8eKN9wpKLyDuPtY0DWj68y1oUm/3o6xyhMkGVB0pdhbKZWqLb9Zjp fCsVLbdE2XG+dOnwu2BFnkLeeoUcxEyrhGL72VvE+oRaCAX9qpvGFQXZEhrdRMgPEZJOtlRCvBHq UFZDOMA8iQPsNDVSBOCIrLobprXrRq5MJTkbuXgtpckyy3CXttUgZexH1j9nszICpWPOD/fHif9S oUxh6eHvDa3QWuh2Y8ji31v1nikTn9NpldEN+TsM36jSC0i+HXixOOx8hMH37BkPwnLesEep4QFi 5rcjGKHD3loy9EmOUf9JN7Ib71ipJNKzKE3xWzArTv8Chw/cHrioKKezdTwYBQj2EGZFPHn2zkFi TVyPu5xpjmudq1XGJcpnH8soYiFQWGDrekxtejnISIdFCze/KTasJkBJG7EVoCnhm0PqBztVSrt7 fzGju5qTb1K2XrfZyGbOMgvMDAiL6wzEduwc5SVJKdXHM26J0QNrNEU/WlYIQImZX6RFsJFW6qpg C8M47tMn2J9FUF4/wBGEKFqG2xwIMJydnrIaX3azu7L631StPu83/LkFCRH88E9Wu/VdnV9jyXX8 JVCbGM1dqK0NKPXB+aWpKvapKJJFNzApS+r3a69+UohwyWuJpfIwPvt0nKjf1klgdCE5tgAWsHes wLw0/5Q2HxL6w4+Az3KOLmjy8m50XgTGCM1fyGOTLC/e4oTqEN7eFMDd/tCzmnX6iZyfE7gG5bvl nXU2nu7wiK4VKFbgBARr+N7dEEUWS4o2B7PF0/QPuIEWF/NpEvMNkqMCbO/UjO4uq111cfeOShIy BHSBkuKlzxZ3qi/ptUuyS9uciJ3f/KDG2kTezDfxGxMkTvj8fYjZ9xABKujWqwbMxAn8x1ZCPSW8 M/sZY5oW4enGBjb2Q/Xzq72Gp9BJeKLb7cDSFsEqCmh6Y/fcvw1f1emZlK07zW3yo6SZ7iXAjeCb +9LCdPtMxt3aKVQi4u3m/Q+Fu8DroCueNrj1HLrvNdZPaR44HPbAI5Hfadr4xYg+Vi+HtN4ZIMeZ IxPsqmlRN6O6xGaalV0gfXTvVSJYtFQk1A18GDg+1J2jGn1eY0wn3kZjke342ZwG0VWGSubw6u03 Y+DoEMN0YvGUldEsTkn8eVtf8+Lv8OPksJl/F3MSKH+BBAiiDNj2RtwcgyqEK4juOaB66E6KN/r2 XHnj61qWaqUTymsPd+BxjZAe1cD0nox5Fzs3AiL5iPIMfVQKgI7emzIEq9dIe82cBhqZaB9lemy2 xFuNDAogKPIViTGv/GNVE+cMOoBjHlFkT2rl0k3vgxvrFYPmjM8AA8nAHhf1tpGrzWCle6yCAYG9 cCegq1qYf8TWCR1nB2aDiztXfVfoLP8M7MyYXUgvzPIKgG7uUzFWdu68EMtTgEgDmcrvQtOp2nPj jFAv3rcTo21vh6HwBWQnIQ5IsgZVbSVnI2ZFNyH+qiKIVC+aqAGkDhSiP98pSyVEiNGtVslZ1hwF 6yKMcbHIKLYmA0ebBd8mV234pEw6G00fkCnHHZGWdyVe/GHdkPfZsjhrGGsw+99+Tb/m1wNM2L+b 6Td9e2P6wFQj0r+OD9ItxFbdjyN9P7Ekn8k1KajBXQL4mySNEt/1pfphkc4nmhovX2rB4Kj1sKKt 2RnEGsqBv0li5rp4f1Ejt0jbZsNnZjCHuJcy9wPw1sJGEMqdijPcXYrI/xh0TcCcZSeaXrAbholj yXZPiTXcSvPWbpubXbsszeBlpUl4VS6Iq2dCtFeW88Nh/E0qAwJmvAqlS701jAvZNqxuRj/tgpBB JxZkytcYIwnBCFRnXEIE2p5+IPBI+E3C7nAvXLZ9P9Nw6QVFoqTLiPeDQTNUjs2mjmHVyIl/4aJA 9d8pVOUp4x0eMK3yZIghh5fAXj3xBTjNF1vUazTChp/jr6ByZGR5gcMKQlG59zQlsd7FblsOa3pb bXKuRGFn154ApGQxuxccDAbCt2PoN/1xYZ+UeXoEZgIHxPl7v1Nj6Zalgx6goMZ+3omhdE+Gud9y 3iYBNwoLkShlyCok/aOGf8fLJ9N14RaIeL+odMfF5MK9pY8shqBHbmskJJ64+deFd9zrJW3T+tvQ WoXhp8KMGkDex/z2MmC/3cyKBjz/oo5qujHKRDb8hrFdQHjxZqcubqP1h3z5v5rHTJOtxwTOgdV/ TZ0ekDsdZlxj4/aK3QFSQ+DvC/h/akaPctIbNlzHG9pThr/3nIUhEVL2xSvdXe913oeb7gDbiAb2 cK0J/Q5L+/DDpzG0JcWzIfXQMhr6Uauo46LEqgK6NKLtXwSyVW3FXi02H+Y0+ssj3UWQ6mLj4lcA 1x4fsypEJ38daGezlpbHh9v0neZgpuH9ph60pO0A1KBKETkM+T0IBNh4icmhkUYP1f3zhFm+RbVb 4eKIvgsbRZfJ7DTxiUJWuR8E6HC2sgAnZbnG1eTj+DGajCgmWEa+RS3h7tJ7C8AWbiNa/ApGXO5p akp7Qlga34dqD8OyHjvkv6dluUlybC9BWNdqeOVCz4gVtI4XgqQMjR+H8MvEZjt9ymipr+6okNh6 cwU4HkvfJUC9D/jyhRMW0ghRl/x4IrzkVMHardIyeinT5mBomOxBqBNl3hrfpf0xqsfyWA6i8S2b 8+gvRf8ka3z6RvLdn3s7m1R5bj4+kqkhe2q6F7/x1XR8xYIr0AaYDeHvRP3U2sSC9qHo+1Qr7o9T Fkhg0TX3bcs1c8VuHIsotcHKW128Qn61vCi6R/BaWqYaAbMlLurMQDjpzpIVyjHFj+dqWBxk/BBS I9daRfhYmyFQMK8anKAsQ3Zr9XM8e23wZ5f9PgytZJ44SqFdEpJxtnwyRHD7eckXRAH1y7Rk3zex lgZwLhkN8mlgTRVp+XI3Pmj3ymSkgTpx1wiSbjYpbgJtubK7ls36HMlYhIB1jFJa9GlEieaMiwpw +orW5t037LumtslwcD83VCS0dfAoBCurRZm9XlEXBOm8rfQKDcJOcP67wu7kLAV4rEOHVPzJ6gKc 7zInaCypFpNfkZ6cU1KT8rCkLDiwdfuzUwZG1kQgWfGLW62AUIW/ECF6syrmF6epVGhlmDLijIvQ T8oagnri6KhTL5JzgFXKS77FkLEQZKdlVrDhtdzpFxoSliODnAm77ZvQl+bzzSuMrm9SzCYyjQWF dmVF7ZndX5nzkrk0YZnpoxBnHckELGac3V2pe4+msN6gLQffOYnRxF4Kz4gg2mKBSyGfgDCZMYXd dVxAZ3urXFbRwXv0TiRRs0sWWZUmfYMaIptbgsK4ENz8+aVbinCIG6+dVdHruSxzDAE9qxpkelRs +l6KDfwrsbYM2GZWAmt9UT/bZtJOhGKzmexRyu2jmQQ29+oOZdXU+3SkNzAVt4CJUQTG/DbpAvAB U4ZjwViY2GjYAzoAXTUqU3FTIXQ3UKSTEFAKnjknrdNYYQHNldzi4rhxe8s1SkdtTcr1PLHpg6AA eruebJ0EizMvW8FZKWJGazbpsvA0F9vsLEjXLd+PG8muuEVr8PM8+oZY02524Kev31jp6s+uxCd9 kY0g1xkmD64h+KM5+UDVRqF3syzikxyik6wYqtUvCix+vZKtULZ/HT7+Q2VcsFTtrdiTfJ/SCz3g he1f1fWnnvnwhJ0cqsMsRWbFXq2giTVBEiK8Xe16vKLNBvmwvyYcvi4EYp8Wq/KM09wX3vJA/aB3 scUPXAR8ZBsWkG0jpQ6JRHd5njOQd+6daGh6PbujTFWD6Kc9bm5cjuAGf373w8t3m9yWptDE6ZZc LJo0dGoqnY3mFe93GF7blM5dZ2tLiJNAZrV+NtPsMN7CIVU6JE8gK14b59rzEya9q29itaVbfliW nYV77CFcXS6StmzbIKa68NmoFN+sZ0XoLC9lN0GFumQFLWwJTpqJCDc6CqpU5XVBjKegBPB14EMi WUgUKdmdNOhuOCuw/4E7cHU2qLuliIlknk6snh8M9i7D0oMlponidjqfmv4ZtF5qTC9rioVqNt9e ENPvn38WbYIvztRHo3s3uOPKhR+0gCe1gs5awCQKDC0IrTnkGey7qivtBurWjkekC3JhS211xaDo rIogzS3imhRa+aUzxf62ZKbfMk+81+IHiT2aR5pAPPYLirkGZYHcCpggZQXVObl+iNCDr4Mnddod 537M2PrSGZdNY3JANnaZeUU2CPBqH/pKmsu83nvFUPfra9VnkrVggivelDCfPHFJfvxASoZNZ1UD fE+iWDphUB0iE2h18luo/Fb9PkF8wAB62mBVMHpA4DuPwJjUFfkASEsqHDrzKORDFlPZa6VoaNa1 ABducRSLtcblCHH8wFrEFRJEaOlU+Allwa14qXsmsl9WNbR5N7ieoHlIFTin4mI4bavYWlKQsJE/ F6FqvDb30lB5oU3p5Wic0yhAF5zd7hswm0QVU7fhNVtY5lxaD1weiNOh2ImFlVnVVy5Ob7GNS5HF DiYFsKcb3SlnDocc35ou1T8N7uTmpdI1waO1yOFILfWrqjjoCkz75qF4Mf9IOPhz6CHbXoJcFGX7 54Idf3FGSZ3Kmuev9CYqICVMZi6ySdxIrEyX5YzLVym2KFPnvcG67C+BCIThs+cuGlLyuGyY5TbQ iShBM6MuUH0xb7nsKjqil+ZIfvvNm7Uyn3nNrNXVah0W3sa1f8GP929JzhoUVvO/JHF0NjmzKS5w l567sQEr4YjgPXS8KFwSWT9YlTO5OsXm1iknGHQ/7iqCa9wZIkWTyIY5R8DQtuFJNZW1ac74609G sicKVXY6mhzLHWK8oeLoHw+FcvTDlEQemez/3+xDKEW+sZ0GrAlR78Hu13G3rzasnHBqts1JxEzv 6g65eqn3OwQDpKI9qc9d2toCjyaj8gyv7MgucRj3GfRZy0Og3NGmDyf09I/kiJgCyhcjCjgd3lMl YRFHv4lSVecrtjW4/9UQ8aKzVVNdCDUxIn5cg4l/+BCP9SWTMlZW5E5fWyY1h+j/c7P1ZoTDFTqv O65I5pIuvWk22Fk7u6hUDl3wZy8XRqvVCFS4l8dlpPYRdB3omHc/TlpeAC1A2JTgHinXEkAcK9Py cW7GqxmssMvNSkRhVDvVySizaM3Ox+dLOX1bFZO3UqV3No5vvGGVlvvV2kr7vmqc4Fhwq+PIl0fR TocKLFoTkWN2JmCQ5bGN0ZlQDXyvyNqt/6E7yKkKql5OGAuUTe8TNmE2iuML9Kyh5xwz0MpzjCvP M+VitoNrZBnp+OeUvGjQ4YXRANcJhW1d0oq9h7LPycsM/IcL8mI0QSLaMXCsICJdVNV8SkbwKQM5 YIs7RjL04DphgMpLcAZtN3KUaJAj8VdWYX6eHgM6sC0umriko5WesoHknxSy4G5Qvf2Taiyo1Vag eieXLrySKoMUB6ZSf5Oi6wMHdNHvSkzKH1+sA4hoLSvmArzlG3fTKEZqLYIUs5NL06+buVzs1IUQ QINcbkMz+SJVdB0kF+eqSn5whNFg5IrbHzAsFPvqfRgUl+W5+0mWEgBx+mJ2IJHDQeXlE0t4j5ZP Vhwrj+1/YcNaOqy4ZZY5qoi5EfjNaw/bsGDqSL6XZfxtBA+5oRQxVQQb8WmyQqVouVRXvYa634fP rO8xMkJaKdIGuuAKpS9NNjYJI+wI4is/qHfCtVy5rIH6lQmmrE57TGfdSiXUY4MLd9fD6YH94TxM iBc32BWLZl+mwUNSeabvt5s539q+7RU9Leev3WG2kiBTMLPSNOZnTRen2cFInG6UlvPU6hR+pp18 B0NV418v1I9f5glcBfTj0xmhKWyoRU4VK0ChaG3cWu/2d/O5KyQhbg6rwzK7fLJ1qu3nc3K8uZ2b vmr2pflLkZem07RLFn8UvUADsdkCzxTkcsUFjJkZL0GPcnoSVXPRlKKCju45y0HvJ9LcR3idqZ+h JXBspj58DT5eRLCxtXs0FG1QJfpcm/MT0g5clGsH6FTd5LrKhOXeyJipcAsT+y8JOOnVBl3ZDrMW fgcEGKh1Zg+yo9nwq8470hwJPEKm/b9AorR2Yd9xmhLlFST8bz6+9EnfKcPME8j5NPwkZ1jbcert 9TQ2bowFFvKakg6tUaQDdXLrdaJVmCSPPKoXhd9OHOFl7mtQ+0KvV2PuP2glS/dIVnVSlF3OmYj6 0vobcIxPMbM13Pdslgl/NOBvSvfLwAs6dynDgHB1gDDBJsbUDUnLBR+riRLK0w7SPNOZA/b+DJ4S KrYHPTt86DE2oKi9kqnTGhiPplXnGDmWnGXdmlI5esUPH9tS3f1NCaWTheAUIEyOH2I6uvaNKmCR f7kawdREGoGZvOYP321K3E7Cg52s7IiCh5DLZD3hht8S5SGOmz188Fos6JZPvypbl8K+dOeecVCM 2K9qsdMgveUJ6WBjeXjuzBhx07+0o2pEDZIvoEG2dBBWGG5TRT1iec4pMNhrPxENMPavB7nKwI1H S9VANHl2m+40Fev6pZoqd/MUyz/kjx7hpNxQ8T/tLyrHto4r2s1owveSWjJAgUR8jsFUM348gP9N v71jtSGbtueX1KIst55TFX7cHnXusx7PxUCKQBtUNkgqmNErcpc2qaGv+tWVkKv9iGprIUKgq+V1 HJ9ObWYNKMNOBCQ2WUvPQQO8TnYWsbizJwEbEw9/w3eKJbKK9wTk1aTQmWOAjStRU54tym0ZRppt Quv1QVo4rsfr6NMybtBG9qmbVBVttAyqRIr+0wZCYFiQvaXUiF/mj3uhEeu4J10yDdRJDcteW5fE qNj3LOkfqIkZKxHpOf7S8idw5YoUvRU3JQrALmVXGzpRJdKZ7AP6+EK5ndquWr9XZ4MU7WyEV7hy nER3YbSj+UOaSZscFIZI6bcfAgtDQFsUpSlGIcf9ww7R1kgoDid9FiSkbcYVdHe1CFKSlBDZZFHO BLtYVBmHVCsCp9zpza2aKodT0oztlLIZ3ObvgS11rO2nykhoI8zaicQY+Romt7b9L8YgSPcu/XWL jxSVKstQCiFW9N8yMWysHfYoa391V+SnpmrONCGN6jprxN/mCUw/8XZ5eAe5+/gkizt58HlopXec N7FHw6fHTHlPqbH5KVbv3MKN/PNq79ABN0KTynTwmgwvDPMFnbQ9eVNZcUfxIsYyXv4ZBNMqERT4 oMNLsssSJ1Q2BRKS89/89ZjfcDHlxTLogxYPS9fllfIma88a9sz86KU7/rC8vCsAEjMZBRFAU6tn DAVXMp5SKba+LS3pJ64v3EFKd183U6UekoLyLEw6pDgYiZGLM9I4URdDYrXomxSU6pzrgFnXhkGG nMaUHRt5bOcJ2jrhz9mzhyMRpPQgBZL0uLtv0R7FdJL5c3UF80t4wMOoMO4dFOtl2KCgXmrz5GpL I/5h5lxQXVRmphkqlU2M1UzzmETbG/UkBUd7CsE6i3qTbLc09umyzfUpB3EuPcWXMKY37BCcfgIK CdU/yH/w7t4+A/NecUqpDZm6OzxRQvjLRzWRRnUwGttOJSCxIEN3robXWYh+c/Bve8n9SQ8e0gok 4oArbtyKZ7+CdeeCud1GgdPyaDFjYmm4N8nGSL/X3zX82rDd4jQtQ38A7mbVcb7oanydeJLb1gSo uf7a+XAso2lgefroTm1ot8bRnW9lAFO2afnVXt7+cMVNT+0uMj1UkSbWrUWVsj67AveWIv3SgK11 f0R+dHm3UhH+W+hk6zs15V6yD2xrhi59u7M/vC5XJm7uMFeZnkTccZ0++07wWLmXDsUGCPkYddsm bLoZ7NZv7FYa22XWuVAbkizxRBhBrLSR27iWgEJQF+bHQ5SBbmXoU1IIrMVGoDKYQXV2jTwqvb62 h5mhzoLk3YgtFly/upPUQGWpYT+MxLWjIUkG8XsNVvkmldMrnTYSVf02Y2davThxtoe8Gnnc5gjF MqtFnyT8C31LV0R1r2eO/HFZGIHG8/14uRJZVIU9cisGY6JQYg7n+/BQm7tS6NuV9WxLalzC6ycw mNFpBvxju+xTQamo5OBoi63tbVAmpyrMMYb5TrQS2nNepeF6uCAU6rgevuUG38Wcc6q0pMNG5LEb ALFmMnGNZwiWT+yAxJqZ/SmfDY5WGdiT2FlhqFWLGQm0nO05A/yXxOpFxjiq/9NjMq355iPRL1Rt UzA9M2+OKOwVgSxAZ1cjqwX/Bdwv5qjcTdonerNJud64bwrVTLULdMfnr6n/2/yoMrTtz+N16aSY RGcMxLsSOcVBFDpfbBW5Oc/fyHOOdFUBmWW8VtgMBhTbV7Mz9wZ4UK3GP5RpWLI8j1tA72YVSQ5B vTFO1EzdHfKq5yZ3tkzSetYWNSSI1H7N8sO+gB17UEZn1Uti4/Oa5xCBkfRI653QfNnlYVRylBVy gX1MO8E6KU++uJAMZCC04/6iRINoDWYnCIHROrSKSolD9yjjFXUNfbt+qE684x0h8KrbOe8C58Td MCrWMby9bHtSjGNZvk+G6UGTL4VEpILk4sWRfVGIBAru1s8RJnZyuo2YLc+oxdgd0ABKE/UpSNRj pX4u+Giy+ZOEqKcKuXuHSdJ0z4gwcv4qoa/cSOFAmnBFDNZJ2cqU59OiVL8tekgs0+yWJoapPvpV jLnijGz//ZkzLF7ABud5j10CF/e6bIEVaPEEMigWCBfnNUBzoPx0vXE9UQcYykYi/A4D8pn7uI2J O2OKnfmDSou8ziDtlEVBjGL8FYa01hI4dOqA00oCO7j7NE0fGTJ7c5BzODCat6JjvewhZymJs6JY /RCeJ/OGPj+ubUYf5NU03I5bE5xehbPmMslmWPjI6V6qekGc9K2olbQYwXQn1VkiDucM6TL8AjUt DJGUfdy0HmyErFHAGWVEx3maZfW5Nq/b24kAeLEGkK7LrIkMWWtaJFhTVap4YZhjfFkkk7OxgLWI KbYh3q0vLIlMmfQwrqCV+yYvw4XIbYtEIKSyW9U1sF19nvEv4x6s+9qjrGJt7E6PyvC/3BCZFEQb jq04V2C5RUk67sq+kVNFEbX6R5wdNdAXyi2swxvbYvDr+mH8nQDAidnMuVsF86gClWgytowXqV/s nhcrBtEVL/t75lCRYuc2+QYiuPrKNzNgpr2hU+xYO7DcQ5hTYHzHRiugUzN+FWq0yNCXP1B60ipX a147jqhM0U9SecEcwn8A0kAzqfOWEUZ8z25vjfwn9ZU+mLzneu45B77XuiADXEPmyZN+K4gv16nm WVV2X3ozX2kpqZFrCsbSpGEokTfuUUbmj7sDQvFvjdd52XkWDia34q5g5XurrYjo3Zo6XJyra3EK HYA67lOgeOc4zX2Gq0nBr3y8ZpUZ8sLSLG84Q8IRWapZTPFEgU+rTPNp9hGUkJVSBvK4ySDtJFyK RTmxE9WZKCTYBQLN6H1smWYTmZu/8qfsV6xE1Vd9SR4PA3uwf0wa2QFEa152HzGsYtWi0hadcd+h qZ0ZuBFNgKVISvvCtyaxxsd6BEv1Oo4NImvYfCIImtwVORIFQyC9rGEu+finL5y27Q9YAdecF+Om BqhlmwUXQvR6+6jbGRIbyGVhgVGOQeZNsg2iKTon+qkyXkV6lU+4PGK4JrheN63Y6J3XhzgkWyhl Gs5lgX1GDkQFL+FGW4uUhHdp6OGacSrXZZrVfq5+H8+/jn8kP8xGUxPc7Cx82dkO3OfAQS35f26k JTZUEcugsGBbOrWo+HUfdhCX1zcxerk0NvnLHDeqxgtaTdLmb5M5G+zgTDMmzmckAovv9cF+MKT9 6NeyDzayXQfBfvDHcxBVDRGnDRQZ4xUPKbWKgIYtd2uALEcGmwFuuISd2kUhjYyzcFDnPeLFsDvU XXcDfYvH3R8kxrQsFQNZOF+G7JR5bqbOm+iKxDc2y6MBYdXIpgmPLxSsCTXo2iuLsXwGbi1bSvnc 6BnOgagEI0e0phiODA+YBlBhwuBHcaIQmDkVwCP908XzhJCrnxkumitdaWIvggXCKOBFtORsBhNo mp8E6l2KrPgTopK20VBSxue9SFysdQGUtDerqtR6+1yoS1xsaW8DoljUgE7Nmd+peVhGdFByE5mw 0ZLCjlFOalYln/E1GJf47UJxftR382EJXJHXpmkGdSgbJQXNO0IgMspSM0AzVT8n401dgwCqKhV8 ilgWvh7ZZF4PXaS5DoYQDjDZ6N/HSuIxJXsrtTxRLxtJjjWYldVbhUVe7bWC2LPtP3x66aaEoueT l3jwOySVsUzrpfpf6Y6MdQf/n3+BPUsD5tG9wzLNmlphPo1XC1lF9b6xwFYeV+VlSPxfY29GlE70 zUYZ9Oq/+3cbHdZQhzNr9R0t60GcXOLg9sFXBkDLrgn+eSWK2GXke62Q4rgTvVzykoh1Sl4zm3+d gL/Kk5uSQFHpd4+f6pCI2w39GS9RUq7Jh7pCgaHdIku2dur3cNvPY3mogX7DCflVy3jd4YtrszBB JtU7gkpC/u/hMcQoMjduoS+A+SCQuunFHIGw8EJ0+fNpibTHgJ4JUjI5Xuf9ASk9SnnZQMhcTxSD pA2bmEbEvgCd418qu4QjRqQeETjjJJs8fJCryPOIiUB1hWGPqjcQiVlr5KV3OWe7XenZcfiCdQ7N noJ/eNqZ3OsUfjDv6dO5NdrLIgaRnbfG/i4FYAb00hsUtDCmszSxDBPj/0aCuoMELHRr9DH1cWTw 4mZX2mixSgPMu2BklIDO1kAp46JNZfvJNIi7xVl+cN1T0jHFbwrspVQ1qKUQJumg9v2sFuszDPpl BGwTHFI490moScY23sYdPcARWqBXU1aaZs3G3UCs2RGK82rFkHD9TWC6e5l9G3ORUq9kRVk4ufHB Z5lU8mmMSUO967MglNWp287GCra5W7iaKfggXIjJYrkWF6sajhwc5cpfL88oplX0mHFUvIhUrPls LvncUuudMLGo+Yo7MNCQOfJBGk4BHdFnNFzuDDJDOj48bIYEM+VszSlHFTCXPzk0u2cuTfGVpruy /tLbX7+FcUHUpzQn4pYlA98lsTB2Nn/BhYAFx8Ps/9gKhTifKUaUU6NSB6mTgghJ4nNc/WFoonHB sz3j97W58y1xujO2R5yuF898iv1yo+j2qAcv0RIJBPOfk4UIFm7T70/6YHaFgc+BJL1F/YizDiBK BYtmRub7dKet9VGMQzxnjGc6RWESFgp7FoJVBprP7OpSDht457bDx8HwaFunR+SXT3A20NW/UZ94 GjNJXZkfsN6CG3hKgSiJNmsLUMbAzETcnoke2LvytI0sutA21i4Db6QM1QNV/RCrF2HfIilPHf+4 +jor+R2/Keowl8sNOWsPL1T38sIuNoU6i7kl5F8ACPK0pJ5x4Wp3afilGTRNXShQxnEc4iJC2/gu jxe8C5TrDhglGi7F5JZU3BbiEW7CaEClZFdptdS3yPOnPLuJoVf4sl54enWbuahMLqQxD5ol0I0m PBrz6fkmqq1cV5CSo4hAfXgrV/RUgA2bxp5DDpwp6DpLR1leLOu8jtifBir9rMQM+USvJoJvbeor RRJSflvaT7f7unRkqmS+8WgSmQgr9OXiJE9dWoWcjJ6cyiUi6+R9gSSqOKeHJ1GXe3/0XyeIC9Ab r2pxFkFPj8pnJ80p0hQ+HISyv14MWISS1dFe2/P6BSy7+XWLWD7NQtGr5QQGHLlgnFAtFk5tStGu ujei5ilzLX9fvf9kN8KIsm1FUM6BITAknW3yX/5PexYI4grfTi/Kp4+SGmCHotzzjqX9dHCF3vT6 l5GONzJwpV3QU1BRe5iaNgZCoScAPAdXpvQN7FsqKtsXKLKRqB1zTPzsrxs3ouxIrA8lAoaZ7DXi Lpr61aiMdfbMdqB6goJCY5tUZ4e/18ChhO3P4UpYju7N37kxgCft2So7N+OM1IXN4UFB0zOYpHx/ j03tE5EyCUUeL3u0Sl5MsIrWi8n9mhAzDBzPXmTcqurNa0UgVeQlwoBkkXUK7kCD8R6H7HXP0h/z lI2C3NWGWQJ9uBXBJ4tc2k5uBgHLZHp8sfCK/lfwGsPE2LUYWZpDKM2lO7nHpA+24pShSNvJk6fu muEUlP1C/t6iqPy8ZwgRCyXeTdE+j0zdTCIs97rjKZmFUvByTmZWRXwhWW1Mc0i1iwIQCCv1Wwgv HxCEcM2bnLRerNFSsuKxSBWA3W4wW+2UShqK0ZE00w9/4Z8pH0K2xNIruDxPe0d2ePlznCby/9mN TsG4IWkklzXTYgWkSyW4u7DNxnv3FynqhxIwGky8KgI1Q9dyPpdCZbuOUgrdCc0GUhElFMdGakx2 IOiGSuU1xC9f5sEqUNWjVsJMdM5v5HxyTYiw3pmJdcUCT9fwTUU4OqjvmloDPALv3YJBnaI22dHs fjtd8RNDKQmnu9rxDWVbXeHjWfKK/1nNjPmHLiZWKGYU3CUTzKdpeB4Ucoa5QduJl6TTB6aBrTGU vhNtKSbrsWKWcIkJqU34iRbDMdbyxIqbzHL45FLsT8EAEctp7miJzTMTbYtRFYKktVsLsF/f4tvX HXuQcmVupTUYgnXwDlJd9HEpJYsJvl+yHVJk3qf4ol3ZBfIAFIkWdbIOhv4beEJOsrdLbTKCjjDF D7BuSCBwN/iX/rckqhImbo230EGelWkruYzZqdV6vGVDO2bWy7JLUvCDWsyOJDyTWPwto+cuoRmD DaZLVa4B7XaTjzavVKSeIpdm4G5+SE3BfAhKjpEtHpYdDJVFc0xiVC1fXFrAaGgTi9Onic8OcRHT uEWAzrSCuRvjp8jLThcTJxrnVjXmS/F7NBR/X5gOrr5pLrzzinw46CeGrodffXHiAwvA/w/lqzt1 N8ykUt1qnyJ73vLfPxWFvohQPVrSiz+EsipZrE6jlEJSMaDQYXerqhdyk9vwmyul6tjSV4cxDFXn JYmA3SSbV8ElvWlsgwsmPmIJkGrHd7OUUfHaHqGXXmqYPykcZwrgWL7UN8pErE/YxJig7P8wcgk0 vog85DQxqevP9lVTmKUjfVUTbiXZAOnhUuYKUG9UnY+T1IQvrxszdMWJH8dgL1rgW2llpfcxLRXQ lyzlztkpijDqd9kf6ICmFdcCqzruGRDKl9aemGx4/+cYp3kRCRM3NTvOoL1xRFjZPs4q4XN/9sfh 8k8tUPaSVXTN1SMFqdW1DkkJ4hQ4CdoH8WmOapT6RpTnzTul9SbPq4Y2XRTkyc3NXlF3yRk1QWXf 3gdva8bf9nGh8Vf1Um7jGyRw4+w8rjnvTti88yAzZIZOzDWP8KbqMSjrbQiP/0e5MhVpEOHQAUiz CE6TwK2tVCbHI7N8LbyJKO6RyFOmic1W4xdep7Tv2xCIO6eHg+sw2fDk15RqlSOGAwFrR87l7xG6 0C5g1skSh11z12Ja7MF+jZLjLG89JXJC2ZJHmvEZz1z7PDhs4bXBdDEaZl8tah4M4uJzQZfFmfvW lJW1fts4QbfTSFTQfy0AUeb7UFxDF1T0kxFlivQjh8WN7leM1dLR436eTmujb/n/+TfVbt5uHi+K oIKaYtKvuy/uQDxEHSs2LlNHMJYdsnJHZKGMlxo2yCZCZ5dDS0ENernDy0SEmPMDcsQl6ivefwMo 0vyp/HcUvyRK8Uk4RJ9m6D8tDldfQJ1nJPY1IyIQdr0BoojnpXfKFJpOyN0QZ6yrG6/CVNLArwU4 83gbjy5i9+0u59kuyYdb2B3SBHGf+BnB0OZysCaaToHeQ1Lgq8t8kOr2pXaODWJiMO1anAnjQ8NI ye/nIxSeAxBpamfZID6tBZaOFMwIdhksfZ6B2i1h2lg6/Ha01zlRxwYgwryiRQn/Q4gxaB+5xGoz IDdKlPggrF0LwQMwQMZmcSF3hg1c/Nqygu6E4Sd5bxxEtW7UwFtzen1V/dt4e8rOzctHj/3IskWp Tdz5dLN3tBfEe2fox3KSHitppz4Ni5rwA3roBKCstNFJ53nb2QvFcUkQqyvhd6P/TKOZgkkTK71N iAS3zv4BrbYYimiD4YyvbalsYxpWBtHmmLix1X12ymCCvg7QsyjIrGNP52IZWO1aBiy1Lv+WdgAw UqRkgUi5Qzx1xxt6UxhfMrXS5g9uos07IPjJC8gV2A/rxRKspm5Vm3/APeRsjTAVo9F4+HXBN/oN 5SnkV5LLM+eOhgNtfAKrZH81wjlTiJZvgWO0u1nhIWXzlUbfP+u/w5zrPKJjWLuOX5vYbBTCjCHp 1BZmngun0vJPqi4feDmWN+bkx4f6bp9P4h7BM6nPUb4pP2JcM28E2ZI9IKRsHXjqZ5NyMn6LuX1I zxyiGCNQFvQKgZfcgWY6mLf8rRFtOzPDmn8hz7WP9+MYbvSXSdsJ8ZvLteEcOBrw8jw/gBAx5bjS BvEvmVt8xwdx2xZUVF92Hz1ofhSKXmVZe0o5kTmnBvSvHXRSsdmqKNXbeN/wY7ieiFr/6H2df3xm fLbkqkX2JAWYNLZll1rT1TSsabBQW845OWccswJS6tyy7iZBadjFaZzJE8Xp1xb0m5hz3jxhQURb LrG3TzfyJwUPoWyiMqodDr04U87O+bvp/YFheOev44h2HxvCA4CBCTSTNleIpWTeHFoxLG0KPKB9 4BYvO19RYh3FmEp5Pb3Dp+8mpgWQDzQRtQcojD/qoeIn2lNIqplHy+kKxwZKJSJftcFnPZVbK8p+ EgxnkPXQio43WEA3zjkM+XiO9Sv4ocRNmi74bDZekiDV0b4d8xy4pJXBDsQsyrvZjy7o0+KxbXwq LPJ1jxx5lqHO1JeoeHOUsykR8IClguumeEzM8H78ezVtpUDsihUrtFLrjnMvflNMSoRLEE/sKAff DfSFz9S/Wj5grH5qmwyXnz8Xf35DLBMv8rWuKJtd5GUoEWm2W+BRFq6mqP0lHIgOq5DvST1OxeW3 EleCWLXnD8BSe3nXoLYDbNRu7RwCHdV6RMHtcScBpmjmHU02JRzz52eVohORjXOUbHGcYorkzlFx 1LztWLRx+JXhFiPLVWQXmG/HwfeN2IaVQafGPXJPnOjklK3hhtWguXV0Wp1Ht6k0UZKn01+t1tDr Lh4qcaV4xrghI1GPZmAY6ypzKCJpA+95zY3bL1Ow4kipcaLee9rzGpTqg+o7+KabqBYSDSpWnXyP RvSHSRmrFE6TrIs1c9JHYorSTFRurOBxLjE2xDkFd0rNcYcrTMB1bh8dkLzSJu4Bvn8DkNqkab8P 2EXyk6EWswrZuatDYKmflSBPfnCBIeRNEpJhLekXdOXtjahpeC/lKT00KO03gR5PVB1ZNR1iuB9I 2ZHugt7PtNQKWSaPaAIhedNjbZdps6MIwmWAKNrDljfvMuXD7jhpwBgidnZoAEtvMbfLv/ue2I6F OcuFl4tr12aYhKyMjrQLMbh2EP+/QElhPbmXMkVV2yhoUatGHhLszJpR/ZD3Z/k/mnKj3aRSK385 g5TN4uUhFtlZwBDoymenKLnaprrnFZIb4FmlnRtXYLQrKiD5GVtB7s7PgdJqoLocTMsyeF63EkHB LNcbGkAcjJknbJ41HPmmCbktzQOFA34eyHzJOB7amA/CA2dBQvxKwQv6YN3VEkvItIkkXNvaqe73 DcIYR7Ac+Qnc7zVEt+vge3I69CjussMA51PYp5W7glpUAU8LKEExCs4B6+66K+I1q004FD4YKJ+P F021VcBf49LZFLNj0iHpi8VR88mA8jdZR8TTl2GsB72puAZlim66pFayuJtHEdNnaNZq1M29uWMs ID03WKt8DgorGX+s8dMVB5OxUcx72UkckFVRg9jJJksgkCXiA/yA9jPe0JbAaYglgoawAJHgy7SX W397yb6SMsQqRvzzwwv4ZBV8Cj8cdls4Jjn///7hKqTBVh8bZ+D4V9DJqrKBfR3we+sUWrtrzbRM QrBnguLj76pzDnQOfJlR/qpI/O9Hq8ZR7n5b51DEKWv6wjW83oOxGxtEio8qZu0MzTnMVp9rthU3 xW9taDFK2g8jFnCyjNg7liAPPrxrBqjPymyGFjExM3AwEDFjtEurYwESsepR4tpK0/W5DMwTsYyu mBOEUSHsit5h12cPDZjFw2L5JnZmyFYmNekgp+Sp8mvan+kEPoC4iwKISNnMaQhEKv1mOtoHbuWI 8rDOXPEGbAQ3ZsKclgIlf4sKH4vh60uLUqYpOhpPoslPewGo2VvIneFiOp9IEx54GrSyEVy5TTTk HOpm2eJ0HG/yfex8U83AkaE4RCYEkUZTaAta+Imcy0E/rvfq0bq5OaZR1ovWFGDaemT/beOxXbEk 74BtYltpnRtAyfLs70VZwSmILvtX5HMput8qWbOSHl7LEQouOxG9JDxgfgehVWyrpEkyU+SCwMuA VePcT8Fy0K/XrAU+UmQ3pYmWtlb6MDrdRrK13cpm41yQuvVHxX74C1GAUpEIl44vkOpEicFpCIQa OpAAq4iKEZWYXG+sHScrJbBYbfjb/ZlC4zC9hblIrisE1lwlrm7dNPFUiKayyM/JHiOsU4POqmWl XLPzphxaDmwPIgyDwEJbZGgDW+F9LBt/D8UWr4+MnzcGu0EW9MlqbqDBZ8JVk7HaNRkh7Hu7bWXF rYR4v5zocv99VKZRi3x4XpeNQOpxMt2+LejXJsbMomslJ6keWpGaGyuXq+iRCp18s7mRMLL2U7V6 fLo4GM6Vpxm37zMepELeug5tLWs7bzzPSyY+wFhIs0Ckjvb6UAgs6N9/fUE+B4TKTXbKBOsewAky BwxWXrrOa09ddGVzFq5F0IRLbzpQtX2+pOrqJeiQzhMNb7/zib2IEi3q/pD9nLNwKh2t4tCkm0SL 3fwem6C4IOKBtCMQeaCwTGJEiA/aEqxjtPd/4xKERWKiGKfpbnSnbTXpWDRuXt9s0waylYX/Yrju Rop1hyCmw4tdHGZGDIKE5rBDdsr6xApVd8nsd7wafjtuE428DWn62kVvvzdwD9tYv6vaVa6K3I/s sTJW9IGmR8MwlCJ5bxOgezK9iLaIXVh+qjmQ0kTLrgaCxJYxLqKO/fwjMo5Q6WZtGVCd8pD550XC qVXdHLZxXewvpYud85WigZZbUMHX9DNyV9fhqarCY21Oq/vZpRWzaqrmwXqmokfcbpAa4sYG3kY5 8+kg5NDL1nQSPKenJnHMZtXyx6ESHhJjCpDwd0HOIZ5cyuq3wzHeYMc2EpvMof+KX5H1NaQpHa8i IE+MI+/pT3dV84ghyWBTgocFP+FRI7g1PELM8F2xZBINk8wIovNOqnFJmil2snYrcej2eDd93Ins RGmGrUL87nxY+L9Pe9iPEkVUDoSnDgFAp1/u5W7t4IoUMZe/yUvUB95zI2uIxhClZGCl9aiwLaCl 8SKQQCVCzrdFFR6kvfbjx47YMiq81IpiYz0zTsxyArZh4J6IHGX5UU2cey7decwcv0ALmm1aSdFz g2OqqwmZ6f91gmCoskESrQQZC3+agQc3dVNzb89DqbVSTbGrrLVTyDVdfY6T9C6+kw4rkNEOro7x ddOaoXk7TAvf+BLv1oV8xL48p5LJlIqhyOziWiWdO0h69T3UEEvPMkEP1uJJQz5Df1rvbaDiAuX1 wdZmwtUXS8b6A2LRSgBnlm5YSQ7VWUJLTe87iYtevmDZxMX46/RAGs3KOvuJ2DpTDnbUQcecBdOi tGyCq6Qm8LH4p5WjZ/ZUwEtWhDjahFyugv0M6kLsddYAiOaayefXM9ryZS+ZOQS+lnulgf6+aQrH vSRODqbOwQNb29POj++v+/WnLLFN4rd/d0rY4vFHVrlKq52Ea2nb2YKzqj97yaPEXjPRH3tdx5So sywOhobu4qRyRO+Ers9DF9+IPobpdpeBQ1bjq9X8HHYM3YaSD6ODybAjmelhGIlFGU8qn0yUl0En d0QBSprdLmB3ccLHfymlCm4sIwTrI70KP63ow+6HLRMx1ZtEFnK3vIM4eEhlrQXxvV1TeUsS/Pgg nmn4WZzJtYnyCl3uJe1pOsoSn4zVfSHLkIZP35TQkjJSvWDgATRx6ZewwlKUkJykDf/FJgtI229H qKA4kMEjk7NKz6aDtHPw+FKJGiFXAqtji3civYEBEHwSgmUq7YG204WrulmYh2wjlGG04E7FMOuW QabaXmH5ePumZ6sgHvbiUKNguQqpcOsiwhiQkLPPwGlVCyyJliODsi165iyGDdBQLp6ApnprtKso Xe+eXyb0kAunDuufmJFpdGypGEplF401cW+Sgokm7PQ+H0B757yW+PhTx4q7wXWC9DqRiJy4JYrb PV88zfFGBPIxS2TTBIBCW/ikkUuXTjeTGLkJ7ZOyaLnpHyaKmOnp8RyxKzbgn9fyJWcKD2Nk4zQ+ LpAsOgC8oFcf0KWCvgG+/w77adLauXA5Rl3rIBJKqIyjMoGv6+rGA+Jlk/4PbhDXdwX1zxVkRPTH aO9hk9B5Jy61SuegaWwvus7UDdwbCstvGmMiCLfPAgydWnwQfPAHLBml4cQB2AyqYiUg4zJvW/fK 1/yYvPEmXRQHVxTG1O594eemCccAGh5rTw9Cs8tpdl6U+Pp1THYV4ednCgWFVqbtOXYjno8ihrOC SoVj3Y4sZcQoBckOgA8EeQy0UH43/uTKOkmL6esitHcPNabC/grPTvHDlBsdiazIjxlxhcPM0yQ1 pnOaUAM59JvTDwS/kUTf2tUCVqjnh3EBaxrsg8R7Ry7Yj8zx22+gDhhLgyFZhxDoIe35U9ejSw03 Vn4TUw9f+kMIV4NtmLSEVww6L+gmMKAfo1YedaAfB7oAraoEyWgxnAQxNk5WNIXvIGm3V1UDL5t0 aIrz/ZdRq1ymLsXyWAwtegm6cEfwgg4vmBBJ+WXqPMXmLFiSIf0kwLIQ+vYMWCrWVvHREQpNvbzk C8pTIkr9sPysCln5yUATSQWrWwMK5VAxYgBE8TChsz4A6vhvsbqsHOJ9vv98Se2H3ZOG3suGdBwA t1ODJBn1GZLZU03R1a3zUXJ9jjxXlRUxmDvS8aH/5nlwQN0SvSlS9K3ylkrjxIc4B4QdZ7cvkuZu CWzGjGQh/R4Me7SvZRk0dudVUAh1fClj+4Zqz74z1UJTgIY6C2hZEq6hyJMp9qwkmKcm5wp5yHwc Df4WxLT+lCpO0mdwonthYOAmIUgtTcgvvACkXSj6PAPbOstOjJybvPNx/zKcF58bODWVYZtN+lJn 5NPNFX3mq4T4XyXwe8EyE+MYhqHJp3NBUpl+3ni9xYQFNswXLujdTKQH07UQH/vimb60V/ThML/W M3KiiwkytiDo2//NjBDmyOwxg791RO18Ib6TFXLDY92I29S4srNEiNwsHLKM9ZbKVv+NWn+TRjJx i5f3NlYuS0sebFWIjMfM9isTo3BWj1Ali13iFrNIIvCFguVU5mrSXuM3Z5Z+k5HEAiBdlU7cGd// TJQvJ6LgwJKOnWKhwbi8a5ck+FnaPpCyiihCDZpsycS7eb2aTROHTTn/Cn1iA+4ItaOUDfVm7Rl7 IcyNXYzoeZKCdzVEXigt3qT7KKsQBWWXTugGR7sqERdZzQ50VJ0YbUqcOho9HnDnDzh30+MA3ssY CtYBxT2CLLN0zGjliw0cRi22AwZorBQeABhAX+jTh3+wO9AYvBCPILoPZqS0pUD3PATmGm+33dyW t6ZPVJeyc1+xGyXW5BaO1F8rnBHuZMtqXSxEwj4cDNpRceTH9hMmznIf6KyA+et5mtrTyT4X4GLA aDyY7+/iXzVkq43Te4hSvC2aZNvyBvq9j4aVFpfcO9qQWl6Y8wUel0BLq+Pg60dzlk/BUuR6okFZ GF9RhUJkd1xb4IREfrDI2oZZ4ODBMN/GQOF7u3owCm60R+cNRc608CEJ3VsfBK44xR9Y5YJPW6ok dxW+Lgbx+qXRrHpfoP1mHhbWzzA7ScGbhcildAvopvgFvCettE/2bEWjwuJ5eqI76UQH75UHow+w Cs45WTPTbCOOsW6YDFDtBBCKq9Z24ghzEFAjy5dzrKPjjgMmQ9iPIR+45D53YRFyDkAxTrAYhT2I 8kNq+tLPk8DMoCnnLHahHi0APLya+ooVpQE/B7QgautV83lBsw68NoEK/2iB4ZFO7BqprfS+R/q/ Wvif19ZYj/m/jirWLtIiI5FGTna1qHiDVOd+wuVPudE9YudWIQekAaG8a0OCg+jENHM1x5jftCpM UHcX3tvgv2p+emRw2MSWK6cL1fz510Pz+ZWphUelq6YkmixVWPdJ4E9FrHylAh0HnBDrAH0EUGrd RwVXNywPxVapLwOsZWnvlT11wrvGLacw73iPtkmhsjgzRCGNYf/kNXZWpX5kbwAu4GOivp/+PWfD HFjl0ccB3IUk/1zkZrvFKKFMcjezy2K6S36mLxdXR1x+nOWxvUXfOBeh9lfo5Mgm8XDKHUw6z0v7 khyatDWx35+DVQf16iFSHDmsXBzZkkhqcLPgE2YxChvZFf362CH7e9Srs2jCntcLHbtrdK1n5qLI JfJ4xpIzi7foR4SDZmqrIlnn+ciehSMNmPQhoa+BV8h4W0iL2TIdk1m2usY2FWYOSjXve+Ye4a6V 1JnSRJvhqqsyhxfqk1CeFo5d6J/nNAQr9fcKrSphEhu5q4pFrDxcxA1a8K8ZxBvjujxyx5HduUZU ZK5Ix6VxVu22KHhZt7l0zI61tiDTZKp5w8lxYp3HWQQ4tJ54g2mKPa/RaHvJ0wjc5VqFCql2Yh/L 7bv5nOWwVuY9KZNgFHqtQekCxEWEmYp9ZA6mjoE8KkDfefT1Ce9Bh6kSW91QrTZMB+v/ByvANKV8 6NW+jH2j7II9m5ngpUkU0PCnW83VJeIGj+hCh3BVGJKTRL0y1Gt08jsib+mcit4MkBCQCfZLkjuN 2uGXh8swwERA/xIA3KMFjBpsjdx0sjASDLnoZKdoTcgj74bIEO0grrYeSQg8yWSOQAUeh2E54WaJ HFQ37HoU/guffSBODsQJc36wqiGf+vNnRgTf43CAm+cmEkyimFDPae4gmwXoCbnd3NJPE+Pfcy9y I/YH7uO25wP6pmyw7x/z9htdvdcOZKeVMLfqftoS5O7R/bwtefBCBMl6QTkQ0Jvf/85beFumS9wx eARqQhMhfX+BlyAMwc8PrK3vycF8XI1qP0MKuXFef1tzVI6nn06VC39lSoru2a3ak590pqEftWJu gT36vUjW6LMXrTCpMeR0CJDq7xq0vbEPsleGqKxQHsS/65uSxg004plyz+568zXaTCsHm+uVVKNb /dklbuiFD83t8O5ynD7ahcdGGTc73/a5cILxZ37OQGEFikS3uyaJpYuTPFe4kFOa0E8jpyfuRfKX wMyDLZGKlBMIP2yxxujiAc1Wy5GWSV+A2akHBEr/Bed891ValsTBhvLAtOZpzJi6I46BopXxCBV9 Mv+SqKE/64jFnwc/kTQHo4mzinLK2c42Zgt6h0AWMAvicLopU798OxPM4beCHt2PQxdzdkTLkx8L lJa4h0LMo9TTNEtHygrAY+MlBZkmEOju8qXck62lE3WWwoLQL6Dly4ovS1G2QOeUepR/xqLU66cY X3WpZihYuPJl2MyX3o4rSskKch1cbwp5YZGyDSnFwAox+xsW/NsXfVw6gawXvhs0tpBOCAru1QH/ uIdkWoSmOxIFizBSUrE7P7XQlDY6MAMQgk+/N58brc2sNf/yo5NMBK+D7WOaKK3vfM84t/P9F5Ql 0dFp1z7W7rDh87l/oqm71sJiFraxILq2+lFKkT5oCjy2Cq1sG5s7JySqZgc6p2ZP04cQkTKDQXzQ GgqGftjJdbGV/gK0T9WRUg13u0X+8DOUgLnWYb2iz35t3zmS0upzWIxHq8kY5R2hyNQ7sJc4GI1+ t4srqiVBgFpv1SnHaRMIeR+RU4Ut4uo5J6uOYjewhPSSTYMndz6X0oFMZ2wlbXlh6pa9fkKJGXpH a6M3HjsaS7bj5dKWK6IsznvAMYsi6/g1RYqzoUXLFG7hcsAh3vUFnkgW+K8eB5w78mhwD6oD6c00 DgHgGlHdWx18kK55hdqA6TPoz7XSwrgUZc0z4L1b3fxfayI1twc6g3Zx5KpD7FcvHSI4AsWomhMU uVjp6dKIn2stVa21dSccO31BgtUL3V0xKmb30U3ftYo4wer+xMN6diSmZUfV2KMJ1/dBQxb/K3O1 oJabjYQfYbHsgVCMMnxnjWVJHJE3qhFZCFs8I0zkQ7wReDOvP/9acmefTseNZXAgeGTdRdgGy1dh h/TzzZbvMVzRucbDz8oK35hFa9n2EXU5cxFF2sATghDgfwG+hOtdz+GvpftNsmkuswqy66NM4vIh ejSjYYAO3CLCmWwdMvZwmqVNl7n8j1Tuw0g82j7hjyLQ1PLRL3tm48He0Xn1VhAZigi6p4yLnvNl MZt6shIDziUKXSIuT0njUuBNZPpJUHeYWL3IGJ4ly5glfD4RuniAUxvYQoaVomte384HY0lJA2u9 JyW2lSJ9WHAdvyTjP3djlnW0AADPi8BP4eZwHYNfk50+QCoLGjh106cEsIHjsy8AASsOFeBz77VF RgnFGgSwjs7uSzgFIuf4tVpeHri3u7YD4YGFI5ZkIrxhWc+WG0fGEOSxdcUuvo6w64Tz9Z/Ugn0w qu6cvlBjcm2muiJYt7pDN1QhoCaBmR4BbN5muqbUZ0v8d8s0at33gWUWqUoZhXtJODgd0xk/7nB9 6oIYRtFMnGF0VfErGoPrSe5ODOgtVsCEkNo76npmbIQpSGiTEMcr1FusQUofvv0MmpWrOekDn/+W JyCHFeN2gdb5M4YPJ4PQC2XQoMLHiHZfpT0XqYdA/Gb3Dy5AzDrEymDZXmBXZ8UfjlP5NLo3+I6B AK2L7LSCbqf/K2YfM8m9TmsEEC8zInev1Vxf4U6Age7RPrAXBPl+6ZgSFj7Vso64CJwQB61nYPYt Fj8g0B3R+nTtNlqr6ucqKtyMnrczjz1du+a8bfCa+p0sE1P0p4Z8419+R66ZJ4Yo5P5xd3dHNB1P vYn7AadGp10IVR37+5fEW2YKPVCc1GpAVyenz3BH69eISqERBfwf2v4MlzemEjR5AxukNLFkzNH1 TO/xpo7hWquMQZCoaa38/tkKkYG6JH6VX8fbRVp8xyH1bzwLSDw3kfQZ/S8WvQZ4PYsvusH65IaR FMkSGGgtXc3xarx5ISqeunVWgdSwt8hwzhWdaEC7GRD1msME8lbK147ce0UKOxhyKHqboumAbI0a 3/jU1iDf+qrQcNWyuCcx/0VxhcgbUCg8J8RC+AdgfWfTCM/RglspQsGgpM6BOGTAGr0IxeEuWYl4 j+Fa01kx+3BvMvhfR9HtfH2JyBQJfrq+XFjoX07r8iixnRTHcPHAz1gjA7MmmuTuO3CIVBEoemEC /vHJoDHiqZlnncCSWnJqZYfl4JLFM/oe7xJFwN9hCImSYL18yJsfBPjDvj1SEyMsWVlV00IjVJsY iXBBChzWRZZoU1cOm0icHdfAk1mAFFG8mNEF7WDpZBItI1Nnj/zPk+4bFWNb21ryJ8G8/P80Z3ZT AuM/HBqYMqpN2UfQIBZx9xlFrB3I+UXeEmdBu9dYNFq+gM4bg/BM1L41frc6E6EeE8hrXEfiweZd KXcfpOF4Xss5MC+j/+QColOOWNXQiAoDhpz301bsauVIjV9GSQDRLtzPyTHzld08OUMLf+C/Weuq 5IGVvz3AAZNVgsbp2OUHOqO2N4MO0fR5ugFm4FsIArOGz9OQ7mlHi2f9sK1OPgI59j8z5ybaw+3v CuEKcKAivBGaJNuq/WK6/hRSxUzXLSGp7gjQXifWmizX+HOldxpNH7TQ81REywFPC2pNJW5UqZIP PPInmi5ZeSBLUKBe5NBAmb7JxVIIxRwH99upjC9mM1CGvoPUqC7BCprY/+xgTD+vwrsuKZsd8iiA uwHoOsu+LM0PcNnn+QmtT/yBWznOZtgmi6TSvHo7VgoI+f/UZZd3KESsiavtbXOuARbjj7yljzY2 lAU2B8NliOUojx8kkHu18yUtOsm4zVFL8CInWROvu1DzohT0Q2MPf3N+RZjCvRqRXJ0K8Lo+HGOB mis7kZ8dmyvsvyy/F2XDqO3nfrI+vfQRQ25ClZjo/x8HULlL5ymgCt2wegEYyZKR/TJDo2r4O19B 22H8w3uYWky3I4bA7siNx4Ub5mqhfF8b4runeVoSTtSHEs01UpQclc18uZyVrwFF7i9nrIZnJjem /l96FWOmFG82IIwPXZ6g0Z+gdijG85qi7mpTI6X3XaeOhjRiGLjL8whXv9S2J8YvuHMZxavXKHHX o6fKt02j8mdV3FQQDuuD5Ki7IyQvV7DLSbLGdiDGTGJMMX+csm7UwUdtOiDTJEYY2vxAFYIDK5v+ vCrf1Z7Rp6j6vw5nAONLnAE7Plq8dFjHJNhCZkj7mmvY8i1dWYv8+mrcjZouNKbJuZrsJYk2UEog ReIp/DHESr9lcA2ipmD+Zs74Q64DFJPND714WHqHvMS+6ZXSrd6+tEpfsQ3Dmc6X7whV1InuEa0S nRlmV+NETmRsUCuOj3KdzUc8MXxakw8ZX2qH01ryMSjyRunVLUNVzhkwyp/MZEBftyddY91glvgx iZSdoYCzQLNXfDgXZG57fZkOhosV6gS9lRxbpCqe9rmKveRq0njvd4T5/q6YJoZbeCXAf90NN3sd n1kZPT6wGLib8M6wA9A064BALSs7xXsJchiUQy008nymkYsgXfT/JFcSKXcBY8A6U/LgWrfpuxZV XFalRkvaQGqEPfGUkRbGt6ZMv9lJ+i0bPfyRWiy/UWZzzY7BZd35rUr2NGR0XMGZYGXoMPoETiyk 8oZ2Mtcoy84qyiSs1yKE7ikgEH3qbPf4n6kxQ0iK6GP9kCcfow2G8FcsXjBUodAUBqL01kMsZffi /Ztgi5tSo71GFmKwIzG5HjsJ95pv6De+yNjrHFtu41gFPjZuIh+nyyv65pLetpZTioi2Gfzu4/JQ jqA9EiTuN3/j4kMM6cB40uHeLYPYTQutPy3x2CggZR5aWmPdu0TBK4SVolHvdg/CB47Td1fxastc QCEaShoWa/5Jr1wt9rF0zdZsnWTGNVv8LDwRAXJL8bCnYGHPBRg2su2c3hcpEX2mMPkg72c8BEAM 9FY2VfIPmdL5AltGKBITJW4tm7zM51sAiulHN/Y39RQHOu6/OubOeoiWpxemx26GobSA6INlWDuc KShnvdlw6KrUqPTCdgTAg2bTzb6oTh2RQ2PxiiwYh7w7RvxygRwejtLFAVJwNwIJxkROhyFzHVAK WNfOxPe1k+wC240GC5YVFVVWYifNJ1/T08XhITMDtT1r9Hy9fO/7zq3MDA8TFVQVjq2y0st4kXMB E/6P0ui23XtL3uFjme2pD176AlOAazPq3SmZK8E2EMI/26SRAx4fTxB7pmCa+mD1exjecyPyMAIS LytSYkXvYjLGineneuo6cOs88NjO8mX1lCmjofeymd5C33euuYr9impFXEmh4OkWZ3LP1I0GedQn SHMBYyfbRn4+7rp/asMhct/wVxNr95DYR37y46F0YwllsekaX7V7MIjWzYAY8zLx8Lnr+oCWJg0t Xs7ZI21EongGobrQx2LfEmmV/XU6u+FKMjjJatd2ek+wBLAbNZzR4jS+ik7V4IWCdUJfNY0gluIJ nVKxvmfAc7TGVsmhT48NzGlNpkZVsaS4d3st1iFgyeOH15z2pWGSdsl+3yvzKjMEWJCBIfzDex+T bN+arKGr1Fg9fNGeAqlG/M+/Ncq4r5MjCpIf/QkV2KBAW1iWHl3zYkKVGkZpo75UiRwaHRGH+RDg ZwzUsxAycwdLVJFfEDhSKhi4YMFyU+WSdcZguOByVAeGotyspRrBPZK3DnkNagEGaFlVFApfgEoE MxUIshdHMwHSh2EquAt4rkHMa/TsGvaW+x4qtrSkFUVBgJuazOg+/bpzWFIiKLQT1bUUGwnqgDSz CnOl7vulchXEz6UHCWyN+hlAHUsVKmYvherIHaMwd0cUFYqJYKbMsyGmB39/waCsitb/M3THZ+LI G0/3nBw0g7oaXnCZTb4RUtdGSXH1pW+DFaA8UIizsX66XLo3Z2jvjnZtun3oKiSwK6c9r/uDAdhO Pw58hAcicQA21x4M1VvQ5yL4f1lzPOJGYqOpHRlZKy3iPn8FGP+MVpXDzx1td4Ssc3SFbbtzoBtl oq63qjY5/KBSSSmePH/JAsil7sDFjokPeuhJgObqTuK9lFwx+Wll4I2Ms7mO+JikqM2AefLQAN5C 4+Vqh+KYrRbBZqCDYMDTCFQ4sNzD9fWJiOaxQL1wzzxpBsFi/JTzBNnhpmsBLRs2ercXkCODtzw7 TFDPpDhF7U8Cn1oDwKYKTpWyanUssu0tOOHTaAaDiR5nWeSNWXBEhIV23gpehBHTqI4Kd4QVIHoi UhwPgA4QdqpfbTGPxWeABLwiwoWdzK/qd+O2CdbbmBXloVBZxFjAoaXcUT9qU4J1qj2uVff+f1ym F4d5wmU0aayfF6NBRFWVZrIKZpRVj+v/vRhWPieI7/cm00jT7gYpBzyZf+d8Jt7XUbqJWUjz7sFG 7oG1u8p34+sATNfEGHkM7X/zfE72ncpD6tQRTOZvB/TmP0HgJN/U+kqEmwMFZ8cwm/Fv9rBNMFpX qT3X4xBVi07asFuXNaoObWtnldP1JM65W3JmU+hyESpOVLptjV3CP9JEDTAUNCJMZ7GBA/Nvv7X2 XlAldtN6CD4AZMWlMPZ7UqfDYxz/Z7D4g/wywVJCYJJ1EPOajxX8Ayn/gMkc7EBlAmBfpcFdIvnl ITVgFtK00L3ru+wIV5JZEFOQCm80Lj/EIpf+Zj9VH6yb1AHxVuoYXRgWKMSluxcQyp5CKxXS6J+A Xo8V5qUxlLB8yH1BFwxoj1C8LAhaXkci9gsBGxdFkZzw0IrVlVET6FePgbHnEGhXseSEVOSr2nfc HOlin+6j1fTWy773dbNNhm2DDtsjT80inVjQSYeRDhxYyAueSzq7qm4HAUcaAUXzRbkVpJRcQA1l 7L+3UlZkwFa+vLTJbzlXVkdmKB9DgfpGoOpk14GYt97nqWV+kcgDPrbM/RjFI4dQCVBpcjPsd+yI uYpibFwuHOAFq4fhhMa+RsvYQhKcz8feKxpcyFcqzHJy3PgM4xJ1kPHoeEz7uni25vIam6j9iL5l deLfTAzJpTBmrQQF3JfmKHjyfRcHGOA2obyBtb+ahzh5dXS5RcbdUlEkAdvzERZM0hBoUvIbOwyQ ltpu9+beIKak5j7LDJd3OE0MVHviHwQHG+Jj5KNT1fIlsiPKY75rCaRUBglVjoB/CfEuKiAE2eDM 9EZvzYe3XifpfhSV4lHIOyuDq07lsMdtaxz0TNTANpA69z2/r2nGmTRwudKXc6WiTIn9sMcj6mfB ZBHg2Dz+RDPW1SgSgFY5/KpEZbPIcQJzBj4TWthIp8m97NComp/NgLgv24DrCJAA4udWjdQ1POBR ftr/Wf5Q5K1vXPBcSOVG/qOuMJE2CmUjQYCbKPMStI4VzLGqoACpz9A6Z1NYiU5Z+7RStC48EiKx jIaxEgjvH+xI1YmVnBEnsWHAGlbyqJqixgBweH1kd+ExV+pUHYpLOyhGO9YRn40SOso3IZJU6jz2 tEUZxxgABTXbDPU71fVnaBHiZIiBssq74qgbNkwrHVYdWDvphCJ89ZDZiOtAdnXEydtXZ/FN5Xaz VqnJQgwh3QsoiABqLUWlTLeKVik0FKCmaPjwtbJ6UVPhSnp8clGAXJgJRlSmXysanpb00mAJK7Qf Y9tF6MR3FFIby66SRsUz+vwCDWGrM3/TpYB7jLqm6c8UeiopFxsZVh75TabGPhSnmbRL0kavR9GO ubuUuDUNK+0i1BDcZ7tUJNUrl9SvekAF6UITZh7CSl+XTTLbXiHZ1RmtfSFoNMfcP2MNvAPbzZ4C NBVqdBVKJNWeMhDWshWlI7dxk3N363T5CvIJS7rFGEc6uW9izcKSoiOY2/wHUGRYdzvWb1n/GWqG SQ0du+SMscQGLzkrrw5CCFzM6c3iVmipg3P0IjBO+Z7107VDBw82PxEeSXsYt9k/zk3zzRVM7Aow KkVIoX8yCrPt0usesTFewMHjxLTL6syZy2DkaiTGrSHnm1DWlXjzmiUP+iscm2Iq8ImujzLvMCzP 71LTlEIuyIGDZ77vaf2CJK1LYfa2WWfdae9zFioFvLEoOg3pbHUgukQG0qO/yXfliqZGEqSnVMll 3su5oRjkRPUth0DRzTfIDGQK7O5MAYz/d6B0ia43mHOLHgSlWSV0lvnu4VkT2Xvx+qEgXRRIXodh /Nxx0L6FOfghGpHrY6PZYr+Pq2+usbbQeelPuw+eMtkTQgUWikWnQ3LaPMs7OzKKq38vtqYPA5/U 13U73RTA7ms2ZPlrY+j+fsOVtZZpWkiALZO7LHjwu+a312f1d5k1jvKWKD5DqVD9gjY4WElPnbtV p9JA7EBNkacXjlCozcJ2lne+LF0KyWhtBmzuNfmY5ClBFspCkQfjqO7u36jTwr4Op2uwj4ZDN+Mh uBCYp7BKGIvGMpuNEruDt5u6HT01Z2rZZvWa+XdYnG7n5q4RJBblF8iuAsVHs48wQ8a7Mf27RTb4 KmSwQ6EqGqkKro1ULHRKjTXesiutcqy74UN9X3/rumNOVfd8I54yp3bhe8eYpN6oudpDY16Dd6f1 uVhCZfG0QnBMtCCbXBfLUf3TuphYEO9p4zkmjnSB5qmueuQ5EhMmyeatDe6dVLZVDyHqHl0IQaIi zOQl252Af45obOtMSJvtZcN9pBp1w7/4zrlEFKH4n7kHLTItV4lAhjeqtY7rKMrpMeFoydoFR2Lv eg/NxgxgR24bIYz64Goawhutekpxa9iRtoozL+6HKxA+kEL360cFTMYFMNP6bRzgwQJVNZ2xzYsS 4nw46FboWRtGpbS8M6VcoUH75D3Ca7ZrO/5TenqAhl/nQZ8KDBmIq+kNUpM8k+cUxv+Jms5SyLNk SMJ6cfaPZctEQeX7qmDm7SoQlAgOujcl0x6iY2BjDJb+wUOG8bwC94OstG9w0hu/pymjm3yjgNaw GJoIWcmJHTd8l8F0kxKSiY89R3Q3d1so2TAYZH6P4nQDBe/1Xle2lhYWKj+TAPAzy0WyN+7k6m0W gOwrRfcrdEuueVQgsdxs0KEMmdm1QLw9wATY2oI+XPeGQqfr0N5w6c2c2peRXmNpWUx+4DwKruzE SLeV4wHspWubTHQ6R8bPCdgsca/smoWHKoQFKdwD/BKcJviEtpXY4Z1DTn5JT0Re1cMJup2ZYqu4 tY/QoVZ9TAecE07nZERcLjsI56/VsNHvBISpwJGnCwJ9uM5AX3IX9j0h+WfwLk1IbQMOBNvWF2jh ui9baCyfyQNyAygAGWyyapLtiAnb7Qvd0Cd9j0w6Ywvkcygmm8d22HunFxJIvPJBniI+d/Z4k+Jc +JIGQ7/Vosznv6nEO6eXqHWHlte+iSmqBNQ0p9EZSgSuIn+Z21eO4YsJy6yVUB6qeG1dYoaUdrlG l0gAi7c+lVZz5rxSmCzFp+j9yNtpk+HHXGoFUAUe8D4TNNVh3Jy1xpe13Bj4GvEzuXWtxpPGuCel l0Xgoj97E/58ubYcSzciVA9YlZNGyBFj/FG8sfsN0/L24ZNpv7fFlm5ahms7Bf2Ny793DL7T2nc5 LVWHQmVU9MClcFMuKC8gcc4rPwwi4RFotoGUGbzJwJDZ/SzDdCZySZBjnSiiI4BTISlikRUthzAx TvmV0w6233FC9WrccCCpnpB6AjyVr0P2YNTwNB2AajOh/oQl4L/VBBka8yBVDLV6MhIRxFPyd5Q5 D4ypLHJoJr8ef7ug+YSuBWo9athnM6FXFhpMq0grxW6AfGRljywOGg585CGRfgkji4WCuJ8X2xpN IUCZloCakrUr1C+ckTNvP7TP45Zfg4I59luh0rdC6/N3lTVi5RFZFmBI/CFEDELn3whqswqHzIa1 hhZYBTQA/Vock0kh3fRlevExNgv9lakMR8i7Pu1oqK/Xvu2jRL1o1GjIgSQbvg7JpCW9rKjwgfTU tzQI6OuqziP6JyIJN+20S5T14TSXyHqNOuMomV8WuEUIQw5ttgbL2m+Zkl6DuPC8vpdBDW87UsaV El39D4BPw9hkBTGqaDGX5QiyVrYPyy6Ds4egDifHcIt50R63mUbiuxRqvcL+cgITJoXQdWswy/ml VJnCzpbtpfLa+/+N/nqQQQGPqXEkuwLYAAuyvtFrPh0TDpOyQ358UsE0mrzcFX8aYJqm5WIdRyj3 URFR6l+lpWblXY5fui2d3k+YgSmEUXHLqAPYiSoA0IZeDnh+KEnQ0hZGb3U+VxcCyWotO10p1gMH OGa/Cn+Msk12RHVor+KaY5jTagXNkxyv8B+7CoipWKw3eXr6V2YSC80wlZC/Yjxp4LqCwv+bazC4 h7u9yVYtykVcQGomeMKlP1l6oJilqymTmioBWf/NrT3e3lSCj1RZVHoQbMh862D17rdB0E+4bG7A n6OubRdnmgHFvmZEhNFM5oxqeC2Gr0H1Cc3pzr8oXjhrdIFKwQxcwADaTEFUt2ULHehezil/LmTM vlN02+lYDpfeXJVItVtXqIWSZ5I6+6Utlwemc4RM2OnIg+bdzHstajfWkmKauzlYRPkPzjjSWCc8 vlr3HCyZW3hg/tdrerYU2H7HBkKisWN9Kv1yr58vDDAPokMM8rTlw3Yu8oCbeL76702m+Da62cJN +QlyOAZNO86VE3LZAvS7aFJAndT8B5phlbk7/XzC0WL20+mNOicHGwaJqaBOBB9XyKFk7BgZAQSi n96huY7RKMkmeX64yz70uZv/bwus8Sdj3eSi7nE+dFSHu+7a57YhftidFZD8zady5K11KnC8fQgp LjCchan1/3utPj1d5kM6Pbqp0/FfsF3VtTqcIftZJgDZQFQBJPN7LEe4sx3cB7mKSuaSxjMXT5H+ PqNffiGkMcNDVkZUIcifLTz/Lb9DFPFDbdN9wcsBofcz+S5Ncvue6O4k1QoNpAX0HEDfsDwIy5uc Rw8Anmy0Nmj7LpaDlMEYGtHJVFa2i53ckL5rqN6xrqFTx/LVA3Tg9UCCcmX8xzs9HfJoy8Vh6fpI 288A7EAgYb8Lv07VwHOJ4C/u/KNXu81YbRZYQKT5ybcHBHV/Lnwcj8ZYqLM2CPtfT8S78vG8fMn2 kTfdN6ULelRxHb3pncp+I+xEGOq527oQN32/Kwzup3c7PrevpwcSwoQ9+bP/mX+sn/XnzbkSntW+ cGPN3w+HG/PQbKwpfGbBdUXiae0x/E3s/7fAdsrrBXRKPMUuv/tpso8xZVOa2/SODAuGsqODrPp9 seHUPupT7hOLNbu5B5/uxYYt6GmGSyLbzEulU4Glk6L2Hw00v5Stjd2/tsCOTe9LyzfYEnce2qDP 0cALDbVHt5JfOhZkHHvDOj4uMp8whMxcfBGEYLoaAbHIG7El5uGsujc4RIt/R2zVRHZRnli5m7sz XwENVN29TxBBn7iBqruA1yOpN+ONdJt39F47B8xalGupTR3PDh2WKt8JJCmS8ibYfFua7GVPBP79 Ejx1dwMR/RNvDtgTRay+q56tZ6ywCqfCbWZ03w87ROJWczrd+0q2Q4wkhR6uutqMglZe95Wt6ugq ZpBtb7duQa5usZSl1agGTW1CObCTLz+n0V4/gX6wPs6+4iP/lNb2sm1dvJdTzKYzcrI3AVQY7ohM qIrIOvj1kZyPEWlmPV4AwazRaIYJ5NdJkiQ0e5cnXstB1jOJKtfNR8tMTAR4gXrh/VQGoyYvDj/2 AOr8KZwkE6Vjb+aNz/sKxAEwGtXnOSIqN3NjEGVmmE7VoT+AWLfSHY7H67cMN+r3akCyymNhcgvT DATcMdbLbd817RecmPTmskZ8VNiqKv1kp4wOY2a4hJ1Y0uA98uBAjkzghD2rqwIb8+QX/vv26aAM Gt973ve3UBr6F2V9G7KIjEwQG9L2UaqfEGRCdW401I2xytnyW4VwVfp8+C3W2K1D++d/zA+1H3gs /fiA/NUvPPGdTSK4AAGHmuZoYfgT+7k/MyVVGK3yYY8GvoT22RrOQpnFmkqGH2hv9clvaeQeyV/M n7pCZt2T0npEjb1YFsfwE+ZiqIJTbobUdE6JOuK+kB0BUb159UVUcyisSniR/MpI8mW67fRvuxci LAFp7oeaZO0M8VaT/L3UJb0/TDEkRLjkpSbSAyPVisezQj+TvuR9cO24pP/YbFQRK5RKcQhkmXp0 w0aShJnTThzhZ4SzCzN0+kIKxaSymYheVjK3RIQ/EmSd2nAhni++E2uqcVxKYgicnyUGVJxD4jHD QKV4CagandLhskstjvyEoBqrR4mekA32Lt7reonliD+wicDZ1cGKOw1lRxppmLuP9ElTCIBHj4lM IJiAc0XZcKoLwkMdTxUc3qssmdKiQAfrQnvgA6M6cfUOPTlF7ba+6YT8rtcIumuyhGzkw4AofNVC YSbr+WUl6oy+nIe46R/06KM8nzmnnVPBnV62Yq91bXRD8IipVeN5D6KEQPEJDH2nZnJajuyJazBe UlQ44l5+q560zPwE3bKwicVrVSrhXJ49R0/VnN8rIy/8NfH58jWeEWEQWD4o04OA0syBqJCzzHrX KrCJVwPKCsMD/8Yac9gtKn46vbSwrWUKuzxHLLjev3yGeKzsZ6ZlyArf1Eqj17Kwxr/KbW4LP5oM Xx7gosvAPDl+MQbMuzXAyxKfWUgKFL4MGSM1oQxBgi/oM7pR6CCRBwOErxQOcJK2K2r6KO0SaUAJ SWlHm1Ctx/6j92YoR/qAUVXiaiw94HThuWCD0lp/s1SPWKEnmIKtwMABHFF4DKKIv2lH/WB48ARg szhzfOGmVDup3Fj1GKXAicKhVhdpPtcJo5t9gFKaU+ZKgsNJFFoJyf8/5ViVJrWAiE8fQE2Y/D1m S5JIzRzRl04ITJWoqZ6C7RPvssy+1/LMCwxCfDPzg4xWhSg32jdq+GRRmjt3i+wu8mZ9IvfUEWYL Y9CH9oRi2ROdsZ20FN7SvZP13IXwII4lAF/DUfvOvwrxYIUSE09JW/LFy7X/H4Ro/KiJVD2nBetW Cfw5XjiM0evbW8/AecALdivpwNMZXzD8moGCAFYzxEZXkWrIQN34w8yBqB0bbNcF4uum2H9p7wF6 v/YTeU+TzuKTm/noH4Y4CpCr7VIUtWQjFwOFWcvX7oQFZEvi4L5jAYyZuSrX2XTdZk8uj/2kXK6G JInzCxCvu/JWnDaLRUjjD9S/i2NRL8Df/DbDoucEFX8IJTEcvR5Cc72Bd+6MGBa/UcQxab/jUbk4 HjPDvR/zo4KjbRqrIqZAH5z1+XnrFmGywFxdP2l5P/2SgQxY2BBiHYqZoG8YUkoRw4//gND+NC5k T9jT5UjpXuIc2HKuLDr3h6wsjNwIWQT1dkBOKZJkOauf33wIOn6LCOthYtNCD24vD0UxyGDrxMMb W4zvXTZaDpbgRb3bCdPX6Olg1qODQiDW3Z9SUG3YD8wVmQUGxK/FRib03XgJLFWD1apMhcljVNFT lWhrY8WKuc7aWrRNQ1ok74uT5Cn5O79Q2iEsufXV9KYVe4PHigKP88Ck9DQTPSo0YGZd3U+rfxKQ NraBaNZ0uJe+IrMQjgLEThFTj7t6eeoeS+Qe+h9x3AGmv/JsOypbED+UdMUAIjR9u4djH3udOnAl Wxd5jGWK+gtf0xPubFgejHy8d5YnKhcuKFTBvFIqjSV4X+lF/Typv6/MvTwNa1U1jf/FnU1Dz+9O sDJ/mCmfE2KcSwCBwh6rK18fKKLLPpP48W67/qly6yequmoOe+fMiE2qderldURTXSWGzFaXgmFl 24wRip0q4IEyYCASuau6jjbPYjS0ic0eP5GGqBHSanlLRbOqpDaqNJV33ydWgwukRoYIXSISuxrq Nw6KpCQ3AgM6Yjpq0nsbHZYzOzcKxFpSg1uWYJgxHgQD6ytOtFf9Hl4KLNXJg//3Cu08uY+vh8kI yCX7wtaUt8GrmtIsDdOxVuU8D7bHoi3u6pOIl21uYhF+eWawhMN1CCCGqQnTF6ECmxYoaeicAy+c /3i5fEHG5h+lVcOscP6F1GmK9ZS523rK06L3UKhQcJ+n8LRTKgNZUS3zs6XY2hOVCwmH+LpkdfYo 08G+NWvSrIPKl9uK08wMRY5ml7itKoZi3mFL0q51s1vHaOBXtauGOQebJYKfzwrphbZlnb3T4RP8 3H3QIhW4ftE+eRrqpdF8UT2StEtoVquaC0NuzArw9YO3WIKD0Wh5S+Gq4VKFkQV1HbLvSYK8Jpev i68dwZqrTQuzFTvBFc60PNl2cy4WVludjiUiqcP2U/lZBAFBsMRLU4AHX8dtU3QwVfP03n3/u3/S TPTI9UZ4uB7y6XdPkXQkGM+bHfpaam0g9zy/X+qipSA74NkJyYHedEKwdcy3Cb+iMKvwLvcIDZjL yppxtVIZYqa2DALoFgLnQUQM391rbz+DeW7aMxgMWI02Z9Yd84d1MBJN1WmD9Pgm8AmI8jpci56r GNIVgVYqEwwPzJV8ESw4Ysm+Jj56ZJbXfzmh7pBSIzBF6KfCVX6NA4ZUGTm/PosEURmc5PW9RI5c hXG2cdwqsIrwVqZDgKQL+hcx4TYKCufhRfN/zgObPrRuQrLQMlb3jCBprsC/nQh8E+5xXBNXIt7u +0cmC3gomc/ZAGNKjCz4wKFrsi16xFJUygHmmfZWvtfciAaZG4bvgHaG8OhQ5foFpbk8rhoLI2X+ mnc3StHoKFsvtnzmplG1X1jTY55kbehczrGbqAsnVzQcgSR4ZM2RDpJntMexI9E0yHVKYronMCeh ZvqGC+TmdavjxjTf04rgb0EXk06t/fzIq0Zjnf8gUl4uoS0obUMvUNz9vWKp2l1FaFq1mKoT/yZ/ thKhWVF5VnEUaTgmMWLIyrdMe7177qNAeonwwrVYnQvZuUnZMa3z8EpH4KEpVfqLTsjuNMacyTuT y3Ulb8Z/6+jvivB1DC+fyby1hwi9dW0Xu3W9BG4QuWlI4QYXXCmsb2fZFNrj/dd4dlFzDHQ5oT4v yf1/GXuVSn+IBjD+V7p8UCRp0O4E0f//iNPrWzM0xT0GiY6f5Fh4f+ABktLwk4jWz6Wlt8FbYQdf 6NndCzXtXybr6qriQcBfa5vOpixeKrj22E6zLCmi+fM3UMswzvJfm8t2znUDAi2ZvH2/0nVj+gA2 EkUG/K0S+r/Ew2H7n7PnYlax1QL5lX/yOW2b9B5REhZM3BuLB4ByiBg+Mm3Ki9j8aCRcLfWdJWju tCiL1KCNKmFEIcVkoO9OiHKKXozoN9CcXHcFLm1nCpwWLmUkF74BiCcBB1X3QQ1QwRaXEbng2Lel sEXvYeuET/N1zgHhXAtdH9nXT/dtsK2nr76niZ226OXHYEPs0uiBLgNVAoOiXsKDIUiZxp+HWIIb AtqiEDqxYh3qE/aeh+SQARuSSjW//Ql4IQX3VxooCRlPUlTQmc5vFKDUMWI2u21zrbxgyHgMijoa kGWFiL9qFAvj53TlTpDGsY7XWDFNkapfqd/3egA35flDNCDqQlFsWntEMeOQ6NIDFoX4hSXPA0ww 23YW4nHahYaPyl7YLIGWxxGUxeZ+uAXSN50Ze5pe6OF4wrc5KHH7kX89Wuv9klJUWAWI8QwlxL2w 2nNskNMg3f0Z4baWa3ADB/jImNAUxTy/TWY+s1BvSOaGV2mWxf5KjVY5z+CHyj3EgpbCOTtSFR7/ P+fgXhDXrRIWjBqQ5DCeIJ/dsHV8tbEpBhE+dpMwsSpfdhoiZxJ8TMgKFKr51try4sxkA2hsYVmE qMa7rnINgFIdUV/J7ch2rp5gG0FDx3Cwy8+Uh1b75vYUJzLsj1FRn1yJJ+sRivBVY1wtmjDcKgaD NYgaoB7HoUEhEonmNmt2qgTdsdWeuLEbLQ30xRm8BQt6hjp3pSfq5UtHR9jVoxWJ/REPb11LsVbT ZY10rAi0+7ZxQy4RqwvYCgxxED+WXx/oKSyHG4scZ0yxjDqJoE2SBUFh3uhaYTu6EMb4yk/jMzzc /+Qi3HI7p26vQOrQKo6KpzB0ueMmUhg0/3ihAIpDbf5SJKgDGhxvNpxMq0VdyUEegSX6rSsapSaE 3EDza007mB4LF1rZYoIWLBsiXXOAfJmkEdsXjZOFqy8CcG5hrQCDHu9eov6gPkAe+WVFcGx1nyS5 7bKg6zrh39n6VMhdcVzi7UzdGXnX3ApTHjzDY1TQq6CIel/05+wNKf2Vod2CtulGE5f3nKe3xNum Bp/ihA/TbYhZRBqPUN8s/0sXH68S5YlHECuXxxfae491FUQh9ChtJaEhB+s57flq96P+MiUQdd93 nP9g4pqGZJyhC7Ot5BwYbTZeCK/xHXmQD7KyaPt24tA9VV4J4xafKziOVL5okIniFZ/mCHsvkWuR 5p3/9+ZA1wyPr2KtS52b0cdO3gE1/WSH5TRDYmf8+Hy7rgpxSpLue5bB9wsaK3DW/Df1hHNSf3R8 k3g6AQLlQcU2yaUt5lo9aswbQO1SBHdbCBOpuSMw8iy9ZMYIBofEEJNl4P1ytxS9dV4+P7XkL3MN EkKyEkucC7QH/cvEeigYO4VpXyNieGlI4DihG9ZUlpLDFKdQM6RInVRJ0PCtHNc16KTu1gD3a+2c Vz5laCujDozmmLRPRBTfc6oLffYE+7N/smlNoxvK01dPLpFcNfahbIjG029ZAtWuVKi2PT4I4H9l KszulN4C+/gJ/tuWRjhaCCTqaOU7/O7AkqS5opRBoHJDdDwJzXaiN6857Ih3bM+02i9+dZ26QiEa 9Z6S6q5ZsJr64kf8Ehe2gvuBt7qqxmj6bO53Bodr5gregmIlrENQ8PUug941000xM3NN+9e1lJkK RCqcdxuH9XFhiwA5HIr9eR66FpIU+oUUGRFj2xswp+iwH1nVlayeL+lAJGn4NFQ70G8sApLPdkVo RpC3ok2khsHbwOfP9NEGXak78HFpTa3BfHU6yZgQEMHIug9j/YLZ2mc6JDMY6LgF1xxMZFUZ2YmR m5+LyTCwFPCFQ7JPOjavKHLmm+ZdvB+//3NMjsaIxDOMntxl5ECKdQXqXTAJlC2Xy4RBkx/gWXU+ Hpx5LwavWV++mMTnjy6qfsb8tHOd/tAdGCrYYCLrNsJ676+iOikatY3eZiFAsDm89+vpzI35HqZN 9AoVzf/A1ISZAxSThTMiy8YoKQ49dTAIjK5ipo0gZ5obEKKEpKSPDUREkDZCGrrrXNxHsJZkg2W9 IMJkFizarMddrHOLFMVWuhpg4y60GnJlc3Qhpv+goKxF3l8hqkjJW9wdVY7fT7z+x7adiomNvduZ X0VwiLkRxwPuoUlggNg2XqshqJI33zOlY0ncXTzAPbnyu63hgsO3UdwfAHseGd0CSgLcIbk5HK+a Wh8eiTkyr4Ee81TLMUWpzTL4WsKRvp6ZY7poUS5r1WJfjozeEfJGvkH9rmIGXBIHrY8XT5VWe3Yr JFof76gu/7yCoTn4UzH7pcRbAAIPwnPnPrcqxXwGyKGmX6MQ7glR/tRebn5gIeEG/6DEohXB5K2q 95Bzvq53SVoUmZnd3VsvALpAy+sLtoDoApkvu3kGtYoJgCuBE8VZJ9IcR96fYcl2S+f4GahK1gKn GWQBT9qoHz3oH4tUpRn8u9fbqS9/FnCX1IX9a4zUmWMVRLZX+SWAslHqbqSbnekGSHUWoX85YP+s 0x6ns29kVA5MSsYMTZu8VqfZcdLUvlEvyaioR0th2HtxV4onAR2C72xLRL9qkAX/0QH/IGiRSVrN cNFA8qZ57DDFUcsWD246q8NCVC+02zrRx94XOTlsnBJfC6UGC6Y0cN5HtXIhubDizn0ZCo/z1r19 8Ji5/muFygntUu2jgFL9BBkRx7p3kysJ5c/VDm0s5Wru/ys921l3J9dPNBvsuQSSETngbSEhBEMj OoYJvlb+51eR9QcIod2qDHMxxONIv8YK/D9Z8YVEV0fFP5M4XeYqMn8BJ7GPKbpzytqraNWIPj6D Po9m0/s7Qln67bhUk3tf4hxRR9GI/LfF/vvLqKtofKnpwxToFwrSmF8WK27AZei98WljrR4WWqY0 UgxGaxGypufOCK7u9FdRx94qS/BpnMkg3SWqUFLQfXEcJij0OW5o4R0xwSfrgkCTvCxHsIwlpOd3 HYRy/FSVmtVIrNZtxeSoYTHx1E+FRp/Y9eOpu6+vAgUWPTZSQuWFFV3xyBG6wGZMtFvkfq6Kj3UY ElcwI1PBsfIOM6Nz2bED4+lnez91r6JICVwdTFFbOPhdAm0yfCxMlM0dsy/P+3r9QS+YVFcLJDof GJ3bU12XxGJMQi8WPM1mfmKhvcMjZziER6zH65F5426ogOejtDpwOrZVWJDm+qOMFzC7T6zAbDVm tNI8RhUbVKOtGnbJZcGGkepcLu6BOCrOIvjWci5pA+5w6VvL+jXa1t67mqdqAZ3KqHRmKrOffJ1I c/hAhZKHUMqjsEzM6HgYMiVhsHp7FcX72CubetnCKZCcon/5V/Uu+JAG277OuTI+WSSQD+K5vzRP jQ8nVPXBYPvU6CLM+aO1hUiLGBgUPFJiTI2nKbB8hWnlCFHW6TCVTy8Yf/crSjqvBXWxf3HUD9nS IVCK6sH16bscA9n+zuhCaI33GT30bvzZX0mol1oM48ALrAWxuluRJ3ae/6Mi1wtoznrh904oKaCB Mo1XPi8TJlyZtk8uDZypZmn6+MVutjVTk9vCfJDSu/IgnRmhvu8pgB8dr1eHCLfZV5HzPMH803RS Jdo4Z2WgxrOx1/0h9BL2TyhLgVQjFSFRuPZtAQl4pEVqgm6iuA8G+eUP6asYqSR394fo0sd3xZG+ XsJUpZ4DcBkqdK2IhAZs3wzpTSh8xuNo0AxdM6gCTY7PIsq2XyDRYwuyrzJE+Pv0eVtNaUosC4HE +JcADrx27s/QP0b/ANNxOffZ/kK5YpPURLrzWJCchqPep4kNmeHd6VllSV8uhh7hpv5rZL+CkfIw PUvIWMmD1lTjhYtDSa+nyFSFODGy3I3yzLxSJjERY1FrVsbfsDjbYZDxGj6TIuGw01ULMrbqvdLf MICPCJxN/vYzLiC1tLuFGyd6fZ1whkrdL//pXlAlMqh55bJ4tN0j+njl7PgZTZ6BPK3VwOFni6xT p+iUMhG3yAYFz1AHVLO4WTHh3bcxcDL2W2ARTeUbWIeuhtsJZuVkpq485dGa/EGufbJfyNzZIkrh 9DHIVNdC+n4dx1bJYV4aePj8chAtL4PZFJRx3CIumonhkrZqkNTxUMT75N/0xaOpWNU1UgJhxu5f Gbj1GSHqSmfv6J8zHUvTR2TrZFmJlrRwEJkKdNvmxypXwcTUlO2FYvvEzPjDG8YJiHfcdjoDMVCY ZttZGAVUWH/q0dsKwBoo7SOk2fXIja5nMZdmlJzwkzQ7MYeP9huI1En/eJgYb2NZDqkM9pkOli0G 9WNnXV/qOU5VVIXMD29r35yQGKxUoMh9vpCo0S9JW31hz1SqSR6sXOBLhzHw73oS7t8GGUnlj0vz Q9kj7YpJQkqkY/Z/PtgRU2/dFuUyp00OkJxEyowvY+SF21vefpXDqgEZyWuq3OAplAeEuxcEjjZa EinLBWelN5fwA4W+16GanshJWORSjuVo1QdQwVTpJHaPTTyf051e0O2sTsl33r8LjAC5jlJ6t4s7 D7z0FjsA6x3gvacjNfSEanO11Z9eK9/pMQPmsA+VW9zpbfY9MT+ixyE1zNVQQSCc43Arf7tcuIbv 0/46Rk61HOLPPRmWYusBBRYRXQKY1iVd3oqSCcKgc/KB0tNZlZ/CGBGPlnIacwlGerbqR1q79KzQ kXkkj1F3elWGWvwguQu19clcP9AEyghWAM9KTcL1RGA9gGe4AVRqOQrrPYkWNAgWhMuQW0ga1qBX 9wzTR64RNzwpIvHkstvORbTz4GqZNFqQbqH0wB+Yr5xOYh3hpUTucSEcZs90f0NIotpdLZ8NCPXa P5Ued0r1PdP63etAhhmvVyVqZg6ZtQe6MDX/jS3TBYYxoIZvpSM9NWSrIdzejaIirWPaOhz85hAb 2oSvK0ADB8/L+m6A8MVVP3lmmoKIVxTvFD/ACgVUgcBnAlxuys2XyIylpColBPa+f3F05PLDH8ad mMJzFXZLhTD8agy26pgffF+tW2pLfe5JL7lUAob0twIHdmJFG5KcU37zw4C99QcrMj8dxhw5lKeQ yPPrd7AJ6QldW2CtMvMg0QKnbA7rbSo2Qj6gntmKjv25/E61izz7wIg0crwJCWKgoWtehXd1ACk4 3ArylDEz7H7csVEK//VRZINiFXZNQCn/15PWPUbKHLlNGkH8kQDa+MQ70KrjJHNceVJGV6vp8nt4 u7BsTJt1UgelYsWGS0qdKg2rmO/h7JFmET34TJDblwIePPfIIPSMIAxfWeocDC9VLD5fPm2sdVTb d1Ov5O5PAIJVY+uGyix8ddYBdc4n/fvFk7nf32QA7bE/L5gBySwx11BoAntCGpJbKCwuURu6vtPL /5X5kJglzfWu8JSZRKiS7KLzKqpjYREbdJxcIU1huMmCl2apHsVD4B/ZjoxeGETj05CKs6zfSlKD W80HbxSMVbius/oOTvVpXRxO0qqCARMb4W42G7873z7eRz72EB48aBw3EjitX5vQnTL/OH43mPD0 jSEjMaMfdMpbHv+vsXpzHxivLd8WavRknklO9gE6YEBQ1J0ZQo7rsS8xSn8aQ70gei+Oz1gCihy/ DXU8lRursfV+WJPdIz4v4P2F+f4QcNX2nsWVsoeeHXU6szaS4PDoriPBzh9KcBHdRiPhyo5c7YJo iRmG7ENPObgrb357MD3VUqD9TccwHrfg9h0L5d4J81RkzGkGv8VCTmtkKGtwMEoMuvEeOmSuM9HK qRVqiH8/D6/8ja5OznKf6uwYuJxHcKQF/3vK5kzBnLekODiveE8bvvFi5rooptw1x0qcInu1v5Ro XsAp6KJJ5N7Xke2AzqWfIIxNKR1XcI3THk/FndM7NcARwcAfsrgQvEniQJPTu/2km2vQm0/V8ag1 UkRmETH2A+dYEWqvfWltWZ3nBwjQIU8bhc4TPf05x6C46kyg2mnVurkFv9xqyS9xtKODFTL08LGQ 0rj1VELls8jX/XNyq0gY0GC9+6xa1V066Hk/uUmbOoJaIm+PwbmcX1bV7JxbzT16+FJ5w7fSJJn+ hmNgsVApD7z95NRHKV3sRr8gr2RrMo2dcyaaipqzxbCpCyaN7DofgD2Ci6ymjS7cFq6dQFuyXZs+ 5GLwjJY0HOZs4dEXkC8/kXpSgVkUe/We4eBZ16/6GIU/Crd61vFxqnelJg6hJoUpvARPdLJheBNl nTAYfIpXt5QLcWm3xj+rqHQ4BtCfpX0N2W4aboSNvGcTBmD7tXzGqge0+aBQ6YUnqdZ2VZYim6RK JB4U0Py6MiVKLd0KpqETJ+66kistGrgQi8Ib1ouWP88q9WbjUVHSGz5M7YpHh5Lc6g9sW/UJdc5z m2NcQEMIyk7/cnQp+19dNXRPQ4eSmG5HicyP/arw6/Ibnywt2kP40hb3d2rzRxwa5FgFodWTtJRQ WyvcbOI4fWuBsjqmUd6mWKAglk9mF/ml8x2GKGPB1UKtSjMKvunSBaqNm90BG0afDtzJTTGKEvT1 gA7i/iMNMk1PUW200Me0kj3+dkyeVEUBzKe9hy0OyP/7+h7YhxPgqOmsz/VFAdPiU0FOE/HrhVcE gMrzDV/U10pAlmkuEuk155J38FF55OvLGwzEmW9eIswPENifiegRcAhj+NMs240r2unvskdE0bxf YYDDO0ApGnVCZ1k1iX/ovUxhcXA1gnOrPz22KSsxkHZgvRGAt6DH8q/bmkvp0m9Sr7WJlHJQ/Haa lTrnQOVbJwxeoFI6f8rpzULIr+mYNMv4P2qhxv9ff+TbbO3usMpgCxfRmLGDO1vNPRaq36ieOG8X NoEYZYfx995cqIGK6uIwqvuqPhK6DyIy5QnyY8Pyl6KjJpBVIxz6lXRxsYeoluzBXgyRiwo6VSjx gxwveO6Dz5WvYh1uLsFL6t/KomapPw/zxItmqmsOcLgNEuv/wvNWk1oQXcbtrCkOL4i9w8gRmf49 xHJoOM3fWtdsDJH0OqnuotHVWGrk4ZP7T4KvH3J0b0o4esXp4WVUxmKf75fgvUmHpebEDI6FaFkL LNgXsxw6SMCeau5YeLb/J3pCk88WNwtGpwLBGfHtiVN5K/umF5nQcAgSbDQ0tRzzf1Tr5ce+SZZg /gSdRONbkW/QTBcKO3e08RoqIBLIMGYnsBCfuRDYQKMYH54eNplYEUEKwCBJXhuaOzO3lEA/tStb 9Wnwh8EU54nPeYsNDQEWu0bQoWwxUiUp6kfBPPW5CwfQ3rA/JVfte0pMt62oQzJkSDyA7ZUUuxil 6Iu6fCtnghPJg1hdN3x/jI7Idm8N+Hyi0+6RpbPML/FEkVXkN2MNFwAevUk05ayzmtYE6t4LFTXc 0ddOrUqIKkI1hJTkLTB6eBJcbKRAy/nYsQIoeNMjkoQyFOqFub7j7q+kGOgI5/SEQbMFv2xyQO03 dC80YQoQh/4IdFkA+6nSqNByFAvbnDmbYXTSB7UKiMyE/VIZI8w0dSD8Vc4TBL9ZQFjUSUbNXzip SEiUcY7uMkXA85mWNM/Q7312dhKPH8wYQfl6U0pxb2JWY8uIh/JcJcO5GPtGzKSSfNqu0AqzFTam h1xwboEHKZkNw0ibMaprbjbj+OF8RJv8cuVzx6ngi6kt5rsa8l9i5IFT1ISJcmfzxxelXYbTmptt arwRKQBtxCFQeyZB91XuNhHJzEW35w4HZ8m/BNPBrKacW6SsnzrB+vKQXQpStZEySn3o6v887TA/ U0AoVQQO7YbKHQ8iejx9/tmCE2yyRfb9cjr793GI2Z7N1au+RBWPLQ+AaJIV4qRjLgPDq/tHssCA fp/Ynre7ysi+RKVmx67atOxMoaKerOxSJH8xr+2ACnXm2P3U+czj3CgXanrBwAvZZbBWddrAgOCc uQb5i76Voc6d/g3Q2EcBrureKMWjfnT1+iqbVztiIclK0+ldTa2Zc8FExrxOYO9w2CAWOqpUWG6u cnYLXq0YC+hceQ19V5eZ7YBMFGfnX9BryxglATBAQAh4GCGe/GPIoneLV/7MGs3Iqch98XqGd9XU bgKmBFC6AvbJBJfm/TOGDyQ2+4XMCgC/NADstQLrpatOlGqONj2LvgpN2eDbk1i96LMMdCfo51zj /miGmXOdRVJxfllFImHBLs1vnefZscS5m7lcjUuRp42xGJwMAbPliStyklftnwBbLykeaItuSL08 nCIbSJNNB1HGe9Q3+lFagBEVLKXFjerCYRQJ0r8W05nR3KuCiNzm6njILv3EqVMqDOK3h0stb8O6 L2E7e6Tgv6C8amkB63vjmePMIeBX8pUhTUNbUcxyJ/AS/gNmCzUDsbBcwqSNEIQdDybV3hHYOQmy C4XlxS1DxA7eVVw0YNlr4Ri+y9LyUXLSlHmjw9zg9N39WcthQjUDccfmjZJxMaKcTzwqY7ycM0qq dCC9xULGb0fVqATKXqw+mgLtSOaKoqioXIMpBd46qkys5D68/TSFll54WW7RVnDbPsU7nB0lm8rr JrwrN1cPDkCvmCRoWauzHEa4qXfwsnc9aDcJJdKDj7iZUIVoef/nLAlhq4cQIGCO19C6KQQoWXEg c8W272liVXl5x2QqJT/sCjjaUwimzhnHRwWmaYzC79KMR/Vo7znZ/yElYEeWvIVATQ5ZtTSky2q5 /hqAvf+ysVLu0Aeqj7r0BeGIt0NAbCknInC4GQ148qj8O9PzW7Ex3UJa2mmFyOUVZPTe8zQR2gd+ uKEjcP0i2U5HWoUtCkN2NES2TIBVFXL7bRYHT+kh2cPd2D7PZfpumOUQEjqcIO4RbCYPfBcB1CI4 FMFIjDslhBURvg3ftenL715+jUkBAKiXkXxvixCg4wjjbc+cKg2U0CWfoxgOpRMKmrhlE1N8EUsA Fy3PwXEyS6yxSdB+Iy+BCxVo8LPajvwDAkzo1aGMJQ4YVbaBL38f6SBLSK+PRogD/zLt6hDNXGw4 AQ4lzRLVZO5X6YMj5wyLdegxXBycQBdG2pKxhYtdGYIDd1qYsssBeHOFMjZcgiUvKec6KGGcQLkx D29EQvlHclJHVahTsRpGuFffJ0XUjl3OUfzsfGAsheVD9ZBv0QBbSRWBEtP2coh3eliqQxz4hV5H 2SmrErdy9tQXxgKhHE5nGroyyXixdZP6U8ipy2OtzYPSEywNg11R7Xy/hMtGYhZhESImshkCnqU0 xfDGRl4pGqDd9szuYpXQuzhdo/40gP6zcPHiES8DajIXMK4ZlbmpQ0/Yd1sSFhJXZ93GjPforMhc c4e+xdwSs110kHMzU99EAgomWjtrurzioFurTGLL0S8tEo16bmYG0/wtAMN1tKbz9F/5y3oqrSAw 31B3/HM9HcCggFo9jfyyGpA8W5AvrwLhLG1Y9PAjCUcnGTVkJOJHYm9VQheLif/3r2teLEM9Lpnk GJscoPNz4nOFXl1/q/NTtg7/3UE+6uIHTlaQrgtzE8JyJCVcvnn9JIExztx3XMD/ifwGBRaZG0mj /q+t02/jXsWDFCW6n9C9GppSHcMGPSu4ChG2PLwyn7soinqH0HIQykpO6OVSxg5cRVQR+Yepc4EO Kv+uzYIkVswyQAl6Md2TDyIGsrSyGicV8u2EyhhfCLWOhHEHAROokiOgUpzO7uisGCANCdhgK3t4 f7LkDh7X5zUcMQIP6Wl70aUrISxMaWnQcj5UIddFkewcsZ0skyDeIGSw8BiFD7Wn9f11y+PxBrIB R0N49f4iIR7tvd5Kk3Cg59Uy1H2BPcPk9OqP/0bXGHr3yasvqhcTp+3t0iXrw722V19p4AR+Pnha AyfrheddefIMhopMc7j9kzRfoYPxXGNtu+U4gPctGcDHscarZKzuUHupFH/ld2C2pw9dQOtAe8P2 5HE+mxcHKQCN6FAu5f5ydrkP3WejJ8P1EwELBqJiUAH2SQ9G43zNLdcgveYaqjRePaO92sd5c8pi p/M2+ekOEblYGYpEzbSMrE9htxKU0ZFdmbQ8PP0ogO/6dqOBDJqZVxMvd9IS4VIepL8IWHHqTv6S M8k9zScOwZVMcvLx/mIp5L0a1tL4I13JlNn+luw5i6Q5dKZwVIv69msT0veLijYkqy/n0419kxic rwq8ySK+d3vq5mvQ6qfCYTDuSIDh35uppjp1SOkSmvcV3SqnaK27Gp2Es84e2c5akZIVYQdYuxH/ XXaDEfZCsxdrCFVXzIHnsgmbZ6ME3I0rPIbZnT3gW6+OM28tJ3jxEvw6xMxUfAUgVK65DxHuK8qq C1WAoZuBk6HI5dblRRUaisiedZOKg4ZFNLarQC+6zydAnZPHK7iqARmgM/hvyQTzM6Igo+7/IL4d rH1zF4qEoAqiuBsq3hX888DzZrQZCiHGpIayCr89ED3efzsdTbyoYzWG0JkptyB8OxAbEDOlxpVu IQtz9x/GmENmIHqrPKw0IMeCqm9TlJmExIw91G8VwOUQoPhG5lxL+zttVmC05OtX/2eDjXStrNsX DXxofDHhEDC0isY32uVMyJP3DaVJExM1A54x6A45eL2IMOShFriVa1ifrp4sR8Y1HWsqM504PXmt Gryahe1GPC/tJHCRlQHOAXqRsPCeV5+I3j51/WF58owQazCDBEPyMgWAi9YeE5k18ljanpHUu3vp ptIAbLXyljQ4PPZ/rGkWK6yFlaoXG57ZtLghd9vQlSzA30w9KmYMtpL2e4Y/PHB0QDqDPTvuImUH 20v0avEStz7h5+TkTUqrKOEVLLeU4m6huxu5Ie1/SGqvSpY6NznrxwbmfzyxTnzuXdz4FgGfgnfv Pch6OG2BDqDJTABtk/MMwNMUpsNUB+Sf5hdfwAfJUhsUzCHIzOwBwbtKX4ttSYWpB0bhf5aLSQzB odJzH76TSLATdB/CK4+kZO2dNYxnHnkS8Sg4vJWsSk+cWj7yQqGcfWZlrmUSDjDQRymw3sK6qSc6 w4USZgLUR8bZqzWTth9pBps6kDMCiV8P9C2xYfPtAqQZEavYCS1xU6j5iFKQgzYxJ4et8fPij8gL zUm6AYzgg47zAkyeJfzJJv2V5b7ivJ7S/rjhbbl+URGu8RUoVae7NMAx+SP+OYXzQm8Tw+UYwacV lHhwitThbNcS2Zu3IWQTN4lfX2wpi+OPUgOcG0GBb55NjeXjlxhPF8Xu6RmhhKuVUHO2VNiuU0fd GjDDxIqju4aJtE2rAwoqWXO2NPQcOnxuHI0C26/IPA6b3/TPfma65UDhTn9onHF7cNnc8MvW+knr 4g/mzHGKYGF6r03IHViWwHMZw0pn4hCWbvAUZxrRfFzpJGb3eRHzD7chLp7U4TEUlGmVEUm91D24 62U2GnmmVF3D45fpVd4N6+mRyw3ppgMTCdZKrMAk9ZGjicMZXWl7Jxl3HIO3A0o8/x0CguEJtBwE CCLC8+Y8kQNj9ezba1vWbCM6xEmrRSP859SWb3WqCoSa1SZQcx4xv+XUyUvpWSvd0NC+fmqcBn6Q DvJC/prGfBlUq4L+VK+9hRHGRH590EGHzwEAwkFo6DEaH+VGX1mKJYhVvs6KHiUdCHElnOThPiBI i1iUFHO4QdiVbGlZnnA0GIRL9sffSewqkDNUgAUX4Jc5fwDsqv7/w1rfFdmakyZihalGsYPX/mhN gEUNKu7sYHQNzYnEBJ057TRuVDn3+p1R9eToHTunhjrdQIkL44Aq5IhK00P0j1gMzah8hxDRFeIH LZGtvL/dMlGqkpTYwBwjrLDgvUYqF76/Su2RhTNhing9eaTW4z6DarF/Y2c7+bBDEj7qYp143uFc TvICGEk7X+dol8KuI7yhpnQUhM1vzFWJ7Aw31k5RW0xs8rK+ZXAJdB7tJGfWMUG1ybKxiZhf41s+ CY3MJ7zC6XBudOTgsiyp2ktpj4nQS2io5OZBiG7T3Qv6FnJlfftCTLh7G2Bp1StXXSvLGBha+0E2 /3g5seyRVUaPgO1s45T0mVupOtYjC0mqd6P/h1XmGsvO0wKTzqvitcut4svHrVDxZLKpllwr353x JmO60nLfp+cBBFCe6u81SYrv4IOch2+GAgbZ+I5zXfKWOqjCk9Q+DC2dFVqwH8Nc4cdgW4S1PYN2 81ImW76sJIN9sMEuhd81+Ooh3QmXCBlxzHuWdA0pxaIhbsYpVIxWm2Jx7SfyJTZZFt0dvAHmVyyW lmRiLmmflE6nJxieQ30B84gZhzHG120MdwUmiUIUivl6IxkAbAic605iDfi6NzBTbxoVazxW8Ra1 ZBCaJUQc72Fe+FhF3Zh8ENtDuNSV4CpqoYRsvAWVWs6udZHswWD1AqXRc8FLx5B6znYglb2B2F5G IhLD5ugLxCi0lH99gxvpNprBx9aEVHFVyLV9fe+wQrOvA6wNHWNbEUdqqS2qGdfvQjdXpIi8ord4 aSZNnisG2tZWEhVX0Lmb8Engjc2LvFUJigkM9/WzHU294I8nQino46P+mDlA6dXlSz5+HpgP8PH5 xl81CUJodojS4TbXV+a8slmsmT4qtL0mO7qeasYsnSIdPuKDFbOcWgoy4DyJ/U/l87ZjhZ6yb+E1 lqSqDFZpYXaj77Tzbwg2whjVkhlyGNbstEIlKogJlsNczvV4Pcnxse8kKjGxAxvvX5DdJ2EA/gv/ Wo5y8lS4eQN/XAQo3MPAk8jKwMyMgtoZkSn0O9RGQEavwSQDKGCUyR7cRmm1aYouq4LNRCgNSkqZ eRV1R4Vr82APXzS31jmchPX6nlY6+x8hh5032QkVAhcAZopC6mXmqfyXLSW1YH+NrC5hrKMGXXKX q6L4/LTRx6NPWGTe840T/AQkjzTG+onC2SjY/MZvL/x9amyZ324hsAoTjZj2dlmmQq4hxUUmThGi qth0EKeDo3nTWGNpjRQe0WmwbrVAZUwnKk6xpmSx0jQUzIKpjFv8/WrHdwjnmxH800dMzP7+6YTp YFioR9K3Vjl3X5cGRbCJ0hjTRsG6cAqTfPpNl/iCOqkn0+gU7bWJv/mjRL7u8G5CD7z9tKHCorFB D44MoXc+bHt6ABYnKJ9fYUKrh/qh5pIxg0zx+Di8eR/p4MyGLruAHO386NEe/+yDyt/pX3s0rRKH xa0MIXMG4WWoC9JVlpZhPLKadxgFiH0tbDRqknuI2BkySDzMs1iNm/LAKiP4S81u9v4BjnaJCG5w dkNQqGX9xu2BW+Y2RuzQBDMZ0qKzF7mQFv6NVM/fZ3nH7gnIMki3Ji7zUzgvg/fQiu7i55i4X1x/ TQI1TOA2WO8yTUbvZH2l+TdFwcW/2cDngoCLVx2S1wyKWSkhR44dMXJLK29l7zg4gEa8n8xAYkKL G727Dl1AoDiQjSZbQkSJzmdTvgZfDflDeQX3CseQhL3ap2d5dUI+RyjR7RTTSxYpSW1xeVQdkMLV jTxMQtxsR35FISkPi9WMz1fDerLZVHprKOkpbL7i4fymClcYIH8dBBaR9wLZmWSO9MmeAMzN8wEj NZV6FuGoGscitl6liKq5EzO2TDIqO4ZBZi/n5fPjAPFZfVBZSdkfPYl4D2I4nuhlM5/RKkrI4kfI U16ZcejxUFkP1Uf53GD6L7cytjcJe5zYqkc01pG+ixFEDW1udbjKd+kCyhDRlXfOdNDJqH+ScY7+ 1sPGeilZnBFxni2c3hS8THBLrfeDj7sRbHsEJUtm3+gEd0GSyvLuz2i/Fc0nIyN/g1rVr/sHlweK X0jyEYje80it40ZYkgv5sM3yk9eLD1b5XBDiyo/UdvONnPssF3OqX1x8dDFwMf5MB7/J7+XTRI/Q RNvFnJnOtKfw+qFf+07lofLiCzjh6la24ThSDV/jW+2hmiTUmBzqEA7gajXEfKXQkJM/NazzOpdR aKkFk1TUg37bv3qAnVs4hi2DpHrmKjxa8fa7k6qk1coebDWPSz1ittUOI0191JwpVWWbvHajy6GT b8QXQGwhf13pnKLab4r2/ThuQvEvTYnRRmnlORllDVOjdkTJXKfbdizEz2KCYYS5fcWJnS0lpIOX BV6Mw4b4lrmbQyDC6DmJRzm9MVS9uQtcMLtDhN2jwCub0s//CyBbq9Om8f+3YpUlciYl0jl5mz2J 1EB2onBkDQSw3hMKvUeKycbBqb8gDCW6mVocfKDuQn7BH3ydpMkgQfIdGodqTu76WLNBo/BxOWDw fQyP5GgIOR9rUgRHtheTuVjnEJB/XFH4se3EcpCeqhfIJNLo9AJg9gB3YnH2qFYxrY7jqOUAdI0u 6vGxD7+DmfJZs/ISMiiU2oRWwR6rMZMsg4jB2H3KBb4juz+th0T/3z2mittkxu1OH2hnv0NVaeIx AOjT7pRv51uzJ0GtrQWwmr7XMm3NnwIUaktpl91feyjQIKuMVw/O6nYxizRyyAhYomRndyVWuNWx Kv9Afnh9vMmkJD71JNKPmvZdj9S5brp/W0hD4VrnmCnEDcT4lsUJTcf7j22A4rASi2/5yh4A0On6 gVxzRFQBkODeBrOMzqkqsL5GKVCTlt6XeQo1YyQBCT20kBRHCZPO84OfURfwNrS/iTU+v4M5QbHi Qqi3AAOBca0XVL+m7XKln4qzp/ufK+T5XUtsA4Fs0BkFY0xBPghkIIKZFwUjuA/xC+pamqBpdA39 IawmbhZ96XMYUem/iQzYY+3dVAaSTwkDv3ubwOjDqLClbIALEEYI/Nh+DoKPGPy8+mrPBhRaR0hg lZ7WfGvuaWnxVdLjQWen0WqlicNu/Hki3NmSMmYeDw3oPQyfRRJjDtlOocm+dbdsDXOx0gkGocRn vZwgiUa84YDcZ+lDwvzk3jA/LFxg4jOb9A1tQKqRAfcL7TlLo+JwKHqvTwfOGzNWwxUW7u8cXf8f ild3dF71wuj7XJan0duwy9OIHhzm9mVsHVLXzryk8K60tMnRNVNd/yYhy0rjz381AGOFEX2W0WT/ zUQxB8ldT7RfgzJxzXYzHqMx747liRBJhCFojm11Ig16m4uosMBxwlm4wpIcgMXx4khr0iGIWbxE P83TTjP/Nb+c4RuG1kFQj5VwdflQSlJdvAf9gPrKEJrdgM3VwITGUtcWDm+Qu4WNgCm1msTFQcuM PtjidMuLOm4y/kUkUYiXDexkc0wyI2H0R7zFz1adeTVPfhhHdccmiZJEcQfUfByCl6a5y8D56t7T VwzmplbYsnRATnMnEOU9EkXS9ADbDCtBIKJ7yjSjKCPTxyQBltdsHynOA8bsyxY332MB5GjIlvSA L9Sf1hK2O3JxkMnK5kGl17HeadtY7y/agDRez+I2IxCzdi2jzFaMiDkgWLoQcWmbNaTGKgWKB49O xiUVCnefLhYHLKcvty4d1ENwPYVSHJT7lca5/PEvIaB8KOPqmzM9CMqdqWHB17buOcT3ApK/eFqJ N90Cm+3L2xh0xJgb5UPLxWVyihaYwq9TLtd3Et1IMRAXtubbaeXGsPrieDTbVweQ6j3L+6/fjR+s 2vdvfE0wv/kC6cqDVQ6W1jeILk2H+Cd5MXWqZ+fBFpRBGq247jStEiNfHRspRag1iP744MOc4EXi CX29moDACQ8ncmr8iwNe0Lf2Pujq+g7kToME/+3Oxne0pPhyoKOJdI8BOPG4G8dNRM3BlpDXmbzw /BySTLS2ZICW84CwcqonJbXgu6mf/uDc8yNxxyoJkIXCVm4whxWgorqgXzMG1FSPpAfN4jjds+hD GNqq5PzlQHSnIrtZiF7VBfaYnLlvbWwAscCBqU1HhMcfFd19pXatjnBnsOUx9Yu69LrAWrR78VoC ZERr6ttSYUoINKjIW2jJ1bs6AlemvCZZXxRx6oSsR1sh0SDpVL+wX68Qovq3c9TIWlbTgC4g/4m2 mAydjtQu8TVFebxDCDlbCbEZwZV/vBejwfAQnxfYAl63lYaFyxsWY8/YJr8RfnxKZsd5DQgc+Wcm KU1FsNtGgIfidgmwA/3SCQRXreqtrciuRfSOvSbqz9qGRKdOmhJ6J8sB9Z4TuIMw9FSP0KqKcfj+ 8vhjoakBc9lKIFtWph+RQ1dTNnX4VqgYaSDPXpksXVGqOG6rKojosDmqhP5eRUibsW/XJWx6BPSG dHRuWxSh2Ni5zmljl7c9aM9TH6MzL7+C26cV1w/gK34kGqox57plWhxVK2/NAkcZOTnZG+RhAxYT GTbjJK+hmIpPcgxBdG2gYUmh0WcuOrzPJ3xwo3nLY/Rj0BE+h8ksd4dEQeM/V2Td1YUe13y/NJSQ ZqVvimnKhrzCzv6ybykGjNWz1z7wTDIpk07EhyX297uG9TY3zV9bQeIyG0bC6AXWt4rIFX6mQIFb 55SSWH0J/VL58H1Ypw/HOFEdJSQnDB8pGEPp5HTmFBksZ8VPRVR+4E078uI5yS9I+m7eEneeaghB +cXdWnItAOk1EBClYFNZtyriYCV486g5RxXSKGnBGGmP3IVAgm5OJEqKT067PHuUiUcI1ImbP44d t1Kkb+xeoYK0XiVC6FxGGGN1fpwbYwq5t6s6RVQWC6ovvfVuPi1zk/htUMXi7dIP5JgF8AG+iy/K ohyzA+q+U+R47M7ccNXRP9nY4SxVomNxBxb7gibyQEAsZ/v0O/ODNjdLoCM6fz8g6bU3QBAt+ZmL UjIVC6hqJllSqICd7CChcjpQYy5q6j6NcRyMW7WitLIDd++ZgYyGghIRnoiVoEHIxlgiLHJpqs6w qwzKehpJevMPSCo7+3nRuo74+/WT+PqkjCibanblevJ1qShyNdebeCk0ek7Z+/9CFYm8bUAIzIrE ZTZad4DPrmLa7+SW3Xr363KhGCfJAhOdMCl/llv7wjOJVuYoCy+ra7vUS0wbQhcHUZjkrTwQa1Kk cOPGyxJWE+x9RDK5XBZYLO0NKBL/ix7qxnlEY/k4Pagn9CL8nvVmfqrVkbIWqA5zxhehfFCsfvfz smpz2xT5VUhOg/Hw19ugb663V4yPdiOARojCNI3OicWpX0Xp/XI8nevLjN/IFEn5HLlSH7dn1BQJ jjAiIOhZpyyABRlCS0waIq0fvU/zft+PLPUg40z7vAzm88FHC8sLUDkJQTTgkAFUteYyhVsxxWk7 5OAcoHF5pvrd98+wM8xvLoVH0WSUi56wxPwkU5RWVmgahZiHpbhIVNyHtgkd5Sez0g4+X/CsoCWG P0HHIBAME5KlSAL65P1Cv690xdXfzUCcQBwvJ9WkOnbF27QN816wyTrgJ4JqvX4kT4HEnnfglrFL dC54Q323vwpQzea+WoeaNGTLfH4/lttUdlK1MvFLn25u6AjW2wziVG68LrhyXE2Nk9GjhhkXoB/V 2xHEIvQdsTBm/dDYDVRoqRRAvxwlUIpWZla5BJb/ke3QRkuvHGSKWRhgfAWVlH6rLY5TcaknHxez z7rdYQJepk4+FU562dDAgP1gFlQdAgXHPZL5IXe9wjBZKRaqCPx3p6MTWKFBCTk87AA/JW/AUJ57 e4vf2vqeP1Bu3sCN6xHtKi1lu0/Eu1tHnbs7HHAqc+tcesANb9YpNlsdDSo0BlYWYWJ2YmuhOidt 3l+WclQXkE+sXWLyA5HAP+Bfe94YTws7QrkeFi6o0/hn/qU2SQ7wPx9hR55FMhKSUZMvXNIohPDF D0LjLfYKC8DsLtKIIdvetRXz6y1TpXIUzygD4gWVoYpM+5TyIPaF4o87eKe+GXQYdF5Syd08o3eA AJXZa8KOI7Rftt50MSGHwyUmx7oROVib4ifIgCNe5ptjMosh5GiOS6TCcsnmBiu86x7I/bCk/eji 3V010LZ/AP2TmXclERWlXTIK1u4topoRZO08e8axPuHm0jQuC4WsNgdDOuRjhku/WF27Ce22E9Z2 ssj4nHqVrjnW1j2xFBjks+A3oE5sN5Sm93YBi3AERqaqA0siQp7OJaWsoLz2nCoofDMooNghGYk7 zut+cbbcaJH0WluF7h3i4KwmuqlzAFb619KSMudxoJpuRYtP+SYpyNUeciK/f8V9HLXXi/T4K3iP 5hYzExkF/CG8hMZXaqJ/YPk7txeUwSTwzUoNXV7tzXGjOWQIt66nPRrQ5y2t2wkWQipuqjWHcz9H k/blkZaMfJ8ySI5002h7RDfiS4e/0gIlOhBE5/++0nJrvBNiSRHl3u4M0FtAGmeki2EKRUHuSxPf cUo6iKwMqi6F9ziO33togUhWkCTgF7XPBAi7yUF+Ioa/jKCIwHCP4E3jIpVViUTo42sGq/VHJl2K Gt+6JaQx8HfkIHrQnAuKfrW3CUiYUjCWKGosLmZrg8h7D2WyHz/hCq12Sl76L62byJyzoiEZ71Mf HWZ/Ll4Swcxqg1iC/Of/YhJcYOeB64K62rU0e87n50eoLU2QaJ0FbUG4aUR44sNZQM6Q2PrhFLb/ IXgJ/j24T95zP+n2Vqq8DSjqKsTBcmGavfe84QVzNusdswYlNj6aUXxBVjGLKW9WZ3zebvEGWaVY GpY2H2Hbm8EXhSXyCCKW/QzKPlinBWTg2e+2NdX3rKwEgr6A57IOtuc1Qd/NFmYMnc2lVAMFtTIt NhjwKSqYKZ3ZYxPY6Q8iNhgoP0dpyUqvSgtZslO1tK5lnyPMNV4OJARAekZciKgXFYMJjb6w3quY UgZ8sdn+JgNdKzWAP9w/UZRXEWD2fa3GNmbX/ejztp0qBsGpNKTSXhB9us/KNrPFxAJAEVzXHj4Q hEeqk55wIw+ZVxvt+0uliBePMnfemG4gSHUxzITK0PiXkBX2aFc4ViAAXGplxBoXlpZbHO2kqkR2 UU3hLdBPn6R539ce9ubzLQkRdWRv0qsn9sFq7A5N/qqRTtdyg3htltQgDmBmhu4ZYtjKEQmq7AWV XHWpOvSphC2ip2adDeSfaNDGMANXyLIXW8bHBebQDYcK6/U8FS/qOaGP9n5gDEytqMSGoL9XrDb3 MmXVfYPSw0AHxfAM58G8K4pnabrHtOpnPkIKD6dQpc7T/LM+a7Nu+K+uG4rLBdmt2GbKlTxnMF/n TKRn6BJpVrHaYleJbR8C8kFPs57Pem6n2Af3EPS33d+XvZI0utBsrFjIkl4Gh5DjmK8fZvtMp57k HFAyi4t+v8F0OtZexZ8q0S8M7ZQJRylNj3lsG2rkkpH8BmTJjIxH2Xz7DimpONEVfxLyv1QBF4Qv 9K9gmxmfl1JoXGrH59pnV89KBHb+QuJyACpeY+1aUC8LgWMgW9XX5xyJYuAqSMXZR6qtRvwy4mfm WDcoLTHGVce98BzBiUnK5kk+U9oyyUSBgVjHLiAxSkYG+0Efq+HzWyc2RvUXmWW0NnO137M64iwg TcP85h5vG+DD8AMIDpV4PFuhyhLrBbhKb0OxGIzwI/wW+owoFCbcIps8HAxnI5t16RFkVXA48i5s WKcZzkz3pX+AtlWwxyJCJnYY25ub5lbBD8TJYMAQ1b0xoipH7oo+l96r6nMvbAcaFTTo84kJwDlH Dx2rM7Ogd3KiCx/NfisFalYNpGyorpNh8EuLae2KQKUXwOQT36UjfDWcskCbM1cy+32A3MQSl7mK tZY8slduoDiC7qXvn6tqai19W1IETreFk2/gWZA8XhoGORpYpZDFgJYwMjCntuddXCM6Q+geKPEE el6ZXNyo+SWaZXbgR527wBpCAWzT68K5bm6dGwaaePH9Y4ZJ6bufizZeD83sLRXvOEajbfigJ2jg MNBJb9c32IhWU7EdfwTIuI1O6oIddQSd5Pn/15GQK1SH0h5A7GbISCH8S8lW5y7EyjZaNRrWF/ZW jOrJ75zNi3Fr4sQp5TzT9eixG2NaqVKTxPBuMOKa2iKtPs1M9L398e3TTqMHtrHaqBwJavClFroY xEpVdced23L8CijQ/R/ppk8Q0y4wfdVFa02wV6ifIxeaEC01mOh0m6QJDIxSsaMeHk3G24pi5StW +HdPQP70xHd31q+Hit5twNmMphJMUsYRX/b7Uc9AG/EJ2afv746CII1D3b5RSFv4uIssKIx6mzhS W2cRinvqHIk2l/Agly6nPH2cd6siL3bcHp/vMbN0nt4/4ZI4CT32Gh4smVdP8XtoKscVG1vvaKp+ kNrgYQjkaGBbkEsKw9/pYSTeNzSHTNB/s5ryEDQwlGHWpqvLK/Xej4n4oyLybm3Yvq69IuHxWRjo 4bBuKBYDreJG3IG/4Mj6eK2vEerxmcNVDdz1TYQHlQpzOtHr3pOyk1N8/ptyjjFvuc5iAklWvPFz Z6IMDQasWAigN0C5GM2CsXQhLiL1pcUVwEFwUpi5zGSmySeBs6ZYD2gDO7VthmvGPAuHLp1fgyNY 8NdsWwhN+RiKPHug1bnm104SLw3ubF4Jamp4vmXKelViAu6wXc/J3DIhsOFQp0WeaOffaOnYU2KY ba7NDRaVM0ACP21ebhJgQNgF/tHYZEIbW7SNVc69gOE+b4pvSX80AuM9yfbmQspCuoAZ00q0npZE 2JQi97EIRJrk9IY4+jVzf7lcw9sigl8bB+7oEaIPKgDH+vr2/aH+z4h/RqHHig0aY3IqYnAKG8HC VCFPaMoi9hPz1OAseMhFcIzHSVfQ6NbQZ7e7rOjM4XZeVnSucHWZbIsL/nGt7FChzUxeTwaQbiXI IEBx0S1t1HVmoIszgXfI7odF/27mnpCYd5oPCjnn3vcrjqyumCIQFVxjbLgi3rUiZLnT5fsjUMAz mGdR640EFElBedSWcCMe6krH1+1GneCjMcEbynV/Wld6dmOMXukgFl9obY6fstvCBWt1/jM3Qa5e wXF7YkTjsY02k/JIsCdhXYGctX2i39OJk+jj66A+x5YE+0nppweA6029hl+MNuL2n4lB91/oG8iJ HEBqgVDGXxBPfV0oX2nz/sehAkuBqLUPCku5/SGxOgXhwjUo6EBfsg7BGERr+7DkHpDw7whh4xX1 Xg83iVA8LVSK3ll9MDhpwFm6GsvyvtR8NVsUSPGSKvGAn3dKrh4A7i0yMkw/fjmu4dJDy/3FMxeI wNCf7daO6AwWXtk8Gcn7kUOaf8fGD+XFdH3Se3H0tlWahbbrEBly5D8tiNq3cdP450JN/CdFnpy2 Mr1JEHLj0AzA7bCrHaKZiwr4RtELuzjKFVfkzk+REEaMiqjVVmgESuY4/khpHJDb57JEAi/PMYah sSvq4n+HLvTPMN6mDFcwPkj/QblD4jNG/sW3VLDV0ZZd+62LsdBJ410XsF/DNNdxHV8lrPdkVZQH bb/E9f3bWUHDgj9dm+l19IxZUbCzGYLMiWrBBzoQueU9Be618cG6GccOcsi/Nzw7z1EgofwJQRxv 7Oyv8DE2wZ7Hk9ACLzx6iXcY+rBq78LvVGc/ose+0tSbTsmzQwziD9tbVmwoncunYEBXXNDYiZe6 k3E2KVpeW1bylAmF7XqvUb9v2i7zvEIUNJh5qoIGKkvPFzDxkLEXZUHFyHUfV+SX30qudGHCV2WA OZG226CVnw67owjG5Y8yhTqoAqjWT4Nc1yES30LOYCAe6Ia8sgSUkYjIDFt42mBInOtM2vsk8Vva Cd8cpxAchdWcG+X8JLvijpTWSSL325ne+wbGh7VIfw3dYqGGwYUQZitz02WLMGmds6ndmQ0tehdt XjTJQA8lNXuBCu7oI4wJ7q9KNU44hwLNjJlc9lum5sUB1elfC4JqyrzX5FDlzun7VQvFgNnVpXW9 fyE9Wpn+M3YUOeT1laSdtkQ9DYM9Ii/clKQPrHUH7m1cBUzRUpEP5BeTPIthldqCxHiT2nqzATTD c410wc//IxPQk8TucLQIa1YBubBIfy+nfQIn2WFyk5gPLxTA1adobUx0gdS4X0mUSyApOoQBSwSs WDVzZlTaryLPgFT6ib3P+wbH7xL4LITkFNkYZmC57Q4M2azl4QXZnifUy1OONCSaOFo/kidaxkYE aOD/QG7hXgRK7XFBU+iK8mxX6XlhbidfiYNt2e3Pb9o22DbB1NNxIb17BlJc0FWrQIAKvjK0Ir2Y b537OF5gdXbG9HYHzlhj/Z7S5ig5SQcr3O5k/9qjUvTf72RGlmS9b6eC7HEO6NOa24x1MiljyHpp +pP+8Tb2kUNoDTuYzhUQCZgFSyOrjA+fC8s0vc23wguIDgqBXbgsrv8p8otF3ZSq/x9Ggwq4tfD0 cRYZspv07UwaJJyg0BqmLL10tAicXuWILCyrJkuaNK4FtzxEjjjn3I8eZgQ7hQgi40FBxoFjn7D4 QVIqqA2urnvU9d7L3HBEC5LXOFPiSuYF5xvR7q0WZU0tl/35eicJfDbzDT+Ae2tHuhepu8rmmkrr DzjNjddYL47mfxZ8Orbz7ntvrXRjcyfkDFnQ4UGKUWX6nT11wpLyWDbZpbEekiMkLBWCUKHPAvB3 eLjaXW8yYrcKYEEcLY5NPybJprNWrtUMMdgUY27kfWY5JtR1+r4JKj/dV7Z/7j4yr9Wmf5RfBmBr igoSXKD+QQh0fhVEif4bvLfzkBcTegLkmNqO8rOIBu1LFeDJpUhHNp7PHrEnbrRJhVsrHgnl4q7F MpjLCCmGcKHFPncUAdiKhMdIuyZrA6Q+Ycv9z/9kboKy8UVFA4pqWzquvb65p/dAeB0aOmdzGxLN aLwyF3X3nYNfjEeH9ep4NO8WwQPF4bIon+60kLdKk/EQgr2URy599Y64FhNfoPXvfCkNhrXNk+Mb Gm9Cp7F0TIsPKQ1FkezGE3vHlKEQx1jG3GOfsaFsq2hjRYJNnYaZMk9WZCWW7T1t1pLCAIGE05/t VcxOGaIFgNOwE/nCNn0V51jFtrwLC+Szx7I7UOtQn3p45Cr/vemJx+qDATtR0sFXH9u6OpSz48OI vyG0PGuW5AqIwdmyVWSrB7d+eVCd75yflJ76GLHS/TBYYv7NXLLqSCfC0n7V2aqeOp7OXQTorYP/ HiMvpHHzh2Y8fcNUZV+miJAI2Q1mIP0f+oGwCXgTTMgjGZ/H1lOJnng4HaG3gh0gN3g+CZ1qtCCG VsKmQDBipD88IwReQE3KD4NZO5W/1BGrYCT1/4GBSkvoSNh5v9qb/miHkxuYzmpXWC5H4acIL7HT Ol81SQsXgOVjlxlQcJKAeaGBA9j5ORcbtlSGwtXAeWOqpDx+bi/7o7QDqJTszU43OqVwaSrsv1r5 IeNsq3N2ZQ9MwbHvfWGfSVvTEl0CaxD4331J4NNE4nJl5/EV7xARvFmtGQ5CmOh2IAo7ChGxk8Nr a6yBj5M0gf9JZ7GyH6jel2OdDlzdm2s0cQnZ4wt8deTSzphWdTXtpyZ86Cw3dlP+QcciawI3vEB4 0el66dQSInx7ekVwpNXk0iyq9d6lbEUWWH4rdSSxnBq57LQXZ6sfuCNF3pYuSQIdLtQ2ZGM5lrEf Neo4OCpkmKxKV1VJ4rVfI6KXnF7tnVy63Z0oQrKb6lFX/9bMl5484/WU0F1vLkysG417Yh/sG180 XcX7pPtswVKAq/MeBkmDTSOu2AUFoYweOq2wt2ElbBPogWdPDFRwdfEYFQt17nKqeRyqQ1Y+3/Qi HopaXNBhvd43++i1xt3bCBeEOAC/XSir9hyjWeezOwsJ5l8Nzf0Y7FHgLzC5x+kTX/X6hKe1BNKo 3KNucH2nqXTapzPAVBC7NAf53aU0CuC9ofzSWfGkTyX7FBhEKGKfHNtQVYF78b0p1tasJa22vH00 NP98B1qi+S8tJc7hYK9COB6mKPZNUL3uCO2DFEGyubm9zSMNx/vi1H2GpbcorV6L/G8f4yxXWv4f 0oZuqkYlLDQxW+kq+MA8SGnGj2cvG2vLTUhh2Qb8i4t75hiHO/atunizcuidU1bit0qzpVwjCYWw Of731BBegi1yDMAd6e1P9Pttu/dKDrrU2zSOLj27ET7wjkI94Ep3OmpAfgGOdWLXAxfrM2DkZxTk Yd2dfhfV5UmnKkyMrYZfqDuqyrj3i6Nw+Wlij1BXLtwxBLckepZQP6Io6z5Lw4UGGmtY5O9zOi3v iX1PBg393nNhySyzPWmT109TRHzrLZ/Ep3dKzDn/d/J6z2Wwh1h+Jb4qiqLZhw0IXtwtYVStbxMK mAmRhsDpZ5GILKu8p3Zcw0c6uU6HrW5X3PBjiWSSW9u7PIvQtPe2jGrC82nElJ7eKgGbIWwXKeo0 oD84az1xKXVjxEoxUS1Xe6WfN9+dgM6NhnU3qyrz8CDkOYwX3jXw0DIJh7UXtmQglYoWNnixaNVF Cpgzsn40AE3vjKbPWHf+ylUjpIMTqCWpXj5zJjI17mq8RyqpKdiTNLZOOQKUMvJmefQKm+ZKw7GT adKWB/qQLsUudxJWr0oVUkstvON1ZTBPd7nqkn2mZiTRi09c5Vi4w5K3W9cmT43Ss/O0PEbkAyPH 7w5THAf9RMc4n/GZ/9NCr1URLKLh8o1dkn7oIyGDZ4dOoduMTYaf0KQ7ZPGC/ynErJwck9zGdYHz WTKQdswLJPv64IUsQDa6ky4GnGeUmtwpaRTieOwHELo7GKTbDPCEh65wMCsu53R/SAGH8skLnz4B unulp7N/ywJ3ACkqyb4Ef9b3EFna7Go/sjvx+TZ17mv2Gpnz7oUQvxvv84w7CswGGng1om3rx+yt Gh2A1r0YVyWofjWTZLzDsFf0L1Su/KSZcBM6NFXYAgTLEMc3p6hZdQGUOPdn47/FT0i7jozoWJu3 A3SR5Ro+3/c/Czvn2zAOK5TNxcSYWu5mkCnMGvETn0ycGGLxwdP6yV4gGEt7E/eg4dtOiZwc5Xze DsV1FOF49LArP5BbnihlL/+rFK/9LQ6mWe2Qqth06nw0J28zK3Sms5zJQzrFYbKtXVwQrQ+35Y/h GurvwjQ/5pSsptMzV6a2dz/sQ74j090gbrfL/X/onOcXfkk8eYGl5ey/zcTYkGBKuvUaWLS2bfz7 JzMETdPLm6SJhdvn4PDtma9827mLisihDVV/1MoqQcZme15I8OEM3U4qn/cYis+n4g2gDQDLw2Eu rcAIso3a6nYaRa9DMbzxmAfHhvBqyYFGeiS7kZcl2646ANoSvmCa6+yelhnyGIkmXN+uDwsguksv KmGI9KJ5/2II/fjiD6IZLfzz8MIqhE1koHGtUqkTaMbPYFf2yPzlGc15ZWHQSa2FXAhmqJvLrLZV 5VTqlB5c/ACSG/iZe9qK1/G1lDFbZ3/9gfiN0xOvcFMegb8ppGx2HhaSdMZ6yEh/OPBMXyC03l5k R8U36cBFiLbkR0vLW+osPCvodED5L7T4Sj5dRN+ROxDIyBwJ0+2Goda0XW6W8yOhDvwg0gH9V52J H4Cvwr1Wrw5Wq0UDaibuBV9yIs/CSxzCLrwJNV5514WsbxAqDfOyS69sPTf79uTHi1nu/NKDf+/Q Yyj+vkVb6cCPImhhUg29IE1Y1Fel+Kl1/c8TbIsxtbIcFNYNFve/vTJeAJyMJY+JXZ4Oyl6rtFNx ZqqL9P4XWXL5TYAtahr9qZAAeHY5YybyWSVkhmToRO4wQ+GeNE3cPnBNtSaL/xfdoJenWo1up75P CFaiLAxkoYA/4KSaXVDOli71fh7vGmxN9zamUl6Eyyvjd2+78Me3L5BaX8EG4dhDcNvmISIznsEj +SyjXxkFVFCmXtuioDHSltzFrzVOAfdusfbaoR1asDLi8DEVecJ8suUBnMRgmtjDj53kIDaupHiT Lni2I92nO/9nhW36wXy+YQ2/dZw+p2IYo+Ytg+tMhH39xDZnvyfa2CfNN6aUsey9qGYu7YbRJAKI 3OcsBBnKEOyJQKZkU5cC6ujWAtYgonO6ysbCPxBCXH6XWrvLSRL7WhrMUQEOfK2o4/00vIQnxlx5 mp3n0NrGitzh0GpK6wTVdlXZdyXC3H9uT+4pQqeP+7vXTRAJwOP2aXvad8iVwBz5eU8pVhBX25vk wQU4apIMkT1AboLLJw8gkKmn/fK+XhIvIZcK92PO8cHGQaO+Ynyoer20Jcu0JfrmLl5FYonV4qy5 tZBPfngyfqpJKU67HfgDVxyaHWF8K32yZKxo8sEIdsIJPg2h5Iw8ccNaqY5rDODOx6GqxKO0m6Fk PZxvHgfNLIjN73Gjv2ek5rHkpIZN6wGmMatuvXLODg1gaC/z44hGaTT0rnICaSJO51T7DwVSSQ7q RA+zlYkYupWrAcrjT5LhtIzMUa0HJLBD9Wnj+BL5kIowOwoMa34cTD9RykROyBAkOO/PdnWy3YTG BrZMlGRDPCLpNwFWy8KfaiLv0zJsBBgHd3wPmk4vSVW7FQ6zNSZk7y76tbaOqVw//n28kW9SJU/V vditzNKs6IaCxCGXrGS32dRFDEr24pz89OkHUjVB4HfzxMrvQOygID/tIuTZ4K52c/vCHVq6FYBO JzdM5zfc97HswyjmzAZnD33F26TcclLmLky+hFmR4sSuxBWo5GkjCz9EBXgYdjaoNsllquot1AI+ le1T6D8d7mhB50ekcor4VquQpZR/SYDvAveum8z/fZge1XKQ27AllqwRIf+GFpxw2zBw1zA1Yide ZmC1NAva4BtyLClSJpVeVLEi7z7WEnTfywKGrGFv1bfsJFobwZJBquFrp4jaJuEZmcO6ciaOT2TN zhApLqn1Q9lh+s+ixWJFB3OSmQDsR1G5iilqAwoErXQDmz6FLyQLlUIIxXGgMX0B5ncQ4h32t+x5 7gDaQMUVnQCMHQnDKabzntRSHUGTU7ozD2wF/FxaTJCiX7Yz9TCEiYCm8gCNtWuaxS6LZVZ/pN+u lv8usiTHvFMYP/9CPyYI7TkEtHEZsUDNAoYhQOl/cvbuELBAS1NwSG2n8jglTSHn/TFothVracPL 8HhEy92bMUvD82Kb6txcUU9mXeWKS1/kHAhfPS/zGRPr0i/dvIaWUFYIkIfGWGcYwRtIEmioiPwA Yg1h+2mhAEmBd9DhwxneTZfR2OpMS7VusRW4o6VcAdmKsgr5XFCOK43qwuuN03+G2SYkZUSykcwJ TuSt0acMwtN24Q8xbiYw1DJNxyU8FYNPnvZL1CMGMxHHYW6xlrjHPjjT+YWt5ltUe/6N2orHcQrG tZSADdqTetrVhplh1qwsGx4E3xrWmsL/Z8dRdAi+5h2De+UPsTSj0jzDG9QCW5lPMV4ThmUg0HRN 6DMefgRCJAlU5YyhiGAvr/3TOzEJZxkSC4m7H1o9UMzftJSDGa2dxM20VaQpwjXNVgCfN53BYw8r MAQbRzw/FrG0YESyWHmQLvtKJVAB7lD5FlH7+zS6V8L3Eo1G9hUzgPl064UM4JUIVeIUg4u4d3hY MEdo3Y5dw3hSuEd4YkeeU0EakWUGhj7rOakSNO/FNVC9W8DA8aV4m3HQEZQ99S96b/GKqPbASVO7 DTrKzwZ3DhBIWHE/L0kHJVa/aLsUL8mzCsCHqXuA9nj3lw03NCQHLMI2G3lSqDpf68Byk2+zimhQ MBMe01MX3SqkbCczT+ZiUdH42wF5J9WNNOwpTGfwpP1GLo+0S22wlS78GXwtbEjY7W2vprccxHwl KWoU94d+bGJS+B+8Y7vlOCHWfzJ1ZLF2PiJ04qIGyoOdji75kqtxVfRAoZymEWMRc2EpVAIvPPkF zE7tod1LaRnvLlWOIJK9HhlMv7AZpNaTp0v1+IacYZx1aYxET7I5yu+9c1GLkQxkLTC5EDPMK67B a+8JxWZNSAu/qzlRnYHfidEvkWeEFXdc1QPkB0O7gRkx9SP66HOt/MqfIaUyHoteryXeZl20AXCh YRIRmGYuDuqP7q7VSXlHxdwks2/bMOreq2SGJZWjL7xEvVr2uRehfpBnh51q6CjYM8nFc9hlCCEd cvd9aXb01qPI94vl1sj+//HqyHhhAqTK5NAIiueciRH//zfyHgPP+p9UAg5WT6CmjU1QZusOGXDR wlUJv19D2GhqxsfjB+Li/BKPhB6GQ/xFpTkcs2mPKYggZBJAyTOVjP+m2eIhPTypqjV6vzMLmpjs ycRN/5CCtIY76QehLY4e3lUWSRfTIDMhVDhS1Z6UcWtccE1WxCh/M/WYdP69ZZ2yh05T5x808UBm k67JtVoklXRNKUihMFXVX1//Pm58Ca/d0cPzgeYU0ye4wsrS+XMY/Sg+vc6qp4mrQQF3Wd4/RCsu pl1lTpqMSTEja4uZfQ7AB4FqV+wG9H4aYNweh4bKTQjKgQEeq650xWvLOq8yYry6W0Edk9KIbatZ w1Y6x+l2DOMZYq7wHO8zk+xnYE3cRdcvuZQwNpqr/Yow+a/7Jb35TTUe2u3ngjlkxCNaGvhoM7NF fhchMgMRJxZpXzBY3wWvUQxpblSVnCREI1Pt9ZMyLZZ53OIVGRSW/juJzDCTMVFqy1a85GtG1Yf+ poKXyXkGOCKaw1H4BbfpqxGFYjvJHLfO74nkXqfal2fYXVEUkxdNuEyxronCHYdY1WWaVUEf+leP f39jsMib+tA4EBHQ2r3w0Zb0GoyltGuAVGU39LBgtdYbznqMwARenDgop8FtJfDLZ5VC1OXSG11F jNcdJjz0cH7chYWLbbFSHiAOInsyfv4l20tqy8p2XThl6po4+2aBPBKTI7rB7+HtPpRvqpj3EwtZ FSTfyGmV9IiRL7kDYQlTyUUXB24wppt1byemjmiq6nCq3pEg/sfRxAdm3Q3AxWcRUX2fHYQTFGY/ D8hXr/bKtB+LPI3OEbmlgqzZafQ/g3Vth4hc3RvcppXURfJKQQOzQ4wBEjpPrCyZJ/hvErg5BOmO vhmV5uU3+eOgGbdwcThkOdonMzRYB60GQqRpx0A9I3beJ4+5kmszVr/DgGr5d1MdtdsbOSKAWk8G SMphANyjmgi6PFxkeeQHpDfUq5cKEjA8CIOeFgm8hHhhc3SMiBBMW1ZIUTFlMKaoIDlCp/buf51o brrST+2MhT+2YODkdVQgHMUs2NOPKlQjUOsH3MwEMd/eSLbmPaL2kDR4q5eWdVlU6Z26RYIQU+h8 vx9WNOnh3OUSYh43OLSt6NlhcnQBNUFqTWonM5Fv1u5BbolY/bdEXZM9ushjuehmtSYdngp9nehe 7bV8s013j0sPo10w2ikIRvUlqxsbjVX5VvvSvF5fJbjRXhqzou+qY+NM4zACZ2Q0rhkoj1gd35fS 68+KwezKUzsO4/P9sy5UoxXZ1an0Plz9uDIdzbrVuJUHD+59ZUQNoxrAhk+wLUm3XMfc1KNG463+ wzhYt2w5tpu6qhNFWMplaltubsxzElXkdGIql1ofHIf9M1al3xBVAkY7tVzKw2Ona4wtEyGQOk+X 7fnmpGnsB4bXXK9si/k6Xj+kt3hRLShMNNaYyntUthFfJPlHxQZMUkO4Md4LWv9nWVKSAvBCuMsI w3XW8Ne2Ri9mx7zx0JZDH5+ZwN+aBtMd4U988ParYIescG5mLYD54aDds/QurIOlYyLW4eFretb+ ys4VmNwAgldhWjby7jSwlzZi6Ti5B+aYStTAR4RmhvLQlS4KGk8vcfjCsJOKzPegYdC2dms1vL3Z 4rwYlEP5lrGuHx4vBUmcprRnU0ZmOu15fryG8tqTMaa3R/fXSfT+NrZoxATbwT5EAAwAGvwGQARX n8dn4E1L792h7gaHf1i+n/Xcj2Q/3t0819b1F0tNKI7yCBe3x0VbA/OuU5sv3d+k18rDkw03VoWO VB53MNZsdBhQhZkqkwx8ykXMG+V3xJZh+H0MM72wdLBSNuDoW4UNRstlcIKnu4URa52rSr1tbXjn gYzCLlTMcMcEWhoubmfy12Z9WPiLW90XXOO6eZB9dIXA2NpyYIyngiE+L0jE9fs0N4KmiA9SHvor DUmwarnAPw4Ka4Y7hiA9BBUaP+GEzIQtUK7BnnYdg72GHuMQKXCZUrkphZwwXHT2dTppAqBa7c8b Te+E9uwRjVQSTh4wTF0oeuNES8IgLXNjoLXKP5ueamvqGoXOg486uFVcBPldO2Hby4UgCXXfUN5f yZ7di5B4lpDcLv6HAvJTOMFq/8ydTmS4InHCA+bO6GrFGbP6EY1hYC0gJw+ZA8sJ+Y3+OZBjgG6C wZzScVosygZD8yeneeb/a21rO5Ny3YBqzKAa4XEesMQpOaj5jTS/lZVk6VOVP6a0A/nRubKrhjAo YxBm2qEyGCJUUqiphxAjy06fuMY+p9zbV/P0xAf2Y7bAoWNPxqlZltvyhzJIc2jQ2JZt8Q6YKYjq 5AFeqq9dmgsl4ZA0VIMI59U1JOr7PCrgDR7iblgoD5qGxDQCiqCuPnhAFpGmCyC4JS/eXP6iMbjX 72mWl4kf0QGOoi1io74vVSNJW/wiwMsxzzChwkaWlgaKVvx3tJyZxYTC2gslWx0xdA8n497TzaX7 tYpx3l0XiGCtkJTRLiuIZzcDdmAY8HGlwDir/zsHZexs/E4ZghKP0umUguwEfhNGGz9cBfO7B5em bvpSLUV4t/ulPKmwo0G2YhwGYEYnlFSaeJfxcdXiDVFsLkxGkKFjoHoiTw5cN9bB944jOSTcOTRR BhZYbdgoCTXuZepo3ONeCmuApa2k3A8SurMHzT2FXAm/WL4Md5GBtmL8X1f1CyW3CQUH2mCPsBAk uQZSywaXbMzg18muFpPuxbS/si5+WmGmDzY2PqI0VlSnn8yJGEmtSqizF39MEGGMqDoOP6HkylYB 2b9GuW1fqttsfrv8+6x/j9gg4RkaoTkYeXTDvyuGdd5421m+NLoU9ce5YsFY0AT95q3eR/wLLrnD ea17ZvBW3JqYhIhYbXo1JIGreImNRai/ZGoy6EYgsFGgifjqzpp7qeYRAswrwJ4gTzCpTFNDd/z9 XiKRE/4wc3SxA9+z/bMzey/+XykziD5PuIZONOEvahNp/IREEFJovTBQ6xKJ1jOOfaFp9Ul/QiQN 83R/PesnV5Z0mubm8Z0zf0/9BNy0nacEI91e2G2o+LeHgnn9XE23okxaa2wQm9HQWmC04Z0adXdu e/76tpPJMtPJBjT5DGKxcNYe8H4h3HIaA/K3taWCi+VnNXFMljkUfZ0yNREb/NgT0rkOkflt5IOX j3gVi4TP9tb+eoS5y43CZDaVVkuSmXwT3CilPs0i4AMOxMISpi7xY7vKF6lJn0ygviTL85cBWZ3C IPc9uByUhujtmnLk6HEisBfSc0nSz56vZugCNSEdJiiAU8PVtqocpj9bvGQLBP2fyXqn6HXvK/tN DhEVSmBVS/eLwnWx9z1kJCLL5QldUleARs6HwM176KhAW7t8LdMJZ30NW4bvfkc9uqJQZmTNqb6v oO+6xRhuBIs+uI298+hC4pxHSjoEJaVDIxMuCgtgrl7oU6qYD35hGUGRBboVP+EwUybFSLyj6uyS OXao4plluZluj2X40J+xIc3sNhKBlgzZe0yCwQbSdwyp1hC19hIxF2YF2y7cZiXuDNwFJIxrDboH xzTgaPWchcm0SN5IwEHSJlQC5BM2IPMfMmVpSuqc0t40Y0T5s99/zrrLpLRyzwwPtXjgH0v3FULu Ehw+WxyfuKc/sWNW7c8YkGExPXcw+aSiAJBG+YtBoNKAb98Lbot6ucXgEeVcFLDDWx13IQFxxrys +PhX6XkVbvWDpDVoliFhWxdjXa3TA7KTh5kwqiXSamPCHVOnq749rz2zmKIjqjTKT5WOzFVVI3cA Qfd+9pJU/W8QRHSA+7czwKL5Bz6JLRwf8CSqqz5WuWarTXaRY4dgAdUJvjwsAVZZ1vrL3AGJLO6k nG2kSd5kSo7m9dFJpApZ4mDFz/o9+G/xeOzTIshlSaVCI8Rl2/txhBwb6f5cjjZk324eNRwW57/O D/+Kvr7iLkGR6o8pm9mRtviPBLdkpGv+6QeHqs4B0HJxPdespFGDbGEkOquOTcbi4xnWeB3Jxm5s Lc3+lp5eI2Mk0fJhy97TrCDzaymp3LTB8a5AvtOYteNUzMtDMgCtwh20PqzmjeovgIaWaYN2c7Qd BeCjdbZebttUcAeoyOfjh/EuFaSMxeG+ualnOa3Dkwrp6vFyhsYerF9GZaAakzokYuCLu+fEnfDk Tu0kFMjjrmjvB/yFfkxRW42yc/M/otv4u1VCQ+i57yGXiCIzyaZk437CzPwjA9Hhc3YCONiu5cJ3 ROGtNl9Cks1PqSGm8qH18RzksSQz2+NPwCqL2K283xO8cqtX2FsBm5iAKA9zYfOUgVpClnSVyA0R dqOA5lF1esWuG8WUwqg0p581W9Eg5HROXBzxmGLPWGMFRVzGV7eJ3AcD77FPM4s4O1OHJDdH/0Kg hkGjgMZ030uXg90e3OBWs22t7D5BLhGL5b7bxqYU/GkqpSLl4Dzew9lidlrYL7NsToQ7qb6XhYA9 HlNXqi9vQrU3gY1wejm6qaFWKtSWp0QStjcfb6xkYYBMe8BwaC6BPQ+zzh4mhz7TukURExGLfpQf nIrUy+bv6UzxyfhEliVsXt/wqA9tnNW+WcRVsTVSqeqNhPWsHneV1dzkv82UD4jOQySUtyt84VGM OBrzF8SgzBbcIBoOtfA6fj8oCiHJHGYVFuVznifKPItn4wAu3wq1F9lWtuIVeIELxaHaTeHGQOxk h0d8uouBZ28hjxbBgXRJ3ITgEcc+kqLvfMtVUveXLFhC/Zu/uL14nqmPXwD36dq2npMw5IZWOeux KzcF+umRzf37PhZxp27u8cit3dQWYaXYz+xcxFMVIiEajWeXbu2eEKbVyBuIMvi2CRBtoYk1FO79 DIo17WfDfjvQ48Kt2N3tjHG9MuKHAnqhAJULMLYg25uxydhZt/0/YvyJ4QTte2co2uMTqzPaeSYP PKle6iDQaH7+TNVX5b6QO1CQd1o/fDuoGxc77ZLxFhhc8EmOB5ZMomzGGz7rH3lOlYBrhI3zxsCh jH4nDSQnzw91IL9H8ARYkhiyRYn5XkhffxDnMnV+Hz5mMzsrYmsy4wBJWnu+LmrkMStnNu4hUh32 hL6e4L8olr3R31ufouiguFoyy0c9CpAjAc6s6AwQL60mMcOsEJEPJ+XkZjwVzynkM/5CVZtMAyci ZEKElBT2W8Zx0nOF8iSjKVM/9orn+mQipV452rqAA/MI2woB3VUPasAvZ5FTbv8ribv8G0n6UNhM 1LneoCuYz9VTmL2pEcft2qttxSJCG6cIAiEjtepKEezOFbr0IBlbcrnwt48ZFeFADJkWCe8ehrGe +poeZubTp4YEzatVRYjjEuBfuFMKDIJH6Q/HW1cxW2WHxnj2k+hXT9KwqXKS/JZP3wN/WQxBjs4Q fy/2Lm7dr/kKhT7bQa90amuGH897ySohQCgOodUJxbiOL9Jp8dgAW6anLcYmRcKDqIwY8rcImXIG Zwd5kb38jaPK+91QcJECEM0XzoflpURAIIoNFPCw0C+OWKi2/iwVhrwovJKynrwfHnTlAqmvBFw6 IdWj1f2t/4i/enpfOV+V6pFKpJS9MSgU4/UnqTpg2P7d4Zko0NApNGExLpMntIDgVFHHEwuuC3KM WzoWpl0KpEAi2U8wTCrEoOl9JW3TkrV4DQF9D1O61ssexD9yhPMBAMa7BOdtrSC1Oggc1Gjpt2F5 HnqjNtvaUkyy/Ip2iNCyzVPdLEEnyKVI6yWnpYnh0p6MG01wmcZgr38jtH2jKDV7U/gsWJN7AAdW 8pfVSiMp+Gk9uwxJRucA6yUY5M9ByVx0SIuNVz7CASumK9FdxdORredpRYYcBwhZHg1R0EBKa18Z 7CkwQyyqVxrd0mCTNKqCPk/nINkMwA/swsVNCWE5W+j/XdGMEsI23e23hN2azV+/Tyg/zR8epdw3 rVTJ+llRSKXZO2SNJ6ACIQwu+J1zp/dPTn1XGE0r1ZZinCtsOrKCjwvGIUf97DjwM8vw5MdZFfXq +KVz25xFIHZOzK1hH5tyKCVI67+tQLyDaSOjcuhhekvcNrpl9duTNjcSKMdQTh50vjHnxhhMqawA D59aCHHY8DcsN1tC350JIyogwycKeitMlEjY9iS4qYGL9rpjnPd4g7zmT8ew3TBiOn/2txAXsHMs SQq0oBtkoItwjmef6bRzVul9MeJuK6AKLgaRlBBgazkG2Js/LQBQ0YMc8BJxLyE8x2QI7uoebFBq /UAcwFbtNTGwnjnNfkacOQGl92rA0FZH9fTpOYltXDrAedNwMD8p4u2Adu6aoVJ4+bpedhXMPqMz km2PDMlG91MSVLVTC5UkyxGlboNGtDrpjOzoF5utSau0eSGde0aImrc2dmGD0yY9xO0r238hBHxc E8QsKYtIACbOwSnUMq3nOYWJY0JefOa99QM9odzDGXEjJtyPISrwIlUFxJy5v2BOiqxEA1wHapoR TdADu6es2gft5DBxzz+9pmN/i7cX6P4pFymvhO+6ETY/D3nwl/0mF7lxdktasyOOfdZCA7J1db+t Tc2lnqLr5iICXZfhav8k6ZS6ZgaHqIvOIiLCQhfWaeewXuxTauq1Zf6TasbP5rk+MM3Vec4U/wSr bso+1AG9MiuXshcG8y7ISKSXHBimNfoYtNCB2q2SETSTVMj9j8mqxhgH2zXl3D5w4HVcIVLRTWLx u8pwxRnQ6BEL2o/8I4NNG7gV7L+XD8zAjBHUmaqA9zRtvcqjyMZBweS5xXyzoyN5nfmbIkh6Bv4L jKe8N4mDziqUYATx47ueoiB5HbllY/EAcXIOu4a4vsj9lw4TdUG4+gDNgHGsbcfLSWRm6Ov0Hcqr GAuNkPLgvhIWidJlXnEtJKuxXw+gPKB9VLDLa8sYtT7ozuAgi13uVfng9e4G94fXJqYpDwn8fTu3 Ek4hiTi4cDzN6O4O/HAllBnmbiYjsU6M/1pgI2FGFT38MBUIj7Wki7dTwh3tQ/pKd7i0+gAaoR6V DYOsPOoYzFO3onmFJFNCw3Zfm2E/RZW8J7tP+uGoWVoBO/5yHW1PYT+cMwdId7vAsfsDe0N0GwDp LQXUvTL5qGkDRjscqMv8Dcd4HwGTaKw/Uucu0KQfISxnhjNmaCrRdvIeYmThpQtG6a5K31JjGW6v GSDbIWuotVo8Oe2OqCjavk8mVfs9HVb1E/i9pf8KXw3Gu6s48X+TNtObVFBPe9tlc8q0kjp0/LYX koys2SBXSvGyfY9ruXchsW2vPqsNgEeOF7N4fykLOCVbO4zqFJCMtUg97kYOKmNiHmlgkJwxA3wI rH6hooIjIEb7jUQ+wON5IHhuWWO3bUodZQWpWh0W58pSQ9lqmHN78k3DlpnSqPU9R09h/mmGdegj eI7iUZmdSoaIMy+cZU3t/LEgnDVofuqMNXSAexQ3IqP3eEFVv8siAzoYH/jBbxILtDGIFuPsYqrS LNbb1Tg8bUwduhWPt21flMqnnK4bYRNw9P+2Bfx57zsxkAXOL8euC0WHiHR8uSSMaJ9jhqiOnfdF /ny+zxM1Po0GHq1DmiylvhR9tcd4SheQscIzQqwzpSFzvVvpwhpP9YJKJdtsfZuf4UmZHjt1jjcS nXDl3Ztr+WVgkUHf15sqiZAVvNXdexZN+xIXg0I9BUrvwwOz4wZug7Zdo4/yflvkpd589mVer38O sTWIhWMq6whq7Go7ONmeLCRGlB2Z2H8m5+HVWP2fOVWu5K5YDKRVtq7gCoHzr9qoCtp9qiUly9b7 MjO1CvgYMtyZp0ilfveG+pM6K6CUgnIeMmm/57pzeerMUyHi1ReumBNpHK1fv4hEQ9eAnm4UWIKJ BCLxDiUI2Spdzoc7bl0d1cYjXYXVJIzaPk4DTPLlf1teSs1G1Xfs0qs84727WDjqOljb9dRbnyLK uXWPigRhd6CckgTdBJo8+Y4qy3HG2XE9OcmKv0w4ahRdgOpWKPHgIYdk1GpVB8PTWm/SQFG26lSc hsXKKzrcgm0wBA4goPRP93Zgj2+hfbQT1AP5GcHmyvF9zaiq+DO9l6VJ76NnuF9rThSRDgN3fnGd MFnwYLX7OgsyqfZS2VsXkT4pG9Ie0VSJTeWLpQXcksrZEECAQK9qcjS8/Wq776xv369th1L8bLN1 TeQdEMI5Hrj0djrnHzft0ytbRzgh0BMgCK9xSCVwjkeRLhynTh1C9g0T0/DH09DILmThaIKex2QY iH3UKRkzpHkqAvp4MlqP1KkhAd2FvNM8vttagAXPnxFispRFVH2zIl+RHeyylta/jD5S8dylOOyI /x6tz/iS6JGrrf/DXZ892g06zaH+s/VYTK5mI9qmv1HNorU5Sv+7ptLjFhfXaQATH1DYUcYlDvC6 ZqiM7noPfaMY6A1sOidR+Qqfy5mwCEgpDpH40n7B+XMxNuqWNbeAxCtf5SZFlDygLhMoBYxjjuRG lIW7QgBEW7o3SMI6IUIkckhBQiZ78n0Wy5rnjj4tmpLnHI2BplHCVeyHsy/Vd5oTceow3Gd29GNM riNBWASYDomdvnAd7e6WZyFkCWMHFKfDdOS4sSBH9Hi3aLk99qB/De0p+gJD3KmRVId85iIyiNMu ZOJq3xqlUUMoIljedPu50KddsjqmNuVSQ3JYghmD+qxtKS8qZRhK9kzpOW5sLWlukiHCDmh/KxDe WAL9t+i+X8J4+Tkz7Q1dmzrNdbzcS7q/+yTktl2hI42UArl4JlgML9xbFJUUW6u7uq0JLpWULCTu BputHnOJH5rKVC/Ul1oInbqB2q606fsEO6tn5177+J2UKRXn+my+RPN91K2IrENn0+7M4e1m8OPz L1eajAEGHCckFr21hFceZ5bsMbHTnsEUWRb3aplrfH0Su9TrkY4KkzETyiDTcntFDMGc8LRQ4A/E 8apTEZOgBpgturZp1xZKnB1khyjDKmlaF1beAp2+wiP8+2BI4PbJ9lhKssC3zSRV+5xpEphJlA2/ oLk8wjxrKK0l5ZCf716Jdm8kWlt7Lvuv8xvjQkK30GS852xxxXoTURSgftpQQN9TD0rfT1u2v3Qo 3lVNDRH6hFun2JSPUmYrJ5nRbvdKTWDtcCiEIamQ6lqYosc1TK3i/Qn3ibDwz+ee/fsVOmS0OhFa nDjFZOj4KkxJ4JfHTzAqh4i7mhWfntIxfVVvsLTj1lvw8DSoYkrRd9tw8cxEANH1O8mYGYg97kaL qJZT4PvW+LwOal+9sWar4P6WR8jkYs704YLAEUe4gwb54F6ZyEY27Wn9oBoYA69ywpuir/MDlUsO datY30QozAww+WfKiqBQmwbtP8dfvLkuA4ZuR+tOI6jAFXGJFN0R0JyB44OsBWbDK41LnMw/0v9g aSJwy0PBpKmBu98Klhezn0a5dr3v/I1R/FntBrd5eueXqBbNduh6uiDSVzdRj5slA9MM0aYvWxpY cjLkk6fCrPWB+C6SotJDgywhCI5RlN8M20ZIV4h0mdI+U/EuuxCDC+dqzPxTLGjP+fRstQvbqP6b 4yEjUv6FFQiRtZVPgSEE11ByM0RZr1LYkRTj7va584XmVvi9cEbvWO7WpT35nNsha3r4pbAP2oRW 4oLIeXa9LXjULTK1Ac5h69X1c+XSYDAp6UOy/zKP92s48mFeWYU5W54mkpbK0cC5gOacS3+J+6Pq ojuyWwILbLoXKYWI4yMqTAEB6oqFWS8L7rbtRLbR0c8j7qsZx6yinUv/LMY6uDloUQwC+WIn7jS1 vsNtYmT4wOSeaV0T5B+pIxeYVSVt7sgYLUJijNs9KQFISDPRb01nAuAgCF8MVNv5ox1juIJiwOzo ye+BF0kpAH2ppreLqQWNUVAmEtbvo6p1KlAmbKBsCcd3Ne1coGTdqjSye17EFYXuWPRox5HT7HXb oMkCMqCeWP7o/DUuoRDgtNiREMLpxuD7CQj89yiSZXPegWlBL+/rrIx4jcF3RnqmN5jbxlON7FBg 4C6ayI2WGfYzL8+ejEmkLmv3EhkyFHz4YQh1D4S8YAinoGZtHlfuAz59fpd1ZGbg/TqntybmyjRN QdzPpMhaWNRXBG8uW9xfwcvvA7HqIuO82lg5oANL2Udk1dMUE/FDHkWzYXJfxC1WaLMcmVXTHcyZ K/8zCNto4fm9vIUhsrshBosCNtx3AVH5rHjxOLUj1yGU1djsC0Vpir/rkko2ergirpXmruc6r54k XNzO5k94M2eCu9+hBqJ1ss7TNFto73u673xkRmKO86fOglv7ZYdOObLUvhDosFqZ6XgG1JgzUXqZ A7m6NuIvBLdterGFyKh9CUre1DFu51YmOPzmGjGRsdgzIapp7RSkoetCeWUrUeXaGnbkuze7SocB czgLsDJ94qwOx9D8G/1uKLWuWfbE9B3SE4qFKWI5Ng1ETYR65mHWcbdjZ6b6XezE2afr8hQFHp81 jaJiEeNJBi1H69FmyMJ4uzassv9L1FXhHPIREv+AB3oFuLtQ6/S67yGmm5NixMYVx+tbJ3ZGn/TT EIqp1/cX+I8TBxddfhZ28pwkj47JzcdKBa/+pzvj+6mq6WQWJAiaIUHwasoj80SvGTjwweTlE5SW A3W5Byj62/Te2Yph8pby85JbrJ1zR0apnlNOvjhN00FQeofYzZwI05WpVig8CktIeYhWTGnB3Tjm P6kDNeC/lkQa81Q6YTl6o3Bu88jEFIVCuLZS/WF5G0VVv5opeJ/4zOci3IIoCDoCaLnJKoKXE27N 9Iv/3sHTZ2HzyokLsW0NDAQfTugJ5cmmQ02rYLafMSJYmqUlphJ03Gpknjw8F+YkkyDGk67e/HKV 9hwIHTXQ1QYbx/TEf7NkDxQ3nfuf/Jw31fo1rv3ApQzs4goDoAqKdtc/7AClVhJr6FjkIR72nD+h 2DWtyp9+22O3qVj9B2cAL3QcOumN6tVzTUsYTQYnHGEdVRJPYXr36y2sGMHqRqbTRU94uiyA07lQ UWlNKOVN6CeLQakOk5AK5wcGt49HkLqZAG/AUCWlw7eh27MkX5GgGbxpBVdGeVhj7bFVRLzJP46R 9Y3C3WvmKQpVDAq1ErAK/E7RAXynPPm0CfDieJi9uDn70U6c21uiq553qAixoNKeuU/3zzBNSxjS ESW8oPMxIxpdTv75+k1gpSq83PRnUHrl1uCRFfpn7sybHuzcbDC0LUotXa1lthZHkHjXC5rhXOVR A+rjHA71tZwZ6IeP/l5a4ML/GFGKM3l0fzIGJ1/EzWWRa6aZXei9Q/A3fEgbn7NQryCcmKFJYoo/ yRh+HAI3mAN9OzYadveViYp3SFWhDA2l8Rwu/FeDU7NqH+S6ep9D4y3ShUJKbHHWP5q2kLtv4kUI 6TQ5K4v6SHgs3XUzEcv3sT4IcQz9CX1e4EKjWrhny/2zoMy3F7MoRTaF2/5FEi9YdT/0fgxwImsO HxcneNSEPaPzS+kUuS79+4zZ+2ogTTvnT40Oorz8acthJytRVWPWOkmXsoUbDuex0tR0Vr3TWsmE 6eBk/j5RyRQAgl+hQDltMtJFkJH/2QSbAaUgXpcejISnGZfF4HZhev8H4mJahG8cKaUoP8vMq/Aa TJXT2AUjpHQZK8S7A9TfLTGMWSAAe52aWKTlE+95Df51i8p9QnbpgJdXZ6y0GS4EgCGccq2PuZr1 Ex4niCQOg04j7AQs24WCnJn62sQ8hIa305nRiNI+bhctG+Clsgx2nsqbeUKp+ynENv7n95T9mpEr cq/Yzy+6j4/j6+k5yYbcNlaaiygkS3Ox7I6XHoQ9Gz5r36x5pTDfgidqXR9aC1gxOUvBVHr3yziQ RaETy2iPkzzPrxt7ysZQuaGfMGkWqMgaNFwzU8ntCAaKJXs0Y5KUklRL9im5lUwH145TwroGD2da ggWwhwmnVPNInYqwwNKByBMabOdVQKtJnAixARYbYspUc1TkJJ8KB2PAE/r8rR6mTGRTz4nl/hti 2suKsPGjUus9aCLJnqJZyHTT/yPM+LU4G8wiGi0FSKY3iFml2TB/K0C/jHLfifncxyYCFdGLMEvr jskh/EfG2OdKO+aljDFTEYJG6+jTVsaRiHk2fDFabR4vhBwQlf3sACBzuTMPzCjv6aruYZbI27v2 3uzi/rAwgq9wbgmegBzLpLdhPY1hLVCH+6UneIaA9luQzHP2tjqNklMOILiTwEcCivH1JBEwcYE9 LgraPcwqFfc3OnBCje7Bme6H8tu+ZyBR4xE9a+Apa4jR+UXoygmvmpo4cc10W8Tt8S2vMAlpsor8 VQ747UXVqQxFuQNZ0TYyM/2pDMaAYxRWf99W86uwffogXFVpt+X+Ma9kZ0A7JpFFHgTYDg0wQtqZ F/DUzRfkUXJ4yMq0vISg2dtqy04XEaoWcVlab1bHkRj45jz6pLF4uoHnvsA7YH5ESKGk+0WlqDOP myii/ofwKYbm+1w/Th1E2bSHk2XRT+Y0wKgBoMUpv+66rdon6M0ZQ+UTiHbe4mw7IOPIJ0lIbRj7 Rd3p0o9es4kNzw5EKhGERm2ksbEX0FZISBln0DmrOqxS6WKKmc4rSWEFpPqQMSvlGoZK6W623tK+ Ke4JTMG7NRhD++2CeuBCym+GcgIHuyPdaN3v/B50EuZdcPileSGJdPUBTo4OyKHpTWkQIUlkrI1F ksq5DUXeAUeuZWe21TWyBpwqvmfxBOKQ3PAic+4aV62QAfPIY/fuD8CDzVegyjflj68joTxV4WW4 LRd3Pnrnwja50IUArv53QvFvESAm4OcDcJJwYQaXut1nP4ceavvZoNjBYFlBfvKPiOZt7KPlkwv2 hY1H8ysKGUKQ5Lb3M08vw066rFIFeS7Kdsigh0tYg6JwXBRLYS+PMUqr7UNHQ080ZnhFTHRmq/ka 2QkzHOzmAB/LaFMGO4R9pqpsk28k46WUCZkC4BMw046bwwAlWnafhZGBT5MZOXasn0yOKRxRBGJz vkFm0S6z87+zOkTMWQxkM2wgg7abcZ7dqkxobRzRAbWDIgmYtjeOVCoxIReD1DbQlVScAkX3/Oto 2rcVok3XtsXNKDJb3Ew6S2Pj18zlPXacYumCQjgXeKEPmKsi9+FyZVc4lyLnirF3R0aHFil5es6E aSxlE8hWbH1crc9g9S3EYzrPibbfiSIRfs4sqcPdaS+TF1kHQHuI7TuGUMxTh8cLCtCT+ZT2iE28 uoysOAIBn7Tj15vJuRBgCG4Ue4D+k/omH/zrNVZ7TkbSLtjN3f/NWgrVKT/4BClSW5D+rsL2R89j DPqXamXR5Rc84U8qeu/gkcAehyhec96uhFTIaE6aukfJuiqfK1+wSWOfn11Qq9y/s7oC56O0oaZW 2CK7uXLrVMS39NxABTbefCiUP733lOwCkFMMawCpluPBOb+fdZD8v1jt0Zu72CrpYn9jXyBHRIse 3vrQ6tO9c+cvu+P0cGU8b12N4gqQiOH/5ezDeyZsfDgWVaMHa/5bKtYw0UJ1r/sHZFcbLu0ZMn3j 75mBsLneGxDkyj5HNL0U2VXHUQKWSu1VW02LZnW57RmX1uj3d303tlX3q16HZ/dTgQdfNzrVVOEl g9xXfTrFf3uyUPpC3jqegt93chx9jwN8cqtwYF5m3Hh5jA33s15V7aXcoHZWap2iz4pvZQxCYyqi Fz8D5QfnGFwi3gM/a+7Q+UnsVJBDWV6xeyyGIrunzr7ggIWjphtOhrTCgeyeV39AJNr53nKxRsxg /rssIXYxEOiFDLl+5PdU00gkSCVSX35us9dsJN42Ofz2fmgdcHsPSO4EG8MV0T8mcZvM5RmMGpxK FEGVf6rKwwggwh0l24DvxeClg9zGUM1zm8IuBfg4YL/52Nggtd2xFPv9fti/DSkHYEilyW9+nLbp 0TaPfbZ9LxxoCl3V6UE0c6/nuGNkeqhczG0ILJmr/KwnbkwitPK5M9KDImC16nB2PPqUY/krEUWd ewuyEEyRoEe2k8ukZvpU1LSfBu7jrQ598n/3IRr/W01Y6hnfKatsTeK7yaVdCsNg/shJnvnHHk/+ n4KMQ3aP8ADU/YfGuFFo3O2S30o5ZMjyKARgGpBO7+/HnzVbrupWGcWU4Fj7TI7UfDtJxJMLZ3ZG GCWsYNASuQJOGKDdJp6ZPzRlTPeKT3QzjGFmf6BJOAww/UIAGIqTtb4dYiJittYzWiplHiQjMk0G wf4SfsgKG29ynyqiDMh770tp5Va4pX3NgTuIdUh0InqQwWJYnsWauajp9EpS4QA4ndAA4tUw94mV Q6/DTWndQBLxMfKjMzqV0zNQwG0G2eaJGog+H1ijZrh9Z5BGjfCTF8UDqUQrd2u8sSu+O59CMqA0 ZlT82Xq06+hsIiqKL/ngBiiqUJSg7QWaL6WGHHnZl/uQvUzCwinf3QLq3gObTOjZ5SIYM/JMus02 q+xAwNE9C3fx7YYCN/mFlpM5hv7tkOOixDpwRr9QcFowcQCvgSQQ2ebaAF/7u5+SXOSgHj7p/voP M+NHdMYGZ1sWPqERiCBUk5sJ0o1FM7D+O+h2/otdQLDHdWq1IY7pk5lLgUpQOTaOKE/CAzkN0gYi 3OIgvO85FE61ooL73HGweeAqVaguo99P2bpywYMupKIlfB0kyLRbLplQ3TfP43F3k42z1ecdGFfc uyPiszvcpWjpOXTZWrnqZBLr7mq/2O594Cbsw7nxFC6AUDjpSYPS4Fl9h3l24p8Gxx0/Mj5f1hbb 8kUyHrfCJT3Ive+vUIQhz1IskFOc4V+lrrwBnSXTghce86l11d6lNRmU56rF0A7eziR8Ie+wUfU1 AaWq2438yv/DoV1WX2+ZxjYbHdoMTbiw0kL1axEckDH0eErFVO1p1Ye45oATMxH0LkGLLZqCWmXm vsbrWoEnMjgcfsnWcnwjtqMc59qLOYp7gGW3V4QEprAWTH6NWNLNIyI1B5sENMPYkKzDUePx3vUc 9FwTzcPronA98vKw8SrdU8blS9oXsmaWmTyUaZiyzQZsw6O+mGxydNGE0voBcCGR6y7W4zji1X6j c5iEjLsm5vuNFmUYNbKxGARl1gl2G5zNaymcMvgZRcpfS9Vc9Dm489tu3nMLtzCEfZnJbuoej3k2 4cWthtOHGBgv7SAPCTiN5zNr6umeGjjTGz0gkQW7yekKHcpj4jI3ZV3WK0/+KMFQ2SHR6a7TQrOZ DwATgbsEQUh+OfV5ZMPqo9L5/ZBczuzp96CN+Cbhy0pgDqx8dadDccjhePXwLMbwmlJFca7YdJ/b 2bAAw1UTN5k+st12bc33FM0+Ylu8nJug3eOqGDdC1ORx3PRE7Fw2oUm1Aw39AXTQp7FYgvt2vMXc yoR77crHOGnMZ7oef5WiZIPhKtIVf2DolUZcgDXQzECzEZ5XZO36nZ6lxY2PIHahkGRVu41UqQWd VEvBqhICVfbISIVHkNhIzRNs4b8LtjBFOOPFgzLR+hOgAv+IoYHP6xlf1Qz5nQfC5VAi4F5WXXDT 3n6fUDkRIj8vSCsbobbq+S3xSuQ6RMu5Te+IoW4wHafdJV+MDmbm0v0VF/H3hm9yXWOdc3sBB/Iv SP3cGF6E+bCaLVouLoynEl+yUoa3CHYzIArnGlI2idX8b7VE6slXHqQy2wiIy7Wz7g+ofDRHlS+V 1vwd7ZjgP+RFkutHZG4/EhOayp7TO1uNvI3qzlT23I+0+kpwu6IgIWFEY7y5OtabLrvFPkObGxet r40x+S9AUrBcSKlasO6fM5qd9YwRBrM1h85850GzJOsYutQZ5Vopk3KGkRA43CXoUyMD0G47iav8 ObmdNB0F3b8iEhpIzSmAu6HdfpiP29WK6u58UMMuWSCoXSmhcRCCBIGlss1atvcfs/hFNHswZfWV ATQynJqDorZiMEUGqKVAO+wNwYGs4S3tRGXvDcbtfmF6ORoeU+LWoZciDPTHPRdlsah/b0wYX+Mh 5ux2UIKR+Lfmz3k1ggeOpe6uI9CeKbJ6HcWZeQf7y2Y4zf8Xzfu0BTeJGGXbI2gzUYztltfzO6M+ mrhAEHDmkwsd319/4AAUyiTKbCkHCz6vn76JEqQT7ejjbf4xVsNmsGhT4R1tkL/tpie2bK6MUeKu oeBSvKj9JD/fD0itk14arNQlKWVMdPzMKK4gwHep/3ILK6hWSngBL3uq1Y0/YSDO6ZRjPh7E8ZEU DuAX7BRDCQdIgHZ6CPgu2inNnePZ4YyAES4V2uzd6XSoHmd/wvDVlYPGwP3ogoLOL6bWBSwhFn8o W59Zy3wQFRbPt0nGm6u+7t97fbzYWUo+jy0UDe+K4KIWxB0MI+XqFexH8MNoH2LcYJzkHarmQZWx jKcyIVU3pXUFxRhbXaeKwYj9RWJUyrffe5WHbI3ridS5Soecgmj8VU2Sg18/+7ZSMCrUoI3zDh6q 014LPMcej8Kuvizjxv9Q2QT2sngyfOTp5YWnahfPJB9Iv1o7plZHzCVQIhRGh2cc9ThWBL3oZgoV G70p3QCkA3SFsnX6tnMRidKWO62sN57iOP0EFepg5SF/2MEdtYpG5LHq/PLOfx5MRDNSxX9ejEVN 4uYjnQBUCWZ0c1bUwkTcLB0bW5/TCUO7G3eZdEcOCDMED5VsX3CLX6kJmy5z41retNqnVAt8B3Tu I2gmhZIzr3VcdHwKzMgQCpZI+wljtMkWPdYeQtOo1TPNBmWWM44j4+Vp64EMtJbnaJX8oOjJzmBz BZmu2f30JMisjp/po2mr0NzJMvGUMGeMCYb4fEUhw31BmeWOmgvcJe0EVH8saBZZ86UsaYMFuZVS kk5JM6Qa/x9PLTJL8hMXMl17O4WC0egtaaLeHWwuaRo8mUdsiuxV4FaqNt/GwNO104LWpczrXaV2 5gPUomdpphLPmoUU5UH1ev3CoK1kD1uvnIqxvw9KgFkkcP+/VD3VnbotvmK6ZCe0nKbfxgLmWb7H 5xKkJIGVY56lJc9inpRtG5RW+KQ+/TQQFDBODJA/10LTkF2frInkahw8zh4dihTXFJZtf6Nurzlb FnOD4hEifdKmIoRY/KKbcj5VV6/XgkJvLkyvzIJ8PAfujzN7Xm9pT2eBGgKeYKUAqjvnbYT6sZE+ grnSrZLIV768DOMBAafQOorOIWyCWYW51iFPt9egIaS+9m6Ao7K/1kA6RmHS80bjQB5mdNUDnK4h Ll26pjroxW5mcFXZaN+gcKbPooTHa9Y1dXf922/vVurakD+8ftgQMYqBruCSWKWlsGoWN6Os7Y0J RVgXtQV9gAXilS21DnHvOJU6xgJq2sLyWVClvtSjtzmDd0VuYPA4/b3aVsmJn3rgFFs9TkpqGNla xJC8jhEVmgFdz8aCgdim35aVZtGvzUqOxlRf6Tj2tazJ+Pntgrxq4en9atxYs3k6uhuzCh2pIYEV tYGfdElDfhUTwuymxxPHIxhrGIT4lUx/QKtXVB3AT/HE1Jq9EQDHc7FUtBmANvh696MBmxTIV+Ep GyIw0bOMpimMbOwErNPMClOMFH0M3C3iJdenjl8TRCGoHfROdgaS2dXfXuYeMZGfreLyNkav+92+ LbkaaxD15oujrxOT7HEOaN0MhyCtldSZ7YreCWKPARoZQP9rE/oiQuC/hhSPiSsh83gb1chputST 3vqpj10run9XVlSrzftmrKdOjWAkbknRAFVJTtphhbCI7NAghM9fGxaWKNBSW9YDqAoGrTXVNSZa Xf04UxzMcfvPM/EnV2SJBlk4tX4pe7KKaatR+YxzNAHq9KO+Qz42FFY0tWrchvgBSXXu4q28umJ/ EUZM48S6CP5XcxBxdSXaaUCfxNRv5KBu8tilfzj1Gd2mpLlRab+UBzEr8Xv8+s1T+U1VdYB0LwEQ 5PsuPyGCGaVWGjHmBgZ32HyJWCgoG3krkUSdukxAQgP2koae12b1cdqDffDgbmOjfDCbf5/GX+CD 2Jroaw523J/unyPn2JHqnvkcSkbC1izeNepQEO8RzQnnmjUpqqCLzQwNNG88qvI7A4S/aXkgXsMh 070TYnoE44CPMWRAAoasNtra8RbTD3rVssxiItXMloDVp+AYA5sTnUuh6TEAfjSIDxVS3l24nmeW UvFgua2x0fSUrqukDhCMv8eEY3nwATnKTMrMQjP3ubg3ECU5ZcngtO51L3wLTRG/ZS9gT6evon57 p+s280QiET3P+HVnXa8IipDQmpRb1PeWoDimGA6LijWk/UqFk4cX7VkJ25dugz7B82x33d/YRwDI J9PYmcZ8xhfdQrmqEAMJAvGBkCDVxn+5LLUNTS08UNU9E0Zp5t0abc6N7zjwZZap7WpozwvqaxU8 n0+tMIxyji3Bg38vZb7b3W/IT4CQ9xMlOYPaQX+70/mAmgS2VORB90doxBj+fvt6oU8Q3Mkm3X2p gfXfQTCmXqBBKLq8WIBalPecjiJrAyy6qu3FmVohSTWfiHCMgnMm72fbGeS4yJS/vIuRZfvkFWXN t6Vl6SudPfE19bJN3E5b1Vl+pUp2JS0E7DR7wiJjLAj8yRSUoJpsomaSAb95V85mRxKVEd+PMLGf yKttt9eIiC2HgKiYPJ87tetZL9PM3Qh6o5jhGGFTI23xKa4mZxsM8lQleWWjyPcxtorNgyevDiaH JV+cCKLt0QuB73NwVJIXxD9e79Mem6wSNhnMSjBr5uqC59GevwlMMtPMj1feDVXcNsn6Ha31u588 pKwgqcQhbsA8wsRZCeXZvwEL42ao4FqkUyZqOgmOeCFvIQwfkDsRBT9SvHOyYDSminOj9uwQ1h12 G7F+C/jPrA+QY/6emKqah56OBqTd3z/WN2Q9n46N8xNJAYRQN7VDfrazNlf73p7Sfa3j62uyVbhJ 2weU4lpuQ6rYnx1PDZLQL4GhY4RVVltMb9OGJ+p8G/6eFq8SXCiQxEHRr8NUCs3NnE4hoyzCEaei NtcJsJMGnFBSWo2a3XUugbM17xGT5aL479jPYx7Jz4uv122urvIICl1uVrHt4fEaexpYiD79gfce R2hbSr4LdtbZAgVkC6J+xNImcakjfCiLTB7PnN6aE2j7ummcUnXiAlroR2krJ6MMc/S0vdqE8/La MTd/fp0zNJ4kb13sUF3LVQW581N34nr3qJp9bsgLl/LCiwkWl00s0Gj8NdRGpSBpmR8DqM4aVn/y mFW7d/lDcJknx3cIxOhlwgu0OO2ByN9hiX5iuNy8P4vun0asvCd41A/fqXVZPAMkCLn7ggKX4vW5 mmN7jzRun2lzny9vZCjWXVlj9HjOqAkZMxwhLDKVyHZpa5ufNNcgVflpvHgKu9os6V7grms2EXj0 Ixhm0VrYBaUfySW4WSQu/GTpvySOhEJTpEhLhx/uet1cVlXzUobKrquspyM6rVLfIz7UW/brngrB CxARQp58PYgGHDXvG222abrjdmuU0aP831Yq8r8rRkRcJWJQvlmQFX8fA1+yB1GGFg+vpdYjafHN G1G/hB91vB7TwoLjCd63euie2upevsAGxyq0TP0TdjKSf/BlytWIcKfLUCKO4/BNdZw++cOYaRrR cJ9/Kxo2d7SMrdpjwYyQMmYdpjMKpX4UdY9LVtUADiou6yvCxcy10qGAwV7ht09+tRwN6Lo2rfuh m453RUYo7kFvM7BIdnpc2H4N9E7CAgXn9RtcC1Yc1qXFprDOk6hBdXrV6gSVNs9A6YpUK8/lr83Q qSKdnTjg5Q4M3rbFn1MeDgyDHlR3RSx0lyCVp1l0gCo3HYdACK7sEc/5p5zoAc9O1owr9VpvowIe /G5TyzfBlGp0p+N+Lia1mN1JW7DLMR5d4BIuN707SH854pWV5lLn3s+3/63rMiHATr0e+UGxrebh sg2XO6h21+XlhKH7B9WR77XvKQLI7pl5EqSTBRt2kwt4/jv8N8Guvi+hLhY2Mbh5aer/Z0RmB44c GGfVZElt0Q705Qe0nIH7c6E41upDc/Sj94RHGp/u0xIcNqjXyIP8EwX48WiTOvr53Ww5/oN70dRZ KO0lBHKPfph9TAkjvybKsGaASW8T7XPiET3kR03zPrPkBzfYZ3MXjGaxBLGzQZ2mOF5oINjNFJjw dUc2dgUbGzIe2IATbMz7KFiToffLm+WjIlbc/w5oauVw8s8l9bkSiGzJ2NdQ0V4SgvAy1JM+vbLq Ss6vJG9x9GLp9k2UCmHS0l4ZM+YdAJY/T9sbg01KwyOfyvcaXIXGI7QOP+iuGgDbpNqIUis4MBoE YwZQDm7JKxF5twKSUhBDtLqx6inPL/18cIXi8ueLYJxg8UQmUKycZZ++wgbAJni/Y7ShcAfm++RE 4Xpu5qcGfUpad4oSQHqwFrJz2pb/dm38wM71QWUP4AAAvzCs21xGy3Ey5yD4pmqNvLd0N2UNd9yX c7YeYMJFymzMqBw6JtZpjM7sElHbRtmdRg015G8FKjaHpf0se5rOqWPXi+VbuGaEGgAi8Eix4Q+U rDm87ydpoFKeJS4PTDwjJtNLVusUTDqmxEFz4vE5MLSGESDO6GComaNd3t/Le1ytZ1Hls6wMCyIu 81f+iqX/Y33lof31hWnPcD/qcRhp9pvRBk7NSUc9OAXITZxD0A1i+td8cNg4q+kKL5lStLFZaH+0 EjegzdXWS863ijXIKTXsjxUdZXyC3HUFyV1Ih5Akew32ZG2Q3digpqp7/OO7zwd+iKCxoGg9dJ40 c4ewGa0kx8+SdCVvMFQEdDVyakEqlZBisgMVI1DidWN5EvIdqU/6/47C/Z5UiiIp8f3bDMjCueZ4 X5rbR+8JR+qZrGkcu1NTiriHEN/a79W5XBT5jiKB08ESWUXbTxP+VKUnzynBulxu2ZAfADxsnMCE RdOtPMOufIhacUgasi6JrkhOW0Aid7WYSLap5ekV/pPoP/vIFt7F/7HbkN/sqFGRVLOE6/kZn9n7 P9rG13HW3ApEiv07HN3+xpVypdSCm9WBcvBSvZVwnBMW9iyInboIiHrqFwIRPvq/HD0+6J3VYuZr h4v3EOoBdLTbrn1vZURX7g/xyrFXVVdkcBpSxn5oKI+rqnfGbwh4DnShu0/ykXpXC4EsTlKQzGOz 2hBj6v1CSroQhS0wcKM1ggCNpyd3Uzxxnh6kJf4q/QXnyJy7slP/NrZ8LAmFHWG3o5xpcrqYISu4 zNGi74htZsVU00X8PcE4NfuAzITPKz/s97zQgcNBIykMXlOxQ9VpGGjCT6o7Of9pZzjjkERdXE5H Ei5M779aK3WUf8VDzmr5WoigqZUYYpjeacJQpIZjCVve1OcMcW+3D2rSEsAuQ6Ne63A0rTbAEinB s/Y++x6O7bbbJPyN5QTHdmJUw4nZWwBXjtWpRKUv4CpISLEIUPj2G+vr6FDduK4HZb2njYJT3gEa BdjmrhbKeKxiG+g0hK5IYR1niC2EVXYQK3nqS4LTqUy8g50WTA3BA5QdGhT99Yep9Sj78xOZIRdT KaE3uhXFKmCwa6jJx8fkTM84shO6SJBMEBN6vLCw4BZbn59URko34iJRF0jCYZqVSUwp0wmi2BzR nDbXec3rPFzmYioskgrRD46p9zzzY1cJxdhBoMC9tsliOOyByZABG4ZrsHKJdND6KgrIPY3IKzWc d3ZMQOM/PZz9lKc7uDfRXWUoz8OnUkAMDb5F5TeJpOVuv45ADr/6PHeDYIHo2UoZ/qLZTLfMyB0M raiMkhX34XpmAPlaG0q52pbSNHfN44cWD3n5Gvj7X9ZrecIeAk4Hvg5pTBLwdBAA8DfXOA+RB3Ug 0OgcRxKygzXgRzcYIwSaebiI5Z9Wik4MNFOuEoAtPCXlQbeC1rHv15fj2x1GofW0SGM/ZiYzYPLW L2P8RhJYlQj+Ifj6b+ym7dEc+hKKO5qbOFfSR1586Cdvmpnr43l1US0ka9t3eMS9c8ROmybuiHro 01wPzbofqIGIQauvGpkeW9KmLPsQaaTUO8hrACHmzXpsKXDWidHrZOUaS2wdvK6P5yFtCn48IVIa 1yby+VlioVsPNgYy/lnIQjJBmA626Y3dgcqtVOJ3/2We0z8aQHsA2NFayqOtc+mZeGZDk8ucGsiL 5fe1VH8KRF6GrskdOZHyaIQqpqUG2qp7VKiVbUeTBBPew17R9EzMLCm6etPh523VxWRS69950qqv tR7aZ4BRjLf5mHRq990PM3oHAHtGwdQaSakaTx22onFuCzfjsJyYPJHa7I5UQu81iYjKSHWzU8LT gSgpDTu2l4aulCsCZUKkheHxZZ6yDDdNPIMEssApPy05cuAIOgRT6kRqdlprLm0W5Tw3I+I7zLkH 8HP4fLummKZ41dhEqQEfTrt0fEagrPYI0ocF/javiymQDGjF7pmI3D3P+t2gjCklTTNFMFDjRKUY +nR7ZElFq6YIjxz4cYocAfvgUsajYR7G4anRUu4B2SaerTUT61gUBp0c2E4+KZY4rDaa393eQsW0 +oeoVqhmqxZ4WvkxZo6D9LVRJD/snFPr97PhCp1vNkPqhhaYCRIekYe9cb57Ay1iBmIG6WNnwONV p45MzB56cU43QcJZHDJUpNUqRC8ZrEzJtJBMXEkjV0XELjsMM7QY7sK9VyZlfd4+R4K5vqpGX+dm i39l7BEXgxSU+nfd5dgZ9JcuidfjlxeR0379lZqyWEnGvGIapOdU+UE1uKDSGWxUgzhmMxipJVl3 BooVjYZOu6up4LW8t0fpb2xlLEBjJ/MU3UiCtp+eFeyT6vLTTcuTO5jdCg93lBLKnMcnpbZ5+por dxUVt075eO0NIjAzy6x5og5hbhOOWlV97f6f2KE1cRyR/6GYK6GkOnm3YHirglr/pz7MBYNpjEmS YbRc7YvS5VrMFH83/oDY4xevZ37bySk+kQW343CXfxh52Id3lwJn2E/THdRNNoZVYaUEhVGkuTAC 8A8rjhJZnSIiMXVtK4URY/QVqKK1r4ZgZq3KTMRTg/tqHzZJsDYvVDcKPsI6p69X97iilH3QO2EC HothONcceiY64LF8IldEJek+3Rqr2eC74ecYaXXINxI/hUB4/287IrqcfDMezXaLJrCDHnuZqyQr /yhOvhDDcX3wkDt1FbVNzwuWvwnIUGSjDjWCaSYfzgliv/aOGjc1cVFkkq48e7EY/FQ+wUmUfrNg lh9Aac2V0ki3bb9AZcbjDRScofufNolhoIt9eEwQjO2iloFzJE6h2yjF0DHwDDugdcdS6ZaHJbjD QJ4OaghonzYuxKFCRj9OQREuaXVwgpQT0kJThAt+URLkRCaqHIfn7lHnXTAl95+U1exZYAYrVSXH avjKbeu7VPpZJPUD3UAuKyziGVeaVcT9gRfYXAyMf1CO+hUty0nEd3qh5z0o8yRb6wE0yRsPelfC nk/+9tn2zv0D7Y2sOh2frwJWl1gu4KJGImtVTA29yEMOqi8N1Q3V+9z0mCeFgTbZ5VHjtZ7+x6Fy c0u5tNDZzfFozBFBFgZWADVldzJFx7Nr8uuQWoEDNlBghiHlGVgCvLETZLwNG68UmYJdaGQneXYP Uh9mPEcm8+LXKGUL/Njlmwy3qr1VkWZcWj6Pupg8SqU3qRUZj9HirWmydmrnOVS8JmPz17w1BMWY 5oFko0K7ja2NMd58+pG5GNjszMPv3BIKr5eojpxhniEBWnbB+EH9oXOFpnL0mhyjWpemL+7sGzEz 2INuPNQjSg81BmLxD1HEKiT9Eh+4MSY+zEc6NXh1XkB/lz8AAGBmiM1geMpnqTTl6CgsmbkqudtW 6BMiB05KyEK1k8n7N/lHI0OGn5jkCjeDHoe144e23n9DM0twmvYnxD5/cbP3YcdqBtqXoNfqVdlg 4SKefhCFLhmFU/CPp0NNE8AkPO38b9AW1UQ/o24XWda7kKxX6XibVccO+OnJNuudc+aNRMJoTyjl TQzwFZTM0NKoLRPRO9OyIHqznCGnJhjudHMiVZePu6X8iMxspK/U9D5XhwLMLPfqIDK4h34W3J9O Cm95DqGp792rTTouTdV3EWllsyofsVF+Hfs9RIKQbKrY7wL8c0RtS7uSNxGl6EZB9LxraAxmdF6o b3x6XcGGu8u4ESbTAP4o207jdRC7C4f4M8/6l2gBPWONdxTOIm7RkfmJfSDaZWrEmlu4ZAxJtia+ bkyWo9heqEESa6O1yYAVf3GS0mkY0+3UhLTQ5WVOt9vum35lkcycx/k1+E3sERnu6FESTHjbxoI9 Y4gz7DfANXsLVkTGEPkq5HUZL7VAxspepFY8I6h57gqhLubJ2E2nj+0xG/juL43N2hmvuGij3Onp a4xwh1uFkKzgWMdQI3686tG7pynCP/vsIK0rtdlWflILs/OkuOEwWm/tR/Yi5yLqRuTdgWIe5kSx gP11OfOGgArkAsco+L1VgjDYypfNoOW8Dk01O9oSG0kXI2x6ptKL7gZ7TJPP57XJbKqkQIWm1POE 4JCHyk9XYgk94jN2DSO3VhffjfeJ2T8y2Tdw7Fyets8/QMYgYSf6GEKD2wQ5WS0oBOx7+bk30bOh wpiAgKDE3C0bG4Y5vOz0ocaaZRmBy0Eeg7h52bFlwBN1erF0b5fOoAIQIS2luXLgHdlfIiHY4AEG YJQSh2tSrMvbbYPJ1WvFODcTASp5WlguxhfxyS64bjcT8WT/xEw28dtQd9L8xW0rOSpvfzkjTR3U diKILJfHqg4iMjy9pvm44zKzGSedtFBfyv4Lc12nlNRqsyiCsxLYXYOUIHnT7NYgRYYbzuyP/2N6 E8LIMUx89TNKnRkeGoz4tSo6s7QhFipbK0Y8wgjqXcpoQGJmeWsPEZY97uwHHRbhsmgdY8Vqqcny 2mac8ah8yB27GtUbR6ix9SH77PvNV3ASk40GDdtL7/cklWmVi1Bo4nT6/4tYLzv+/oUB+/shpvjy 1VmvpNFnFGYF6HQoh4J9f6lN4iD+pqDcSKwd0wgwRqJ3zAakq9nv3d/sg+9xwLtU5R6tuK7cVEEF yBL9Db9A4KZwRmGJbwksQjMMNQTUgSqOD8YwG61F8hccWYOckFSCe1MBb4p1edi9pBtpt9+irdmm Vm8uTYhmN6QLf2Om5wHjO4zGnhxvIabz9JxTJ5GaXrwzl7980FKi0tDg4rbCsmtmARGUW4RSadWx GCTP683KGxtaSbUdMNMIV+HfXr2jbsxN0/Q2mA9AYlwwFiUGqEfbiPn7aSGowrftxjasbTVFdQ6k 0+bDSPjTv3VSm71OKoAIzjgzRQtgHIu/LdM0b8j7Q25sozugMOdFsIaGZM8EZ5lQypL2I3dtQRHd qyExtsj2efaeOgctgnRyFfG9Xn42eRp4oMtPft0dUiR6wNsv1ypfv2DY0C3bMTsRHFCIwsJMJaH4 FsZVo7/Hl4l56ikBaFQEvJBqr4+oEvhwOt8q6gCaSeu+KCectlUhP7G6Jv3lt/Z6ZBfFiQhGIZ7m tVYbm1FL+NfVcJUZu/W8u7Suy/iDk8brKZb3Z2qd2uSywjT/P41Pr6DdTFsJFX4CK8nDNPSChLdn hYLxR+ve6LvXlu1TNj6Ig5/9jykMGIsmXgOpV189Bnte3DN69z1IWmeX5ki7t428QAX7erTzr73i Nj/Y9Rarja4JyzKS8T2F9DeR7y59n18A/BA2yKvKSN3YY+mho3UaL8/sbVKXl6wbBnWWfy1KZ+F5 04PXs2IL/DcWjB9OQwCB2YjCs0FSG8URtLPwQPbYcuNqXN04ZpHEOtGJbtVOOc0BzO3TFELhfFfg DtihAWivFGDVUWUyurGv3I/0CuKaf3cljFkPNA+4MEJJKB+KG8H262aiQBxyTllwN2YeCm0rPPeg G6yZwX1ry2cPOuQ10wGhyhzlhu2eLzOFuIGZBypw22ghR0gbQ5yOi9DuF9MyLgPaDR5uOaQypfX7 4kr6qQ4LKY7pqJZE9jozhG9KlNTIDcOdLkiVezhew+vcRHsmXyz008EVBUPGn8yHOr01ueNb9Br9 7vVf7l0Axixy8i9POaO5B0kPJdwxVORHE3/2r+Lz+1tnauXCfw5bmgJtGh9/oGXX+03XWtHvEE1g DYv1rVzU6Zw3O+6GOLWgytwnL9f0BP4lpHj3qjb7vi0bNRpDWVTwuupo7laHd854hlkrVpmRCqZB UvSuFEI1uO0CMHafDqwcSTH/BdlJtcDxA76yGKWt4R4Lflcqkrgv8aE+Bf8tU4XSBN+S6Yr1nL9G 8ZhZ/xkQW98lGCakNQQc3RPcz7mqbXikDxSlslqJTwLTFohRKhWUg8a4+d9Y9wBp1+vDmjXEY8D6 fF5imiPIm8aXaiqmV15sUf+h3I85A7YBH9FZ+erU9MoFfv6VNLw+VznDxCJ/5r7St0E044NyRT+I qSCo5ERQYj0Nsjn7bYJYkAru9smkeTCtvJeLRjrtTT3+phZs42bBTtd99xAGCplK5vb2Z73WBx3R nHrP2M26f7WbUlbzox81NylO7xXXPBMK2yCV3VYc9nH9VbNoPtMCIly9Yh92Re3KlB43P/cjjrn3 2yraLa+ientacbBjpt9JDuLaHO5CEwDXSxRVUIqtPl5CEYNmHbW1u1hyyURT9nueV/AqBecXuBcH 7HvAD4GLTEEfWQ203DE04SvWfQNlfXZXRqAMUCUASBQztLr0OlwNYcRpZJrpiX9fS17W1SRAIxmN cFwQiveDXDLdFheLSYz//J2x9CEDY8i7laF1v9+tBNdJmRgi8Oqtj1fPWjdz14yvpzyccrQnOup4 x2mGfzrriF6RyjAYdmHMyz7fiExD4YWxgstLu1F/dmsC8nt7H3mCiqiUr12y/mgfrLIoGWN8566T +pY3VMkE2p9JwwXAXeNz47aZ8gJC11Y0AtyhdxQd3BdkrW/zlnQbz+P1qV7UgO21ALp8b/70b+gc P8x9klf7FesrwoxFtrCzopkPY9MIFcDGnuyUih6tJu6RIOhTcJ1+Yup+9Yyb6CG3YWTN4+mHSc8g Fvg3kx6ZJqF2IQvFAq85PSiNG1oDVBwvcAm3fNuY6HRExTVZGeGn0cPL6VHxilOcfvv+2/ZmKx07 GjsE9dESCKPi8O4lW4QG25147u0gerAkqNhrLtml0AG6bBJsz8JOsQiP0+l0y/JxcigKkipIpAMk zUOzw4QMB2kVb7eQSDxxbuiNuiwBpaoaqLBTcqvTuE8X7z/xiZfu2lDuzYhVNFZ9DO5Sj6S1lkaq TD9+lw+X7QALz81ZcxUfySLkSVxveYY2bigi870tU8UMlENtocwIOdJVyVagsSCABrxiF1MhK7ew nPA43OPySNlSuf6CtyRgYOOZNlYJHhtTiQlItJThuUKmbFzZTqGDgFY4MqZpTR8E00m2CQCng+Im /2U82qsLJNxF64PPT1ENtpp4ZhVuCJvySjFgtxUK/NbiOW6KYQkUbq9mqaoSipVErOjkw+xfF696 p/jc4CnZ+08FrBbc56J1fsKqBsuCpuMd9dqUIo4uY5bt3njfS9Ae1j8jIN4qNX5RTQFQkW7zzudd R3kJcy2otfyuTclz8BcA2V1OWPmKrRTU+7TgNqVcR3EJbg4moDjHiAQGQq9+P/+2u6yNEL0HEOQq dxgncLE0fWDUD/IItjYaNh+bsdpYrr77m1ki7uJqmBQcHGVmSrL9mFaBmDuVH8uLHTeSg5olHNSF k6ELPMxKRNVX62byXIW0c1sj89YqGubipr1ZDOuGpowkIEIKmtxD18JhEjpJyoBaLhsDAAQFcJ9X zYFk32X0YV1oPl3xr5nctlB/WJlVpTOEtmDW/uomn4UqOSvR46GskU2dglmn0cKtfQOc3TtJh/QU P9ULEinqJcfjeKdimDOWYs30hNwdnxManVoU5z7YuyVL+i1ErUWo0/Ss1ikZxeONBIkr5t+3JugI kWz+MCxXGfHiWndqT8N0SuFMQvKluYcfp5iIrS9aMaWEJQGSOQ5YGdxNCvDHwjP//xAbUYXRo4P7 baQPHsbvaMWmbhuC9uEolkbN+12erR+HGbdD4m+u3aJj96UKS0wCwGuj3lXZEnNIHGAxGgCMW2aB UTD3UZQFTeJw2QLbx3J+ycVzQH0ESkLFrb9edNthiJMYD6zlXSpnjEPUDZo/E0f1/yMAmvXrMPpE ixrlEB/At2isiOL5HLWsb6HHYyZpflpsFi0JcPpdpl4dHPieewc7mPv4qMMYlGR+9vdjnzD2ngUX zHGEmw3qaQZTACXInV1dJQURmmO65umB51c/2tZ4lrAY4/geQyooTvDN/yxVFglXAToWHPCpUgf6 UNHFrzASt6I0c91Qg9PXZ0DNNfqK5Wk1WoI1TZMv03vBq3Ct1uHGjnx9rvlLuyutihyIEGW+41Ko A8ZJYz7d+z1wd7CTB+8Yq6E8WxIUej93DlFGNg2+eMKL4Eav30AXSJk9rOdgvPfBqy0QnhZKTGgy oGw47D+5WHX/q0ZuraW17wamxHiwrns3GfTkncVbQko0g8wotOCan9xHOBm0avLWY1jlO9GRPgxZ YqITNiziOKXlHuGHo5xBs4cu8zdi27xkDFVPdB4kMKQugZW+yzWjWOQLn659/kAbfnckeqGQd3Sy fuvQcspKk9ncRmR4DGuBZs90blJ+7jb+EnKoovyXLbqn9xo+ga4KauF+UJ5aKywkeYj/NM0qnsJ6 IsqsI6fgY1pxLaLnDKLuaVVH+fe8Bsv6NGOvnqH8xMz8Nc3j5IxryiMWlnVd4BdzB61FylgjdMbD GeW5Y7v2/wWJbUPn9oynwZ3d2PNRzekpjNBNAz4qCyiz/uqEomqjyhfp8SiOd2AM2CYxtXsRyNde nZOyqwxsHl7Vt7i//EFms3kOtw7FmaiJlpBvlZhl/Y59vooUAGumzIUGBkiJKtdy1/4Eh1Jt+Kqh /0eH8XUvleohDLZcnTiGYCj14HkdB2+4AhLauKU2G6YxVsrvH2IkTWdF7mFtmXTM/E9e63QyGoy7 dz5H3kEtbeqKo1a6QzTTIiR/NaSRZ8Szc0DtGKXY5+ySLYBSBmhMPol65gyQ4pDqQgK10e8q5ThK Y+XyJNEpoT0QLdsCeWlILeVBWNHoURLRWhp6cA2suy5/1mir3rp0Zy2T4cim7dEkHS/RzuEZfpeK cG+J7nNbf54Aqm6ZBxcDaSJetmuQTA2W2izCvhjtBK8SuOyLICBm70dZTi5JG+UX+Mcdw1ZPjpmU iTeaTUoQINZztRXCjqO6j3jPtRdfunW31JhYob4CutuA9Z+w2h7T9ho0DqlPa7J8u4mhDewg7is7 8VTlMso9er2BH/z+OVCCJIL6/+EhC9WbzShMY1DgJQml2QTGjT2vFpOutRBeC4eq2SkRXKYIDagC 1ACJAMgwE/NHI2Sttr3Vl7fDA77XvPxK7YYURB0DAAjVfz4aE87hG0zwPJd186DOWstg7qPoJQ2d yg5hLqqKFmHvt3G4aetX5Ysbyogh9MfGH2nEb1orIKebrjqt5E/DWgjce6keG0ZvyOwlI7q81VR7 bdeDke4pjY+kS0+7riUsVM71amZwlFve3jTM/Sl4AD6zK3lPR2eE9pTzhNheJGNaMSQDpRCS4dqO 33sOWrJdcRvzcWfLkIXGY8hNo9SQWt4c7/gEAxUZCrTntKPvFDLAKXVOv6NbPOa+lhy/GyEw1mDe 11sCpctzmimDwaW6O9iVKbqF+UYDjpJD0DSO/e1MD4A0KLx3RwQR7nj7RfF/a9l7hfoXDBAahw6+ 03zgJpDoHYt1bpmk54zHmQM3xFBqAZHUnxKyAV6/aNYPerVhH7gx2vEJ4yZZXFjTDOMmtxAC0pAJ O64XLPRRk5w0gOhdQsAagPUPYU7NFrTohX1QxJzPpYdT+I82/L+K53N2vER9dMXrFRc53pwXIXGK 2l7Edm/EINIrDrvRIGZsxulKBpPcSO13DB36IjptfFZvuRc8rGHgdTHUZjY/NVywc5xc/M47lQHT sGgA2auCvfqA6NQBy8G1ur1uGbuMXWp6NycazU46mh1kv+b6pv/rLrohZ6mKNpTUkUJUTAfLVKh6 jxUzAx9J/AGgaJrh6QclmQ+tfL+s8lKkh8larhwWn5q8secjXtUb63R2M5cd20YLK5HBd4xb0aTi SFPr3PeVHA7dvaDruvQHmZpLi8QPCmG7mjQzpRJUmS27GXPN4Wk9nNp+iD/kvrLz+1ZiIkOYzSyO /qRNiQ8Ds1rpy9IAC3bv38qwSpMxkeRF6JnvQdLwCT0iAS8oy1ZaDY+7xwGHHT75FPvOMxtj8tmW ILsISLSQmkfuWpyH8bf6zVeTLE9KSZ22th2ZYXcBi3FvrWnEaGRpVy3BfKc1z9L2txMGcaNWsTeV 8J8/I3VufWbpoL+gjU9zpFUey8lILshnpoaZiJVD9r8z3WLR0PniRfOXGXXXSx9rdQCnL10fdVzJ p/j7eonfThZMf/VgTia8jJdf8YxlfPv9ncGyaDL8jvW5nm5xa/+EjOFJB2/lxT8iOpPB6coV2apJ tYZBYBBZyT1cWQRJrIfxNsffPlgtFWdis3O3HcTlbFdmxAEl4pSJZ2rASXrXDavPjWDrH221a9bM 3Mo6/UPdmN8BpqtectiE2W2Rxm0/coRFpHC1zO3UJ8j94kthPiNP93PGC7BnZ4CTaHa5GGsuIqlY wiKBRHSdXEwyAGgCvlPlbYv/Lss18tEHVChYBkRRvLr3qLoMcBYrP79fkK4tHiyVDBb4roFy3fzy fRNEDAL8188ZvX7bTjpPRAqOTmirl8MYaNk65u/2yDCvscEFYXKVQIUUNRvYJCDC9I9/ZJu1R8V5 mFPPmZlKri5qBRnQDGnX56Zt4FI+RS0UAYHds/w9jzu5RpcT13Em8w+s4l0irA0GjdJiq2OKOeYz FXPdAW8m44IkTN6WvgRhKgj70NDHFojB+VysV7bDNOhtfSx+z3TPMOXnm+AcfltfujD2uQeOjJ7X V+gVS1oi2ckBK2d3s9CXmNHMsl/P6l16EvcgxxfBzDvjNSXM4SWvlqPaF3jQ9J0Z88K9cAijZm7/ J06eZZzXKqjPUbDdJl+bncu4vEi2ftkTzcMvirkoLoBsgiT4ASxiwkqB5PGQBwWFFZiEkXVHHp/h Xvbtpt4OtYjhL+x12oyJPt4Vn0bbXRvUQ47SE5L4pHOrZB9yKuXs7RBCIT1lewBG40MKtJqJ6+k2 DSljHw0BJcU0y/JWC7Tiw3JjumqhRAWp7SDOX6FMw19mOtHC2t8+gKTJUkggzVab2MQE+h/KTehk vCfPPrFE7epdBxcFA3DoGvBQ6DO8hkcImKvxBBLujI2hCFUPOvk7CvTRXWrV/l392/5P29I69mDr Aplio/Ddd6IKaAEVB5PlFL9O6wDQ1O6zpvtkN9Vg0cdq9CAfMPlPULX4vBHPGo1rGtCh15WGqc9K 4fFDOKKGg6nRLG0a6mCGU4NpQUVo9oR3uBH+luVwWjEAT3MJoo/3nAu4Fy3qqT9nYXTJbADoYp8g GxpAAfrTl1MceD9Og13UXddaxK070hXpZBp6kI87jVaV6kWZuEgoxIdr5NMqG/x7Sxut/n60f2c5 dhBuL558puGtNL7Wkkioid9YrsuZr4G2gk7p7Rbkz8zii7eN82YC9ZEPwxQNmRuukR9MMLmGW+LN dHufQOs4WC7ZW1o34WO85RMC+xbf4OGpIogF9DAUyVjAC8K37DIMNFQgWbzfPUpCgXhwb7pPLPlW CHOru+Og0i25k0VsUkKzefvkjHS4GRfIl6oFGQB9AAGmalx1r8hPtdLUnkpTNvVBTQkARmGrHySC COEPdAYTn51AZsr9hfGsQraPSn/c/vZIkoRQYoRqrmB0Xp+ympvtXsgYAGCTjZrTHW+KNsczx67k lGzvJzudgmLESxv+yHLsi+Rnr2z9nySGWRDG2XYTA6a9b1dUin+yho8aITWMHw6+Agb4bUcZ+h/4 Ncf1S5E1CDq1uMcXRgs4bHYwG0YT5LwsFXRngDOZNXHk7nS/DuZLsw1r+VtSx+PAwUBSRqM/jyGx 84SU4ZF8tVcz/NEctgsnqr1LgM+iCim6pOawLr9wXyNGEAwNA0/kEdXgQ0oQw5uE1cW4beqf9ndN zz28HYeQUQsHH4mx5QPGAxA2CDBzbnqU/I4qOZ8arkublxoGHHz3Mlt8i63YbtCoR/hu3H2lBmkQ bqKY14PlqAt3pNQcJd2gPq3HCKhV4JJoYG3j/bBP2BDr0ad5awbh7MWEEdwYElQW+J6/TaXyixbE euc4tCuix8vScF2wLNEmxIBb5ztl+MLFjmnxsUNJXFmCXO9DQmlS0qY10GFR4zzJtoeUrOotgPB2 klo9aUdxVRgNayyFUTredvunwHVw9dq62WShItHT+8Z6fLkjdWiR+kR2PiTSJGp8+j9G8vbUQoxq gT/Zt4dCvZZQE6edtGUbBFEpi7kVT1BmFJGnb5sq84whgIhRE8GgtVaDRIPnCFkPJFNOvSszEZjc s0fWaJv89Q78pIad3naZkBVw6P2xqkwvnEaJoPIQYafFO2ULEckQLHhK/1yXcjFta8uR65KHJh14 Y/pTZAIlU7iLE7qS6w6QiV3CK3xfXoTEtVQ0fBWro3a/QmJ6HLdDL13PqaivPOWubriDhpNecWXf fcaUZO1j0Gv/VBwCpXFYmDkqE7hmUmT5F6wkU6bRmZ0knvyYgrmt23yTcPoBmpV0OW/ARjqR9RZR fOyy1pTCFtDcDgdDx//okfkUbDUWhGS809e2sCwK4EKOw0OVAf79cCLLY7ZIkL5hTNQ8jfQYTuaz /t6HD3bQRZar6A29WEvPtwAdbp113HBr7izcTOVKKKrGywufvYf587tYIGiAJUhUpPo92fXbqg2T saGWD2nMx9EGpe4OmNfcg5ICMNYX38bVPbGKNu/KhxRGA34nuEwTcbdnjwdY3vZitjXGDGV8C+HK CjYKrt/XSpCD5v3d05E9ZDVVs+NA7OenCdnioGfYJfnQqoxF/K3Irun+cPqtRF25+KthEZb2EFEm +eXFZpi46ivCyiSDOVfCxravNeruIJY5frf2MROIgP1AuuINl7ZITHIw32T1cdI0euBUONfmgIpS YTafgwN3OqC7VKV7osQuj0v6Yqwqj+Aq92gqHr39o0I9P5KyJcJzGLWN2nHUgzHMV7a/Da/kcjmX DblLemtFQ2oAVr++Z4io7m/OVle5dZp6fxNOcnkELfpkjxAXnNWCcO7Nn5Fw/KHonMQPsbS5ksCs X+LL2vvW8GOEGDtw4sMQeWWHE0cavKESLMxyfH2pDv5AMCy/ADSJJEghLTumjVQ/TbJbecAYECFX tfmwak0qTeanPhvclh8iCzFeBgrEMrY754XEEINn5gAozrK0pG0q0Pb+E1M38eevipPJkYTIo4ff DUrNb64X+7ybEw/thjo+d7Lgttt7wXfzdXOd0Zm68lWvY+7QlSuDHwehzPPqP1+bqJouoXLwGjs6 v9Z/u+lpZmwku5ei/+C4EBf4cDHMd9JNfHvvmk90azbwV72wMzBZiLRX42v0LXEkdTrADBWOi3En ++scMsk+iJyZjUwSsupifupBuO18OjnxNvAgRYgTyOmfzIjWt3hta0cuDN4xl99WABo0+OT1RTxb ABhT3YZELMSx6oL4myDoMSGcHg+sFWStCJqMjFahonm+2ZXyz/JKbrbfBMKYtoQclbM8NpopSBRf iacXMRSN3TMzURupv2uKlchg8hk37TV8dR6L7yEGNXcPSMDZD0b4hoy0ZGUwTu5WuCV5zzL9lNnc Ki1LciHgq+k4jIw2mT04tPgG2ZRiavE6Ld1SyEpmAhdCs6aPQCtFWEvUaZkOjpihgPNz69C8htRI 22ZOkdBrx+qehdYzp0CKMSu3s1o8SR/Z2YAr0yzMyH/nHyhYcrTuIZzaGlRTm7NqDr3tqKMn3CvT TkaxWkqKD31dC6pDyYJCm0Ho1l5TmsTrYshjpARSvVa0KCY2DVXcmqMUk1BB6UqZ0RxbVoG92eq/ KmQqVuXmVru97os+4vx5MNYDEwMA//K2q5RJd+Pfg5zmzmiVOZyd0Ffk7WjcelzoSJAyYHdj/CCS TJ8x3b4BxNZ0wAH/SB96gpZnLUpxQDvhoE7YmEmAF/gQGtvwV9HnA3Wl192acneX6PjwikFmnbpL l7zzvtSCzqsenAQBYplAr9IYAPU1tdVTpekcrrqgGzsI6seAWEDbXD0pfcrCBlTjMZ17TyLw72EN GiNBNYJRdPLB/kFiE3WH6t+u1H4WfnXJTfLRxG9vaQRYaXKXKcA14umjyeprBlckVL+DVMnnWGng oJfGlDbZLnD1orC0tQOULN3SdsvNM0ix45h3bLnIb6PEOzjrXjRr0WWby5m1aKKvjx7kvElzrNVH jJAAfS2e7JKR5zM9nxdik4ztnzSU35PLMcJazZZoFz2Asc7Y9LFlKPLcxoz8zPrv8xS1OnBa0EiZ p175vbBALIW+EjTs+2uINR9xV5j7wDV1ne1wCh8uLSVk9319go6/rg2Vk4UPr2wEsF/iw5UIYX6e SYMBhv/5XyGGgzyF8iECeOWOmRRjOkjOYFNqibldjZxGX6PQ4zOVdxENiSXAbyU+Sxz2MeCkpPDu D739PaxeZ32ZsN5udBqvVHk8M8vXGw9lPV76s2z+BJgGrszYwThQ6oQs4aqqizEUx7QF4ClaW6m6 Vpqkbg1upI3lNq/+0EQgQxfXYtG7210/o9sI5ze5ACKWc56ZensFxw21jawuGQsPF6HgCmjydbzq lL6iLs3ojhHvgHfqRXKPhGr0QYJACXVimK7Ya9xbD2Hgul0VzU7H4nTaRH9FSBORhcqbx7q5vquU gyFqtiHtX/5sI8FK+VlxD4GT30n0CsMopygQpGRWlTHIClft3MvvC4RmMi79W0Vxj8mLVVOXYb/V bvFnH/UTmw4uxD/mKgdgX8wkaGVVtojAf2xonOWRLywQarZohPHjmGqg+wCvSsW+WTIpLpd4ZjLJ 7XOTvWO1GZVRfMs7jTlmNL6qZXQu6BM7XZOHXTSYv/cTNTw3yix0h3T+Sa5zFAQ51I9qTg8TsiJ/ QxTgF09CwCWHWzDHZr1HrfpWv22SceGm/8DAsVMuMToEdEvJ2HANYAEEpfGuKYZ/Jd1KzJbQrGJr qM1691TqvVsetcLZD4m3rzCLkQvYpzAri7ICqm+P6fc4lE+0Wb+EIBxQ7OCXQksS8FoFkEAoahH+ ulqif9tnn0Q4UUAShwvw0xG9IGvnhwcGHrV5rHA7M/aHEOqinmuQEBCC+fIIZMJmGi5Q741iwAhT d11qTIw7UvKEKpZRgPTnA+ooEfLc5X2IIi4d6yCtmW3Jlml1zqwPamYQuggeXRDLBWTjPxOi3deO 2FvRuCSt1xn/2r+iXcsPyGzUNc+iUFoQ5lZzRweKidDvQlHlw7dplKLyWv051IOe3SrE1fFvNO48 dBDQgoX2VdEY7s5F+y2C5DOnoU+p1+/3YGoP4stphbug6tSHufoHPG0wss7jHHxyEr5ZzpgIAkWp rtUl8ognAXWZJYK4A9WxyLEfJo/lgCLsnzvbQNePNy3zEISXKSoeUuHT2MTIKNc3P7wL2cfW8k4c +edMz3+3MtHdUUtXUxxtiPx8V1CudvW5qerCB/57g+OJjd4ckLMo9wOajsoC0tmyNRa0i0VqAKZD q98m0udj6p6HoXIVQwf9LSAFsoSkmVx2w2S8IJxy7pEkPL/QPv25txnPmWJFmDle73VckqBT9fzN /BmLUbnPdArGi2/akRKxCaQiAYwV8yWgIo9ZOO6dLFdXQJnrqM3FMw4oPwvW7EApAHvOsW6xHF0V jZDL7Qeq5LfJdl7zaSR40kOJ5acZBBSZ7ICwfDZNahJnJ9qVzEOh4eTMB6YE8t6R4ZtChKP9rxaK C7OInYmQcQSWvWL6B8z42DxgL0RVHNzhW2quSxdpV034xQgioG104EvgYdSbFTSIMN+hzX3BI8gD mTMv0mLdkFfqfz2IkanX43R52JvD90gHiyzu/33UNM8IHXux5FX8Z1dYwsAHmx0HW3pqKzFVILbw O8audq9T5auKnp47DKvKTi1lxmVW1OkenFz2KgMvSM600szmz3HE8205heLNk52Zllv2ckUoogQ1 wna+Iw14heCdTW3LPNZwgDNMJJmssIM5o23M6cVbQRrnzfIJ1Mv3lBwNQ/KrS01WVmBVhD2oLWnA pPG1Jzco8WNHxEv8oCkQCY7ShVWiBisfYleb36lo42gS44eUEecDj0AoRMv65Wmd1H6yLYtbN4y6 yV3BXCdKmoslISBxO5RDWeSX7YTlDcGXv3FS9FFILxvY5kxoktcXX7YSHguHiOecJ9CE1emjIDly MCJ4P+afieT8ENTmDIFKd8VmJyF1kSbM8BgI/jUyHycj0faFrahRyJf22K9FH+Ot6jyFgV0erKiS gRHM2z1bbRTlZq/CjKzpnawf2HB6NHCwPU+kykm/lrnZsR52lktNBU7nwcF2JS1fGYOJCTHqj6/j f9YfiqT14AiDeHZq8Y8YOHxtiapxbBRo1Gx/vw1AF8F7VOkWerQnfbSh5H3xAzVIUoS7oPGRO3e4 +aB9745J05AyCOza1G5qC3dGpYvG3A63K5jkJp7ax43m1pT82FmCZxHlFT1qcQPAdtsOAEVB5cAj to90GtWYFlsevScfIvnQQz2seWUNe2WSoUQ39jd7E1Qi6f1yLp/LDXHZTotuFM1ExnH4EKkSVV4u 1V72QcHaiE3cyi1FZEiDsRiHnVX2AzK1eUelDuLIes4XiCShgu7nXOSrz8YKtJKPBoPRw+VERgga yc0pYw7hjvv6S4JNQSbYuflPRUF2jL+wS1A8sRurADPYXHei5wkUwQdztDzXW3I95yUMFIpK7o8h v43fI3ylGSnvT7vsjW1kNPHDT0w+NKjsm0IIWj8/uR7XvGuaqBFLB/Zj4wmiKvJRnceN/dJYHB+p AZhBPG3dwZ42Dtn9cz+FNKzGHM930FEJUfyD/c7JHLuWdggBAxPvf3Hsw/OJZl6JS659c8YFABdQ nG9CLI/6UQ7nUWgzAMKy2JTvVKQVmSp3eC0q960SYEIYtIYv6A577jiWFE2MXqd310RGTlpDTF/R C3Z+U5wVdGjxT4fWzGXIEjeJQzCfo0/Vgdu2UU2bmsbb0lZGlEpFfse7xWtyjCn4IdEkVl7NgDYi Q59Pa8lORII14Qw/G4hMleJqXR3NoaOOekOW9TrMwqIMYMSZ4z4EwcUyGMYcIGPVqM/XhZhCFiFG K0RgY+c6Jo8uTAutunDi7U9mmqSgdCGNVKFxKkxXOrkYO43izr/jkFj109kArdIHMMjduVLji7of L/tOpekEjP1fxT9oRjEnZk0qoYc4ZrPld6TlOfv88TC+ysTW3F0yFqQ9qFVNtWRP1DdL+cADGeIh 2ux5cLWmprvUsTiVqdQLxEoWmMW+DhWHQ3fnCCzKlom0yOef7hgRwtluUKWZ4hAI96ki4JTxJNEz k7GOqhIL6bBs/reF0P2SY5zd3yaJZnaY8uXZJNpB2Kh9vb4vQmJ/uHn4oI8DGcYoYoCs8CtARWPD H0qLzvuBNmRJdhwpYINzpdSh00f01ZVPAsNRuTCIr6WV+h+0k+Kf5Yp+SccdGtRadoAgTvPnHcsQ LTI0+NJq3Mx+tK2OCxMYWWPeHcldPck3SGlW1kr7fEVPmoRrzGywYYUKD6F0a7RHTq4VpjVNn4tM 75XDf5bABum5Wp8AP6qYkl+YjQl/IomIcURZaJ/0AbK5frPje+ofqiHvseATdBNSHNZEmlN7fHdZ HrnNE2R3nGY+YzsHMLEbt0q1r0s9DhrfO4sERZzWfmO3l/nUe2tpwj/SnNH9UkwfJbuoROQoXpXP kXC/3ztQGkm67TwkRntZEoDsi6CR3ZyLFkNw/sa9vUsJvchh5kW7M4yrG+Pd3pLwuwoYc9ANQYHx QmV2XAM/14Nl7if3N+An+7AmkZoM0rgl8YszieDh5BYPO70WXdoyUsKm/q8CXO3GY9wNl7KUk+8r TFjpvcWv00epaJkRZ4+SOR//OfY591MbUQgFQsqkwh6CHIdQG/6TTimjJ7NisA9JQItb8d2ZaTXG 2p416ktvYKI8w+jhy5PgRzm44Nmp0vQ4crW4XBuCkilgFvo3DKMPcB94WybE9XfyVu2jW0FBIIP2 fTSN3Oi8jLX1Ykogrk1QFQQt0g3TpQmgBnOOgxthe+I8KrGKcKgtjzaLcJxAwnTgbe+b9HG6Rou4 XRBQmzqbW3eMmguh01/wbcErv0XqU8pG3ZcZfwuYGGrhyjKzMUTh4COWIbM8YQth84i5EZAwHbAS 9pdtPYWjHqaFOcEZiGyzFVzLqQuPO5lMKBgt+QK1PzY0cSKNsAmQ9L8rzB2ZesQO+/bzrYuEy4rD Qwtm32UmLaY+8AAPUclKbnNHdx+GxY0C2BQG1pZwZE4NDdP3nyWYQr/+/2SgWDuxCaPoJpQeOh2P wfbGGGFVwfMLx84MiPZEPcUIcgLYHH+dJ96/k4kIiJXcqoTvjPj4zSpYV/ngtoGIG8idZKJukAnM PcggC7DKahBiius5SBEuHdcQ/4VK459+E1f37KFdertI1uERQlgwJEW6ccQGlOXxQi1NUSPIYPdP C1jd7IMouqkJxo29TunezHeY1ueSjtXxl79u3YxESrskoNNiIEKKoJZyHflgwU3xmHZf9uZJq8pJ 00f1+sihKh67GHGqJoKnH2RJUEZlDVfyc9CwOHoQQNEQAnwCZichWiW3Ly16hrc6Yznm0YEU5J8b tVQwCTTOpACcLGqqVlvZIFTimMrsCSz3sCZqNnbWDySPA4xnXfw/bh5uTXD0/y5yAZfX158YL+gS 3qy2l2A+XVg5l9uzlAc1KB1mXH+X5EunuFWs6+GZ16WHLMbaao15yBCre2qfhbPPU+v1ScU2GLKv ZYJ63erqfsf+me3J8FARaMQgTd/TD7sKy3xZ2U7b0CfS52bof6Oe1oNLhwGNSKIxlohJxYbPCisv MHJLiStpHH/aUlKeQzaaOFwn6BIts1jQdHv1zqq+1IVRu29G7FQgQzQh1Fy2l/2p8KYWOneNIdE1 X9+IBiVoVCMYVJ/mIKJ4SLoJiiVBSv64zZCp9vonqp/78brQ5WUbcVaZ3UQIqU/5+RTv0+wAEhM2 MDFt52hfcfgCOODHU0/0eGxqDUTl960eqE7ThfXs49hV0LQzfAmn8hn7Jc3R4oXXAgu9Ic/zVJQa PfbzJzOnnzWVwAEMj1XXQLG5/wE3GP/pQeJXXsO883varQryg/Q6TBOqgrxhY/uwUnDvYZj6t8j6 LSPW3/e1T8Mnjtk2JO6Nv9PLQy8HATLANp0u0DpdonLEM4IUMRgXAGImGTj8XVqeoPth8+hYpLHL VTxECV5P3DPdFA7oP9bh4/1Azp5Pn1NkEP5svyJyvp1K86atvaIRvnayAE3mRzmB+bAeSWc65rEz MP+tLFNH+cB2oO4AvF0jDmS8llArgY6FCxnDlUt7gnWLdVTRnChTmYPpy3lOsDsOw+ZRc8u24Fya jZG5MphjEU+KCIL9HWdC3xoYwUBf6+zteZFzpFcZ/yOVIi2H3kQ/pnhrhbxKwyT8pA/UFLIw7Wok PklS+SNiGwHK/DLcVlZzO2iFW0e4EW8pDHW8UFXZaKowcFAnctj1OGN2EhaVd+dW38spqpD7lwLK xBnZm9IKEkACemis5T9Jtlnb47nlWxfvNOb1UhutgPx2LjGgVDNNyNb8W/1ahD+8vn4DgTay8xhD 2qi0QeLL/CWSw1s3Ul/SIQFwAvsadeBQhddQMQW0ws946ECfqKJS2jGpuR9vxubE2vJTWk2elqRd ClGch98EIb/KBsENtCN6HfMk1tDbPuFY8/niLKpso/nL2lo7wjSGrp1E8Fo/o7aHtiuJ9qAcVXDp cW25IeG/uRsSPUgbwW0Vg/o7lHRF8doAt10nB09XwBi3lETbHpNM5GGYvSL6jN8PKx0gpMGdfZFV 9QRoWzZIklIHiRoLm21NPGWXiFatjpNI9w2fvVk0CmbWMXe9RL+YXI1w+sKMjKsBYVjJIGTuL6ml jeFQUh9aFM8lrkWOITtCu/loKsiqHQuCxouSuLLNc3V/QcSmMfM+5cStsDR0iytetuOeUZQzOste PaDX47vWi/Iup/QciUxX4WKljV8hiBOEszpL7j3B/52bspX6JjcEHoPhH1C9U7DdgCyKRa6JYrcr vXYNKYVJtDyqE4vbFxPAmMMFLbtZNdPJAD/ZgOiIjhDsMknInT4O3vlEF8RS53erGm76cc1wAsKc vxoXGowkUBHM+XOneRqzvOdEnY5/v6GbX5EQ+5VckSdtMm8rnssK/0u2bMwXECmnngsN50XvG6FF q9AF37mvVJDYoeVRFcD2rHI1Xm+ATXEXF3BcZ1u7wf7CrJ2T1pMNyu9S1Flg5rYevcHBBPX5xwFt 2pimSn1P3MTE7QE1bT6OT3YifSlk2xpMpwC4eD7hKHYJV2HbQaGqhEDfAd4Ap7I5iyeCzv844o/l KKUriuL94ZdfAS34oeMExAFTBfb0lYoBlUNTAB6BH3TZo4N7vIXZBAm4bqc+9KqYdWn6DZlefNCc mchmiHA+JIDNxfr3zPca80bGkFWJyJEJxlPjuz90ewy3UKEPagi4U+jGrEQqTiGfkUxh/KH3S/eR MXLYm1jdwMmhOeD5AEVL8PXTRXlGUnuiuMkcSoHtmFNWwRvAgbI21Cq1RfnWHLauXzB4fdPH3gzJ pwZiA1B+pXqbDEaPpCeSH4j6Ek4ztg45O2gX0oaeuu2Sx2yghRe9TaXNgNZTwE5qQEcFTIVDTRR3 IFnFhLrXcnOmxXzRIcmHhMbqaprF/fxyDILEGlf5B+bh+lbH73wjJpk/Vi/IHP9mbLVDmqWbwX8C 2VvWKmrDoZMfW0cyGpCTGDHxOlURSt+mOhNurrDHrAb3FF/MutA0IkH2dCdj4vrHbLsux8Li2EZE 1gTQazyc+UxSptQoKC0V599zwTxM+NqKELLQyahqbL6ywTsSDB852664IXvxJEHqBSGQnVHMJOog 5eLBQFpEpwalFzLaK5sQ7QgEu0bwNqbXSYcIz9GgW8s20gQheewV97d26vKhLpaGwneUL91MQdoq iBzaAHAzJoPJxZPrGN70f8CXab6bP60NoIAcssbdwHVRY6ec4g6eyavByj+AGccvkrZFuPWzwoO/ oTlmlt2crcDkZrRHkmZEsPmrvzGXlifJF9vhK2Fc+DtjalScCxqoNDYuapTWtTk3mq32Uqc68KEP fR9GqgxxcXpV+fvq6kyk1I+fcei2w1yVrLGJLYfCWRZRcwgmOyGD87id5d+HFDlHqZZ1VaI1on4p UUHzo89fS7vGx/EtMw6FtO+GH/KACo0RGEhZ4QkGfWlSBje60wWYf7y8MqLc2fjTtRHWK1X3uPbh hiPMaoPrN/TX0q1M7DF4ySoffeYs/UpDfKenLrgpCZ9ebqIp1HUFXcpWhUL3N8W+Cu/DyucfhHsU SSTmUqS9zYgNKZkRlBW9yPdd3vooBPzSTqh88WMbumQXlW0mh6nNssN5aB++8vcxR+yxfuRyon3b I5sHR99ofK19KN/BoMQBMIARg6t7TsMJyOrXQi4gsmpK/hvPgNFZqv01TXAoKug5iE1hZIF3MOoj FKzOxc3Ex0uX15tzFVcwRsAEyxbIimh5IE9rWuJgCaHgYjKZA0Qj2LgTzLyXikGiBebLWvnFB3zU gl7GWanFgYizrCzGjtdiL2vIAXVr4ST0jl4guJsKwuZ+uyTTuT+rJV9oMnrTnnwuVlLPe8nMr4ZY GCcIGBiNmfHS3FjkiLLydNRkgn68U+D8hoWIcLoJfJAtlLlUbm0kJ6fz7LIzUfveFqldID5vH9R4 vndKmazuC74Reptv1ssj42bKOMAb0CI25kjKt8w5HB6IFKUT55wLfDLJf8YQhdZgwJ8WqUIuDYHn 8onUVk1uH8PiEkjBblmBF5aMQFh3mu6Z8x1q1bF1YeS4CV5aHeu6CbjvoIjiFgvcFiIqlk1RmREA x/TdRE9w+Gumtxm/kFNLZDtMaZ5jCiYCePaiQ9oqZvhuXQobI7qFR0mw7Q/jEgwTpkqysteCx6dp p+iy+XIKJ+9UMvOfaPoP1MP5nB1pDoYkaZj+DU/jee+YpROET0CJehHbkPSLQr7Q7f3KmQIdMMPn Cgmu1Gkp6vh5m517AK9TEygnVL3eMsIv+8PqU3RtjyRi0yCcDtkipU1f0aj62MpX1wpqrrMj0AhS ERqwuPlsmalyLiRNC6u+zFoKW2VaU3yYCq4ZpZ8GhX1inVmZEMsJOrIpEeU+hxNHC/rany1k/Taz 39FADHWOG7ReiGqNEPWTCjlmUv567XOUVAZjsau69w3qDv+rXU3ayGiJKpoSbTF3VCy35WMbasmp +V/wvenR39vIo70hNOM04msDtMRQgQ6XTcuR7Q6m/xZ43DlB55XSBFJZVnh1nnzOngD59M8SESco et9qt1b9vNAjbjFlchpFKN4XjU6/J4OGkyDqNF69Qmfx7c72Xg9A5FSvMyvydYri4FcNY+1bJUd9 EFH1nnbWjKf3GSJso5kaLN444+Rc4LEGz04tMp8KBDXa8tzoaplKuw/Fw9pkWt6Fh8541pNd6+Jq NIHFl8n1kfryMFO2UI0Xdt7UmgVwnT0A013cW9cNCK7tXvn56tg/aenmyEm7byGr7Fk3Aj0rYq4E 8EKkClUSqsH7EiilRCECyV0/5qJbyupISVusuNrMvYB8u1jqYvGR4dPtqz8dLUG5MdC5YF4dc+DS vc949E5gIDFWaLR03AaiZqIoa630wgTuNZ4yKRoIBFTDuIe5BllZczzc0PSobf8lAPbD3VqYxqoE R2VTl6OI2ApNQn2+zX9Vm7GTFT0nWKwZzjb64CRUxY8IDqAaaNgVrERdPNPbZuPOBw52ZKAtk3zC thjstgtPtyvdi0EEMSn/7GZ/sy6JDNOV9jMNHXEDvLhJ88POqbUVGnQ/+fFmQqcr1x/vJNu6jA2a y61kaJ2EtL2K85x/TfvolYX/GavGbC1cGjVjjIxwTr5+uafxfwc6LFTaZ9hgqbLWL7ufQLyf8b61 oxCLcZHkGGWL+W+lC2W2Gb2XAowrGnahL/gs+owMkhPIX/6KuFyvHHb9mkiYLRT+9DGbOSBiKuyy SR30Uaxe1VF7g6kfkdeyWTVpGDcbStO9uam3tskqfK7CxRIGXdXtwVr+RRWJGdXipzC2MOtzt/Uw h3CcLzCBSPvviUJhYeSV8dTLT1s/LPaqUs0T1VSiIPwXwxL0hO5MSHLxOoxO3ut/I1L/UmA/64Vd jggTnwa3b5+5Txe+cm3I/lytStgndVZfYqWPQSYQT3UJHRBdBIWZaBos13p+K6grOGBYBAwg3o7o szNRImGmWUH/QarsmmwojEcs2Dj3UtBOWDEqNWuJZcqe7qHK2m723lGDAUAbuAldblBncUktGTvj S509j1NsepvRrM6MixQMoABkQvwgKzBy5L8oUXtvAb7dnZbpDNRo6NTGhEPAAC5DYCwywvcQU8k+ uDIQ47esz02UrprgEQnuhIrzGzOscjnaUh08d+yd5Vsu55QcSXoBX6NciwZnaJhkq2ZtWUoC0hq0 V6w6r3UuPIW1dcURKzS7YZ1oHZ9XMm/qLw4UOXYS9GsZhgRwq0uxj5YfTHfHyov/UHq0f7eMDokk Jp9R7VKF+efnrLmJEq7MVDblQUrVN3PzDWAhrTjqhhVrGmb00etCYvKlZ4nDtQKKFz51nxb+dW18 Dl2FL0q/Lun91wxnVj/pDsTOLlHXNQzubz7don/xoJjAdxn8f/g7v5fGEbjYiXlBwHBva8kRtfGr ZxDUS8CX5jcQTmS8Ks+wpX2WRwClYi6zIqvTb7e5bx/6B0oVCBiiAPlxq9DlARm+E6nCwuOLthQq 6snngkJoBB9AR+2C+mwzSzaUrRuphsR++figbH4v0YuJ8WINHoUlZuZMfdX4l76hgq0cV7OS4hwM hcKFh0PvLphc8PnDrN5Byi9cnjbZxNntOD1dSooO1wVSBYiLNhSROqroBwfcfbYGFK5EX0WO0R8w zcS74TTvluKMZoInng08m2cz5NSFepQ9Ns6NtOH0LtgwLckw17HpGO+NjtC7j8NSyC4iIh5R0M1v 1S6SoUiyoWTfQA4gCMSREMOA+aKNbqt29H2xfYCeOp96GfPqgnt4UOUNOyDSlaZooWSttsSfaQ55 EObuJhue1tZfWqtxtnTlay21KeRSFZp9mQj7HcCRU/acJpzaoCHy1eQfLhb2OxTkTScv4zbcaTbm M8EfsXIpDY4mnMoqfvIHEiq5aWhMEFf4UVEL6BUgnFsypVytyLkAhDtA0+jYX5qmKr2Fq12wWBBm VRf1K5v19+YGe2k/zPBn3BhAyEqtQEdz85Vqq2csWeWnOhMsNoaxtwNWY/cwvJIGdOk+0NOYw31G wKzZn4Ne1VgTVvR6ePDHqOh7+ti/4jmpMSJgJbS9pI4e+TIlklsPiuVMbALcie9VvxCyW3JYHIyL 4E2UZfb9NsDnCk1kPWEK6tWIa8ymV/nBx4O4RQTxyQk2r9/tT68p6zgGhtkaYx073aV68jBlB/jp bjWK7ctyKj1fRzk+mz2y8zXQvWLhDgn9fG+IQ8yJ+siX12U1F6eoctswN7q4r7eol+le35PeS3MD KAZ+0EGX17t6EVXtpKyS1EvXwUdbkNh52QASVdpNWfaFBy8EvSN95k9/ubSsCHes4jKoYW9ySYLl bNerfqKY4pBHZXhA2vhaSjxBtwdQNNXse0TSNQlWrDhRuicuFHY4f8tgWRwyh4EDUP/cByXw1mEr jf9qLdMoIovEuRlY8m/wrYa91rFY8k12H8HIRzFTG7mSMKi3vQjHRJ4he0aHO/W2peuJWVLbjcRf uRitRjBw3RBFjdHVXZATUGKloZuswpQrclxyIbz4cHMqbABk15oVCPiDej3jfrwl7vuttC6NEobj FHErYAdvekOqgm6v83L7zWltvaOF5zreMmYVoPytHz25YDspmRbtgPm51xa3nwX7Lx7wdGUJh7IU a8hho7/fAOct3y5RB4637vORPYKJ+tzZtrbGPFAIUBM47oasdlHsXWptXUh8rryAyWNv+mNpXF+y EOEehZwLItr0H91SmJlXxVRE4emwtkteCNbN3pguD+p+O/CRP8jSRerr2aXUr7izF59YqI7lQNtv /8jvakPu3+nFqMTSioY/SWzArhLnizz5EBKFaGd+BCbVc98RBx9/8loclRkxKIVRCiLPT8t0irk8 G2qqRexIqiip5FzAxYlOh++CMwfbyFWwvIlyjFITkpJRoyymVLoi13zRKFTYqPmY/x9tB6UI10zU HjgxPNOumuZWvDm07UT9MESEDjWdBjExJhoxKyqv1ocbeDQaw+8U2kQErROkqmOnNmrFdAAFT+ef zTr0y3EFdfSzTKtWIaSY5zl1hBAqajojRfNF5K+46J2KGUKiaBREX/w+OScAoJ/3xoiLnie3AclG hijFod/pjO+LFKG4iw70Orxp7SsmKxIp4R+nQnbOgNdPQ593oo39gv4WwXFYRKg3i2Hcxo9i2ks3 dCc3uwTWVrtlFg/frqgKmeUNfcuG58JIVqftlXnw1nzFv3xhRHU/xyLDQiRs03WBnY/PHRsC2jbp qMR/yW++mf4Ls5OHb0joZnnGis+zLYz6XPBKGgxkufW7fDhZhkR0vBpICmcTPa+4xR6l8huxugFQ 6kl9B5icI4RgE3mZ/Epo6Rd6+GeHEEBEDQ+hNazZW1ho56HE7d3IofdIfd8Gv3AqaoUZjwWsGK1c edds2PNDUm+peTzBvmnW4mz9EIXwz7RBqKpB2LLORTLY5jrNqCb1djdY917ElGkL5QET2qaMV702 JCE/WFPpxjHsUbuG+Jy/ujwLNPYMX5EEuFVPocrBR7mQjkyfpqMBOnfgcGtKRWjRhSPHegdBRXNQ FIK82uBK2hxdLiO7d7S0oJ1t+liW73hOGxSkt7YQjd0v6WVAaEoMt49x7Nd2Xg4xNcUaYPen/f+x P3o9U0YCTXEuaLShUwZxOQ3783AKaxKErj7yjU1tf0x0Ri8/7gBCdatJAay0nfPs8i7pKnrA7/PV Y9cmY8s87vr3V+gTLz/Dm4DVnyGExhfxtinV5jZs3CGzgt/MUkPoyfuLXr9VRw2nuAkKpF+T/aXc 7MBpkQsEAEb/T9BJDhnaEvjHkEeYs6YV6rsCFyO/TyGf1zT4t6mLlOlfCbIMFRZq8uc2cg+FTyN+ zl1UfOdcQl38hlulALoCqOtQsWY0INsAzt08UnXe0JqNkJ+eBrqTOTxOpo76eA2kMcbgcRNxun/L kF7sCsQUTA52m2O3eYfVl+XDOU6g7Qa/Vxw/lZF3x4vtCpvcytpQkycOt243a4rttyG9uTuAnoz5 ZBCFPZD1pUD3Dk6xquSp0M9uiGQiWs8XP/t8vgcc+f7+iq6HHZwN95v4YTVGEkGJ+ncOsQxHjh/b tDEvEisJDgpNoMAi9cWWyEePP4Q/JexT90ypUhujlwa9rCfombI8E7FvO7cFvPUpiZJDwhTgQDVq 36/EunawnzPpERZ63k2zXVGxSzD//y8mjb8u74iKmK2yTHbB09b1XeG3XAe3U1r0BaDLAiPC4Wae KFjI/B2dZWAHxv3PYwckC3Drtt4uGU54av1xJVvP//vjskYviCT/TSs7lJCKDLqSH7M4QeHR/rDm DcQPX6JM9D2OGLxFy2VxIgem2/S6cO0NXekzaiBvc/Bgastf9kx4QbST1JOzFSB9cELmDOmWN5a4 c3jxNCri4fJixiC/+Hto85x8g0oXtGTnIIOqHwZbI34BJtUDokSUgtDhEcoXrixk/+32J/eZGmKB nkI0ZUVl+yvB1xzZI6GNgX4PQDbcl2zVWxomr74iCgdAdIJcK0RfuJ/BIxymSmE4HgoS7MK3UGa/ FyE4/hUYvTG1sObg3fNDXn1bNgr+Ry6J3ddPAljswRq/w+I0sVtdraE01661OKP7U33R3i0YFuWu WyPPv1Evq3BcJvFkZQG+3ALlee9TOfyEHuKgGM9q/gpovfDbJEmvJWVBdl0JH+s8tSZt28TaGMEW ujzdN17s6wz+kriSZsPR92bhZNidC9tfC4Fb7dSHQRyuMugP5s2YfWFMIzxkqdeah3liTddYF11O ufYUgAmFGI1wnVU0CkfMd+6e6UrHf6JzG+639U1Yq1pdbuIzYKCqPLccc/T4uPtTXg4HJAHSe6A0 Qh90KmKYF91sd3UiVCfXhhlJrN8024rpyjpLa8fbW+AEPvcFBIF6iBb9Gc051wp9JZCmj4I+g3BN KgodvLrgERjGmD2h0Rj3E4ieUrVEayQEV38Bf4rH/ZeAp1DDNV7S8l65Y7LbhRwSFhsWlvUCdCq1 JE+Q06DiLsIVkgp7+BM7OiJEd3ynqiwDkIu250dkXBkZVGUUqKZam9MlRFaAr/zxd94nJ/Vqh31B SJaT4YfdCQw4lS86tFtdF/gXAaZvwGbvb/TH83YCnaSHLtJTQNOEOaFCozcL2rAIjCyELeVMJ5Yy RE3Ke18XAGjaaO7dT9oE+4y2UB+1ycZyjN40wYcEBN1KbmZFyX8SVnrtG3VLatZlRqlIlm+gQ2bi vCKwvNFHS8Ry0o+P2ClIiqeJm7w4lny1BhcujaCGFhQOl3nGoTOQSwrVxrhQr9lRVEWWN/Qt1n2N weZRFBAjQn7f+yoaQx5jFwVpXGNa9rfSPSMO41+h10o01AJLJJv8fSHTEy26Fub4n/cQ42HTgH7L TnbcKPQL2El9awADVqvyRToq0OOxLjQjFy7zAWZX+W4P+hG9tcB7NykQ1XnlF5pglxNCBIvlZLPz RfHsNGOMdoHULMj1IbNYqBq0iXCXz+bee/t2Yh7G+sT/O8UE3u9C5E0VAlBQKJmmYlm3Vff2NDbq WNUozCht+IC6pWnyyo7lRLxEhseC3pLcvV5gvMsWFpF+OV8TKWnTeA5hm0SGqd9jAZmhGS/bTGB5 iV7dDXCjkcuKmlyZkpIuVJrdOnEr/+6VvYNkOh75Cv9vP0CRxBy/wFA2P+BSvkdD3dTReeKECJDJ l0TRe+t5F9RvkGYSenQ/6iIRH6UqTrrpYGBWC6TmGb1RkzpJtA5XOcB9fi4GOyeMI1Q32jp7F/9W DGYpPkYuKrA9NdMSBA0lsVHiO9Nd5yTy77xn+qBMTP2CcXcWT45CqjHqgokqJDmCbPlWAs175Ayf QZXbZyvoVSJ/w1TXqbEqRQKw2WCWPdwD7VWHh+exxPLgCAxbhwtHZUCE9oqIAZ+hu81nJcCg+65C Ay+WcAFBi3ElmhVjf6v2e8qjcO+pw9g5dwdZO3NDaCMZOZyDD8/3eGDteg3btk2sNTRUTCI/pg0d z8CLvep45u69GwfZpdSrIvaD5xCVavbiVbb5dBX2Mr2wW8rG9aH/PKqABXg/l/hI7zEVURPZ4Z8i e7/T1sXJmqYuXZhXXZ6dzDiy0EMiQ6bvPRkzBHDX+tgVVJgbtUEsCOaZnPKTyJx4lHYbv+zl93IG QgFyUPaGBSIS/kscd0lBmrXGn0qomdvdz4yk4eEGYJdaSw4QC8Buux3xNRVodp1l0n4GbyOh+Akv 9ic4QlUDfkSzWAwofIHvsgk/D3N2nQxOL2a8gtJ9/4O6tbETdSRwibdIwZ23BOAXeqtgLqrFDNPw NJSbR+98Ex8GijztXT0ytsKUM/cZ1NryNk5xLXPL0gJ2IDIvuMe/4YAhQ+No8NbWpSf91RSPxtwv L2GRi44rjkjLhyra+gjPK0wn60Uqk0fMpyEeS+fLNhU07zXE4CE96mTZyr3qgQ32pGsNrH3Ijl50 9/rURiADDu5muIUnS2CGZuubjh3RyCueW0wurVGeQzfKm7gw4G49wgnm4LAOPg+oFGlYyihz3/ZF Vw9C5NVu2otjJ0kpE13A6Jz/OpWLG+rIjhfaNxB1kLTg9rCprNvNtBcfzsVlKmJ9axYfnwtuYGe4 i4mPLRbwQ4YyhnfFgyOfTlri24S1nAKGCGIwcM+lFJsVIlc0H4CmJNK5mDGWk4/Icpq9HF8bqf6F HDO8i2y7G1F9a7+94CwYU7cVX27S4kJU5Cnis3w1niQiFzppx6SVEUNdwDTqI7gsqdT+AwYp0ZpB wxXOijfJPL0/MqaXPvp2ouPXQoolHB9MwThpFsAU3bduanAN9MLTn+2GEaHh1BGL41VRVCPlD7pY 3zxolgGp6d6Sg7nc3SZ2S5kO/6tyyFkicL0LKmDuhKtpQ5Tf2U2Lr5eX0lPHuUJgPwSfXCl3noUh alLNqzF0IyozHmWb9h6YDvehgjF1syZRjh6obmRDVj00s0kq8dTzLLZOP5OewplxFiW71mkvJTKA Wg6MZPfX6zszwKIlIdVxJbR9JgkEv2Tdiegst/1wiUwNoAjR1LxAZ9wo2mSa4PKEfXxj4RFm/KkC 2VkIcrj41CggXQXxV+TqQYIUXQ+dSWah29wP85EuBRgtzmrOUrnn6WZXzS6YdFjuCeCD4/mbgfNf N7xcz42f4UHH68RZ4NodVvy140WuEPqb1zCcVbZaoyUh4E6LLH8xCYnDHDQI+1MRJ/nBJd2jjBNR xxZALZM0jRqHeiJ97zMEUipNAYRd3qpge3r9XU+MjE7ogfalxLhxLAos570eUOCh2mSDoMkG9Nm7 7PUf2j6h0ZLbUKoFFhCmjYEDTykKF0SJjYtv37hFdbmhoNsR8Cx6X8XZXPI4CRDDB4T1u7zBFIZ8 e6/F8GxZqbD3NSRVOLwDsKcpDZE3XN3aihozHE6aWODWOCScx5JB0jqs2tgsKZtjbAaBEOEySvpO 80LABac0Hh/ttdxxWMHCDMct/952/QkHoFCa7dBpttkZGA025pjBEWZbr/6CV4vIl18xuYVThLKu kDbbJl9+b5YoCmbB0bXor1R3IGnXuiIEyx9pPQ3oTFWMfSsd62OdZk7doDfkTfFvnOOrnD+Od3Q/ hTx+f3eto4VTc9krWU75wdK07q90DN3zgnpmZLFH+TfuE/ukqEcLxJV6YRI49w+YvmH2w5V1XGTP 0p0h/lVMvcbeF6GBP2zEq5XI58GDxtlmrhMrh/EzqmTQthzHCyjbywOj4g3Gt3t1Su7+8Od7cuxO FOkT1BgRjsR3WHJQfk+JPnvwk0Pjyn3g1FqTKwju2d/qQRItdDQJYmdp/2OXbX5QmVYqsTC4qd6E UiVLcf6K8mFiGV65ya0z/QSJhWhK8o/Ft9KfeQM5sEnjkX48RtvtHXrhf1jId8FSSHelT/1cfjc7 ZvX6msgSJvEBxmEMCn8xsKW4umEzcPErUnqseETkzSjxMNzYvmDRfLbxqL3WLLMzHGxnPTUzAXKL vKR/lRPrvSh1S+xiUbxXWdsst7HL+QDzAxGrYCw156kmAC1rC5AjsDcvJVVHTsvHIOyq+B0qUHRa SrGg59+4DEn466VLpQcalVf+0iVYLu3ZrFeUaB5E727QH4baM2XpFy/S6S53NaJZMJbLVf5G9/jl WlIGAh2fQ5Toi9YXarfbAU8Js0g6CrS530PPt/x6cB2wUu0W5oYU/XY/KLVvv6mbMjmD17FnOfIs Z7rmI65R0hiNJZJLnPC7W6CfT20q43Qkjt7818f8SYS85zbxQgjlfSqnnh4kuyoC3B8/BnIXE9Oa LIcrz64izcbTWP8oNv+l/Lq3LCkqVrwMCcouf4ghvqkgCJwTejqPLm+A5jeKwBJW6ubtDXP0rFlE qNIPVH0qQvbpYSHmOmJaMo2ra+86ZyAs5mL75rYMp/zdyQcmLBCDqfmp+dFR8EEJGKv3gNqKfzmb LNsG8Cfx4rcXAxdf0v4QTFkCd8Yg0Q60XNYYXzmIRKob04Q4BWga9PNMGqEYt2h/ZYyphF8APhvV 9MIVQaaU/sjr6D2M57Y49F2AXQf2z3Rjjeqg7bfLbDccyTDsarlcvQOWWDspz5IKMlo674WweSC8 xv0nYMX+ILMt1iLksHMpR0sBSpZVZ2wLJ+Myw2bhIU6w6sLL0dIHvSbqQAme/bhBvb0qh8ZtXiZU 3ZLInpA1n5F5kwY5bxy/NIMAfNVQ16Ir3lBrYYY/imzmdCjwHRQCVQiEFaEHZSQmqKL9Accuqam/ mzLpqIOTkkKwbVRKjucWrNue3ZJxOCrAAiEH+8T0sfwCzAGNCuj+VCRNAUSpmKiXXNSZHkI8BaSh ivSZZjq1V+qqPS8cYl+xEMrJAx3Gj8gmrXSQJTDzL4QUdAOsYjeiVxD4GWyo97a22uuclCrKCjJN zHjHZ2EBWE290ihlKenh9stfslblrHB8+MvOgzDXr6PrmxhyerDtunQHS2O7jI152Svro+ugaA/d vG4i3YJo3IBbvTr5hIKPFQFhfB1mrySe7e0src5lZAjM0M/Bly4OMg8870lrVSnHgKh5xWPRynZp vDj8vBQMWhq/60WVtzoHqJ/KU4fmXGHWw35XtRlYgGwiwOdO0NJvrSZkZYt7A5wM0D3is26jQZzG tkpDKIgPjiKOjIcei8BxXrVbyTG+bze4QwmoXBlfiqoE5U4wlN3Wo4e2vOrwdWtl28o27r4tVCa/ o85ovftm9kPXVCeJweHm8cagUY2Y3X6SjJHRZv03uzYSCcAgVHpgdDrWVmIfgOfPnK1fAKrWQgmy Z/xIKoMBkkposTCW1BZJRQ3dazjG6vNPD+YwpCSDSeeoeQ3Ou77UYUa+I5IV0+eEI/GmtyoE1cAT s1zrkaJllln3DLLfW1TcQowjrwkxtYiGFuTQ415yOesrM2XCRSr3p0lHKXL3bS5MRocgPnW2XPpm /G6eRIVj3mRgbnpV/Juf3FB9+FxHTUESXOkesdLmY2U1cQkIBaOLilYk1UFK5bvDGJ3LXUnepMkw 3PDaWatVfMR7J+f/u4Ux5OquTOx/KlyUDOt7A/bcIdBGG6ONZX7+j0x+VoTIDSdOrNXR64OETfRG o7bKTW+qQ12KlYocKBHKEhFyFEo5QSNUzpC73IPpeywXMsIcTDySvYqGXkKUtdQcqcejWM45SGI9 gBdhv6ajnDcpfs8IRAj+1N2nI/ANDUTaDVbgdo+CTrWcL+yHusHlDJtgkUN3F/2nCPrXisMT0DPm TQchVH/okFA/CCicK7sHm657FgRjwf/gZZXsK7nNfPpEqSdqtVOBNiFVyKoNHjl5rmvi2vd0Ts7g BUhZpk79AD9uUdK/WtMBs3NRxoJNKQREtzjOZIsFON0fzl+RydmrMqjSzS9tBD3doUiAGy7xsSzo M1OOSYG5kvQ5auv2O3VFON/qrIgqyoZIZFNw2TRIV0/XU1yfsh3J6tYQV9a9k2W/L8OYzT7uxJR6 7pQiDFfSkZVDZxWYp6hoM3eWsyQjP27UJw9dP4OToF1IPnMq52L4e+ia98l/NDop3haYlI4PMoo6 ykEuYJy2z3MY2ZIevB2s6LocIruWyT6fVceykmjjELu+UvRKcQ/zt+bJ3LqUweN4umnA1FHdwdnj gISCpWfswU8zLZv4tPiJd7PRJbADHC4QCunthjxvVwijdQND43qoBFAJqITxciw9PcZAki3gBOU6 eoo5Nl/HdH+I0F3qbtWtTQEc050BEo//osLumGZ4QJln2mbvVt6Oz5cJpNqdjLExaN69M3pbV1dd kekngemo/qmtACtOnOY63wp0Em7ZpYXSNAX1F/iLK2Wb9CvLFJ8Z+otn7cRMlyubvppuxnm6+jsB MkQBtFlO6srCgHyukjbWGSNXnAVZT6DoT5gj1s7MdeNJu/10+4utaZs5axxWTQtp9fvDRFFhnXIl QzNP3nKA9LEGmmL9kKnxqqEDw2t1RSXy87kf6hDrVYcjxn8BiRWFIrStnbijEbEIamhwtKSpFymE c2I1dMCg9M+LyhbmMsWnndtiJ1HdJjunPFrt6Hh70lK1k1r6g9TIn7Da7DT7HmUEiu24UynBER4s 4E4TRubxsmO12Q9rfp7FOmpUnguSAJWSDbImzWagXwBNR8pSN5NJaVTsCQjJ/b3Bukikrk2hM7yx n1MXcKGWKy9L5CQ3v5GItnKMP05/xH9GT/U6yscBKZ+YlVY0UK2NVe0ouDPI31CeDET1tFr08Gmc YEqmRzQ0G0teH0q0qCOaS7oHdYhf6SKJtx2V0Mecjwnd7yzq4uWPOu9+YUMhA8D+CvFXoTrlANju uRqw2jzIqYjOkqrwULpc6MYbJd+i0xnfHf0A1gCBG5A1U3Hi7skjF2wqnSkcMiDGZp0YoQOyg1TR 4DfnttTJgJrZJd9MuxQTH1I4k+zNnSfg8LvmQ6xp9U78upNkN0DCqVHqSIvBpczI+pINbDC7+CCC +F+AGQ5d48UDJaZrQKL4CJwQoCYGAADFe06LMyV3Hc8G+2UgUnWMt95icE1udWnYjV22A4HsudDP p9j3EdFzdU0B7/FQsqDJ2ME+lZnBivOX+S+5zcpBH97tW2eN7y6o2t+6vC+iVKpAlsEJOBshwBC3 Xl9e7YcuYDCGvSkKcP7QR19ek5vEIrG7OcNc/SIzKuzC/DqdyEn9fvBAQhx7Y+mQoI6z9Kj3N7E+ IDam+PtSr+7kO7/a61SM9BhTlxV5JxSVdWlcrLLq4+8hezAdgiRxcmXVOmWqIwkyvg8TVxgoGEvv phEzwMYRfMxHZzh/Xa9W3AnZeH4/2sBBu2iudH/cqC54qBnqMCFCw1G0LewXghoxV0UpU/tWAVXU ItYYxLvJdIhnaQ8p1QLpN6tfWKUK0geKSOeb1mSmhxIu62TB1WJSbmkDpwImgxoC1wXr8iSNAWoL cxdP7eErJftswD2pBhOrpnfqnvBJDDWC6Dk6iUoemkM5hXyxQ1S5l9xUXd/cIwJZ7kv0Tqmm0w+0 GrSi8DwDpoP6Fd4dJi03tJsuTRfZa1CHzXWYgGgLVLyGPei4s6rqsEUS6XPf7L4w4YKJEZs3M/2S 16tJGZYJGp/zr9hpfRpYNmUVAC7bSTWviXaPYnXA0Qeo88CfdWOuGSVvqmwz+Dxmh+yMYLWarXk7 1/xsBUpHcUBkMexBQ3fyTvAERU4kVJ/7BXGIw03i4lt3Av8q9jN5mxVMZ9Ym6hJmDQjwbxNlrzDM SKJ5to19zeYrof2hqmy9i8DcTrGyvNH62d53IAK2sXhoD95ydcCCX+Fq1Ew8Zckxn76xNLmmfTiS xIGElCnb6hSwSL15LKyDqOkGhhYAgf9Yfw8gAH8suPOTUxtT60GWYMPhTTUHL/nMEh7FZOBL684d 6UhZk/FgYpjF8MHmr5vNygNl8OsWYTjypL0DVE/Yf1VUvhEy6L4IMglZ3S1xjqsZZNOmkVV053cW 01Gm76HiW3+18+yhNAqsOQi49oP3/NsXHhrWeN8DVla3zv84Th/qg1si6EHtz1ASnxTC9lCJ2mDO x6wm9O/cdJ0FIE0mjtXBkiNCwhobudMes60s8kTmuWtPIrzoQ+D/zJQ3+pbw2rLQknUMnJ1VGRNb qcnr0x9J3iyplg+i7iyhGuonqAubLaM1B8Hnuk4dq4SiwwYmoDvMdkN/oxrtfhP5y/8DsAvLS4kx /FnXsu70PDprHw/SUwBgXlLjVvVhbdBO3Q2jHcsmmFot5n/N79JOJ66DRyBfqGxF1u5D0PUWoDDb Rs8Hmdc+DFx6Vt/XKSbWTfXAmVGb55rddm1vJnCSI4+TC30ed1IFh1AMhyZze5VWFHK6/DTB86Jj DCrA3iz9bqTJkfc5HjBgHPGQZmwFjA+aBJdQCcjqhI/soyn+ho0DNERJ9zC3t3eiNWK2wD2Krr31 hexgh6RyjuYAnevEyavZSjPqQ9j5JCZiMraHYTJdxdLdFOi9omy37jH1XCEB3zKB3Xr1Du/+yR8L FXfoWvNNRV2J4ZJEKTRLGrVHyaFxTpAZbO0UZzA98IfkpokOylscmlZXuNopyyT61UweOHF7lMEJ m1jEwbvwF9tFaiEgf7EdNBFAn4kgyhdzrKOU7RiXE5sHuBnC/x+fIwXO205h5mBaTyzI+JrFl8Jf oUxAuaFHmf/yB9nNEuPH9OQ5wwbweEJdJjhmCp49HZbyq2rMe/DDdVeu2yO+UZAWMnBtpux/M21b u2mnWMj1mDH3dnzBJI8NawLANRv8xxLbNkla9NVY82DJ+sJyGZcp0YNevi+2j0Xz1nOfxqXQW4mt Wp3fujqihR0meghXlo7LaQMePR0/TF3HbZ3L78s4SLKr3SbsWRu6+jXPzM8h+zWiz1HdJ91X9q/S qwe1iyhw4iXwQc02LTOmgy/48aWLkVF0T0mHax5dOhMpZTMKMARDU5ufWjNYwA5OK+XIt4jqbjLJ c48vJNsxMUTkQcDo8B99DPF+/901h6bA2DjoofbhiY83yreowcjxjNOsWN4MGwW7IWDY/d7NjD3H FP/UalL12UFa0RqiC48WdWSdge8/AM1/5WSXar5s/R55SHm8BTys0TX2VPGNLI5HFKMOkHsHpof9 KV1fs3pAwN7ttncLN4GBY1t4pia5+dG7iAspCtAllU4kxQb1LowbJJ07Fw7nDb6fhnzfDp6G2Tyw C+TerVbxMHUyJ5z+zIrz1Mg+OLhzm28kO69flfLrmlJFL0EnB1F6mMl1mJz3LVcnfQkgwovU/cqz BWmcFLHgxKAHEKCNJJdSAR4l3gYxcrMhKIQUC4RzOwdGcQb/aLYzLKrrX9bcFdpz24Q8my4Kz/3I FPEHzXjvUSs0NGdfi/UV7XGycCCwufBDFjHyQcFHoniM9ORUOA/OqXMnCpXEXD5VIwOeIlev7Ayc L/DaU4at00AKH3xeAQqvdWFtDNGusmX2S2H18ATRNjJcwtumEMPWgWKUO1uRSk532FntBoAe1T9a BKbH2YCzpT6Bw2q7gCUfRZ4HptTWsTgfeo5rT6S4YvnKr3056/4tww20Rv/knRT8o5Swyn72z9Yw CKNkw4cOWyI3KEBKSFVJy++nY4RGdjOubV7mOsWhs8kt2mp5hbWcxXTo3pzdShH/gEAOQl5rMArY anCKAsyGj68VS0F4/dBc+8r8W/x86oY3FuW+C+1DUtWRgP8ui+NaZ50middiiKPLxobyAwzavRDG Bhj0ngTXMns35PakcjUfwwsVI2EMCdHNZKtCIljorVzb2TLAB8sUiIo4nU9BQkbVzjPmMegxbUhp ritJDzF7S+FzUZZS1PzUX1oGCwieM1XwGFteXEMHWUfPRiSqA+DwumFc6KJvGU3/30Mm7L7/9uK1 7IF+LkDeg8HTV/QHNI7nNcdRMNyh7FpNtc9PB4zNt5uu1evelISITTrpo2JoNejInV1xZWdwjqCp nAHBsnabzTBz2QT/GJtkbGhCZ4cgWplzuGTlXrf4/jpOjSDrFH/U0rVdrtgyAYhf7x8UcdW9P13W WcqO9AMe1Khmf98AgZw5frdTsU3VzCDiX9opx0xSNdP+sfeLvWpeOsNER/7Js2qk2nGf6KfvtUj3 tpjtHLhV/deguF8LD37gTQjJ4kv5tZ2y8q5mOJW+7iwd/qVDrl5Y/kM17z+CwB4W/W4SYox4ajMr 7NBZunmzURjAljDAlfEagCrFr43owiZz9yzmkzoeXEbYKDPvntFogrgRViONNwTy+ZaAf1aMO/iA ALVgPRPaAroRVL2anN6vD5NVhFwNwHH40oqJ00TVIXY5ybnAg24Nrs5lOCTfG/e4jJ1EWy6OyZ7S BX3iVXPH9lHdfyQzfND+9Mz3uqnKnRqkYBpD/YyQzilPuRuSjMZwplUTe9LDfTqbr5qrfxtPLCC2 rkbdiujOMA8xXOEzFermjyrGUo7gxjCdiNvDnYQ8MS96xzxbyXzxsUCuFJNTTrTj7N9eipjHC5I1 KBLWwkLWRSUXFhq9QiUmoO7YbcMLS+MB3RseKYMUIU4VosprQ7bd+xoqUjF4WNpFxFUvyv0lHfsF Nm9m/hOx2thfRfmGzwbn2OwBEb9AROyN30KKjZkPA19MrVulsL9TMlC2yLMS/dYC2OXF0qRQ6H/D ULia7zKaOVPDmw5LBm7jIzkirTXrluQy+o94riz/fCyzt2A6BoRNVdTmq3shm3yZ+iZFV47JbQVJ N5LW7XnPhrVxVB1Vi+rEnArLFp9EvwhlEXsISNEDPyK2LxeC1jpy4LqVX9jXwyCxqMqKzJ/xA7eg QPjurHS057sesi5KTa2Rrs1QUIVowQ4kkdg8MxAz6z5R3482qpqkd3yIZRH8igi2e7e6vXG/4fqj MJqYYoY3Bdy2k+rPX1sjAeKCxESVTflFfpGUYpWq47quEy6zsb8wRRLOS89c0xyVqxZdPpKh9ePL 6F0wAq2SIG1//9JsRZEahooe/chte6yJng8dL0QAfJkTjpd4wJGFKPpF9YK+cqah24NJs7fD1/0U GT9L0lOL7ycQf3FHkwhTDdIH1YGq/tRIGjSk5LtbGyRjYsC1YGAD/uClmNVrPPKaECzpLd6LbTzJ gLpMXJxtoXVkYndrQIzhHqMxLeCmYjHYw8ES94E4LWGkGk15R5H/t/AS4KDSfsmWlB+ka03CHaCL Cq0cX3baYfW70Gow24YgViohREtyDVrn4up9PJhrK8tupZsvMGaiU3rcNj4o+JYR4yHs09C2zP69 nxHps3HKieZDnxkpszZ9wBJFpqC3fAweorOP01mtl2rChEGrS7tSaAQemITc/l2+REpgcE7+izA7 i081WaMOW+QTlQ+cfbhiRkB25PIqKx4whz8Jn0RnvQYOG1dcUhzHg45s7E5JlgXPpZzenVfil5Fe XEX8rzp+0mF6sw3Eb3BI9y61e/JN1UIdeyQ0wY2a3+kdlV2Jb9z5Eg79MBke4LtywOEx+Aui2P+q oVflTIT6ngVzoQwOisZ/Jt3ivN1syFRwd82SkZvGBb65NN+LBi1cBkk3CBkPFNfg092UDH2L1cPK qn7nE7HRb6jU+KC4MVSt0VLvF+VKDI9SxTB4gXHL1tVg1AgPGOuitlzYn65Q41rIEmAXzB5C6yvb bTIf+4Z92xq+Yk0i+lT0vF+TvdgKDmLYTNgyWloOpAa0SPV4jFYfiUXt0c+rY0MlqcYh9bBvlvPM piB7q+KPhpRVt0zk8gtAdeD5n7Htwz2wO2XMWiavQPp138gI6CvATAqGWJWWx65WEnPQXm+oI3QH LV3QBd2igaE5OTp9pLkCfcsEAc6+GKrXa44tz0OwftbDaKf2bIWiwF9uNDYpMGN9UF2y0YKGXJQi CecJlUI/BnNdb7YyftsSYMI2MG+s7IndOkEE43yFSzrceJ+MmkYptzpfzdVnq5WO84BdUCQckT0j gza2iRafqzerSi2ciErmBxRTySEZiW7gpLTcmrlrM4Vg8GplfmUmnHO5m9Eg9eA8IIpKxs+efKOO 4Qt7PAF4YoACo+voYz7utqvGyToEn2uJd1ls6VK6PZ3wgrMBk0YAR2mR4UJpM8bVsyOylShO9Kav /of+40A8cfmJgtn5Lf/dBwmsXJInyviK8psH4s9H9cfaU2CMDyFPYeBhVMxknXvFpgzV8+VTLlLg rBh0843xYVp8BHlSsXnOPLwKoNjfCWi8EHb4CdQCiLo4h/66ROBCeFQZHHPfNZGbwrW2phPGml34 dYJ5rPe60aaI4Lq0nEQ0V4mkqsd0euaey5dESedxe7Z0HOW/qA+bB4tRcY1m4RauQqK/GeUYuUrZ a8KeWOjKa85R2k7xuM6HD/CM+5dAS6xj024owCWQjDTE6/5A3G2zcsZI0mdbWz7iMv5o19zs62L1 xJC5aUZFwF4QxLhvTnPD/puOPjUNPn2FY1+OZB9gF1+m8RDtwfCzqNNW/Ozmke6OX+nwLZTQPYQ6 ls74gOrZaWdINoF9FcfkIbbLqXAF4Lu465o8ZJz1KW/qH6X1I44rFgrJwvLNmENOtBCarAymedUe zNLgUW0F6vWclm5LJbfV/CaIc0utPM9pdQ7rKFQa8nm82oDtYKbRnemJdNKFsZ7uyxJojhCH7wt7 gAs4uMr3L0ONyQtDhbVgst9URo6H19ZzOYyj7zPzyxM6SaDR8OqUzulfGuSW4mwvuwgDuiMSMynU faXnns8Z2enRgROIhDahRnKQ3twkFAci+CUwyXDBvGykcV1tLCxEWd02lqZjeE6Gcwctd0nCenPo hVqMdiqyGlw/p7QjIFa2u/UCJJwLf+uXSxYN2W3vqd+qpMYPHo9V4iF3evoH3uw4SDM8rvq9Rm8J aIdeNV0vYv6QPUmVQw7H9wAgwaxFJZnhjURblZpaF801YaaA/bwRFnYb8nNaLI5wLHcF46FVfIdX DAyrQQftQd8Q/U7QZEVZdsJeueg5Hf4pD0FC6AhZUrfKyiK6wsUFpEJhDQhca8gpGZ3GwFLxg2Jm VtnyzdCEGEviv+di+4jeWx2HuXfzlJ4j52lpGxEmuTWN4qFjESrHbJDU8TaJJGFtXFGBo83+3Vys uKgBu7uwny0aMbz6GVkzoF3pGh4cRONRgQUVn2iZ5fonWW+wsNArcrX2SyayC3rCf2mDXyK00dWW y0S1+yf1fvT6lPayKTH8iJ59HbfSn/SA8F+YOYusdLXnCxKkMIzUgDfFfZOfI3RFNzXNJ76WtwUO BSHuO52pVEURooKmMKUemNBeGIdOLdyL7bqIbZyj0QjkgCetsZ58OsD27A4K6u2lxmx752Qwo/HS WXaLYhue37LCwZATtexVxgBtGOR/U0dVgOJluSL17Pa8Qu4l2+iXS6WluPLRoMF5RPeVoCtTe7kg b4gynaNRLAOVtbkq7q3LEUXtXysA4AuDkhpj5l4FvONAy9xEn6kofDsFXczZS+wMqeEZvSggclsc C36hryKPFJK4nGZjhO8xJTSaQLykPI5ERB7rOeE5w5Fx3uz08F6ImK8qIdBR8zgonuS2ChHC2NXE /0S0IL7G6jvPfzmkahfNz/EU+RC1xFzmDg/u3Wyr+9n/yzl86Usyo2/aXTVIX8E7mi60UqTT2xV4 sH7Vn9CSlHTsF4NGbZU0/TN8F8svjMiljCijLXCtmu0W+1lpZDhgN5ZcHsD4LgT6jao1ibLC3+Cg QeacadL5q4GrM1NeiqcI6VRWzZOKk8fjMitK290SD5FHumbtuWbE5yYmvXNZ9k2soahrCLBxnDa7 sYaXqt3TlplYzbx49aG3+YlwP5DRhR+pLxOyxKDnhPpUsH/7dcwgpvzcwmlNarOtp5Pf9wdFY6zE VPj1G1yhYWi1Phn5FGyI+NxdnliuMh4AzIGDNLQCdDs7ALvpy+rMVqglt0v2heeAlWfrLb0eB4Zt +3ZMFlFi0HFzn8G9O4b8Ewm3ynJbYbYt6Vzen/lpVgyVSppSWpmfYEABTMS1LyL7TSiX8ZrECveR Z89OaAofjzmrNjG1S0r8zS71HUDlM5cSw73Or1vBWAcrP5nW+gqAHm34vpXvfT7Ss65R7WeAeDeU di+WOSUkQMHstJmI7Flbcejc8RIbiGZpJbExaQk8gmNUPHdcmSL2xFbY5H6kwgAHKvTlr5ft378l w8w7uRSUMUXVdyPTDjX2Rj2zKMqji/SQ6BD7JjWZIRs3jwSWjCVXF8kFcJi2wo51fAfmktTLTkm0 hdu/PTO1xtjreT4nXLx4ncX8ijo5YpuI32MUvF6DaCdtKF9dCGq4IPyx9GWpq7fO1GLzmQPs79C5 mNCFt3bAs6cMGkuC/FFv5c5IIyvBSGP+6CJKcR0MXcW5lWBsxmKaNVAc6/gmt8G3N0j4bVnDWVwH X5iZJmARMlzT2sWtSV2vXGcyU9BgfmJQXrH4asvlwSyh/esc2IabbrfKpOiilgfGnfoPn7GdYpw7 0u/HTTBPg1pYlo+gsofAMu6aAkoLN83AdV/BduDi/lVrgOdD1t2VO7DXwCiI4nWF4kQqhlgcEREf +g6tNT+SBybRGd+E7+tV0HQBfgthCdP48Tx/fOJcw7xj+wBJyuFZBr9YGyCuzGDxrZCoD6orwi/7 QGd+KdlfJ6Zf7Fqqtn5o8CwyGZbS/0Ft3DgwDLSxmJeikxI9O0zBaXwEddVIjSmAjTj8GzOy7dBU 4wyqGdGsDjP/31iHceucDBzjN24gtXF2OI/lwJr3X33chV/frshqe9wWQCQUGC0rBz0VLnWpJL8Y RYgTrA09+M1T0wyrb6G0kdvHARrwpSZzYb1Ksgv42ojTdR/h9Tz6BF8PST2J+kCA1ZdLChRfAbFB vvkf/JokXwB6RbZrxEBqeKVBJ2e33bGiVXYXy+oF3JopJs5LKSzDbh7PWFFagh6+LVagsNgiIgfW D3NyW7zG4l8wsSOVg6mRVOfpEqKViGEJig5Patgcx3vGsLurX8Cgu7yNvdLlEfYnRtPWWODHRJGf VOQws+CnL2oIGcmIEYcIojx25WbrfJxujG2KOVI7JdBCXdqsUQ77gMH8aiXhTlX2r/4fzUZcz5XI oKmk4lvm1gaF92tSNOlDw2r2+sKqsxc2BMIRegVSL8O73uMlGod7OuWWk05bT9VjLV8zLn3uFxvx cjlSbxrvIpZgtCAOSEuB4Ua/O7wcmLraUACtkKp+alZokIJQIAbJ/bg7nb6ixFt2OLTGFnUmXQxX 2D3pZ28SmpqIOaOVDxzOJTFFyvKx8F1S+ldUZxmkt++ROkbaux1SjAmkNF6kBEJtDtjdkSAR+g/C FM9ThJQOYgTrrd3+j8VOD5iWqOrxYMe48h1XDemXttKqqEDJKrHZCvjtlI37xywGJcYE3I3taV5z RAtONrHM4bFPYDlFMm9pEb3H+7zkjIVd37pX28o1RQ1AOvzI1UB3CjMxfbeiwfU2FiOby51qftyA ByVJsRzIRjZFsfAvpZF8dyHzcCvrv2meUS09XuyV0uaT6F5pqPiXZXJrE41MSiQuZW9Fk/cfkRVE GqZ2lZ41BYdEZyU2kNvoQ9skssUOH5Yx/AGT9Z5df6gXbw6BpmUR2tS2b2nT9e5MfvgnCey4jU7s TEzd4vC7wSe+ZIlfWl/Vx8t0vhklfMA3H7sl2S6GTtE0E7MfkihNjds1ackXi3CPsZF5BfH7tM0O m+md40fD/Gs8biGVQmaQnEYJ2eJl6g1o0UApeUlGgpZXCsJzSmwJxxLiY9pDOGlHbOznbKI0p/SI QK0goZb64OYlD9zSSGE3azgyEos1WEgNXt910V7gfd20dBTA3IjGDhxkxatCc3ebDqnGOLGIuVyT UtrdHQuaEkZm0+0e/iAOhoJNZ2/e0Y6PifvUcIqXAtf/WQJglBdHSLatzSSc9KmjIFtfXfajlnin 6GN+F3IFHeCmHQ1iCOI323Lm7rpZal1iSVl+7rbqdzHMWGi1d+AAxrkRRFqiAI9F6fYP+eoIUEjn DuSUD4MPjzjdU4wPOIsANYThWxomE+mV8BtKbRtyKljArnPN8F1SkVRg+ZW6h2U/cwaLoGeYcP3G upd/O3BsXMzSjMlY71n9makEPJfmDFIbB1zos/bG7EZVYvAnnG6RU0SaXwOaB+mk4yQTwdWJKFm4 Mvn0SAJbE38aC9alIrRSEoXcS8+NR0p2BRGheXTIHKeVpUGbCkIGlKG7YkG0fkhBk0SWwPkXANDU jSXxWXL5eMAtvZn6/BLKXEUIxGN+pjxhW7SLSO+6ltKriFpdv401CfB0mxmTDs1tYFEODOg8jCEP I3KwnGICy9saDnq2XTPh52oIshh9+z32ltDsZrma2Wud/XfMmQQhdoFPTG36GJb0guEYzUlXcCOI VQJhTq17UwQjoPaSl4nfopfZEgd7pbtoViZngIn+UTKMeHsitYO5BV/9yJNDZYysHWxpe5a7nbGE 7e9hMG4VADXgqT/4sISdNlZui2kY+ahSA9i6+llPq8AIKJcMeonDbaupeZUf8AUMOUtsUGazGOzE PPznF0WJeAJA2EWBnqoZ60Vp9EBCb2/7pakN9YxCQXZo3y3PWOzmLxDp3xK87mmbHHiDP5Vea81M NLXqh+NMWQdwxKHoPb+v+ZR2iJPqpp/eGNbk5ulH0luvpiSe14C6AkJUBGN+8ofUn5op0fs0SWp9 w0V8u9BlBsR8I2A9QsFdSFS/gABoJEbdcDKjWQrxMpeb2sxTI0i19BEWiE7joU3i0rk6TJtX8oKF Y9NGKvEfXq7IBumvO28I2PC4VsxKp3fjoN7U+v7xAGtGOT/M6Xwiu4IdPj41duq4ppKQ41Hz7Ox7 /NGxYpeB6ApdJYV0QhCNFTB5Q50RFLG8J1BS/ZpQuXL4T3VJQiOu7L9y6DHeuNuC+Uu2CW7TVWJE BUBoTLApuh55IqTZITCAqoVrRVyj/zQ5qcMUaIQJoAKm92XmAwWsv7ugiJ8PoSLyOJOgryq2vCd/ 69jR9gF6C1u/eEuhiYJ2gq9z80bdea33ehsPATEf78xAoBySq2s3Hu8L4cYa8zcMWBA3DiuSdHRc LG8Fj9jndE7gx39eSeGWxikSR3jlkji+A/O6ZI4WDVURwVPrT1ndqRfOUulgNUdsnmHBgziikKp8 mGFxDZXBcJ357Bep9c4tUVGYVfKxdL72V3HJClwqvGhOSdDaqlFS2vL6jJ4cKU90aWzxFnM82eL4 Vm+09dJ1j/RJRvHeM8xt2Ua/8oQr6RR/WVHMN9pyjbCISM677IQIy5lBKAAX0Dkcuj8qrACdsAQX SLqRVUPNWQ2x8JrU36cCXt4gBqhgf2so7vn8/FuJY4nq4Q5+7qNkBXVxczUmz7+EKpchQbivmrv/ MnqEIlHpposPHehomOjXMhCtR4ETdSj+vKOrkEA7A5lY71DXNgmXQTPkKeZspkbOVzf80phQJ2CM EYEGTjtkrVp63YgFdurgRVact7sCm5GrHvPdj/D79/Wzp0mseAHjqklqniR+uMcYiZUAMpEhdmLX 8UPdILnhmGriD0CV28iSKNH7JsY1TqrUdYM9tnucHH58RZYejo0XwPhxL6AAUnkw3OAKVejqwaGu /7EqiVjSYRrAKUE7BIspkmTbMELcrwPSXabLEF43YVPIrvKaSg82t95c4W5QEklD59jPDxWpizTL MrLF0TeCD2f26wHhBXcEl41VrzwVBxDpsi5/ETqA0mPZUQRQMBGzfVUEd26EbRf1LkW0UBcEHD9o abIbSBcBeITXP9DtYVM8GMmD1FOpXyMvKUpoxw+AgdSxMwJyBo3HFuH/xU1caNpvDIWFsB+8iZi2 TNxCsC2EkpaJyvww2gibrDwZuOtb93RKssJYUAGL2SbaQQH78i9cLN/77yhzjRz2KslwXwiFouz8 wEN8f7M0yLvNjwv8zLFMIdu/z3Np9VLGSMDq2xDOnW6LsyjiSemDEMsoXaXEYEezC0jzz+dwenBm q0wdPWvqb6+i+Va1/M2b/SiupB9jx1eIb/oqr8HwWUHXlH/BcMSZnpB8wW024oRTqREP2LkjZpNO w1K8Gq7q5jdeFTCEllq8t3sstxVnR7eDy8hCpc97SahGAX7p+rPoLRl0dm9mwIAfXO0KlZCexQWf eoc/AcuMHCFppFMPEkP9GTSAcxuZQIi33SnU7DsFbB0rIRONx0TCyvyWgEiVpaMS/ufZCm+c8Xq1 4R1pQx6dLn48U1hWON/bAKsYeOzLFdGaz5QTXqMPMQmYq/0CUmrpmQuAl4aHptgCKN/oVECJ7gyV VMNIX6q6MBjXO6qnudlLPlAx+NXufZ79i/AB0lmClO5FaLR5hlHKBaCGAnkky7bcnjP29oPs/h8y 3Sbv5sGEWUkRfRs9+iJWjO61hM74J1mU+8Jb5KU84a5SJQF1x/lP+rc/Vc9LgV6rraQ1/6kId+1U TCtQdEi05ZgHHEIdLJvzjFEDEPQhmjtCTI6Qz5tK1Et5hjyZX2xwGS2rfBpWY+eygirwCbyKrHTW TG+2eRRIL+YxT6uM6jFKg3dIx2qJvejLYhtG91b2xcNdatiW9rBBH5WMLX16kOezrf8E+psI7dDY SBsYW6MKXOWThX9AILiJKqG0ndlIYLyaldmdOJnCTsqLESunYpaVwQG+PIOTBB/CJAdQgQpYA7My 7s8+vImP83toFfLaMFaWGObK0fPElEL9wCoyf5Mpe/8+gMZr0gbj1cY9Yfdf35BkOCuuKAR+7iRz G90Hq9F/ya0SDlpGN4GI51v35BTjwJ48AIne+CVqKGZgZd3XO5pvFQjqaLfq9WRZLQoVWKsPbLtz 1okgSbHYtwWt9++viLKvbh6Y0ZltV64erDIXjO2JA2Enaviw8E1i+cEa0KC3jjY5B0tFCWKjg8L+ o0FtnvXGYlUQWulT57xVgxBaKcB6ws6gQPyHIoowori81YSo8VV3L0XXcNzd9A7nYQUBUCkkv98g S0E7GfG5+bJZAuUzT69Tu5wJmYNLnn0zWPsme9IbngP1TgtBXXpq6uYlg8x84brewE1xasLGdvSC BRjCvcxgelnzWRQPO0WgFzXqVi27D2SltG4aHWPQzoJV3xQ7sRmt7pC1Jw5CkFgMhd0kCxE+PCJb Em5NP/fpm/r1kalw/0eed+YAQNaeaB5xUXzi7pkyiTHXuZ4qBLWpMEN2aakWLc2f2ihYsOe8ys5Z V8hbAh6m23HFytMw1leCWU1/lwmxDNiZBqoasuJD8A/ZIBL/Ekyz+s5XRQKRRfxOk5F96vfjlQQN boT2H8vYdTAZewsRGEA/sbMe/9twvsSNwbCPh2MrZdRCqNPoM4mx9bVasPDkatyjJXbqPxKNnSfu 4OU8sIQcDp+lu250PZWddYjJtXrBmOlylcgt3qCcWkMRRUT1LkBy4GzANGhiA88a6HcSX5SkuunZ XCLqF7adfWYm/pXDmoiuN7UEIgrpyMcj3hYUGopH+R4k+2oGEQ9Hnxp/ZjrlRe8ujwSVVeEsXZ51 2xU0eLf7u49AQraSDl6XRZTJ1dQ0u98gfKvVp0SoXePfWsHfNEfZxZCd6DWMw3S+HFzsj3zE7SkG qlFrlpukDjV9RhMWDHxaFNuJzLYbQLB7xy8SJuo3YySN0S7TNSmTOcQrrmYqq/CunNiK0VZU+eUT xapqASINv+fYk6TP/h2UUpQW5vxW6o3QIw0DSUC6N6S5h6rAtg5qO8PIvkihGirWBIkLCz65T2e3 9hVa5fa90MkD7ENo/362CC3GGxpvysdC7FzN7tYU4SLN6uulyXSkqQhJuC3n/KDGYypTGKqj/kQ5 Zr8CTSZ4YG4/B3dR5RzOwOB6C3RNKwRM0aeMA6apTllNwp2HSSeIr4e9ZlAX8i9wZrWQNgyTcE07 i0ugnuACK/cuaYq2aeZT2XSNty0fM7kTvPzQ1ORu79usJu2f/nw6omRdB2FD7LKCL20Q+q+oRnso +0Jf8OKl3lbJifej/+U4t/dPWt4gzIc2dNbGgtc5IdO9Yz+NjcOgoCsnXvV1uUoWQnJVt79nL5Ls 0O6+ia9r/aKWO0VwSxYfOaeuzUnzxYa2U66Zeh6JWANVKye2zbftSBpuDu0/fXIgL+YZu1RCHDwB cSq6SILa5LwIjIhtzSE+igZt0SKkqAONO0PwAzv4TZYcTmdCVWybnfJwsBieddopMx8plLRMyj8/ +U41x7G8IFkAeFhiGnAQNbsJu+Hv6ohfpAq56e07l3jnuc9OJLyEHL+iugmJrL1JX4vZ+S5Cr1uc L+o8Y1ooFFNJ2TQT45ub4WZEDREKpt1mBSRFUXPccUpTorEXxo+JI3nbBJ90wo9ZOFS4zz+2miLs QGCq0Pk6atNBsIyNtZ/HAhL4ko2VKcbyE5TDONQd+0TDExclyIAzDKLnXlx24HLFjlN77m9/VG7z /H0+6OfAlPSKrt2mcvMqc/YgyCUGivpa2ABB9x5hiIt5N/rpxfa6cIan9jxEDSQ2Wk/DEi2PsjIU rIEoJBC3EAp5pJggWJn/jxpPAf2mhrmyhnArmHtBORoCkl4r2uQdPAaxUpJITAnL9QNxLeq3OeMp +79UlB67c8ycIaCYrAKa2wq1gxaBeRi9ZmH/uOac8CW3mdTY8Levowmoq/UTRZFB7/40BL7X6zQk kgZd1Wu6SB72P6TIYmDGAlAe6fz6zPeXUV26WtdMDEqvtr5pX/KQ884zs7u8gmj461lFvDTSxHPV q80aIZfm+9Vo7QZkpEbXCv6DwylQlM2UfGjz7VWMcJVM19wFKSfup5bxGpY3qGFuja01QXeFhBG+ vty05nFaaKF0f+HrM69VFX0gE+yc5G/KSHOBM2GZJ09hMS5fA21zbot6AIIoFqqxo7KBOmMCndx3 8Gx68sEpmkSa1PvdFRCtwXRZsOCrRbi1igFR2Y9mlDsiOZbGWvm865luw3/7fLCIAUW3lwaEh6tu Ga44OBh3jlVas1e0r1yAofX0APHtjgUoATy6OFNBEkLhFamMYpLyaJ1GxlOwHP29YEtSL17yC7ON R/Nuo3UXcPOt8MuT9mpNG19A44PX0DdDVnG8B8fZQid2+96gyYSz4DSSdDZr6ASdvNBgrCpL4RvP k4/DH0g331PW2NfjIK8ra3b/VcSpLtb3X+ihMSuSB0VNANSZgQjjnXoLI1+F4vjV/craU8LA3+r3 Hz9HHWCp4JUlRjPvWU+r2ZYNKFmuUCxtY9Ci9Wc7J8QGisTdyd+J2H3biZn+5uoLsl/g005yjw5/ pyL3ROBilQv1X7m8i4AjHDVrbyA3I9+YkhNAN8SFZaf8FJmoGLhu0qpzKa53o1nuQ1DZH4m5t0b9 ykVmC/P+thbQpjFwKiSG8lmldLEaVx5Tkr07joBIA6Pxkq37vHlz5/cCB4/Ouu8SmJ15JgQEBc9Z 0VE8wzRXDd9uBx1hkobjvHFpxeCFKkiLZRNcN8MHQ4H1no+rG5Ibq65UCfXnbaPsi+RO2r/7vztx EhKz0t1a6f3Qx4jTnHIC6DudZsnw5STmYKxR/mPbKS3OT4AHaqD06KduWojLQEIfNSWGnjMTNIuw yvAzES1KbMCXeQ8bVfrsPDUePPWJ5I9JVJZLU1nBl6vesUaQTpiKyDke32P/5hXRKP7HMDr9TTd9 LgpB7u62IWimhCBae/C97/JOIU9moNkyjFOOBzrALXtGKanG3SvbYgj+Mda6/A1iyZ3A6N0yrUB2 dgPE8h5iC1k68GLvavQlF0Bc0nzmY3FrSD0Oh5Ly3jS6ifgJ9BBoFgGQa7EmNp5yC08LCygWMB3q y5opLTdMtm8dpU+hq1HIn6fP/5JaB3UNAYaQ29fuhJiGcFYKSmG8p6VVyaVLqvE5S2UgJP51q+ms Adi9u+opGn1SAlpTbQDCbXpBnkltAeheWcRRyfda+WuMjiScmdj61xJVqHcv7xOaopfFec1YOblX n3Du3UFpNUnlFO7oQzlRK33yfwfBG0ZRuu5ZbCpmnkhCiGsyaqAXc6XqfaAYtmE2MkTl2Gb69rH4 af2Xlt7QOdmVoq2bYHQjrRZSbPC+xSZaBFP6N+waxkaDVkaF7K4lVJwywQgzFKT5m3Rd+OWbmYlo I9kwtf3bKQIn/zmzjD2NRTigkgsNKIFZLF2eS0o9pNeBIqejkoA0s6aVDQvfPKpqTMUNJKYtopKI WRoctL97TaK/nK1w5i4ifU50ewpaBJHqtZtFDq7COzidkwQcgu5t2xxx6qrY5h4XU0R4Gd9x2Bi0 DWegy5PqfzyPVYyqSyMJdyuHCINt/ARbEw6vIGwvVxvbxqETMOLf+Iz7N6fTefmkfgtUyj6XdUOW 1U7Ia9Aj+nyfehqwb4nEo0uxgm/LsC19Ooj73LeTRvNkwTH28NEHBHysnLNgFT+LaJ/ZObXb1udN gIvcAGsN+n39MnfzcciwSea8MNZtZriS61Wqd1oTblznMERuL4qBt7iI+t8SoJVOU49h8supqGmT u2bm1sb/0G1u+DSfShm9F5wGh0BSwEUrSLDsFBOic66M0tRZINW/DbTxDXxuGUq0RKHu4Ll7EsNR IgReeA48K7h4OmWVsAcU5MPyOGQLp8VUBVOw1J8JwmD7moNwwBa/AEIt8jGk4Md1K69xhVyzMKg4 /cuk2oVTOX1fggWr2gsyqPTAnojycU/MQNFe5uRgm5iqgOmbTf8lprbfCJKUEiHV4rQbMuGZdOHg NQ5kVScnnRPqPYBLVKdKE0kz5gJsfSFi72CCaNUsjZTBKE+e5J4WbPfnHNUn7/LsSz/CFYspJXVu g/rkuGAeUIK0PYIxa6QlXXcAMc6qdfpKPY0HjytqPi5uEQYG1PFx7XbQtOnHM3SgXLlp41qbY/ND MpLmZHFmoYbvRBLpSO0zFmBj03RsK3iTxmPfdoFVAxR9PPRCcj7FdWwn5MgPEFyWwjAlzbmZnp2+ wF7ZGDI+vzQw1gKlgS/yiAiQJLH9AHQqtDSKpksSQy3/0bVLcJmG+XbrCHHzGMPt0pcI/ts+aU62 SxXvsuqXed5Lqg3ArSQI24B/Aiu+pQvzWpvN6wncTnhOYrhpJALDMgtkNiF94w9RYMz71YI7Zo4g HzUzQ1yglwm2YLKLS0SS8n1LdxTR0loDT4rcArooXEZe7QdMwFkf1u0YVa8JX0u1aj+Jknm2dQ3B IRZ4AxX+JirjSHyF75tPLv0zuUuL4xVZgumZ5ukvgvSWjHj35OuReWGr9JLGP/IrHp8Ljjov78/g 4q4sifSlbMqdysqil0P1EoZXAHFadtLeSubKVI/kCT9LKcvXDNkonJYArzrWE7l8PvoII0PIrh40 5IKZwsVzvpqwsw9DVJRcTcJlouOv8tWLFSK9kZ40IHH0SQHiqiothIU3Tcon9rVQReGneJRSzgoL 0qZB7Fq/nbsn4vwKLXG9xqDeawa3cAh1cs2SVVBi6DpQzn9JjCdbsxsXR7nUfXwR6LZjCQK8Rblv FDy2BDWgk/unT83h9PorLD9jH+T2uXJ70Xcj7pPTijUeLMihlKNVx9JRwMLEFXJL2lYwKvG+vBJF pvlZYWY8BFZvPSd2qR0O6QXgeS0cLRkoPqNK4TgoMqoBPfmI0dW7a4lMzCsdlnAKz6aHVbY9lHQh /9t36LoLMqmeRaBooCZmHfYW0DBLVu+QDwDsZwjYGN9n5uv2LIwKtu+1Jv/0auXBvspgxQXBFxHL mm+kfwq/YlKRym8gwLv9MBHl19WuwOQU4vVdlj68qx0rTPFV8QaToipn2l5PS6PZd5gEbyHCEX/e /hpIIP2JHhM+MuNaslWoY5dQE5cabd67gOPGauCwiJ9NVHb0qprmUB3xf3nUbDr2mg1rwbpMjwyd N8dYfMbFdhX/pqIJK38hmzwtmQ0grKDuI/KxHYLEUbfXqiucVgbkRwWb9pFuTYWYYHYGAnaaowXm Vc34HBp/Fj0Sce0/tBC9l//TbEbq38WZzg6sTvr3xiEoD8g2TiW5gpreHGgQCZxwY0KlPDlDk/KF 9PYqAG9kEVeV1oLspU8E14gWEH02HR0v4M5pTzAWFbpUBM30QI/LkN1X6GmUnHR34Wd6Kx68CkDh AqGSxw/ltDJwSbEX6OXZ0g+F5LZrHj3920ic3p70ZWy3RWJGo84U4YgZnz7o+zXYqSIFBxQdPoqU L5Yj3qrCnBFqeNNpB9B/8m4a3B7nsW84HJKzrtzjDtjtzh3c61vmgBs+ajo4CKMzpJi0D07CaT3O unBo+WPzOOmuswXawN+W0d9Sdkrr5ZMBfuFxIzZQHJSPxCoPsMfQ2EHgkzSjTKbvNablHmlL1axr lA3/O4iRogA6zFPtkCR2OgFd844Vdhh2lA+/p3ZI/Zzv+vPMDP2GRxng0COesjOTbo5QBEL1l4Ub XZFD+hnAupQhWlChl+pLMEdytyfrxp/QjkIz41RzGCSLSlMCpF1IKpH7ycqbiLMExoJvqqvZSEM8 iWF7GfQrZ+C34HT8qMKhuedGZhK5Dl+DjHC//70A2C2LUwjP2R8iRE/i10joAhlNrHakV6t60mK+ 3ZhWwSISA0+MTwdfDFP/pgEtYp0UQXKCxNWrsqx+dVvABrPd9CaXPH5MOPTQGqnzGfhbVuND6gGX 4txOpuUHpG9Ben9uhfFeP7zbpZk+0xtO+F/ka7rFXu1jXicqWSJTXGH/Rex1vTV+3oA/VpcJVyb3 PVHgQ03r/IgvYme5Cus+S6srPFbTArU1C1DYRodDQhgaT5+JwFx9UDS0p/AnHlMyD+Rr36CuJpgL vEN2+sNjinwRYC9+CnFhXOkCCjdAgzCKJaJpR7kSDirjhQOAazx7YMSIOBGtjCLqSXpMvLI9LTOi 8C3WO12iQOdM+i6r+NfHlBJldHxgiuK3VvzCBpkIkin+LA+OY+HAg0ho2+tU6AIaWZ/fIpdL8uzp evdKmyivJcdeKYs55XRqcl5vgfQCdXBZaQs6YdkTI3Da006Z0mteycibocK0qGdKeaBxf5Owb824 SQAbtDM/g9tEX0VqYZmza4/uYijv6f7bKCvKPkWfI9pvtSUvEPlFrFRMuq345QIdynHUwYIFbdPR RspXkssPQ40rtZZLbUjvm7WtoShhQ+GEx6xDiAEZ6AWcts3vuDtN8gL/mLKOH5wp5y+TDc2MLd9P eyj/9GxRMm6Jsv054Th/hIZZ3hrwWtNVU9JtUEGxZcnchf/cmIN3QgQmjdegjj8BrQIPgl8eUpc4 42/Qax0W2NnB6L/KLNrofHbXkTUB73WxAakkw1ZG57KuGqdWcgAkr2yQHw6twee9HT+pYvpED0h0 9V/G2bTlY9jX3bYMBaSvYwlH2geBFzKt9N/zIiAPpqeFpxMNNdcYAwWP+5PKPEeBk/xUxKOmtD4S Hs58m0s4eLHtoWmRQZXjWGqt2dyO1y2S+iI+MvcVHC+1g5Em0NgYzWIuFIAkjA5LKVrUMBARzX0U LlQTl4NMyJwY1Z/OwFO8dzvt75IbHMmRkNnwsF7uBqCORVryn13CPCBMbopF+kkZ5JUCukihaf9C IoouWtT4zpO3z+IdTv6GrxpSPfoe6ubdSBq0Zd2unh6hVxmlyA/jYlAznQeXEyFYqsaAccsmrvK/ I4WJ8A57NR3kvimVekNb5moQYZUz8/0GDSu3kBAAS9f1UGawZyMRxZRSb6uLiAgzD26Df71U6coc u9vCPpEzew5ltL32aoVP++KGBVCD7J89FoyMV8Ns98KOG6XDBTnqS2Ael/Mzjf5koxo9hugjXlun GlIIsJY6xub46Du0gDu8oPvBvZXDFIIIhZhmOfk8mWtvvB7yR5O4ebUTb7S3wuUJeVFXXXprhI6v y/OgzSo78fmQCWzrPxUp7eQVjGPNWTbv8d1+zkBg4ILcS9fzbWRKnI3wcmx/mkn1unU6RCkm5rwj 0Z3C+gf94khYTEW71lS2TcPBO8apBXHdevMb9DSUXUI0/Nv6PR33F1eymVhQf9dxdio89YxnXW0b 0xzQlLX3jB2AJpyAt0Sms52aF7hKudAYZSh0prCpnlr26mra6ZkrZDcgRhduJlqIc5VW0a8Vr/1C StW+wfdLI8XtVBoxELRbjKJ8RDyX7kmRsip1lVdINv+nJsIkt5pcpb1ogV4IKqux+Ir8G7mG6+sU PJhDrjr3t0C0CGAzDS7l08VtXd0wn7UK+jgM4+SDN309tx3fIOzqPtd2K6+ffQ6XINcLZnC+TrCu dAY8cqcojxn5lEswL/HqqHbG8bbAH2DdomMt7snpJNTjjS5s92xdhdjMidlEMh5tlGTQ9lRxvNMh R05B87IoLMlHYgnH30Ivk7Sd2JzkfCKSCM98YZk396+lnTZKwvAU9MnFCafSNLskwKJEnuqWOdNJ L/J+dMsqdOKcM6Ffa2AoeJei9NXwj6KHhi7LNt1AQLHjr2x60+DdRl1fR+mF5SLU1IADy0JN19/V ljSDtb1mRXdpRnWVfpu3JrSLBBmd96/iIZFnU0S8+rowdiNTrTBfEbWGuGeey9RfpwwSvcpvtnbF sybl2n6VzBKWGkrM/kXAv1k+UerXrBEs1KPp1emHVc5agU0esqT8IK5hE0r6HMEylllfvxl6n6aj jpJ5pVPC6fVYv2Q2+MwbK9jeHkN8hqy6+hN2T4zFc6unDHSVXOFjNaMyOLqcVA4yAjcEw4U67juK Pj0+r4QCCsJwmzK1D9Y+4SWrZ62G/AibTCgvK1a3wjm2n50eLuT8AeIkKAr1WYVB7Vtj87sAqp0G FtmQohjUZXXXZmynoGAKz74Uu4iZaMv9wcGJNVkMj3fG+kK+i/2KQ3SYa7tRHKRHfeefvBYt6Mke qqyMK7kY7yEdJ3iDiZSxN0m0o/wlfNU3qrbwLFProPLGCccH02y1/0oo27A2TfeoMj018j9Jt9FD RqYa7T3T/Nykf8YPUMVAu+WrlXY36SZM4uR9492BENVSrSUAEkP5W12IILU/VYqmIN7AYZcMmRTG 0yydWkWxfiYgoB2Ply8d1Mzs47JZuV/iSIW+q+jVElEzYlzIbXCnCUXGhggplwZIi8ocLFOhQ25O QH2P0aiQEUIowQQFlXqTsteFa4Pk8D2prRMsoeIYYA9zmrsJOrauefu70PLnM5SbSvUyG2jLJ8nH Q+NSydPF1xU7wb6wjUvnkBH6ZtVviGg4sKF7EXNCourxiIwbqwQI0ltCcQOTGvoWgDX35vwj0elI FwK2e9VlphN0VvHf9jEqq0THRGnA5i0n08SYFa9tsFYOwF0x2KHv2oyogK6ScFk0y3PgYRPFD2bX bTQPEfpFHwY5cUE55+/P52WoEHJ2de2GMrxcKLdiKanYfKMmbYfXGoT6opJChvedwwZNW9iQYXjr 76lbJXdT1PpVtowIDjyieCMCiCaiLBRZGJ6ELytQAa+62tu36sM2X0arOQUn6YE7f6ubb4Pgl24w ymSgdqWhhRXpwtdaYdbU0v9BTfVsSpNGN7dtnpR+zPV5oCUeL1evE8gOHrH/tq/YhX6ObZNsmAWF aYWzYDd4jx+2sfyZlwfBN1IDnGYbwxckpGFoUuHz/Cqe5BDOpqlAs0dd2Ff0H/GljSwLqhxicZim 1DJxecg3+b5khbixAc2i4Zgtf+EWJOs2lEplg5G/Ic3TCpYePvKFbd8KEi5liebEgEzI9Yy4KZct i8Rl+DcA3ZgZcjwiSZq3ip7la5GWiHN4LQNF8SpCj2BfCbiz2hU9efF0WNgty0YiV804fc7ONWtw 5Dwl+3YdBBTT42hEabPT8gQvZkHe5BvSt/hYmtrHUVNoBa4IgFwYNGTygDp8RwnZV6QM9xc3FWQY k/SdruGiu3yljC09qwT/VyZaLUcila84DmQ6gh9J6HsUnQ64WmqGcD8z8mX36vjKWtggKQl62gST tgJ+JEyiZ9T/Wpl0fx0IrOQFcdDH6yi75u2k0RJQhv2U93s/3w0c1E11XQLNv3y4THOSJoyK4rp+ p1M2c6wOdyZIsEg0G57/llVZqxvFneMimGSuSvPar6e5WkFuCX0CVG2JdKt5+XkxgdFOXHQvblDQ v3UIgmVK+o7HUD+t08XxckVSerBMoOgFzcaL3A6M9WMm6R3LqbgSteBXRT2mDdNNR3tMSK6EBDX+ kgvzeU1HRhRhtM6plPAjWTlo6tgkIDjBfwDTbJ/czNlhToSsfqJNq+DvMxbYXPvgNnAbbXbd9E1h SAq7HJakB/MGuJTBDVGRH3r5NcNm2wfQh/i/mFOsv4ao1pNnErLPFosDyTTK3vIysFtVx8JuE60j Xh/F17cBkEJpDzyShxchzrRVBwqNES0jwroOuD289yGfeJ5ae4sb5/v0aXTgqJ2Q73vVK3x+Gwc8 KT06RKxC5S4QXTqMCk2Nj+nCiFXorIwXSQb8q3in+v1A4BV9ThH8bgy2zganQRdejEolR5hBJjC1 Led7KPT+Kn1lM36gRa9X5wTRYYuIjT2YwKvsiWjoReaoWotrbK5+XK9QfTbmlKkEBLzJSeHJbWbo QFD6ttw3wP34FsAKowDwrg4aoALJDrD5zBBdZXhglFXS6+K/VZpfCW5aXBODtUV7ODo6KxJXDGsc nOQzXImPHoJdOt6q+Jlk8kMJt15Y50B5SkOmalHtM3j1l8bN6y1LuiMnGPBlT9Nn/ZcjsCtYUT6E uUPIf2jeSHZwLI0WQW+YTR+ideCuqWj9zn1PpgtxUA+Btbl9WR/JHvgEYXAEr/QIS/0pyxgGft23 q9aonjV+16K2YDoi6Kzl9GKBUIBzXkqt1tlIrb7Il8pLG/E92sJpk+yBY6OhurO7keA51wt2BFpK oFxtmUXWXuPNHAhRXHK/gXadPOpbRcpgypqFxWN2312LZJlLn0ZGjmA1D9hbpl0IhxqrijvZPRFW COrhK+Nb5oJhOFbUCUePvoN+nOb0HrTM1bINFNBRDLjke7R2bkwCf/qhMk6qOOFLlbv/s/BmdXSo 6LCOVleJqjCssSzO/rAEYmT33D5eyQgbdMaBGi1bdzbOPrsuC8rFdfhCu0Ih4SCNIubgrswa3rOb T9OB7tpnY693Ky/RkUDmnZxoZ4LraTlEfNZ89WXgEBaKDQYVnZBC2VXi9BTy01z5980/1KL34X9l QapcT64N4bZYVb8D0MONYS/8LN0rbi2E9VT+rlKhzSF+Krx409KPZLw8ury83Hj6bo3qZEO156b8 Bh6wZdqYOyfrVVo16L8oHNcEIyCSFkGPfVr3CtmYpiwkDZXVcUw+Iux8HSCl6JGUJriA8FGmZFkH KKUZ8fkoo634U9HkxNNDM6VQWRq4X0ZqeFdi62iWcQyg+rh2SxRQ5I/tZjx6g/a9RygQopbqSbWl At3Z+ZE+JtqXAomKiFpDrD87HXFgzxC6Pcmliv8MYtswOS/XIaXbN26qJz0TjXJWUmF/gvNa0tYG 2zYxi2hDoIxoD40LVQFoh8eH8O8g9v+qkDjjdR+/XBR/ntdcf/TP2wFfQ+1uoxVWTJc7ZBIbACIk mJBJdVvIgrYFFU/EShAl4FWE4LEoIRrvtFFK5OQ/6Q50eePFT7G9EKeIvZi7vAWvMNOLjZSx6Qrn WJXtGIN0tACrgN2GBPZNmt3vTvcCTVetcHFgadqYsK7ApsWiXoGrnch1pmCx7+vRvYCjX10yvV6H vg8zmusZqwRZWc7e7NNgGYZ1HeOYYCGmYSseXgMjkK89mX4PkIehHI9TyX8IC4x03KlZbvgEICFt D5bo/4KvDH5oVLYNil8FtoCnjtnCb15elOZiXsipRk09q0vE9IF/2WK3Rbsqun3EC86rR83EcKAt UgoAClCBB457pWT2gQdQYnGaOTxfAPA++3/ciSWGKQfGJTtbOo2cUwxg/3C5RgHzDwTcDNIquAN6 ExmKCPgvvnGide63CCaqve+AqG85lUv6olu5CTLIdpGxvvzjbS018k/BpgU3XBqFmkH5fxMCFuev +mMZtVa7jS5uKHtOHUavgAPZCT66DT1tjeZGuLH9JMk+4Gwy6lLruCJBIMNQZS7+O6fT3uhKtwhK NhNTh2H1hf0aLNye4zZ99/WZFJq9praiHu+buBgpfTR2xFYT7yPw4/phExNJEQ4cu7zEjJck9vlH gTZgvhQlgm71KJvaBan+AS9GKtuidZxwMPXXsGaUfirTFWAYm36UB95TiiMF6UINvMSdFgnrwRhW xBYVu3+4T10nz5ZEegiAmlcLqTq+GepKDKwVZjdIIgm0hL6o3QRLghGzJT3BzoRmE+sjdH89wRwX Qt4xLunKhgBR3/Y6nIpqAdbs3liMtOqkgKnIhsRqebKS2WtY0YsqTwX2OEmG6VjjhLwfaVgw21kI r3641XrwHIIezWrHlRRA5XtehVRmfDDS2g7MrX1txtKymiUNkbsT92P1F8iT+cZ+oqcB/UAc/5Hv /0fawuI2/NUpa+T+zfGOoDDenI9HxUfLOkY/f8NtlkZzy4rct2otqVJCrnOp/4jNcWCZzRyu6ddY qnd5zAfzJsuBwJLxF43SPC1Xfoo+pydCvDP5kK50vl794irvvmNCeJy/f24VY47b/RggDUsZcqjf 3Li7AsgTf5ZN1xdUyuYBmRjIXopCR9zBmTLb6FZfCvDgrUpSlwrPxRfXj4weF4sLtH4kfA7GdecK 4z1dwBX87MZnT7EbtjZ0uwYurWvJqBZxCN2r4dn7PsX28Ai3v3vAfZx6Iy/hhGKLK7ANbD4YKEnJ FkHc4yl1wu6wdTKvG/T3mcVXxlL4lVnOsey+UqCJCpoGRUBJ7xHlW8RdMviNakuB+8roZ5Zv6q+8 wTJJvAORc2H4t9KzGFcQr8poHz185dVDkGSvr1ClCVt5ecx3qPmBvNZsTTFblGfM43hns9YGYTrq YjwQUsY5xZQ0L4NGGInUCMhBvoxNeEUryhzccjAjU3eDFlsfWsZNl9JjUKyK+/3CQ02jXNVYkYti 9NvJS3gTc35XEfGHUbVzpaXU4OI/Qc457rNqjG68aBicjz8idNwk8w/G7PjMr13nU6ge1l+WwtcV fsE0QBfHa3GhOKbJsPNVjGEtqJqwjOTo4q+YK8NIUtTy3Rb0NQJMuxhDim/O3hIrt+in5WuEJrMa Fr5fAQ5tsCKb9Q5rB8LTLbTLbOIvMcwVgREZq/kUmv+ggAMbknj54nmMl47kWERPblISsTM28f6c YbJZ9j6Omz2xWK8AZUrGHc8RtuF6Cl8vIEnsN9/f+Z7PVsM56Ueqg7eimOcwvqz7+L7XJKUOqJSP WRmC/vTROg4eEqAuYN2+ugYHiYN46k8WukW4cY3n6M68AZnAl8x4Tbc2ty3cDbeQfeh3e6mFNxM5 ylmEJDkaXpdmkaVKJB5S4syaLfslt1TPhOiRR4Sxw3mMFtPlLewQwUD8mDmULjBdZHNjulpoi7Ty iw9oFRehERWZC0b3BZKc+bPqi8qwtsjfbk4LbGuNUlriBJXHcI5paZjIp17f0PhfMfSN3kpUI5AW zVt+9+efA/d00sM6j8IBgdbSCyvOsUtUigv+vI6e/m/SVDZEDduubmoI9jeviwgL6TCdX+rm1rVj nPD7rh6ccL09dj5trmEFXPzJ/1h7CLWE+Wd5e3Dqb1o7Pxe34VBk6ps+HQhtOvO5M8sTuXGOlyqE n48s1UtP6o0X0Wf/0TtplpbWWZ/zJnBrutYBxY2ypvKa48bBVvgSX3wHDW8z8o9+fZVPNVHKvIpR B6CL0JIhcm2rMuyn6zrLXC58vuLSM/I6eMtK+xgDxfeXG+NkLarfjd5wXTu9q828cHr6RXitKjVT 0LYRkqrItneUDXsvo7MQzq0wSTy9LoWMRKfU37PA/Fp+Rxo8UjT0pK7oY8GJanHqEb8xIu7BBbxK FS3xi6kTY4258k1+y1A2k/FlLVeJIvGCBN05+C/y92RPmSKsS5RixuiXHV9xG7BRJpGu9IVAFXH1 PDHvuoHu4j48iXgq0GdQRZVIj4lqqC+wQjVfZjYleqYYP9IOw2jRuzQrg+pJWcS0Jefmg/QVU2Xs hQR+IqkL0T4NYYsXdo5xC96GNlKZBnP6cNnuMh4Kr7+igWWC0RiKXtthNewXJxs+Tpnq93yOPWnt 1o09w2OzG5rH2o2Yphorc1d7kVZkac/7efcbJQlZlXX6ojH9I9/E6yzxV73OsbBohYebnOijnbfE 0dHbCnNu1DsRxynrrYWwC3BP31YLjlUIost/xssOisk55e6k+spnvwruY88z6hHV5jb9YPrordeD cVaw3mXLUIvYsPj+pTLGeGGeUgyzI/skg+yey20pbEsqRstW/Vsz5QqtOYYUxoekKf8MPL4Qhlo0 U6y07TYe4adomvUJkZVY/9cz7JcnFlVQIV4Yv1cF34d/DwqEsmXwGXpaqMjMvwoCreebjLDBl8xR qDb6pl9/9ACKChjuKlJ3ZftR37s9c6YkOkSQwLabbePm1C0CvBSxg7HdvoA5iKR1IS1/pl66dbPv Gvp/Q6Dm6ysqqsBT7U6MhzwHtv2vUWUTQpTDpmDp74A/M934C0+p9c8X64gMQzHg1dcFs6pHJ8OA BISvsCSfjwGea7ilTXv00kozMXao2kT8pCdbG7lOoVEOyWRWKfb1792VuAOaKRiYiSaFlBhajCce pvrG24v9XYgcU+c4GQvWJP2bJVjDfPGUy5f83zJ7awZUWmdiKRUFO7aS9rTHhsLI7ZcJXY4sze6m Whb+PKbFhX19KJFS32AQumDqo9w9W09tueSfW0MQonpRLTDsJfS11YyQi3VveKp/8ZTMTTIbxfuv n3eWubaOLLzosm8ShmHq+s5aKv5hD2ZTdqlryXSFCKBELvbFIMaQ5LUvFVOteHZBJjGuG4bp+NFU grjTQgF2gfNKMF5NVzO5sTpz1TDjkzaQLSnRywRTblCZCqNqUHt90dJGLGYjR2JOlTYsQmRszbIA yNTU+t6FUw0WxHOWCTxnIR5bBZoLtzJ8xXZNFVPcsTfszWzmhDkFzpFp29/Li2PSJrgQeqJX/3cW xOnmEGlOkx7bpZRPoPa4vHGQqmqwg6Qj+cbWODjNUrVlDK+ioaGfPKeppav2l2/HorKCGQlesOHp Ms3twCdsaQkYa2dEC6Rva6nTNoz+D2kwp8cYgn68faCK2aHY0o6rd4QU83OQfPekBGTszkdTinNo +xCNYun9WfWRZM0nslNhAbHPlZBxauJgEdY0RMMQdPxonjY4D+eweiRS4j6QsdD3RVGjHqOjrdD2 9uBixi7qUAknSjiM39iLcYpD30JHFaxdDtmBFDnLO6KjnTH/IjUkl5lMTXHMGA0KCf+QMxX1fxsa Vm0WSHmeywUBVx1ckc0oWeNFmjTRAdQfpYBiEgpfj/lMDx3JC3bhzZIHECW09ZoQkPIyd8n2PNNu guEFhkrc0qAGr/zeXEC6JYytGjpl6Nwhf9jPfWVq/FmfY5aeAIHyyek4UlvwPG0YA/Fl66fM8BdA o5Eim5ULskoQ0gKUR1diBG/eNMc9WDNA7Jr31jN2rTpzw3q5AUjyaFPBecE6bd+YdQC5YywknIYk KNSFK0qW+p9D8BDufmH4+ZkPfg0rFQ3/TINca/GK3D9NUzn0XucsqcT4/9jTZJ1eY+QliSEMdnGv HRZLDamehn9m8k+Hq8PbnJW0JCOshsEr5AJuUFujyIorw4PX50rdejGx/OAGgFEi19wiMW/fcHJB ucRU2OrRTRr4dogWN2bUxPkCXmCnCKn/vuTI6fhNOnoFxrCvghJ+r/JmW0FzRtxWhYOxj9gfz6yc HSw31m1tK0mN4ODa4eG6mWRrT5tJkuC2S7CvNE335eXKU2bL/RzYD1nnAk49JcVyu6nniqCIhHF+ FW5KKyNDhA5zJBPBfn1DG9BcDNuuK11ARQBaOnfGRMe1d5NrzJfx8CNfx5rpUAGLoGSXyZD2xu0j 1RO3s0+rMIiz3Z7NQcWrNNGvBB/uWfw2ThMm5PVO3gIOTJQLRWSK3uwcLAqOpbdDpxa179pLDQQt T6Ti1PaP+m2x5yPgOHtBOX6AwWeW7CC2xx2H/vqguWcve/4EJaZFGkABF8RYVeazCRnnl+bu26TA oYwfHTPYHzKYiXZd1IdZL7iiOFkKiDlqgf3Bb/6Lmo2a+v5qLuEqXwRY/4Qq2DTfJJteVj6pARJQ WTfO06LN1SnywR/XX8yGR36dcTOBDYLDL2cOMl5PeHMEAvunr+F3lkWv1UAePoNyAwpO9K5jKl1k WwQszJl3nwHWT6iIv1uUuoNg8g8++viawrZ4NKrlT72r0LZpXho0igtE4ENHxwJlH+OPtRaQXcG7 xyJZB9JlHtgCWh/zJ9nwxaiGmMdNOusk23OKrEGDbUugq0JJVaKWnsfbDw1VwDH2n7lX3NNuvO1G Gj+Uk4U4Bh10Egm9BWhUlx18bHOud5hENbSoS9ANuWwju6xeyTTcwrgtTGQDD6OHr/d9giWbXPsM fWk5J9nsEVykj6fqzzBSNC4+Pv3K6m9yLwS4ND3S/wauOaPOozuEbj1Tt7qM8ePcmqf7EaEenv18 r/jn7z3NsGFV73+n/pwwG5nL+h0d8NVQqNl2eNIhXUo/BgaBuzL4AZYVq9xt+1yskG3g6W9PWWYQ IgBJbI8mxTfB7CFNXhf6nBAn00eRx59hnQch3McxZN+Lw0aG1yFMN+Enqxf5ZghfocRR5PH8rDqX n+Rc4A8rAE95n0xG/zky/Cv6GfQjPw/sC6MMxseuHmBGGymARANQp2LfEI3WswNqZz/GGKoZUGt+ YN//sR4SQkYzxiwtXvExdZ7MQTVE4jofaSn9P9ivO/dzSTecmffrDowRtXPvJVmu6bQhMq53G+gY frc/lo6npVX17u/1U7oNoY9y6CYrJAp217vPWsBH2k0F3eU+JDZwWn523x5kFDzisiy+c0203a1r x0vZ5SqO3+AiWPrf2bKjpjR5CYbueZGiphdkx8hhUBuaWRq1HjTLZ5K2/jK6r4TWyMcrJln71lYc 83N/NXcGHKMO31bhsf6xrZ7R/kVBMkpJNBvIzL0tuYy2GLbkGWh+BW8Xe4l+88iPz83YTvqggcuB 8y0j3tjA8tOdKD+5ABqFnvyaiYHmjGKIB7MtfsBGbcL2gPfypWx5eZDnmwspTS5TcMPzZ+54+BFy H3hxeqbsnIqn7Pjw0dr/bF4/FK4k4RfRQ0xq1X1qwBxUJBfiX7Kwd5S11+a3fasvIXatYEUcSnhX f2uyNVUTGYJAtrPDzwwVUtkmydUMzPwmdKHdNaD8m8ZozLaXU6AS8xMPxIhJqWv8I/3+gfbnmR9U 2ODuf9gT/orzit3zMc2OebDyL9vXi/ED0ZJ4xK2/X8DsQvL7WXRd8qGToWfFIAoFj7oa2tL72Gui 8UV7On0gd6IvI1cltiGPqgQtAuED0j3InkVlQaXQEcekpZ8A0w1QK14K/A2UgKSlbp+KwWfL8rWf aAkIHU+CNS2rJ5URGCjtQCed84sDsADvJQOBBJlonLtcC2NylI2BMhHgtNGClLjaA+bgZbk+7NuZ f1vgcKWKdgcS0d2H6LI5iZtGZcwdloENe8gpI8TucHWDm1VlWqCsem/P0NTkcJwGHkx2v8sTNeAg qXetNdc2nCzzSf3ZvWiW+9OgTeDxU2trWgHQocpuPyC7e/FMBWSAwH4JQE7O+AOaCEdqtQfeuaHF Cpx6OeLKYeBHTiuKf9E7Vj8E0PacUdR2jRRhaJsknqRYGifNt+8UvVEQDJbXbNB89+hvldgMA84F twqpyXMoYnxjMiL4QyhPP+t14/Nc9BFYTYaTRSqVtbWXQt2hOgNrTAUJmhjJnIy1CQ6bbF7iY9bT +M/0OFwv4dK2XhaPo5Ph0vHnud4zcfTugB+uBdu67Oj+iKkKBh/icWbupWsECmAvD0or0qilVXtY CzEp+wIBYB4iCwrjTgbHgr3ai3Tn6rIOyrOFoYGuOOMDuSGbAmzTHw4K9JbsloBnSFICs0HAW+oD qysjsf8jEznGLutTIiazic9y3RciHanorEvnqIQQAFxPG5xRjH77+ADE7Ul0QEkeWPkWN1z1Emfo tW2MAcxdqA81zQtXI65Qgu/6Xy7lEsk5EmodMDrLtFuUvRkMurULHKfe+NKbDabvGmxZ5WUfHZoY X1wN9c8t5QcGhu8GvnWvicWmTU5M8Vw07+DLpp9Gql2dWGjPE7dISTxkd4xpoAj3DjxW1SHeYTPL rRRBqExKQdahjW8Rjcpv6G7m7fn8DpINqfENbgyKazEBG/K7LPVIXtbyvnaCMc+ny1X34yZ4Evwc jXILXDwQbvEB01Om/djPmYryrfrS8LkQPZswNmMnjsycv5H9O1nmXq2jk2U5dw2LVmFX10D+Knos KXhNdYyXkRkkMepJKhaY5/oCM6bI2juXbj/uv23y16UYFMaKGy4m+jT1PFcv5ldlv//jIPizOAos fu7fTb6bMXvwt58WFVG0ttPSmDJPWC3HE5F6O7d98Q0h4jJD+ffGOAn24Q0itmhwmGq4WrZ59usL KDKVdbK6mOWVyxHCmyNHHYr9dsD4TAWvXJblgCUwec4mliPMWM3i6czOHUzihYd2Fb1m/3BiRvnV zhgoNfjEJUoevvr96ddqQLWyzK/RUvFloOZ8luzpHlFx/dNZjJS+XbVXq9und7+LE9gb6sd3bQCY Ntrf0N/nPC4sl4Upt66LFXtS9A0Iri7gT23f7l1iEc4LihVMQ0blcjtoiv0E+mMCbhqkw81RfFCA pyqnbACKoBePNvqArT4VjaN1wSVNhb7N0DMZABL5JZ8sVwS6OQJc7UGYgrE07EW/f5KFzOxCYKA/ cAfMZyFBYUDLi5h3GHOiY5ZpDWEEa1+JFenFyJu18hUvOPcQPlv6+Gqs6N3wqpvLeYwA3258cHbd 54L6JWETpLeOsQ57mKtzdYlqt7dZ35w5CezQlU6573xO7l5Hj+BZ418BFA4ZBV84yEVAhLeZe+eL Fm/7nBaBp5qGq4LmYw2xo5z6o+o8jD30/+fi2cV47F/qOqQ/cYhw4+zrf5WNe758PVE5r/S9Gdio xUZV7FvGBSV6oeZrHgvLl/PKXEaRnseuKMvsZvVTwo9lGO0uxpEefXPLsaBpsi6HahWjjtt8cg/q hHeB8YZsrW6ExGLxzo88fR+B1VSkGOFB6N2e2N56mD4KbnyHjDfJ8waBGg/0rTsR4W0S9Y1u6C1E l1VIUYnH3JimemTfMAxXY0kHsAwH0jUehRAsP3ZvzPelZNwbTaTVh6klySX4MJ1Gx9hboB8H+DCH R+Peyi0xjkhgtt7D/qnHmdD5N3zZoqTycpmxyf8jzVmKzAKV3GqEm3nE0KIEYsL4p2KdFFgXEA0y +8Mq2b3hLgdLDHDGq4d9zxi851uNBzLCX+XLWytg30ZSHFDyegqc1PV5QpsJdwT9uZkZmag+DXwm wS5L8XbPGeybOHawYaQfLLTbFOZfyJqA26Uok4bi5HV0oaxMjzcN2eU0vlhHh9mdXShJc4OePofC MVDkZSZwCXvQQEs+d7G7K42L21fyYEEBU7JmtwArCiwwKouYKBoh4pfUvQS0TJvM/fYud/82W3SS PPkVr7WtsJ997HyolfFJZhwzBjwurwAtASjzBmGtmOsDM1U4ThguYwB21A7G7JCmhwnzvLdg5TbP 7deTTTO7Sm6A+08ents4V7i8GsYvx7F+sRktWNgT0y5kPzpdu5Swx+6kAhhwVhUhTAPZKbkIqxs3 i78/ePvotgnBls4ASz0z8NygaqQrkFHKTxxlmnnR4/dFcqYOETuAiViWSoCY/lnzhTb+2JjnqEQB UyETx9jTNEqhf3LHdINxveXCRcU2ChyuUoKZhZ6ISyHrLQbyRTlqofSwNa7yXUUNeLXlxgARXK19 cJjB75UwhNyn1bXpqEqw4G2N0M+hBYx/UKYCMTg5p8BvLa/k6zFiFoy7UYeqVlDSXCK8sEIxyBWr YTS+AzsE5YGEYurXdRlYq4/dmaFgRKR8DbReijp+CYDh46UWrmidRJQRmP2VgXyFGywSsAGM9dMg hG70FYRzBjsG4fmFnLGFvVNONfE68O8+l8uhKMtNBjGnefiUhJkqjXDH3lB3I9BqT0GnswPa1yH6 +tPcThtfCVrAqKzOLuutv7/nuZQby9t9tbsIxnpM3DWV2s4Ah7cdYPfMkEKyuPNUdDt8okVuoR0H Y2W6kFjY3d7dRArG+3FFcaZERIVKpsOjSfaySuFwpaPtj/yf56+EftSt7DEzyvDP0Tvib0KRy0eu 3wXIYHGvaYDFRtyfY46DnYUwkX0toozGvXJryvKvvpj5h8r7488es5K8njkOFhiHsDZgyVdhmQ+J qyCvKexHNnOoWVGSiuKvpnK4+jP8Z43VcS6FPkejh+9AUoGoZMcgA42uMUlH3qOXBambpvhWT/WB aO2uqsKVd6UiE4Q9wNNRWGYzpOiwk6YecBmkjTArAllNTag+ec9cXe0FXcI6BbzkrTm6dWgMO8Km dvSDfkr2g/65OA5yUtTzLW3ztC8rWcqE9vfJk38hxc4jzweN45IDiShXlXss4qPEPpBSAwuh3y3S ISTE0AVhCiOjGQlZ1ElhHE2Qw9jyFahWBCAGdUTOgK3413EZcscr6RQK1GFKQ0Jova0VT18nn39Q Y0Gq79SmImiBBwHeus8DcK2vFLhacjaGQWD5L+Rfn1XI+2x1aekFXVEQ9+cBd8Do4Xa8uWk7TTsw Vrga91C+PrJyeM/ui4qSsBu4DtYe/cZofw/P40gxWIJLu2SRFgZaoB9Os1d9xYkqNBuqJxIMv24t zRb7GaHVI0EYqJdqlsc/DArWxL+HumFzEQVkheI1Gj5c3kaD4475DCa4zYXEsCrZLcJ+w6lNsjl6 EUz1KzXUbloebh66RtnNfE1U+OdLJB4ZhhsrxXMo3Y+fmJYIvRw80l0hr587HdPGu8lTTURV73CL V8iaY45hjo8/sWy6eceld45J+Bv3c2e6NPur0eeH8MGwW2MspsMsDLhVVj2OKL+Xj/GXEwj4d7fQ BJ6wK1A+0biELJXw25Vmp61f+p9vrqhkdl7HZIE3Ga0pkUUDnxsvOyBKQiZbnSaEOS7GoFodSuX+ YnzmRuqafnbSQhyqe67HwrYUcUuOgiQHJs+4LYeyVDNTd1MsDQMicMj0cu45aXtfLmLg/PGXRAyJ q9xno7SKXWxeDosKTe6tmgzNpNbw3XoUYXODLulaB08QyhnLLAD7Ke7zsJJ1Nkk/CGq3cygkHT+z ImPrto+XGxCsQ3qCw/t94pxljBQHuaOnNZbx9Ci7Sggt3j/NomZ7k/INa70mals+S3CtUyB/1rFK YSUdrfqBcSiJwfb02w+WSXgQXH63qMQwWjaFmcb3pi5ogm4QnkuP+OeKNyMo3L7CITDG+f9qiWJp 7QKZPs9l/reGJMEoNUKMKnKDmWSNbaUmum2T5uxevOrEBrCQ+Tw2Yk/apRffoeZyL3Fv/EwUzS1w aUIQYZOTT9sLj64EmpKD3WPcQrNHFPSQjqI8hxnkh7/kwPQHLabkTAtQFYHjh1KQOSwHF6YuuodZ Mx9ywc8ugiuQinoKnP6y7s28xWYf384jzNB2zeRr2/4c8ZKqck4THIG6agt2jildCA9i+aKYHaDc knVd3ejrVgQluM0qszfLZD+2z7x1q2omnZNouqtYyLghnfzbcWpPwD739vdQqZc1VF0xENq4NE69 lbv7Ch+Aoa5t5Wc24+OvA99555C2fhXa5mZGSBbi3NuFUX6C8zpKGk7jPMQoAkO1lJybiaoezrrt ZUqIEN1eU30Juw0T9w5Tm52wpi+59W3/W1nzE4GKN6rve5j8BuNrLZBp8f0mu/hW+NvQWb3SU++h 1AOqdF7jlGzvaoI/OeWFMFAvBxc0N+dsrr4ocQK8jJGIr5FXLL9ZjKfwI6iMKIMCMdFDFIgHzp7C m8eUq5/8fl3G/nMiFfmo+DmKlVxu4IBMBGvSNOOZbcqI2psvUgj3w7w0tB9XMfjJZJ4qdr5uObNd H1gW+HwQng1CrqPo+Pu0ddCU0QuO6ISBIGhXLqUGXCAtZT17ocIL4vN17TxX3QghkfX7m0rXyQkR lAzDIcP3vkdzgzqQJZeWgubiLwqRijUduNQq7tXvCja6uHYY0D60ky3VQBWEP3dzwvZNvvAW9yLb AQLtym2yIrmIWdTvNjHNAvoXkX6p84TciUiDvRORVDbb+/pjr6KQNCMJGuA/H/yi2rjzxcphI51z hax4MJPOrDY2D7B39QB/dsyA/5gDpIPT0+Izrop9XHlTaAHcqckAFU/Gj7PorYIxWAVyJAV38dEZ JE/A38pCeBjig/b6F0krQ+H5geeL6hhO3OYyfASYTAnedZi1hmjzDEXFnKYytr1gM9qiW/cmehIT 3fokzYYPVfm42Ga2d6pEdiHr01uQItD0TTWG0m8WQKyTWljb78UAcQJXOd3cXXaLlnL6xwWAiwAf MKg9Qkknx62aOEjfXIgvo5iOQ8gZ4kSqwE68o370MY+FF+ZF5/7bcmE8fLxSVbpfTHg/c784w+14 9mWkVANQqY25TSP01lplCR+JkmV3W2CQjbp2Rc4/H6anJbwdoOZ5zeoQUp6Ea6epKOhCAanUAVy3 8MmF0fE7wRnvE5oVv9ttwuOuXi7LKyxdZTBT8f1Krw0wKtz6oPugBB4Uhcmmfqjzon6DCKX8t0Gd ywU0UQdT16YZqsJqhksBM5KSXClxtjcovuNE5t6YhBiPyzqUDeUwEzhJmFARBV4yfR+q8LRtl2DZ 9sSB9qgO1G5aW9IEItEw6YWqBfKqQD0Bkds6Jd1j6vHJL1USiwUpy+wuM5hkgJspgqQ0necyCnmx jOVMbkL+DLHL/1KNAnRgIA3A4FQW0RW7iougUbydZo/U6FCjSY1P5Zi5+zzpqmWgheFChNGrZI02 mDFZZMFMgFgHYL4bJUaodOd6f4juNx7wZ00KCur3+RyJyvfNX1khzsiwLqUsoNkYWk7ITwkxiJYG 1q61yr7VG+qZyxwKWK3BIcFSpFfnzzF1R1HT+cD+nn+88GrY1Q7HmwKDYZC0e3d5hHtpq1BJpbIU HBJycm+13msv/o7J9MLWo2daI2aU+elns4/jNDRNG0ZJQqBDLhoNwnwppd9MRKoGbhC046GC9kvq arJf/fbf3PmSIbnSXcTNeY2b7IKZdT68bFPuZ3MOD5wMTwhzrinAfckqSawHm7ol/73bexU6BUTi mFRteLtyRtEDfcNJUVAZrIon9l80R4DEf0eBTPDz2btct06/D2yZM3jM0OzI3TL48RIfH7U0ClAK Ayaf/m+63ewmH9BSqnOhNI6549IoUZzekKeYfaGM1ZL5EOfCkvIdG3d28XqNL3kFgXsw21itphjV 6JI+MJX909Akm+TsbU7dUXsT6ez6zkEsut1n42iNNgwwAuX1C78pZcKM7dqkmMNoR8xRACeO9Xri CM2OCo9STcqkZ8A4DO+ObXYqgcumaSBDmi+QJ8xQw4+ew7OLyoiBZtzE4wUSDCiuckzeIh8kzW48 sq6C+E6U4iYZtDEYMja2/KVY5I5MFfX1ZSoGTWiLNls5Vf7RQfDdab+RlsbtGhvhsOjJ/COqf6dr 5wX6+94nkWbf1RzhrjheUs8uA33EOPh1OOUCj5vsQjRACMrX/k5MvyoysRtvVoLHU4IgcWRrMasH EbSQnt/EZvYqQxNxhYCX4T9kvqK7pIZ1i3bgkGpbym8cs1/KuA3G8+8PBZrXSaQrf7BHkXTtA0ch Z6tIMc71N92DeNGRuQB+Enb1Zs6DGhGXyfkz0g43IaLTICOheQWbWmu9jrVODH4m2qOig440hErC zKffmPJ1edw8R36iEFogEmwjYDdp4i2hXrdbtMr29YuBYQy9843bOWwtznkyeEVKp1MlPLQsimM1 4l60nVvZ/ABpRTCqFv76SBZQB8t7Eln8daxWIZsNDNmAHNVDUyrgWbzQ8OSHOhW9nm0QdYed7pC2 fGfPPRNn0p1iFAb+KiOrXHnJA+fQynwDIMOh2t+OnLhgHbp28hsKUG0Uof80U5gc+wxxp1ay69mD LnWb5zfDxKbdD4CYmdFRkt/nLMCkXJyVm9Ltw8/4NBURqFF48LrQGyKgc4iBJarxXYMvKW7HbXhN +9IQ+AEMwiWMIEj8PBtpjDOHzo0BSBFy6ZvWtrVarzMcALpAWLhw4IDLqYZN+DyMj/sh1VYIhUCH wLjuQ6DMiFL2iwINlxI3Wh/UFP3rvycWUA59TJ85GBXxHN1piW7jX7Ib+8nTrda3pn3ohqxGpM4L dUtXWgXrSGGn2Zdv2FQdxJ2wxWjFe3BDUvxjXptFVexkU7f80atXl+MlZB9ytWaCKF6UkwN7DMhc RCmdstJ3dTZNmV83MZBqYUYUfWFf/Yr7uNxTgKmAbwFB4j1koxs2kz+oGw+8eln/BwZRhRSYAjKv rgigF6vh/MK4Z+481Na+URv6uz52UawYTO5JyIdsC8JUjCZtBbDPs/vAY8izNO+++ELRiQUVWQ+U bIyon6xv8HQE0IcmbqetHNobjkSrN9QAelrT47eACn5+n/OPQYIJ7V+qUmuMl7C9Ms4ij7jOQgjh UuZZACVfI38WtRAIUNokYw2IdCTXHAWbtibxyt2YBDDRG1xDNoOAG5UEqHyEqUypJRRnpSolNl2Q C8uYK/DADaUg5OaTbsYzrsMHTCVNKtg0tPnDAS3tMIuLGF4+eYEviAWF09dzBCdixgyA00XD2D6+ d9EHdiAS1/rhUD7scMoE215RRsWc7gUJa4Cr1Q95O4D2UhpTy4Chz0gfZEIQ+y9j92JXwLf+qX/E ky2EYF5U55t82n19cEmUGqaQeCHI/+a+nTAXrRCfFncn+DIptNzSQbsft34XhrROjA2e8FDsNzCH k4Ih9G72iHh2T2pKEF6nkcpS+OTl4PGXARJ5NuKKe2YZhc+G0EsZUy+AmEJdBkLb4hRPrFmZ/yM4 0bBBy4C+8RZK43UtlZw8ee7eBqgNomdaMHAcw51SZ1b5DGNwWwL5r1wDeStvA2QdOjIkGCUtHYtd LuK1j6L1+6wxg2dhfS4JFYYv9g88n8uSyeeRuvfhIguibFnOlfqdB2RCxXus1XIOUUhj1h61phBy gyXzNkJMGnupk1gDt89FZKkmQzG7yGsz7vihsrKAJKRfeb1/ekLz2ZrgZR9QXZgbJz/kq9F/3uHI hJe/fUmJ3gRPyfsX1V4uMd2otEGyYpt9UjgQzJXd4wGGOAJyk4CArEbH0Ke6+e+X5zp5/AVsX8yC TBr/4FQcGVq8Gt06avo861pm6UAmXoQ9WiNnQjFKKQA4SzQNsKuH6UKk6zjVqHR1Eyiw3C9EQoU4 16y+zwlmCLR24qDp1H71ydLhgkx4Po4kGqzru6H6vriaZMhzy28XMBUitNrv50N3GTyr9F8U7XLx oCVRh0k44QlJUhGcPWgAP3m33WzKjvomJHStkQg2/dNMctWKOyTFvboR9sMCFsARSa5WFcgTfgPE kfvY2OmlqJJNDQz3nVvgJCASjGojodiCu0esrIdpFwoMBGKCMYKcin3SmxE8yp1waOw0Bceg4iFW aAYOTqjK6cI+MZ91v4iAN6LIqZlFrW9J0Z9JN68Eyf5V+3qFiKm3YEzbaHBOZA4IBi35I/w/dsID qtQEuCIRtIb1WGAkSo/tJB3K2WRRtOKyhYzyY6xEXnEciLiKVnHQMqDURGpAPUKKsMrJWa204jvX rEqnxttAGUMRs3tQaYQW66uTtAfArYY3Iq9kbs04wnFhprp/vd7Kslm+5zQIk2AJZ/p+CnBLcI9l ci6JFPO5xin+qxhiqbc58W5HHtrlGV7fSdblzWFFhwT+dVEkYJzZzcj+HeafD+GulJWJUsZkGyjQ sAp7XKyr1ojRVDjw+MEONuf+PVfZZ6uCU1WNKhRCJBkZhLHSscCjYRMPPVr/9JWyJEtRXUj+Ysbi 6RfCxRmAT5iQhsYz2QEr4sUwawrIaQZYUZcQbPnKIvx8/6L/17GSuq8Yr2Q0DmNs483dw85I9+BL ydpnl7L17pHTD3IndsuFctTa4XpDpKuM4xMFbGOBJYIDRX90mPe+9hjEHIoRkWdwxizZbM4f1mgI QNt/tY24b7b1inVLknXIM9PSrhK8q58er6RLYF7319oa79zXNdKWI3L5O/SpJjQ+zPfdjs2TXBTp 2KoeHGhay/7/EDrdDi0lpdbKMpvNLoW1LQMfHun5cPofvHzYrRYsh2IG/G6Et0clPs1cln7EHTYa lw5xtpHNSGQYqHfUqgQ3NtkTnJMi3Z+L6KkkhNVx+zHlHDWlP9ecCAcQ+qcUkqifGtIrwYnP5poC MlI2oej59YZzBvx2M0bll5jTLpD8fvTRy4HvR6e4YCqyQPTCy2BJLZ19T3w2ys8A7bMIm8rrPgJi 0XtGDkXUtM6p+ipdAYvma80lTf/oBGGnhJOmhABroQSIN5a6I8fe8605u+QKunG6I7zzR0IlohYU H9trj1xyt2/0AREF5q8VB4+00W4uoVqz6F4qo+htWrsQbM+4sQZa4mXOcBDYpvlkCzxqrgaeVcG9 /YafPSgyHizEIlaWY40PKWyO07elqYo5MYONS05n6nXM5jdFeaJBosVKm04hQH4RmDUQRnWH224c rXQ5CxqPkR+xfX0+WH1CrIkwQdyJG2d0eiZrpLugovGC+10b/3p7ZLJ6QPUSmXHo26w0M8JdJXaE p0DZwE1BlVjODhRDad/FE2LKXZBYjDLEGlf6W/y/9zdPWpYnGSWyHGrfU2RUupL5E+oKg0O/JqXW fnU2Fi9fl9/UcS3Zpt7+/Q7vGl9WHiue0ad9Sb9FqpnFQY2rz2vMuY9RCIOWtYqWM4UV/2TM2xzI 5KWQbgDnk5ODtbpmbEgflt3VJodbq/d7Il4So0TR2yoGoSyzLF9ZpXsI1OaII3JpeBvsQGT78TR6 KZJjNqZtfxqA9oDzrankNMfHALnafnbjG7UDWg21gAc7rTQsaDfqE+B3F5IqaYCzOk9oaaYE5KV1 bnTX2GgsmL08BCeOnIAoNfXVFb4oEUVf+8cVVwbetRXqBMuoaSRY4LT2R4Ns7/B/FwV7a7+zzoKD 1NMU01s3HDoVGK1Ng6oSrZ9i0EmQYzaiSwtbVeFQh8iR2QxJUMcBwwP/RmPPluXSX1wH8ax7sAmb hw1RCEr81JOqxWwsOr1rvS+ZjalDDJOynCZcwbJlknL9zx8bnRfEkt9hYSnznX9qart2liLO8jww lcyIS+jeVsR1L44lUl/pCXqPT6YlPOsYl7sSjkL42RkzBYvdtGxV25cw3rWb/aZpECkUBHS4vZxy hubpGTwO7EbyBdSsTlOniRIGov4Eit0QcdFqBCADYmPTgn9se4oDaVWmuJBrT0GSAIkRatZqS3XY wAe+AIem+I2jk/RlFtaJ/zQ7bbxLl04A2gmtzhKXctEJunmy8fnhqQQX0ksCZgxlKo6WgKgoJmM7 VYF7+N1x2fcIbY7VZb93m8YlMnlHRZc2tJ9nJlJiE4PcUFoFcJRLAhbLNYACnD1tFlyX2PADkF96 lFDxfMluwSkwcYQoeloEkGFNG1ns7o6BmX8Z2tvLy7q7OyW7ZmdCil82zvB1bgazNiwOrGyyoKcI w4lhjgqA90e7h3CyEgmpH7NKxVEmBNESKPVmjXSSYR42XtQBkVf1eni+9ufOmW52v3xSm2ITQ+QC rw6AoDEVzvDAILUqdhYjK7sIXW/IuVxQaQ90TkuGIx3fKx2j/1i6vvRKqJJn51RVZWGJKY+olgz9 f79JdWXGHhGIK9TrErqBqyILX3zmwe89VxZ2xgItrGDawlp0B8b/05r1v7mwLKzfztW+vqb5myWn qzn0hQMuYuaT78XqgLB5V1FCia7mm2LoAm8b0eC5Gm4wm3Qn4DuOimdqYEltKMsHMeRDVoz5IN91 gYhps/U35R3IW/fkjkKAjNCSGpQFaQbgsVgR9bimGQ832fGj0OjwKISKN5/lVYMLS//I5q1DrA1O 5aP7GnGOsK/mGxEM8w0SnoigfFYgp/Y0MCu0189vpFS/aaWjkxPWwUxxbVmD+aVbjvqM+HF26v55 93cqIoBUXNasFAFupwCrrtomvbGEI0ApwiSJUmV6nQUzBq04FG3Di6yuag7JNDRE208tTKRq6sBe HObfAhwf6QTgpdbt2H/v1C40U5FpdC4E8OXj8S3cYOT5dbmCeyCXQz5Q9THcA5SjfppBlG3czKyM YDp7Km9I21BSphBh6DDZNsCG8DCYpXQoiztjDVbIWympqy+y4lg28EFjXKncyEEbT9iewPsXgQrz /dVUPw3lQ0wxovOnHuERIuDQThHf/ov0G9Vd7HW5TQAIHR2TM4BWJ58G6E0M5dq6gxnwzA1HRkeK mgkt612XBAvjTKXSlewZCcqATKpZ2sJuHquUFIk8S+HlKAf6dnzTeORNgj1UIeOfCT53E0eV8JRD mQ3pMYXP4W6tve+GQUwoN/unRqj0WoCQRqvH7jbYCVTqTVZQYk+A3+/A1fC2/ZtrfKIPM+7FqyeS GKnY5CsWygHFx3B6FvAeQYtKmF6OiJe/rgf+WVNnNeKv9+wzjaqRmCVJPqSpZ8bKisHLwy1Q/DXz WYN2FVTlap8oaARuQB7lPvc2J1vn3ObrWPUugvAVj9LEDAdu1oEk5w6CxzfA5r70OjmGLYds7N5G 1Q6i1nMpTWIhZluh6Z9SCuD6E+EY5HzqpKP6op0rRnOF2U7fbRtnLo6bKE+FvlnPhjoKMJJNFwF7 J1+C5L6aySkqs/3COsdSIp7ORxzTop3YI68hiTkqlzQfktO84yJK82jpo5agojKd4Q2VLZNUnDkA Q+TESH1opUW1E6Q3JAYbNDYRaganiVeu9jpaPV0hUokE4d3fwpiTZTBpA/7U4UVPlHo7j8r4KZag SsCxi5Yv+XIcYV42b/XiERQhEi389DYO+95Ll4XzTMsb8VgOciyuWrc/F3IJj1tc0X8TVvOGdgYP 23C9UG77ILp58juKbDjl31s16FvWx5lZw2yTlzAf8sYt7xCo9qi2zp11zSVFqmU+7RrdZnFwMMny Ibmio8jf0XEEcwRjxQO4PiPNY5ptnGIz39RoLG3YC72G3NvzGM8tWEY3a07mmaYSv1gde7b/tFuM xuCMlRUuVnVUPs/eH4XCTPXsbeQynbeJJ0lfsJJsTUDsFvYVG8lY+vcVl95jKkPM0iYre4thqcvc 4kdfGie7Wug8WvbnP+ellZmKYblu0c2i4kK4mMWvpJ8mMLiP87PHdQ2AomGs/P9ID3xpb9DzKSTe gMJjV8k4owvfdMMTnoCtO/8o3tDk1uDN+YcarkmXSd8Rb7/QqGdbuBWo5Zolk4vZ1zkYdZYW1Zoj PqHFZ1MwUwnMnfz9bwK35P03476aqO9edlQGPCGlLSG00dDU0AniZ9xjGehbbHvbxCkNhLsN0VIJ MyrMGmUFpzztN/Mpt/Z+JvNQKrVhnujkC5aDVQ215t6Eddn4xOc8wWtzBv+un+5CryToTHtgRW91 i5CJ6xc1+HS3va41dfTgZ3/rKkNfCxPmVdjOUo6B/DAUHz3w/xwSeLpEeSaqab0O6sRoo6rH7XD0 bbjlnmkj4xQrpv2BeIqLXk5TnUa5E5P8uwLOYOXLOW3AX3n8jJBNbKb7JCZmYYbcsDdyCy9WbCu3 Zcz1fqLPPGAstEh4lQ8VgF0s0xSMLhWekBzmZchFuBnYM95I4SXmBIBDiMqDVeCcP/slzy8Qal6Q 1DqBW1nhlr2SQOku1oWw3c2m2Gg1ef7BG5sT7oD2kRaN0Jc0uTm6gcjHQQSv2aZBTcVqedRsYIjE tW0QOgo2Z3xdIBWVJ5TeIfb1lI2PdULFU6ZUtLRXnlsP++OadgUcgMpwJlDrWpxGYU6Qn1fYof/6 S09su2ZtR6y7GP5HV5xxec5AzcheBe/gXgerS9bl7iJDv05LdCfZwtm25hkwHacAiiHn9fcTyABz 4LkPlHiDw/ZFfCyLJiMXou8nb8CfTtkNRumiuUNBjDGm4EMfH6vSPPlLfWKz7ALEIIpxodlUn7GQ 1hAWa1bk97geS+ZqENDbZRBU4xRONBs0iHd5lLZunuDW4gm52oBBYYIXOh4Id2ZHcDiI3IGQOUyn +oTgQLgXfIRWi0yUTNSs3WkVQXhMswkjreJo13AP90sl8USnyNu8IVC61gWPYrW48r9PRckA5icO xcukVIm3ZlLUXLSGKTCN07j0Bjr/oOQpP+3QeKMF/MqC4qdE2/KbxphAIHhvAmnzuvRc04xxphrk T3HwKrJ9u68kouHsAdvpyw2DtDVYYXTlgnqNMQmT3qoZOsPkcXlsJG9+xobIitMYL501V5dCaXG3 IvxYZ+hxORTvzwMAHYzeRSigKtnWFQVEBGDB3Rw8MFSjQNYVC46sfIabVzR3VQ2Jyz0KiEVX28VS S0I7yhFc9XuxITuJk8RwYHkPMmSia6q3FkNHkdL+CTVL380np+aQZ8d2MR7+Kv5VFCz0s3gpHUrZ OorZNJ+NJDTIPzT0BN/wBKgVc3foGF5wxb+JSOzZT++JAMlmQo7NgsjuNE1LpthaKENu2ac2BYUE RAO4FA2jjRHIc0KY2XfW8JyntJT1rSwG6GHuCnusu3eND6JnDV1kbvmRyCPBPZ5iUDZE0hnQGIfw s0VeTaJqtshHrIhN/gnGz9IbeqgLFWHWGYCH15wwCWJl8rL8iBc/VML2ia9MSFhPM+d6wPnvn2p2 mzaimIdkxqnuzkIybSvq8j2oYpr+5ORDgkLe0mniOtSQtHlbuNsQ2OthDtCs6U9h4qc9uF4Wuzfb 7IbShmW5awdnea2ynnoIRnV6jTIzyJNPZ56KwImQITmp3jRa5Znz00jenrlUmU6A5RFgS77w4opc 4f4UdiUElfDd13YZFyJlb/+1cN0XaR7/1VMqHrPs7Ro5COM0b/cf2XQjwmezlOK5LL8DJd0n2tQE KkTjdM9NnfX+gLk2KmjcuL+MsTlqF4/y1SDTprkk8FElboCqItTC9dUoDnIzzh1WjqGHJWYzm+1D xlNMN9Y3LX4PSjQ/jNKMFgCWzVYWK+SMMAJb3ukMmMr88u3dZ02lbmBDI+A17YrjoYeHW/T2N59l aWq3sgG6X2zKaACPITxIH2ZZ4h2HChIe1p0+CgcMFIsd2XGSb74pU0OjHj/swPOMbElZFGyj9PSm UDOsI9hU1mVYA1cLS/Jj7meaQZBbiYEhL0yTnPgKJcWIy4ka/9Mm2GmxEzUowTiEmYQ9pHtUF3Mh Lx0E0VhdL/AALvtWToYSsKHwmBUoHHEBuqnJWuJ0Jy+DU4Ty7ZKdkOMtKvQPyuB08RoCzqBDmcdF k8Wql7ahpTeAxr4iID2eFTFuEAdEMlc3rCLRIoLwFqFV63YyMG6u/PlYaXl5VZmervEU1U1HSEQu jcfoOKynZfwY1mweuc6lttGh9RvQ/RQFYlsYHdPb4jjBzys0sKgRa72MvLjWljst1g1St3rj9JJf LIujf1/MXtDHNMSGZyjOh5Swlg42BJb19KctRknK7igWFu0JV3lOeC4jXzliaYldAJqCalXTfkwl 8vJFRfkJ9sXNiMN3/AfDHxkJUNEr3swXvGoCP6h0RI7OeLsbGf8AaKursgaBWILnKqjcQ674dsh+ 0lfGeALi+rmZiUQEQHBuC585Dn8aQOtm+UI0QUi3QLTLhUmZBYYSn6jZMEbFzAu2NV7IRfteiXMq m0aL+IAePLBP6P4ezLJPS2T02XpxHPuBTWmwwVLOH1BoEPdM5yBl5p3PVu49gPLssT68lenV3XRJ Ph9GGGPcZUrczYmc1qtTRaN1LnWfMiG6JzS2mxxkybO+bYeq3aNZTX2WeUiXdUGf7J5foD5I+jpA moBFSaIfckhVHJHIHkw9mICw0S8OSovOCgh1V/0FRvKAeBUDa1/HsgVR2zoBzWuKpJQmC7vnqUba 86OwlOOdthuDX3vG2YonjucgBvrR+FZeX2ODuWA+9MaaPl9unF1XNYNQRponG8MBIdPy8iWjHUoj 1syK9s99SQWYMRuRh4QgGr1GAsTY2SDmALrT8dyfpyI/A88YbunvrZCPjdj+wqU21zxqTDkJ+eJU DzevuJ51EzZ2iFikD9Rp9miLjD+ymlGDqTTQbH4maiXYB89iQpk46yPzgwGtipJfHct0QAx4TvGp DtFeSt/5yRo0BPwYhM4kHX6UePKf9R6NvfHkwiutdCQPlvVyzJZpKNIEUEj3xSENOXXjV46XC18/ JGtlXcJP6fmOXwd8aQTOLcUxGkbyhFZIBCXVVu9xV1l/mV/7n+cqgkz1JvRoAigk8/967AYRPafI /E3QbLFBzwTT1l1eGdo7kD7ycgFDyjumdVS02DuuC1dQECQrKDTUVRbq+KPe7F1GBHaxJiRhrOU9 +5fZl8dtuvFyALxoshJIEmHmMfyLAb8beilEm1eU0TdOtLkLQ9K+x88M9ArnLPTgyY65V2vS1xoT i7gIC/WRbv5vIe0okCLu2Y2KZ3AnzI+FuwV+DqTPbhdPS2/auk5rzcPc51gLcsp0XGt+icOGoUMP LYVCYXtaZwVSQZUJBh1gMhGGcLGBQReV5ozpNYYfYUkoO3iaepW4UM5P9olX0bYFZwlzsf/IoQFG XJOrkHI45+8tx0gY2+sRFykIOWPHC5kT/NYv7nGFBk4/XodoIoWr1m7Z5uck5b1qMzbyD8ZNBnNf wDupxjBx2Jf14duS9Xo/ynGSLDAvZkMBUDBMUmWNk9jS4EinsZw0bdC+bPXOfKr/C0Z6lrGkRHj0 Nm8YPimAFSroQhTdZaHWAqor1Et062s9LfaNonfyAsE34/zU1VA2EC4Lzsx8HwJFMG9hce3d4o5L adHLrs7UMg8ljIlPX4izztkx1DrH2KD3v02zr+FiyoXh+d/OqWCXWWqqiJmgbNDJtJVJK65AS4xL MLtJFBSmnIRssZAXLkCJh3UPUTv9r823Z0ZqwifJ1IxxNNTvixGOggwfpNShDqJt/FGz/+oBkLn2 +zLz46pSkBTkMK7gItLRg67CQVYkRfaHnyEkhnFoVsnlgQpqPbiR8AeGI4LIKEisavHZqeX7y8ev PCLm4Z0WgoT836FOREpnxvrCUj5SUbCSweywIaZ4dExzjUmXF5tlAMtb4B47pLvb+hd5VcCRrvWn zArEybqPZrhrwfwTUc7Ki2eoGmeTxE/vQj+Xo9rlCTs007Khqazh/gcImqxixK9NP8I2mciXZgfD pkzzbEdirgzY/Vp7JsTuDGwuEJzadgizmp2k9FuVW8MKnoTtIjB5DbjLV62aPMyIBjhy1RTIbPW9 iKhirj4LKAj0dbBXBfBBJLe7TbzSqzhCnQ+w+Xa4Cp4qjeE3uDNPdXrIxzI/3vZc1JaSzwYpldSj f7n9AvhpgkWoMHXy9I5QWCPuvenKvAUqgL/pj3jyXD9PKn8vxN9cTbGb+iRTPebIywIrS+j1tpSl Kz37Jxn7d57+kDi2kDx62gZaRiZZC1UB+ACozHL7KM/6SjdpnimKjfQHhL4MvkOORfFFKLaT/Xr3 +yWQKDoHVtqWQatzY4gwnQBJKQRul4WPTB8Oxd6IYI+8mImSw8aPhzjzJNIfw3NPM+HjZma1Q2YM hMK7P7PX8Lb9KZSzW4/94NRF+B1qWFO3CUlFIyzVm8BVLLn2EgmO1AaGdpVpNxYYsFRDzZskqJvR CefnqAC1dlThDeTjPSh9DXeJc/+aMmVb0tuuRukIOE4uNnHn5DNMvEgWslP2J/2L5uLF95Osy6vP Jwnd3jEva2N7Jxcz9pz3sdtz4Yo7BEWF7Uh9KfANXBAKOG66qV3nrJny98+BuZFo1ORy6Km8fk2q /vEGfc9FY3831gikGi2xISOXQwnBRVfn9bSCxE5ugchs0RtPFld81SIxQOpTQM9sapxnWTtQ9h3r 3jGOiWQT2pnaPtaYcx/wyrTjpxcKjnGP5Fl64IXhA8oXG6/me3Pfz/v6/NM9ss8VvUnlXGiBhIKo 7MPouxKCStJ73Eeuzpmzp99L49bPEYgUOHRu/+2eplxME7+MaK3Xd0Y3oNCnK1GSsjDxx1uEwDFe Qqn+vkZlpLOhAuJGWA1cs3ZMTddDuWHC+CH2g7BZP+WX8QGwPRArJu3rM+OAaba4q0YbYik/E2Ob +6Bw4Tog75FK8SmNwedrjAG16yHMNbkTpZaN2FLZVWbRdHIshUlVHi7qVvQzFG7z+U1WWyDFvPCz LhhB13g+YdLPBzGMtdCFCDTZX7KZgJKdVhCr2Oo2l3u4iUpI0Ye2qFiSOzkGhP1UXiTRsGeD/pl6 wT06QiJ2XcBf/Lv/PbiGjeXL0ocN98f7so16/Gn+XrpXsCruG9IkLV7Nc1wco24JoyjEHVm7zqgZ d11y6+AVRJeE3bDaVsF3u7qzOlIMWS1d8qsBP5wdVeXwd/wU8Vky/ijIipUPv9PKALwL8RHq60nL GmIqPkiPVGG8WZ98aiyM+jXM9IQOjS0aBUQXJ9puUvy/IYkYgRjCCegA4tHaJOHUHsT/KVstQlIP vQSJM5WO4O9jI6rkf9fFhnOAbpbSSiWLD9TN+QweMpk+v/VKtwVii8SBTHvr7xnibTC4Rxfi4JaE nBwRlrVMwuDeR3HVuLYn9Nhhkbe7cdZozmRcU++JIQlBmZNJjKuGN61SxCYO63tT0vaTr25EDDr3 Xe+DI1UwQvg+b4LdX37mfC7OoBpdILwNmqQSHz0mlqXL/WQOzX8aG8JvjTWvh6KnhTg5bMc0Skxz ephEvWNVwVQhMO+NPDeP64EGkOCstxJyNLweqvwxEUCbMnRrB6JT/gXnFrJ4zZ4yRJdhxzQURbTm txiaTJV8aYnMkDKQbGauJ5bWgi03eU1QDKdG2ubPSORJ62HhWhgBbKfMxBeu+MPlNZycqmDv5GsE nJqLeJu07vc7H4aERwOUgozgy0PouT3rOGTa1XVQh3Zr681X6Gv3S8YzBoZGiFkcK/0CZHW2L9ii 5xtFxPPLJZY3B5NHAiMK/CsF8B2ps1FkPnITym0Fs8CgowecXRRgvMQ31NyJr8aIgEK8kJuIXMrW +xEPvb9NFqSrd2m7HCEilZ+DKqoC10BOVY4i7LTIpebf+6UysMJSaVGn5H/vbSqhkSy77Gr2FQ1H h88F33ZM80YbP7u8nn3SVZ7Fx7q7Uhleul0k1y8R/ZBoITRWG6BEY1srTfVHdB5FR7gaQrwrRpia ddboYe3oqnpbBW0txXbRaG0dQ/M56t1ndRqLrZg7yHVK+4XWPIqbA2F4Jtxjsv4CeAwCtFrmzbIQ 5vGIEJTmSkUbU7pWluS9ixOgU354CCqI9zg26im8D1LokIiI7P5zTDIR2RqZPIqZGM0xhqyElwSH 2Ow9FcHQ/r+y6RXW5oGrPgNQQvoe4M52VQotGrUGRivd1gwdJhVwHOr+qHW8Cul5adAAi+jANcL5 RAbolYPdz4Qx8WwQsv9VpfiGAkVlle9HfQDbMCt56rD3oqrJQ85XS6UI+h/FdFjgLYQiMjFDvAw0 l5kXzjFDq319WesiBJy/1FveowJp+HYm8NWSOr7jMK5CBQ0La4HqOZXLhgwqmN3hEsogwHTcXf2M OJ4HoGB0m1GCMXhsPXawciqJQs+JfukDWDw7286gWRenTqb/WlR/sE/43xq0t/H8Ud9YnloHW2qS zNmrTKWubDGWdT1e0CS1nszGL7GOLpc/XFsvJsPcAh8xTsSv3KjWGeZGSZFUShE5wlb5MUj3bp7F AYqJmz2t0qHk19HjxPhZ9y3NC757DeLvmI1ttMY+2YvJvLvBN+IJMK+mMjcaWWVTyzFgLFMh6IO8 PGi4xr2lIXyS/4CyY4e2Q3IkfKUtExFY4FVAyzwmwCqxz72HOmAkVkEIaZFLt5IH6M1BH2UHvqhH 3S3QTlkiPyF5viNuQhrX2tglfsVEBGpD1vZyK/5tv2heu0o1dv3oBCXUd2Itv2JS0iHvxBZN6fDk Wr899rgNvNaEol+BiFW1qsK0/TUWh5DDpy00hRrkF6CyzywTYtsrrQVQySWpjB7FYAHxl9neWOaK 3kgTdh4dRe9VFWcVXmGh9n4iAmgWoHv0UW57zMKNOBqwOibPYb7W4MrFWOZH1hP/mYGV056xb7hP 7FhgFTzmAXBT8KBHgvrLJrODG6zoAaI5h7d12Z9g/5nZYqweqVUVM9GAvH6umwSCeQQ0nF8e52JR LL3YLRfoskHGW6SeaiXwf118brulSmzF2HHMD3QWvCbRT/5szwd5LN2TVR2NKb51yOG1PpjwUaye anGyjH35SzMlW7CSLhtH40VFOr/5ybCdUeVNs+kUCXnIrFQj7VTuDYJkdoiTme6BwJLkqHWBy4W2 3crte+bof6QFyD7DdqDphW/ecsemot2MJGJlJfSeoa9gCjfTPwiOxfemWBAtHLV2sd2XoX9NU8cn uI5vMoGDFogyf1v1CkVe82bgSNCaTZIXGPocqvgdlyE1x5le5h+bzxieEtjwtWmVamGv4hnTOUBn uZDCGqBvZyZ4RfssAfC+RxxSS9MOjap0ZsnWse8vM8gIRVHu6PM7d0yJ7O8uSFbVYkPf2PzomceG CxuYfFhjEA40rAT+11NlPRRUE6iCDA5bRg8JD8dPT0CS95x8KoIYIISd9il4co31RD5SC7YpE0FX NOCMkp9IaharWaMSlO/Dz20FwxjMigsKFNviCzLQBEWLqTmMUfxZNTbQiKltK+HvmHypPJlUjrmg fmffY1o5LbsMSxCFZX7gP6IOHWO07ZFmyi2+7WNSnLdJnh8WkVivqwZsgwgP4IINiS/OGPtus7F4 ldgm4PSG+5r+x9EXusS2zBdwLybBaHwiJ83MLkqMfFg+Ig6QcOLLbMYRO+YFdYfDacIVC0sKLMx1 Dq1A+qbobYrvyaCRBSNCM6t3Vs3jdtHfU3FzI63NXkJ6UAPYxg8ryTiBaFU+74lg4sE6WVjyZ8fD 7xalvKRJ1k5q+a4HLDZHV564FS3k49TyP3mtvO2edHzTN5B6NAqGHM8WwO59UBKQBPpwCgMBWTzt VZpkhq84+90/S1T3B+BkzRlGGDacIz0rXiMIFQH0odQ2fugxoN4XH7ZuKu76NHsNqVee5ofAkJTp rZd8NIQH85oO1weVIfYPRYT1NMsijPaUYzIjfju0SV+FxLwQofMgxWS6WkvCYv4doDzdwvpG+vUq t25sB5lVsh6X8TWakM2Gm1iFAmQxJOmxEYKXTv6wS8NH3X/dmASbUfjtw0FqSkt1Aw4cJFJ0bqZ1 toLjC9xsMQWSZON5E8H50dpJr7dfwbjJSxZZlfLhVyaJWC4+uJPdYP/7wG5gWdOjutBNfm8ke3X5 A6dURgpON+qJJE/rC07+UPktbcfpKo7xC+1/GyMM8ZgMhw7QP6FMlS68JPzUUf3jM8xjYPyBHEdL nDhZjZYh6tgwOONZ2J+qmnkkl4uK87pzo93u1ROZFJDyPtUl/MVPW2e5b/1iydCQ8I36Bw2E1LHl 8iWT+EhsLz/kV5d4zf4q45Rl0ItoWzuWQQJqRhGUsCVBzZ72msefjG8qq8xKip3rncznvwJ8eNye bafbK78pGKZMPaa838cOVBnmNP71AuhCoMbe64xnh2yfbyzflV3aV4kd0TmaehYx3rtOezFoPdYh StL0aWSzzEQb/Sd1315mcbnLVwSmVQ2lA50V3kH/7bZjm63lK+ORqVJxSLdgb+imRbxS0OfJCtP8 IAK7MfQbxRwLJ4a4t5SV22M61zIFk+W71aLG2KedfIJWxJi30UVh6Y4+V/AAu03nVagV6MbxYOzu PP9xRjXDGbObDJ/BqFaptv0a7DPpQ967+LLH3QxhAYK8jDh54AqzkYk24kSPgxmhSfDTJ7MHYBMJ w7AKr68Z40uTjaHnrzJ3HMXrbpPwKg+QKJWmSyReoI82cFOxErAbzUpqhQMuJEl022qZDyhRsnLV pEco8YBTGs4Hv2dP4F0+panRJnIFyT8WZZX9V5Afa6gbLibn4Tm6zShBusOd4yBLNLI8D6q12Myi wk1ihHae32/6XS4bnF9JJVpAWY+xKvPv2qUAvx69ll38YP/VGttmVWcbCHNSczkJXPIlxzfVx7P8 /D7y2tl7bM9vlo5yAuh6KjIktMAdHNRo1snt07L9+jlwZVOoRxLT0zVoOp/K8ze284P2XhyQR23d lGCtLI4TgW2pKwpJF2/Vm4QO+1QVRl/WypJirDwQkubhD3j1k3pHLKDPj0AXEAR4TPtM1Sbv1SFW 7obtFhDKzqsYz27C93VLTaZxGzSadshfhGkk6ZRzzm9C5ILy6hIFY+0HsVa37UeK4P5xHn+TCu8T X+h3UgE9jKaN6EC+v/mfEzM2IgBHA7rbHVssXSiILR1xKU9Pd0WD7//2rRoQj9R0IjYhq31Lybvn XD4NMcscOktbAy4ytCzULtP4kVpvPJSjkW6UWNZo8zyBPLIPtg6UpFKLzxCIV2KHpjf9eNHd13Zy 3kR+Joe+FbHn4Rx2KMddMXqWxYpruVW5fKprjnfTiAAehqqnGb6qkuTaDMs6xbWZBVlC1qOtDwdR z4oIpvGvBzDGy9AbK/YD+RYUCVL+RGrndPu/jN1OjNFv9EaiDK6oFk22NLXe5Mr+OQYuJUwv2DWk eFUZHCSkJIqnmG+r5XRMElQNQHuYso5ZLLBTJmO2x81Kt6VYnQM1HPNpBOQu02etmqWJ5RHy1CYa Grd4DOoiwIMUL7A3U1mYrRIxQX96/yOrtpBnor4KQhYqmxK+etHtbDQ/nok7A+P1Q4s1g6rJcPdX s2hHKvseNWVetA1chcNloT3aq8NPt7ZLjO+JVzGwF1Bxh4mikFjCeVO13kdiJvfhHQTMdjBnXv+A xc2+ki+koqkqBAJHDSC/btO27x93mSb+bkxsFLaS4vdL4Nqsi6SUx4rWv9w0fayabvRNPTrrMfJ5 UTOKgrHAv48KDUuaZQpyyD1r6eJOkBouDbYh1faiIIGHPhCxuGuVaxb5YtmcSB9W7sKx138byrwa 6jkWuRBxTrPKN8XBnwqm2xHCx6n56RHuVLEUjTyL5fd4GXcV9nmhI2RXLAsfQzbqst/QdGbtNVso m5n6NB6mbYpeZtVFuDVIBS9iPBZsu/ZNYcTonOA3aKVXyL20TV/1Mn30lQO/Eq1CMvPkxbL6ShL1 Yn8uf4pTbKOKPnCPbvnwQrayWSCt54KCSEYaSPPucsXTEqeem6cz/9npXM3fOWaV2QKqYbpyFRyl EX8F+xoZsrH8miSufaEMujgSlhaVtvkHPCWmFALeMnwsrxtg0pKLl3a/mGT0PfMlrpI9AFX0xfy/ ZuT1og7Nyzc+CXfPU0JWV3fSck0yODVjEYgo2IWxhsfDmswA1ZT2/tbGRTMxBaSVm22e12zSO7dg apdSMsiTGNhzIpQKswwLvpwIW7dv1+epXEr21OEkuN4SMnf9cOaC/lFFb412wHVPdjvXVFZD5Prm l+QlaFwzVE9YNfmtlhvpqPWoG4Scd2fq9KruaSaN4ndrVbQamCWbH0uCG+2SNX4pqmqfATVpKvg4 UvmpDbEKjA5GWBWjnxKqp9+46GorXeBQDUmRGaz+VBc+wZeZsRx6GsMcUo8pwaSSZKJiIHOIAZeF GBM8uupKMGd1alS+1m/ujhFHxZ/YHkrnRp/50xvJHoprsNdFgwq2jvwwiwszYbY9tcbKGsur1dkh E+uS0PiTmvw67lvec2feysNMEgwNQHHJjdSdyhfrrqt0DiA9EN6igWP8sLLid2uGZZWsAahrjuPK 9NaUl0RWqPFs+r8BH0rsQfIqZQa/InRH51OLgL5Kg6QaCRwMor91d5TDFr0yBitKPeSbPpBHEoFJ l6p3z9NTDHk4ly3iMQxeM87DJk2sSnFIv2uVjceKJEWVn1OfLPePOnm1Tk/DSo3+imzzGo//HAJv oy90ssyU32m/WyhK9dWN3HCf3aHta2KcPZalJgh5JoFZbzF1jefNrzVmk7rxo2ivmP2HPHiwKW1P KbW0GkrxqtqYXWvbYFjxuSip9k9lWBK71rDGu4wPfniD+AqXzHJnsZLFr5yzePRZH0bz1Nwl1v1c DBD9+CMKdl/Ift+PQN+g8C0WaAz7EXdamkgYY7GxjVy/D+0c7JPTzsqlV2cEArNuvs2S0Ajb0eKN vJvqHZgiXU129VnvXxxEk2baGieoGSittoeKC40KifmALjQPjn02GiTX5Rx4bIfxakONcI3LhSOs Z9+LHg4qShrNkxlVM37Ko/JdHydtKyz9p1GYI/Q0KqNu2THPDOi2eCXMIwfaLETDlVH4dUvJNOql 0b6PwBOU2KSGnOs+9c1PA8qowrTSjJtRF2ps8q6vXxinz+ntZrjQz5qEE0ekRAl91U1bDNHKiAz0 3WvlpcE/uBodX9ric9HQC9KXRrTMMEZadZYNBYdvAjjwDyVqWLOi0sy+kmJL416e8VfhytsZnfDy VA2ij/dXejOUPKYDVKp5VaYwcIsNcneX+x4fl8uVF0QBgo/aq2H34aIumljOzak6ay26/bpLeOeA SQ7UfFB24a9mAmsRpAIAsl9UDHFnOm3TWNsb2Wge/ILO6WzUX9uiXyB0utYt39K2mny/WD22i84a pu3yzF0OFsbKYEtw2zchMOCRP8zTUpAJUCiocK3OztwKZorjHRLfFooWaAFV0ckVhPQEUq9PN74K p7l5dJGs+vgx0R2JWSn1JGf+dTn/wn0qly8hkjj1UDU5VgYlH9wLza6ApYldqMK0HXxxBN8giyRg I7JejzanvVJJJIsuA+ySNcneZu1zyzMxgj/mKHI82vKjPX9A4MKGgOcAaRz0J/+3tWLmJ/EgT2uB Fd9xch7vqQk0LQVQv+VYWE/j168GqIYvCPi+WOaSnzzPjpQRlh/QT2qp+w3+Dayn163vWzookd5O JkCJg6pwsbfldFHznKWcdZ9Zft7eLkf/ScS+1srEZ8irbgQbnCaoUexu4bo+wYtKDp0e40nxEP0U JMdx7qiwNfJLkI1PSo9PiXxZbIy8UR7FK30vU3zZi2qUf6ML73ApsPHAngkwckGIiSlt7xs2UUw6 ACIdBDVAaFiLs1zfpGrI38VlBBG+a2sVseUsDW/gXzgXmLOVoYMbmUchhjwjyrEmw4d1QLz/dsM3 dsWo5jKIUsezOR+qVcN5L6XKU88zaQf+NCAkxI6IMPwHtDiREi1t6XtD2hRvXoejzVzqggP7+pwI VC+PqEbYwsD4rASC2E0tpArU+Q5/KvCS0KH4Wy2mbFQbKozxIXOlfV0Ue/x2MsEqX9ptl530LMIm 7sefzN4aZZTm0vm9yHYVPal/NBpBXbupkt8xD/OCfFtN73bFSFFo8zeCOQUJk20ZY1fI6j+JJdq7 BV3uaDZ6ALdXZVH4zqSk0/fo5beOImE4NDx2t/Vaz8DUB+LxRj1WsH0QX8YtS8oxwtoZB0w9Bk0n l6MIE80qIwaqLECCckJbOtergoGNTjrqJA6cZ+MFO3s3A4Rq0xf8f+cAneS1KOZDNYQYmKEcXo67 LkoDEmLascGx7LznjMPcojhsjntyvDecL4HtaeOLujvmQQqk27W8RINUv2SNSxTpCA8qz179gQUe JU5LSjrs6VBKFlBrriXyJe0ZTbrNcBQnMFUM1gbQB4kENQ1U9odiWYthoGzl/OIC3bdDf6lZAKu2 lNWJ/kVvybgVDkOaQeVdapol7yw+eOpafte8Kr4AXtdY+YaXzT5PpztYy+h8eOgQo/v5v0PmhijS h4iqoVMe7IS/Q9yi31tJvN2lsTfyQtN872Buh15Y5PTjXPS0fT2eaUKXriurWzkMsamkIEVVNITt eooyNUelD0Bu9ERp0TE39pybsusJaZTa/L1w4zz5rP+M9NIzSDNKDKySMEHgLIUzsluQcdDoj1g9 da0CmYvYQ3huJisnjyZQPybSlrTXEtlDJj94ntizbv0V6+mDIMrl6UyzIHEHM+8slWJD65fbL1Pu udv+Ic4/ybUrx16JXEiavcDGYuM//+CSRYdZnlkZluYMTv8nsa7Bv3Ty1gr+XtNMRo3L16z5Rwnb 3tA7/Hr5nFnO6Bm47FqgNlrilcnSjnt0KHdalTDUQIB3SbicrPTYVT3jH+6Hs+wwfC32bjWDDZwG O+aGAKkG6fsyRSzKbVOWD6jhaAJFACpfg837XYFAAuGSNndo2VAnLejxZOcKx+gcOBK8EQ5HxShp 77zKNmcTy1Kz5z1W5FLHgSkErb/npSnJhzCKwNuBySm7SZL+PLBZT149C1AdyUHORZYnxeCnPRNC PJpvjAZ5phlsmCIecsLSXTEzUnKcgD4EQ7mIZB8hk3YhkTA5CfXFxAtD+WdVSinr9cT4ZY2qUPY8 MMU8TKMGyuiSvEWF5stKmC7JQM9IZ8sEYYQRGIPaIB4/77DWJDJftDptirqlxG6FvvmQwXkcqGMI /lmew3NKWjtXFeDM88V3BS2ZT8b6LjTcjKe6nFw5YgG1NMClnUkKC8f3hzAD+pgCxOPkTuGH7XzN lZjaoc+DuBlnWhmcWtDyNzngZntCSCTNjzh8ngvw1qC83BnSdfP+KzHHylm7QLedahZEEWGJl7Tk F0dMXeMPOV5o6KP3rLrakapHTIkAa0sQqXfqXNGET+Jv4Ydye9C2dIVqV+7kzUeVrpYtsjO1xInN 52FT4bq7FenJtrIXpQZQ4AcKEOGATpR+QLQo0jOw3iA/EmHk98+mC//y+bkdPM91nwg9zE2WRNAs KPX7CbzbyoNvkUNP83LJR+zT37L6flgk2CfFWjHUgH3nYuDFwLuJeDJndwaNb//SMs7iL7qyDqDu 1mJtSkCuehta4DHvEAJPszoqaszBuYkU5pXfUIYX5hMmWWpl0MM1odPLP52eTOhyM4bh4sSJDKBk bNoxg1IfaOe2Qalgx8a1Li5B/Gs0W4Hl7W02DieVHhj4jdbDbJcHmHanagKdpWR9fqQ5JUZZ3uJt WGBbNDoOXfp+2t2SQWSkVZtuY6DH859pxnbwbg/MzTUy21kgGC14jNLnBs3jPVNva7oUDMXaIpci P0WqDkeFUfHoYlZkMfEBzouDuhjfG9sax+OeOjCkcO4jKwTTCv5AR84rOwNqZsidZDg5t1AgEB+a UA4ICz7KAvTwrW8cG+Oe9CNp7kgZOfdvQubcUVUV8tW0pFQ4C57XTHYh97eLbi+PKYvqoEc81G0z uGfHvWU+fNHB+A4bhnp/dUd2fr/SyTgVBOMd90xYM34VOFpcGsu9X1zQKXQdgWEj5yE6zzrPU11C GTRZodENjMlzxfbFrDP+wal93eKHOhf2HzcZ+bhudc0Twfqg91XL1WA6IsLDFHjq4wr5nx3tDBsr NjaJFWfSuBhCzHzFkCWMbUOUf3lFxhT+Ogb88FaOcCKZNiwualCz54Zdy/+l52dlGuifbuhe7xCG p4TL9UvIMmvsCsG+2Gf6ljFlrN35cuRF7wlMSksLB81XE2ohR5keempvwuUOnaN8S8llx5JkdU8G JgyJJigdR+3oSi+AurzW1a54cmFazWXeImVlnqK3nQEi8qYRP2A9XCap/4gr3J+JhxWeoeZPDA9J lWbUNmLdCwc8smNzXeWlrT7bNTaE2G/YmlkYqLoA1VAu1z/vDPwFP5Y9hLpX0jrN4ZqMR7XegNo9 ezoRwtTZDYXWUKwAX1WdKGyUczxSda88eHDQOJg6oCER3N5i6hqdxz/TXmD5P5r28aZYIDxOU2VV x+IcQ2GmXvFuFsRD7RtQQo/Dj57RrX0vI1M1FEGDSQWE2he3tJw88in6JSvxybnCVck1CKswUL1o rubhqUfDmsTn3Mb3+CmsbNhwVSp+4KhRaP9pk5k3CKBhBZovh+FR1CTo0NyOh4rHGgWCQVLQw1A2 IsWTYqnLfv40xhEqUR1oZWxo1U33J5n2u2hXcQtpPOtcsypJxknnNKpOPPoxXYs4IZLIkiqEtgSv +dPt0gcBcpKIPe+TrmfCB863SfHWo8e076DF8iAfOLMQixtb05EEqxprdj+fE27cLtf2eYWqUtqg kAT0HTt9L6m3MCTVOYluFm4wkMgt68RvkeTlHzhiCNuTV4u7IBX4VSwUj0xLPGZCGWyitTun9itj SO2jadXFxePlouozV+mPWCoFytvgO50Hm2/1v/H4U7Iitz5yRWHPDHaqnod8XnXooi6zw+AYC9lK dQ0FcK/g5akuQcLzhXifo3QaigH0R55mIWkA4h+t/OsvJ9RY8NDUCuBcK7eId/TxkgLAdkanaETV VqfcQDBmLmVqR3aU4wYiqUEUIqjRcKV+I4PIgmLgQ1s9ywvXSDoQHAZz8ocDp27jaf0pohqO1Ufy cJW6/l0nEYM2g83pu3ugiVBvckYSHsfN3LwYTwkE6YUm26tUy/yLWXiCFQ/zGxsHtT4aMCM9fjXV ylt2vRRcJu0vzC23/3kV/TSQwKF4Js5MJgvjc9tDwTUg1+Z6d8F7BZyc2k9YwnxaZga9Rj5NmWLq 2PIVXKHgPugdBdbogtYp04ASj8ZeArCrEpcKgsFgat5+QBaPDpOicKaN4yo5qwY3l0d6OwcizWoI 5MYJSgJC5JrOL5vmXFttjGrie9m6iC+WisJHe8df1X6Aeju8nP2KJqa7F52/YO6etRJIbf5yjvp9 8dTDrxMPMvOv6ZaHK6MSGBt8mpLX16hT2HPc8FjppGaa5trHIWeT/N3G9Fe3F7AqeZ0jNAi2kIBJ vK4H1cpIB1LgK3xCwQT8cvUfEMAqlXuvtG862LL6McJ1VNkfy/I+Tmf72jJf/MkIGDTpJTalQ6vX gwLq6d2PxZ8sSjbTLPkDi/z84pa9/7JHu/JyFr5Z8fb1kDKll4CA+oCHTr0p3JghdoWxtKxA5Mqh 53tcGL5C1EYRhfycjGcQO6p9b2aC5GmdUPivWzIvbYrmi0xA8RYPBsmw2kaPznvxyCtlsHxWU1hT dYDvYSO0iWqTVy5aCN3U7LQkClTWCna+cVr6C1t6ckqxztltucoXnmFfnatjYCsA8W/JgHrm7JNC YW3vPVmH24zzR4OWZmdglfaJP+vW29sqMcdfTwxPXJCmA2UPRGlQyBphPtrEjCh3zAdkOu48VjLo B788+EKWuw7yfxuFBhe2uikIzBXyYW0ZRYj8Gm8kqn5NZ6vQKWd7mKr2SK99EanvF0jQFmc9BWlO 7xywndW75TMgWnh76S6/vmAx0peghS2syLO+vE9pePFhD4byVosRNl7CeouBccIZApGgUwN8p3SG rc/zLi9/gkagN5D1wlpUliINtL0AkmTilemXX6WVa48Pu6hTNunBZpRRZAxtivYC6Vu3osJyaJoN Plw24BJvgiE7J22IWl3mBHRkqMo0X+LWL6um/BaW1OT42opwhW3HKwvmNhNN2RZ6aYps4FunCwjn Vrb+i+30oRAtHHYlt34sTnkxubaLI/2TveQOU9ws90s3DtM8wYGIoxh9VoTYyUsYNyC9w3XPmtD2 GCX/5gVmQLe49LjMR6FqGE2CzMPpTEYrUafX1RH07CAF6rkonemL6Nwxaa+RQ9vfGhm9h5heZaXT 1NALMKOAgVkS6mpA2xtuq/QO1f0midtBnEoPPhOq9bMpB2FuQIhOOS9Pu/0lohIIdQZNoNY785Pu IkIGtZ/xTNRvH6yEnooTYkTyvb4/NcWVY2n7nCgvVqwD39U5EwjC6JVuLKGV9FX58BquCIpls7fC tHM8TJPYq54Fz2Zcm2nsAl/MLuvcR49PlHnL3zNQ3O/AkFgXc/xCdukUyCqr9VPpT4KMoufaRAn/ IZMUcPbfmZNR+LN92RjHSIXU3o/VVS7VBStgUmUMLX4L5xRPAqfyC3SV9p0Ya4RxkIfGzVnpuy5A hUd+sAwHB8rj+Kx26z1Hh6u5W2uQVcq2IQAijnkjJbIl37uDrr+Onjh4uNP4Sv/TLdeBINs1onhh FYhLOif/8lPpBuXjqUJdtPelY4Ylfwn35E6npgDipbffpY+XmjlQAYPPJn8MpIwFGOWUsaXHg3x/ 8EFhq77UABpquCbXRw7SoOzJiDHoGXZKoxWFxcQItlMfwWixSTaKlZCU/xqLP0klA0Pbt5THiHu5 11E5aAzpu4aMVIw5Rgb+doIZ/YwgcKSMjMj6tZYE1jbS7TMdXMBrCfkHnPYRuDNK7TtTYjILI4FL pKDpLKaOPZDbUumpdDXFoP8g+JHx7Uz116SOqC8Q7+0QottT7/pTxcL6UMTbhokgXRpiO7RTSh6i uaGOKoLVm/5ewHE2bT7sGiJwR/CTHgAc3bb98CrJbf8y4eKI3VKOy9ipgB+VFS8+IgFRdOvfCrxs 2KIwAISG+3kLy2ySVBD3wiSE2WXhNDU6+F1YP2uOruqufQ+KJ1DOPgi2oDERl+JjhhZeuI+OW8w+ KDepQOQuKiAWB6i8y/Iq3tzhO05fj4/cR3vCG5G+ffd7qtcUmOCZVSZ4Mtwt6wrfqz9m92E0xNDn 4Ceeyr8wwsft983Tk1Ep7xB9yV/05QYJ1TonRb1+U52q8PqtIhCONVGM30W62Vyk5A9peO+3BbJt sm0+FHpYNAFZVApOGXR/USeyfgbm9hAXhVmfGnDjC3WZztzTYm0k+wWOFLm6BAtPm6U3Y50WdSaH xlJHLHKsqOl5k3s8jgoTmb7OT9J5rrRwPM3kxW/1zP/q1LqWXTETxBb+ruXsW3lYnQCLTbbI2rpq IWyMCu2rVf+DmhIb0lZcnynaE1ts6n5nzpGq7JzV6QOTL2l3hKVwb2LcaXp64GLnp8c7HjbubdjO 2aUvbL8TlacKrfqFkdMcF9ydMyueVLUXON7McyeqE4rckoY2uyHa0aKElJ0HpJkorxkrFdNSOo9u J9XmFCsTSFGXeWxCXebExaQqyMtrxDVQILoA1BNQp+al/fj4UfTrqPzb0D2DoaX+4QF/M3vz1von 0VK9tEL9PAHTZu0IuHZ5lBvoMjrDG5ulUkjZWrFOFeCYWLjMrbWB1FEh9dMGaw5uMIh3ZLdrsDN9 fUifdBhdEhVYdTzSuHecWOHvZdv59Dqeev8RR8UxWFkdJlBGxRJqXWevFLQmXIeO2+fgtPNDgk0u zMZApUSe1F9Q3QU8iCyPiSmB3NKySYcizpftsm+4BkcxoG/4ZZGhY3jOi5bAeVDKhE0mgRVRv4bO WIRQsw5hdL5OnYbb5KyqfSm82SpPu7bJtrVF6X8Eq+brVjW3fItt2ruAhyHJratBk8PtrsjbIKgg NEiiip/VnYomfhs/IvNEh6wbA5MNDcD/J14xMVfT4/SJkyLYeScaLzOlYAtJjlHVyZqrirVp3j2d 3IvZxtPnLUNgRuvzk5v3YSIomD6/aq0Mvvui9eGQj1Bvu4JaxV0A4TRa2JfWKaI/gCDUCRGgFGjf 2oHoKkiHY/1ve4e0qZqIEKvVq2VkSQbofPxUq8JamEKqXIZ+CdxLy090m+wI26Zu4y89x5jEIRRH +bmiglb4ykbZp/BbrjBo5oAa8Xntm3m35iNPghbG2vBpC4yYnhQ4gXU9A/0nk78Ht6CKaxEdxSTb ooqrpw7yAs6aIR/dnG/TtSY3tUDSs1ATu9JNDkaWJQ+fiEXMi8DInMddLbWpyY9YUUo+2LY5xpWx eprQbWY7hAEyr20mhWS0pwXp7566yFPQwXiGCnRCQKIu6Rc5EnhiuiE0sfixe8tuLRSOhufQZDjg /yHYvlA/s7J8RjuvFD8F7TKsHHItSpMG3hMHTr86XNDWAAmfK5MbZXjD16L/ycEQQ7p0bxH4pVbt 0/72gDFN/tjdUQp9EjV/+J4R1du+YwAZ1YhuBxJ21yd6Ixrt1XK0WBPdn/beY76esyyXcxpeofDf QUTPOu/DINq2HB8XzcdwTXJtja+TkbtdIGm4NJXH/S6M4vresumBfmCQaOAxTcTaIAuTTX773cey qN6h1hB22K9E6KJMWHXWqBJTKDbWb3FMhqzpq5z8kCv+pzHenCWJBZtmFeWDXJbBT9AVxgoJrPcZ tBXyrpuV3asmMptipg5lcz27EOaix+K89c7CPoYgIsLRQ6GJyDhonvVFeMMGtM53fRQjEoGFuVTx o2CkLwzbp9UecLShiiqHZDALOeSmvw/JzOmDb/VA2+n0P1sJYRrkxCsbtt7IARGLF/31X7l+beiu WJUziWoFLZ6uwxv/jH0O5tVD0p7NzzqqVotTZMLCND+pbaVuQucr/YRhvX1N4Dyha9Q1HA6GlcyU f06AQlDaY3Q8sFrmNPkdPA1rXlwZfz/UWosh9ueXYrcuzAbq+nC9hmzXhR1DLfFChPpQHAlG2e/v egGQaRp479nWk6BnQaugyB0+kIdEHtqCMv19IIH8uomjtnhUUeSR0aGhdEbobXoRCDUhtHAJ6ZGg +CHmEDVp8jk4FRRND2uyRZtSi+fnstkfMF1igUhz+Dz/hvOJQ5B8J2nHvewZyltbhKeI+o92aqk/ FEBMOENURY2oP66KUmu96THUDUwsm/SwR6egDtXvtzwi3UU/GczviTsP7RkqjApNLA3lEBPsMz7a 7T6IuMiCOYrtFZkHcUoXKBQ/Bj6u6/VgP6vq3RoL4Gz8uIh3iBldmXoalhQ7J9Hn2nlvrdgFewuB IekEyigwlhgtkAiA/Yy/nDn6InB89tFw9QGsO+kwdvPEsBLLrl6vkKtDPsQT41fxMRSk/t9pNEk+ CzwyGHG1z3fJHNCdGBMfOVUrnNnvbr7+HiwW7M15W+HDK7413pRCaEx3UGkKEswPgymuDno/qWRJ SIYhHWD10FeLANZ4lkYMLC4d7XJebawthEjD0u8lKioGLFAmZGDMgyy/jf/0F0ILY/y7IDF1vZbf hy6zkrfB81ZBDQnnPHIDMM0Sn+wlGJ0ynOvIouUfvfEiECAQh1SClhB1v5RDzeUjHOqC63nRfP7T uh96VsMCt+8a1HBUM2L2zhPtdHBcM9HOvNpf6GRK3CMDfy/wS9VSzYt/xgyq4fEyTxKSuepwqYib Xgk1QqnlPAb6LCZ/YbAAP/lEKcEeIFi6cxI+FRAezePmgX6NRK5hBPGJVQD9QJxZhGjpesLNUXeg SAermyqP2BsiJxODP6Nlbfs6yQIG9RKaA/kaEZ1R9PhrCV5Ku+qr8u/q722w4ZiLpTK4V9vzU4Ag d23j5gVhra4D0yJepDvTpjuVdOGtZZjHrNnNV5GC8b4suKh2gOaPpUEMMlqRd0JnIz9FAZmpqZ0t uQZwhd3tjwn9Me9Gj8mogpRumirFGtNWYScaGJs/gkskhLGY8CGcSNGycYPL1gopzvuTGiNHBbz1 GvgVvokZ7IxWIWUQaNE+RNzrWL8H48VI49goXLgiImQDXBJg3M3hNsNARzGFnKtZ0fvnv9Qogqsp 8bpqCcBRO0+EpyRB5S5ru1U5n1Xj7bqDQ1sgoHn7SSFLmySEWF0ljUt95wKeY/fyTWH2cgRmnrK0 oCycEHerhI4voDqvmiqcyy5ByvBSJW3i73jGof3kCWEq7PCNq/f2G80aqLKTMdnJO/CJIWU4ol56 ionnE/hnqTVMCjlwjIpbP6CeLGIwmHpy4f0qMybn+itc03Hnkx7AqQhi1h7gIJdOZVjJgcKF2K9t ODuXkuxHXTdOZhWd9WPcAv9sa672sA4ZDWHq4rGjYj/Put62wGrhrPKiPIjaBxeJB9T5lMDvNL2E a13j4Pi1nIjkU88pAXznwyB3vAeiXW/uLhWmKw5ae5926CnGK4xlG16Tjg4sIPNOTWCfK/eaoWAF em4wW0EsOiCd/d34xqXiKD+0MKMMhhryR2kZbkKaXqPn4w6ObJW2RKhCzbUS7YAV2XG8N/DNukHo 029X2rsd8T4gfN7taHqduFi9bGrrykGXjHNWCOHOq5vrLOegbmmPeG3w9h8GFC97yzQcm75y8Gq/ oii+l51cnkKIlDQhXOAHSBN2I8lGk3qZQukp6ObbUMzBbrd3RV0p4VCgOXH8Yf9HAFhLCh2VT6fC 02xHcdO9rdMZU7dCIBJjq6/LNjSnBsK6SHxJ4xLuo3+ZzcwrzrOIu708ggEJix8gge4HWLOJMRBT kAjR3s6hT4n0RwQJz3PvzPZEKD8zyHbtpdAVJXg0ApIVmwWwNdcfOQUh9dFxaRjMfb78/7DhGVyF cat5mIlPXBaVnHwfTunFu57FnCaSm4izfXD6oyZ3OEJAQoKmawHmbOZVCSsXottvAHSI/IvfaafP 6Fe75irRZRXYxtVR2rr6EwDAqBgNpG6Sz0MqYUI3rMqcB0aYNlG7lRy8WBuzgjtRrb3TIQw8sp18 fhBYx3uDCHWm9sNW7rbzpVitz0sMCneSLS1HkU+QHjMuP8JE+sHGqSvmPZmvW2GCFJiYLsh0cyx1 FjcfNVxgI1FSe59JdX96UKOqzm+9R8MdaYc6FUBywei6vaGsS2AAgBKLsIehR3m2jZ78giAqB9vz Z1U7sNxWGtnkKkR/F0v1FHb5P7LHtawvhY6gH4a7M/uHYNgiQSi8ZLxROD6kykbCbJX1POD0/Gkx /TjdOg+GxwHpAlWtmw6rBD7VkHSJqTF9Gnt9ApLrKeOxMNK3T9NaekuYPw9GETwFqMjr/RH9hrFJ Iun5vJfKk7QfHyVirm+KyfOPnKMpO4xRB5nfvE/dpzQvYAOWEwzTTixAB9Y5NuVuVFA/3fwxBRR/ yjoTqTivNtm1sqgXRTyT31v8uWpfkamcfgZmgHrfyWX3vOph06mV8BogphQJv4vGblJFySgpFQCK 8j2VMLoUsE/baaqYnYYUft2fLKh8ZnICp54TZrXALFN4o6io2eqCukOdZW3CLwv03VobubWark9d XYNwLS9DLl2FX7IQRfxo8ZnZfGTi9t2uy4Y2BfM41ZrL3RttM1LjpZdbCueimp8uRYGK90A6uAm/ /QV4LDDpCjlXj9aLFkHXgHSV593QmfN1uZrZRo9EdjMJ8k9/TtO8lrtvV7RElHVxydH7IOLGeqv0 Wg5Jih5bHqe/aQcrg9SahTZibWnwmR3/6EhwnTaMDP2Vmf4/L1/t01x1SNGAnnMrN5xOQJvTK1Hb OurCTLvGkGD971tX7SOs2jbCnTK7QX7vkW/ucRCgplDxnlJCCY9zNCZIZ87fwxseDOO2X2OKsuXa mOB84C/Bbbe0PHqebvsXYhLQwoF6h39Xiq8Vi9zaWsPV9DtKWVu4Jh0WXwsO7/qa/uPghKIfoIEq LIUnyIwQihi9uQcsTzWNqpFFznSSzmMCanWEGaDd7OwAnIG8efiMsRUJ2SiI8xaX0hMtEKW/mLUr UX2IXMEmQIj9R8Oi3MFaUZG6oLqqEet1pHx8stpnJ4I2+BNtwzcsk1fOhzZEAcnvKTYCfVusa2F7 CGyzu6iFXQrs22oJ3D/6f5gkb3N8N3nDGsQtiJ9E8gCOEAXtUzT6hQxAHoWn9bxzIxOhZ83MoVn8 7xfRsD9ULVmFqoxcFV+GAYKLYs3FBzAUJ22j4IogHQ3FLxV0mYO45G3wsidDxg7L2bRH7TlONzyO Q3Cmu3kThQs/5TMCjYHsSAsVjv+9dxhwpa58qHWBrfKPgrK2w1n8d/LrO++YYZI+Nk89PORQNhEF ojdSVWpOW1iOqN3T/83cgxhSjuPwxnM3N9HaqTdRjy1v7UVjV1zPddKqglOA9tFbiMlwp7leSyy0 A7Ouwg9OiM9L261HSHNCnY7h1oiYli5bY5izz7QwQKYLf5mdYSA5VD7T4OkR3xyc0GtjAaX16u+u jA/3Js4MW3lIENEOpBZKqdLu+iiP/njKRAKZWgqeipGOAKhlLcNp7ECi6nabG26asndZh6vzFxjG S45AnWbvI11vQ2KqUbVsUfrlMA+gVwbMTQK0cWQLAbft+X/XOgL70J3YxCUAd5jkJFWKWN1GhMF7 s4OyEq+AIYY2+1/YUUnrD8DvuZB0qTg8D7jexUixeRhKBQLpBvtebBjz9xYCsbaIBKCMQTFglXim XDzCcF31q25S+y4+B0ay3ZGwcu4O6pX5738a+kf8h47ro8F28FA1ssAUQ7Ek3fLONnRpUjtuYOjd z0ztug4Fw8dLAibFXCNN2g6zKsevJtJlIKM1n//o0aSZbNg9rl+z56LN3TzceZ12ymHqE8yWhrzK IxVmMvX79EHjy4oc+CYy+NFxDpobz0UiygfrOXETgZgivhQRz/Nn0ADI3mkvWmWvf+8oZP93liJZ a+jA+ZKGtGSq/gtWPQhMM5nOUdP403+c2w007MbM8kdFen5YmKZs/AynBjWqBtGdKjL9Wxmeo3ET FhFCCU3fPdQL6XrIKtZX5uERHsBHkdbvNBFDCet0gGb8Q5ReON6GHWogqpnPjMS009SO73KQEQ2w ZdXDI3/0txlErh/C6AROdKfCvnTg65pP/M5fLcnfsl+doW8lAqnfNz9Stu46B/y4usNMK47E86BA 8aqid2LXyundle5Jrw5Qgw+rOCs713JnkLN4Lcg8C7CicFJJbdOzmrQsilKN0jaNcoi3cSKZvTda ThNZjkkHJsIqaIecG+gCUsfu3hGoEe8gH12t97y3SbXaE2+P8Bgt6Q4kwhlUwnKexNh7NvKSwZ/w 5BD1OGv6TPXljliGcoHkUPEVYRXUy1tBANiQT6qAii7hsB8juKMU2peuyCMEZyNetxy0gsivqW+2 DFmJfbMyVZ06FLpmdkUP0b/pNMOSECVzpHpq69z9CQQyzEvoNrpsUUR/abUUDS09S2ZaAV+6JQYj q7jTmK+CxsYJxVfIaY6CPS2WBynKegxMcgK8b6XmN528tm830TAgJKr/ApriZeQ6Tcluch7D7ehw o4T1eKibl8hACIRmL5WT2+hFJV7e+kisMsH5EiDMye66YU4cD1G6i4QTRj91lsrSeAchPXJCofjg 4P8XtQPVSa1OoANEiSxCM33JDRbdkHZaOl+dBk23TtZFoDx/28DNYVQ7CdAhXCVJMCIENT+1Fgid RZc6UU7scEAEqVsxnNqvup4WYP8wDWA9DTG1imNtse17SNyT7tdmN9Dj5yLpoP8oPbnh1QPJ3LSr FGGwbZKjEb8nwPFAqaB2395uTNqpExltdG5dvVtaVqyp17r7GLECDAh0XMiCNQ7MgAEYNwHI5X70 /AgNh9OaN1h8Fgq1ILuhkU912SM9xIqwm127K/i25pL/xq5BDVJHvGdvNDuwcTFqVico1KM0jpSK f1cvikdcwEMSmCfYml8U21EHX07vzlYLYq01pa6zATsmOytc3GNi7YZmd8695RvRTPkuW6dspJmV NWy1XJRF5QyNmkwN00wvCHY9S/PzHCr1tjfBuAlgLT8Wv8rzFktfRx2JbxAnofCBYvUzYPAmqjqy XweuouJMR6+Z4F055yuktJhWWNtsLmId1kD7RVD5oqmbHubkBblIlPQ8LQUEzrEeBbYaDHM/OaOL Ce+krKyp+69tYSOozrHsQMG6o2fOOPC7CoOL3QBGHzK1qonEMcMPU3CtPK82gmsdkuH39wCZdTEZ 4ZmwuSIIWyy0vgu/D/mz3U8SqalhfRu8p5BDTuqF7CEE7fdRbdHrshMuw5c4eWKkPwN8iciBtE68 f3NNZD3U1kkJHYFQpSe0fLZ6tJTrmIgkJd8ATQJj51VA/c9QKIjfbRkrs26M2zlZ/oVbpt5iuFLo kG4981IzcuPsfnZZfx/o1pN2BKM++en3PxUrSeGzSUkPD6L/27G9BwMNfpympexO7h/8Vgayf08Y 9WyYgYdu5ZTZ94FVclGX8ACfVrsZsGPZG1QXz6uybPBMYWYNOVV9gtV+2yATjQVgTAfnqFwUQF8f 0ZUy2LG8et7aJrJuSfyYKmCrx1DrSjUqvpbWxpgoXs31US37Y24NbThwzixke0A54w5PpM41J6mH /DbJkZjMU2lrIME5cxje21ig+6wMh0JjHJDEUo++oH+gIVz0qGB5Pm1+qwwQO1NxXPmBAORsWaXo 7G2rOt/JpPl6KQshq/tYKSaLJuO2ofnpHJ76RpHIlHjU4okbXfPCm15977doXv1T3GgqaRmgxleI wBv2KodQgQ/gssb2y0YKTyCXILwhQWW5BwsOw9F+evS5AXEYsc+4n4HbfDHBsGONAlFcttFxCTXV JtlJu+9JhRFNReZrNCKMD3GgMlEc0BwIvjKP7tBwxNSbHZApbluv0x0kkFjGkYws1/zaLaqq/VKk kLubiWx6DYbz1uMbASTu2ux6I2R3W5M3kA0CueRPA2Fgxdj2PLvHnihEGAH4WvJHJhgJ5k9EMfzd GRFTpEGSVORq8qrcB0x11MkPaCROUUOtGel8ACEtJxB91Zz9SIqWhoBq9jSWWkdMGRLYWaANb6ZS iw5v8IE9P0omQJtftcjfGC7JlVUAVV5bj6fhpJvDWNfqfGSWB2sxdCBlM+YhC8+sBnNuJxQBN5Or omVZq7l+ZlU/S3GRM28tlEbq8rgXoYy/55Vs28ImALJWpsG0Az9eZvjXOJWchrukmAkxXoN0jrAj pEDSmfPlUZu2cbgRwpewmTEKP4iIBIU04i+X6LeAh9kV0eG0bxXgiuUtkTOV7WW5m/7jbmYjD2Be hQ/zO4c6QQnF/6Ixv4OSpXQ5LTQzdVeVTfXHo0wk6sv/+V6nBwjrZw5CI4hZeADVpwWKR9yLOyQR DjgI5fpjJ6B+Z/DbpghaUX4RVJsaSd0/2XniwjA6RT0pt6LRbCE7Cf74+sX7tNAL7gNTmdH2Y9kh jX5+DXJXb3bmuP41HQVR5Odp26CQ9pAxA8UhhkzHRrPUuDaIPX3mx5sZQQkFNnK5TIHC7hzfeu7R yF+FP151FgTnHFP/nmuN2OpO2C4A5oM1tPzmNLCyEScgdy0nZUGUpj9VXlqDwEYlPZzOAiER1nv+ vLcFq82Mkp0RiLJ+e8afBI3ie6VfYc64WgaQ8Nb6jf2zVOXCGNamm6B4dOR5jtWKKZR/kS90rK6G fjcQHvg1LWAALBFAlM+ubdDYH8Oegws8+ZJc6WytLDYVjYI7/A5t9puc9eYTzzMsTi8gEGEKDmps kcgOyTWinpG+m7c9Wvg9Oqg/eCRq5aC8G6pmUkWFXJ6LZYDqo7tWUB0uZhyv7AY91SHkNAO7Gyxf 2/PAQzXJAV+iorB+//xZj3IFxv76PCInztgdvK+kGi8fkBJdJ9n5q6gg/wJTak/sdVcj1BVuy/sK MNSdGgEPAjSnTQPkGkyO1QtFUwqaaswgfnXOQT06oOaVb0cAZOss6Bnr+CHz6xI218cWcNCNql5T qRoN75lTE6E2suCF+WxRDsH54euJo4pH7dv76cTShhGxvYIp6N0i7Y1aEzp7TjW0HClTRH1N/dvX 4LyFOA4aKZJy1sDLdwvh/4Dm7A/gKOQeo9lBw9DW8zIqdoDYGnX3SHU/kF8kPHyLfqtBxdyEcBJN UzsFOO3/bAYqKYAqT9fNewC51hY1LP9ygcDpjerDYmV7sqqJeDF9KvUnb679AAhEI3fpd3s0joId 7+WdA9SUKK5Jv6nBIv4o1dEFEnGDnM7qmZbDsseRq9NG8tm2hFNjLy5ho4/1P934i4GJ1fRXreLG QtRXhKL13dgCz8nmGJQBGCFiuNw67CHNSFDjAPt1sdjUn+hvige6mW7c7x+Sx1UAsrb370EaEqFY Fz9GHxggKW9bxcIa0JI0hoWwjLyKvQd4PksvTNn7K/tv0nDDUI0AVL7f5hju35yrpst3CGUyas/w UDlaAem7x0uF5vZpz9NdPSoyri/bSBcubEZY08D8ftiYM56y8ccqGhqZ58WpBja61FNtp6J/Pb+W 1ZH4hJGX9SxeUIsaH/+3OREwPqwUZ5vukyDsd7i9z9vW//mLlFGV3bH7HMMeMbxZ69Da0i/UXVxM prKqJ4Mu6CjQojytoZl3QCDSRxVfOmg9CoBpb5Qu9UQ8FbCXuuOlipO7KgCv02oXIAY4qUlP1S0E S1B4JBaHkbuuS78LLthpKVCRTnSkNFcMotN//eolnvqei/6lEd7bl6RBl2xyRWtAqBT4GqPNSNkK 2sz06oNMXyZShckP0dEpjcg3IHNSYtLZ7mOP3HsCQTuEnhBdF3GjLeZ2wxrUSZ5DIzXLA80SQCJj 7itvawv875PLWI/wiItBAcUi+CHseDH3b4tqV59mTfFADsqB7PCRP/YQHUlMl4+ENfso6aebYQSy Nau1epk5RN4nPeHwU0k4k6jDleOZdByS+BeU6B/JnueLxIuSZttIs+y5tfSNSx6j5WJoSQXW1UwF mSbNCZxMhVsb0OXz/gOonrzPLTitIHrQbJFIEuJzwqyLEiFd5eIC8/gR24NixM3rI1yM5sffapRe tEo+tdq+niZEipWf3TOz0U0ClvZ84A5nN86R3We8joXgwoArXoGuwI+7jKjKLTzOi7atA65SWm1a W9O+tLmak4hBsfeKYPEm3oNkBPkfl5zf34IPDB5+t0aiZFjR/2t24nxDRT0XId2uKUTqbcn23XtZ O9Gu0BqPpTLOO91tIehbanh5NqFQyvFXYzMfPc6cDfYFk22Z31lePIT1FeU6ssQ6xN8Yk7GAuflZ BuzBntrF8aczgIMG0v5jBeO91nd+O0mKT6j+YxTubQCaEP45kx1hOisvQZrpnIs7akO2VrE4AqNm 39thuzoMncxqmqv2yIKrvdelJWcqiUWjz2SJohgHCcYazA3P0z4qctrM4nKS+IwIUY9YF+EFEODU i16RDIIgW2AGTVixuyLtf1oiHgT1FZPE98N9KlSjGOtX8QRFWNTAXcPH154Pw10hpViHW4/wzzog 5doFqS49n2P1ahqFSa6bT9TxqY8ywTxMfaDgpJ7PJqZI1hTNPJgZ4Mxpmb9wQgRdIdvHr8a94OVh 98XQCvdZoTriNy5ommhwqw1CDfSXD0MHpDD2X7BIXeAcD6c0CVcRZAIM6mHcRhgvMTGHGH2DleOv vltMUe5AxJ2HvRT7SmPUIu5HKdK4idKgochp5aEIS4zyQV9bMXpuHI8YGfFKa3GcxGWFtGjbVSsI p8AZRMIWpnKaKglzq8sY3t4UK/OWuPXWi/8aIut7i0EBd/i7mBdWpD5oHP04AURjSlYbASIs/13f IRhj8CWU4ftYsKpgoKHa8+H6higxd79RMdvwt+d1l0jdEUe890d7tbL5s6G5iN1RPEdvIeIwue+h zLlalbhY81rv/6NGYuSc3dPkLk3+3nhw/oubGCcdMhvIwYVqPLjwl65Ea5Rgh/gfMvFhypt8DwIK 8+9nEhrwdDtTNsdZrPQsnqv+zCmHVADoEH54D2TPghXW578aehKOYFapFAAJwAEmdOq3KACjtm1A Jis1nDgDonERCbR/D93t7tXBNpp7WeqxOvY207IPWxjKqFvPeWyCXtc1hfToav3bRSHf/Q7QkYbt VDYsFSiXxt0O92krtitsdoIpHJeQrJE1T//PROOdCE5xQ6PlB9zxjIUQDz/FitAuWf2BNoMNUxYZ llehobACIy1OcWD/SEm6ypshZEmYmnZVAbNfc6r11X2KpLFZQJI8BD9HNgdEPfPVQzgQeqNnwCMh AlnHcGgYu9tKQPyKoeI8Hc2XGokiWiTppyU8XeF3Svm6MpAfq+mu24mseT4RKRtNOIpgyB8ieoEy RDDfU/AJN9DP4/OJFYM4Lg1P48fQnq2h5nlpg5Ullx7EZH9XxL2Sz3GVmTKgU5YvLxGbywr7k4qO UrzyrMfH/J15EemE2x6RLTL/n3xdrTTpHuLA76z3Vp7NN9MCgRMQBpqnSArR9zms+J/+WQCt7/4k 1BxDhN43RYgFWj3WmRHgq+vaKClVz5HNhxXi7W6k7nO6K53ti80kAbTQac8pA3Gj3+n3R5KE6CkB KN4l8V2ADIKppXUKJsEyzMrLPEehxR3v2Ae57EBV1H9kPJHQFi6tnBlLIBoWXxxhPt4MwO5SEEpw Dg+sq6uMWC9qPXVCAMv0IzWeK54xjkWSvDT/jKcwQygoLR7dyOCMuVS+Y6znNAuAqQhnLEJlWVY9 jlc4+wiPmsGHFblsSyvzDIKAzs3CmOjIcvWaQV0QzfQ1GZmubLNvLdUXgG+YaU79BKq22RZwAvGs qPLFtwoTELbxjUFWw+66ZKtYm77ZdTv/DRbowm4/fZXpswhk3hggjNbsdfLgVwLdglx6+C7k1qMA 4tdHdZtqxsoSotdj0g5gagZEK6zG8btsDSM2iRF3c/iazPGIxXK2kQK3k32nSunXV+Xy/v2to2Xb IahRTkJ31psaq7pX2YnpL4xRNX1ogJ/B5tr41C1mZxOnIOinM8A8XWHiQNbE/AVjJXJcNEl+/Q/k BntS3sPs40bAQP+W/8dprfQnlLePrwCSSQwv1rzDqaP04GXeeBfKCRwmSIkVwNUbew4pGiqDnabo 9Hzvt7XtPtCs2Hdz1/k5XXWS4Fj84lBKXSlYjwHxehpGSI5Ja1sbkfVRNQl3LU7iUik2yodVxXGI M4LoAOiEcGtsXFO7iVoIoQZUz/QuH+5nqVReCbGBq4w3fUY6T9u5GeG83fqXPomWFNOzXxmO1rHP 7KCY1VnCg9J/r2/z5kGq8CzSfQQbuGx5UMfuOET7uq2IXwxGH5mKiLsonTap+ZfWRlgKeXdZRjIZ sEn2AUA6DC35nwqNWP++SfTRLFF99+uomIh3P4AHpPnc4YU0sKnLa5OH6wpXhtOiHnlfzAqq6NM9 XztVlCCYCCc9J8GqhFvXipyDUICoG5EAs6ni9LyKX2Dz+o2Of1WP5UoOGY7CeNgWvYHMjRF3UPbe 2Hf7tBrMqlULHYQK8K7PkZ6nj7VGZIq29nBoCZb5ALzC/5U91Dc/iZk+kT8ncsiuargKNxyspFbh 62NW5/Bp0J2jcCOZ2weo51Fxd/mSLH+PrMdwHgR9ZlyKatJWJaKCT4axnuwcUtEsqG9H26zWIzYd LN2U9ZKdUZSdATITeD+vw+ng7fSRuzpurXNB5V9+PhAoZFUWJpUHqsaneaniHJlBh9mn1RWae0vi tXgraMJGqrFckarEROUl9SPUf0zDbxJNtPZ9YplqBBl48jZy6M4Mq1GowKRLkph+6uxg4W5NagKj zqG95pzc1dQxDoRiiISAs+YGgpA9hAG0Pla76gEiciCaY5a46XkgUeJZ3K0AVN2YpxzE3UB1mHDf CVo6xmryQ9pv5PFUWPq5pBPuev8my6TuH7/k7RTDRe7IrggJ/91I5Qnt/jwNTtEs1FS8IVVKLslJ CSJwvcflDcp/KjhzJp2CFGwT9kvAdkvM2Ylb7K1BVAPHpVGiP3cfVksh4j5vEqCZX4EsApHnmcGq 82oDxRAZqorBCSFwoaHmxT0UKe4wPLT3v2iW4/pj1cSkzdAqNsjihH4FpPUxQ1Ra6b1cITIMk2iO LcrBHGRWUM++Arlqe9lsd7RGU23IxqGw8mYyBkc5A1puxmU5jGSbHUpDgFGtbHuYyKzlKf3H8E+0 o9kN5BVsQP/Wj48ZxScvGVBZ7PDDGQsSMVWe9D181d3mp3qOZLM9X8x6ZiGKofpCOjA0UQl+QDgE 7IhCqzT6wHhw/+bcLKnqx0DAqj3JqQ4CVu8QPmG/pp1/+x+oAZbFPjBCYNa1aigmH59T0uCpif5w 9bl2U5IOR2PlCPQ22cpZw7vb77smXPoOUBdwNxvAe+0kwAVXRCkYPVjJXkgjv8sXiNFEk7CEzD2S h3BaTR/kdeVUCZWgEgPO5XiABHSx+oqDAYLJyPQ9ruJA3DsROIu7TuDVSHM2V6+8hI+6+VYgp3sv EBKjxJVyJlWUiHshKY6HYxGWqY9npKSOXnZX7vNdDEL2myl8k47Azj+xHUFbs0t1GJXmksxMvAE2 asoxxms2n6lK2rBqOvMrH28Pr21braQu7je/IcYT9b9etsk/H3VbbfcmHIKO/wu5y3ihQrVacLC+ 3M2HH+CO+9B7SZ7n/xYdcKostWxJvk+KBxDrD42fGNqPmF2jkgzOc8EuWr+HGPsJ22Hpm3SaAh5O N7eQCf+rUs/d/NKoSMKmRoXgOb4RM0L65WXiXIIPsVgY5Yt98Va1yBQoU5LHZFU9xtuoZNzlvSth 5wRDqjch17hGhFTHD9gHzHHqWU5JnaFpc9YWNjK4jp5JjVScOfN3JfZzHquTbM0fy6CrCuwfu1EJ VKFyFutGB74v04UNnmEBTt/C2bza2vnGCI6OqaYQasl8ST6x4LKTnlygpzJ4F5lXSIRQIxf2FFT1 mr8paTizpre41O2oHdumacyyvdZe20bd+z+3Z3ogruBWSRlH0QXel3k0WbH4leX20RbkT5fBpgyb ZzYd+R3q5APg12jZym1T+cAg5B3JZERfb+6BJ7nzIsSFBVZRvNOBbk9AjYIEoLSxJj2eoWGKXqJX gSf1nEoi9lYi6bcQqVu7/w/cHzDHXx2yhSaNuChgvdgZW2h8duvf3qy83cvgdtMkQrR3QmZV4Uxx JC6qSr4Fv50mmlNzZKItHAnQN2DyD7Ec7X47oOiVwCkck0xRkhaS2o0DscqBHkJDqCGjWYzX7Ue1 yMIMRRbn0o1yczGgWk2WHbAbw86HJtDs5hUqYz7nHSZohatOIvMVcpT9hOT4d9jUmghQOj/ZCBJQ 4KrEMTUJRU7YU+lPAzAXvgAzr+XGd5MAwmGjqq5a3VaE25xjGlId0ceXbuUehRvc8k50T/AR5tts rkSfJ+YTSCD1ppZbniyffHRMC71nErS5bmUeRgz3v/SsHSVFmbaz9PYUiiMAQ23KdJSB8T5OQ7EC 1kLcVjhApzQXvkrbyjePzzCsl+VtbRLvlgzaGsjdY8TIRY6pZkm/jsDT0pV3UTCQglUr/VDL1leu QUkznX+9ms8zINYhHryas58Ja5pGMKhJYPbZ8U4es9VkyEtiOe+umzYQf+AGHKWJK8QtVZhdjOKE SWS4BAVxoBGWkz/GkRXNkPAfPv7U7Pivc9AzXdQcbBYRv+psUOgjdpDkqbU6WDVHzH0Okc3fejJF HCBVIVwwpvMSLsEAggqajv0BUm3MlgZso8BYsywQsDF8ThyatqsgYnj7WcSLS/0ywQDoC1Knz1i8 hOfJ2IZ0s2ny4Ro326zozA1v9dbypJEOkj42qMSiiBZBifkqB7RL1K9ePPMXKp+GlnLlbs/qVWrs bEEXWmFopf+zaj3LJ6QcabQEarnNfLmLd1Z6PGj3gD34r3HWy0XtVvixfpuCrh+XM/x6nt/S2LLT pjbbcjSPiXXxDJasQe5sQ6406jhm3Nx4EEu439DIU5kDiSAXL+KVqTml2D4z2TVSlo7grBcRHLSO yTEPFZSQazxZ++GMEGPH2SytrxUVaK9JGKrto60liKfbi7P3291nQNJgzbx4ICnVBiEH0qOrnozV z+dMrK1z/KexFy3a3nGbKyT2D0c/HEPhg/GNzbmQjS7x/fEderTnJqm0AplihcNG6opCmPmDHm8+ K0mEga6M+kU6AFGT5VHEdn/OEltRBbefP9Lxg4KbK5edaefYtDrsYFXdDu51P8ketwt6uMhaCMnq IONhuD/WoiMbuUsP18hUh7hX9tEH6lpNhGdyxF5xvqxFLgOgTeL6X1xoipqWmpnZW9+IFWViLKab zvbo44IDc3DJqTHfrlPfrcjdH24A9MsLEtPxm0GkX9D6BAFfNCGRejzQ2FvfzlReWHyoZkFGOmuF p2WT2ooEhvg2wyuDVINGuNbW7BVk2H/V+EfA9VdXhhvTXKdfg5PjWRx2FFDHdKIblNJGL81Yk1Pg SvhvssZjxaknBUAYmIGpfvIAYBvtddKDgMiwPGHuOursbjNWOOMztm4mdGFYAWuaqkkBm8l1k1Vo 7+RMjo1GMMC6l6xZddkNJOhRU55k9pIKHs1++HDCrcfUb92ukpPM9cU3WszrAmfmDctwK7vlYf5t Re1w1JJUTOidHtg5ZWAKUozqzBS6bjuYGAt3K0Eoq/8zTab12aKC4GU0CHgsj41tOhqM4WFKnZ4S jVRACKg3ppNiaTF4Ooe2pOQFxESwfcD//Grc7u4WOEPsQQWqCuSHTNAbe/8RcoB2K6CozSC9Ydbu pF/r/hzvil4MnVQ+nHKG0/ZtTmvMcYyCNo0IEM1NCBqMU8Vc/gP8ma1FRmVF9IR/ZXPPcAjo+F3l 233iV0MC2Yjl1UMS02ANwra40rn1XQxh2z+nIqb9KCK+raMazJHNBFDmj9IT2lN/Una6uSvdYBNp SX5jhWmmESAiWXSZrv3sfCamd/JECpnQvY5w9HoaIUu6JiMI9EGaAwCXZ+dGQoUU/a5NoGgdwLxG Li1P/I8e1en9v6kEPtD4faws35BKJmt3FPGsuJHFO0kEJW+q+M96BPbSXzAE9x8Rnap4oXRQwwHZ 6qdxXMNpw5g4VsAtrXLe3la2R3WsFIa5Khhv5IOOCRj54lhVIpKFpMN0+EmKUcGywpCI+ooDt7Ls PQa4iGMeIfs3tPmQNCgb3SvjEN5iUAiDQUFOxHZN1/hHcn5Lw9KZLVwxGvNFhB3WTOVJofkV8mOi AOl5pF5amgaIZytfvCCATjimKHsAaN7gEZ8KRAGulmCoM6Bfr+N8QvutYkXq8yaGuBqT0xeBnUW7 xJb+ZM5wkJI8W1KRZOFnHNlnAXMUwrOuGwHQcOdWqc3jH4F4WRNhcJTsbZIE1Ls6+HJeLqr9p48f vc37M0x/aTvRzCNGC+28h7PsyM4m+am8lb9nNs5vGD6/g0pkjBHx/+VTkNRz/lEfTf8dul2whYXN qqJDx4GyPcZV6kkQwOIpoYU0EachR4kZXF7vctSLQdYJBdg+PXzBGh7UMVxUVIH1NBYnKZQkK9VW RloOlhPu/ltihorCTLZOdj0sQyNTLG7XlyBEg0AiJl32BuEYdxkg6sJk+EJUhw9VL21ZeQeox8Ts o1erSa6tyEtkeX+e3XnORwoeWxI60arlSTO/lxp6rgE+r2u/WPl+ECq//Wb3HmhQfL8HV/XAyCpZ voGQyYmVGYDPTWRb6cYs6FvdXZrGhjnTMVJBmNO44fizug5+hVPYS2EQD5cTvu7cwCG/fEGYorQs 2uZWeTX8JOp1frbOGkkrR+VgMn8g1cEqDM76yaNWQbZDjt8x/z/sH1hiGdHI9k0d0BNB+eXz2eZa D3h/1dXXaru2esEv/lTq71JKpbiT5CY/rrzwxwwpijnZ4noYtLusDnzeYBOaRXJh4bINeE0pJ1Qj S7o9ei1gR+pAAQjEee1TjJXuTIAzZAK48YNNl69669SSUxJUVBj0tsusnXzX5byCJs9125zDPxv2 hFzfM/lphqMncarUFA3FF2qNTDOlWPHHSnVMQdotH4QTONrsF9AGwcIg3R9jl7iHhoCxSqfFJ2Cy w1G2QiNIg1ZOFT1GpT/zjf8AhFhn5OdgPeVTC3TVs5svd/ZCXoJnaLDUQNPrustrZ72RzLOOhY6b F+9GkYbXf3H/8bB85ac30fmpvGEUYyB2AnPzgQAG5vEBO+yjqs/VqmIO6FYSF9LDjPeGSnR9Fb3N w4FKgQPhGCW2OEPtMjMgcdXHezmPoItG2yj4GJFeqXFJOxiVN4cCOLhMWilGsvZOhYFnm4twhS4D L+w48tCh1GpA2FgzA9ED1SszR3ACqpY1SKGxiEBCaf1gPnty9V3m1DWEzbsrZhJvXWD/zLxFTPZv K/BN7OxaIAZ6u2PERuclobSku4cwc6Ahya1mjBaVcKcop5HPjYXnTgN6h7iFN/tWVVDrTUXMYsHz vx/Q25Ph3ajW9zvhFCq6/48w5LT4dNSpsYxoromirvNoSxWHvYLbAmdW23cG+RvYCrl3NiJmL8RS dJS8GwWJSfJCmJG6djhLjf+jx3myFVb1Jp+9/P/MlYjTrwGfO4CLIrfIEPQ9WY/dOqQBhjUJHBDZ DK37IFP6ypdLTuED9rCzaalyiUalvPr3HrEzMQwD5++vmDzlRaQGe8HGtlV6nUG9ALRVGiWTCI1g mvy+88cZ2r20ZxyTHlP4igvTCZVZ0h5qzO64AFPvyqb9nQp593XwSZZns179IGhLU4k2pOoblJAW bMmgbN2IPsBAsCvraFL5yieGKpeJXvFGRpfc3V9PYDytjAtNeFTTNCSvoCKiJNfWAH2jte58BcYa dVc/E+nV9h5+TCx0FqaacsQgJaNQv/kADQrU5tPO/jt/VPm1esMg+9MW0bNX+AjCOjp7MDrN8YYS oeNUHjptyDid9Hr7JGILOg/19/fC7JCoEN5cndxBslmzklQtIN6LpUKJSMK7sgQfB4O6V/3Clkpq E9cZN9UPW/3UYd8SntNkfmo5qwfgGz/8UFmxhm9JdsJ2KarXu/u0vfYLWWor9fE1JL7UW+Eo2LqA LTRhFn0QedN7U4/ylu4b5A3q7kxBU71J74dvh78ASt6t7rEqyjRgifyFZSBNMApfES2wrODjLhjX b5oqP+bBSYiMoCaWKeoC3euL8iD4HciqvKbUZnxka/MPnTKry05UqCMdz+CZx1emAQTcfLkJliFK w38doPC5cm9TLTmhAb259lxS4KNgmE4xTgjUae6NEze7nwnwiDNKip2petuGmej0XGdcEISJ4qd7 d4zEccFohaYimTxOMCvv0cEkpvC5CvwywJD++mPdk8d0zS1KhPu4KtCby5z/A0vDA+Ou784m4IrZ k8yqsto1QtvS7kA1PH4dbdeucwKxndoJ9b2KInwb111CK28eOzZ4ihihufVNtWxa7UKvS+ZyFmb+ S65RhJoOq3MLOVAyLgUwhPkt2s0bTfJKk6UuuwRVBGpQaNvT3K0K0NMqKGrM1VRuhwRda2772fjB VofeMbrQAbs1xD/Iz4/1PokOnJDOxk5cAIRtO0BewexVYiQy1GVaG0wsukywrx33YjwMhlW7x5P7 jOEIbAE8ucGB/0/GZBP4iqtLHHlIYCXBHodefCvgSKAiHuM3d/9eQBDBLgp3rdt1ZEI6QGU4JfeO WlkNBdK6so+ZaoRrQgsvFi1WgXVE8kKhjzMdgxzQB3a9LmaFC2RVb/Z7cfa7tawnoy4ENTe62CNE pjgnDqR4y28qq0nbKAG7aybNmya/5B4a4JPoA6GuXc+kj0ZqILtjob7AJlV0GbukrCw7hevZ89zv xXQnw/Hy2HOSL6iyddRpy2FJtLCs1LtUvXbtEJZxKsdYC7WVEPWGpo+4paS2xVKngFkjlusHWirF UFDr4VIxnPY+0YppAt4HZQJdf83g5DGxLg0GcDMdO/UMZt3vP+RUvu7J0yzPuRtSuV0RHseCnGHd yB+gwlt5TbH/VkWWoOkgSk30GOBqh6rIis5M4/DJRZHof/ZdjbdhoWb/SrhqmNr2oSKgTs0Gr8OS Oe2fsdofsvxm4wqhGOOcPr1IXW1FNRx6aJy5eMUTZUsmqP6X0jyfd2UHdz8SAWou/izBRCtrLgoe QXpGFmNUoIkT7FWi/VGocUc6jBXDS4ZLFSS9Yjhy42Dio0GGT5G0dLY0DzsVHU9jkZKzmkFrm5n7 xu1QLysjU9rCEPfiuK9ZJoJTff3t3BIb/aRIcKXRIemZgSBBbwxuv8E9wdYuiafeKx1iSrcQ7CDj uMSzL27IvDH/21QfjvoMqFQzXbkb8FRx+EzqDuzRAzuk3O0IHhbOrbbxlceUEkEWRIu7NJKJlXM+ 5P5d1rsmQVDZIU8P6r+5BOW2gx4rB9xPbsQvOxDSSF/r+aACztJ8f6HRUI0zpCbs3L6RrXGHPaig i88/eWvuEj0w3+u4n5CpAfA8riFnWmfdLmwfpcPPhGqgAi/DlIjtuwAtFaGvUkWTT2ALZBjWfaXl 6N7COhaOyKR1O1CA6hLSdS68vkb3d5vKC/vdE7G3lkcLRpRptNOjQ0ZyZT3EvDCWkQ83yD1kVpaN 0qkeEU/jdPwVCQtGcYr8g3469hfyCGaYq9VLHStGLmMHcjqVWNUcfLmGt4yUemSUu0rQPzwnLDo/ +uMErjl35+QGT91cmLMTBIHFnliVBz5+V2HORVMo0aVUzd1ranz2MgLAJlNQiXHeAPZeg/g3cSrJ 8fFYHAV6cjjZHFERVGbfckB7AksuejWLA5LAYsxm5tpVpvsMHtUcKRPuMGokCOutxoo9k26wu95M qyDuPDWKHUqE70h7mXgfGDr7rlIHyVUTWW8ba0BtNQAYYK+4GCkvMWzN29LfIwfwk+nEuKx51rBP J4JtG+J51WLvjjfntiCtfoQeCTMwSuKhEX2+DBbjrr7qQ3R3wf5Ir6uhMawlI4/z2lnsUcKGz4cr ZBTBcW4JCuH7jfx820YmeY2IKU3LWYiOzzBpwVRQz6dsr8X/FaZvGtwxFVaIFQRnhPLRFURbA5nc ZhX6iPLyR0Yx/7rvLfkF3R7IyDLZoLYchxAjA5ng/PMe0nozsUTLKm4tuMG6QRos/yOMu+bWX6Ul zXV+fEzLlook6t5cNMJowWXtnmf4a2YliRPTbByWyqHp5PSLhjKGOxMREz/LSe9zStqdJkT/xO6u PpnPZmUfNqPJoVe+q5aE0RLBzuHJ73vWTKGHLqZcmyZ0D/KoyF4zqhUXtieL8SDc9T6+aIZPgViK 90dgntD40Jxs/rmwRoZ8YqbY1DurxvJaKjUDHlwP9EyLmvfQ3a5tDUziHTPY+0YCQIe1JAKT+VU4 7FfEDygsmDSTwiuVimg/oiNUZctqSr+FxwoMIBLH0etXEOQXzjFgNVQ82Ta4ANkPKfc7EesnwEWn lGbdLNl0xQx5ImyVDL4qgZrzsOfjOB/qSSAS/oRAIV7zSC52NUBOll9IAjNQG7Rz4cUxqNRtmXrv hqKbAB5gWQGKh7MJiRgFceEsU3zRH+fO3UW4GxbOvPSC5CbvCZeVBhn0ZiDbQk986eE7x++ZNh02 HQ+Z5z5GDvHWPEwxmcIIipj+vjv8IylPKIpjfU+GRuRKS2uzmXoaWJuGj47ajGXpYMBuRFKKNJ9V 9BonhlQPW9rbtdMzjyY6TN+rfJfYoYuYk0aeaGkg6jBf286hQhAU5YTOSsHG8cnHPNR3w2gXwqKT tS2w06NzNeUUWdRpHZx0dD0W/a0oq1TeMXpAzgkS0/w4hBhHF8RvSiNJ4V7gh93s5C5X0DMxDV8R 37Bd4rd2HMZyOJN7b+JNSLjWXVMyfdGaCRQuRx7ipefisBwCRewbLNe08ENs6UEKOlcio+aBly5I X8+M3jS17F6kYBWErPTxvrLuFSzLJ2YkPLAgg7z1BDcbuRImYO8pwgyHNDHjBHfWE7HzEPp6kQNM LAXwhZvySbegx4Ok+xw7xhnPWhYzMQmSv0DNuee5zLkqtTVYbgZJ6oikFjdIQddMnnJarRW7WYji gr7htR98rbAg5DS7QfiKmuqCwxFV6BLXqNYPOg+ZlK4kXXLv/EM7U7N9iFXNlbwhFHC88EjCRlyW 07wt2I+/23b5tVeegCNfVyUramrlGPurq7vS0Q1DlCPRmn/cHUxJtBikA08QRcGl+WZYX31YYmW0 wlyCExt61SmwNdMwB6qEEm2MVLM6ctB2yszz2XD/ldU0L0B/DzrHd7Rfy6MgdIHq2dONENOkwi3g OE7ZyPxwxFkkq6jdOdwwlCfUH3R7Dwpc45K0gRpvsrtNhualMwL6vCX3KPlkoJs9IMKTtxLbnpF6 0t8vrfnYwBkOtXRaV5oIlEttGTy6HrV3NuQXuy7RQxi+Me1Kd5xF3Y14ji9j/m7FJ+NS5gobK4ib Pa87UYJ0BdjpkaRcbOGokl4F0XtyXMPF1L4xhgAkwzZ9JyL4vmXvRupaWK2mLPru0SYRLKyb+MGO t4mVZID50c6QIKM2bZDzVWuTXiJF+w63g6QnXwA9Awc9S0aXaU2r6uKbBJdYhK6QbTz1lTNoyLZO eu9v4PgXWpYSTqGr++UFtVYIzwefVvdRiLth7x9PiYmh+paKl+XAzEnXsM5R9sH671RJe1Iq2tNb qI4bFWPcRDuVdZd0qh6OWLX8MvXKAg1pJ164KQg0/IP3xacTfwieetuCsBS1dmOD9xGbAIHxFDeb YMj6vs174EpPYIGh/02DqTLWJkM9JC1obExT2t/WnClx9TJLZ+oLelBeQuIwZ9LTHcz8J0GuzbjN wLMpqXhF11FqKLeLKBk0cmyvIcfqKwrc97NITCYCsbrZQ8cScaMRTG5JVpr3iK9OXTGqVGqJSFaO zm2bvfXLqjgtpviazrB60Bs68hJ4ytcKLbkkUIkCP3493ogfzFy3jwlMD1NP1MLzZbO3omEv9sq0 0xLJ8YIlvLKT/eCHBqxJgCeCOPa9gGd0bOmO+2TkajO3eFWZChGIAx47Sh17eLjTfCdjdgRYS3ZH DxyJeGICEgXzcFLy9d87gsmy1UpRswKdTZlMsBWm2PWVJrRwWLshIMiutFrC0DdA3Rm6WFvxcAgs 9irn+y4yDgZw6KhciaQNEzQBrvc3FRWvYPB/jcaZv4eeKvBYFQK+VqL4D8dJeSPPUrqx02vnrjCh 50QCkbMcTO6VxQzxf/WZJ7YY1JG67diptksuk1EqQpKC7C1ZQGBmjEezq2lJRRGpfGeIivM7v0+H JGygeX9POShhljFVLOel0LlNnmLk8KXOAUdk6CdfDTg/jee6gEvGE+ZDqHI5L5rb1o2+mrKl3xEZ QS3p4amygIHwDXRI22rfWbmoEMpSramKG5utW+E39kqUOI+QlGtA7cIdQl06HfphroqWLykQvatA z87sD5fFWjB9b3EpVV3dVa8f/kT3gyGqmlVkehhEVFnxwLYL8dDOeqRMWjScCqdn/1dcCGxCRJZr M9x8iY9JdWZcPWrtxLy/eN8XuG3Ztng7fK2bFJjKIaakQE/Wjkse4YIcZ2cgKkoJJe2ggAgPaBiS +MozFVbtfkTpkIUTGm7iK+kfBEJUTS4tPRHvYBlCXJxEeSflCiID8nJVInHQMYZS5ugMN3BBQdN8 K752R+/z563Y2W7TLxTCce2AF/V6Wa9ZHBBn4DWVHV8Ddpd20kf0ENs4bGc03DIDIHZEmPLGnCxI 6eEDE2mIifH8g5r+fbCyi2On+l24YDbM18TpVJhkuRMhhyOllzcfMC0yY/HhPUXyc675VEzEwH4Y 9UfxTgk0fCA1CUus+krx7dninnOlveDyHtj4oavz0zyvem48fVZMa7712ajDAmTQO6dcu3KDbq+p /6IAIThf65JtvSDF2B2UK8uz3+bEvBSVZBe8ZeEp84BecMFl1X9G4EnbSv9anIYReRT7SsJIIUrO YoDzwvBHPDavp/9E/4xP1Wn4OCuM6upsy4DW1ZGL4n+X414Pu0LSSAaNEghC5jJpv24hv9B/HwBk tC7VP61VQ6sbZ4zRB3UQvRaqPLn2shT1Q7CJrRaBhPATl3Pmg50FSBBPHUjjF9mbmgB8bGF5e/GW gFCqx1H9tvUkwXct7/f213bWM0h4CWtJ4FlMEHfQkiRaOZymj7c48sTRf4BZxp04Ddg13NzDSIK5 Ial13i7Ny1M2kiWgfe+PoBXsxHjUt4sbR58fW6GX6h3f4C7STUBApKSq+us1eEhJ5mRiIim48rd7 ng2HyA6Nm0nuFh4HHDFgJiZoGP3FpD/UyCVnJJpoRbmtdWTJ6Tho4+4cc+FGvlFwrn9s5vhe2ZJ+ MpM3/dL5Ti0MEDAUTOAlojUD/uVoxmcrGYRR2P2rAjqJlqtla0WXHIwtAQMbmdD/o3+OsFXq9kK1 ufhYVfU05b/ruVSrELH/KCLNOTMNZMnHkGtCdNeLxXESJuuA+JD1pHtGGbJfoNOOKc9Lkm+y4mC0 VVzrs4UM7yAG4z20Kul0HhO3Dzfi2NkGwRXEAEXKPEoMu0y/curshD9BsQPngk2qgtEzaVRwDoL3 J3/Uab8Ay0pyko0wldTKc8QGYntIiw3suNNpoIpfHpnXYUv/ZFgT+v+t11npBwu2OQQ5bh7mfZ7q lkWQG3+quVM/u+RfWeVlbeTzKI9aOPH2XVOuPzGixhj+zV9YOqgsVNksJU6TfBpU2wQV2lFgU33W I0oEKKVyxWQ96nRv2VWi6xsgtmjg5GTsJfEsCcI9Q510oxwGOXwvTxf1gjl0lflLHxKDRZ287hsM XAgXmOFlmav3IJSb8efr/6Npusu4VU74UfwB3SGmfFC+w/bltGF1pqaU4KXGlwGmNy+6AJ7O01eY Wspbb68i1uRWtkdJRsPHIBxn62ENIDmiBk9B4Nqo0Hw9PNQPdam3BarqHrkdioZSVsb1v2DyClBC kTQj2KKmQmj2LIkJAoVuvnZwzqDR7PesSIa74st7wX5xJOMZFGdIzi3NzX9bnD8nTwy7ZsDo5xJi kq/awNXJggbZ32m2s9l/vMNftFrN/aizd1c2XoRYnOQ9B1QunWqjfHk3cNuCdJHMprZ6LLR5W+ty vmXsUSooDx7n3RW410b8+uHRLUpzO2EcK5IYMsx8u6qczEBqB2caRPO6weSCAebH7pwcX0jEEXFP OgWo1TdjRaQG3V7x1RX5nmh0/HH03jqOwoyoH7GosgJLqyXaik7stpIvC5dMisVtggZpn0COUjeQ hzGzOpipdGzCYPBwi78g7R7XX1FcgyB2xLIdlZ8EP91XXix/Q3xvTQfRP4eEmnheuXSJWC0FEA0+ 26tOuZPrmHpCkZUz5bve8G7rNTn2U4PTqQEzhsiIHnGGUy8tHfNMu/wAo1Z4nzTs3s4NYGyPyfIZ Qk60i+ZvwviYQxiweJl8/7Mkq5gJEtegNoTtrlxQC5qVG+i5k5f6V8Fzkv0KM2h12SDZYKJGPCBG 6Uo+Ulh019cXAtrylPngleKaEyJzGnDR3mPb94APkQCo2Im7HAomkNywAvKIUOCRbuYacqo1ABDJ osHLXL+OYWbmBIk4CdZtM7BznUZdd1iCagA38jxsdRaUODKNUtgXapDh3J1ZcqkOv4y1JAtYH38d 6gVJr4j9f64yg+ySJ9Sduf7kh/Dk9rUIuIIdaxFXPbhjvVFFTOlyoQCAFo5UFfWhRP5iUnojUBxY zbgcxY/P5fYqc2skikcjJLj/3dbRpA0FT78MJTHamExtbeAxdVYRki0B2uvvYO6QS3I0y9SWW/sG WArpTB1pr3nAgBd1fDscwHNQU0x16JTzwqDRugbWL7L/JHCkdLCZ6bQ08/Ghv9VKwviCwtMT0Fx0 kZ4pvH2GMRXWQafYIx1qAERd4eEuGbPUweCvmBczl4yh4nsCcSuZUie2cvTxjprkPcsLLz3fXBK6 7TsPnY+ok1fm8V1Mcg5Fc+Y4IBIDpOFRhqI6QSLQ8nLIpMHSRKlUJV9w2ACsywxaYBpyXV32snsh xwbS3SiklMe7vk9m3a237f/uVjAd5JvyOuFX6Tq97gXvgxkc3B6Vc5YZcgf7s3fIKCEe1iM2sfoC cI1OeAhzUZNozO6eXE37ny9RoOa/KFr2vick3Lz+QwnGIvQoFl5XAX3lE0AxmcbbxnkjkMbIJHMd goh9yrC8418pnxSVE/QA94X9fRRSDdZ3fpTvKE5v68rPoUalvh3tDPk4tk6KnkxIkaR/oXwukM8h r6/OpKcKY8fMYfPnYOQJqc4Rvu3WJ5lC5YHZ9ymagfO+2Ug3X+tDZ4xA1PWI6bA/zZue1v5qe7+u LyMCLBtm3ZgksxMohbEKQMexqDUUenvM9VL+Zh6JQXSy8qeV5GwlI0omLKiewIM7ByugghpHKRQy Ui969QIaovqkgaY6AbZ0EQr+8nauLF7yceYUk5ObtIDDc/iKrgLXrig2ni2+dEyPqhBXHx5I8hot BSNYlN7y5laL0mByzS6zgdVmhAfrvRkPfRHNMd9dHefnrAfvxPrVMd81pEwLf9lSQYmIMPJ0YkQa VhvxpY9XxfNhioo4fNIo8iI6/IWc8L168frHAh9oTXs22TWpC9BHdoNvHPIsB2W4Ic5Ib4Dejkxg Wg6eF3hGWV0+WZylm4K7KP+Y40uCtjt6dB8KEkBRZVniMMSWidJGNtK7Rw7+nJ7rG1DnWGnWxVNg uUygPW/6qZhn+0rxYnYCf/vDclY+ZXvvUHdnb9o4Pzn7K8kkkCQj4LsLUiSR6j0qxdG+5I1v5lXK XOUkxIUO9SfJW/7QpRkNijn7KFd1j7TI+P4YWVqeOQkx7MZ/O0jaAqwBvUZYTe/w24VdioH96Ib3 aLZmyxUw4/Zl9EbbPzxslPiEFmPbh9R8CfwONfcouS/hXGlfXw+3SfEE8Qoh5aUJDDa5ZkU4Xvlg nl+5/TtOclncBayaBIFM8K3DxMFqiryznzTqy9ex9qUQW1xnJ3WBJfQgsIJ8t7yzj7vwZb4he6ts olm7cBl41QetvRD+AOWigSS8nCVR2UwQdmK6cgCYwNoQQiIIqMSn2FQdc+Pz3MLe+67DbxqAdm5M jF8QvD+pcFPTlT0agba0g8RulcYjYkp0jESnPqnW9Bb0x/Fsy7rfxxzULFb8XcWn/keP7tFaJM9T ITEUti/hdKJTzs+xwpsSvSQLuwJV2K51gWEBrYquf2Dt7Tsomhu1DO7QsC0qNtckIy0HtVjDKMjp A8JkhVA4GHsgQKmccSTBIVK9pYOrqdYZ+/mbXa2bm2UpfpNerCE5f7JnLq7wxYf7DMjncZAxZKTR ZHXfGtIqquqXojnk0dmeczW0WDJkA6DFHnDQ60OgbfXcVKcRqzGVnffyl9udxSywyKrMb6THO/7G FT7hVPIxhw7/S6R9EmiSURfwCkOTGWf+4xAWWl3NJdDwNOIvEEbTjZYjGXuD22XINHRwAHfvZEqW cJUfbjHlr4AXjSL5ActD09tXdjfyqbz6n4bPpg7F/gy88cD/TH1fxT4ZlWo1HK2EECAB4gRxFwNf 2b3qDTPQQqbR9GrNUyY1Pa42Jbai2X9BuAIep4VpfqDnU+9P9bJEmweWBlM1cx9SAkb9orBoSKRL yoNx5ZqB2taaWwCCxqxreHPd23Qv032Y1PQACBo+9efyGzCq/xRm5gM7en7OwJ+eVtIXCo0PJb1N lul8lIfQcSrM/l1DMiCoH2gZL6MS0LMhkbLXZ23U05xByg6OUgkXHcn7kedNIq5vUaTwz5YazzrW gJzl2tSkd06cBEcw+Mjs11ZJLrxERGBv/fABWXxUxDG7aVaDoJ9IA1FyFFyN4UUEfv02k0X0hBqS hxP9L16UX2vER3ZgnVqxXEdLBKvK0Te+GZTATqlYdp8iS1BYkxxY9/bM93NzSejjfxPnQ6cPAaWi YoyY+FbCO3i+ahzpI1Og7HJ6OAijwN0NDRiFn/OQUOjbPex/5lsi9356txCIO7ulyPpx55seFWAk ySy3kM/4RjgK/4T/Q3Z4+Exi//AsDNNmz00Ar3u86X8sOBvomfH8jjQ6ywKwCzzzMuTrsj6dgIp+ nnoRpTA2UnsaSchurWJqU1xjHrlVl9OVbVIQ/1OaFVQ/hBryC1KRVXuCAwrX/6h9cwquJEWGIZjm ocBODSoRwIExR9+cu8S6xp+QcxObSy7YEXzlrb/PfDCqeFibhfzFJS64H3VcYB3Xtm6txRzO7J+V zohNi6gsg/ES7zh1qGGlhmOEdn0fevwvsntNOkAfjNrSdf8Aoe8trGfy4P9vjwv4FR2JfFYehuXm IQTESDCNnA4oxKu6uCJohUCoowjpGg09mSXW6js4sfwyFswP7ArpP7ZMKxdvp1tMLRNRVpAAqUch 4n/D9gdoivit6N17yAAmJ74Ae/6YatSk8U9hyDbPyBPyGhJzR6C5/ok81Qg6Jo+ssus/DpVvenEh yE5J34Rtt+fLw91O0r3i+Im0Dy2e+/nI4VG6+AN/8u67l3QriUUzxYA4Hds86Q0KnX5meFHToY0k HxXQZunG5VWRFRqN5zOTE4hjuZia8snnnDIua7MXzraKFhFcA0WTuGutEScM5fbyZrcODshqNaMi a+nAIvYPJVmDecqTVzEYWefcSl7O2BKn9bqpYXN6evCSDtdNaAm/aLG8aXjQe3ro918QqJZcahru GK5N4I05YsRBgV/0xAEmy0OvjUBggaM9kWuUm/+kEFPWI8+UQYp6qnfywjhU0Z57jJjGZCOa/aLD j4YCINDx2Vymnj0NgbJEKaqpT472mYS6kdGvYGgzYcnUYj7gXC5yQMHx9jc4iagBVdYIOktGmPK5 arIQbFI2y6zZSI/KJVahB9AU89SWJaXE9Q+C3RVQo6jIaRSY1lnsEaQpgb9GsCVIpMfeVFZ3J2qF ehWMZlYj6ncaF+fDc9gPUBy4brhajHg9wb7fwSPNCbpYqKZ/mVW1CzPt47t3SOb1pS1uCghtS82O T9POiaYU5TBZqOx+AQ/XxnhzgAxAWCH0GgCU1TwyWf4DF88LmSYdJ81MNccaTAnGh8wZIFaURxLf qmzuDlkUHFsI1USA2Tx6lnB2oEJDuTa+e1yGeXN+fgxwk7HtEGR3V4ZZ+b3blo2XQH6mSyXvutLK O36/dQBA1jxgishl6y18eoENOhVM0kqXV4hDVMnCIzGCbn9utFwZrjeRaN1Cby1baHuQXae0txUC KHFb+audeD2bPieaubXfh1AiiDYbPiztK69C2P+82APnd+o2YoyfOTwC01EnJ0Zr164fXHTLnVfy uHFPaD9c7V2GSTRZ3V/dOYT4w7T0phi7gTuHvTjRMNp2+83gQ0uBcRfM3yE1CHSrP0AGBtyG1U5v vZ2QispiCX0eDGn6PupXebD/SHQQ23tT3roM03ZM2C4SZcRM4rHq4o7WJBSqR3eGWbrB9lyTbCfv JCkLg0ALRxV3JcObmXaOdgK74g3kJ+ElXtIJeZD8NmgqZiHRLqdZ86gEzdju+6HWXbqvkT+05qx+ oCfDfKN9FLmOa8XU5ZvvHg8okythzmbhPMHGH/qLCh8w7FpsSdeT3O/YO42meo5JYoLr8YF4kqA5 KbdZqVUwbFb1ll6cLmtU/Ux/vaz4RxEpMTORFPdK5Spw4JOBZvvpFGg3vC3x2lkdMcGOPjdci0xo 7fM43n1yqOPVPz450xJN8FDevG5wILAiKB6UFzozfNh5c/h6vj15BHqkYRJB9UhVLf1tT9nFUXbZ ig4+IaerEfOy5qWwST7njh6F7LC508rw4Yq3MT+p0UpC+gZV+ccPEQ2uSnOlzyZqdIsi4iwqcxws NvFSr7/yPnzuQhLl8BtlmLVwFyZ6fo9yT4M41kRTvwCfQcPgaouulQ5bhU6KT92CZBXHi/808QM5 5TLVuVxUbES0Z8Xv8DHbNxiGAXvKMR99ViS9qTc/PrOptRLSVkxm2yI1LXQeaUIvyUR8KGaB9Rfm pA05IoFWM/rMcihlGb/q1xfshdSfZxhXINqbBjTFl5pwcgMzUQ4tbj1ECk3woYxWnnl27DebYtg7 GMswWQSHbElphssfiCaoy8b0GzA5ivnObpjYRZ4veUV0YvZk6RhzaZeZBu900qdLkL37K1LciDOk qY1DsQsBFvaMXnLLA9CEMStKwk1IoA/sgfaXgvbiIUR6vxmhIyh30DxnxXRRy0USO/ld3Sw62VS9 8IjNh/i0CeJtUfIXp6J6NLD/kp7ZUi+FxZUC3PKrNhJTa2pf18jPHoGbwwEmT9SwyBIVD/bfa6sU eRiJ4nTHHteuMOZQpdDyTpodKatl3kYkVp7s6+gcw0+XreT/++fkfC/DxB2bhYOFNzo/PZe/4b0a SY0tAl9YFzSx0MnHwbITQWnSz82i7pSVDdZGeahbktlBTy8A9ML8NcNs9fV59BvfxiKcMdSlhcwt 8YrIGO2g+X+7XiRPV25dDUqNvszc+BwVoyggke3vjBLIyWfiO31EnplQHBVywsgphTcWXJZ4FeSm 3w7JgmM4sQKO68YQfhplFwlAIxNkxlCSyuxHHnSrallQGz8FrmrrIdBi/kyuHQlY/6neTGXtjjRt nD5wyro5LJ3gDQslNSJMmlDg0+dmkC8XOn4HgSPmTWE+zuUTTw9vicgPbIbizO0LII6l4CdSFK+a /hYaD5Nu17epqEkkMgK5RqWwMTMashh/YxIpgDaATPVI+9uwsKxONGAShHL77F0wQ8tqI8GZuuIN InIlu6JWxp8NQg4fNEeyLIpIVNLV/X1SdXD+ZY1mK18+4V2aUz3IRbrKa8xzUP3665vwwpfT3wyR Djfl516HfTxCLt2vuua/VSUbb/hu068RDid6Hetiw6m7uNwbbhsxFtFs0ycCcwf1mrBbRqR62tXB PYWiHF0WpGAsVcvZdY7KoyG/d3OlzJ80QgAgQdvkHGqjTICCUglRUlDYNICU+f17BRO7i4yUn5QG 2IvpoAUwOQzEuNdHDpj2dQicRlDdqvZP0glzcnjc5NEPDvDxNvQ1C2c9cHAqYrAVCel3kJ6TALoy o3T/etIgCYPtjjpYYBK8BHgYQBcJRjnNsLv0VFVNWib5nA/U2vJth70gvY9ex2hwxNtCre3eBn0S MLh+eE8DwZWLMEKPCTF0B0T9WmiXM5zj1hasBeZuf2UJovLfMrV3VEm+3cuTjjJs8GsIPObgnDKh gpf8zTzYLHDAbHnSuwwPLgeD7k05KU6EhwO6NcPAl670eH2GEaRkeVql1JkbMRGJuDADxVyiGJ5W j+Xf759Y5Sy7RKyhFZ0RoXRsMsSEt2NJYtOl2P5lRT3koSK4K0sWVU5NkWm7ssCIVJQIzTfCs+e4 1RonqRaJqZjtm/0scI8Awzgk1FALolCSwOzKRA7DnHvQGdZ1Aamz3CcOaXvYT+QKCKYTRxQuvyis CvSm7ptOL5pd7pXUuVidoieoyg8mxrSRP7U034eVE/qzV5O8de5pi+a87ir+Zt0Fxakwra7/RpXb GOnSV3tUrsKQhZVa70C3y6HuXfpzm0m/eqwmQT/5vLyU+SEeSUFCkBErLxkA9tUC5ApINXY9UwER 309LUCwYIFqHO9PRHxnMhfjwz/BS/lHd2P7XegJcHZyunfOTp6hPuGQAsI/qCO6Pov6mPokjsDxV kfb87I3ofkQ6kh9C062TvjJp9p6hwyT6BUJRQPzQV3Q1mtUtp8SBesA8+OI7XrfBg8ZpkcgB+oVG uHC/DLhWDoclbHQib+3VF+sh+xcI8OHjT43/F2GbfW3WBjkCn2M0KJ8TxKDGL+f25CkxMEyDgCTd HKaV7T1JGKJ/OvzpCFGHMv8TFDA4CTUcbSlWepY/4+K6rhHxJW0Jy0FgUZtJ3hNcQklNUkzyW5/N JE37h9dk8NQZoIiTojjx3xGipQKsWASmB1H/dx/ULv9InGv7rJvv5F5STHb4fnQpsWUa5rML8z6K dk1B/p4eoyUsQm450c5RLpRVGQmsv101zLpNxdbmwCUGKgLMhAanFOZwXXcW56wOR3haJ+sQHq34 mU6my6GB52lhDq9J+XOAD/aGRgg2ClF//kEyVlY18SGYTUtKawZhSCXLd96WBoNroJmaYWBiiIMF fprO53oPjnnCQGRK0/vtnhnqlh11APSRAPefIIY3RUYA8VwEK3pNTX68v4ndl9OVnrgHvPogEARP Q9kuh5GLsjW68rcXUKp7KlxZtrCZYT15noZvQpQjwFvIeHCBr+wy0X7bLcQCOUKaLDKB+2aX5z3P QO6Dk7xd8QupmQVkHSQZrpMAClKIURzrFjaW2X/8oxemZp/5OVO9qZ0OqwRmlqXfho9yqgZVBr8y 8onGExaZUSNNnFO81DmkvVf8E3TP1/t0/PfdjIP1eWbUw7tJXMcqRvhV/7jWFYoR21pZP/wy9N+M w6LUzXMln/OEqyx3SEwjtf8gpXbyxmzGsFdA10ypPz2Wzqmhx8r6MG6cWZXzSIxwGbCYiFN4YxKB n5df/4aoD6VHyeURDWuolqXbyKtSbU2YKqRjqfqYG9mi45ys3UgdbXARGacmQb/lS1hyuQlLFICl 4Q9VyUB7yluMGjmLNfk+FRlV3f6Ei1Cw1xQf6PtQzGBqW17gniQKlwjP8mX5MFvrymUxkT19iNoy 6Hj3rS8E38GaUouMS2q6m9hZZAYtmrThlFevRj1SNLr2NSsOZKenJv8svKCxgvIFp38C4cYnIBW0 4fVhQxpHphSQvgH1G2hqmVyQ0XCwjcnFa7oauEnVU+q5ak1fJ5TXal2SYcXZxu8kBv1jboYv2Bpa M1uxZQ/6qNHxKyzGnMt+dW2XMmQYHc82u7hvXazef8GSuxTLp60DWvcE58t5rsT9uXHyxG2TOjzT Qj9EW2iKf9yLiEEQ8q4o8XeHvq1fvJfzEJLXMhqpwxw5O6UVCg77cbTEMakqF5+sXjZnyzhUw7Oa zfaIzcXhDFw5+qGgFXTPk8yylgZtH63/2jYrfqnpNgZPsKvmWuzUtxm1LmuaNKPrBKmV+XUzr8Ov opI35F1tpP/yv0o0Cg829XjX7e0VLpcdJ+QpdpIWaq2aXSVj8R0ir6VWRyK/rrSw1YXe8LnQAjmU 68tweSqwXQYVGH93zAymF0ndcdAI64m4PWEZ4+JTLVHkF5uik9xf+HCX4F7Wj1zVKaWqVXJPtok2 hoptQrLlG8gsHhXzw9qwLa6ld7Gyo0fhKARzinPJuaL0iEKweRrmEn3D4b7b4lwSehD7HQgTQ8uU EiYXb8y0Fu97D2wzz3EUpJIoGLgwP0CmG/yDLBo0rlUqeF1b4RMJ38cBUwPdyx/jc1Nzhw3q7O9R A9ePS8dytN2rpAfX6cj9m9lW+KqEApBGbx0UMrL56Hv89epE6rDGCmJX4xnaDiMgWXG42OObD7I3 oSgQqv6+bnijMZbxKfdWG2s4AduK83XtZfOrROxyXve5ZaRAuLOU/NUAecASlOdwYrTyG0+2hXAw WAzjqJt16/U7YqYvwLEKQK14TV6aXoASsfaWCpOG8AgrW4yA6j7GZ6MWIKH9oYJ14zKdG9wjWMP2 4De4zyeSBbw98tvL701wcsQKL3IJO0UkQ4qxjmoqkEhE2J75oc9EwxXBVQsYUpFuIL51Y8d0uTRz 62/u0X5OdmOKu2leg7jZVPln/U6GkLbIHMh0J7tb9pYPAcvE0U/9qZJvWoRWtRB0QrquI1rs6IWJ OaIUhIFwKJuRlK/kAs7EIhwn7tqbrPc7hz2E/4ujPIvyBwIAF6s6vI5CByT3kbQMcq216sYyx0ba KI8mzFbjMgSsxrrp7qUtasr9WJwgqti5BQV4xvMlj6Mtw3MgkCTYc9a6QzbxgoNOWYFE/RDP5RtQ /KxyR3+MQ1NauNP/Z2Ni2KmIvgoNmgsDlIU7R5w0dK88ryX+liAu4Wbk037G5y7Hew7ZCfsohm3I Ki+y7BdiK3i0y4m3SrJSauUcRRv2eyGzZzQ26xtJV+R7WStHyPOU4dXY7FK1/r7VvALaGk0yuQFs xmg5n+yoe07sdEOhYCmYKWBD11PtHyGiAnPXhes8ef8WVgy5E4N4vpvMdyDi7B0KLnqLicnBxJvH vCeALDwxY2GdnYElkwGoxfo9uTRrWaaNdkL0WDvLHVBlYuhHxGB8rGXipdF3t2q8rG7lHAql8gGB y0J8VaiZAfgl/siXfLcl4EKQ5Q8ajifC5BRT/slZVVDtRehyknZ+K+NYCIQJp9/DpYwcQZnVVqrU 5ztO+F1k3PTwdSq7Md8YhWeWBtJHmtgzaxXaQJ0ixOvfYRfEdR/43MDWtwoT3TqJ0iUEPEUgwu0S JgxjAKNyafTh9ljkaee41KN4KHkQtHJg596iIPezHdBfpZoUdFtXG3IOZOimXrTcLd9/MHgEXRPE I0Z3hDnhe7pPHhvk+fC0jZimZTHTwHCXCxRxpuqxwqDLzHeM6N8Q5Ro0tLFrld1m8Csos8WUeKFF HUVJdz3q9ENzfPXZr+aOcsw3clEdWZuy7sIvoccY6UxKahEdGg4SFmwEvGo0diMU57tFfEAjc65I iBd5cmve6lCY70Zkd79rEFm5fpTXp/Xih6fBHxL5DvTYkXpCVjXBywhUYxjlLa9hvY5DVCLb8KQI 1af8nM+iREbHI/6j2N4TDJA8tBSeg7ZvRh5x5lwonrpGD5JDtsY7QcdUQoFWJ4zgurWgo0Amgujs a2pPH+UjlQFBo/kkcoDBIBMaJYLH0/ijxeXwrprah4M1wH6F+O4vXdeyyIy5lCnlh76CH931gRss fSVEPoDUox+Po7BWSkWOdFF2byW1WfIomwuQFWlDgFkOsZkYHQ2pji87EhVDNzU4W8EnuxV8+54K G6p8RLFiDJQRKnODRn5jMqaycKtz4xhZGzhMcRr/4kRyrHem++I1BbB9KRUi+qI+ld8mVszGpvqY v3ELhwMN8eTfALij0GVAg3+Kuw+nX84BX80d8PLaPcZxALQJsaxgg/3TvYqPJGz3IrQ1RnZazomL jhnjbAoUgpcinkGcT6C/pTUREVc4yT+nZbd+XRi3khzwdwlvjSspTMbPR2OyaQQLVe0cZCxHaPoW LdgotlXhF2R2zsejVTPlO67f/a9Hkp2mm3PgviOwM7curxr/by+Cuc43g7e/lWXNf6YiP1LuC57F zW1kx5wztUoR1Zc7oepfIaDhAUB7h0DiR6VeDwzj2fQb0N+ikT9VOnI1fDE34AxgrjnvNIbiYgT1 P9TckSgntOt1eeuE6K7+l27VnjObKdKnhrzM19AotY3ZzPXtjhUFVFfp+rFIv3/MKFGqFJ9ejUPO K7znuJnsUiS2vCPHyuGyW+ejRUqMzQHqsc1GQoi0ZAxZxDP7dFz3ck4KlPmFbBWMcgxX+Ak5KGXc jvXgd7kkDaanJbK/UidkB9zjtE/1Iz5lehviBDJW5PdBogG+HwRAWxwD+d2l/EpkhxjgmzNt3lfL vJE7ANOR+3M5gpvyypDDw+nooGzpJQB40erY46B5XabzQx0fG/1ZDu0jpCHCiE+pM6ERcyvXmim9 6xgAx6MRnYhBemJNolaMhrVSzj2OA3zs/MgUje8GpAEXigIzMQ9w4yNLU1qG9hMZJStSsZArqer8 x2P2lMWk6OKWQPXtrV8Qf2vfnetebmsaf6gcU7pPefwsJy62a9btDy3vDUhsOizL7oPrc7e2Z3r0 ROC8IIsuW26nZ6D7OOpe/Xrc/ULrHuE9M6aEzawYdDX2ErgCteGB2dOMRRbc3FHytNg8gSWDKoUe wF5kVEG0OaMtJZ8QVsSZGvqA6dS2fq74L279rgmpZUe+WGV+fOHgKu1KhSmsZvdBCXI00WBEx4iz bulVDkKI58w21XOF2sM0mNQ38yeWBPZleSf6pTZlVeP5tOqckrTtKpBVI6BUKdCNGJXmPjecUhzR vqcihnP5rLco/MHCTvtMIkqv2WqwwFv9T+H3zTlrCzDcy8YosDHjTULiv/JZaIdGvWIMSqqqblu/ zyVdOyKjAsede7VkYRQjAKPUElHG8vTGF4pnJBZfYrQVHLX6Ax+D0ajWx65T/aoqV1rHOFXzI0zU HhWbH3delqc49Wd9rTrf3Z5G2AbFzYRBIY/a58ST+a8n8R31s8mEj16lAz7zdlVUp2wCQTjKql0r x02HxvGhjZA1Pxo79dcT5/d8P50yh5YvExXgpJ90eA4JEBH9Qa4K0WTuvEQ62RMg1GpLc9rT6TBe CoOknMd1iorq1G9sPF06JlBO1O8b/ERoB3CNewAGn34slKROG5/sf1+m/FJuAceikwm0AFh3WsVy Ka8KcDecrBiBYOlTkDO91VhFnA0pQVS1bEZxjKbCa6vkDFiR9dd275bcffhBo1q/idbzN3EU5ZE9 po05MwQ0Jytmr0mA/aBVK5O0AYmNnpqEYXnvw7i8uYkH5HCtInfDO0a8KjEhO+/GUCg4QXACMxmv NUBsOrSWURuBemgpmwsXPnr9oTlHPycuBC85+Fhm6dnCSumr8TAdIUsv5tNLTZQv4oVchQilEPFo r/LoyC2jKodqRPhKdFDI2G2CdSydlYleLyYeF+JsDKUZdRROaElRgOxKbgkstqE9UOk/s8Emr1kN cuG7zbjT2eT1tQj4z4TT+pGyNRPpLZjDDpF2qENqvmfcN5gtF0O30jJa45jFJIi5Q8rFUGqrjJ0Y mcQRW5c+qby6ezO2kSlhpdqmPzBeMFNTh0Yw8AgvBsb7RukyhJJtgSU84rm1+oCzAMwvmcN4tlFb f6Y2pAm10EYvtb/Xanbz+hBZ2tVWwJ1lRqTdrDg2mNwQb6K1xev7IVeV8p76FAQaE8lCAF/6kZhG BS0vAYZJ867Ev4UyYiGQ31CYHbVm0QHMQyN9bjY2LZwjMdUx78tHp3bHUXZcSX/ENUL56R7TSR7t pXtZ8i88C4un+iO1m8KmINXmps1ft8kI8UBtcTdPqVLCoA8W+rDU3yyS3fYcMddKOwtaUI5ek5QQ DfHQunTChZvlKoUz24MbIbDhCcJU4zJq3pyI7tvhKRWbcI7yAKapdm5cjRv5XeKJZYGnN7jItlH5 AinPk0JhgRgcOj6NA/zp75xXGgg26rn/juX7oeCDawbY4u5JwHb/6BZcm5cE/YwDLevhFcjZykXS WG+x5Hv6Tjb1OvvC6cfhDPYGcR+TpWNMegssPhZAHQQho7zkqH7mPyS2zpsxSt6j6dblHZ6b7XS3 +b5GFPiieqVXfZR/SSsegOS6uO9SxOsq2wQensTfqdsetthTsR3TyEy41WcucemiTLJATl8JfvUT gAunCTYUw2TBuTODE29hTySZznENbm4U3SFexn/MpSuoVpXCPj+WbUsX3qzOtesAnYRcukj/Ba99 Qmhip2NXWOX/gw1i0BtysR3jyarLKVmbTSne1EuagfX5URQDmxtfD9ZtfwmO8/O8AJdHSvP3sMSo YiMbiQvE20TtTQNQMbBktKOxluY1ZOEt1+3Uq2ZsL5nSgqxjOu5pESxRfSsHpOUVzIyCuZdUj5/U 3itNCE0rSPnSUB7KCxRWMHMkVEkr2krpODLiAOi/l5Ylvscx48vIVx6JRkfx9BpRZfzpwpE9m7Qk p9PYmuv3Glc1lvnWIXqXG+dvVBD3v+T7RPUNuEhHYWuGo8qHUsOz5e8sdaJTjB4DaUWTIZ7+u6rI RsewXft+C2ko6ONjMVh15jb1b1KvK8ghrQ64cS1MxU3mu6LiF4kRWZ3YXNuIDPXCZPyoAlbJ1B13 2zGmeq/Likfta6S/jr7m7j5B69udQf63b88CKtioeOQvShm2wYth2WlINvYR6ex4UjkOyCdOoiMC eDRS1mnlhX5QCaxN/VsOhmzJ/5iniyjEa+QlPRj7qZdCcRWvGdeN6IwkYzOa/20MtNs302y+MgaF DYHTd+bS0r8TYepTGkh302hNABRJ3/Nw4AH6tMyk5ahNDEeK8CQf/MAPZrHjxDfoDKx9bBl0HY30 Yb80vsB1wUWcBgXEC7LNkWZ0hGsT1Tjg0SMg9BA0KuCbppYAOeEv9I7BNZ3TYf0f9zRpk/yIpjYX veaR7Jm5f2UAuWD5NRqn+lMGxIcQi6ZHrAdGcPjFupUktxOkSSxYRB1e6HL8RnFs+nyhK5BD1xN8 r61eU/30txRew1ITfbPZN75/oIDniLnMzkw7eqybHozorZMjjbnidfbaE7pHV6BJUWnPHCYt4+1q f/6KUayfSYzRvWrOIWaUHCfqhezAIgbub6MKynIPmxv4sBoO+OU4p9epVPE1/fK+1d68g8IjjZII N7glic5Rg2JiVAxhQM945vE5cPKTTNpfIxxf6ht1ea9Ic0blLn+APfXNyR5FVtERDIHUWVwuORSo 7QvIotZRXVS130nJB3YTwNXQ2SIgnpHdwJP7BrLnhnaha/Rgj9TJZFa5K/99rSCBhYy9fQ21JYKL OsCoRcqzgrNjtIGsgZRJk8stQeFfZA57P+hCR317DkCKlM3IUmEd+S8TbeZzKaZ7LGAWyZ0p3ZL4 0gdkR3knYDv7mA6M1N50NHs76H4feqQsha6GzjuL8wpbNWuWGdsm/YoHcz4B3RRhZhAkVvFRXvsY F+c7VsKWbR1xyewnZPaJqgTI8ZTMbYBY52skh18fZ92ouWLurQWN76Ab7k6eKsCJbLUxFoLS9kfM 9qKdbdS5uLEY2NewLZSRZ0/Z1FsWoD7b8ORK31HGBzMN46yC8aGIPuZqr18OMie2lzy2LczSwFtH 0feWRRglKAOPYbv2w/T8vBtxnbCmUZQudKI2UtYwO6f6QcQjYOwWJK2OKuO5BTvRvAHDjz8JzgqT GxkOkywEXnHeCabDegb6ekspcrHhvhwmEU+m6DLIo+5Eg0dWDGr8YWc3nWLaEe02S0JhElOlvH3k J6lgJLFbEh5pF2va6jJdB7ZIqO0Bq1OuR7rb6k/M631mCGB8cunnHhp70FTDfI8jYQRGo0jVPoXt dfndlpfPjLSII68Apgp3Ut779sXUJP/yV+XK8tXq2TuF/PTEDXjGTqH/d2KxZH0Vv7w5//wY2g9Z ZumTHpz79XiiGHVLbeAVtK2OZlh9ACv1bH2YvMgkI3Ev3BjEZeKcxArjxz7CuHjKOAhzgDGUSRDl 4GWXupDum8rb38Uq9vFwpzrq7LBV7ve+3GPKpTKCIQ/2B5CRUPTLLnQK++/Rcue/9SH0ciGzFhVS s5i/gr4gCBAN5xiLaatXyVpLKU2jdg9HsauLuYBweIKwvr00K+NwXvTAo2jgL+o9/dKweYTzllUG 7+D2nkz8CEeqTgMSxIJieJNwWX43e1ujCGAmIBlmY0y8xuTrPoFxklDaCyQDpR4qRbfoHfvcCXXi gK6wAe4S9mwPniVPFoyABsUL0P6+ScYRwLRdRswsQOAqnr2yAL/36LuBOHBYi86WXUSq7YCRw3jm /BlsL14JZoTTKPPzovZ4EhazRfL0tgNTdLUYB2AJx65voJA40vxv2x7e69EYMCCn/EcF/7luT1f6 U6jhH23CZrLUysYjHycWSqbnz8KmtIcVwAn24LwMqglKvkpiUlvqa8DTGjITZEQkTQ2pE1mgec6L 4aKbpv5SNgdNbQwyqDeIrJKaKmfsCvWGNTOsrKZjiv/pshX5XScnerq16ZPYsOF8xxkvVYZqCibV 0UXbmuRD+0g8YndBEwKIQaSnIqfFsLFJxefSL6SKDFKx3dbTLsJR/xEX5C/ukR96UJfKppFbLeEj IXostlkM23na2cQIGhwPVMAKBf+LVtao2X9Rg24ruiXwsIid/F1deOny+FVwlwnHPmkWWW9vzRTb 8DP7H2BfZHFrUGA8xIokHs7/tVdVrWajpDijFKFe7Vf9HAbn9o+quRWZnA7Ph48boBHnzy9Ay3gg hWTGxaCm11y1C89h2sl+Z5IO80GzLRWmmL8gPK09dAthQI5UyKYG5OcXBORLwVG5KcNoGG0rn3Gu lfKOrJErWBqFEJRvOy21nPw88RbLYrkokv/7JjoRKPCnEUMhEMs59xHC8EZ3dOwtM0KFNiNhC2Hv droE43hB3pBvk/ZYXu8OTqpnFqbvn5YU/yhacceYWyDryuGLlA3HKeAOTmuj0gVavueNZ2rd6BKG 3VVSPpfekPP5oeR7/wMBjOZyUpQKWrLIWAjXCaMFHO8EQv96On+Gqn7ptujylDF5gxD6OdEy7H0N 6ItDPiWvQOBGEeQUAGLimCibjKyduPgMlLPK/zhI0uvHScsuG2nfSWq1ePSSLJiel72CqcDHTyJj 31TH6vGrPKC8JW6cIna4EiESwIu0auzDMQNuf5biHX0lBkRfh9CmaMwBpWLw3zASfflwL0IjaJbp IH2/oh0RJmWO5PnidKjif70N3h7Ex1hPp0RP/7LalWji0hyVqToIKcu4NF7rNIEjtlfpZ79KrYQV fd/I8L4bONNjCsyq9B/kOIH2Owc3zjR1LG+4xIeTcQ5TqeD5xMSkikPYsbpOfQn505KN9YdULBt+ qDmoRkarDY8FVnS57lnmcacMMfuvYMVKtv/Y7LXnUBnJpKRv+pp6GuqBGt6rC/XPeH9iTVnTCDIV KJdZI2gk+YR06RD2ZX2Dnmd6uG4rFj7W73m9fGkhWjUj2NfOHg2F3WZoosxXiVBPrkd0g56XKoGj MkKYzv9lWPN8cMmbc+ZbGVTgQsGwar1xbE2zeff9AGDyci1JfhSt+YFHnYhkwPt9L4JSgpZU8wFR o8wIfi9d9Gqw5Mqn1Hr0+gIK0blzkYUWEKfpwkNos3eyh19CLAaorLo+XyLuncr+fWfiKpz81sps QO7H5oGt+CsMEWM+PVrERBrtGhM6jQ8hjw20CrvWdvYeiO8/k1uNwbgUsvKi0s5/mtypi1koNPhk G6Oc5k+Ljr67z7DDcgeZFP6YsrqDcGgLzBiHxLm4K3aBdIqVPoqN16CiZseUK1Z9mR0rMc8GJvXc D6MS7GT+x/YossNLXnzpaJL/enstXD1nBnnwS+K3C006ZSLxHPK3C/Mrdyn9D0eWXOkEjWy7QTHI u/op7ebZ1qVfxgtxRKrONhjFfzdbullTPzcYA3rMkaeEQMDtl+vJa2Raau3aAo0/B8wc36TxCmo2 0IDlgSu57u5+LvnCaYzXZxtG9PwReiZjPMP6ii2zUHAZfRSF/kVNW8ePt4pOfpsX3hmGuS1r2wmD MeR1WHl83u2egrqp9Zf+TYFtpWZHAKRkI0JRFD+vSPXqLP7XZmUiZGroHxdpcudJ0FINQtBI4dII wZYnBEU5MWUJmJYvoL2yW9rILNiK6tB+uo2M+I22HiKGWI5TQdvFjx5thNTidn6CvMQDJdFuLzN1 1fhgPVqKRGATtLsLMP3lCzZHzOzT8yq4ob+Iz77u3NDGQtI6MODW1VIyVq063nEZOr01ose1Ii87 aqS/b/1CYKEubhCQGFvSZImz361baneNFmKVHPXrPxeGFVsGB8AI6V1RbcgtpAmjnRSlIjFO44dM 09IlQZNPMbDkop/msa+tdaasFueBRXj/epRgWRA6Ai5ydP0y/HKNy7LKDdMleEJZR0U9O+BIRgyf 7SvStFwm7zKhcCWseGFwBxg5OrnkRSRNuBCAS2Ehw1kVAkvYzj/GTy52yD+ZOpjeXYbK1bNTXr3s vBRteMwPyLfCt7suK1qlXitDP32HoFuWc1QX1n/TWPx0dnjg6/uzsqba8J85y49MRTh7e3iW0L9+ 6SAiimh7+YmibJFFiC2TcgWrKajc7r67WSwg6ECt3m6XbEx4ZYl74lIDbYZzQmwWH+1bhUve3U30 F9cXeIv6CDwBn9EhnRQx1U1oo/EaNmMO3pcv4feFjOzQeVX8a5k3hQEyALOQPvGI4tsjSyN4lBjM AR5qe/mwl9D/4+oupj4/zKoCKnkYzFFpBoANpQFJpHssFfv8id3WhGFGIWchW6NiQ6Ebx2RXzaAS Zdi6K4KZBVu8x0AWhg/VZjr/CCpp2PIoOkwAFVxK9/RvA8bgtwAfwlpz1NKKF6lwamSdpZxK4e+5 nedYHuDfVFcqOG74vCfwskF1vlPtG3VQZdV0iMNQW52ZxbfvZ33X1zraYXcQIjUGnyJZBCRjR1Ob 3uWNtpFCJw7p1C93lmI1QgeB/kkCpdGk5asG5uncRqLmbYuLZIi/ywZTqMcOJOPnXPUDIWVOUcF8 Z5ayMYfzJ6enbuHTv27viq5nEShcYTl5J44IU9PZzk5tBCIkIzgBVvrRUx3T/s1pV8vfDeddOJIu Kj7+AiGz91D9eqIqN3As9xw18gCeerxL8RQRF41AuPNucyTu0HdE1DprmUOnRPsu/MkR31jOa7c8 WMcj0TJpt7i16hQ+X+F+ElLlBqx+Q48bNh8ciOxv0jwvJJfP799v8bg80bqq2s6P+xPwf71rH+m9 nSQQ/aZF5pa4fD9Har3uH1LiyaUG14vWmXmppJNBH08ANZh269X6PlYiOFJwHF19CQluol/WI7uT WcWK6QqAEap88qQOaXc0NesShY90WZCs1BctL40+jz49a6Xj3C1XluLpMeXki2Egerf7RnKi7sz9 TpE8KoF3FXkBv222rPgARV7bMTECREUrWPh1l4gUOijJFmGs8TA0pOjd1QpRSbqdBuFgAsLD+w06 5Z4R1khStQJ/6brUAGdp8buBkdsirewDYfkOXsOm13SORsa8lIZl32MHh5rewNQvyzvcukxtZTIb ik8jfCrHgG3ZozW+ysPHXmbFvsxiJqR2Y5zYsM9a6DTdvEp8WLoaOLRrqWPXmhcWSh3Lw7Y+AAOn rtuGWQNRPLTsEjqAD4x8DrmOtBmd7AeQKi4NKTU7eANhSkI9ty/BoIAFPb23P9oL7VRuC/9GXBLt C4t2z13La9odZGpRR2NelXTeXbtBqYBq7fmFFFwFlsm7AU0UT7FAGw2Wg3KyKX6EuJkPisp5mKcV MeofOm5IZZb6KuIwCX2p0nyBWmRZ+q3MU3pSGsAQr62Nal4DG0OB8Hn4p7AZLAEk4dNTPCJyAa1W E00x+EuzJlM2sypycyCgCv9LfLlcg9Ej0Xh1nN2OuyILS2KsZvGrtaiqdvbTdSES2ahLXJZhSN5/ aOyGUABZdgU06t+qCqv8xqtwrH1tUNJ/L34uLYtPQqfFrwI5Gp5D5Dm2zC7dLTbeGNQZ4cMnVnlW OK0xyAagkQOeymVwapzVp9XdSF5UJVpl7H8fThOUKNzjR0ZH3jAHJYFuSetr0dHoiWPfR5WYXTQm A9eQKQVKLA0v0Q10VgW5Kedo7sCt2GAXZdAxoinqkXuLkWkntJ2iUqIXvyMxihzONKMbXHori2ER j0t9qXkHqd15xLRQ6jecY5FnmaRhfnkGbMA8xV6O8wcbgVPGTtqNhv5aFzI7p/P9phyGf6S3nQBk 1qfYA8bmphwxIrR59mMqFTXGyRFrt3qGBYl4QkQsEOpVc8Fn3fmZJLy2G/1IuBpgXbg0Wq9wN1E5 uYmH5970r8hbyeGp5Zy8LyCAsMvj3WzabpK4NfsGM0zsBuXuWjoLrJ9tjf5DP/5UMNS1KWTU+xVp JzUL3ODd1nu7pbKY5QXrd3a6xHnBFz13/8JOb96zo8nxCM/GIc7Mnc6W4TSD5wuieonrV/hvgJw0 YAowngE1kmq2VSO0dcGh6Os6FSC28CbdxKzZqONcvGLu6L3+6UIEC/tP89VKzsfh+AinYHFzUgnl IsNaWXH65R+r/QU0UjMgNEXadnnLufcQYmE8P8CosvMQH9rkdmN+8lj4g6sGHcU2lvwhrNmf1Aav kUGwBAfjOau+/sQis/puCzj2tmx2nsL0a/EncCponhFdwv99FyeYBX8IPpGceSZbp1EnIN9KrEUt j4CABbywS73mckkr6NsOpGK4679ossvSM6z07ZpP8I7NeTZQctujJ/BaZQbTEQMtiemQ+HRqtCOY tH5lDYYNXrqb/At5bdKwehIwAvRqThldIJ2o9JC/I8JvSecBdW6GsBnnyyohFtBBKkY3B00ZX50U kGVWVtAcNLSA923HGzPrM8Yf2y5uEtRwiqE5o0nWKiDXX7POTWjuo0sdqnewiYatcCzfO2TATaWj yukUrBtKfyDv5FbSX1h0xYFuUV8ronNXAUhjd09Uk8K33tps3gk6E6fYz1ObexL353di/9jiuNA9 3E1y80CgyoPIh9xeeXKnQ3DWLKcqFzHOXXw/YOwu+b2Ia//iXW5WPwH1pppx+vakWfJHMV01fL1f WbBrn25hEqYWDlXuJWtLZVYl7do94WZJiCBSQt5v/PoOQD4Otfss4r5Qq+i+dNKzT1JWdc2Epqck fAFsFdHc8PjKYuGfe++I2eDKf5vtZ+VLkJrm6R/wbta/0N48XHjALri/2+oFcpZTMDxdU5/T9WrR NeUEpvY0dGj3BwhiekWYDC18G2TgoqLebkS9BlXhK4V3694/am5hDYOfz7aJRqoLN9U3gTCUgfQq vAYtuKKQ+qpAgaILEJlVHDXIiCYURzFDgPDzuEY+mbGAHYGgZeJ9KvXmgW4rBn2xGv7PLOXXKhRe s4DRDNOex0yzp9FgXClXiGgQVZaPR1DC1m2f9XEjMpsisI4nuePOwRqyywMKd+VchoCi/Gfyi+V7 oaLH1iKR/f57OlfEeEfmLDzRkSd1vLCl8nYUv54xXB/mBJ8mvbMgOoV3AnKvfB0JWE7Pt1SwZWLu CvEUqhM+SzW2jSaYWs4LFyusdX3XB1SJQFrpsJ+tOAs22WPgMM+EGCtfcvcoMTWtCKRcDfv1Iodl 7W1lL9jyMIZj2NsZXK286+NbVb0TK4UASm2P2Ok/YHpdcP+fVn+8sn0thOdqZLHNSLnNi0/Zvlab szDZihZZwVAJ/WQbcIKCBJpZXkvwO2sM5pDWO0mjFZL+UPGtHQqNjnosnlCH8utjCdeRutXo8j9s +hlpecxeKx6zioQUMqPxjX+VSaultKf3B8EifcPbSEis0DCmkUZ+n+lLZVDkMVQ9siM0kQ/Jyvgx 8aXa/0G31ukkm7EU7esf+v4Z3FV5oa0i2AKHD/DfUMhV53NBcDuFFMj6sQgIFofs3RvbRxKzBh9d 5+9QkI4iGiRoMwL/eYBAVrPR38lqBMckgJD4HqVkVMfv4xiS5THNbV9nWouk/QjUMSyAxylxzrKE Snqrx2H0A2wyShgn5Jz3EZNvBeYfS03iW8ppe2ObgFoomLMwC6eAymhOmN7CdbqO25TuI30unoki TglLIXrzEln9U5YUgqYCWW49hVOrt14X1oT7sxVEY9g6ArLKa6whw+UclokQyYGkMInd+JK778PD p9bvDMnvSQ5+ElH76wPpqCyTpYqPRVj7Rgvz6Ns0CWZM5AWZYALhfLp2j6bsEMN62otjZ1Bbi33z bvnRwKZI7Vi4FR4Amx0NyFukYywn28ewEKPe9MDHDWeCm49Ht3pjVXNsd5RVWBFoSqD7DApRc/ST WSk1TeLFiWKXYxIWIg/kkExuxgrl80KMAmbBg7o4A+VoYj/LsI7zCYiGCgD1MNKOzENjVAIKIee0 EOwoLNIBwV+HZ5IefTpOJW4Co+Lwmd73iqrHtxcotLqBqC1QZ85ZK8m5INmQ0HnCySlVBX66reH4 rp+P476xmkPdIDbx+kAky2bwFVtmR/vHI8GPDbEeYYGZQFM0vAHiauNyUo4X03PEoAWkEO9hhNuc CZpNfxRb5NLKhODUXdXSsbWBN2YmjRy6SFU6YZISnPH/mxJn58JrsKgZzIQbJBdzo32U8ukuoddl Z+TUNpWSKYowEV1RpOrdetZkGQQja4WlFjsG6k3uzy4Wy9H84nw1E5jx/mZMfFX0Wut/qKfKxwQD lEeIX59ekUmCEoAsFlToGtdd5YIlOmzFEbfvo50zbmDzWtVIb4mr3/F2VcFZy8CKBsorQUKmSCGi FB1le3qXlm0a8jTO5b0uWmglPrkGeasqy50t6r7HWzldFymdZetNKScFIAoyuxHraDZu5ncaUImh 7mJHatQLI1H2GNbh8928bFCMm8YL73ZVJTBrt5t3MIHsJ4Ozb3ww5+JL0UJ8g46gX5ktxfjOsgz2 cN+IGStobvVyrZSDhr45Fh8yJczPMO7Ii2Bxegvj1k5mSI1EHLoehxr78dz1G5wYJFwgwRUTNnLn nMsPxV2n9hBAVPVfpBMY+fQUrkjRc2DNEsTrsDYWKKMA6l8U0cOMHcHE3kGL/IMRXBjRODOO29WN WZw6o2xWNSR2gO1PZIFVueZcbNiHwn65xTnp7Cu+RVvXtZzF09WboIGNzwpWsbjASFBAGcMvCq5k g1jvuuPeCT3FgIQU5R7P1Dms5n/iSlYDFUjclkLjkpHE+9iG4uqjBICB/2/UijQWf3S559E4ez+L +h8lUPXzM8hKSlaHDoTPzMQdFAfa8X7yP7BCDFeZNB3qCr4ax1cS8RaBrF7MsFnLa6mYC3IsWtuT 43u4DuYLv3W8SY0eF1ETcCWxkDIhf7+lGORfQK0F2Bp4x9PaJmL3u72+92zA+lGgv2HNwhkLtdWT M50/0f2nN9vVdgcQKOSWstJ67j0uD1XQtgi3F6vBLytyuFp1UD9WuckdkpAonmfB2JWBQSEO2num oS3BmFWSYrh/aJHCuWBD2QOgCty96mcSC5WY4MBxA5hTnrTcAohf4NJcWX8r2tjXoFw2RwPbbNYW Fsn1NCJzDtYB1DVSfFw/27aLXOB4ZK0rjxm7J0j1IVuM/ZN9BGOC650JF1lAHD1ybtmyp48+vNpW s6AMUKpKWa9Sua1ae+NCcHqKfXpF+g1VPC2Ubv3TWbAukx7c1NY3mj/kOq52YgPEnPaSE/G7fzcR 3FOob3Wh7kGZI6Ms/9V9clU4tmaadw/TmRL8aeJWxW5iPwdUQciJkaPFsYgRfsWfOHv8w+1cfHTO jfMy7aEmRrkY5XpBWFA9h05noJLb7E2QoWUQvgJPlgp09bHG1vtCrUbTYDoRXs9V+Vgb1M+Q6JxK bD9wm77EVdp4xsy1/UnnYM/pkCtgn4klVpiyEXQJKgiZZv5EwRFp/eFxO5YM7c6lVtaB1GxBDL2u 4zYNNn0Mw90uGl7E0q/Vf1N3jAg7heV3nJHcxpiEcgDPqDv5I7yqCjYkzU1A7tdi7foUKlWh7ctz V70NiQqaHFQudDwh9ESwEdeakU8CENPCuPtsxi0oEmzBjY0osPXZBqvZ2NRVls1Oeygm51WuMX4X Rfrv2GkyooXbN6GiSN7iGo6yhjxHZ9jHjYZ9/z3X78wZSYOt8IglmUr1NV40nh0qnnI8LrpjFv+/ 4dohES6mzD/w9yuYEIUYL7sTczzZpt2pEX8zaPjYhb2UKLRw17I4bThV/FqIU31JSNGY4keT0l8O f+EqQ6Z7abaMch+pD4sOflgy56FWuZYZIVvafyHbaypAH3C/zcmqNRb57x9CP/YU5lp5tUxfho+G 8kGw/TpJlzuyNWsYcQUN+W8j/3Bw8e7aQSANcZDKywSU1tlpdxmD9Ksla5YBdrkILJ6yNHZnZ9Nm YUkPGM3IJyDTi9h72wi0gccag++dLnH/En+S/cW6ilC7JTGqkYi+m9aEOQfdyRtu7pVagii9qgbR E3dp04oF6VafT/JKN7xD9i9wW8WFf6BMFreJuvsmHHeQEdppo3n9Lad5+9/zoGomKBLIUytoQe6K OPpM8oYAdh2dWBZ3LeTedNbtGOG/WcuEtb5ZsAL0dB5n/n0f/6nGJh1Jb8dyFjzIygdTVV1X73YD Hiai68l6vtJdxS1pDwyAIOMvY+Wqh++ALaaM23XEi9pyf2Str/GOoZbsAv9b84oKW31228Jugz45 L9sOKtjDUAuhaQ6O3DdH7iHAZvRjH9crA5Y3sBl+72r4YG4qCPlqwBHF/WvtL+yQR6H3FHQmKoeQ XCCkcWHeay1dIY5Fa1chIJ76O+rRbezugy3k+e7xGvPHum2PaRRCgDpmsBS8MI6anb1KTzlBtqAq j/eD2LWcKSx26HApFcCywoUONBfTndDw+i2sc9dsrFylnQxXo4Hh7PS2i857PjmSY11TNDbG0lq1 onT0chb8wUR66iXZKrrMtPNwqxF+TIrGss63lTCnstAvQveBHN2pGI9GjsKRVwBrahp0IaQb5Qi9 3mudCXx3XEcS4vWnh51Z8mLfHInpPhfMERYinoE0Kn6wMs1DZo02Vydz35oPu92WZyEGJ70evePA 9JTcLaP6RgmEL+Zv/X/Et9yExl6yLImpF3l8Ra8FUw+cbKXpMxRKK60leoRAEKouE6/FYB9LgETU kZAMaO4q697drofqVdlH5fKG3Ljqwj5V4g4V1dp/9xSlxgLtPBk/uBrBliGku7yK8K2I4qj+3Z1i d6pFYE42/hPQiIesvuReBGiDQn/Z9+Y62xHRgesVSi92ifSDkcM0UbVxpGBreFzzjBjkx5u9ojq8 jS/BGraHITEgoJ4gvSLD551FIJD+GgcYagngaZ7NO+RnWPDcWvtGlDD0352zD+dAjaBJnR9+TJ7U 53ntsr5fEWIL/LyGgwn9QP+mwe7NSbeOVoihcIV3M3F/NGds/XqOzi25qrMr33BNyW0f0dV0XL3O H4jlIZZvzciU5HuKPrZQ2/HmuwPVHNiaK23exE8KrgatIssfvSJ5d3QLOK/oDPDF8HsEdNGr0j+r pL5HndDD0hp/xCHscByVKPalwaZXnx0DCGtdvkdKY1xS3zDeMGhMqSl/1De7NAnPRIlT7pigTly5 kN8TqJ0MBijzLsQ9U8N/6sKKNkz+jof4THLnY8fq7nTQ09gUSXHRq+oCbRsytEv/2vSbOLqDwzzb Idq5lT2BJJO60eBiKa/9yxY93mRhhA07uW1vHWDuTh89zZVw+Xyp23sZcCbM0+n7M8gswVPtu5qY GPDX3C+fnMKITzqorrnVrBSEk1mIkB/V/0uV3wc09Wec9xg/pobtP55AIBS/3SQfVe/qcpuX+a3k DrQ8ARl9KUnNql4V7gXXBEWexncIzZe6YJZpCzKjrYsspxS/s23ipw57DUM0FlG7mXO/jcJDdcQs UhcfETAZGV0V6q5JDNs+MTHQfbqBGsXTqjKGQ5r4+cfYMoP2r5uSvzLxIBBZfDjB6wypIPDT4wqq D5XITnNSzjQmKwmpnmlqCbjmg5AiQ8fqUHgPCeGpsx/5tlJw+b/y3sm8HhvzcUHoUrsm2UI5nR6R MicZ9YqLPe7nEVNmaNmNViCuYv+DpWhL1gUG77e4EOEbFaHMUtWgBC2+vkDoNWz9RSYdz88gnQ9Q wgqll8FhnrV/HlwSehT/jKopMEzuZ2cpP1x4uatw4KNlTkZKLt9hFb4HRoRmjof8orm88UyUrsHt 4p9jDkWzg+Tzaa+YJe5HREYCQRk41jQpiuYT44hrElkoq9a2rF0Pvc+XiD/O4ZiuB45SJwfvxqN1 kxoi1cf0q8Ru7XujFYbZRir8hkwDnj+JfRBwp4Q9a9L/iTWg14I9H24AFv3SgBvwInAZ/5XUP0BL JDAa1D0sjdpn5ge60ydjf/AEMm1TmwZZF3JusTcA7RUOKGUMdfdSAZ8DkaHJ3Utjo9TdmnWpxSZN 0BXXYgXJxPJ4O6lNgDIakh1F0j6yfj6tWR9UVeiTyRWD5BoGXxZUmsojvahlf+s1g9wsR0NbrMOz MGYSJHqsxOSCUq9tPxYxtsqbF5N9F0/uyP1BfKTX4MN+5S4WK0FmNECxshIYk9UaGyi6R4TtX+U1 A8o+jbU8tZmgo3piWUQhl7tJEMXjvmmzk3k37YaAx/K9MvzhAusscbA6so0b3srj6A2pNBK6Gugt Zs5sVqgyvH1TTWpHTda62hHdS6AyXim0DF0KM/+gr4qXTYINiFs9kAZCQ6rYIJrnGAlCy03AIap0 laC3zAg1MS/c0lHmup0bUOVQnHqK0e8xB0J9YiTG+lPRPvVvK8ijMuPHsECDM36Q2RKmzzqgxVIz Zacd6qc/ZY55K2vfjqGbkJcYcqkAWh6UU3aXycDsmbepx1ytwmSfi9mOE2MYIBUDIV+ZgUNcVLIf sueF5RxI19zDYaxT5flEp4UBBoNQrxh9xeJ3uBeYcEQ14E+vgfbfi13t/2yYnKfiS52B7KeLSDQc dseWW00d1c983JnLDRLkI2K25ewBnbZHOzKjlv0t3R3e5+ZvOKy1UAMTWjHY5cOBJe41w+dALvSM bLXH+IyMBzjA3gpEqTPDQ7efTQ4fTKhYlWXtKm+MFS1l4o3KZmD2z+QFtbhSroM95Hx4RdijXeE0 jtPOESnI+c8RR6qw0TiKTRAaYSQqD68sDcXaFKKrL9q9eXyaFdtivGVnBFbKpL2Te0MPI1skADZM ugGZJ8xd3/+5u0tLb+i04mg97rSA8Xk+EUgQHxLcVMuCjP63WSPCI5TF3681exDSItQRup3pSepp kZGXzB8lfUksWB1SvvsORgtk17jNHWspkbK7RMBMXrjAxgxp0+6vYzC7lu9dtdbHLoFeGu2sktbR bdvif27i1L6CXPs+E94qnsAH7MEGCNgf3ozpD8q32C3vvrpbj9b/+8SRqGE282KlWW/qznuPKo9M AUNzbrgohJ+WHThhSTralGeP7y0M7iDQ3KmBPh0uG7IZ3W4bL+9jMAy6s0fk3OmkQmA2wIyv/N7N 6V6/vsOIWP5XUW2DxzETSaC0C8GzsuWpJrVefhBE7umXLGI/qMXE1jXgc/wKBQSuATETBSyGxk5r 7wNZBQ2PmGGbcJ5BsYfgEek7fNU1o4NiPda4jp30lK1OnFMTNzIm4uxcfsOHvI1zz4UIYLXJkVIz 6RMfonGcWAZpJaRC0FEBvcXtviqGbb1CiHWN/C8Z4EShEKY9gAS1/zZRNiLCwq1eH5l9eHVQThi2 leYIvxb2zDaScn6sTZ/50vxXfutkOBSzwlRp1TWbFuTH0F4sESMVvyDDiwSp4W2MX2DEPHCnA1Zd rZwie+vWhm2Np59YkrbFN1QDURtUqVzEondmE91hAXyk4sDuP/6jcwbGoFL38IjS3qTTf0ohv+n3 BOt7+/p3NCIUuPOnZ4jE7EWoD11iitpCJkPawspdHUuV7gzR8Aolb9GmzLHSDrhq6s2JYOiQU7f/ S3Y4N/0oppE0yN3w9DJrfMwEkSKxc7J6XJ/yGxZE/NSV8V5YGBdgyVLarB1VcPapqUIItMbD4nhc y0PSFRtBDnKhv6zN+cnizxRirQOyJCd/7mffDieE/H3KSZJXANei5ZY1md/vA3edrfMlNzQa4MeI 4nPHgunv91inB+yfnntdG4CAdrObdU+ScL5erh07hv4gQWwEkp7G0y9Y6jtqCpQNpywT8vhme39R ryKjQ5mRitJG/2AM9K6mRf1o44tn/G0BB7tXzgdu3zU92m7Jrxbk42vqtXBMHL4EqXj57XVX+Y06 LdoiRf1rpu76Lo2BSbO4qH0/B1ZETHYbjh9MB6GDn9ANcB4eOAF1Nk1VXiJ+hb2fP7avqi5FtxbL NBF8BSy9zjkzekF3o40rETQ7+94oV/QCn1RbZYWNNparm92ALvqplUiBMEiYSpty42ryYfBSpcW5 4rsh4qmE6iN7+T4HFPfCW2v+Hs7aDE72P5NnOH2O/QMq15BadGFDiv/LOFG380Nm1TFHXv9IZcnZ 3eTI5PBxQMx2byZskTHhRdb546wPXtBOPQm0YE3ZSQCJgVc+0Qu4qIyiNhcHEX/5G0fwHkF8Jxg9 tO5za7Ak6AAmoWkIDPbA/x26zuHogaJ9LUBwsGMcYlmjXaUf3EB7bR5j3G7cjS+1A/ogz6DwFtRl J+UjgjSrDGYHUeXaeTPa6lk8A2k5ubo44sSueelPrAEChisHhVXC4sbW8hJ38fj+WeVzxfEb2ShN poQjPkfYPpFvUA5bfP5sKxTJbz9S5hMg6sL1Tgj8miGMFc9OUEvM/Kf7bikQKwKJwLBDV1lVuxNk KYfHjeMMsIItxqFtK9EWU4CdIT9C4hL9c0q9+9oyY9kNqF70xrV0EHqoK9i3OyoVxEv0zkRkRHyP +Jiw1mw8GPVSakHGPPSgLj1fegjnsuHyET9m9zw+F4+fEfL8mBGUeQUtK/TRpolo3m7I+3gF3clc dgnPOdphnqrgjIiuSpYmiRwv23WTjjhIreFVmUyFY4G6K2plWNXzbH0ad1eZaUFIRJQNFZtwfiEI 9bvrBChwKrOwnVB1XrVN0DzizBVfR4mbFdkBXWb8bTmTyJdcp8QBKil0WtLLFb7Ya4XrRuQupU0e 9J2CzP83QwLE2gHU3r0zXKpwZFNQBZX/sVnMswIcksNgwyXfe2aTR7TrmF8Bk1Aj1wM7xjNI503P r2wQ+4OfqHolAa73+SvOIauc9VPlAzHVrxPZn/vXhfEBP7X5tWgH2dyAKzb2Xv+59iFpAXB6rvvq 8t00xWdRdcJYCyJ1IhmVXbk1yL5piIx1pQss0vfhwbbcxTusu1EIJkE2dTPYhMeax63zTUswL9iD uuSikhOonrD5ZB7Te/wfljJbS3ElK8PXiDe5R32qGW+r4hQL52v1jtJG+WSXufJA/usuC08GJX67 UAo4xpt+x4M0G4CbXNmSqKQPgkaS+RUylziT0ulAiAG4HMWw0ndodfzopBz6jCvtgBBqhJ5vC+xE 0hevjauGHeKYFI788n7JnpD0jplp7/A1FPu9+fxUrQmpsQDY7AlbkxrZlz9NCM0xMOHqKniq2HAC BDJ51gJZM+JsGa+OguKTK9j75e5CvBkXpWRdsegHxcxkqLC8AotbikhFeoKISIOAgCbJEVhcpZcJ 17npBBmEj1siF/SEeMN/DpdU2x7p03pIEQytShN/fxyOlMBTRmFiIY9C+evYz/KSrrzgoeuH8DQT cF5tPDxcpZKIEtoIj27S4sEXu1SLtZ6Qz+3a2RO7LBBxxRTyzZNogAxHX2ZnpQVJBm8iqzDuZ8pv HbsMpjpV3zKx6/o3JMzBSPahmJthFCH5POcAbRunYDUf5Vmz4LVxO6tnqrZPBxoA3S48/dX6NUcS SwheQDHID2lzoF5bfKnM7EKKMxnXuf3kayaUED4VL3Da0xD4QcYE0TrCV90xp4J6YjGc4SrQ6QBW 1V77jrPWoQz0LtFYc4PT0xNt4heChuR8y/EFfOASyOXqLmXQgNs3BrfnffBOtzQVegZAER2+BWxk n6e3ureue5Gy/2DPcrRRCl1rSc4ccyU4yOdxuRsD/kkWkPAsoDHvVbN1QchtxfXOUjSNGzoWOdqk 8uMAioUADzN4vucsKyNW3LiuDJyVMAQ/1qjgRie2kMKeU3t6CCBFA1dWvxHneqvmTRS5VgU3GLB7 RpnKoPM6ni/3kN12110ojuGfQJmE29b95jinEU9S37qNI/g13JwvVR5WmZFmPAW49py3wjaOCtUT qGAd05ibRGEyF5iFoaxkaiHRCEks+nsavfZZy5seow72P58/6xFhKigw7YMnLBuBUMoNYnyvSFHc adJgwq0xstqpKB/iwQnY5daQv6pFTY6Hn6Rw+GQnwWCgE7BbP7MhvtKG8lWrydVpLhMq2Rizh9Bd WSN+2QRiTEezvh7ygx9Cnwo78N2PraO5sFwqQnFQTxzfyX4FhPsGIXJe9dv5gg3J/thA+lDaBuf8 vSjHfJqfoRyYmAMBbNjMWUTzuCgXePO6vdLyAVWNERnqAMq9aDVyfRYF0l0gcStVoNKKKuHM9XHo PZHwhLoYZ3sjU1SqjxOQAai/ch9ZvuG2OsV0W4lznkAtTZ2CnYDzneOQaGtGQzJ56UH8jv5IrU7Z myQEUKta8Rx5aq7PMZxJCi8VPVzKYIWZuTd4hUeLrmBs6XV5vQn6ouopNFILtiz6stWG3Qu2qS/z ETEf/zQq2LT0lrdeWrk3s4UASnDqSD+evXWeJLBW7QMtjNY5Fx8QGKldcKQ0RyPSC7TTrMEse3sz 3YiwD0134FLouty/5+Nq+bJo+wtfuHIVTZhABSrQ6uWQZ1Mm709MKcz/EY0Xf11xlZsWHpy4HoDY LUiHkQvI+A0iti01Plx+WMB2OeWi7ZtN7r1HctgNORJKDpsFZ93IKcQSDfRRQN6VkyASryE2TgeG uANuoCIo13GB5P5he+b5r0uEDRTd3uHBN+m5MrYiCnOSzQflCyJZCNEYH/kyrmwrp1LeiqtHPoCJ 8qm5ohz4mFZ7pEoJjmXmykEl6YSQPzTmJnfklfuntHV+lGv0xn1hMpbl8ce8DasIIyB7ZL4EmH1b a2AZ1S8hfSScWFLWzxfKk2yaGoFBH0pfYfm1RhkGoMsLccpPW8EkmrxzELeUBv8RKH4vUubxsM6F XbtGaCqByo+4n1UIUHCb4ttF++4JaSduFVpd2GqDkT6LrhGdVzIy93O9u5R8xZZv4YfA0oDD98Re mSru/MT9PRIYUKqtICVkmjCoV0vnkKSU1GoXHooRzTJJiYil3KnEvy0y3Fj8ZF932yZXfgEZ++MV e4ghRgHQm4WUp1of/Dh7u1av9rBxgy7uKyrtGa+1TnbBRZfeCRZHqrjXG62sePvN5tx+igGhyspZ i1u0evVR8JZx+AE5KxsjbHl3HZ/n3NCUu+yaSLu5Lmj9lxRTjVu0PUpfUPSBjrnbQhjMjULzUsQ0 mPYn3kTjImOz2n1jEqR7svddwO8T0g/mkH+oluXlqokgEQJXhCPvjKbvTMmW9W1OjI+YalU8IyiC NQJ9e0MWgUBkVdkUN6mKPvdIbIAL0Oct/VEOrFOF8mq6LGhvCBarPQOsOro8IEuA/9WbauI6uUos lR6G3q0DyqIkE28/BWS+SAWAOI0fDSniZDgxJ2zjNH/aJYqBM8bdEca64LzWkc8ylyvoFtNStjjA CunjbDiO2nHLbVbZeS9HIhwRwp+diecyLtTqrqM9GbNzzVZFhAlVWsNEC8bkx/YB/bsknRSgAEg4 gOzzuTygRpH7iU4Jr8VZR+SjMwpOj65fjVSY5pLSgO1o7aCg21lPTcSY5vCBrFJnpj+rKPn9MKzc hYcpm2lNUih/CJuwkSL4NV8sG83gOU4FdZl80mJMYycERuCIgLCXtyTXhCPym8WATlapSgbJsKxN 3DksUgx2re3uX6YJfc2hgAWKWBGcSsJa7kFIzSJDuQay+imD3KWrlufoBhmu0z/lTwLb/525nydv Uj65PJTMunx8DYvJxyxlUJJk/1i/ewf5QbV6Ei9J5Re/9blvayMNMZWsrbBJanwIjqnEY/jDdqru T2q8lOSpJ/u/1E0eCI1iAz+0pFMJLJjRdtixHWXQQHbLu5f9O4BB3BnngcUmlIHqfpY55r3Vs1Ie 5dHAewBkGPQYSBTxogBLSsV49T/uZihFm3tYqhiTk2P1CoJaBAlty2/dEw37EX8+hKSmSqKLs3bZ JEtlvOwIcX8s4QHg5mn3wjmg/V2yy/PzVnaY1Q+EmBqYW+gqHKyR8h73GAuNZbzCiTk6BPjzSqkg VP01fm30IkTk+0DYzfHwHJjVmOs+Zuk6SVb0M6uRNm0Ts85zqlGPb4p96e2HyyeG7z6b+g+VQtm3 r8bgm0UrrF9yFIhHrAVEtYNWvsA2giOJSSynr/OtmkqRFY1ggMD9b20WbMlv0V2bju2yyEcMIa3C SO1POae5z3p/4b3r5CANjUH86iEpPVj+EmqLATsaj6C9pZ/ySP+KI/sk9qNlGWUMk+KLPB+CNjJu lSEHHXx/OJ3+xK/VFpOjpoHr2wNCtoZ0LI6N5NJkWdSkD8IEhXNAcTMoowCd01H19rXQTHAlicT+ 4ztU6tfDjnRVZWAMwi2B5BvYtur332w+VU9Ytp6qy56KL8ReuJPG3mSkgVTxxGOcLqpMdXGy+OLW PkkdNsa2Mb4Rt2HbbifMVkih85RjgZxyQccLqbTyXXhXRutMuI+NQe1Q/PHEroZop6Bi9cYDHHw3 oktOMN7bgFLRt0Adc+P9I0EHgjzTQ3aO7hHXXnWW+4qhofUJns40Ye8EKl+3a9MYH0l5l/UE0iJI 1BAsBYzG87LSZuqYAtDnZRMGxCcn+TUUitObswXmi4e77qZMNETrQb1LwWwicIPkM2Fo1tyREa0C LFrXZeS/sKcm/GYq/NU9e3TdtnkZ5FJf+Wnq6lUwH543phKiaEI6JyZXl/+COvd0LPEI/NpCKBfV pHyOtAz82qtL8uicW9kspj1JtGEK57ouFUV+h2angl7sBOZlfqUiqt0d05h2I4uYSZ11iPhLejtM CB6VBgFIsbjwH8e1jqobFxVmiKeuFdmkMLpK7PllYFT9P701e9bq8o0qj7eOxpRz07vRoPVraQdC FJCvBy+LklQpRwLwjFHMEJfoVURYULmh3TLUIBQxZN/YO7zrSubo/xK1GVfrYqQflepED3Okp90W 6hG7loQigodEqzK2YvlbAextXBe/DsY8yRP7qwD4ImEdQMMuiPpEwoISj+Knmf+lmtlnwp7v79Xk 0Jgaxvke8RYSpL3jbRdXzFJEq5STGkkM1xI2pujM17Yo/CqJD82Eo7U27bKqniG7DHMZ8qx+Lhtg Qrg5mb/oV6gX4kFO+YLM/vrEF2rv+bzMvsjZUZSAJUz/TllW9zVjU1VSkOI7pokgaodMSHm2FTMu UB2od7eEX2Czqq+iUb7aNKOS6AmWaX+s0UVxSZOknu8Qkh88tewNQ3aCjs5/tkfA1e6Ij53dEsYZ jxylJhDFYKM/aZAEg4Vn8eJvicQ+QucTWdFGyOI5kt9bxrXCzQgwgO9Rmxb9GjBun3MjIlp+U0fl 0i0op8J3dQIRWs96iJCv0UPjK7JNgYMdr2qIN1I3Po70HdcYk+ZlJTnuSK9OBDEM0s8XOR8wz5+s StXzo59DV3S7CdTLCPE+3wtTfevDXrr7+/UW1PuGIvHz0qaB9LWdlIqroFE/THOQWYpWQ1GcXDGo aBDk8zWGcIZ8gwdiCSTUsf64cHZQlBaLwrPavOt+ZCRRDtmxxrdwpTPqr+7lWpg6kIb4zUUfBuCm Mz3FHdraOc3fCqa4PAtDKziOH4gXXM6MNi1yU//QkotcafVQL/vCpm1D/0mxN7ELvD6MseCYUKOW UjgqcbEHEkwwf40mUtfvrhIvoiz4c/KiwLl4eMyFanZhUbhT/OYIhsxn6buPbu3wYKwFoCn2dbTE 3nAGJ9L0g3/En+VeLABXL/cUg4Q9FFwEEdiJFbG8vWRlmXUdz3YK1QM7Ta3shT82ESPCGBHJjEak jEuLkNk7hhMiDubq9ZlTl/41TB0wxTp1zm0kb4NaJOYjpI1h1XfHfbhU7lOz5j0yM5cxqn3jhXmi xk4P4ejsszWZgkj+DFCHVxUj4h0kuPz/C3gyZ2a6B1Oj3aaPSdT4EDHyrspLtsm5AS5kmbvFJJDc mCiz8lePVrIv/RNub3tgOGeZWbH56b0OqzCEq1LtVJKuOxKB9X61nGODJEQfTGagA8MiOYMr83eD ZiEt8KSU/smI/ukQRv/Im3+tk6uB8STkI2B3BBPMNB2dCKxhKrdUArsj/JKuPN+NsROIGwRRsWgt FYCw/oMAgdVNfH61y9t2QmuPU43/Jvblgu/Q0oPNHqnDWOnl31NhiHjMI74a04UAoxpxKEnapGab s3las8wahohE0OdpgxoaQjO9S4b7mDrNLlI+zhBohpOGIKbo8BFcH0+f0GnwreAfWbEbYKGss+iA pS6Oy13mpTuoJG/xwEz2fs2TB13v41LZLDucStUrH00dSwkhMFSybXTp/VJnLUOyV6J+T/zKUg80 f1CP2jJZyd/ZatYDxaOuYsneLgUTPnscYwlvCE4//U7qJxWl7SKCZ2le1ZyQ/Jb1HZMRo6pajD9v y0w8thP+XAEPDdEu/6vt3NJQhFP5HU5w87FO1yo+vxivENtr1Nbe48V8xvZf5b7LCPmzV+9FbTar oLNrM3IBSdIrhfyLWuJfzC654jVGEh7nBSjcahIzA5/AE8ZbZwTgQ4WjfOQY2T7Fot9QSJDKe8OO zXsFviUeuzZWElL51GzR3yHvHhlZI5zWJGftBMAyQQMQ+3Gm7QYsSdLyj/cRa53tDnXbcoXeruvT egnig3aT9xHjXHQ4pSpCy8qGZ1J7lL4GsDe038IPu6pg+hJPf+qKplEf5iL0KBtJgA+ucm4tRp79 w8mAkugRf17y3L8LLinv52cssjVgu+5AwkVQhSr1zfE4AqAmVTr3n24Jw9Xv7qkMWNItC+knOcam eOisYLl7uFQ3DISiqjq4+xdDI7sqZhWOtEPX7OkTY0x80CfBch+y3at1kLb0Ua1E/H1MvJf/KCr7 6dWI7ATMkbDGYcfBt+RuV+9quhQb0fJdacn788/FJRL4/+qeblVk0h0781BJzBOShhRJNKKk8Lsm 7Id02HSXeyvhrIm6Hc7F4AGVvs28VBAq7MyKLw3V6O6/F1RHLoYk5mYfBSVVWiDWhqxlk4m32RYi cvuPPlzaj6KrlE3Xp4ORXkdTVPP5Umv9P6nvMr4amCSOOk2pP/3oqYw8REVmzVpnfv156Xxt8ewJ oXDNJYwciFSm7Ztqxt2AT6Vy30lQKFwTLeloSc3cfuOcw1HQtQ7Y0G6ZF8YJBtHW3LXV3/wNFAXD EkgqvqeLabqwWs13lz/+QRJESJqFR5+r9fsJ1MD4G9sBPPp9lxR3HsDvXlyV9xlhL/nbEvZ1Q3i8 6Z8r8y/sIqMM+F+ruuPsNYQeX2U6HN75VZPrnJjfK4h2QeRNXAR8zr+bIFDwXpvLLQZmR0d+hTux P9NIYC0RdZmmaBmHUrwKh4uAPJsjNeA0XCAvw5MDhD0ez3boTvpomt2SrDG7tkPhCc1aQ3KT1klY 0nQqhXEsmTNKUIMdMz+c5tnTbioNP2LxEafYnxwOjMtzPazKhZHRVuA1yHM0kHWEISsmx+46ILSx 4307xBu9ufuq02F66m7RI67SI5GLha8SUahQZ2Xj68YjA/uWNC+hhRm5iy8eGFCK1BhQrP9kIu3W nW2zhZyLJ0nruBSmmUs7G/s3mpMDELN6bhv22+5WYTXRVVduWE7EOl3cUEIra90P0Iix44uwMtzO Rksauiyz7dek8Lo+pCjmeuMOn5yiLsI0HUkSvGVB+UrFt1cE6VcUWednSI2QzWtFXAAdNbEMZ4ir H0kexj51ThjVuDNbsdJrqrFJIN5nM89XWX51SiOgyBG3SCPSzK3vQyyENVZoiHG3KEmJRVDBUqxK kX3P5C5e/f9a/GQS/k70TNT6K6YYq7Yrcud+dSY3lWWX0qUeXz/9Ar4poZ43uktegtheAQjnoNVd 4kS8i44VqaXWxP0FV4l9/tFt4UHgUqrAhH8p923wl4GAhHTFPdjWSNcgHAfnX7QPMe9rB8vzI/A7 ABaWxvab+15Omf49JgEYvBOfLw0oteMYQqKGpzDDswIiCTj8fzFTinuq4hiAWBsuYR8Mi4qFy2a5 D2xzU406mp9E1InHKLocgbNMFOeWakIMyuuDJg90Mg5oGutt1cVfa1Hhv/dhT+lkAEnt9jXKAGcg /qkpC3jpp4TBLIQvLErpUq6VYOVEsifI7QbgXxwbtrF+tSrPoiPzCdKo4A+3L7ETli1c1shJgc8y 2CdxKXpY+OoyBH/PlOgRUX5N38XFMefNWKuxgQMnYk3/BhQkbP8WnQmAvIvD0r5pLwpwIKRcjok9 WNXIxPjG5OT8e68PNk+EAOiHQKApSc8SW75C9/O3IzlLL7BJZfqaDGZ1m7bUSZ9Rux95uXuWSWjl ufD8QufiM5s9I78/l2rjjIbLSKKsY4fxag61KVXLC5sgamALOJTpk2U3IxPxFef/4N4utmqO/fe/ m1eQ6gjAj16Hk2PGaGLZOGExakEZwjQQuGieQ36rzVZRIXprf7zS47y+cVEZSr14TJsRv2vDrJfc uNLnjBzRBlSWZjBLjTgRNTRtPOZmq8sBTRH1Wwwpn/6yarxBgtaDYWG7/oHAHX4479c+rg3nrWhK o4Jj2yxlOQSjUt2Rv+9er/ddd2LQJ32D9zQetT87mTw/RsbV+1/xD11WJHDvTGfm2qRTCfyhFRcE mnyNPdMkDjbgwevDB38xZeOzvN+8hJ0KXvgjGcDoOOigo3ibwMxC79ZRwpA6iGxzgKq63BErisz+ p1r7ngti+o4SaiJcCbILmjj0I5WMUznINZ+IwtwC6E99RRmeX/CcrHylHW/EbULBkZHxPXakEiVX r0zIpTf4INYstNAQUiZndNP+BvM5Tc6MlyvDf7ErBUw8T2iQiBjHDG/lugd0PmF8HCNAPwT7F5TJ Kv2MVPdEjHWltFLlSDucRut48BSk6w34cPHTgkQIkbByKy7DhHAZb9oi4KjkIQ+SS99sQ75WeSaO RsTMlsSj8JrcdRQwZ+uowRRgsLF8YyjTnN54en5BTvPNWfLjDiOWsHFAM8Sdn1Wj3hdQCgm1maol VatW+5l7C0wZC5mtGeyEqpFLARVTjDJBFkTCFfQ+55MLvPcuguo6VLEBhxEkyA4SB0q8NXofT4X+ LcuH3BoG9rXH49AEuQihsis/1X6ywMYJlT00YLCwggNnHqi4WzaA60qr4DmkchtTbM1nmiYQgOYy a2bsRyyQQ3kHqsWKxqycl+81Nzcc+pbsZeKXsitlhVIgkEX4dvTrvfN4LsqFZ2ipYwkoVmePcYC8 HLe7M6Q81lxrasBLFPrgrFhELP1ImV0K5Ly3VSUDCg23FZ0rNPqwXbrjHFM5uwTXe/tPYgHfKtk9 G6vGCDqttAJ0fzMyGHRYZ+Vrxl887tgsHwqWW6LnEcNoLdPok1VZFsQCP6ydgLy0PVLHD2+5Ka+/ HEr9DC8olAbiUKwo4bPisfZ2pzuRFQnhgiFEu49dGN+WS5z7/pJj24JJH479xBRhT/FOZjg32eQk Fcp0e8ejd4EOyfq1w+bYayY9DF1tGyOkLH52fOmCTJC/nlHuifmhEagqqFLl4HHcu5mN0pWJW0+G efZLvuBfuSx//h+h3RkU20A0mzbBmLomRiU5w/fSjbtxC+NOmPhAjPGCYt+0BnLGHTQm5y8UoMqV CLAeZIL/K8HS2ye9nEIti8p8zq3ITdW+8GZqYpQ4orJyjO/y8ttZlF4ZtWC0C8bMve+Ab1NafeiK y5gt+jIQ1I6NQJIMncgp1mdISD69Fns6rIyDFqac5bCAm1ifg9XgwYemVYYENMOteMAh9v8if1hU vGXYXcGTtIVKsdVKTyFIEftbYbUpLO4Us+CSlBHOKcVnjm6l2Gf0A9x5ORsLzGxyj3KSkNzOmOnU sQklvSVtW66pjx3Zc2PafE5mkQyopJk1TyxFR9Qw7CI0XgR8g54rqH/KD1Zg9wZ/UX0R5SFDNBJX gD9i64qIfq9G0luTG3o3CSEkj4ppFbWzT1Rm2fCZyznvGPG2ZRKgZaNzy4GXuqqfueEns+c2iKeV q/rHDhZJG7EA2+3CRakVjdzF7Buei+DmpExvSujxR/EmS/d6Kr6w/e5FktCmF8eobwrvhnL5b4rc C/GgARLqss/qLWTgpU4FZLTB1tiF3FJOlT+034JBIll+8SZVaCpZp24AK5MLrFoA2XFdUdY5e1Q5 vrcN+760eub4DuQ8h6wOdQYUNpf9XIvYmogKpe+0yNtehwnO0C8fiKhlUjQoSzlQZy5kej0upFHa 99TwbAt/dl8ljU+mjhPMc2VsoHKqq7WG43oAyfgkXaBzs3sTCYpQiuB0VvaIlPDHdGNMaGMTIgtv by1uoTLz0aMjX1gVbXkwl1le5bykXmexujWyb+v4gtOMabVBARb9o+yZwI5kY+hMPW7LCoWrJf2M mu+63l97DJVVIamDf5VUsclcYcDzuf7iHQaDRj7s3sVEdwadRFYgwW//MIKzIrm28GwXn2XViLbs mPwu2duhH7h7D/3rdTyYMCNhodAADB3kG9kaE33ACJzn1aOcEOvaQPFeav7VG/XAoje43QqUrUlR Kig2zUQe/SEAP3DXdxUp/dogO81CO5xynwia30gRk3uG96dUFhRjR9Wt3z+SWDMtpSh9ORL4i2kf 8cwnDe/1TKu3aKdYKXT8YMm4j3i8L/tNOyrAe8w2japdjgMv5l9VZIopwDVnNcjBVhwCtAwkb0hj DjHm1FrPP3uJYZZa+K2/Kfijco6UiFSGGoXFEv56WqJ9WfqaJeLUnZ6yyAzZV3le2nVFtvZmkKjC iitfAYrkbtWfa6bCwQZJYXSLBjfLbN5hPLZKn46G8TIfyG5e1PVMxczb+goxn6AmHwj/TUxJmMAG eamjWrh4tsVvQM2qhJdR/09N+ZglYjUE6wcaUEFhIgnseMhlptSCC+2EzDLSjS9hQIKoJIUFSLSy LBoq8/1JXUlicyJRUqwdFI3kH/xiIWFQzRPtF55TGLiHwvAoWhh3t/2Lb2V6FK2blUsIgkXd1w5T wGB1kZddCM11JLngS6jv4Go8splmdr9PgjjUNMFkK0IhCnuEuZlHIc5PYx8EoLCD9BOvawAxnzI+ 5VgdIQiF688rEJfcqLjKffuUt9CkWok+7VbGOuDZKq5Sw/NuAKYlcikrb9EhcQ6CFq9rMq46LrpR T142A2T9WF9wkzCSmjHilN2rpahBQaf06WTwJdvkzkWkwEf1ns5cl4EzXKjXgfrjCEUTquVpHnVV eavZr2BmUwQNrOrioabFDHcKeU38lxYgjdvMIalks2vYiON3+VoaTmQkjC2EFGHId4y6vBPjivpg VQd7xgcYeENLNGQDWGq4DuD/pzdir5fQTmv/IBBpnxbCeSF2D1pxU6rM9KPpRKW1oBViJB8Zf/j6 hyFSaIvq/MG8epcfWW+fDaNQGE1aDHDhU1D/+wTzB1y4Wuqrc0Py4NVO5K7aQJ03HDjaTe8Mf4GP YYfso/qlnDwdrcuJE9yCOA+Szn6J2i0NDrcfzrruDmCp/Y1Gi3d+6m1RSMeDtlOd5nf6/gJQZ6d0 BP7HnT1L4purcBUupOyfQR/lMiRn6HtLG4CO81ryQWmjWD5Jdci7JvaEVEqjsnzF86oE5EJTpXZS u0di6tGKAs5IixdBjlozZ2qBaqovCLnPJZ6I52Pb0UaGRCe0onaTEWWvmxj+kyl0pucWcoBvrZbr CR93nVUW3DOzP5RerGYzx4xP65VmGFdLreY1+DDfb1JhyZET2m6hXbvzWyQTY0jC19c9NDNGfGFl 6B2Ed0FHtDKYDJh7OjR/XqPaluwtYmqjZMp/alofMlXfphnRKgecQIO1kwPD9MpaczwD0/cMXnfu XtmHcP+kDr7n8dGkXXXvONHoDYiAmrupcBN3cxI74hBXixj3D8EjX+94GoQworxH8+xnU7DGihHf +Wo6nE8MD8lCqWny/ADc1TmhfYMZgbhJU+JQvtnrcvm2HN4MEHPyxswf2hyge0YAWVXxGk2cgxMx loqM+/Y0LGgsZavCqABQN8wfE6fH12UcR8T3q7yiherWcsl6SFnvgqZZCYo2Zs20jiOBMpO72s35 PRc+uYWmvNNMrRiG/zx8qImb4eyC6dKktw0upWs+1kZ6qldcnxl1gN/o9HVAHS92oGCRsrdoe6fE gXFpXYL6yxDbR78Ac9e8J/uG+RaaA+x/DAN7e6pmzLPSQrSvoKStoiDQ0kjrY13AH/xahTvMT8KD Ua052qeeA1jaYaQ5KFP9B7bJ3mfKf5V3EXqmgMLhcLKj6uCY0I40zyrCkDELCPdhKgVlA64sw/gO jlNGDs2AFgqMe+y3rVyEzwUDIptYfPsHgUauMKR2cQZRxEX+AOI/IIo6mUBg1GJ2XCkGoJAYxoQ7 /qTz2lyJiPE8oC8t6PNtEBpL2ViCClBNUYoiNdf1+9VMCm/5oSLuWBDTuj6HBCh/JDzm4OdKMxoV oESQFGkWPUC5XzFG1TCaY3FihfM1h1KeeQA4H1eWp6d0dqBA14YLA1hspgEP5+M2//zPGO3NAcgw 9Ru4XMQegDCdLF+U4hVvmRTF0gsvCqCGGcH4xtIo+44gqYNii9IyBUbM6TO1tDRCB09ZfN5BYw4R /P1RxExWXcer0FVEhvetNweyOv132myfV2hdaUZNvDj8M5m5FXQeHm/p92Dno1XfhOGGUh+PxGwT YfaSzqweE6QXGzSfIcYQdUoILcuyvbMWN14vGuqOR9R/o0+IO5ShWR1YXu98EEPfRN/FT/KtY+05 20k7zCDLoxJKeA3QF3KaWxE1WjykfppqgaGqprSXknAVQ6x6S+ebWyHRM/yaZ3/07UhEEQYg91Lb 6lr8ki71KmObFpEP34J/rXkzP5r8lCPdpYiK81Vd7TTR2yMJQPPrT1GQwuRrpyxdA9AJ5jqTF7uu TMeMQ5Cj3FEzoFAaGiQ6M970JD9VzBfAwIhwfKzSg46w3PO8Kx+eG786voqCxbSBgFgTfNjY0Z/c 1bm6wxduHTiONDt9hZAumhx9R1Kod2ZqvIyCrydrIRJWBf/4fjgXxySulI6+Yu6KI7HFyPfSNlI+ N3tIePyFy3q02umHiXVw5mF7Ut8Zjr5cfhC6AbK7F+KgEL0hXTBelzDRVGifn6YXZAqG3LfKmUEH CE3VUvJd6dv3FxjphrDJ3q6cOxvUzC7hH9h3qoOso2anL9RHjouym1Jbu7cWyQJI7rth3T0pwq3P WtNDM1IVC/UbCxU37z5fd8OUmIQaXhtlYaVuNt8UNlS4ocPH74O1kdC+X5AElydIJgtgksWrYplC SET16b3Mm9LeVTcLYrpyZUnokqoXIq7MoGimH1Fm8W+/40p/KG3H2W3ePYG0xBCZtGYOH62acrX1 VH+OuYkQoAC2Npt+CdTfymOSAvjkG2Yjl3xNaaVQu2VPrlPqQN5sHbjK14P7jLU2OCyWyfZqyaQh skwRSiNiXjb4MbP8DNhJVliIgm0RU/Ydy/WnwI0NqEwDr6Bsvz0+czMXpvTwfrq+UUSlV2EwTKW2 dWYzDtPttBwkcU1/vAsBLyjc6wOqWsBJTf6YTi43FkizgVcZ2e2Cm8SysYFRvLjF2CdEkEUftXfY Qy482gI0hW0j4nW3VLDSLDNeRH1xUdNaysuq0yqmsDQaehlFUE2HOnBle9LEZUHWZte/hAB4W9Hp GTbHn8Gpuft7rf2NWZkuRonNtQ/YcrwEovdTGqidbKvdqkosowbgksbwUdLvdpw+iEoWKOv3d+t0 fL2G9ixnjuCvXnupU2ywjLopnFRTlkYYauD2Wn36gqr/n9q44WL/BxKMmL3sRKBVpwOQ11GKXGvk Qf8Fbey4xCY59VUzt83s1UEcRLG5kgF+rEpvq8SYOrO7wCfhDhVIYc/+McFVJPoom040v8lTc/3f 3e/WBWsbflCcPejkybYgTQmzxJqF9tPj74ufbRqFphE6hM+nXi09zEleg8daygwM1rmztvFoZx9q LfzfZxpviTSwueI6mgowW4vP9k1tGwo6fY60K2SlpRSYwvGoicFlltnwOF01PirOIbxkkZNgrrD5 Ho9SrDcrldIuX7bfD9lfEMmK+t/f6JyX0AlMPIX1uILE7Quhe4vy9mazdVcaA9zZyrdMR6HhXCvn 0hJ3Pwx7N+5pIMYaJF+NVrooldcPBlCFssDkvL5hMdm5ZAF6YGuviPFhKQr1H0bBGfZ/iuA89+Fn kypZc7piaKgnxPD4pFmGkDo+rvUecDV0VPPZRAgug6cXSqfdqAqnWVSskg0PTfCXijpuKWCB3ptY sNONTU1GfJRjFKY4ezUe7kq5uBCDsuA9NWUAS1Hg65vHLcVbUJQEDGTskFBaaBgFqfwYBs0+DjnL ZbPUPhyp3EWavSjYs5EPdnHUqx+YBZdCI6RQ/5bwNNWrlOrFsdBex37gDgA5OQShbAJZ5dbb+j4E zBTfnlVv8hQvL9599khY/cTN9qZ0L7lw0Gm7xenLeMl0hIqCEe/+tr9tqyJfx+/cKIiuX1RkptA3 v+WWonHGsFZZ/DPQ+q0uE6sQbMY9msa55mORu0afwvCwRNoXSbKj968gBC/WL6nabcKQhMiw1y+U kEJ7ISLsvXckFDWDS/nU3WfEbVeRyzn/AKlT2hE8s6FHd0WZMDOTanbO64LHl0UBWiJWVhDpSyKv IDdFnNVWlbPZznFvZMgZR+lOrkJhViIuzhDIaof1NWtqfrrn4MqNgnaEaJQV306bQXoguv3/yx7h 3E0de5GPeP3hS79Sno07hu440F62kgdiA+GUSIRGW0IfNbVQyBiVKOxSaPrjScR/yQdpjmVWTZzq wiW8FpHPPcOYXKOhlEa2dEotOVQYtNCBwJf32n3/XRL1WtlLIW1vEeIi+uqONvYr3FM43NAdp+nS lszKgUMDlb+wtxrJT+aCyG1608ltSIshLmbS/VtQjfMmlsoNhO53RbFiouyuCfV5wrca9CQOC9yh jqSaXURbKgqRoyvBa3XRkOuIO4vLLXVG1ympnsrvl3MrkfdKKdE+rh4zwwpCMkqZcfFTQuixrVWz s3SprJLqPUDk84q0UNE4d/rkYobzk3irlewsyNkugu/2OxBpNI4H1sghozcqiWTxBN9aymLqKUI8 PAtgWedv9vGz2FuBpcGcE66h1aLUHFWQ2vlcCQIOB9Hr57UoE4zMe9G6kvIrtL8VcCUXK+sIQ1NE 3AVey5orHYuIj5ixCAnrEq8hpzp9O/afRTt85N4vuu+wrEtWnbozMXh5w20NZuJXegbb44sbGiCH Fo79MtoSrYt1BH7sDf/uB69U8OKqBD3g4pfG/GTlD4Kx+BVLl6dp4MP/VTcheVmVmXk7N2wlDRgF CgO8cK4h7RMDnw9F/qTiAGXDIlT6JwlVAAJklDghNug2sgLrQhNKhtceim3EKeW+J8R3jZBcphuO rgfOewTomLjBYjDUd4E25OP2gSSPAjaXu9BthjfSgP5s4bKpF98GCsDAKFydzwInkUQFPnv1uGHg Mp24CiiCc8NxcBvPyDmw3NNWQYavXK6A2/IxpQf5IRHAbwNuEq4pMW+8y5PjNEMRgOWt67QRtmHs I0NV7tqKKBJUpUTE8chnXLJH8vkFPS2clkhAfyZXERMcOYFwDGnKWk4OBaQwBd1CwZdbZCVFY3wk 36nDub85fnezNamJ6muRR7aQVLSmA0+EgDaHV4F3gz83GMikjWeVABixsV9eoNzn7TugPun8AgK6 bUaTynynsk6EI9WcvTGwu3tPIz52Wmu6flRgbhoqU9+6lrQ5VPhAfxsuZPoCtB68cCHOPngSQuiZ aYXES03+D0sduAF0SS+yNjuuaLpFAM9XW+AX/ow5bvCl6NcFMDhNoe43aubLBLXwIMQHl8FQGdOg W9NEBPZeQ7p3AmoP35lT8/Oq0GCiNajo6yb93z9DuBf71zAkbnt3UvZFgM57IixnfSClJ0ZhYxOQ 6SD0Z2fOtZ1vCU+VNZ9UMWPGh+/cxOOQNp9gS44U424wDbOB5FMBxgJeDKdfKitkp3UBsogZcELr d8uqhYfMxEq2o9uAc6aFeAJ6bMs4G4QvXxsdlrrlvYUzQNpODcNDsX3tEe1Oj4ithXutuAqMNvo4 I9MwagvgEbW+Y5WO6w0fnerxWawo2a15bTmd2my/cTyYuCXnos1UE+WDaxSTnBirmB+Kho37cDBR pzjj4OeRTdPKeHhOUDEknHSqnjGTSN4LCqxeT/I05BTpXtkt8cHlbnL1hd0PanlQPitElRIAxLNB 0paqnWO9W5TRs40pMLfYDmT5l0hhfwl/PGgWe21LFgbJ3Z4I2I2toSxy9Uynrf4TE3S8PMtzH+1R loaC54yFFFsE1tiY0m3GCYoRl/fuiOw7nATxKZGuRBpaqRXn7ofy3newAZMf6NZ2bIcO/PBXDnp5 XSh2RlFr9poZ7ikVPfTFu9Oy43vDEZYzCI3hObExkxKqYuZdEBHdpd96oDZcGfrbystmaOfkGguk PACIQUuMwqd0LPq5iyMdfYbtkfddaah6Y/oa3x6Pbfg+MSFAxktt+8iJ7xDGAvLBQVleO09nYmNj j9ycX7vh2ZbaeJ1a7Z0/+JKu8ozfBVlHGSeyARws7jSAnY+gkH26+knePcAmFN/iGzMBIj6JbECD ch0fdoltxxaEt4AsEcLruHG5J+GOld9lOhns7hgK+VYlSTy7zEqG4sm2KUKnKN+Za7HxCt6xCmkS 8hkzXknGmVyEOXfv6+YNtMJl7F9tBOIXC5nGSioSPqH2vPhBskm48PvfTfVzoFrKlL3onoOwr0af ECvDku4I2usxAxXVL9NWRXNbIynDmlNDLBYw5x1Dncqv0/gZWMbJCP3eZ57A8tFl8WgU4+QPJYRw n5XjUFLs00RqUJiCiNC4K/ViGD2P/46maGxkMiobVHzppaEZGwMhoZyZCk5B3TmijaAsYWfHRScf TJFTG8Ph3Sl/kl1yRxzdsWfRKqzNmBPTdQ/wvs5ir0RsiLHIr6/ZUNyZbGt3B+RG8ufAIQUinx19 8aQUHu5eUctzyhGzUwWMWQGk/C+DLBjpMLnhiJOyz4YK6rRht1gntruiavYEEMN1KMUd3tmNcUrb y8zeLZSM2g7FRA6x0z9JwvUSPFQkb7Hj0X8BPm1/xU69OWlrW58lG/uylAJa+Jx+x1IF3AIOVB04 Zve4oYdfhplqJi4lEQ8qHYSQVTT5SEQCut+IdijXwz+BgxVaa8mO8xP2ZYRds8bgmrFf1XUeuteK ZVEiwIiQeyKBk2sXXqjDj/Ag2x6xH/a6OsUoBbhshigsPuWp/FgjVM3XS5WZkTk5UdnzXkHwxcst lydmBWymyqpsq6GH56bc2YoSiiaujd6cgUrkp7H6rR0yxG79xICuZgn/XJWnqpNh9CQXEUT8AZfR FV22nZoFBtqUP+Vlse8JunVOo/C8wTdXfjZKWo4eguHJpu1CLJLmjGrr220UCPl2DHP3WPsfE59k 7wd43BQX4omHtjM+X1x8i7vhWKHIzcMG7kkz0AF5fGqkBzHhAXzEpsIED12GGf0g0FoMurLynQn5 N94bXV1W9PwSH1V0qRvtWq+zQotiIEpSTrT8ljfNa5zbOdsXTgLX3ukZkWYCBWyKuOE+udlBTcx/ vhIQE/dSWz9TCZfK/+1ZoU8w9s43xYL6EddcLfxo73fHpwFTDz/15j05AgGPLTbNJVccLkuwlNcM ee3gkyGp4ISJIqwi1AAJEilAjbCPNDAQ+gerunuWsa8C2wOmne2MAlBzo//j8VxZ9eYGUrFWX/oA D9cs2W4rGkD3hcOhCB2HsNiy9kHXUfgby26BLm7b2E0rZx3GiXCNgMl2VprF89P0dZC4sTBX88P+ G/1b4F2XcGlYA/k57jQjBD+RRMw78M5Vo1sVPHS1awAY5YldmmStcSVla9pMKmEdMldoQhyCZx46 8XrwsFXCd3UYH5LyKzsl+Oo+vBM58AXvFwaEdW6OB42bCmw7ctjtBy6px5BqWZLaXzWcQ70MSuvq yx0kAfwxhYwpxBlSiZMvFuljfZB96oi1Zc2nsNXwpyvEB0a1FKaF/QzDcwdiCp1+GddJcUc8NIFm uz3Rgt8c0rGq5EJ7ZvsWN7Mnrk4FAUbe26R6wwO80gxOMZF1pYDUP12qDuwqVzB8W6rc2+ycA1m+ qXKt7HN6oO9Hu57IEO2GBX0uff4+yYSmQRIWp8JJVkX6ueccpFZPfn+wZqmLJGE/saJ4F1vJdt/a jp2ezA9nLKz++rrCLBb6kD0kgMZh57sMxpclOaXCVubMAkOa3aU8tdmE1zaGXtJhkJ01sv2CWcKd 3HvgYeOh8j2zX1XgvZoOze2fT3IxRH+iSzOqf+h3lmKEK5jl3z+ixtR34FZVH6rTK44AUcdn6VHW YAWMgf4f/K5eBslw3NsKR3dhMts6oMYdQzlXPHIEDwVSTPUWuBBRdQTfimvHC6ysaVWqMqm923cU eWKM2IA5eYJXcbUf5eAnN9ItlYm0FQpj6/QZcCp1XV294v0fCmTz76Xaz8nrSM18ofoUNW6uBwiR vR1ev1EKaEQypGtZuPKt1ACMzsKS4wX1/UFqQax0UR4T0Jja5O+rgYSCBC6FVF+1hiX+qlgYNe7M WyYqRLf/0b6iwTSxJEs9I/hAMVCoQ0P/OnhNi0Zx4N06Bobfkc5DRzZ8clLy7SO/ILWBwENFid5o 1NBbebU7IbQERIQsxe/bBGaIT1765djoasR36Pui/yHEyj2R/4SWEZxkF16Xa7nC4I2TpSCbwOW7 Jbt7unWnvhleP4lq66gVeaY7eptWvWcYPHoK0S0rWxOjae9qeWdsbmmTpUmwAHDAbK8NObgFbCDh qDMmO5J/b4RxN6YzZz4Hb2GnxgAw1yyr3yKAsxC+SHAfxjcI+3BXr3DZAC37Yk0J39SVWol6Oy9L aj26aK+sKGxQ5Wir54XGQhW2MuD3IKCz5vXEQGRNGBB60u41J1IkVC3ya3LzkoMd/JRdf9neHDeS Ke8QedOYBRcd5Ss5kC74lOcENa1+8QvYxbbYPFXrKUdg3sDX1P8SJOricPaXQJuM/KAfIobpby+J JWZyxwfYxg5ahR7/C9MuAgSRLksqP0HCDSIfJgmKFQjE1RfuWpfDyL63NbwhdupRFb9MFvyrmvHj diplDlhhSo5J9Dpcw20i3gPFi2P1NhzMcU6xUGTPLkTfs6MR/k36daJYN7L/ZUmUFFakyTdzp9Dx s0V5u0/yv1wMVqyIMjDlT9/U5pn2bPQDgf2kSaeFS5qtm+5PNUGgBV0w8x3JqD+XNXUB4VxtaqhD pyvn3Om5/9uOaAFi6kQwk0jrT0HY3NlaXFWdSs+iDvMUwbbnTclS+2gyYWQPpPCA1xQPanRs0TH9 PUNvN9VgoXCoXpLbB18Hh/4IsB+EgPX8WlAhOsOlNFBdlTkTKqxFkBxc/gQ8WL7Ni+afmpja1Yh7 pakABUQAh6ylJk8DEr1Tv+JF67tFsX77oM0K60EOBZXJusjm75N6C1aQ/3dRo69uNXnEYEGHE//v 26S7WikZOp5s8Wp/GtvOH2OlFq8gyYElC+isA1p/A8S7HN4FU+VpdIsIXihAKVKciUxSaPTBnoPC qvt/1o8u6zn8gd6S0aTHCOL+y5f1lQe7l0uKmzAAUghS5DoD8ju0ZicbAPhsEA5aO8vfua7Ard5W yNy41wMvVWDttgGrbHGiuJOpCw3+qxCIzkCkj9lluxBv0fxUxuVeHarLtCYKDQ2x+V9sEht0VJXz 21FUKIYBt4otN92wZ3EL7G1e0VlWnFM7nFbIXzxdBkS4wLOD4+w/JLqe4Lx8yl3Tit+efqx9WLSF riALd3l9YfANiUBgoiTue5MpTJUo0Fk9PQDlygnqPL0G1XTXXQnOS9+kHoQL3f5mux4cItLRd+uX uzH2q9XUUfLvAssE+S/X2WH2SumUXJN13DcEbWfokUx1lOhndTLfKKMKcS3I7OVI0oKeO1h5n0u2 oKZmKFQnpFz8Xtlf5/1tedyEfisyE587sov7Y6/N75voJG8rLV+PfGqdUS0vJEzWfvCw9OH4HZQn KmLRrKnVqrRFA9WW4yXcAfW+GDG8eXBhv5xR9iThRkD1nmYReOSVVkzItxKVbInTPyLUduPjVL7s TGLAnoj1z9SX+XbKflsq/Rl6LAZC2PoE3hhFnIJR5P+TKQunAchYp8ZKkfIQsCVYxq7rxyp250jt nlwVdGGVTuHefhDy9GjqOW9fdNMKuuoTw5ul+ViUQanxUYU1p1cdxZGlEORlARxp1pryZOzpDhhs xS+OV4h4swW9HXRRRmFNRUU9ROGRPfv/TDuVCIGci3ClyJxls8ri31pWO6Bz4foPHUeiVdGLalOm 3QpfjXI3ELaUvmRRGEfPodVZAQk9qMosWmC4FSS5U5k7Nh8EEXUED06r54aj1c+N4Z2z8AxEgRnD qsZSV+Z4c00YRjjfIVc4NCMDzqA1lOGMHQjMlEspJwKP3EiwViqeV9v3hsoz8F2E/DLCuHyDG2bz g7ISkRUqqY63r1+ZoKubrwOd79wup0hcvM1HNhHLK7KNt4Gz+rorXuWXCJuidxiSDyZbiS1rbOtd C7GqPmRegE2+EVDr4XuhcB3EJlFKw2W02ZIOJdSGMrqMHlzTJefQ47xLTvxHUlFpkX3hPTqKDTnh 79VKddosEJ323ln2q22cRv/BThwLCH6bzWD3ozEY3AchLaYZ85D1u4cVMgzJqDkOIIi6Qu0bVAKd tdCsW6UcKZmTomVs/KoMbqbz5gQZ3T/8U1zwEtQsWz3NPFqtaCA9CdN/6j9YwhblO5TSuoHiBLXS v80sxSg2piM0Km4H2pDcm1I5UG8pzeXrJXQ/tJvLhzi10uY7hXW+YoCdikY8ezxfSBGRSqORbav+ GstncycZJGRQVXXVXyEBfJRCYRZMB+As1BMT1SpXIu+lwofonXsf3XKNKXAr7NOhvR0knl7WcX5N eSozQS/G8Egv/FAHzycNx1viAqWKZJzsl2xVmyZ8zro+np8WJkulUOVO6YkMsCdAFy3Hs+XH6hn4 bZJQX2QBtDNxwb7K0LQCR0ZF2mbZWJ+xm+7CrnrMzEbdees/NPiZqQ56MwAU2kdSFMLJjUkQP2Qg ImqGAb5CJSYDEwuOtw8wagOs4ZhPmhU6QDTHEtQLFUG7UqXh4eDQw9I5vE4ukVJNQRpN2Vv7RjKC 3GRXPLJu8p2f5t6DFH9MAjk+hEuddscPDO+UN7fT0L6CBCNTXmnUWynoVkX1av2QrTOn9iBG+gNF dFHhWDmSBRyZeaebksaKVowTkaZ1EfaEKoJIlWa6JcwdEVVOIQ0xyyFPbAki8Fy5PLsgatW68YKv aI13uSHZ3XCmQvtjzmReJIVUqJnphRbqn9DPjqtMpTLmP+g2My1MR/MOIK2RFZ07ozUjlCaT6ww3 50zHY+L2t03MSd21OuOR5vAx9AIqtTPj6WVVMO5EGZVVt3frnu3ycITK6RrTE3UpSCjFG8pXcQXX Nee+ngaR1MYT5ODULMHsdEP+X9Yxez7XmtFyGYf7Ih5eSaOVpaWZEKG3ptVKpx+Dask/MmsfpEmO nYN3idr0vAw+9phXLiIMf98QcYvjcpMEN3e1Q/BokJPHe//3eIUND12qFvSYICv6AdpJb/bMPYzF Pd1AQKurZoG0gS0X1s50SJla1pIgk4MoijaA/LIX4/au+7vyU3k5kzGzxBUfuEzxiL+9RbocdSri HFxR6riDeBpvFqAZcZ6QP8AZCiTW0CXWgoRsdyp/z3qtQN/1udua/Lss+fcSoxpPSvL/TFz3HiGG qpeDAwJnndu/N+fwXsPFYuFxqhwNf/pshcw1yLAxgtAuiQF8uLwk5vscchdYk1cdOFIxaMrjTgFH Py4fmqr0TgExhzDo1Gq5MA/ybRbGDqYtSvG7Rt9XHPqE50qaumv9tzHMNkKNBzdjPUywRf5hwUqj JYKuLhYpSuMrWErO506Pb1EMw6e5brpTL//r54zc1S59SvvAZi/4rxu9bTn/lOyg1vapgHkfdLoY UAjuKUfzqxQ7o5iADWiSiuJVeeT8nzKUO9DTnu76Men18MbuEHleWMMj+lGUEh3luXSNEVWR2oX7 f0vAIrzOqBLeCLxC9rymRFejXpuVi0P49+VY1HgE/huDiNKp1NyzYkCzQRdWPGu0Ha9BeOGPXDtC aUxca6unq2eygFqH7VVv5sn2WsYYBQwps0Zq2QmYEcg4/oAJfcunKH91Veoryte1I9b/aBVL9iyK 50JV2cyTi0DIYEINaSuvULa69ZudV8eG4NcbThjAGSPiuhfQrpHIiZHeFdfOwY+mLv5atOu4nYKb YsljgRR3Qu3R4B4EegH+k33zwJ9vUzQicdJaNbYST1kucX7v/CO9eK6HRO+d/ykESk6KnYMoRSnF hHjreMPnoLBSoFKeN0TBWPQlCWXfi0ZWnvKEujk1yUaCkB91joInJVW0W16L+MZw1rLsTxZO1hLE G0/eDRLR/YGuzrWW1HNi7yhrYobYg45B2P9vNbpgI6i3EHK4D3Sj5WQhEW3tFmkzkvZyxjFkFQk9 w7akopw8oVWNdrRE//wIiRPF3P+CLeo84MpzYFy7j+Z9mCMUVq59yFSdhTke5oQzzN3m9Riit839 RRRqKau2wAw0W3GHRYGU6S2ZdcNzWN3XsRCtCj9FS4+g0Jx3GgI2elK0OTnpZP/m1u5FpJ622Kty 1RXQm8LRFxxBtuVVX3LJmCyGdnyHIuA7vbzRJz/lJ+5tazRA0RM83133TsFqa89omBSZP+njCs6G 3Imnud0M2bEtL6+jmEPijxe8yA0IQpKn19/qAYMznLB4a76WWL9s+wF17xcdekHK+qI8hFQl+0S5 wq6N4gpBre4ShuccBQ6SAegV+6L8/P1/4Zwqbr/lx7SOS2LezrwuRHFGAs3sR7K7rc8k9nR/KnFE p2lIz3qMeVA/5i1YnpT+NgkL9bGxdkR10FTpIlBwHsnxBCBLM63UxnIUsVkz5+ZI5tfb95iIPhG/ /oyriE+zUfEawvoijYRsFSTe8sk6VU2zeCrs+OF0UsRPtn8vAoK9v56RjX3QZegA5gn+q/qTiSGc ZtuvHVGHyuWblgN5REQ0ZUv3bg02DtUJno/P//DRihDOg2+cFzX/6Q+j3FKYesPBglceh1XtBoev /K1xStxCtnYMhK7FRL60AU3GCqitk66KK2SqIQvuQ6QxFSvDjpJ36artikvS1Y+/FK+fKRXTf8nY +E8ALt5MGhWhHkrIFwa+bubEMKTa4aiKgmbHmyKQxK2bLjXJzBbYlBcQxT/obWt6d2qrsuMf5HL7 2MN8UhnOfdhcCky5AqjYvSr6qg4NDJpwAPE1LRsLGyYfZB2wCZrziyeoDusx6eL5XzMOJpqogr+s MDThp1WPrb+72aMHJRHn0epD5rKdXcVm2yAsyVejcHPNfJnX9uCuKdRPTUxpUWNiKGqdYKf2+rZo beb+eRUVb3bGAn8OlDPUTRkGwpCQvo0kFp76MEm6q0VSlTORNzkkzF0Gq5pPlvOug+ne+tALJK/Z w+COe/26IbQv/JNzjubqL3Pcp2Mk/tPai4fprQ2ycK1L1sZi8lIhOwzVTj+0gTEOxUjqywvUYlPL timN3l4FnWQqeB5erczGkSIKHHzuo2X9C5yUMyf/qTCspXu2Vb4ONIZrX4CydWnq1NvzbRMMLp3d tfH5od6Ua3+nyy+OGBlYlhHJpMkZ29YRECrKxlttm+b8JM8poDnrndlptrT4iM6BEovoc1Jj+S0K 86CoN6EXRbnV/Kj764kVJhkzOpiomz0UxeugjjLBGswVn5uEuJxqXG7ZBFBlAK6Rsihf4QGB0ce3 HpCFInies/Pigo9kpsJHx0HWL1zIHo14IF5FDIfLxnbrFScXKowgSPBUjoiINAKPWgXAWO4lW3Uc bgrxdOFhi6xnl1KP+ts21mIJ2AXQIIZT3V4IKTIjaf58MX465rTKYGKdKpTG1aFrUwshGCty2YBb n2ZaXYxI4TisVOeAyzFhIyOEYAc8SZLpXTymbQWM7R7RZ5AOMIpF9kNdvEmHFZ24lZ+0kULqaI9p TtUicONnXpBO8/zis7hwumz703GxnMj5sClHAGNSxjT5PA249gzzwTH5B+fuPhwB4ozootNe6tV1 2JAkvYYsGkCWqQnA26CPbcr5wvjbgR6H/CfYQUMoLzv3dqRL6jKDUCVs26BLOPL8g9r+fzzj3+Bc r7UpWU08RPTb+jL/cuBuGQseL1suVU9XdCJwqJLoGcpoyHRhHAJEp0HgjN/4Wd5EVkt3Uw7fZEt4 5RDSef0qofuDtetcEcVmIhuLq1DocVodIXil4lCNEXdYlopBjPAZ+12Xot16WiACQWjSflDvAx8f XPwPRXODDzJdV55AhtEaaiHmsEoYkju5kcIML/pi3I91ETs6i6ELmvXiAPccLy+EMlAaGelMafLY kkdJ/3a2nOnqUAyytdT4cVN0hFb+ZfounYQEEB8zIUo0Nd8Veo7lvjHrwOx5gW54hzNJ+Sn9F0NR +kH2iZPjTO+Hu9fpSNDOZyXbM8v3lhhXoJOATZO19NDm5xrq5bzlq0BwTrjv34qnbOwkOLtE+14w VE0bkOw83cKWpmZq2HUYQxdRzbktVxVP1TUzVu5psmJNnvHeIXCha78suVigxXb1Qz6VMvuUm+YL snFgwRsCho3CGTBzKpNe86uR24aNr0+TBi1DnsZY6sIquV+1SVVzm4dX2Axsf/hNqvTJrDLQ6Zkb A3pwx1KIPlX7zPHPQoD4WHr6NjIbAqq7FtZ2CLHNAmpuC1vIPeIwf5xbO9W5OrqMmo/+meVV5Xu6 4XHTnOI9zGz/Ud/iQO8A55571LGZvDzqJhaOfsLy6mVjFmtlr+Gl9C9XXaVzJcGRKOicUNuJew6T mu7bQbmbUD/iZXioGTnX+ebZo+LyEWMXMHwtgYVFbOxp6gSZhWt9UAbW3cs+/qEtVbnzLEDDEMxg 5QAJERMXfl5skcL484j36GyF5+cEeeRhaVqPafUzXKn+yfPGg/5z4YqStwIYh4Xrwfwf+EqX5tTs qDR2AQ1PK/zlH3oxPjw+bITMXtfQOsaghD9KaNyK3CowYsdg5EEV0qWKfTYpDfusfedKK/JWVM6b irrGOzgh2J13hK5Q/ZqOW8WTICZBsa2byWMAsb6Jx/1xwtpG3Luq84WOPmf2fFeFlv3vmvl0tEJ3 Tki3ddj9FGa+WGYe7wJNOa1MznNYBkLvMjIkkFPLheEcxvhBn5p4esuXEWrBev/+vUNBErmHylO6 /6OSezofsUkGjRRvqqb4CmAu1kJHMrPV5TaEFt2UVhyQwiz35SZ0pIoOJjGOr1QOJkhz67N6Cnbv Hug3Jjn6QXbbfvZZOHmLYQGVfqamdnXaUZnGWO126MHLWx8r82kPQCd62uCAbByLFvOhUAD7lnI2 G8jsHa8HZ2ck8bA0HLnmDytiBvzXKNf8hLS/xjkdy7wbEOQI0icJw+1cXkIL8yAQ1uyQn2TxN2Hd 4Rd3r0yS62TjdQVwVoDhDC9fL27XrpbmAOgUCU+yHiLO0K+ZQCy1BwgvAT6SJRGbHsVCnOIJA0xV Wh7ABx5wBc968g0WrTdo1tvf8Ol+X3/Y5+JvN8UikdBryIdWauaPGBWtEN05x6p7Mdu8CNNVnqez d9RQYbopJDTiD+06WlCVpw9uqR0W6Rhc7mmbVpV7Mspnp4vaEkuYKUYQ+1avO+4coyOY+ysMv8Ft RpBV25Ffd4tDTDpTrKCqvk8UGu35zDdFjAU20FVjC5QKaTBdKU/7ReVT84ZLT2EvngwXFdQzpREw 7KeUkm6zg33WNgPGLSkHxP8j2+do9qqQ8+DQV53xz+WaDI6tnmP1b1xOh6aKR5F+LGzD68TinLCZ 6MB2mEuUdXKTGOF3YlYpxuXvV1odiym1Bdm2mJIBdPGmfFxdP/HsLa4IS2I5EfHLkHBXr0w2B+MR W9z1HiCVCi/kKFHaOwgemsyi5t+hn/zLZViULsisqW2dLptb8cT9H6jDe2+OCOEjS7X5SBkRjvhu hzFzCqYC1+vI3RfCIDxecIDiIvX92TZeDAgvDu/7DmXAFJqEROvC2dxMT7PfL4JJ4nGmh4UWOUyu GVprTr/Yo2xe10Oy347kKB7Rwd7HlTvumqrTigqB4b0yXtso5y6w4B+JzHgRqa/bgS02O4vFHj/+ p0jdxLgk3LsHBfVhmGjYzGQdOVMq6FySqhU1aA+Cjp8d72XIt0/hupX000nFv918nHTYZ1yiEwlv I53B6YH4Bgfl4Y7YVjXAeo6YtaP2tBqx+u8gXAZnPrs5RW9wjHjb2unulPnB94HJXecaIyPzmTod OCqSriB2+qxg6ZhwNOUjEalMsKPvDG7gEQ6ek1laGgo8R/q11FQQVGHfuHuHb+AouS+VfkC0caDV WSQY5GcacUphW08PaYrcE1smnz1+C32Ld7yt67BuEDqsv/uIF6HEzwdDiS+y4fcG3uxeP1qfXi1u yCiWONGHo8158I9XBaaa8DIBHLL7UoqRTBex5oSQvHAUGuV38D6J3OiZMc/FVYm60mVDs2Ygfi20 FFbp28/iKhRFONv8/e7BBELeX/aG/3ZBAF2ZXHRrl50YD1aK4ZaRfRh8wG5WlEEyIPRJJcNw9NW6 h5c/LoVBdny+RyTwbOyQGKbtrmbRlz9fwwLSJzGo6umpdvdbreNFmbjgukMtgglZGoyWQXnUMaMf RtOXZmmiZ/awd/lJOKY0fDfObC4KCh/xWke7tWOZMiQHMIdTWQGipZuS557qPjPSAGL3jAkLI62b XHO3Gg/GnEhyxTQhiq7fKYBH/nY4hs3cX0hWvkTL/HR94u2ihl4Zl23zmkSvnd3Wap7pksNgx+/H pI3hr6VU8PndnkOKsqk56ddZVPKz40tEIpHZw5r3999de5Ny1LEH4tfJp54o8t4wY/oJrkw8UHW9 hzCQC50OOo02UkBVAx85nGiSi4CIUD3nSibAyfsJs0beuhGma5WKIYi6GCCJT6pV9qulxgjFDoOS 7jK2+58toM6fWJtBCKi5WUed+e93+pL48PHwAc89usoCw19jY15ai1pPSMrGsmzNIzetM/1/P+Qh s6cKKDfeLMEboU6j+GOlaDm/qOdd/EfYKU3bVxZElhA/mVjJzXJrEh2MrZgd9w1QYWEtmyMGtqo+ Z66uAw9V4TSeYbff4Ip8fAJeQgYCq/KKkThvSPpOh1/BJrUctGR0G6hWfOqf46E9Y4i0LI4OqkS3 y3q0zcGizRAJCXAxkI0mJNasWVkTbPs9BpPp958HIGntaKUgDrvYG6xmYZ2ncozMeOhsZa48gpeC v66rE59rlao9htXbSVl7o6oTx7GRGUqZV08Q2/eBo4VIpVkJizHHE0F/un2hhpo9GHsMdsHAtkH5 DYT3ZEaGUncLfAIGn9KtB/Okw4CeEpMSOoZangV+wK9krpRqpbgQXdOYfnHVltxb6fvPZSU7rSqX U2AtjAte1o6ynb1AhLHEwl87hTqNPnmHwjCKFRnvZZOb5LUz7bnlxEiVl7ZEdQLjV6wByTziOL0E joTmL2183fKKiy7m+ldUTlj3VktonpX2fbjpaj3pQ0OGuKUNxjdUXMEucM2i3ulHvzDncwqrPFT7 3UAQ7n4T6O26S5VlMpl8xKER27CIjusRh7h4BPpMKbKfw8/qMYQ2+VsSovXLUxQsXPKnSf0NMBYm Ap6ePBpuZkcd91GPpSC7HISk/8Bvk/aMA4c3csCIpizrPr3BlQr973T0TB0nhRaZ6N0ly7DIJINs oh4VRsGDwn5NfF7EvQUojGlCWZDG6NNi+R93cshbJ1gI3PlQSfsqqvSSV/MKrASHJ22OyYPpTWdE R09f7Hv/kXVo1ST66ZiIF7S9kdf726oLy55k0O7y584zKuQ+8nkGiLYzix+IwMimXgiM09RA44FJ IBBlIYCUKUYmQug3ISTtbDKpsbTeiyB4nKLQceGocTBHKlGMHpGZDHqlxVcxkLGZly1kQqjO9uQY ibLG+jAPshml2BzvLJuCHaaTMjYXS8NUJEjsjOJxmJ1uDf63NUdEWhUR0Qg7WwiKxWgDI727kIHl AUAs6/BMbaL/qS+q4zBot3jPfI+bFOBPZTPvt2g1HA9UkmV3n+csMTAx/x0ENThlx+5N4msjKbVB MeG+3I5Ki0J3csJLWDm9ppD5cG7obSMETwCwpUAHiJKoz2Ksy8c8Y+3XGjbvA8mWygn32nr59RuE ZjPuCrZmb3JUqIDaHEMpUttxY5OMexzK2o1tvSXMYzC7fxe0BHZDKOqzHvU48Fd6JRu7aLK6NNFE uCbYOB7Se/y/V4+Hy/q4GdzOtigKNLJ0VSOHIv/SKeqBXDk1xrqAaGIovtmBgJDnkaZNv1h6HM/U Y0XhczgG8HB3lY7qN199d3WneoS3sbJWPgRXZEUfSV+1U0e8pkdaOYEpOPt8QTtOZChhVv0UAkaI ATATsOg+4somY12QO2slVuZmoEwtBZrW1RlW8yaQKAlEXasswXH9dZERW9JsaYmaYQedBYm2ifhe b6ln9b8+QjprEh5oEzHVKS6Jj4iUFt5YqsvLtIbpAycY8BouAlGp1U/6IVL8k9echyZi6etxbrx2 xZ3fcjDctPO7A6wGcFw6V2S78lYrWh2c7rRJLZHF/DvreCS4ZbEL5BQsXhQOYTJURdTI0k6/PC1X YxbQSVNH2phYUtC1aZwToQ9YIZnX+4TQuh341l8rHcQ8+U4QbDg/dFmZ6t1fyL5QbfZzlIAlbQpF +Wrzu7Mic/10L3y8MFowqi/miQXMYBvVeo8MlU8c30mQFZd8BgUJ3iI0AMphss1G0bFJu71rpkrk YjWObTISrDtxFG+G9Zbldh46AcVDTL5ObN7kE1alAslZmt4E3xay4xKQUE7uWsfkEPwT5X7C+UyT hcXRnbLxXuYas9vaVnZOi97QCeYd/pkJtPHxwik0f6ebltn75atmKUcgZ68pQtsIWc6lqsmlDiV4 YA/PlANNpeveKbNLY7/1UJubr6dFSrRzIPkQKDhra6gjQH5lzvnqEmqBgoWvblLdli9i8xwXjdBA j24f9m1jIonvFKGzczGQHHleiH4DJYG1EC8a7vDtF9Dyz0GYiOr+JKlN0KdqpEbjXlNA6J7kLoaj agInK+V/E+ubdUdF/2GIDM+LKIXtSPU6NJNLM3mZ8uAzoOuLhSqZVXdFj9NfZpFnvtDmRqpfvR+7 sJCEgtakzsnOSceP66XZaTSrFUbHRULmWeTw2t23FRk275n1cetqVbcNhXtIIFpakVnVb2c4iSVm tML4Ms6XK8dJxH8XqMPr1xWKG84A8K3UCj0jlytDF0Up8b4tN4pJiRGuOB6lIY82PjtLBU8MzvfL X629tqtcCOfSTeuTx4EJ5z8ixexyutcfSevqWEVr6oI9KOWPKgq+v1iEwmtHUlH/cfwrh+KEBf4m vconXVPcFNZKds7CZ9AuhFuh5j50NrBDu/6yzIf/HpHqIuIvMEyMGZqWGxtByTlN0J0cZiwokaBA 8nXg4uatlS+8YYEsrnjRYh0RzumyEaquFRojMeFwusrDTp7k5Zwhs5jv3pNjMWqj92UbfTfR/eGI fkh8X2zqTCw0oozLw03q+JWnjtYJ4EBVqgh2NggW6Ri4yVLn1cJ2rAAzUkeorrRQoIyU/Z4d4XeE mG9floLeS9c7a1u8yZYa7FzE0asLmAwdg43jE7+qKnIJv1wAZb1ku47rwPBANUQJyh30BnXhUA01 kJF232DSII+9L7Y90a3lE7/hxkhKcwybFcPaH6nKhS6+8uYhdPkaAdigzKUwkZiVKAZ3oO5XrJf9 SMJ2VmUJQhk71ttc6JoKee7AQrfTAMsS3adCCnTILdRFSlKRxgwfzIZIuLQ1vgfhtqAAzzph8LeC 5FhLJd+8GfmJoLPmJ4eE8AVEJdsmARkAiosikuEvNI983/khW3FmSs8gjx32sGzBIjT3Px5dxe7H 0QW8FFsJ0GQCkfu8vhojIn5iro2e5oJMeVK68vQ1e7IlUJ/aOyqZxdr9jpWQRUg2I5juCj/OThKU aAdww4fLtNN7SuIZlbds5v+th2/bRIL7Ody4aNAX6HR6nOuoF1McqUw/uFY8b4lB3W47kVMdjCG4 Sj6pMvGAexWmUk9cPIwlBAQKPVo5jwsHxIjjFs74N1JeQHJoSxhCNqZDzLVKTwW3hxhNfa++Xsgi WUYTEsPSASD1TLPx3TKT0p0RlUvbqJ7Ytv2ZssW5N9NOqYLamumDCDvFH1pSK/w/09OPDl5gvAFC 19PKFPEB1Aly4su9IyvG9Ii3fsQl2IpviTGZppnPbwDCzInK24rLF16xW3aiW25Mabwikuo65Kw2 93Ug2p6GtINzuyNOC3o0v7nghJMmzedECzzvkfMmozvnJWWfQ7Op/BxhmqUFd/F2ohVoh7t5bqGc t8bnJ8vB2PiqKB+3nFIdGjqt/eWRKZMuOCefY9Rcbys7f0YJ2+eXYfIK2TKdXuG0vrzf4nP7B3gL xrlxwmW5T3eJdxwsKpdAexFHPqhhEPQtVDAEMCGfg4dSeYPtJa1edWPZ8s1S3Nwb1IPS3dgDkWNp nAvDkWwGhR1Uw8ISvKvhxOUJboUOVuigjgX5AanxTOVpfUzA3cjGAHBp45YumzIpIelfKoWbNNst jDFB2sLD4SZRoWltDvLuiLi5/zgYbURDAvXQItn/gqA7bQYyXm4Vl9R0TfDfjj3J19NfuZBZ1xQo TN0AfSV01DBrf6LlaEKyHgaVqnOxBlLWMfxvqnwnOdkNH0F2iS9fqF9xMoy2FWubHuY2DAh2XquT edNPkpRbPzC4mwpzMf4GGi5MRA7Cp4R7XFOxihqeaaJ4kYGVAmWsMa1wVVWbO9KKz4GEkg7o0veB GuKIwNkrSSOLgyL2AinkPgd6IAMSr0AYUSwJXZS/4bI9SCjefdwOeYElfZO4siGT119GAeAKUTL/ OtH82MbKw/Vomv4InPHMnCHu6UFvG5vxHlQ2tZd5ObyRE068DAK5ARBG8tt5dzj1XXGLVtzE6v++ ApbTCEAhDEQb9Q+ZXp477qR4KVPReYxtGy7i36cnZtGJg0pk27xs2jHbt0fR0j120+jFyhU8U66b fpLHuJzNtdvTQo+9RulQ7VEmnh1JU9VwCHzpUpOYS9K/0Ps/KzOoCjQ6vFpDoYIIQfj+VKhN1SuT LAdfLN4QU+UTTCaKUGhiXi7cjFB9Nb6ff+x2Hj1YlYbhEgV1c5/DJJI9SjwNXEQZ9BSNN7ndTd2V Vgabp3Fm5vVkBw+66XuDemKZSU69CAwAjSuWvHf54rCH3U4YrkTz2niNCN2tIN08sQNffH0dpTDA OXqDCaFpOrwluvB3r+MEwi+3Gcf6L2eLFQQZoBbSGEQqI3dEc590FKaCzBj4UL+qx4GMXxHHo1UY OLaaSRFYTXUKB6QbdWAVg9AQO7Nrk8KxNjimLmIiJp4KQwVnzqKvui5x8RXRylcmMYc4dPiML+mt 4FvFz5+0lMzrygXexHEFsnBxyeDo/9+cf43gbF6LsbsVg143kbMNXTNREo0W2QTOCXh44ltcC/8P MCi2OVvt/aedsZwKKFtXY8BWY8qTjqAYuZ+12HurcJf8+Ka54fhsFWy/O6eP23pTdVzDpJ+Hw2o6 dRs8Emkq6a9fRcSPWC8loRAVX9cGtiCxPMuPpTSn1s7aJke7mS5dCX+tpkNWsM8Tj7BgtX6BpEdE oNse291s4g13VK4RMzyE5rq5jJEFBzfwPZOi6mE9d+xNAqZRc+rtyjuWpgfjbViIXCGsuUoTgpY1 g8H2evE9FS46mf8VnlAzX0HcGmDDurBd1XH7ui9arLpzfARwkiwYwbybe8/r8ule5n+7zbfxBEzn t0Edqt8P3U2TTe11KKccV61xWTUjY/cKYB/KtVKEFj2sqqcYa00252rS5lAdKGaAsIrfgAyBCz3Q dYCrlLRKIBTYtuK5hINftkdPhWjHD28sfTd6Ln/BnrlMvrHUO0CGuxCNDJK+7qzKPhifapR+Omng r5W2iLx6taU3jeDwgxTUl83aw7IIV45GER8o+HAE5NVyDzafIeLL9WcCXgtyepMpaIo6knm/ru1W GpVFkcFD0We3BavJVWOm08/IMMTQ/yo2RPvbZfcHmNFKUlC7lg9t3LRVJCXVByP4Qc+ERFkMByou t74z1ElFGciQQsyumEkmPeXsMxOmiGz/i3V3x+sl8mIflk6wxZet6SSnq+AJei0OAhqvxE+CnoDt KWRyL6g0ZNWqolR/4OJ2AAhrhDX5H/bk4RzNeFbV+YG2neVOFWOp4veFYYd7tpHfggqkb+wN34tV eT0dNLh43LM7X8lCLIHrFcLFCjQ/WcDruKHI03IN3HkJIr9R+q0PvY5AFF+vdYwT9g4Ggjkw6ZL7 LGOW4B4gwpCLS+skLiLh5PKgOIgayO6KRWUjcviHhhajdhFW88DZKU05t/raLayU7/0MQ9NB5Sm4 x0nx0oFnAGs6iWfasakfKLUrewTpWOvxRHSRgLis+hguPuyt+nFXd/ekZKErqHrUtrh2SW46YnOI 0SEMdoZa4OtiDqsbUm7MRi2M5GDmDrsR5OTIQ42Afy79/RitnXkfRuOKr3RiH4ccqf4YcGSmomJR hpYGcXi8TrYOexsKtgzALWsU63rLDRHZ9SR3150ttWJx95lnaMK+VChUjg+dvz8szkIOR/jriohE NFpAw7HCDJuVpFqfIHRfFmboLaWZ24pFb+ebRn9lczni9QqVt7JQ/5TiFqQWmn0etkIFCRl0J2/8 sUNRcn0H44xyiNrrPC6F2d0HkyJapk6prThB4MhTsMIKLe0BFMFT9QjjuL0o2w0PTgFzHGFLQlmw Zqes5hneLLNA85IL+KjXTqAjucf1MbfKnIDMivJIlXyo/z8ZwA6kRyeoEC5dKXGbMsxMRbjff4iR UT2IRFFnz0vYKWp1oc2cHMfvUfWuDZAUb5T5wNMuMWgmk9Q+wccbZcpoon8m08sCWsaWwTG4PlHZ UVUC5ZN4kGdgbqzmnxOA69wlTlkDkdc3BFh8hSHzAlLbiRMP1tIRinSs/nqNc0p6NBxiubUruNAT fQoNd7YOIpq43UE03lJcdZowNmAgSipd/T/8N0clxfedt4MvcUixf7q1GledJ1Fa13uGz1BelpuZ YMoCEyD9XbOHEm3zmqqlZ2RzwxUogh150rylHwfmkfO2yh70x6UAac3X5M8WYK+zklw46h7j5LNf PMxkL3pQpjf/zB1hMtLBreaSetcrWT4zZJ5MEoFZ0kRBaXN3ofIpaf1gDRttE5F20syeKO/qvYxo Uc4PR7XUDWGqDE/KI3j5WR2CrKVLv9ZdxTHzFkq7GFyupOyKq6YPs4C7eDgRaIaXcfAjVNEHPnG6 MaQ2MGJZhFSzvB3x4ztTnYS/rAsFnmZGB1SDPsSk6yRncJvIL1cpArrRJ/alAd2zY+hBhqhlZtBp JdiE0+mIdkRhxTNeEAE4oFrDhPvi/IyMzg5IdydWrp+Poa+baRHiiXfNUkWNaB+McgIoB3G4sG9I Y0tv8ch4JazYhXxmgCmqcF5GDi41GKcF7H/NdYOMWohY/+jsDbSp3de0tsNlbgoGhxFj1f8pKNcX G13EUQ0gw3RCt0CZ27lC09DE3QYJIrKCOMyAxE5JqgQ9ZLL4OknNbKYZUF4QSRmUJZEjIf6OgOzC KwVFmEKOmB+CMFwzvni7Hd1bYAqSvBg6tAoJouHptwSTnKVyz7Nv2cNt1OK7uSkky+oANLKyjQrS 7S+MP1/N0JeqzzwKnM7SbmGpw0p0/t/TMocHIbSZb2u1NwP+kIQRhiP1JszcwYL5ri4Ia2R2BX2e xTQJdGtEJjDW4aAEmzKVwFYQEUduDdu5wp8GlhVBRskSRS9TJACvT6vacrkiYXHI048gfAE32++x BGdNsqbwc/DoLThKt+DGAv9B2E7leG0E+BBGRKIb7cCf8dwdrg2g+OGExB44Jq6sMQMm/BaMEh5T KW1a0QiF/RFwhvLGeE6iHD1+870OWvunz06ckTaKcOBeGwQehPemRCsntS3sPF05Of2i90tylZQp wZKbPBkXZ+yLxXYqNU9nxtGBxmUBIwC/Dwr2odDqbqTd85lmWjEhNBnrHsFrASH2gujhPJRhpH2R F5zLvDOg8qKfeeALUe9tg3HuQ1HlbnNBBwy/wk864CVJjiOp/Orno1bCTKgYaYi65IGXpc5roHoZ SLwRENJNnjANTc2uGdFkaXCIqcJpVESnSvFZ8r8Z7I2VQNMrrvXD1OllIaHFEQUNqukW8TUjsA/b E9hR+37X/TeKLYTySnbzMB4MeWBIE3OnoKiA3Xg/eaJ0gHGg6tmhoTMR+Fykxwy29e0yQj5Kgxnj wunLASOxW6HvxXXH2ccTXlYuIrVPCvtZoYD6uXYABq4Cum0jxmbyaNrVtppIUjW5k/z2pM/mWVAR UTOfcBhzZf0iUbiVg8MJM3j8q/aZo6Ok3k/XTEosrt7mfDD17FXeHzMNARHq2M4rveSSi1Lzf8sW 1jbkTXNNBcfM0LFx373lxXCcUjcKrE7d50xxh1PCj20gBzf0vapDR55LqcjLKwJ35x0bydo2q9mC aZavwaYnN+kDo9Ytc7RLlw/+nw0My/vTNxazp5G1y02WUW1p/EO+rZ+V41pxfwCVGFgOn/R/rvam BmobsSTQ55howcev89/uo2m9B56ccRmv42ujME1OkOV451/gAybO1wBI+8ighqrJtBud6W0IPLWo qLAVU4slI4CIrGIzdSBXG2XEquNc1p9mzERBZlV2wWByvKBP7QYrIQ5h+DLFM/Bqz4mSe99Nhw/5 fepxAZTo8pTsT8fQ0bV/XoezbHPREhH/5bXui9W+AeSwaIRXd8E8BCRLw7vc0oPwYPBgYB+q4fx9 cFXpJdhLcbaBu53N3TtSTgx9YpsUdZOskk2x53jdA2UrHjs7/BsidV01U1KFVrP4UEYoBe0UFCbO 0kGivDm092nxnZec9b5pYo+aLDDbTJCLhoabIEkjCKu2lx2rgP/o94zCaoHz1M7tLtIChSaD/p7D yT9vkTc+4RYT6aNKI6Pfh+GucE0rsuJgnUN+6gZGMVPEpnoyHwPZT4HjaklZX5yns939+mD2R5hi C7Vu9Ux+3RRp1rsnAzZfh7bAc6WtDZbiCzp0KakShGqKQdrtFgmyy992sBjGjm05CP8hZZ7Bwsm1 C69bNNEZ61HEohjKcVuKnls2lUY1JptMNCsedp3cccwjXg+DYVkklqL9abNba2jlv1Sf6aS7rJA1 DWyBJQ24Cq4iS5gWnS7D0W1Z6k5xXuIlzzfud04NgGlrmY+AQIhVPoefhkXBRYCAaBr5zCKI5EGM UizoaRcthbvxOYLQfhiYMKdvZIgOBxSQi2RT0m5GvWX42VSFPqJjKudiBEFC9lrCJyXP2mWP4nwh iuHDouxLg/MsbTSFQUgIW9z1IN+lqwKdPdDxJp6IET5RQsT0bUwCjD/Fq8qYqY7vqP27Kk2yL/yT X4ApBZobOQVPlOzgbmRAijIdFoTB9w0jANKFDqb+dKSnSSW7b/GuQCWF5ynWD4GxxsUEHiSJwmJY dROFTRAO81MxcLsio5RXU6xWdbTnNmgnApntfTnYi5pWx/H70H9dLFc/LAzx4M0iQMhxE5FZ8Wn0 eG/gRQwBdHcTkL2Y6cyj99iATLdgrTBaX3WUZRMRdi4DK8VpHYx7DNDdO3p7FIEjkqaEHZ9ZZYv5 zZwLDtey2FIHeqCEK7lrMNMFfc9sD48w8rXuQD8wQbxOkAnEvk8QhNszuryylq5Hqg7TYoogpwO3 D5Z47f8HskCgu+U5y1PPW3KoxnYoeqhRf0gNLvCoouEufucWJo9S+NMZQXLtFMoTnMajUmpqPvEI c/vwi8DbTGfXCF8nfu6j+7rBG/7RU7kS5xjtL3gWrNm+WLrCDVskKNk333jAxW/07ka7z4MCNEoB tmKizzfTRZgHfehKE998HLhWNAiUDpPPohyVLg1NZramK9F4vEsidcmEFKOrG2/zdxuvwTvFuC7s kREQGjKxqSSLuRVDeFHg7A8z412JLLXlGMKT1DpupnYbxR7rjFbO6M4z1FrBg7k05axDBHip0b8D Wrp8k8wvFHDcJ5kl7dbJgTsotKhUYCoUhoMtnvYmJH+nma59Di0wzYtdcA1VrsOs9L59eyb7A4x/ ZCM/rAvEL+pKm8icCMMgCEjSxbRghCV5C3mCQ7dqSqX3onuvJl5TA0VlLAOQ6LP43BCfMEaXlspE bQmR9tvskluK51vSsEwRgaJDloZBo+lbsZz7epMsy52Osjxa095gclFDP2U4s7pXjhUALTgOo0M4 hDiQy6/7osWIpVzP1XomcrHXQ7InGZs+KWyrIFgr2/Jqo39kJcqSeZkrU0h3oM8lbfxrbIk3rJBf 1qUbhcElzgZeACgmDCoIjbFz9JWu9aT1xDRvbLqoe5R8A/Y50gBJgSJsac8UfqMTlbMy3pSoQCnL E9xgPzEKSFk7JENfoP8dZQMp/FKP83P9piYAUagEqgI16Vrm2U1VRmS3Y954FPgSCPqmoKGJfHF/ rUD7OjloKegdJgBPC79dp5yAOpNaMZoVXeTsE7nbCi2l/czXs+p8ng9GBcv1o6XH7BzXpFHSx2kX L4FIQ31Xy06Tf10RObNTS/KW6/jGA9yWQudlbvIZ76+7Xd38RRuWtondY3+13dS+rWegd54EOuNG /+2036dfMDh8yl0UG0HyS385UjopYJJj7g0JzJDlakyiYs6HVYwMDgwfaxOwcDv/if0+RSIlnnFb opCGAIl8m5EZfe0Dw1lkqy1LK6VUPKIhm0XJaSDJmAgn+iqohT2dOX6PH/wsktmYJ1D30ml5mVvQ n8utbYVjqMyE1ek2fc+gDh5aLaDRGU1Hm2XJQZcioUbSbHRr9bWwVKCBubUe7kazxQoB06QkPPCC ejFc46mGrYYQj9Si2U+tySEL5OfQ1+YZ9P07zGw1bMIet9y/LyJQ45H0YhT3RlWMR4cr2WyjBVdq Ywf4b6vKzRrUMBUogKKyyyXYUT7krD/FWtm7chzk0u+mJEUJk+FK2QK2vA0SGekQZfYWybBCqmcL ibGGD0QQnBYtebdsEaIjSsm0I4BkgkgTqw0LGKqfD6Km531oD1fCIA+bjul+EvW2KjrpeLojX9RG CAge6ZcvBWpOGBS4NBJrtzgMGu+1xhC64aFmegUD8w2F3pledp2v7lLVnuFtFblFA0IFsIXhW8Rh P9D/VRU8TQY1ZwTYDxLKU7KbpUe4lrMD3vKXhTdIG+vCVZJBJfp3rhNI0IxYRRHk+xUwLC46hZko aEVHGAz2eJjTIJchPJH8Q4IiroTHh5bYAPRKYFU+8gYw9FvT67W/2S2uC01CFra4cuRBg6FlkPo/ lC4hLejqtet+UFTeAXs2IJC2PEttzni5mYpDt7XiT8sMam5MUQC934L5xY3SAd+O+qBjFApnRaRg bomr294h6avLYvt93/7D4of86FlOz5pKHgM4REmOdzoZSqUb60tnjsQTSkCilBG+EOJYcWVOgxHd 5+y8zjB4mAE1WvY/uKodXgJq2i6a7peUqZfYJnB5x+2asMIj88jVpJx+rc7m2Xohhkf7oxeUzbTG gkEyshAV9ldsxs1IoF0xFUH2UESRuoJHi0qJVijo5rEJPJKwuYrdxa7Ctf2KMxlcUKxDLesobhNc qpKJfCBYomJWULjZSMoJOIfy7qfoO8mwGiEw/Zrl73Ee6sdhj6jxz68FiPyU1Zc4LmQhBhQSBhYm quH1yRefJPLvWTrTgxv+toHW3qYS5Iy4UvyJTIfTcHavPiYSPLlCdmSqeH9+Hmu7EDL6AdiVe0Gu wKbRD80nnBU7+P9NCpc2K/GWiOpz2hktrIdM/MjQ4Ov+aYLo2mdAMOV8IQhyPsbiGt1O3x/7rCxD OVcQhtHZNzIzvJvhusOGdSEWSfQTDsPEgEtziD8wEoAUjqPOO5rR9NKzwBMpe9eOGt/54eKZXeqf afkkEjrJzoW9cAkJygjqv2e6LffCXVOW+U9VvKhrBDSWb7JAeB1qJRHBnIvOjkUoLgQY3sjJJMfl MgLKWjJMLpdE66IhJOjSJhLe1qWZTXaNP8DwLWGtfeMsG7Wbp7Q+5jTNp2Waed+UYHmiRTTNleZz g985uitW7acR0a18EyCHodsluMrNj+D8BlPnIkeOyudfAWBut1u1K/W7vLpZzTn8YYel/pMK/4qS ISETUoP+l0AXRQUGwmHVrwl0TpmfdKC0wS7BBNgDaVd3BlyFyNMD3LB8fjB5xkuCx6f18e2JjpHz cmKYTWf6Pgmg+pew3NoiV+ZsFVWS0gAdfuKlDSmsz0bhQuyU1J6OQ9Exhcg9Vd7RINipc73uYN0z 1Sx6e+q7qMxY9gYMb5Ea02SSf6o6cuYO4YR4JS22Gmo3m7l/2KAfr6IfRpggTTyhj3Ppu5ncyPHu x4jR1vEhCnScS1zWR+fH6ZIfHbDmWS73e7ApF741qCfOrmOtLBt1ZSdBCL09/9yVgSE0KZX08oUr UX7l0r1hFlogGvLiym0mmi2N//59j0j5UUCHu48axYD9CCobcAkzOTQbg+a/Y0Ea/T9WvXrcbw4g IHpjaNGqHbQRzLLRj9nLupBIRSg+g9gk7uW2AvJLbFDl1kSL2od/9YNWrRorj4UMQdPV8Xz82E3L ZNJJLKCFPI6cTGM8e3bA40qtLWefK5mDqcM0zUkbbMYqLixlQ1DTERHyij4k/OA9LIzMkJHxxbAW QFwydx2szFO2zk68ef6+iea7ruIxVgONYb2JDvLv+oZd3CzyJyjgswkjLd3pI83401e06bFPTbrK i88oflxgOwlPJftaHa5oAkwFe4yjavrnQ7s1Kvb+GlBWL5njRH0drikfGcbF3Hw4+PPtbzVv6d6d nnY2rHghhBbnnrVPyvupngo1+pQWebLDofklRZWwvsEWrBkH3i4BZsIqLURZVq2F/88Ysugjnso6 I2j8eRhfGs4NZMA3EYcNostS/sua96QR9ssltyQcupANp00D/DDJxUB9y5i5ZFbmFE4oio74UwdV H2dlfxhoE4LaJYLFWr7ddsR2krwAcFdi9k7W/x3hLa1Q7QVnf+mN4srQNqwUoMK/UvT5yR3Limc7 czHCM9+m0RUfwLUyT1Jt8cpvud6sbMP2ASIXeC+2y1Q6TLD3GnXtQqSB6wcmUTEanWImyyeXUJPN 9JXsYmi1gNrdRILehYXDdvEI+6IifcOWwh0lIk8YXjJpmIKmcJDw9BmFHoqyJpSimAJ7rYFbSw6l iGhdW7RyNeq0ydZmxTCi7cGasryjAHch3nNOqJfFBPy5a4D3r8wFW6HoZf8dxePDjVDpdcQILfGi fasT9CKE7u/JDqsy6etOS7q0IpeZaayxQJm16xsQBrs/Jnb7H+CQPOZBdFBaynJ6191dXkNBOtWC E2hiYj7Oey3ES0AzQKh8B0DV9sp9fJQg0wo7tov4+eE6v/mJohKD6EbPpPLHE6/MLPdYG0991oIH vxIHwKTpI3baEnMmHw5mQrjBJus6kNg2vHoHmz1fOYKJy7FiWTVmK65gIhPtWJybfQgnLtC9AKb7 59xKt3YISF/YX5tSs65a02C2jG3iPey8E7N+g9Go4MCySxvaGdhSlwaVSQqUFrttgivv3WghCNkh 2O5fEDKZ9+xrdTJpJ6CLXkd09oQEmLYyS3XggSVskcn02hrIqXOiREpLmfEEqgRT5GZKMcYeLjTF Ok1Rn0KdqlN17UwBzlPh+QE7qQ3L+lv5iFuKtor4DJw2F6BIqVwy9p/+DhNIEu/oj7M61kxKXObY fl2lFWti4zRZXrxKow/aicuU6RxZWOCDa/nty9lqyAX9DTpPA9QhPuvVsiforU/apaBgDCrwZgRp 2YkvubjsFSJjLHIuAt3UAi2AHfLEPFJ0QuX3okxB0xW34qr3xIOcLbUOS9nxzYxFeJNcdZVcvQC+ IMP1wJj/TIllDsFIiHb4ohghQ7QO2d0FlqlBbfzN3zqvRwNZuU5wUyj4B2PVIMKy+6fQbDzqEkSk 682aKdHhz4/jf9Hd6USw70NFSOKf3rG0ekEPu4eZ11bm1jKlq4MufBpGRj9C7kVb8K8JKsfXmsdC iC7hg311EgCpoBvGssIi6Aq1gBZyYl8fWgzXVTGHm5IVU1hz2JbUnCRx4XAfgnzKs5Ho1Vv4sELL 0pNIeNb3e/OHO31i6j2W3r5irXokiVQ02lDnFyyN3BE3vTIruxanfLdyLlNjDL6wx9O4YTbdXZJo 9LKmh4wMo155H+4OBlNVwZeqQXLA6kahKSzol1LmFNOrC35JV3BqZVrsxxRPNNeUiqnWkhEVn1BO wEMMuZidYzj2dzbq8KNuTKmmeQU7HNmvOOlCiXvjvc0hHzXE3/8d924l8EalqmfWc0nDFpPGK+eq IS708sCumFr0w09jlE0bxbMHtZVtz98ciOzsxKN+0yC4eh3KDiAoDkeF7r/Zhr6iN6tvCSQd/ztO 14t4u+wMyNxD3ko0cqj5MBu80LeYJ1IUhDQG/Av7Be7wWyH76Cdk8sCZbwjU9NE3WeXgORGb05Nd FGw6fLYSRgeAsyG2U/qGhWj+n+xWF1INethWghBuXdW3MTKavZ/GwxID2ELqcf3ZMad6hsShVoqw CLD38SdkpYutw8IoCSMr0atKEz36+KFEdtZs8CoBFF3pIryEEL4cQwPaqNvELvc4o9z3YUGxt4N2 gaZMatph7po994fJNTaf5M+4n+HlM1B7Xo/jMLfiZkAdXM9wWH021P35I8yofTMggrdBPPGvFS8X iYw8PTZF0mf7x+g2DZJeo+kSP1sQTxd8MKVq91n0cJsBJ8galcEmi0mdDwBZaIth2Bm//9Q7WvLO xBY5fjVQF+LctvNrDRkUpbCi3kQzzDJFEfC2R8Dm6kgtUoTBzna/S7kzMKlPMaCSoXSPn5wHdO4w BLjxqxdiZYzp0gnJaWuHm9hphlNn2drLvmKFMXiJnioPC6lkewQEoBd68QwMCVTPaaVuLJjlf+Bx fI4Dw7KIrAq4RzzlBDL9ZWLx5H0wlsUBEH8JPS+V8fcoG/DYa4NESqHNokSU1BYPzEnUMzXy8EV2 TAEgb7vfp3DsmRqNJJTd17fjG83Ik71U/7Mf46wDEt795Dp6qHiZhFFWWD8G5d6hdB3RfzMwtYOp cMu4N4j0MyF1HUFRheU8/01URtugYHuyj3kN73Wz278P+bX0RW5tCrkpObQ6PBJHoa8sHtFhD1/K yOGV3FZVK2kZU5TW/X+l3hMous9ddg6NuKA/XXH4VLjP/QSoOVVLbjREcpj5/D8HaWjx8WTEU9+i TY0P/d2jU5vtG6pV1a1z6oDExWUHwiba1S5QB4CcR0sCU5QlTsAZw7fzUSpJk68pxGYnS1Sk43os kQoVURNaTeIZFAs0WCeOl+PJrvjJVDazvATCONGkOowWXw9WH3xtjgVNdYYV4ZWDLSdach2XCz8t KS0oUaouKy135pU6nKUHOAD+ldhi9Tawan2TECYlLLmiFnCb76674mgxbQWaXnhYpacdVsQ8bjnb dcUPCFgaOLFweitYu4lCYF3jK+8RVYvhFsPKpQRbD0cPSblaswdyh0DaqM/XO7xcyTUfA9EAvyR/ dnbF2CnBvCU11aYyMtp7LuJqB2z6WvdUx1za9tpc+7IWKYVvmrx+v0pQKlC+1gNvebSjiyCDmKTn x5jpe+0A6KR7UDnn9be5bbaByysdK+LYYdAY1s1rm69MdL/EDwNzh+XLTi8nuXyISmnXL8OKwst1 lEbdBg0/9M8xa6aJPZvgDxvxLjgCTu+FDUHZ+hQ1GOo8BFmecEkFkweRIvPnDMpJa03259Yw1Fq/ OkSOVZfHsf497R78jUg4oFdq/rCCHkAfuNDIg9eECQORNOm7AC3tETP06McYufrT0jFPg68cqAhS PyU/rzn8BvtKCJML3ih0r+H2YzGgdFdT0/xlx3SQ+yMAyvfzzLyvIPYpZjuOw4yqdWAwTdBTscum txF9aakOzmFzBY0t3kJqCUilgrdpDiPDVnb0yODzM3wQlYKmxHrMtdpciAHskztSZTQ0E0r9trMV cvvpUYbGbDeqQfqXUyUaP0uN8+vNgkIntWcryAUD2TuZuDH+ePrVYuW/SlL6X4k/dUjKV0grv1aM 4fhh9ucJdeykwVGaT30dqHMkQvNWPbey+5yT8WL+Nvqt3Fe++8BHta7o9Uimg8Aem4g2NvDx+OIW TEactgWC8+khk9Y9EjWopm0xa4Tr0R0oBYCtWRH7uKDbnToMMs4ZnRPIeTf/qxxVeYIDVIadOp38 yZrVBmbpb+JCh1odpnCCFI8somlj7Pfh1Jjujke5zn18b5ruK6UcDnCdovKObQDZQQJEQrP7hVcV mtiEELrTinmYUXdbsG+4ui9BtbPIvGOyuVmzzIjotNpytWBysclxQVvB7aw6IIcAhA9qdzRpzE6Y GSc6MadgSCJznhO1I4505f74yUyyvSThM1MwzidtYXBE1SSvsJbQJWbaDvHM1ESDcGxEsx+Lz3xM +YaPrzYhmMalh+rqZUw6peDcDacGGj6X263JchotiMRxQ0KvNbhDxweY2t8NwiHDVZpWHlFIvMVJ xQ/CGGLqg+BhhfwGBVJGvQo7PfzahdAPTRc86pux23esUHefRl5oetPG1QTJnn23XkGnT22HScPa UgKMql5oQKVyXnaY97tt7mijvDDIiBUbdkmProqkDciyz8lcCwBSXz6VY3ecFL2lGv9qPONjbEru atQibL6dyDBufRfjdY7MND1P2kB+99rSyddgN8XuiqU96ezPzh0DcxIbxdaF9cxSj9RVxtSE558H BnrgRkLUxJSirzI+OItvsZeGu/kJIsdCjO4XjQdH9PtkSWkmy4LmPLp16ujhoNdhytBZdqqKPz2U h0ZuNzEmcX6RBW0fYwUNkCw9tGHP8h+T4+VqDPhuroupQbhNKxY0kXk17/xJKmAcG4JUfK6GexoN 6xMyrfV65JMVOwZ7kdA185xk6DWQe3qcNHKgkWTTyMQb9sZjWVOtwDp2UrLhaCLC7BiSFPJ+L5UN MIe+DSh5QELIFNG/1NZb4B7ccYSRAxaZuJP1MksLOJEWiXBqcsN6u4/aN2rZIz1uITS6ITnR3AHW yaks2AkiVRJAi59psicgwq2B4Umt96tBbmyh/QBODdH9O5XCcKP4Frx6YJD0+Sz55OfTgR9TAeC9 +gfJh3mbeNcIPakm4ua3TkwKYtzYALs/EPtbguG8jC+Zl8G3/JlEkBOQysl5ceUS8snvABvPoJKK Uif3trKJFoM4AZG0Nyz7FGc+f20AoDm+YWXuPcOhm+fr3Elp4KISlo9g1w/BjBind0hzE+U7gCJi QTATunudFVWWei3H426LmV/1fv0kq/gqxRKHvJKkCJ8TYhNkckwetyN5fNLPKh9PSaEKScs79g/t DF9TSey7xpJ28t6Y8jjPativT0Tf7yDvbl/f5zvLGtkn2XLjWlMGojsWe0d3zUOncBvZnQbhXP6c 20V7Js5FJgltlz2EcIZHlrVIxe9ZLlvvrJg34gt4XFFLpCROF2i+9qzuN5Hlbqg2yJvjnhmlHzOQ SgaCBGOhInEv2uDGLBWW0Lii/Xyzdht4iiHLCdqZlvwHXSF9gqgoxTXHdYH4gBoOcakXkVdQy/Ce LrBhyXELyQjhQo/qoCXF6aodBhfedemKzaK71hLtXnpH5rGUYvTVjSnRje79A928W4iX1fIXC8Pu 8wpay1+ZN2AFOEM1eK6Fp1jMou6r8FiCPdEfP0ZGQ5A/Zp0xOWNzRunjBO+kn8wo5zWbc1N5IKzw HiLR091TY6bXpQ9I+4+YAF9srukh6b8f03/rj7+1068uUn/eirrMvzwRBnHfumow6tjFiksFvAKR MWSMHprje89llL7MMwjjlUX/TlJpeEXHDiPKaCkiXqBLKxmvbpE/DfU7jj+uARoW6bHU7Q5BWXMz L+HhyXkap9T3LpvevpB0zf+TguIV6mN1F11MOdXz0y9pRf2N1U1kiKP8dbykrdNnTXEX6lLyKnoG 9XwHIzPsLsXrxsLMDnUFeo421gWoPD+NMH6FKT91AsJmelzjki9W5AccxrIyN9lhNfmigjIXoRgV wk4gqHQI+MzlVLiomJzbKSc0yOcEhSPh1JURJCZ8PjubFRTrUtpl07cPiQ+KGDrUf7y7mAmsALRE J8DdReNTvzvZrkhG5S/5Stial2u2jbX3IAGaPEt+85CTuVdIV4rdgtDAf1tGBwZApN6JqbzIlEmf 8hpPsnuFAiQymI8NMgmSt8gQcNZ3Z1OOLiBcbn9Vzjy5++hJw+oyQRWtNR+W75QgoG2FDeQaW74f fsiA9fn3xfZ42A2H/GkIQRmQ4A8mgB4uankIRj2VMVdsEFsXcmhhyXW9MMA+fSQdOJeBYXD1ylbD IRLXeQTAZtc+ZgKe1cJNdYwdhCrwWhb6bG/9sIcMvrSoR//zmSg8f+6OgUpTcoLA0YmWqqTNN3mA wAPrto5g+DzoMCLQ5qrfjEmARpWJcau4FxYbj56jxdlrMS2KipOywiUFKwyIcwYdrJ6nCBv+7T7H GRPaq9o3YP8UkJPVXoZbqs/kUBpyVZyVC9RLxiIBNA23zVyrf4ZGzxhZOxLbPRO+wk/fnVU795xq efUDgaWO925y/OT2fjmqnqMGSH/qbLObO/xTsgrllphVxKuA8u6zTZ+hQWOlKds/9hnC4XOUWcuY NXg+bzLys+fnM40B1SPnc6c3m5V6BLFk+h/WpKQFfz7qt4MYnTDkhBAoz7qD5OKXUFl2+N75D1nP Ac2K0A2iqX33rPpUmBWkjzvO0/jhlQgSnefhpnxkezxduHmQLgZSu8dyA9H+wlWw/Nq/tv1lXWR8 A1vliJaPchipCOUaCpA6DeH1dnZrvhheSR8cm+59Mm6BoS/yyYmBCiiEcWowgnPQA+HsZpLW9uuJ myAOt4MLuGFZS7BkIx9OPqKqg4ikw4UTDJc2tSYf1OKFZmMFG9sj/9G6+hx7Fa9cHd8j6kKrjpbX rGsT2HHzG2oECDyxV9gQj0FauJN3k4BiIIZ08/yLVHKFDXzbaDw0LzZJoFRYlmOsSs2tDGwWSvFr 1rGhz8QMi2gytBNaXq+Yce7jsK7YdX1Oyz1LcdpOSR6FGGkpnHrMZp4P/709EzHFH+f3bsk6Glfh sNqCLMTO3ULlxkRHhoPa6Zrpss5p2CcfTTIv2KpVjO/SJChRxMhH52Og1akHG70LKwpQB7dBTnIp 7I5LUW6vewpjryUn5ks8LYG8mJ7MlW0F1SC1lk1AhN7Jl33UlliTHd6FhCL6tRZKlYNMNcKbiMZK 6tOLdSFgGoYCnCtYh155UKWUGMYaWFkxVBWiskjK996vOJVRGREh9N8aRbZmMWZyCdOMIOSOls1e gU2ZFw7PUY3jqEka8KdgfEdNOEyY7JI1hAqS1uJCBZ783rnTwHOwoRz36G6IZsaaAIyAKNJQkRO2 07EXA4NdKTaFxGstb/OzWoFm4ntuH25graShSp6hbDMy5eslgrU2JvqBFyViK0Xjyd6sCXAamjmA nCkV42/+AiGsqv8WZBamrxssSQ0dbiOE7rvjMMpQMlIPjZCB4nqECxdDIafzRBLnHj7nxPasXv8t ZF3Wf+FfNxsg4mP09O9IXbhwK/lWScOS6AtOtGbj7OuJOzB6gm9Tt8UBNOG/ys4WDn7tvKKW6DsA u1Fn0YDg7Ry/baoPh9mG9bjD261g0PTQw/lofOK1cIntsXkAF8AA4UcE8KFTWI2BLm+JSMgCe/Nq qXDSNXzvUhUmTiUAQH8eKSiZOx5uXJziu2WWO2KLRz/3lF+Xq4TvWhReTTTLq/LycMfoFLroz3Bh SrvghIpIbgsgStO3oGKvsZDzBcCWk3lsOKIsmoRKq16cAStQc2NxVnL8xlTHMmfG+R2GTLPHy38e d7646CzqUOE9xqaY1i4tUzBnNVmT+pB+00bS9lSZUqFOY4gdxfLN/k4dpbpObiiYHhRmq2guTY1f QGkdfMcLah/tU/RlXiF41xf8HmqsbByp8LvOB2J2a9+nPF5iJW6hx3jr1BSNDJrWShoNZCVOpSfk c8qGchXZ8sL0V25QrlizW81p7zBSu99GJr6KrL2dR2pVxWAVK0XqHmD7SD/IzvNHW7zwsN8jSDdQ 5evJ2jdGrZ8t3xdO1vaIlMvrdb+am6dOI7ncFU0SfevaCyAr9iDVWTwSuslCauykE4gabMjQzMZ2 WHgdQyTIfM4H015PJux/bh1BZArPiCtJ9HhUL6MeWqoFpnMogsS/F4pVKs6723Zjy6+JNS35hPt5 HqdwoKPPnvGXU7KQjpZCTQAU/qP4/LiyHQhYcdJQgI0Aa7QP8cwx23ZRG4T0SzgAqlwaIpXfWhL6 Ka/B0CG3gCR4RCqlLcdl9//rXtdVAqE0ag5/iwNQxH1Z4UIN5JuIBu8z/fIJpDvnau481oGHmx14 Tej1hklRoGCI/nBSRHMT/ICzY0zrt3/k0RltH/kkmqjPHp/jmre6ODD2yZtPu+V8TfUa3Br5hnQB DvBEOtXADZkFqJ/CSBjZZ//IYlLBiu2yI5PYH651HeFK0CHIsdprIDGQGUlnqQ6AAo4vRXS/wfV0 kF3voSKT+wYHFjdSknkrhVPHOd4XQnP8Y2CS7uwt+uMxHQGBBdXtF3fQTabwVw9FVUd06nUVrW8s ND7WJzeXwHrTc0N+Oh6Wdl6At1QiUChg2aCSzHJbVynxrUgF2HClzWPsLD+jFMiYFCfwUKd7h8bC VBv1kwwfXm0KhZ3ItTTmLAx3N4BU/ARePTqW33loeYNbKdoEyG/9sGBZkaf8f1AJ3rh/f/DqpcHg TSLlr4bWZPBhKaHkvDm0SpRUAu7pnSXI+HX+X++wS205lienhIYRVK7yr0HACb1qwAXhl9eq5OWo +K1jrzOoiBCfDP+5lV071oHkbWcm8gxf+eGGOau4dYVV9JHtJTykIl5uUTaVvzhiBe/Iqpj8pa+M QeZ6VREgswxK4Z4ZrR0qpaBgwK04U4EMn//FG6vtOdg+Xj83Ka6LDX4qu0sf3RzQjxW9PZLxDhVW 9KXziMyIWgwA1O0fn0dDmZ2eyYV8lQ2YE0w7xZhsJftxbaMki5rVfgXgp3K4yDdvOwpR6XFBOvJt QYJ82ADLBg2PSzC8S//M04Kt3LTRMJ40qZ7k/oAHzYWfxQpk2uqzUdUocI331zeoj3FuuGQ88RM7 YuZczxoJIUe8rY6hibVMNUnddLGzhxzSQ9ZEpMd8zXSNWOSvt7RoGCRyNYyRUUnGBNtL0C1v6WGJ J+PyxTSYFWqYg5C4B8LF4QdtEqJF6jEI0y3oICzrh93rL7MpmrmNcvkIahiXXF/8ZqLZbkfE+aDU F5gRhSVyG7I7wl95zeUekGKJt4Gonl0x0OE5pfAY9B10Gj0Wjl6ijORTg6q8MngvDFGpEr7GYfu0 LPC65uyu1mXvNs1hCkIE+gCKlkndgyMT3JjYPLAjcRQIj/3VpIRm4zn35N80mfYisxW0gPjyrLV9 E1qbH6wOndt7R9Saj78ud7/odNKIoCVmZtZ2+t31+4sbrkQ/d/cj5GNCA/A44YeZoswj54nZmYgi ItHcHF3K5LiTgwxzjzZcoN3yP7MyUPuzj1T+37YjNI2527HDZTtIKhPp+IFygMGcsO7MPwVgqI/K VY7AS3hsq0Ia9NQH9CPY30cZHFrDApco3pJ53uQiynj6e1RtteSlFbK5DaPLTQT4TYCHXLw0KDiW LfQGXvrOdix+NtVvfc4h79oTdGqCzFCk4gDJtlSc5J0MDnnLodnvTm8RNZ3LP15m6nqau82taTMx heDLkmass8ixIccrLEBpJVnV7ZGckJUTaqBstflRnqWUcc2Q6WXm7xOHpzHFTtKXwfly0wZPfquG jIVYveNp483FwGVZodJAX65ljTR628MUEsBqzSd1nea8Zn6zdn/02SeqpU4TQWMJhp32csei/i1a 2xbOThBxJzVjYuRB3gMVstoHtZFgDzaBmwFEEhvMRS7o5Ma8cHEs6CBHl4LYZllXS1GgfkJ6WnXO 8Eus10DDr7CTSBlNXz6EvaFRfPib/Gleg5Eyw/iE8pwFSzBnme84lpbOT+BTYpkHobuRUt5AMfXf g2X98C2aV5Qa7HC8XxLtGr0eaBFTd9tetW6cuk3LaQqscAu4PJaQh9p62eDYrc8QDFA/eLzmZcqL IlVCOx6dbsf3L6GsO6G5ZvTjr31QmVn3cHTfngqjNTLP0Ejz1PyR5xm/f/J4WJf5JyR1y1PFkptx h6+3YtQfrTgFhHtFOcuT1Q8c9T3IyZ1jDCLmcFeAL7Y2thvVATkZV4mQB5EhANV2COFkotlrL8gl jpK0nizqTqy2ihMeDhDOXVx18hiRqosFwhNCevDXLQ4KzJ/PmoeveoRqunNXxQHu5qiXLhyuV1UG KGYzUqsJV7txbKdkmqUh8hfmuTYRtJZ19ftKsqP7tf41dVK8EavTuTEf9cNDV5M+/40fIIT/6btJ /JdIbW4t7nHO7RDNnmVByBVQJR4UP2/8Q/bXCNeNGH1Kl7M8R7ZW5Ojg/G129rH9aCV6H37J/6Xx ny9qr84PxcVduwUOfAowsEE+9Cpa9OA6KLwNsAmbyaeOU/bFPQvyWsadpbe4CCztp4F3muQspUaJ wTEzV0A/c46uBoKXYpiV2LEJQfnQkyj50NrlbYgjE7fTPeahRVpK3zTfCtMox5wtzpUNb+KEVz8r LTrXAMHmEGlL+p4JyU+sRwxwiheCVRB8r88RR26AtLX1YvUly1nEDiqojOThEYMdYUqNC546+s9X M/SY8H5sKIqigWPce4d1FLrFhP+RoIRHfhk3Tj9yVjQgTh0SszcxiOej3dfYnrWfuclrODxxveVO Ojl1wIRNLc1Vyao1rC1A1rhLE+m99q8hp1A23uU6WTfMiUZ8TTvwYkyeKa+0rBYEiRbwHK0dbXs7 Gr4lztO4bRAT0lpfwBcxpALJYQdHTntRssj6rBF2aWChkrnv5eWDrhUxLcxWTbtwPfHAJCJjNyMT YH6aBv4sIyZtxtZhvlV+h5Qx3JvDJ40RV5uUN6OtOFO92PURz52RWVA0q5r/xuL+gBN4npZHkRTR QXQJwu0OtppajTMrmEJ0sVot8l9riaKuhShWDtf/OXfph3Ustrm/UNYcLeOs254gN5czmnGKYRT8 Eo07o0f15HsUTq4VGGC8Lc7yAsLQKw4NKUoE+M3qYwJp1U56vPj7xOnUslj2vRD18ua74siqySYL /cS3BXG26BRtfL5GBtA9Mm27TXWoQv1fca8BZFO3y6U3oMczclJ0ylwVNZ1vWmjtJeqyLocBglkV ZyatC8XOrPa23PdSoTfC0RTsf8KoO3pSXbj1zGuqKThOlnlFEjJVlI3Z7jxKk34LFDkdd35Bk68L N/qaCZxYljPwfK/NoLrhp789kZxF988RhMKIMpHGys4AImTHNaNkA2C/tlzQrCsbKbpDe304qMPO 8AiXJYb4KBz5lFzlcSXhF9biBExIF431v7OwHV74iCzy9/6lP6Xx0f5gB+4yRM1QPkjsLZ/TxbVT 8uWqMxNW223ofLa3RoF5O/HLLRU5p5ysksatNJ4cS6NetjB+VFsyt3u/BdTeOhoxVCQzn5HBaExe lXCSihbPeywST+Fd1m7tTT7NCpmE2eenRdqKErfg+mcc7/WQTO5N74KBJAT200eL5933K4wpjfP3 1t1vmjLkML5404Jip8KxS2CWQBenxtOkg1mllQrB4S57svwEHmriIhM0Grvo2GhCuGtwcvzLpkZ5 nuYu+EC8K1ZyHcYXlqc/hn4iWydIZjQgt22xc+WtJAAHUgeMGvI2CyyYFZcu95q7VvQ9F7HPciQs SsJ7YU6HgY345YZIwIbJp6ld0qD9EZL1ZvvPy+8thYLfjteXI8wAZrne1Jyp6z+kFCtrAvw7A05z NlTgZAjwkOGKcMyx9g9IFtrDiPDBc30ElREkdIHVGc6sqXeJ25y8RXQUvgSWX11UPyPR7fjzJB43 PhM6JN/OL71g83RHOHECQipTVvHTudb1U7dMjMPXLi0gFuSDkIbWxulkSIUZ/NcmUrb5vT/SGUrl wlrW1c5p2JFKeiMp/B16L17eJk7dLIGLNksgY2ts9dBEzc6jGyWXbtEDVcMPIbkODNhl2VCdo48o Oq1ASNqbZ1vCvd31hJ6Y011/JHMAqyxduthjUoKlgb3rN7skvuHvMle2vhzFq7lY11RXmR9UsIl0 2C7I+UIkq/oYV9+t5Y917ihcdEFSI/dZlkRd2OKNwCwpznNy7dfNgjvwi/vcIXMEwHZSmM0rLXmB zRlZ1E8pM6OIS3lXsz4X2yovPCB9vquU6wFqi2bw9q3I7zGT9KtaKre0wXB4M0jkheKH7eY6boSw fLBqbHWqQjDC9LioLn1OWkMobFkwPzta60uNsGSYP5HjicntdBgkh8iLCLQ7D1lY72SctbgWZrtT DUrfSSuZExeBz5YEH1UReb8i9qiFtQk8v+ootiVogeZLkP6v3Z6NDlxSJpMR57Y6oTu5iCOhr6MI rw8ucUV8/iw6hAVCE8QljA+lok84R33EcjIpiuGCf6ZpSeorIbPEieBvDp732rr6VcltRyAbf5HV fVN+Fk2PJfPBKuu1jCm8FVM6bFvy/PZX/CHhGefSo4T7MOCtnXcOcp/3Y1FDEhnCCOph/fDILTYf 71LQwkHGAyJfbWrHfs8zvB0coDZaxeox2DEcui3EEh96OqI3/MNN8H7Pqu5bkQvv9WHAkOv4CsRh tk1O6J6LUifTGQOM6uDva2YLeWlbnVH//Zcxu3K5p29HjvdeXVhnelbXJsJ7WfY+cUsvQYW+Q7Wq qX28K7c0u5TWRV/PG8dknrAAaF9BzM7Phkk/c0YgKayy8tLvVDbU1ScsAXd46BGDAGsdCCB6jTNk p2rs+462pjv7sqoSoT4wGuXbDLxZO/+yhn3zQFkuK7FaOn9tbpKCUCtNzMlnYZDEzJyRNspJefaY T/W0z4zh1Z7Owp8nWvlRlJMaXPPmH6RLmm1eY1WHQccQMnK4GX09xuOyPz2B+skrqBNb+g877qjw Qhy9+S6HGd+wGX99Cdy+Lz/MgtW7l6OWsOd/Cf3TnKDFz9gUG3AUREg9gW6gJfbVTmK4+T9X0EvD PE/0N2tkMpfMY9Q3Nfl562sPST8yPfgPAGLDuXHOg2RJNPebnWYYCIwipfa0mogaYZkE/StqNT6a 8YoNBmy44MmMNkQ0+QkuqrmRI96HAA4w+HZ7RcLgWXUKaacAsLXoE9mCk5cpP4OEhhPw+Ps8+gDz q7J6LFce3Atd1Jw5ww7xL3Pk9OyamatUzXEODSINi8E++DcD0hCBk11X+fQpVK0zp8snTpr/IA/P gGR76mQdvr1Es5+JdT7X8mvHfGzZVI3n4xNNJqV5EgNci5czIgIizzew2srbS8b7GssftVkYYfdY y+6jRYKmwTZEs7cEmgjq4L1Sb0R4+fMqMEf4qB2qB2ikUUwJKYjQH/GIAUNcTNCoJkRnRblYGEEw 8EeUZa5V5ahv0r7MQEET0RZhVbQACwnXCK7Wb9A22gBwAB/4IxNbS2tbV7EuipqHybFG3xa/+F+m 0jb8mh6BR/qIwT4pIlASrDncBAE4twLyO0bsYA0TKwsBhb/AOCXCn4ueX2AF7jzy66TCmCQk+uhx 9KV6bFL8DAizZaEwMj8+fF5zm1xuThl3UuoaBmdEpMpqChE1Rx3e7Mx+5QHW1JTFT2j/bPHcRB4i rwuTtvvD7BXL3tFKG8aOa/IVRc9G1NKoUubmxXh/6zHvX96v8eSzHQ6US/5vsQDgA1sdDhiEKpRh 4iivIk+xBz3Oh+ZLMqPMcDiu/+F0Ud8uxbNOAHwaaNMdD0AR5Gp3OcUJGvC8w8HoWmZzkovMcZ7z fxjsEvIBxzqdWHbZrT9lHpBpCVJGdgB1x6peStSPghkUOdyspdJUG5SxpaKkGTOK7tkEf62DWJxy HmZ9IDp10JdIk71/m6vmzYEDNlSYYrEJPHzC0iOIgYrfj6T9bf//hjfaoURZEKXh/PahDkYbRwZE lUyM8u7MsECAPLfVJnexpmEMucA2oYRQORv45JEhUgM6l9YiVAzkpWnIa7YE3Hl+WhjqocBHfKeN gedV85T+kZxYyDUtdKlRDiow4QqwDlJfZ9WmRagdXxZ2CMODjCOkqphIMloruFaIIb5P4/15seUl OiMVsXc9JKiDLS4FqcHxdlRqZ+e+tUn76bTa3cXpj34wdbwXCzT1Sy8JkjOqMTIl/MO7jWXputx5 NlLCoSSRV/0hH+ISA4guHKiOgOuuwomQMmyZFGQacNiaYKz9HvYTOHVFxjlYdOk9fiWmQZjdgOqF PCpIK3v4H4grEppuzjogNKL90A8cfvj/yfRrh6qo0kGeLCiAqeSkGD7pDHjK+nALtC6lJ7pCAMH+ 45L+ISLj9k8ywUXeT1KtfsnrUiXUTLNJMrjOy/6iFzNmjoN6cNp7/6SDjH1/U27bYfnXGWn2M8MV pzlXHiEnxSCgTyW4HbylC1xmysOB+R3A+q3dCiq/viIcnHrYpL6NH9jIqziP5RNtWsbgGfF8P+M9 yBqqUXc4LuVoKxMdhNypRKpG4oS5bqNxK5poxYKRzkV/QmCCtsotO2q653RH4OFOx62ATgqcnxQn HhvaJenwkFKnkJmWI7CpE8JXblwhtxdp6VpY7CGri9a6P1QPKfzjbUeGpKNPxzhv+KJZeHlSFGIX b73TtFYOfxAmmycM3OmViMjTJrYT1vGfZNIwM42+sIkkK3xg8x5dGy3DstQjb9xrNXUgF6XVbfYs 6KcNa611xyZNY1d2G4lcmyPiPk3guiuFds2yOtlwo6HrlL+pDYVEwF6Xh8WDz6TijfX1YXPUyooC 99FtbezA9dPDdkoRv8D4jn2kfdvy9Ra+Pur/92qCN9A40QLtyFF0Ez15wzwyTp63oTRDJk/EoacX FF1SuaHbOF93s8HvO6eYOWEta3yhJBV4lV49XWZ7jhASBDUzT1Gkx9iuYoaZhHJCNvISZgvK0jAV a+R3YTRKI0U+tBT2Khm05WJzocmHPWt8+psY1PZY6csoUW1Id2tPAQGiG8w7xyQTa8ey2QwAeJ7g 7zwMWpCwcs5ukr3SjwbBYCinADXxIqKxY62tKpV4Bt53jXVAksTMY5r88LmgCZhwa0d5uhnEK3dU B9Q26bdcMJoQlBMDQyzdvjaEjCOLNUhsA5M086553txiZ1LHyJZC4YennxM5UBtq6M1eFf40LbT0 nNLxxebFnpdzQ9WjfsiZYCloOdNshz7jXr6qNWs5tLAkz42gWpDQvMzAOdiu0ju85Odd6MVA5MEN 8UKouYOWhnOypPdiNvrVKDeF6lWl4F/46Kv/oBeJAVjNV5pExi/mYRIZYst2M8Be5xFGdj87d8sI Y8lyy+DOIuVFdhQWiyCDRoaR5TzDwIw7mung9vCLNIdxiOEd5FSxX/9I0bmRZTZDp63s/wpJr4yT JtE/5PXzr0e8IFZbvjfjHpskF/fT4J2Gi24lw+/pX4RWn5/S44YEskLgDXLx7e4dIoOfXtUk9mV1 73UrYRpcnWzDzjq3vLLIQnrg3ShiudIEFgSf+/WBAobrlDfUIHirljBhXx4TbLDQ7ZDGsREEUn7d tabX2eh3+izVopblhVsY/oS1iRw1E1so4WHbsYLNSpG5OnkOSjd8m23IhF6Rz2s9GgJ8Klzi0fQq 5hXe+1PHvsrqtxnAGmRo51fULcO5QaKNJSGvsf/ZQrLdvUI+IvVq2aCl6168zIYFhtH80eRCWVwp qTkTc54tBCv5M074ICUS6y8XVurbGnpyTvstXRYogjwQ5y9wZuXuCOAXbM5n/xd9ysUakfBJryzf 9o6KnRpBRCwmfaQ+1Vmi6lQNw335nCYQLEMZIJOH+GUozat8SehHBUnqJxWQSnfB8rAs6UghYOg5 34mnIEd8v/fBC/NLOcX+gIHVZN1Z9RjBEQSs4nwjGwZWHQS0RK+Z952bQ7My5oh9xlHyYW6nD0Iy ow/yVKjA85pdJFuQqbrRV/1FNxvoUd544ygS00CDXSFludHjVvPufip1BQF8W8Y+8zP5Or1ZPIys edt5+GFmDYTHnLXi4c4allVnFSys1kaoCBruJ9ooZoSshj71yJNl2qMNJrKBQf2o5mOTlzSNXNau NC3uQEeESP1pX9wQ5v8LgwUH7rJUOY4B4XT3bUmlQtJgddCsFp15J7DoHs0FYzc2h3/XNTaRtkYo q86LDk3w2grHk6GsZszwfjvRUxN4YnBqtKsCooawNvSoE+pAOc7oEtn7nRYFHGZaYJT6V/JcqP9s n1myoIbcxK4n5fql2Q2c7hhekCpmmUlK79IAamkhrmNAXztOsnvi36qpL4yxPXr8DD/tMLzH8gFI YlEWZGf/o2xv60HgdnajhybFAmQ4koX1BlVQTV+SJBC64Ipfsy4HmXyuasajsjcct4nCH97rYpUm pvKgUpZjEj5omT2SolPhCj0LSs92TWSrlh5uZGBJdGoPxHEpnGOzjmLvv/ByVfwqVZtwmyUMyUv/ AjuLLEeOlx5BGkEO+jkBqwQg8ofrv0Ql76aFmIWXtfVPKb9YtlWEYI2h/MgS8ZgJJ5KMSbvHYSf6 eku4trOZeFgLnm6fSy6DQ3beOO7uCq+Fyp2oi/jHoJgtyQGyPv/MSK1JbnleRQvZFJU3XCdnUmxJ MdT9jvVLt92O7W/gTfolN5oZCTwzUtKq1s2so/eGiGls+ov45fBm6COr9ex5n+hJ2l63UNZMtLai efnOaYWgrXODT8Eo7g5R5H+3wMLKyanKRWS4O21eSFpw+XZ/1hZW1rgGmL48HG7PkRMm+p1+zqtg giPHWVv6NYbfsVF2sSrTLASXlmtRHovokR0Ifj2RInrWQZwjCGNdw73JjYYfXNmzmLjKeExGg86O K7X8yCNcPwlX5xjMvvM1RsUvHisrg39YoeWGJAGnVrkdbR+tGpLvwjsszf7VG9U+TyKmlHme3yvH +LVYfiGXORXWhPtM7/Z7YhKc8Nut+vZrfgiCjUneNboYUgUzVbiA4biOo/Keugv1JSnYWhxgJa5U c6HyRGg8+uSblgYFM6lINyQIAcWXFmJ8E/nMnp26X5Fbm6K+GsfMKVnNYvu9Kpn98m+OPzMmEJT3 fbBH8AQ1IMVvwRsrqVAcCL5CKUejT7RLGLSQirTuRIlHhT2gLu/zbBI1pJJhAaPcWhjmeg1nCRe/ H6/JireMnD56ikiDfNdlZXCWs2bxiJmo8EgjdQWadDUiSQMA2d3zX2+R9QhvGRlF/kK78syS52MJ ceONdjRvzswCyNSSsFnQ6Kb6bk6XMjFZV8ae1f34P8vre7AOfQWcmAAPH/Hrth3vUqix58lVI3aE NlGqvDpmB2tZfXu0p5yESFH/ZSsnpxXStlNxJ6FWtQRaNFuy5BA8zITSU76mO4GzZkbDYMYuLQhL +6rb2+YkmKEY4RvMWUj7Nd29OlNVE6a1hXcDP1sIof5bl8NA11JXOCJIannn0/IXaQmu0TBoiJkB FF/zGecU0z6DYRNgFJ5zbgEPyLzIoEo9tf1/TtNGmO00AmVXKzXoM9I5UCsGHJLKaTl4VkkHga3+ VI03q7sLHOAJv3HKCL6R6bOm7rKuuEgvWbPYaX76niaaVzo8T1m+2kikL8kDAh7EZRxQ8XsuLdYW /fokpucHihlM0hAuy41qhAOw3eNxsAgEE2DZZrtQR5tdHw4gWGxdf0in2SLworWf6cBs67f+wnfR qYbWD6GMzGANO2q1J2+QZ5/rz+HxMH160FDRzjf/JPNbmk95ClNtlON27EEveORMDYgWyMvhkzOd Aj/Yh0EmAZMoIiI6DCirDswQbC2zUAXLK+efp2fIZUfESqP8/OqJjY1cdiajtyW+WlvuXlBgoPIr 2gV31GbxaB2BoG2qZ0JzCpkSSXU9slAemtDyvpKNC3NQRxXjs6NZk0NTrXRKY6fiu68isfrIGSdb IfV52IGHY0z0NYFW7P8hOT1SnGNh5bt/UEZ9qjUltc5/7KF7Yys/Uw/yt9lhNRJY8+sB4FGEkW/k 3OF/2EhRaKb+h/Jrng6L3tDMCDoCIEQezq/3IBKaSbR2D+Y0OlDRjuESYXAbfQuB7nCjIMnI4mxs PYIiv6LF1ixKK6W/mld4WQffnvGsOiCc4FLrIjETHSewUrFkeX74ArfQpIpH/IFM12kfu5rcongR m4O1zBz8XmTAi4rXojFXOt/DkzL8CmmSclrT5jhugDaTTF8+cyhG+KOR3HLW0yytaQQizSjPUE1+ zBHKYiCFcdHR2GzfYoloWcIRgfLUaszUZMR+Hz+bGY3AclOV49q82sV7x7rBySnDOtb1i2Aqwg9u 01YDImTUWmavP0xl1cifWFYDCTe8xhMHo9AkB7JIwr7A1/qBAiKMmDoG63Mum/6AfdzbGNgcFObB WwG/GENM57A7gxJ8N6urOY0TL/w4h8o3y5FoEgHkqWM6xv5cBvw1Vv5sjsx5LG7dnztxaYuQ6rOz p3Qe4xadVjkqgW1YAWTSNIEomF7VJKwQgxpuSaYZx8oRqiMQFeFUMKcCJWtDHfnHEF8UCZdieG/k 6YvtJDN4EgqIUKl09B1i1bFtIku0KmzZOh8HtfSaTqQujjhD7ho2AvbSztMvroCRhtqUtxzuBBL/ JXVEny5bb9tKqReNMacPbfJhs7zLQSUDI7XVWlmvU0P/RNJAzFK+Ncq2IwtrHWBGu19Z1LTbR2YX nFXCQtYShfvVsVjybjTswrMo/Img9b2NsIMQfJ09+gse4NA0A8QFtstUyR+zhcFO1Jgj7WG/aIzh Qm5w/sbc0zbDDSGBV4pma/IGzz1eqXvSIu5CqZILRi1QWkigWJDFjphgbnzH7GADEngU+HmI0I6k nRjFlYQzE3ygqLcRtGjvxi9YGX9tHjmK8bnGTvR/VuYAFdlXLp4LrEmkE076LVf/9CgCwkmOqJm3 EqczaMiuAHL4ZWX0435/9Ki4LFWhVlWBIQC535ME3nK8leeAt8bm4h9NCjgo3/DVZjbjpk7PU2Jc D9skph/zWgZqvWVrzfsCeRqMnSHkizeH+mOQFt4Il3nkxRdxnyQR4apASxhomxaFm4jKOaYFedEV 5sDLZUmTMHXdVNicjDcjbjgqKrLKq+6ZOlcLC2xKO/Q6jTStMRuWF7XKWjqZGmicJ3+oSHzDSEgV 3lKEdfh0T0jUOiE1yZeeTBczaKUFyxstnhM721eMOev38HvhS9Nay1Ydsd98yfw4+YFJHmd8dUGA fZH8Cq1hge6XgpmzTstSsOkcq8XLo8T7S0NM3QOmvFBZvBDu/5VzuQlzcFfxtpeEQzDpqijbNB7l JMR1TRhvi2yTbhGC3uPWJclz0Uj9RQpCSccehR92hI5jE0gj7U4G+fKD/yQzToVyMT6Fba7y58mu vN0PKWhL3pDvUek97ulkxUaJSSD3Q481mP5igy2nC28V4hjpfEkrE8KKxVCX6luDtrYI+JGEaHkg 9wurRmkWsEbVXJdaMv5eA+jPWPbLmaQvdouCE7rp4F6Kbtvg8JdWd1CxuL8vGeQovOCKjQYk69a7 dcvPrn8zsihVd9UZMdAGRDYR9imG0zgvEp1wOdC3CBeBr0z1aPBtUCyPgKKLn3UxuebAt1iEKuEy Okcikh6zRcYo0hyzrvsGb/M0KTUE9gYFLFnEwe7Ees4fPKcIZFibJEuo4Muw1+6ePkfolc9Dt24u mA87csc1ouYBSpHtnAANAOClJsxhHEFcAj2aByMjW0Dir3oZHj1psgDjAJbud7SAaXXQ1O+OhqJ6 YcMIgeDrMf52O31/CRLPPTlM1XRJiPeKjnvVlFXfDuh1OQHd4QAx/ORUNuF7wzqUGRAlumW925IU yTPlRhHXh7tvcrLkX8/DPToOtUxs96m5FEBPfd0hXwuloZED896rnC3ZSbfGD6hxd0RQeDxwTaE6 J4IZe75zjskHJ/a9skA6SCrBIoWjDqBSWEZKAI5voN2VRkseZEhZL8vtjOiCrobArokOPCP0wp/+ vQqOq19x7/F81g4y5qe12J4zCAl3CSqnsI6Xg69Cm1e4Jp1ApTTdrZv7nsP+ilwYHFWjNMwvNPEE fjnidj/K2/PE4/BuPC7tR/HR2N1/VaFJcjpkGMmCN6kYIwH80KeNKFJqLGltVDpHZowpimJhA81V 3rYorLSBCAQimmXYYsWSYWfWiHW/vm2I3WV7gxQdVO4dOzz4WYm3/tO/9RkWh0/6vNvSHzdcMt2x gfv1xECBQTD1Sa9maTpRPoMWuzDY6p4vUElrJgEmqkm8oEa7Pq6MPtfUBU28ha/m2mL/poFBKfD7 NSHrd4Y3XnekdOaetu8sN88gId9F5xIuGwoOmYVyQXBnwYs4dzi0aYggYUoYsPaYa78iWXzaXdKk wxjazdC/B3u9DJegy5USS/F+L2B42ehPRBqxOOKW1Aejtj5F1ljEzUHAhRvt48JWBinaRb4H5L2H QY6CoZlFmyC/CbOBK1PKvJommGUQnkRlbmbCvBDCcP+AyYjum0WAGskLtKiPoTK4FVLu7p6YiCfv 0Oko2VFXr5TAPVVIZyu8PotlttDpAEPHbHtSpNxCUk8Z2GW9lIVKCi+89Qeq/+LMSH0tLOOKDDUj oCG5AJXWRYeK/ZOVZYPXOtPKaQkTSFlbeJv7Xn70mdNqBpFMpdDunl3tnzUiNENEmCZFvI7lxqB0 iZ3e2Iz2h+7xJ0sZm0zB2e8/AiJwL2PxufpQ9NVRKBqun0ckn+l9a+mybGomNE93Fm/aKCqrBqhz 9vSO4sYecQVOaB3m3u1MhTiUa4okQ67wIokJol7ewKKLZS6DEpEc5Oec518ZTBe55ihCG829aO+z UEeqNmIZIieui5Fmnzl7sO2t3AqxXPxvatGA1AXjCQ3Bvd0LqJjXMr1YR+5qDgVVmsNGJ560ndt5 HUv9BNspvxlOz/e1jrTvFusnxhX/81nmdmLAO81SVKYD0Y3haKu1opY4avtqWaLeHCDVaFYMptcD S8ShPMi26hmY0JdUbII4CgpZnBeAECuOTaEC/PyzmzImQxqwnZ0uRtAQ3rtcopGjJXZR7JhKzUPw xIB/UdwMiOtUJx45eAKDx2GvrOLdNekwOg00ZqtpF4xv73RXjrFcoWIN4K3djm9bUosJkgSVP64g q7xlsZIQ1pbylHJS8yNGTzfQ58G3TN4FJZNpUITCCr56kmDOmTqZqoqwqD8yD+lXIQvpZnnuLebi ziOHQjLo+It20/I/9vQ0RBBZ3dxDtP+1cVwTWq1iKh6JLXIntr59hoZjbxx7LTmCBhSJGC2h6Gdt XgkCje0JbYeJ4TIzcqNuoOrTeVPkPtoA06tCEQOpXBUafADHH81BjFA1AJF0GKrg4UD7mD2egqhc c6HD1jJAYt5Q4j2CXdGAYcyAkdneFn1EZroAyKfCgcTHIpz0tXhPFkvWiC2OGV8cjXM5E/pQA+xw +YkkdRVUY2kL76L1WauPFWtnDw2QDKlxzjbsOdFPYzoWvoicB3pArE33qoqPCY/Cuk2WOaOsRPAh 2JueTHJEG0KO2IAPaw3B9HyliysS97qdhuTERFkbicX3M5Unzo+nvOsulhTICXup/MH48w72wVY9 UziprQcJ0sU0J1rT344JbRoTv59mRxbfymu88Jqh1uyxSAnjsVkHmKdAl3mmMb1ZeZb06oM9J+jz VawP1uTVE0lUlXn65om0iS3J986356bAOCsU3sgITx9heXinmzZgmWspT9fneXkZBauR2kydVaqP 974C/3cjVAsaFHA6PAZPerI+ZhpPY1Ba4N6N8q+L9Lsyi2i4xKpLOyezGt59ii1wXYepyKIxa1UZ 7N5rKp7Zw3QXJ14IVvxg5NmYzbIglMl+FJBPjjVHtrviu/L/af0t4Ewog8QMJ1k26IlenrzppuY/ WpCEePrZ2rCViIMpwLIAxYDVvgPDhn2F0fDIzw8gxo6E2NT7nuOiY84n5LPEKy2dBUxQ7f31rdNZ pKhkwdvltzp36UVG5aob0AXta8l7YLYPoNBuDVYpvmyA9ZMjmnTekXnlPBQM7/LX2QgSz2O9bcfE VeLwW6yH5RY3mFf9szPQFbY4TM2eBR4RBwekHXUNxx9vG0NK1k0888MPHJvp9enZ+aycd4FpOZCD HVpkbvd/VgzjtWD6nqZ06CKb9JQHoGjrt/0MVQVHLiz0N0rZSSrABi/h1mkIqN0jDNs2wCbcMBk4 t/wMuySDr5QYvgbWvEST3Oa8bIwkZg4xOW0TnCR59XZlL7M9YtPQpzSJh5adUZfXTTKHa6oFEXq0 9z6gGl4Xj4ZAyfPe7qXV1O9kGGBvCD21JO4H5DWuNTspEkHLlZnFnbSKXVLWkMbZAkF3ArIwkxrI j+zq4D22xj+o9ah+rv2nHL+EWEG9o9cRHwymwwcvRY6MEnei/QOBr/Kuy07u1jQUul7OD98INtTX 1d1BuhG8mOgx+ycvEVeAGc2K9wJ0057/l9cbc8IATQhU0hl1uYWpU9CesJ9qR2zCUfHcFwO8btQI Cci4UdIS0+KOEGnkE9c2fItD5Tx2O29WwhBJnGRoVAo61gO9O3Fwgt2vualSlkPU6TN/xghY+kDK 7ovHwduZ9pLZnzXAF+pGiheKo0XOBC9/R3pRz56vovlj51991oIuqppL0YH44osHC5TR+8lkRF3k Sggkm0TKokYVRRJow+FgA3LFRpQ0zYXkEKWj/PlioTgRE/wMnMIBDX2tVHyMhWBLlrz6IDPwiMzJ w5hySyv5fJVFvSdmTI7lZFSvC3w0SU6QF4BsiK6YTkxg0/K+q3MWWccJVjpSHj+2hOhP08qQOiGH zaItx1KJOPB2EfZ7tNg1pz6fpSE5RD3MLB5GBlN8Bn1IZdEbL7gJMwO5OOId2Gf//PzTa5BKoV9J ZtRKgUw1pfY6YcY3yMewsXYIdvJr7XxEpbhknHMNl2BxAaY5C1BDRjV2Ua5SLI7KLuiEegcwIgtX a1WmjluuDen6+2l2X6txZk8i7gGx75tkFq4xD9zI9poJvdWcq2xC0naeX1GSPQ5N9mlpT9NFHjaZ +RoZ86KuNRKsSol7DswIH7UsuF+oQsxzxpzpxwMOcLpsDAA7srVIUFc7lnEkjKb2r/3J5Q2Rqz+G bRDNbUokrWupQLH8AxIxZXgy81PV8TrNFrA1OnKyXAHwKpGrd8kra2S9fHJFjGpIgvhPEmx3WMDm OXzbylaY5QfU18wr7t8YvATzPrBtjlWAPXZYTLZkKsySczkRsFEDKaeKXZTZWixb7gHXS85b9Q8/ jI7aTmFkt5nnuvb70urSQ6R7JgnA+rvpbArLffNrdp64elTzDueh4p0Cp26m8IRtc4qjLbL/lsae 3SU4ylg/psBTJtO0E3pqUKiyryp8uw6XZvPw3ALrbNgIgiJO6RYAHkYXjduP+Z14dWsIwq8Wi9lR B+QaZAljn/6Ap6sI4Q03PSkZBOwWvtDBVlHpJz6BiTBTgtQrfkivVUol0XF0VD60NU/rqX/W7etz LW0G9w7MVFT6OM3FE+w+TIwC0/T3Yu4xL2Yp1XpoRDd1FeVvsZSH/keJGmpXt2g+NzSaayqB2dEs is1hafmVEo1FRWZpgi/u6MCpViDuEfYdmaG6104FBwLHWXvlu9h0iLVZFqtXxSP9oiopJIGhQINH f+tDT3matO8+6OtA3mXB5teFI3bW9XsXbVDMTGC4xHrBNnqk/DSv19SOAok5nN9F82saR/Gwz80p 28ZbFPcyw0q1F7NOVhL+4ZKz8aEFmMQlwSFYWQjKbh84DKLy/TWYO10drcTE9OSZ+mjp+nKlZvHd PSsYfBYlAJhNyAeVakDpvBUGMuc35nde2iRRjnLKXa75+30eJO366gMG35ez+LRE+cEUIRI4+uKg XzurA6zf1j0ywvBy0lBRpxNx2GbxxPvwdZwf1kGGl6Fuc9Ow+0nyo1qxhejYxWN20gtsIrBR91cE /UR05F9AiCcWfMtkdKPfW+j5untIBDXIozGLCObB+B3QEOZ8NxuZlItTWa6lNQ3qIW0oLVsD/ch8 qzDjOPebGoQBP4uj1hQ1l0A2qDbnMPq0fZFk/l/2hPdYLV0SRg/sTICnAgAfqwfHKWXG1j6b6NOp 0O1gJa3N926ESiBWz4mbXTUYYVA5PnfJ2ZIPx7uG/XvkQ6XnkrDv4WNue6ko7C0ubHC5pyxSTW6v HjkCENoOS5je6iAomg7k/pdf7S4yf04qZ2xmhgMN+WUadCzP6vhxEGyf2ab+f54VsCy5fLDGuO0P kFbHLM866qirkPkxsRwKk5Ct1gcRFUBzF8vyd7xSppK2n59wkDy6JNuHLyMOL0HR3LUgmWfu7rHd VFIRdKSzdq3mh+UvXIbeOYgkrWt1ASmmdRtL99bn/Sr+sNvmMqIz/Iv2snjatDqpjDnDvqEdhDmq lYmZhx+wC9DhL42UY6f6CNPcIUvE30dWlVyxImpLeICqCM92Y23dDRWA6SxCC/HBXdtasHqeLKRu cX5pyUK/OZrXqCwEWqQnBmaiT40gRL6KAQ9MtLv9HBQAsq+mp66wSIsaohIvWlCHuA+Px0x/oGqs s/uJF7elX/xKLvUpo5ghxPgloFeLx84dyOcif1zYa3DDXM8IEZXcGE4AlejCuxg64xCKM3e/VHhD gDg83PcfR6C33Hb3qYF3McOr+3FUrjl0Sd9QPKp/GQ9I8vgWE48pWOslupicOQ2SUPVbjVKQGMV2 3nqgA9rQ4onACgovWZWL4c8xAvgntZamgRosC0LUIoie/hnsMfwqwYQXdfwvbIiPgvvFqmhgpsLA 8TOH5fRxNO2YfCEJI4LZZSi+VedYUMVi32xoZQXLpYNANH1ZyrCMYbWxt1wgZtciMFxN2Iax7svB xz5qAODDewBreEbmOb37p+UICU0h+v8jqJRQoFtIXXAo8ta/+9wEipAxu+ygLTjmbCzLWmvHTzbh lmLbS8qL0IGUJ9YNNeQeOpsr8N0kiqHe8VODRaFWaFtNhynCcD8QoqeNHFdI4vKRLsRdTae2WDkS zFiZjX6nXwWINdaZ70kEJFF99G96oTNWW3O4LHRr4UWXbbHPF3NoU1Ox3WOHxnh1IyqxVpoURqTD SO0G3VRmfLVf1095sWWsIXPhX6qxw6XySllB4iL8U4u+znWnp5OPPfIrnArdVtU1oYhYxTe4WXKz nVjM6ewys+p5DYxGApAxgERy25fKzkutG0KpsEjYsWV7xcYt+n7GKsN6czDy2+bg87ys7eWEkXaa jcfooCtb+9P1RDZKNgRNInO6CPd/2oEorlezsHd7i5m7LmU/+4ky0vUZys4EE/HE/Ay+Shg6bmA4 92i6yzgcbAYwVDl3uqnWO63m9vaXDy2dd313D7VV2SxlFZo3pZbFB1zpp9NhM6NI1tINh1841WbG RFTU8Soj5w6GpsAAr1z4W2+jJ+ksx5jbX17hWzvM/O+ppeLn9y2QuqIomUeEK/97k6d0EjuJHNYg 6TFoqqE4VNzpAsBH3YsWE/rpPuzUIYo9a0pAEtMYdnfb5RDB02qraXsKJ5Fkt1AYbXE/GYcmEGM8 GogVJsBBSK6YyWlmEvYXGYbrk+VxZxT4tPLZJSTQdr0obOHChmPiW/yJVFETKFqj84nrQFAm2Ajt RWUgRMkYzI/I4k/AkVR47v7myWD2++uLaWICz9wX2A22+Onm54Ao2FcSvRUqll5Dk7am3TIYgRh+ Alg9i3YRUyfQ/CT4ski57v1+FT9IhFBvS8l1m3Hk37UUnCjPfoecEJzx3EhvGKQd7HVwRpR/8SYe aaiBfsQCTG8/8Lr3IO94xMqffGIstfx9qddTKX2APY1gj8boM6wrux7d/bDobmzD8Z9oV192fx+p xyIeSsY++pyeF3dRwwGoF5He7QRkeWEyow/YvlokOCMCP7sePEmSjHl9HJSQ6bdhscaQcgyw3MBw B4s4yBU5rRPRb6K1Z/CCPUuwO/qKfc10DDfkjxFR/DN+inTggCDJU4AERNKmge1ODIYQSW2YjXce k5LG4wecvJII7vcbwar9yiqbnrzAv95V333In09CODgIuZdHz6IwtXFA0gZ6WfnIr2oM3oNPDsGw pLZi5nkgw7TCiYqiAiFGsS6lG7LePDtopsgY5Gx/b7z7Qwd4sDdguMT34zTldOkW1YTRKIHROsN5 9lKma2ngDm5SwbIgAvP5/1VQj8xSHuYwUC0aN/KXxDDUsapaL2eAuwasNhMEFSEPmX+72wDmY2Il YzyklIvlw2JIsJMESDXI+NDPW0sbZFV29LOzAnCjh4smEFsQfMlw3DB3+hWFG5ZJROvkf59yyM/O N+yvc/CoOoqF9l9Mz7233EokckCp25S861mznuPT3myJ+VbF+qquL0kknh+fzs808Z/nDSM8gtND ZrPWHN40neiEQwyHHuc6wIpZf+S6qmFhyFbJXD4UFnwkd2oTgg/g2OUfNc/wHRVBYk0WweDrw759 irkv9QexicrxV2Eec0LhBMZRgvZdeQMJ+RCn9OQKKwrSFyxH9x1kOgVjWwy6wBbdHtvn4RrnKX26 3I5BDwp1l4exnAWq4L9oy3MNpwfRRdrKhmFTLXSnieThRUW+TYhdXWvm3e8fpfAKKT9Miu0TnuPK U0AzwuVikiTEwvUOQsiaIUC2VH8DC+SVUZMxudgbLv+XhD9bAoTJHzkaRY+d3bZvWAgfyDBZJK8J a6dK9u/MOUMOB4El4ZKfBbPfAFpB2DOQsb25iIA+x7JFIcPLdvWECHpUtyRLA8gavRqBMIYZUwpL 2g8EHP4AA5PsUG8/cSOGr9Qz3KGGnKYFz3phoXoB4RIGpMDMqkkqUo6UZ7oepE1f6tQshTbdGKmO 2Pn+WtN1dj6fNGHkuMa3M2mM/nZrPydKzMkZd9Xnb2AR9upjQUkoR2rgBS2EiNfK4YVPJiV+MLG5 hDmVGYmUa4TBad5gFE00HBqIznh47FPF0Gr24UsJN1Lmj7l9Vs+NNjfrPhqIQv44XWgS17b7wvjV 0mKoMh3VL05vdlnz3Z3zcrexE0EAR61Z+sblF2Rct+LQ/gFOvkx2MCDfMnwdXmW5HAjejZq7IuKI 3S0RnXkJ9Edrm908qu9NOKSbSCi2AVyjeOjkrW6+YLbqsPeKeiU3ngNeD4TxwUwDd0QLyOatD4Po //97L4GDXCcwMfVEJt/50QgwLwiXDTDcx8o/Gy7NW0pXATRMafWDHL5BdH8CdLc+3lG8PgF+GUg4 C1H5tZcWDZtUHbocU3AS7ytKyy1Uarq+TDWZuxTzc0AqYls9H+Qsgt+IVPAq+jfcrH3td4ERl+Iq FTBzncf7egcfmGb1szbR2tq5aKIJYx7QU3N3/iuL45TS+9P8KcBZHzvmm8naLKbuMopd+ggcQUu7 Ha4N2Y70dh2EEpgRZUaz/mWWIqo1MOngbWgUFrr6daBN9h+UYSE5qbMQkHco9+O/lez/VNLdpc6x 6fxvpdqZZDk9jW1tnRLmMbcvi1F05Fy/yDcUkQXvBpIRFNX/OtxoY9avoyVCu7fBG9aQAtfG8Vy4 E0hlJAO7JlvTFsHPLW32rkJ7ovwLK+wqiaJAsXmkxk8zKj7W2RCPldzA+8X4lEZUy5Vl6KdG3bmp ZFtALH56DPGgIh3tcZYVR3CnTi4vsCMivS46WJVrjYU2sLvGtJl29s8EH/Ev6ZjagSmLtti1d3a9 jjaLOgwsXCvKjl7PsgqbX4e9dADj9JIk5qWFYnRzR4U1YO9Up65mFAgieE/XnK35KoixC1/U8+gG OOMRCgQ+Ikh1ATLsQIs6ExcjgRyHfpUa3SCdOu8WDX87wJ98WR3Bc0M2QW6wVCdt9/e5NLnwINaW yCFH51deQpmpVirPhX74lV1j4fqe747lEZTyR3J0yyflb221ZZkPwPV7WIbexcUizZnwT/mfqHmC tnY7cu5WdO3eJrLz2A4m3Zy7nkam8n4dmA3GUIuwbLLydR0BRnXE/y2JdA249vFyawiuDZO5aeVj LG8q4txLfncg/v2T4AQyU8IhMTk/H+5pdCJIrA+GlZJgKN8rSZQZeyGFI1v4DiTyVw2zVcAm6TiZ A+Rp8D/2mzWIXapgigf/bdK5Mw+oHMM5Akc9RKelqC98RZ2g7Al5Z6ay8l6wfKvW3M1+RrOBTbrT bPSKZSDC/rjP7Zi3IK1IiaWhGD0B+nJRkmDxtFNKAKnTfMkm+SNyRGB7LprKv4s8bj9MwS60RP5l 7w4mRBZU9/2xCWKg059whyRpaGSgSl30G9MbZhKwR433yUnZTv7LzRfZOehoLQBDh7vPw7O7dpYY Wxs9y8LJtOn7pQ3Ilarl2NUblRVmmdO63JlVeVW+LHkDSCkOPpmBDIwv0EEmJ5ti0JLCX3E5L43L mXok7EzhIhW+usLjOHwYHPMgmuq/5KtK6ByhgAJZerRtZuIplUbrLbdKwgw+TP9U/wQYAV9Z5IFx FX+7lvSL0JmxD2C1AUDoLHbWLvVyCCeCYztaD51OArtFM7eobiPiEwkfr7SoFPEITduy4jV3N07P XrOPcBBJD5UuUA5c8QkgPducmaz2JM5DMg005tU9W5QwTFF5A6p1lTO3exEVcrig9grxrrTlH/gt wkH047WRJcWvjUKuXW6yrF8OucH5RWK5JEx56m9ULyvPUXEs2nUoF3bEpOTGsS9Avci3769pOPm9 viu6Lt8nnq9+v6LddtdSR0SxMfL7KkFkJKu8IjeLQ8+bQZlPXdz1TVtr98+9yvl5+gKNGxTwZp1y FokJ71DCp4HRbj515LgCx061aHyXKfckVOwYA2xLZgRigUqDuoE+3g9b0Kqifxr6OL8ONh5OHTmN yDydW1iMafahkU1kz0oJp/AP2MNVKEC6xDeo8o4nVfto3XSteeGx0ZI/YYZtdpcT7FZhR2FJuUvt IwRTXbU3JMlzmzGb9/QeM6ku2/V/tzAiUOSwxhTmv/g/TbdftHljkqm0oyIWKmzCkcvN3PT/3vzx ujkQaPTUbpoYWRsqMqa+EPxvg5zJLua7ftX7d7KqWtLtA18cTUZAaibWItVYwzdZWPmDpawwiiJU 8jQspRZ6UgFrSYt9sIlSDeMdRPjCuqA3XU0JHZ+PekX+T/HTBJfbIYYUIKElJK7KuL4ocMLVj00E Jy0Sshewz3kORgycF9ziOctSs2hJeoA6QIKWykDgE+nJVw7uTFcFRvu4BpybIjLvf7nmGA7tbcl3 9ca0/acLhmu+AuWEtnyq5iQPTCd84RtiNMxKvBN5lpyXUlwr49tvMqN53i7kRfLO37d+guMkKop/ eyyr0hK5Tc/qnMDGxK45WLeGVy6rgs27jez6X9Ww4PIMtG7kEWndoZA0CZcr8wkhyz7M729i0i1c abHTFrq9+ZfEMKkpdc8VlamNYrsQoZsQ18cxS1TZek5Qtm8sW8ahaKueljFPItWz9X84gZGOb2wB S0tDRlVnPDM/wWcnXNycXqw5w07rGC4O44srwUdvk7eATTbDD8nmpHt9udu9Dk6bMpPVPf62r6/z a08NgSVOeNdtzpw2/2MetIrEqs5uOVBnQzUJt4ckQWSNaH33nhNYMvluK9y+uJjaSPtOJxR/wS30 kl96CRk2oDv0+KG5MXSDgOwWvtEqSD2dW+a8vS+jmnnmGPbb6If37OHV2XERatPgkO1VOE46Mhkv B6WlzPo9+gxR4BLC+DtPKq/+iC89GRFDjjAkRsk2IBMTAC1m0+yO51aKXf6U9nZuuJLXa4Ca7W3U jpULQyi4Uob0nRD2DuFU6NM0wFJ4leC9th8SSWGmbnOurPgztmGwjlHdokIHbNpERNNa61OwttbI gFvDGQdvAXwKwYLGELoF3bc4hRgC0RV8iDRHmS7uSCHv8d7pWMQ70x1clwWnyttPU7IaJ6+7zw8I aHzlBBWXDlEK8R39nLYt8+hAQ5deHDZroz2G3nrDxdNYWhZh+AXc3zH38ujOL7FkkYITyhsW6dR8 S3FpIcdgcLKThqCgowc213L0a3KzJbh1Xn/5N5keNCSVRqf0UMaYF13+BsbFau9y5HeLuUD0B+Bx d+xaaP0FsmeKO0wx2jHnZQwe1OlTzn7qOODWFAUNCFZC8tXxKgkj6F/x9YNdP/rCMI1X1Fo0mBz7 MRP26yU9Jy0Ke09T1ZZXYS7iY8CC/LrBEg5fWNpWFf0As0mxW4jLmqGosThG55txoF3bjc7T4WQy 3BSXoc4011FGw0g/rT3hgnMwBaA2ZV3CbclKJY2xXh8eGpWnQ/KJN+mVBM/ly08aKQ5W2Xo/leUY 25Fi8PL09bMSmWJI9WiWfeNiFm1wmyLwBRbZNlEm+DOwhQ5GPo+IzV6LXcJjvPpC97F6O2XPLol2 jenfjmIv5Xno0KBVYQ6J5/fLEyTHY55UiG2q0sT/V/tSIH8jsMUiJga5F+6t6ixGfFqL2SHkWria 4Zs3qtIJEuAhbR/g1zAL5c0UGsoLbUu4hR+RYnl39TEFSfyWZPG98mel+XZP117E4D0G8/tJGc06 gzOc09iVpwSbfoNBei/nHe8LuiaW10ziithUBN8t2DPbQMdGDk/Rtho3+4eT9++RKh/NRdhRhqgu KKHhtFmRQkwEmmjG7TesR5E8HLYu1I4FgTliSvG/q0wysCDdppyABIV0d701eBMQg1E1qa0IVVYn qorQu2rsvp4RU6ymVqvBc3ZGvFLLX3w+WBPmgmlxWoROr0IXhyL1FcuadnKrtH3O+8aCyTrgxq9E 2vzVl8/TCmGWRjBRDsNnNPUdMRaci08DBN9usoJ0qBHh9Q0WJB9LaaaOlpKyyal/4RIe2FOwSNbZ lph/W4OHxf9mEx4ZKA+XUpbjNnimyr6nA6KWwLo8TAX8dkWNy4iF9BJGzWjz8f7qnhL4TSakViNI +P10TlD2vbjRfp1dOwMwgf5I9jxiCwdOhQlfxrvMXkdIO9MXlhNNV9pTzxkCG7OvsnxqrAQUM15p X2sZvY/Iv4hWsgxOgi9TEMgZuRtFoX0dAfQgoVAbATrmn2B6O07m+6CYAbQhPZRrop7DPDZXWCwN f5AmCZc6gxwUJbxWzkcIUYiIFm8uPZUysB1lnBTI5eRUe0xzWE+EACpLbtf+esvnPDTRMfWnJbri xsOqPwjACk8K96q3w7KmW0DbRKNTUkrMyEJXII/KTYvpxUHV4oSl32xVyu0ShpteEQKjmDENXnUH JuW+PLe84D+7kUjTHUF0S8kWQFc8AS3NwNbXzY1C08g/L7pEXswSWvMephV2LmEooFBOsZyBSdkI bU1MpMZWmrvdICXsILa7+FvpVD80GJ0wzn8L1EnLWnHDn3WLsIDxSKhPAFBe5IlwYzC2phR2fkkV l9OLEeODZtI0bFKTxsXn1xppdjg4viIKKeKNr+dvouEKImNH3pJv0LzbjH/8fQbqDjuU1biwS96k hG8FVojvJ+gTMD7wX+EaG2iyIFDhIsuO3YyqW+X3zjtF3rm2k/FmoDtfJj8XV+FRP2MF7t4PHrcG r8RM6n0tJovAgqjje9RhqB6aHFZUHvW6ZHNuTRDWNjFWCNWied6zpwpFksSp/JPiyRgHnCcxZnRt JnaTzdR8wPg42A1EQKJtAaQa4ZdV3OhhhoWKOP2fLw5Zm+eiCPTCAMBa/s3Bxr4JcoHHFX3gAt3T 85p7tyqYARuhxuhSV9nHa1c1VOL7+bTCov+FypstocaZKW+9erohgtCG0tMu8/re47+Od1ypSx25 Ql0n3qL6meojimS5FOYg+WK+bkU8ptreVNoyshf+ozugdULSdhlneE5G2BJ5vc1M31lY6lbt3mY8 en0+w1ohis9znMxnExVgfh7JqbLlFBx+sdDXLVIk2oy/d4dzixV9TN0/TTVU/oXWgkBKkaqhdHSx afpy1v87y0Nwnx+8Dq6K+D/ZKnwto2888/OVzJ3JXhYPaCFSeaqwpEHGKHzv8dZ7fZwaPOi3cgUj g9eseytbxbNWlur0uYY6zwomllM+AYp3g/bwwE1I8dO2m7ypFI5xYGiSTflq70PTKmVhIK5ErlMZ J0mJrqz9lIPXX3++YDJBP9b62LljGxwCMEhbT5XcoQVmI4Ri+F8K9OU9AK7VnRzah3tACd/xPS53 SmM4f/GV5RKKs0pTY4+eMwf771q7ySCjaQbnUIu2UkLwsEebv9hybV9TxKZSQmL6i3U/zyKTYnWo bXK4p9iPpkFn42qeYOcNUrm5scq2JcuPcI3dEf75FB5o6Mh9wwTYCvwke67SD0k1KM89RoEXvQhk GeJ6uuM/am9J3PAFivMOb+faR5GVvWUGL8tf+jB19ok83lXnXBqw61y9sFt58ewkwSalFIlQMFkw myxxHr5cb1L1npf0H5ZVPXsct5sWBRDXWpiHMlSbIAALhV/I+VTXPYfwfYjIiVyxYzmis2p40pZf N7aMEDHAqrCgu6y6kMamXFnEaHdi862da1r3WbHERIMRnU9bN2WH8Sp3hiL+sOIzi5D9I2Am/qrU G5odK5uDf9zxgw+0ggocP1ux97ZkJrCZpoYz+auw9Fy2ai8UklN8AHjJmXkAekB/dVtFvlDdw1ZV H4vzCDSaBRq90trBei3guJ3LKkLq/RkXd3ICqxme+POioDNkivmaIUMdTPLkBQRikJtuU3EozfHD NcMkYGpOGqRopg0ZQlOFeDQdzjm3VNfnA+4QQRRcjQbeTWsqbardhKXiWjwh237CLeO6EY/2Cme4 vX78S+AmV82mQL0sdTQOkZjx/JkSCv40sRYfvBh/FgT/rlL/kaczRbJf3BGFHyVQ/eExi0ki5TyQ 6XB5wUGfqkUwPa2mqZ48ZStBv0WajJ5lhzx/GcSjAvhHsQrA0h+mYCDwyXilyJD+MvQdxSl7RTJS LSh2V0td1nMiwGjQSDbDIYA2RxsZZAPRhup8ZPkad78B+p8SL92K+EQuuS5TUpJKuVJR11MEtGaA i4COA7MDnXvQX4mLW4FCFhDKmMLOaSP6YxqPldjBCCUJqsOWDb+enaSJkfbjYmHYCVTVtD70X9pJ RHUmuWmmANlP90i71z8DOslsGTKgis9W3g5dR24wwNvUBd5PXlJbEZlsvL50r0Yvsr0RokL7hgXY 3dUpysT6Gsd0gicYa9vLSgmGQxRtjONz/U0Dt95XFL1f0+I7cB/+y+cBr1B5KQwpFysARyr/0Vih V7QXPZODWz45gKO51qZzZnh9aD/OFCNmmRR3Nj9p/anhpyKFML8TMXpfjL5bBsrNWQhZczHrsr8V 2lG/dgWdXPrvrrTvRhe6K9X7GyM6YYqmmWI5CLWnHwChTav+qtYDDnlpi0Y0Sc3Hoay7pXgkkwtm oDJaZSn37E7xnF9XHWPJWp01o+ueFQH0wD0i1Gw/OSUx3KeGXo8UV1A3ZLUEe2GX3DnAdILgglSQ ynSgehwRaG8/4ZvISrGDitO8IpQZ1rq1j4eD3QoTrE4V6bWPXPLnW6iMG7BB5lUGhduguOjnjRKK oOpQyOxlmImAy6TCaBF5Oan691Qxtsom/i36Z8+MrxofbXn2K1+fj8fUntSM6LW/apDvHRhPvAec s1T266lk0jX5sfuFTE3GGFHcyXVVp9ei40hrCEz5DKlaKhYmx5/MI/psUdBWl3v3JYK66jqEh5bw Oa3sEGEssbC/wAr7ItJ2/R0y7BI9wam3NgkYvIR6Oeo3sYoAp/aUOBxUtjVpTVAM5gep4Lqnpv1s 9mVBIUya2sGYaQKO24p3E8pb/lS5kHnLglSGOzjdoUBRU8z4NQXBAVOlF61TV+l88Zd7pDdPrDOw aq9nbsFUzu93EqWei2nSp/hGT7b+ipiLk0K0iSlIm95FxbcS8fwhNKM2CYEXqqda8yuariNMyZSa w8IT73oBNMkRuoIYuEU20BPw6zzOuNv8y/JdJbyH6GA2p6n675789gUSQ+RuGVO8rVexlwTzB7uz z9sxzcEy4tOTc7i0K/eH1FU0Lbdq13FEl/dp4nxB5u5jfgvSobAhMSwBWFr6FKVyovt2gKYrmMF7 m1YuVcqJzDgkbV6GjR2v+kt3lCYaNBbGxLLmWYtiiAkMhUBCvh4iDjVUhP8BTW9BvzkLJTn0pS+k /wMhoTKqlOqZlnRcAgeBgpjbLpaUrJTP4RhVdZM/OrCcDAq//t2vVb+yJMAX35yMrggpesSQrJfI VB3S538QCacCLz+r50hn/p6dr7swqA3czZdN5T3gYIaNmwGjUsQhsgijEJ7vRmdfvYPB34ncIStW e5p20/FicEMGmTPNl2jzevRPYQy9lVlVaAn6npsuRXJvX/Mdm3aVR+WsUSIl4lBkTxVivpY6Z7pK 0YVYwoaL3oZYfGOiE8KTz3+qBttwWIh3V6Y99xRtF6LcLcCCWnnTFoKfRaKb2A6/oL7UpcPN1SAw kVt6xc3s4FAuBw7+cEBAH/WTP3JcqsgEJPMAt7VkR+bXQTKmelZ806z80jk6IxVkkcG9XwiGNOZA c4i0q5udiFASfYvFikrUez/Y9Qio8WG19zicJUIZ3r0YptPsmv/n0m0RmmBFwzGIZWWMM/yfmr0Q BXUnqOHREwu6hdX/PD4w15OFZ1ZWHe70RqLvmB8CPirj5h19Irf849ebJ1GgWLh32zyElgKII12o fCxFtcXKn86WKlGIpGil4wGXM9F4bGO8NNTYn9kQlU0JZn2xL/v/4CwmM44iZE7vCEQikl6XNm3q E3KLYA964v9uGU0guSQpm5pY+Fr84f7eFEwznyEIPj8IPea/DOTwOxMv1VQwX9CVS0saJ+g69cjE E12DfuQotm1x4Oy8IEtgJ0g1kvLBvxeStwS874SIHmWJoZwic2WisbWT5ZcwoDcQEy+M+vQTipyh yA4jE+c0l+kawDh1UndkdqOC/8+IBEuv5y6Ao6gPGZFh6E+J9zdnaLwyw91dlNZNGZeK17zFwcE8 x7DSGBRbZdbBCQTLJCMYdFJxQQrqWCbkVPfE5GSI6m2rXPEJcKV9NfUHJGrTvS3kI1peIepyFDDF JrpojvnTKei0CKrAQwaLoIxpkokJufjep0Q9Na+rLILQ3nZFnqkXwR7okQM8pDilhq8iqI7DK12S f8tkoKczwa8Zior4qe4T21Z71kKPkC3ACQ32gsgmCr4+F9f24BJZkM58oK3Cu3iriQFNWhYoD8x7 7ZoLhAGp+cbbCSV5oDzssoJt/0Ncq0JZcqYIIq3wjan+1SAy+5SUPVwzicbBHllzs4jIL10TrhPx Boda6xOVdEONP2CtP5P8vt52YoQE5GtmDBzA0wzT3WUePd2s8NzuxSw8r/YRnpCbvJ5XmUfa8TPT 2klj9ezVtChYrwXbv1kQJuOn6aQeD0tkl2IL79lXQ+L4a4BghI6Oje94tUtUecJT/HEa9k5ytjH5 PPTmDALDhwHwblAQn6GQBB+3I0TF7hBBLqmL/lu+O4yEdoQuVIZQVAg/uhydaiNm72n7QtcFeocs ORUzO1FWOoJc/1mufN1/adqFrD/PSo8dGY7sMDr2QJPx7r4vdtzXLFsURwlugBMSkM1k7QGVaBDJ 3fioNCVdndZU6ULPZw2VqPVvm93no/4lDabTfYwE0+dYMAg5ITmhtjQTUnXKKYaridGMwqA2PPsM HPXpPMJmycsDUSAPjOCsVA3V4IYNA+2PQSTENW8nIsJfVYYIZtvFemFw2KHnx9BIoasN01XMriTL j9+Sp6hT5WG+xUqlrbdkwNeZfNW4if2twasxJVRpxCZcJ+12jmOR9NzmXxUY+GbLMoB0gJeFlGzW RMCaZkY2xA4ztjDucghywq5opSLv6vPOoQ3VjFVYcdqLIyTIo6dhSAO8xBigBuJN2H7UHu0ehgm4 RDXiASDhMyWldA0IcK8alzG2w/80GaSXNjGszfwIKjPN+fxnOeVF37l76Jtdk7AnYXD9NChcH0g9 xrUfHDiitQCrkUpsTSQ4Yw3sdSgnvH2uxUJ/YCmC50IUam1bxtl6O/XkIm6O6DJAjNTw5o9Wqcl5 lW0rW39Tol4ndCinzzE4jY6lkBz5JgiABcr0amL8oiC0sVzSyd9ovWe25KOH0iWl31dmv99GS9t5 HnVGHtsZ1hwKdyGFf75g1iS1amaNtyUQq6rAGimj+ou7w9osuKqH20F/ZwOk2dBITF0KsJbszUSy nA3jv/6JJPPuuXFskcKhy1DVxTd0omyscCuQxzCeBAED1g5VIW4wjzLaZhP8smg/ZC7dZGsgpNu+ 5+IowmfJ1cOx8FT+EVdcpdI+mnIf9esKHLz8yfm+c7SxSfAp940SuB/zvJvuCMsGSFGt0cxECC0o ZxvwJ/TtnFyd0pADVRFcH88Z8k0fOrbXQoK7KKL/AhLkLcmOMHkuK+JLDQKSW/XKrCMFIbmprhCW BfpztApdirSKkTiBtX72db6xSJsf0KOVwta9nCMg0O8xhzprOTVnaQuxZfuzSq0XCfPhEm48XP14 wxgCosoF8pOVamMhL7FpKZxP07jMv/qm9SzNmD1zTHwa6Lvbu0/qcdu7JU1SgVw0F752f6BtColh yplgdLVglInsAJ3sIsyBqy6EQo093wbLeqZadMPceQoSeJgAiD7C+f3qflmKYkjSIHtrEtLZTps8 TumYdazkfhvv/Zd3+/1InPdjuVJTC1/nK56wP+9RqidV0jkVRi+tHMvl/p5x81hsPxyw++tS8hSf CHLE4P/X9N4aSIkI2UpAZTXtvXqL2l/18XWVLSHMrB778bwQfu7ERz2lFkUPqA+uMN/t+dr+Yw/D chw9e+Y/83oZ8kEGDMRDw4BL50iuspcPA5WeZUWipoitxBP1+8X0pLmTJVejHbA2MIcWJhNhbFRj 1TX8attzxqeA4Q7g3enFD1+yTxgmiyXGzeJVmamzjLU68WTUdyQKalEkY0ytc42jg/kbVzpU4AHU 1axrEeHua2ZefZ3kjLMP7VPl32H+NdzTEL73fR7G1X3ppZhUJBpnTtBHWcHFzN9bhwRgDP/Yq4Z/ URH5UDXnYXGmZ17xZSY+LvCzzFbQ3FbqjCqPMmtGlksOsLjIRBlSPOaPu8lTjo/woWJTyYXLAmnR b8VAoTpbpXkCxm/XOwOgUFedmEe8vklVHdV/nKX8pMfQx0kM3esaHoCc1DEoSFu4bkAjd/UaCO6I TXaIbfTghXscuDJPbpDFBQAWOxiJXwK0CO1wv2nw3wK472g82IWqMHestAS4hul72+LSIyrJ0iBA dXAkKD+n0buLJO+okuKoNXM7j722hj1BYfA5VB8KcUjAmCBhler0webgWyntKVzMqjk9n1HxVHJc Wea6F0/7XvJ8XbwSejcPab1cX3XVhFlq8NnduSJfZRq9rz3a3cGEVI2r3OuFzlj87UeJe6G90r7a HI5qQV3v6nkNySS6gTP8umB6HvVAk1/KNEDz39mVHWHWWwhTrwUOhQjcIerliIQ4OyC2gIe2AVZz hi5ehWeIsvHWhZlS5BUOpPRkcNMaPIWHrBvTZ+98fBOdjPHwC+8tfxiM45t2lJsYKqoI3zLDoDiT G5PMGX5WxRHXInB85W1moeonUIHxKtqX1mOk6eLZojpNQ0XDDDK0QuLZzb6RzhiHWumqCOlkWP7V 44CXmiT6o8zT4yrzUBbcZJM+nC6zqvoArmZCgLa5imQwrX8v9F1Cg7HpxTMLgEAcFBYjmMnWndSy JOm+ETQrnF+TKJmCihThbeTnrn+2fwBc2jbACgApzCB1WPZlGEq88fljC9wgNZTgbi44LwdlOJce kQ9Fr09kaQi3EQ4U4lisHzZ2ZHXuAbyVUy2KG3IYzOGZfE8eAgU9jrQ3iF2d79As22kLLanIxB30 G0J9jiubt26CEpgqE+u81Nu5TlZFAfsD2nVKQVp9pEtQO/40dvFCvkz+e6nrImVtQk6vUt32fsSj sMPB6bcbiEM56wN4ox9qbnzgCcwC6Oe0Yr28rSWfZAWvMVuvxVEDZxQYiB/pYEf8ToeFG2xH3JE9 5DksClzBI7moAGoqzFxTMIf8EZDorHE1PY0nA8Y7cq8daaVNO58SkpXNH4QBhUnfR1OFEbt/foav px6Ikiw0k5Ob3Qq/6Lslqxk2C1ZSNg/sWuGAbFop0X1iCDiwzRaJgXe3o+iaFmSKkNj+fSaVZLBJ EAW0MwmGBjOzrW9w5O2ly2a7kjA0U9lDl2EHXcOB/bzAaTbx4zolkd7hvGae1z1woA5jdaVZXaP+ LHYAbxK7qeKYyi4l4FWqxLH5Syp69WQisdwLhjSNizkUpyc1ZVybAq9vV8uFy60lwmKcQq158aVE 9AP6HmY4i/OSRf0dJd6F3Hgxr0N/oR/cwv6GXyT4pYQ3zR+4XwXNe9g9eZ1SXpNg5q39GzHKbZhS w+31y1ECNr4S/Oo9kvLLLBCFSO55SpgehEKOeDwS/WRJ63sMYTLKk9hZ2SzQQq76GmLTM3rqKR/V 1Dqsl53/P3Wrk1dqxb1l7ysncoV8EndmKVHxuZVhI2jiH3cBqF1htSyXPGP0v55fdpEz7ABEetzU iGJvo8aRiw8lOUrY+VrEdnTlEycYzO8gn5jmF9ysf/msDx0R2vAhDImkRIEGKp1u2Gf2j4WpLufd 07e08rJdRPuGm3Tmd66tkWJdKV7MiAxRD3FK4QwPHEYcnWSjQbX5AQn9ITZvvQaF4++IbyyXCj+m T3zQcqMwVqLRObpP5lLaTJWPXJ1Ey95iiBHSXodS8xK9X5VA4rpbl1eWoBJEsfkV85ot/0188ENP 2uUXu8pGTuJ0oL7V4b2U76PxHW8LXhtziKmmVHt4yA+vjTwKtfwP//9cC4id844S96fCNhahXpDk 4jHqy4xrmC0DAM++1FeQZ+SwpPXW0ffW0gbWpbdNNn2lTpRYz20WBtsmJnkiNi8fLZ/FgfThPKKG mgJOqa5T2osFXM2Y6o7qKc24drWXwpzJAR8PDRfMS6xEx80LirOteBikTJh98Bkfvp9VUi7CkJUx kUHNPybZYfAkq/dUrMMQy8RjTYHYem/uAGW/7DGApCaeQHbd8/jmcfVT1hcHbtWp+bNmnVRODjpg 2abJuuyd8zzxCzrkTkGQ0J/+2939Wi0PuMakkDRIS1O3qYxLIgb8MQvW6BUq/8yLhP3S84vJwG/9 aGfd0mkVGmMP/z5yEKY1osSkeVnkxF00uNJDA01SYSOwXLF3t5/3CdTm0PIUMUx3Eb5nszCslqwc NJu7R22d0nePdPxGfkSfRs6cnxkeKE4UjomoXX/a2w/lNB7F6IsLjjVKje8PzZwkCqtv0wD5ivQt qXAQY/hikA7GHJ85/KG1qJStlHtFV2IY8BZxUW2pX8XVU0tog/SdR068LqF5zjrqgP7nAsmdNLwR UurU6XhjJ5JXrE+1waf1c4HzbnJpmhmZZu2rR2UTi5G+gLIzw2OmpqyTvpEyHvrEgTgwGALqdIp3 WJBfTSK5DilGcneyWIee+ElaDD4NU/1mgmAaTO2EjzbB3+cbm4bt64FllWfzLpXcZc19B9CWx7vv BuQlH9UAo3sdjMKvKJK1/9rClgL/ZK+p4Pi5RM8OkEpTrUnvNQBecVFzLLHIgdEcWM/6MtDhaieq 0/24TMKtiSRjlpwyMwT+I1pz7wzkKBFV1oZTciKSvLjxUT/4+gtm7Be8ove4TP/2JqIhBayrwTZk J/uI7twba+OmwG8e9J/0edYhp2MLcm6PA4xo5sjaMCq8WNiAOkuiI1nCOASBvFJKq2dcaakcf+Mt cfzs7ZtAPNu1Qgb7F6q4CB3vBPa2Wt5a31bWtgrSRzOCidqEFB0aOwQjjtTqjNFmtSN0JqpprBub RpzOyzxyFyYCTtBvX4bFjdebJHVuksByBfCu+2bHaugWlpAovTOgeSBsJyxxup3n2HRMRD86GxWI CA4szrqSCB1GkdgQXmSqUoWcojAGL6wNGgHzPVkNyXc3cwS/O3qSlqB26dyXhTCNF8mEjYvzsWab b7spr3Vb1JpA4aYKEDfy8GYWgBDMi0OLZ3rZpan4TAjNzY3fhkBdlsAu5IOQ7JoIojD4mJ7UeShU Nonk0wNdBSf/9AtQ9qt+o6Oywb5pUfnniuT/FszQs5F2XsCYHYEByEvEPUI4AHF6GnALkcyBfjnn dEKcjjXEOiOgJhwP1n0XHm/QjvZEynVqP1c7xRqqDJU1wi6ZdDysZ64ShAzKveHILsgLvzp48WxC S+UmPVspfbVOBJVISO/trGbP/yCjLtAcXX3cxw6I490aw+znP5N2DkB3ivPJUoN9fhycTV49N5Kh DO+3YE3GCaR4Hwx13c/drkax2Nw7q21DY2C1sOB49PwlYZbKMXNObWeDqk1DQ4KNPpPzZaEm3m9K 6t/uqUzd2FqbtpBi9tjP1EG5te/rw3PfBo/1vpp03jnVuwIaeA1QmAF+cN2KGOgw+jDCM4Qt0S0P Xx033EUDgb0FWZ9r+2myBtE9ZDSGQ6vFZig17bX+Gp4WwbprV3sZowxHivH7pC6og9m12hYJf4TG xn05UoIhqIjkVtEBmWn3ept8YtQM8IFfi9dHs5aCcTgVbEe/d3NT/d6dk9ulvbDKEKfhClXs9CwR 9dx3bkuYBNBRD6DvWJaV86oBSaAJ9uzMDeCIEiEUPjrESYYuwYJFawG5yi+kIuP8nvLoJ445Lsmb 1o2Ju3aDirgr17m/sCYtfuVDYEQgrZeHbQz/sqG6F8Ox64v3GKkb5Ri5hcQ8gtyk0ZxtF/CmpDfv 1T4xQ/rI6EdD9WSFlhx4jLNnNohwTbfduunoCr6EPWGELFp6+F+5Zh1fTqSfysKe6frHnC0i3cQr 5ybWnBsc9WwqCnCBvJfB5tiGkYq3uGG0cJeujjLnCzDd12b3zsO7pXC+U0CAL/22xydxfxQTdOzP 4JvXSS+v/z6Uj2dzlLAwNTN5bcHy2iVUjfB5ZVl37lDV0aHz/jRkpfRa6MdnmJwy1aYflRzopr0T m4uYwdLSZJzTsAyMsyDKJq1beFz8yyqlMveKNxiCrAbwZAsLm7kOtKFCwlUzvEAM+JHIV4oiNPLQ k0OH1zwGGcCP9zWITp25UoCnGRj5Xb/gaetsI+ZuI0aRE5a0KUCe9/TGXDoiZaUBJ5PSAUkqZy/g xG0Wm86D4+Ej0xIpxPPHKA4f9HQ5uH2K41xp6BeyjZuxrlS9Us2C5/KOv2NIJmyU6iZNOcBN3bil 7ieYZvbkyqiigU4Fg3wr2KcwveQyk0LtWF/g5p+iZRrvgrnPCW0+GiBrI9+EfUDfn+y2SM7D+LV9 FP9eAZ+UyC78bsVpdOSC4jOw2SRseI4rgjVkBPLy3vDpBKpOR4YFNPzLiTEHPPPw69WB4GILtS3D j4j9Tcbu2jje3lB2hZg/KDbUy741nk5IzgIdQay0CMnKYTl5lpVVPqevdRO9euVlKvnJxNAEg3hw uGohPHdNwW7+7KrPJIhnajcooL2xnJ9awSOdoKgUrxXKeq+SK2sNpnner0faMdoKW2WjtWxzdXOD kekPO57I1C1ddOsX47pET+xyvJESQzdF97LWR/GXajIrKw3ncDFxy8YBPvy/Hs80eTyYSIR5XscW uMg/ygS/GBBww2ccR269enS9sEzQWgDgOaISaaHxfhJUZSFanXwShZNiVuf7Dg++2OM8NuKPE/Uo W4Trh7FhyBN/fkm19n7NmhOAUOJtuSfDcjiRGEaMFScsvgnE1nVeDU3WiAGrmnze2V+L9gG1pwrZ qki7uByh+U4OjQFY1+CGTNT/5ePj4cgdciqlL0tO9IRype2i9DQ/6Qg9VnVlx993BnxgC5SETSlt QkkaL8C0Lhr8i8xfJYkFhiTc2DlPzXDsIFhFsvKHaLfd46CltX47hQW+gZ76UlzRAZ2v9Jh40P6M Dek6sTJ/fofmCPq0YAuMSK2vAbSQ8qD5f0/pUUIs9lvqE8XqOxSinJlTCdH2YFDzgfk0DwL1WCDo SGm+u/J1u/zQhhTNN9eNAGRFEM3a1erNcFnjuKzJMnPi3hl06QNb2PeXbZFEx/O9kRllNwhmfHUY 6rABCcqJY/3/G6gQ4oxNSxnCYBXeA5XounwtMjz8a5wDnhC5Z4VM6EppwxgSHd0F5wr+ZZMaxL9e VdZ9MagipmQ9h2j/XELBbkvzc5ri3wDh3b4+ozUb085rePgiAS2VKSlpKIg4MqyFbU3UnxnfHSVQ A75U2TIgXxlL8eXZ01IS84wLa2Zd9eiFER4KAVC6sJon2paw4z1aw6SDVGvOUQX2XbifP614HttL yTTPu0whIUk6r70IRxdJ/BSRWGsGyRthA37VQHeN+38N74lQiJNGK30hqEgLYnenUEMdpAj7Jxr3 oHfMgTi0rmb5UZtpt3n598183gSn2ld90wfqCiEDDA4vqchkxY5NJ2Bdl7T+RbiuZlY3WQ7JgRF5 cky1C+/7BgzEl7WoFmVjsAu/S+GrLxwl4zYj612jXLWD7Uz+gkCeO77YvsGouEmbW2tOGIBC0Cgi Q3YRJEOujPGQIeQv/LQTkC6Gaeb5tkWpLg7Xnd5AsHTfz8vjssLi0uSRCswj0IeimV8EqJJnlVB3 ZgQJ0V4cb7ewn4KwfqLwzXSUjJIfm0kBUEPl7qdMpAjY24TDYUN7RFXviap4cO1EGqE/3Q3SSDo7 u8JSHAqDL/g11KFKlpRO4DpPqUgsUOvSr1asdek/ZxmbeeJN7a137+fFZQ7fvBOebp4D5HbcJSZR 0Z6v3nEw1RfYTzZYBMKauLsGAlWKnibnCAbQSw/kRNx2VaENwyvnJS5tTnFj/kNQFkKyCMq2uqA9 JLdVAtx7eubAltos7IPY08wAkf6aaI34zi2MKWpU8i7mANKei5LvSxKGjHubpEU42ce+kF+S+h4I PG7niUFVp54qh2ohgAm8syh55T214s5DwbTLabWqDmgHJJRxkNFM+Qxw6bF7Ust7L1Moo4EdTaXK DEYQijua7ZWtr/2ddNxhQKZbbkQNlm9zV0z0GLk0Fm+LCneWMese/ZzDLo/CEeqF5eFGbWar3CFP wpKPx7Hevbl0pXKYhNssezOy3hwow8nS5D9gwRXxHVX+WfXMoRhYHww0TOpmPkpxAl6V/ACy67Zw n5pXCH830uV+HwBdzDcOB63W7We1l02rCG9Vny8LC0toFlIP+j8L4devYM5ev7L6QpcBmO/y4M0E zdNcp8Z9vXe9RfTQ4ybKz5a05K8NYdgnROieRk3FN/ie1nDmT3lhO7cMSRjcVoZ+D/GaHA9CwY/R cQ1JtdMQImUpBDjxYFSrkylT1F859IyAkC9A6gU6W68YL34ZErFTNCWR493XMiJwznr2KEIvEeeT wHNg/el/36bTatVqtaE43TR9yAw9OmTU1SzaPzJVmG/eq47tU+jt4JwU0h4Q9lRqXhxkxB2wG0eh MxgLlLsDE8O2PresqDqrGZ18vRHje7RPlX4bXj7o0gZozgvEXD+u5A312ALpODW596a5ycDFfPtU qkntczrGoqhTKE76nrLAkf1VNOBmifNEQN2OQNRQBxooynt1sYD/gdUONfaEwSHRYWN77FiEcExz VjgjWMyYXFM9OzBis+ujJkjyhefWFN+M86oeNXOmYZKmpHCT9lAUyn5fIFdJWaSrC4FVbjM/kxBd D7mtpMcU7IuCY9klfok5m/qWPl5Ki9SW1ps0sjxuOm3hi0pMFKR3T0SBt+KrmB5GBWU+cEhQktbE qihMJRuUXmM46wZ0G76b8XxwMZCFA1IWneihqDNjOp0OfvfSj8OLa9md8TNqG0iDVeZ2Z+/onG/N M8e+no5HZcuVP46Y2tJLqmACHDoPoIYkZ6V2S5hFdLAIkbUBUFEhqUneJ5RYQqJLSs9iFKB5yEd4 40OwaxUw8QTVR4iLK8vrzKHvI19YGIXCnnUx+ka+Qi137PfuG+0KQEpcJfQWO9l49DTcAEgcsgzq eddCbGEit4zhhXISjWmdvN9HrLSREwK03HWF+mPd2d5cG6lgenlBag9cHQ53jNJPccOfMud1+cnm GIX5P+7U3xxxdnD8tG34dmjmH1ObaRewDArSJQjfh7Do3F/2WmWksrvf2IwQID+q2OCtmWpb3VGT 8jsDDuI28FDVRNYpaYdjmlXHfKSrJFxPgFAp/P3iiFSCgd5k1xkd34Z/zTwlrZ4RFdD+ejOekouj SatML791NY+D2MAGJ0nR7GboDYBSOS7PDia6LZ/qzEZgIimURJ9r2uSvNl1J6NBKUDVghT2vWOob iOt7Apm98vbElv12szThEfGoSf1xleyo8LZ8Aypxa+D1/LOMPTcSNxsYgRV8BCmYwfQtNcpz+JLo 9TDTH35oHd7qfFZVoNdpLDRWvGTTdIjyU2UgnWLTQPHEmk0YhIMpN0dtjt5B7Vrc4Kpzx96tW6EC YbbiEKk7NoNMsV/coiZd9WRMYgVd3giEUs/1yQ4203aFVuGeOpP34F0lncmCKP2T1H63e9xtjAzU 7OJgzmiK7hO8e+1+rv5bnq2aYToIdwcjvESdsrOfoM1XrCfgUFkRGTqVkbH9vpNZ8J7ES9lJUe6h sS+2zen6yRhPCWAjtIP+VUta5KpTL6At2vl0BJDoewdILNSgz6LUltmc6ZTfBwU/1H3nZA2urDae Xclj+Ua4lMYuMxf9wBuuIoyCo01lNB4Ux35Jh+rXCPusrqCNLmAJGogx1UEtF+BthsfpGVAWhrXE MfjptBcfvaVcKEPT42uoXzxAXyzuDHsZBhz0l87Z4Rrvgazrc9UP4KZpCZmaxxxxkNf5Nc43u/gi 5d6/oCVqp4e5qjH6nf4z0E2e/82IGlE+GGuRnDlrJtmEmekii/3JVY3vgMRxW30eqjUSVrvDgX7N HDRjMg/WDU4KL2uFkZWOiu6Ei2jh+ReTGwnRbLMwz658Wey/6BC5/QsiazrZtjoFwIqXiEXE8s3c 1zLoe9bCEGbWbS80ktnW5AbYi0K480wOoRyyFDrgjcN1HpqXjPfONMgHPUbUIgI6xPr3XASUZTd8 x0C7eZb+SYJtOxl1kSQ5PyPJ2sAiSUxQZMS5HsX2L8+v4ILueNCtjawbeV1PzdJWRR41OUgrOxXk 46jnIskPJ2ApNL/iRL5yeqF+j3jAmDCy3dOMZ3gamKPTw6hqJ2gCwBI9cUBiR9GZUY/BPtmQjwgT ZFEITld2G0lRbuyS405M1Crgpg0B7o4Hp+9DBcimqg1gZyM7rJJk7Heqi2Ve0lJu0194Q21Hxsfz gNmXjTt+VBA2csgjTntNNOcFP+w6uAV7oyLFBwT5kvmUws9jRdlukkoQdf91oc+qFlYzmMpbagbW NjiMOoYM+/et+YY8iyFB999xq/g9vin8WfpSY2vqPTPe+slajhXU0NCUw9/ODIDKQUQqgZZ1jbLV XztoufkyztaHY5u7Vl1tiqZe64oze/dE5Uh5TvnWXWO3/xLZ6n6cQ3nR8geHWYIt7xcVlZoYlAbD HUgSyff3duA7qNtK3Hljs7Nr9JtYMkXZNjpzCY1oGYITRrB/ZHWWMpW4pq0ccDG4lFzMG0wPQsZT NNsWpM7yTy2CvENwQ68G7IRAkE2ARprxEUUqFsiG0rqULtKQ7+9h9KeVL/gsLFluYVZhBN/LeN1U yja9697GlNeE1PEMMjXEm2kPdVdP5PMn1tud9174WiO9rYS18pfCA4GQQXtaFN4oXkoL1nO26ad1 eKwGx2Yv/cseY1li992bhJkujrWkxp1kF9DSBuSKU2fxgkN/WkgpvyNmtH4gUoY1LpIJVyeN2juz MLKADnZ1Nw6XAW64sfHCcXIJBbKQ3OCLunw44oeTaScNqEl1sRuf1zsGA/sYeZLeR3gGQtTyg+K5 TyZy+nfS2VEkdQqxSZRjNVDXZc85GR8QNhu805rc0kBF3XffIZBKh6z2xZX1y/JQReImJ7BKKUTe bhopvcusSZgbCfB7XeTUHVhTWSrQJAGQXtxcgjxz77H8wSXZP4xo7afm/wy+/poeRw0FUX55H6aX yekvZGT0HMp/85kj2Tcbu73P7qPBxz9Es20J+EWjzrnbOMheY0J0fQft0p1pmqwLqwm2R7HE+vjc OuT0p9lAxS6dRHaGyZWdJthXxUwml3igk9qlIHxV6HYH+OABClZ/w+2D2M+dJS/Qmqwq+dDj3ofR 6R1hcPX/cm9NysmpyYRjRXrLpT2e/t3WDfi41LBQX5noDH5eo6wQJ0QbZaWIj2boIVvZuIFWsqF6 9ntAH6PR7JRwl4kRUjvk6dMyTmQrlw9HzNgw3xaMJbCQK/w6CX3Cytt9U1yiqOq83GssJJwMlmPi BOlPMKbcqG8wcQ== `protect end_protected library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity mult_17x16_mult_gen_v12_0_12 is port ( CLK : in STD_LOGIC; A : in STD_LOGIC_VECTOR ( 16 downto 0 ); B : in STD_LOGIC_VECTOR ( 15 downto 0 ); CE : in STD_LOGIC; SCLR : in STD_LOGIC; ZERO_DETECT : out STD_LOGIC_VECTOR ( 1 downto 0 ); P : out STD_LOGIC_VECTOR ( 24 downto 0 ); PCASC : out STD_LOGIC_VECTOR ( 47 downto 0 ) ); attribute C_A_TYPE : integer; attribute C_A_TYPE of mult_17x16_mult_gen_v12_0_12 : entity is 1; attribute C_A_WIDTH : integer; attribute C_A_WIDTH of mult_17x16_mult_gen_v12_0_12 : entity is 17; attribute C_B_TYPE : integer; attribute C_B_TYPE of mult_17x16_mult_gen_v12_0_12 : entity is 1; attribute C_B_VALUE : string; attribute C_B_VALUE of mult_17x16_mult_gen_v12_0_12 : entity is "10000001"; attribute C_B_WIDTH : integer; attribute C_B_WIDTH of mult_17x16_mult_gen_v12_0_12 : entity is 16; attribute C_CCM_IMP : integer; attribute C_CCM_IMP of mult_17x16_mult_gen_v12_0_12 : entity is 0; attribute C_CE_OVERRIDES_SCLR : integer; attribute C_CE_OVERRIDES_SCLR of mult_17x16_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_CE : integer; attribute C_HAS_CE of mult_17x16_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_SCLR : integer; attribute C_HAS_SCLR of mult_17x16_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_ZERO_DETECT : integer; attribute C_HAS_ZERO_DETECT of mult_17x16_mult_gen_v12_0_12 : entity is 0; attribute C_LATENCY : integer; attribute C_LATENCY of mult_17x16_mult_gen_v12_0_12 : entity is 4; attribute C_MODEL_TYPE : integer; attribute C_MODEL_TYPE of mult_17x16_mult_gen_v12_0_12 : entity is 0; attribute C_MULT_TYPE : integer; attribute C_MULT_TYPE of mult_17x16_mult_gen_v12_0_12 : entity is 0; attribute C_OPTIMIZE_GOAL : integer; attribute C_OPTIMIZE_GOAL of mult_17x16_mult_gen_v12_0_12 : entity is 1; attribute C_OUT_HIGH : integer; attribute C_OUT_HIGH of mult_17x16_mult_gen_v12_0_12 : entity is 32; attribute C_OUT_LOW : integer; attribute C_OUT_LOW of mult_17x16_mult_gen_v12_0_12 : entity is 8; attribute C_ROUND_OUTPUT : integer; attribute C_ROUND_OUTPUT of mult_17x16_mult_gen_v12_0_12 : entity is 0; attribute C_ROUND_PT : integer; attribute C_ROUND_PT of mult_17x16_mult_gen_v12_0_12 : entity is 0; attribute C_VERBOSITY : integer; attribute C_VERBOSITY of mult_17x16_mult_gen_v12_0_12 : entity is 0; attribute C_XDEVICEFAMILY : string; attribute C_XDEVICEFAMILY of mult_17x16_mult_gen_v12_0_12 : entity is "kintexu"; attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of mult_17x16_mult_gen_v12_0_12 : entity is "mult_gen_v12_0_12"; attribute downgradeipidentifiedwarnings : string; attribute downgradeipidentifiedwarnings of mult_17x16_mult_gen_v12_0_12 : entity is "yes"; end mult_17x16_mult_gen_v12_0_12; architecture STRUCTURE of mult_17x16_mult_gen_v12_0_12 is signal \<const0>\ : STD_LOGIC; signal NLW_i_mult_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 ); signal NLW_i_mult_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute C_A_TYPE of i_mult : label is 1; attribute C_A_WIDTH of i_mult : label is 17; attribute C_B_TYPE of i_mult : label is 1; attribute C_B_VALUE of i_mult : label is "10000001"; attribute C_B_WIDTH of i_mult : label is 16; attribute C_CCM_IMP of i_mult : label is 0; attribute C_CE_OVERRIDES_SCLR of i_mult : label is 0; attribute C_HAS_CE of i_mult : label is 0; attribute C_HAS_SCLR of i_mult : label is 0; attribute C_HAS_ZERO_DETECT of i_mult : label is 0; attribute C_LATENCY of i_mult : label is 4; attribute C_MODEL_TYPE of i_mult : label is 0; attribute C_MULT_TYPE of i_mult : label is 0; attribute C_OUT_HIGH of i_mult : label is 32; attribute C_OUT_LOW of i_mult : label is 8; attribute C_ROUND_OUTPUT of i_mult : label is 0; attribute C_ROUND_PT of i_mult : label is 0; attribute C_VERBOSITY of i_mult : label is 0; attribute C_XDEVICEFAMILY of i_mult : label is "kintexu"; attribute c_optimize_goal of i_mult : label is 1; attribute downgradeipidentifiedwarnings of i_mult : label is "yes"; begin PCASC(47) <= \<const0>\; PCASC(46) <= \<const0>\; PCASC(45) <= \<const0>\; PCASC(44) <= \<const0>\; PCASC(43) <= \<const0>\; PCASC(42) <= \<const0>\; PCASC(41) <= \<const0>\; PCASC(40) <= \<const0>\; PCASC(39) <= \<const0>\; PCASC(38) <= \<const0>\; PCASC(37) <= \<const0>\; PCASC(36) <= \<const0>\; PCASC(35) <= \<const0>\; PCASC(34) <= \<const0>\; PCASC(33) <= \<const0>\; PCASC(32) <= \<const0>\; PCASC(31) <= \<const0>\; PCASC(30) <= \<const0>\; PCASC(29) <= \<const0>\; PCASC(28) <= \<const0>\; PCASC(27) <= \<const0>\; PCASC(26) <= \<const0>\; PCASC(25) <= \<const0>\; PCASC(24) <= \<const0>\; PCASC(23) <= \<const0>\; PCASC(22) <= \<const0>\; PCASC(21) <= \<const0>\; PCASC(20) <= \<const0>\; PCASC(19) <= \<const0>\; PCASC(18) <= \<const0>\; PCASC(17) <= \<const0>\; PCASC(16) <= \<const0>\; PCASC(15) <= \<const0>\; PCASC(14) <= \<const0>\; PCASC(13) <= \<const0>\; PCASC(12) <= \<const0>\; PCASC(11) <= \<const0>\; PCASC(10) <= \<const0>\; PCASC(9) <= \<const0>\; PCASC(8) <= \<const0>\; PCASC(7) <= \<const0>\; PCASC(6) <= \<const0>\; PCASC(5) <= \<const0>\; PCASC(4) <= \<const0>\; PCASC(3) <= \<const0>\; PCASC(2) <= \<const0>\; PCASC(1) <= \<const0>\; PCASC(0) <= \<const0>\; ZERO_DETECT(1) <= \<const0>\; ZERO_DETECT(0) <= \<const0>\; GND: unisim.vcomponents.GND port map ( G => \<const0>\ ); i_mult: entity work.mult_17x16_mult_gen_v12_0_12_viv port map ( A(16 downto 0) => A(16 downto 0), B(15 downto 0) => B(15 downto 0), CE => '0', CLK => CLK, P(24 downto 0) => P(24 downto 0), PCASC(47 downto 0) => NLW_i_mult_PCASC_UNCONNECTED(47 downto 0), SCLR => '0', ZERO_DETECT(1 downto 0) => NLW_i_mult_ZERO_DETECT_UNCONNECTED(1 downto 0) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity mult_17x16 is port ( CLK : in STD_LOGIC; A : in STD_LOGIC_VECTOR ( 16 downto 0 ); B : in STD_LOGIC_VECTOR ( 15 downto 0 ); P : out STD_LOGIC_VECTOR ( 24 downto 0 ) ); attribute NotValidForBitStream : boolean; attribute NotValidForBitStream of mult_17x16 : entity is true; attribute CHECK_LICENSE_TYPE : string; attribute CHECK_LICENSE_TYPE of mult_17x16 : entity is "mult_17x16,mult_gen_v12_0_12,{}"; attribute downgradeipidentifiedwarnings : string; attribute downgradeipidentifiedwarnings of mult_17x16 : entity is "yes"; attribute x_core_info : string; attribute x_core_info of mult_17x16 : entity is "mult_gen_v12_0_12,Vivado 2016.4"; end mult_17x16; architecture STRUCTURE of mult_17x16 is signal NLW_U0_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 ); signal NLW_U0_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute C_A_TYPE : integer; attribute C_A_TYPE of U0 : label is 1; attribute C_A_WIDTH : integer; attribute C_A_WIDTH of U0 : label is 17; attribute C_B_TYPE : integer; attribute C_B_TYPE of U0 : label is 1; attribute C_B_VALUE : string; attribute C_B_VALUE of U0 : label is "10000001"; attribute C_B_WIDTH : integer; attribute C_B_WIDTH of U0 : label is 16; attribute C_CCM_IMP : integer; attribute C_CCM_IMP of U0 : label is 0; attribute C_CE_OVERRIDES_SCLR : integer; attribute C_CE_OVERRIDES_SCLR of U0 : label is 0; attribute C_HAS_CE : integer; attribute C_HAS_CE of U0 : label is 0; attribute C_HAS_SCLR : integer; attribute C_HAS_SCLR of U0 : label is 0; attribute C_HAS_ZERO_DETECT : integer; attribute C_HAS_ZERO_DETECT of U0 : label is 0; attribute C_LATENCY : integer; attribute C_LATENCY of U0 : label is 4; attribute C_MODEL_TYPE : integer; attribute C_MODEL_TYPE of U0 : label is 0; attribute C_MULT_TYPE : integer; attribute C_MULT_TYPE of U0 : label is 0; attribute C_OUT_HIGH : integer; attribute C_OUT_HIGH of U0 : label is 32; attribute C_OUT_LOW : integer; attribute C_OUT_LOW of U0 : label is 8; attribute C_ROUND_OUTPUT : integer; attribute C_ROUND_OUTPUT of U0 : label is 0; attribute C_ROUND_PT : integer; attribute C_ROUND_PT of U0 : label is 0; attribute C_VERBOSITY : integer; attribute C_VERBOSITY of U0 : label is 0; attribute C_XDEVICEFAMILY : string; attribute C_XDEVICEFAMILY of U0 : label is "kintexu"; attribute c_optimize_goal : integer; attribute c_optimize_goal of U0 : label is 1; attribute downgradeipidentifiedwarnings of U0 : label is "yes"; begin U0: entity work.mult_17x16_mult_gen_v12_0_12 port map ( A(16 downto 0) => A(16 downto 0), B(15 downto 0) => B(15 downto 0), CE => '1', CLK => CLK, P(24 downto 0) => P(24 downto 0), PCASC(47 downto 0) => NLW_U0_PCASC_UNCONNECTED(47 downto 0), SCLR => '0', ZERO_DETECT(1 downto 0) => NLW_U0_ZERO_DETECT_UNCONNECTED(1 downto 0) ); end STRUCTURE;
bsd-3-clause
d308688a23532206d479520fc163107d
0.950739
1.819578
false
false
false
false
MartinCura/SistDig-TP4
src/uart/timing.vhd
1
3,237
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; use ieee.std_logic_unsigned.all; entity timing is generic ( F : natural; min_baud: natural ); port ( clk : in std_logic; rst : in std_logic; divisor : in std_logic_vector; ClrDiv : in std_logic; Top16 : buffer std_logic; TopTx : out std_logic; TopRx : out std_logic ); end timing; architecture timing_arq of timing is -- signal baud_value : natural; constant max_div : natural := ((F*1000)/(16*min_baud)); subtype div16_type is natural range 0 to max_div-1; signal Div16 : div16_type; signal ClkDiv : integer; signal RxDiv : integer; begin -- -------------------------- -- Baud rate selection -- -------------------------- -- -- process (clk) -- baud_value setting. -- begin -- if rising_edge(clk) then -- case Baud is -- when "000" => baud_value <= 115200; -- when "001" => baud_value <= 57600; -- when "010" => baud_value <= 38400; -- when "011" => baud_value <= 19200; -- when "100" => baud_value <= 9600; -- when "101" => baud_value <= 4800; -- when "110" => baud_value <= 2400; -- when "111" => baud_value <= 1200; -- when others => baud_value <= 1200; -- n.u. -- end case; -- end if; -- end process; -- -------------------------- -- Clk16 Clock Generation -- -------------------------- process (rst, clk) begin if rst = '1' then Top16 <= '0'; Div16 <= 0; elsif rising_edge(clk) then Top16 <= '0'; if Div16 = conv_integer(divisor) then Div16 <= 0; Top16 <= '1'; else Div16 <= Div16 + 1; end if; end if; end process; -- -------------------------- -- Tx Clock Generation -- -------------------------- process (rst, clk) begin if rst = '1' then TopTx <= '0'; ClkDiv <= 0; --(others=>'0'); elsif rising_edge(clk) then TopTx <= '0'; if Top16 = '1' then ClkDiv <= ClkDiv + 1; if ClkDiv = 15 then TopTx <= '1'; ClkDiv <= 0; end if; end if; end if; end process; -- ------------------------------ -- Rx Sampling Clock Generation -- ------------------------------ process (rst, clk) begin if rst = '1' then TopRx <= '0'; RxDiv <= 0; elsif rising_edge(clk) then TopRx <= '0'; if ClrDiv = '1' then RxDiv <= 0; elsif Top16 = '1' then if RxDiv = 7 then RxDiv <= 0; TopRx <= '1'; else RxDiv <= RxDiv + 1; end if; end if; end if; end process; end;
gpl-3.0
718e19b495bb2139709277e64bfa873c
0.388631
4.374324
false
false
false
false
ls1intum/ArTEMiS
src/main/resources/templates/vhdl/solution/verzoegerung.vhd
1
1,284
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; entity verzoegerung is port( CLK, START : in std_logic; STOP : in std_logic; -- Aufgabe 2 ALARM : out std_logic ); end entity; architecture behaviour of verzoegerung is signal z : unsigned(2 downto 0) := "000"; begin ALARM <= '1' when z = "100" else '0'; -- Ausgang process(CLK) begin if rising_edge(CLK) then -- if STOP = '1' then -- synchroner Reset (Aufgabe 2), für Afgabe 2 unkommentieren -- z <= "000"; else case z is when "000" => -- Startzustand if START = '1' then z <= "001"; end if; when "001" | "010" | "011" => -- Wartezustaende z <= z + 1; when "100" => -- Alarmzustand if START = '0' then z <= "000"; end if; when others => end case; -- end if; -- für Aufgabe 2 unkommentieren end if; end process; end architecture;
mit
8cf56dc299217111c2d7abebdaba4659
0.413417
4.175896
false
false
false
false
astoria-d/super-duper-nes
test/i2c_test/i2c.vhd
1
12,147
library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.conv_integer; use ieee.std_logic_arith.conv_std_logic_vector; use ieee.std_logic_unsigned.all; ---po_i2c_status(0): '1' = bus transfering, '0' = stopped. ---po_i2c_status(1): '1' = acknowleged, '0' = not acknowleged. ---po_i2c_status(2): '1' = read, '0' = write. entity i2c_slave is port ( pi_rst_n : in std_logic; pi_base_clk : in std_logic; ---i2c bus lines... pi_slave_addr : in std_logic_vector (6 downto 0); pi_i2c_scl : in std_logic; pio_i2c_sda : inout std_logic; ---i2c bus contoler internal lines... po_i2c_status : out std_logic_vector (2 downto 0); po_slave_in_data : out std_logic_vector (7 downto 0); pi_slave_out_data : in std_logic_vector (7 downto 0) ); end i2c_slave; architecture rtl of i2c_slave is type i2c_sp_stat is ( stop, start, restart ); type i2c_bus_stat is ( idle, a6, a5, a4, a3, a2, a1, a0, rw, a_ack, d7, d6, d5, d4, d3, d2, d1, d0, d_ack ); signal reg_cur_sp : i2c_sp_stat; signal reg_bsyn_sda : std_logic; signal reg_bsyn_scl : std_logic; signal reg_cur_state : i2c_bus_stat; signal reg_next_state : i2c_bus_stat; signal reg_i2c_cmd_addr : std_logic_vector(6 downto 0); signal reg_i2c_cmd_r_nw : std_logic; signal reg_i2c_cmd_in_data : std_logic_vector(6 downto 0); begin --for metastability, synchronize with two stages intermediate FF. bsync_p : process (pi_rst_n, pi_base_clk) variable reg_temp_sda : std_logic_vector(2 downto 0); variable reg_temp_scl : std_logic_vector(2 downto 0); begin if (pi_rst_n = '0') then reg_temp_sda := (others => '0'); reg_temp_scl := (others => '0'); elsif (rising_edge(pi_base_clk)) then --shift two stage register. reg_temp_sda := pio_i2c_sda & reg_temp_sda(2 downto 1); reg_temp_scl := pi_i2c_scl & reg_temp_scl(2 downto 1); reg_bsyn_sda <= reg_temp_sda(0); reg_bsyn_scl <= reg_temp_scl(0); end if;--if (pi_rst_n = '0') then end process; --start/stop w/ edge detect. edge_detect_p : process (pi_rst_n, pi_base_clk) variable reg_temp_sda2 : std_logic; variable reg_temp_st : i2c_sp_stat; begin if (pi_rst_n = '0') then reg_temp_sda2 := '0'; reg_cur_sp <= stop; reg_temp_st := stop; elsif (rising_edge(pi_base_clk)) then if (reg_bsyn_scl = '1' and reg_bsyn_sda = '0' and reg_temp_sda2 = '1' and reg_cur_sp = stop) then reg_cur_sp <= start; elsif (reg_bsyn_scl = '1' and reg_bsyn_sda = '0' and reg_temp_sda2 = '1' and reg_cur_sp = start) then reg_cur_sp <= restart; elsif (reg_bsyn_scl = '1' and reg_bsyn_sda = '1' and reg_temp_sda2 = '0' and reg_cur_sp = start) then reg_cur_sp <= stop; elsif (reg_temp_st = restart) then reg_cur_sp <= start; end if; reg_temp_sda2 := reg_bsyn_sda; reg_temp_st := reg_cur_sp; end if;--if (pi_rst_n = '0') then end process; --i2c bus state machine (state transition)... set_stat_p : process (pi_rst_n, reg_cur_sp, pi_i2c_scl) begin if (pi_rst_n = '0') then reg_cur_state <= idle; elsif (reg_cur_sp = stop or reg_cur_sp = restart) then reg_cur_state <= idle; elsif (rising_edge(pi_i2c_scl)) then reg_cur_state <= reg_next_state; end if;--if (pi_rst_n = '0') then end process; --state change to next. next_stat_p : process (reg_cur_state, reg_i2c_cmd_r_nw, pio_i2c_sda) procedure set_next_stat ( pi_stat : in i2c_bus_stat ) is begin reg_next_state <= pi_stat; end; begin case reg_cur_state is when idle => set_next_stat(a6); when a6 => set_next_stat(a5); when a5 => set_next_stat(a4); when a4 => set_next_stat(a3); when a3 => set_next_stat(a2); when a2 => set_next_stat(a1); when a1 => set_next_stat(a0); when a0 => set_next_stat(rw); when rw => set_next_stat(a_ack); when a_ack => set_next_stat(d7); when d7 => set_next_stat(d6); when d6 => set_next_stat(d5); when d5 => set_next_stat(d4); when d4 => set_next_stat(d3); when d3 => set_next_stat(d2); when d2 => set_next_stat(d1); when d1 => set_next_stat(d0); when d0 => if (reg_i2c_cmd_r_nw = '0') then set_next_stat(d_ack); else --wait for ack. if (pio_i2c_sda = '0') then set_next_stat(d_ack); else set_next_stat(d0); end if; end if; when d_ack => set_next_stat(d7); end case; end process; --i2c addr/data set. set_addr : process (pi_rst_n, pi_i2c_scl) begin if (pi_rst_n = '0') then reg_i2c_cmd_addr <= (others => '0'); reg_i2c_cmd_r_nw <= '1'; reg_i2c_cmd_in_data <= (others => '0'); po_slave_in_data <= (others => '0'); elsif (rising_edge(pi_i2c_scl)) then --address sequence. if (reg_cur_sp = start and reg_cur_state = idle) then reg_i2c_cmd_addr (6) <= pio_i2c_sda; elsif (reg_cur_state = a6) then reg_i2c_cmd_addr (5) <= pio_i2c_sda; elsif (reg_cur_state = a5) then reg_i2c_cmd_addr (4) <= pio_i2c_sda; elsif (reg_cur_state = a4) then reg_i2c_cmd_addr (3) <= pio_i2c_sda; elsif (reg_cur_state = a3) then reg_i2c_cmd_addr (2) <= pio_i2c_sda; elsif (reg_cur_state = a2) then reg_i2c_cmd_addr (1) <= pio_i2c_sda; elsif (reg_cur_state = a1) then reg_i2c_cmd_addr (0) <= pio_i2c_sda; elsif (reg_cur_state = a0) then reg_i2c_cmd_r_nw <= pio_i2c_sda; --data write sequence (input). elsif (reg_cur_state = a_ack and reg_i2c_cmd_r_nw = '0') then reg_i2c_cmd_in_data (6) <= pio_i2c_sda; elsif (reg_cur_state = d7 and reg_i2c_cmd_r_nw = '0') then reg_i2c_cmd_in_data (5) <= pio_i2c_sda; elsif (reg_cur_state = d6 and reg_i2c_cmd_r_nw = '0') then reg_i2c_cmd_in_data (4) <= pio_i2c_sda; elsif (reg_cur_state = d5 and reg_i2c_cmd_r_nw = '0') then reg_i2c_cmd_in_data (3) <= pio_i2c_sda; elsif (reg_cur_state = d4 and reg_i2c_cmd_r_nw = '0') then reg_i2c_cmd_in_data (2) <= pio_i2c_sda; elsif (reg_cur_state = d3 and reg_i2c_cmd_r_nw = '0') then reg_i2c_cmd_in_data (1) <= pio_i2c_sda; elsif (reg_cur_state = d2 and reg_i2c_cmd_r_nw = '0') then reg_i2c_cmd_in_data (0) <= pio_i2c_sda; elsif (reg_cur_state = d1 and reg_i2c_cmd_r_nw = '0') then po_slave_in_data <= reg_i2c_cmd_in_data & pio_i2c_sda; end if; end if;--if (pi_rst_n = '0') then end process; --output status. out_stat : process (pi_rst_n, pi_i2c_scl) begin if (pi_rst_n = '0') then po_i2c_status <= (others => '0'); elsif (rising_edge(pi_i2c_scl)) then if (reg_i2c_cmd_addr = pi_slave_addr) then if (reg_cur_state = d7 or reg_cur_state = d6 or reg_cur_state = d5 or reg_cur_state = d4 or reg_cur_state = d3 or reg_cur_state = d2 or reg_cur_state = d1 or reg_cur_state = d0 or reg_cur_state = d_ack) then po_i2c_status(0) <= '1'; else po_i2c_status(0) <= '0'; end if; po_i2c_status(2) <= reg_i2c_cmd_r_nw; if (reg_cur_state = d_ack and reg_i2c_cmd_r_nw = '0') then --write po_i2c_status(1) <= '1'; elsif (reg_cur_state = d0 and reg_i2c_cmd_r_nw = '1') then --read po_i2c_status(1) <= not pio_i2c_sda; else po_i2c_status(1) <= '0'; end if; else po_i2c_status <= (others => '0'); end if;--if (reg_i2c_cmd_addr = pi_slave_addr) then end if;--if (pi_rst_n = '0') then end process; --output (ack and read response: output) i2c bus. out_data : process (pi_rst_n, pi_i2c_scl) begin if (pi_rst_n = '0') then pio_i2c_sda <= 'Z'; elsif (falling_edge(pi_i2c_scl)) then if (reg_i2c_cmd_addr = pi_slave_addr) then if (reg_cur_state = rw) then --addr ack reply. pio_i2c_sda <= '0'; elsif (reg_cur_state = a_ack) then --data input. if (reg_i2c_cmd_r_nw = '0') then pio_i2c_sda <= 'Z'; --data output. else pio_i2c_sda <= pi_slave_out_data(7); end if; --data output. elsif (reg_cur_state = d7 and reg_i2c_cmd_r_nw = '1') then pio_i2c_sda <= pi_slave_out_data(6); elsif (reg_cur_state = d6 and reg_i2c_cmd_r_nw = '1') then pio_i2c_sda <= pi_slave_out_data(5); elsif (reg_cur_state = d5 and reg_i2c_cmd_r_nw = '1') then pio_i2c_sda <= pi_slave_out_data(4); elsif (reg_cur_state = d4 and reg_i2c_cmd_r_nw = '1') then pio_i2c_sda <= pi_slave_out_data(3); elsif (reg_cur_state = d3 and reg_i2c_cmd_r_nw = '1') then pio_i2c_sda <= pi_slave_out_data(2); elsif (reg_cur_state = d2 and reg_i2c_cmd_r_nw = '1') then pio_i2c_sda <= pi_slave_out_data(1); elsif (reg_cur_state = d1 and reg_i2c_cmd_r_nw = '1') then pio_i2c_sda <= pi_slave_out_data(0); elsif (reg_cur_state = d0) then --data ack reply. if (reg_i2c_cmd_r_nw = '0') then pio_i2c_sda <= '0'; else --yield bus for incoming data. pio_i2c_sda <= 'Z'; end if; elsif (reg_cur_state = d_ack) then --data receive. if (reg_i2c_cmd_r_nw = '0') then pio_i2c_sda <= 'Z'; else --data out. pio_i2c_sda <= pi_slave_out_data(7); end if; end if; else pio_i2c_sda <= 'Z'; end if;--reg_i2c_cmd_addr = pi_slave_addr end if;--if (pi_rst_n = '0') then end process; end rtl;
apache-2.0
98355bfab9051d47732a265c23f4d96d
0.44406
3.152608
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
vhdl/filter/fir_picoblaze/ssg_program.vhd
1
232,369
-- ------------------------------------------------------------------------------------------- -- Copyright © 2010-2013, Xilinx, Inc. -- This file contains confidential and proprietary information of Xilinx, Inc. and is -- protected under U.S. and international copyright and other intellectual property laws. ------------------------------------------------------------------------------------------- -- -- Disclaimer: -- This disclaimer is not a license and does not grant any rights to the materials -- distributed herewith. Except as otherwise provided in a valid license issued to -- you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE -- MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY -- DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, -- INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, -- OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable -- (whether in contract or tort, including negligence, or under any other theory -- of liability) for any loss or damage of any kind or nature related to, arising -- under or in connection with these materials, including for any direct, or any -- indirect, special, incidental, or consequential loss or damage (including loss -- of data, profits, goodwill, or any type of loss or damage suffered as a result -- of any action brought by a third party) even if such damage or loss was -- reasonably foreseeable or Xilinx had been advised of the possibility of the same. -- -- CRITICAL APPLICATIONS -- Xilinx products are not designed or intended to be fail-safe, or for use in any -- application requiring fail-safe performance, such as life-support or safety -- devices or systems, Class III medical devices, nuclear facilities, applications -- related to the deployment of airbags, or any other applications that could lead -- to death, personal injury, or severe property or environmental damage -- (individually and collectively, "Critical Applications"). Customer assumes the -- sole risk and liability of any use of Xilinx products in Critical Applications, -- subject only to applicable laws and regulations governing limitations on product -- liability. -- -- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES. -- ------------------------------------------------------------------------------------------- -- -- -- Definition of a program memory for KCPSM6 including generic parameters for the -- convenient selection of device family, program memory size and the ability to include -- the JTAG Loader hardware for rapid software development. -- -- This file is primarily for use during code development and it is recommended that the -- appropriate simplified program memory definition be used in a final production design. -- -- Generic Values Comments -- Parameter Supported -- -- C_FAMILY "S6" Spartan-6 device -- "V6" Virtex-6 device -- "7S" 7-Series device -- (Artix-7, Kintex-7, Virtex-7 or Zynq) -- -- C_RAM_SIZE_KWORDS 1, 2 or 4 Size of program memory in K-instructions -- -- C_JTAG_LOADER_ENABLE 0 or 1 Set to '1' to include JTAG Loader -- -- Notes -- -- If your design contains MULTIPLE KCPSM6 instances then only one should have the -- JTAG Loader enabled at a time (i.e. make sure that C_JTAG_LOADER_ENABLE is only set to -- '1' on one instance of the program memory). Advanced users may be interested to know -- that it is possible to connect JTAG Loader to multiple memories and then to use the -- JTAG Loader utility to specify which memory contents are to be modified. However, -- this scheme does require some effort to set up and the additional connectivity of the -- multiple BRAMs can impact the placement, routing and performance of the complete -- design. Please contact the author at Xilinx for more detailed information. -- -- Regardless of the size of program memory specified by C_RAM_SIZE_KWORDS, the complete -- 12-bit address bus is connected to KCPSM6. This enables the generic to be modified -- without requiring changes to the fundamental hardware definition. However, when the -- program memory is 1K then only the lower 10-bits of the address are actually used and -- the valid address range is 000 to 3FF hex. Likewise, for a 2K program only the lower -- 11-bits of the address are actually used and the valid address range is 000 to 7FF hex. -- -- Programs are stored in Block Memory (BRAM) and the number of BRAM used depends on the -- size of the program and the device family. -- -- In a Spartan-6 device a BRAM is capable of holding 1K instructions. Hence a 2K program -- will require 2 BRAMs to be used and a 4K program will require 4 BRAMs to be used. It -- should be noted that a 4K program is not such a natural fit in a Spartan-6 device and -- the implementation also requires a small amount of logic resulting in slightly lower -- performance. A Spartan-6 BRAM can also be split into two 9k-bit memories suggesting -- that a program containing up to 512 instructions could be implemented. However, there -- is a silicon errata which makes this unsuitable and therefore it is not supported by -- this file. -- -- In a Virtex-6 or any 7-Series device a BRAM is capable of holding 2K instructions so -- obviously a 2K program requires only a single BRAM. Each BRAM can also be divided into -- 2 smaller memories supporting programs of 1K in half of a 36k-bit BRAM (generally -- reported as being an 18k-bit BRAM). For a program of 4K instructions, 2 BRAMs are used. -- -- -- Program defined by 'D:\github\Embedded\Lab 3\ssg_program.psm'. -- -- Generated by KCPSM6 Assembler: 09 Dec 2018 - 12:55:25. -- -- Assembler used ROM_form template: ROM_form_JTAGLoader_14March13.vhd -- -- Standard IEEE libraries -- -- package jtag_loader_pkg is function addr_width_calc (size_in_k: integer) return integer; end jtag_loader_pkg; -- package body jtag_loader_pkg is function addr_width_calc (size_in_k: integer) return integer is begin if (size_in_k = 1) then return 10; elsif (size_in_k = 2) then return 11; elsif (size_in_k = 4) then return 12; else report "Invalid BlockRAM size. Please set to 1, 2 or 4 K words." severity FAILURE; end if; return 0; end function addr_width_calc; end package body; -- library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; use work.jtag_loader_pkg.ALL; -- -- The Unisim Library is used to define Xilinx primitives. It is also used during -- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd -- library unisim; use unisim.vcomponents.all; -- -- entity ssg_program is generic( C_FAMILY : string := "S6"; C_RAM_SIZE_KWORDS : integer := 1; C_JTAG_LOADER_ENABLE : integer := 0); Port ( address : in std_logic_vector(11 downto 0); instruction : out std_logic_vector(17 downto 0); enable : in std_logic; rdl : out std_logic; clk : in std_logic); end ssg_program; -- architecture low_level_definition of ssg_program is -- signal address_a : std_logic_vector(15 downto 0); signal pipe_a11 : std_logic; signal data_in_a : std_logic_vector(35 downto 0); signal data_out_a : std_logic_vector(35 downto 0); signal data_out_a_l : std_logic_vector(35 downto 0); signal data_out_a_h : std_logic_vector(35 downto 0); signal data_out_a_ll : std_logic_vector(35 downto 0); signal data_out_a_lh : std_logic_vector(35 downto 0); signal data_out_a_hl : std_logic_vector(35 downto 0); signal data_out_a_hh : std_logic_vector(35 downto 0); signal address_b : std_logic_vector(15 downto 0); signal data_in_b : std_logic_vector(35 downto 0); signal data_in_b_l : std_logic_vector(35 downto 0); signal data_in_b_ll : std_logic_vector(35 downto 0); signal data_in_b_hl : std_logic_vector(35 downto 0); signal data_out_b : std_logic_vector(35 downto 0); signal data_out_b_l : std_logic_vector(35 downto 0); signal data_out_b_ll : std_logic_vector(35 downto 0); signal data_out_b_hl : std_logic_vector(35 downto 0); signal data_in_b_h : std_logic_vector(35 downto 0); signal data_in_b_lh : std_logic_vector(35 downto 0); signal data_in_b_hh : std_logic_vector(35 downto 0); signal data_out_b_h : std_logic_vector(35 downto 0); signal data_out_b_lh : std_logic_vector(35 downto 0); signal data_out_b_hh : std_logic_vector(35 downto 0); signal enable_b : std_logic; signal clk_b : std_logic; signal we_b : std_logic_vector(7 downto 0); signal we_b_l : std_logic_vector(3 downto 0); signal we_b_h : std_logic_vector(3 downto 0); -- signal jtag_addr : std_logic_vector(11 downto 0); signal jtag_we : std_logic; signal jtag_we_l : std_logic; signal jtag_we_h : std_logic; signal jtag_clk : std_logic; signal jtag_din : std_logic_vector(17 downto 0); signal jtag_dout : std_logic_vector(17 downto 0); signal jtag_dout_1 : std_logic_vector(17 downto 0); signal jtag_en : std_logic_vector(0 downto 0); -- signal picoblaze_reset : std_logic_vector(0 downto 0); signal rdl_bus : std_logic_vector(0 downto 0); -- constant BRAM_ADDRESS_WIDTH : integer := addr_width_calc(C_RAM_SIZE_KWORDS); -- -- component jtag_loader_6 generic( C_JTAG_LOADER_ENABLE : integer := 1; C_FAMILY : string := "V6"; C_NUM_PICOBLAZE : integer := 1; C_BRAM_MAX_ADDR_WIDTH : integer := 10; C_PICOBLAZE_INSTRUCTION_DATA_WIDTH : integer := 18; C_JTAG_CHAIN : integer := 2; C_ADDR_WIDTH_0 : integer := 10; C_ADDR_WIDTH_1 : integer := 10; C_ADDR_WIDTH_2 : integer := 10; C_ADDR_WIDTH_3 : integer := 10; C_ADDR_WIDTH_4 : integer := 10; C_ADDR_WIDTH_5 : integer := 10; C_ADDR_WIDTH_6 : integer := 10; C_ADDR_WIDTH_7 : integer := 10); port( picoblaze_reset : out std_logic_vector(C_NUM_PICOBLAZE-1 downto 0); jtag_en : out std_logic_vector(C_NUM_PICOBLAZE-1 downto 0); jtag_din : out STD_LOGIC_VECTOR(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_addr : out STD_LOGIC_VECTOR(C_BRAM_MAX_ADDR_WIDTH-1 downto 0); jtag_clk : out std_logic; jtag_we : out std_logic; jtag_dout_0 : in STD_LOGIC_VECTOR(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_dout_1 : in STD_LOGIC_VECTOR(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_dout_2 : in STD_LOGIC_VECTOR(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_dout_3 : in STD_LOGIC_VECTOR(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_dout_4 : in STD_LOGIC_VECTOR(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_dout_5 : in STD_LOGIC_VECTOR(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_dout_6 : in STD_LOGIC_VECTOR(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_dout_7 : in STD_LOGIC_VECTOR(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0)); end component; -- begin -- -- ram_1k_generate : if (C_RAM_SIZE_KWORDS = 1) generate s6: if (C_FAMILY = "S6") generate -- address_a(13 downto 0) <= address(9 downto 0) & "0000"; instruction <= data_out_a(33 downto 32) & data_out_a(15 downto 0); data_in_a <= "0000000000000000000000000000000000" & address(11 downto 10); jtag_dout <= data_out_b(33 downto 32) & data_out_b(15 downto 0); -- no_loader : if (C_JTAG_LOADER_ENABLE = 0) generate data_in_b <= "00" & data_out_b(33 downto 32) & "0000000000000000" & data_out_b(15 downto 0); address_b(13 downto 0) <= "00000000000000"; we_b(3 downto 0) <= "0000"; enable_b <= '0'; rdl <= '0'; clk_b <= '0'; end generate no_loader; -- loader : if (C_JTAG_LOADER_ENABLE = 1) generate data_in_b <= "00" & jtag_din(17 downto 16) & "0000000000000000" & jtag_din(15 downto 0); address_b(13 downto 0) <= jtag_addr(9 downto 0) & "0000"; we_b(3 downto 0) <= jtag_we & jtag_we & jtag_we & jtag_we; enable_b <= jtag_en(0); rdl <= rdl_bus(0); clk_b <= jtag_clk; end generate loader; -- kcpsm6_rom: RAMB16BWER generic map ( DATA_WIDTH_A => 18, DOA_REG => 0, EN_RSTRAM_A => FALSE, INIT_A => X"000000000", RST_PRIORITY_A => "CE", SRVAL_A => X"000000000", WRITE_MODE_A => "WRITE_FIRST", DATA_WIDTH_B => 18, DOB_REG => 0, EN_RSTRAM_B => FALSE, INIT_B => X"000000000", RST_PRIORITY_B => "CE", SRVAL_B => X"000000000", WRITE_MODE_B => "WRITE_FIRST", RSTTYPE => "SYNC", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", SIM_DEVICE => "SPARTAN6", INIT_00 => X"00000000000000000000000000002000D0020010D203D101D000920291019000", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"0000000000000000000000000000000000000000000000000000000000029A80", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRA => address_a(13 downto 0), ENA => enable, CLKA => clk, DOA => data_out_a(31 downto 0), DOPA => data_out_a(35 downto 32), DIA => data_in_a(31 downto 0), DIPA => data_in_a(35 downto 32), WEA => "0000", REGCEA => '0', RSTA => '0', ADDRB => address_b(13 downto 0), ENB => enable_b, CLKB => clk_b, DOB => data_out_b(31 downto 0), DOPB => data_out_b(35 downto 32), DIB => data_in_b(31 downto 0), DIPB => data_in_b(35 downto 32), WEB => we_b(3 downto 0), REGCEB => '0', RSTB => '0'); -- end generate s6; -- -- v6 : if (C_FAMILY = "V6") generate -- address_a(13 downto 0) <= address(9 downto 0) & "1111"; instruction <= data_out_a(17 downto 0); data_in_a(17 downto 0) <= "0000000000000000" & address(11 downto 10); jtag_dout <= data_out_b(17 downto 0); -- no_loader : if (C_JTAG_LOADER_ENABLE = 0) generate data_in_b(17 downto 0) <= data_out_b(17 downto 0); address_b(13 downto 0) <= "11111111111111"; we_b(3 downto 0) <= "0000"; enable_b <= '0'; rdl <= '0'; clk_b <= '0'; end generate no_loader; -- loader : if (C_JTAG_LOADER_ENABLE = 1) generate data_in_b(17 downto 0) <= jtag_din(17 downto 0); address_b(13 downto 0) <= jtag_addr(9 downto 0) & "1111"; we_b(3 downto 0) <= jtag_we & jtag_we & jtag_we & jtag_we; enable_b <= jtag_en(0); rdl <= rdl_bus(0); clk_b <= jtag_clk; end generate loader; -- kcpsm6_rom: RAMB18E1 generic map ( READ_WIDTH_A => 18, WRITE_WIDTH_A => 18, DOA_REG => 0, INIT_A => "000000000000000000", RSTREG_PRIORITY_A => "REGCE", SRVAL_A => X"000000000000000000", WRITE_MODE_A => "WRITE_FIRST", READ_WIDTH_B => 18, WRITE_WIDTH_B => 18, DOB_REG => 0, INIT_B => X"000000000000000000", RSTREG_PRIORITY_B => "REGCE", SRVAL_B => X"000000000000000000", WRITE_MODE_B => "WRITE_FIRST", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", RAM_MODE => "TDP", RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE", SIM_DEVICE => "VIRTEX6", INIT_00 => X"00000000000000000000000000002000D0020010D203D101D000920291019000", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"0000000000000000000000000000000000000000000000000000000000029A80", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRARDADDR => address_a(13 downto 0), ENARDEN => enable, CLKARDCLK => clk, DOADO => data_out_a(15 downto 0), DOPADOP => data_out_a(17 downto 16), DIADI => data_in_a(15 downto 0), DIPADIP => data_in_a(17 downto 16), WEA => "00", REGCEAREGCE => '0', RSTRAMARSTRAM => '0', RSTREGARSTREG => '0', ADDRBWRADDR => address_b(13 downto 0), ENBWREN => enable_b, CLKBWRCLK => clk_b, DOBDO => data_out_b(15 downto 0), DOPBDOP => data_out_b(17 downto 16), DIBDI => data_in_b(15 downto 0), DIPBDIP => data_in_b(17 downto 16), WEBWE => we_b(3 downto 0), REGCEB => '0', RSTRAMB => '0', RSTREGB => '0'); -- end generate v6; -- -- akv7 : if (C_FAMILY = "7S") generate -- address_a(13 downto 0) <= address(9 downto 0) & "1111"; instruction <= data_out_a(17 downto 0); data_in_a(17 downto 0) <= "0000000000000000" & address(11 downto 10); jtag_dout <= data_out_b(17 downto 0); -- no_loader : if (C_JTAG_LOADER_ENABLE = 0) generate data_in_b(17 downto 0) <= data_out_b(17 downto 0); address_b(13 downto 0) <= "11111111111111"; we_b(3 downto 0) <= "0000"; enable_b <= '0'; rdl <= '0'; clk_b <= '0'; end generate no_loader; -- loader : if (C_JTAG_LOADER_ENABLE = 1) generate data_in_b(17 downto 0) <= jtag_din(17 downto 0); address_b(13 downto 0) <= jtag_addr(9 downto 0) & "1111"; we_b(3 downto 0) <= jtag_we & jtag_we & jtag_we & jtag_we; enable_b <= jtag_en(0); rdl <= rdl_bus(0); clk_b <= jtag_clk; end generate loader; -- kcpsm6_rom: RAMB18E1 generic map ( READ_WIDTH_A => 18, WRITE_WIDTH_A => 18, DOA_REG => 0, INIT_A => "000000000000000000", RSTREG_PRIORITY_A => "REGCE", SRVAL_A => X"000000000000000000", WRITE_MODE_A => "WRITE_FIRST", READ_WIDTH_B => 18, WRITE_WIDTH_B => 18, DOB_REG => 0, INIT_B => X"000000000000000000", RSTREG_PRIORITY_B => "REGCE", SRVAL_B => X"000000000000000000", WRITE_MODE_B => "WRITE_FIRST", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", RAM_MODE => "TDP", RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE", SIM_DEVICE => "7SERIES", INIT_00 => X"00000000000000000000000000002000D0020010D203D101D000920291019000", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"0000000000000000000000000000000000000000000000000000000000029A80", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRARDADDR => address_a(13 downto 0), ENARDEN => enable, CLKARDCLK => clk, DOADO => data_out_a(15 downto 0), DOPADOP => data_out_a(17 downto 16), DIADI => data_in_a(15 downto 0), DIPADIP => data_in_a(17 downto 16), WEA => "00", REGCEAREGCE => '0', RSTRAMARSTRAM => '0', RSTREGARSTREG => '0', ADDRBWRADDR => address_b(13 downto 0), ENBWREN => enable_b, CLKBWRCLK => clk_b, DOBDO => data_out_b(15 downto 0), DOPBDOP => data_out_b(17 downto 16), DIBDI => data_in_b(15 downto 0), DIPBDIP => data_in_b(17 downto 16), WEBWE => we_b(3 downto 0), REGCEB => '0', RSTRAMB => '0', RSTREGB => '0'); -- end generate akv7; -- end generate ram_1k_generate; -- -- -- ram_2k_generate : if (C_RAM_SIZE_KWORDS = 2) generate -- -- s6: if (C_FAMILY = "S6") generate -- address_a(13 downto 0) <= address(10 downto 0) & "000"; instruction <= data_out_a_h(32) & data_out_a_h(7 downto 0) & data_out_a_l(32) & data_out_a_l(7 downto 0); data_in_a <= "00000000000000000000000000000000000" & address(11); jtag_dout <= data_out_b_h(32) & data_out_b_h(7 downto 0) & data_out_b_l(32) & data_out_b_l(7 downto 0); -- no_loader : if (C_JTAG_LOADER_ENABLE = 0) generate data_in_b_l <= "000" & data_out_b_l(32) & "000000000000000000000000" & data_out_b_l(7 downto 0); data_in_b_h <= "000" & data_out_b_h(32) & "000000000000000000000000" & data_out_b_h(7 downto 0); address_b(13 downto 0) <= "00000000000000"; we_b(3 downto 0) <= "0000"; enable_b <= '0'; rdl <= '0'; clk_b <= '0'; end generate no_loader; -- loader : if (C_JTAG_LOADER_ENABLE = 1) generate data_in_b_h <= "000" & jtag_din(17) & "000000000000000000000000" & jtag_din(16 downto 9); data_in_b_l <= "000" & jtag_din(8) & "000000000000000000000000" & jtag_din(7 downto 0); address_b(13 downto 0) <= jtag_addr(10 downto 0) & "000"; we_b(3 downto 0) <= jtag_we & jtag_we & jtag_we & jtag_we; enable_b <= jtag_en(0); rdl <= rdl_bus(0); clk_b <= jtag_clk; end generate loader; -- kcpsm6_rom_l: RAMB16BWER generic map ( DATA_WIDTH_A => 9, DOA_REG => 0, EN_RSTRAM_A => FALSE, INIT_A => X"000000000", RST_PRIORITY_A => "CE", SRVAL_A => X"000000000", WRITE_MODE_A => "WRITE_FIRST", DATA_WIDTH_B => 9, DOB_REG => 0, EN_RSTRAM_B => FALSE, INIT_B => X"000000000", RST_PRIORITY_B => "CE", SRVAL_B => X"000000000", WRITE_MODE_B => "WRITE_FIRST", RSTTYPE => "SYNC", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", SIM_DEVICE => "SPARTAN6", INIT_00 => X"0000000000000000000000000000000000000000000000000210030100020100", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000012", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRA => address_a(13 downto 0), ENA => enable, CLKA => clk, DOA => data_out_a_l(31 downto 0), DOPA => data_out_a_l(35 downto 32), DIA => data_in_a(31 downto 0), DIPA => data_in_a(35 downto 32), WEA => "0000", REGCEA => '0', RSTA => '0', ADDRB => address_b(13 downto 0), ENB => enable_b, CLKB => clk_b, DOB => data_out_b_l(31 downto 0), DOPB => data_out_b_l(35 downto 32), DIB => data_in_b_l(31 downto 0), DIPB => data_in_b_l(35 downto 32), WEB => we_b(3 downto 0), REGCEB => '0', RSTB => '0'); -- kcpsm6_rom_h: RAMB16BWER generic map ( DATA_WIDTH_A => 9, DOA_REG => 0, EN_RSTRAM_A => FALSE, INIT_A => X"000000000", RST_PRIORITY_A => "CE", SRVAL_A => X"000000000", WRITE_MODE_A => "WRITE_FIRST", DATA_WIDTH_B => 9, DOB_REG => 0, EN_RSTRAM_B => FALSE, INIT_B => X"000000000", RST_PRIORITY_B => "CE", SRVAL_B => X"000000000", WRITE_MODE_B => "WRITE_FIRST", RSTTYPE => "SYNC", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", SIM_DEVICE => "SPARTAN6", INIT_00 => X"0000000000000000000000000000000000000000000000106880696868494848", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"00000000000000000000000000000000000000000000000000000000000001B8", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRA => address_a(13 downto 0), ENA => enable, CLKA => clk, DOA => data_out_a_h(31 downto 0), DOPA => data_out_a_h(35 downto 32), DIA => data_in_a(31 downto 0), DIPA => data_in_a(35 downto 32), WEA => "0000", REGCEA => '0', RSTA => '0', ADDRB => address_b(13 downto 0), ENB => enable_b, CLKB => clk_b, DOB => data_out_b_h(31 downto 0), DOPB => data_out_b_h(35 downto 32), DIB => data_in_b_h(31 downto 0), DIPB => data_in_b_h(35 downto 32), WEB => we_b(3 downto 0), REGCEB => '0', RSTB => '0'); -- end generate s6; -- -- v6 : if (C_FAMILY = "V6") generate -- address_a <= '1' & address(10 downto 0) & "1111"; instruction <= data_out_a(33 downto 32) & data_out_a(15 downto 0); data_in_a <= "00000000000000000000000000000000000" & address(11); jtag_dout <= data_out_b(33 downto 32) & data_out_b(15 downto 0); -- no_loader : if (C_JTAG_LOADER_ENABLE = 0) generate data_in_b <= "00" & data_out_b(33 downto 32) & "0000000000000000" & data_out_b(15 downto 0); address_b <= "1111111111111111"; we_b <= "00000000"; enable_b <= '0'; rdl <= '0'; clk_b <= '0'; end generate no_loader; -- loader : if (C_JTAG_LOADER_ENABLE = 1) generate data_in_b <= "00" & jtag_din(17 downto 16) & "0000000000000000" & jtag_din(15 downto 0); address_b <= '1' & jtag_addr(10 downto 0) & "1111"; we_b <= jtag_we & jtag_we & jtag_we & jtag_we & jtag_we & jtag_we & jtag_we & jtag_we; enable_b <= jtag_en(0); rdl <= rdl_bus(0); clk_b <= jtag_clk; end generate loader; -- kcpsm6_rom: RAMB36E1 generic map ( READ_WIDTH_A => 18, WRITE_WIDTH_A => 18, DOA_REG => 0, INIT_A => X"000000000", RSTREG_PRIORITY_A => "REGCE", SRVAL_A => X"000000000", WRITE_MODE_A => "WRITE_FIRST", READ_WIDTH_B => 18, WRITE_WIDTH_B => 18, DOB_REG => 0, INIT_B => X"000000000", RSTREG_PRIORITY_B => "REGCE", SRVAL_B => X"000000000", WRITE_MODE_B => "WRITE_FIRST", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", RAM_MODE => "TDP", RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE", EN_ECC_READ => FALSE, EN_ECC_WRITE => FALSE, RAM_EXTENSION_A => "NONE", RAM_EXTENSION_B => "NONE", SIM_DEVICE => "VIRTEX6", INIT_00 => X"00000000000000000000000000002000D0020010D203D101D000920291019000", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"0000000000000000000000000000000000000000000000000000000000029A80", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRARDADDR => address_a, ENARDEN => enable, CLKARDCLK => clk, DOADO => data_out_a(31 downto 0), DOPADOP => data_out_a(35 downto 32), DIADI => data_in_a(31 downto 0), DIPADIP => data_in_a(35 downto 32), WEA => "0000", REGCEAREGCE => '0', RSTRAMARSTRAM => '0', RSTREGARSTREG => '0', ADDRBWRADDR => address_b, ENBWREN => enable_b, CLKBWRCLK => clk_b, DOBDO => data_out_b(31 downto 0), DOPBDOP => data_out_b(35 downto 32), DIBDI => data_in_b(31 downto 0), DIPBDIP => data_in_b(35 downto 32), WEBWE => we_b, REGCEB => '0', RSTRAMB => '0', RSTREGB => '0', CASCADEINA => '0', CASCADEINB => '0', INJECTDBITERR => '0', INJECTSBITERR => '0'); -- end generate v6; -- -- akv7 : if (C_FAMILY = "7S") generate -- address_a <= '1' & address(10 downto 0) & "1111"; instruction <= data_out_a(33 downto 32) & data_out_a(15 downto 0); data_in_a <= "00000000000000000000000000000000000" & address(11); jtag_dout <= data_out_b(33 downto 32) & data_out_b(15 downto 0); -- no_loader : if (C_JTAG_LOADER_ENABLE = 0) generate data_in_b <= "00" & data_out_b(33 downto 32) & "0000000000000000" & data_out_b(15 downto 0); address_b <= "1111111111111111"; we_b <= "00000000"; enable_b <= '0'; rdl <= '0'; clk_b <= '0'; end generate no_loader; -- loader : if (C_JTAG_LOADER_ENABLE = 1) generate data_in_b <= "00" & jtag_din(17 downto 16) & "0000000000000000" & jtag_din(15 downto 0); address_b <= '1' & jtag_addr(10 downto 0) & "1111"; we_b <= jtag_we & jtag_we & jtag_we & jtag_we & jtag_we & jtag_we & jtag_we & jtag_we; enable_b <= jtag_en(0); rdl <= rdl_bus(0); clk_b <= jtag_clk; end generate loader; -- kcpsm6_rom: RAMB36E1 generic map ( READ_WIDTH_A => 18, WRITE_WIDTH_A => 18, DOA_REG => 0, INIT_A => X"000000000", RSTREG_PRIORITY_A => "REGCE", SRVAL_A => X"000000000", WRITE_MODE_A => "WRITE_FIRST", READ_WIDTH_B => 18, WRITE_WIDTH_B => 18, DOB_REG => 0, INIT_B => X"000000000", RSTREG_PRIORITY_B => "REGCE", SRVAL_B => X"000000000", WRITE_MODE_B => "WRITE_FIRST", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", RAM_MODE => "TDP", RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE", EN_ECC_READ => FALSE, EN_ECC_WRITE => FALSE, RAM_EXTENSION_A => "NONE", RAM_EXTENSION_B => "NONE", SIM_DEVICE => "7SERIES", INIT_00 => X"00000000000000000000000000002000D0020010D203D101D000920291019000", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"0000000000000000000000000000000000000000000000000000000000029A80", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRARDADDR => address_a, ENARDEN => enable, CLKARDCLK => clk, DOADO => data_out_a(31 downto 0), DOPADOP => data_out_a(35 downto 32), DIADI => data_in_a(31 downto 0), DIPADIP => data_in_a(35 downto 32), WEA => "0000", REGCEAREGCE => '0', RSTRAMARSTRAM => '0', RSTREGARSTREG => '0', ADDRBWRADDR => address_b, ENBWREN => enable_b, CLKBWRCLK => clk_b, DOBDO => data_out_b(31 downto 0), DOPBDOP => data_out_b(35 downto 32), DIBDI => data_in_b(31 downto 0), DIPBDIP => data_in_b(35 downto 32), WEBWE => we_b, REGCEB => '0', RSTRAMB => '0', RSTREGB => '0', CASCADEINA => '0', CASCADEINB => '0', INJECTDBITERR => '0', INJECTSBITERR => '0'); -- end generate akv7; -- end generate ram_2k_generate; -- -- ram_4k_generate : if (C_RAM_SIZE_KWORDS = 4) generate s6: if (C_FAMILY = "S6") generate -- address_a(13 downto 0) <= address(10 downto 0) & "000"; data_in_a <= "000000000000000000000000000000000000"; -- s6_a11_flop: FD port map ( D => address(11), Q => pipe_a11, C => clk); -- s6_4k_mux0_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_a_ll(0), I1 => data_out_a_hl(0), I2 => data_out_a_ll(1), I3 => data_out_a_hl(1), I4 => pipe_a11, I5 => '1', O5 => instruction(0), O6 => instruction(1)); -- s6_4k_mux2_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_a_ll(2), I1 => data_out_a_hl(2), I2 => data_out_a_ll(3), I3 => data_out_a_hl(3), I4 => pipe_a11, I5 => '1', O5 => instruction(2), O6 => instruction(3)); -- s6_4k_mux4_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_a_ll(4), I1 => data_out_a_hl(4), I2 => data_out_a_ll(5), I3 => data_out_a_hl(5), I4 => pipe_a11, I5 => '1', O5 => instruction(4), O6 => instruction(5)); -- s6_4k_mux6_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_a_ll(6), I1 => data_out_a_hl(6), I2 => data_out_a_ll(7), I3 => data_out_a_hl(7), I4 => pipe_a11, I5 => '1', O5 => instruction(6), O6 => instruction(7)); -- s6_4k_mux8_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_a_ll(32), I1 => data_out_a_hl(32), I2 => data_out_a_lh(0), I3 => data_out_a_hh(0), I4 => pipe_a11, I5 => '1', O5 => instruction(8), O6 => instruction(9)); -- s6_4k_mux10_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_a_lh(1), I1 => data_out_a_hh(1), I2 => data_out_a_lh(2), I3 => data_out_a_hh(2), I4 => pipe_a11, I5 => '1', O5 => instruction(10), O6 => instruction(11)); -- s6_4k_mux12_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_a_lh(3), I1 => data_out_a_hh(3), I2 => data_out_a_lh(4), I3 => data_out_a_hh(4), I4 => pipe_a11, I5 => '1', O5 => instruction(12), O6 => instruction(13)); -- s6_4k_mux14_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_a_lh(5), I1 => data_out_a_hh(5), I2 => data_out_a_lh(6), I3 => data_out_a_hh(6), I4 => pipe_a11, I5 => '1', O5 => instruction(14), O6 => instruction(15)); -- s6_4k_mux16_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_a_lh(7), I1 => data_out_a_hh(7), I2 => data_out_a_lh(32), I3 => data_out_a_hh(32), I4 => pipe_a11, I5 => '1', O5 => instruction(16), O6 => instruction(17)); -- no_loader : if (C_JTAG_LOADER_ENABLE = 0) generate data_in_b_ll <= "000" & data_out_b_ll(32) & "000000000000000000000000" & data_out_b_ll(7 downto 0); data_in_b_lh <= "000" & data_out_b_lh(32) & "000000000000000000000000" & data_out_b_lh(7 downto 0); data_in_b_hl <= "000" & data_out_b_hl(32) & "000000000000000000000000" & data_out_b_hl(7 downto 0); data_in_b_hh <= "000" & data_out_b_hh(32) & "000000000000000000000000" & data_out_b_hh(7 downto 0); address_b(13 downto 0) <= "00000000000000"; we_b_l(3 downto 0) <= "0000"; we_b_h(3 downto 0) <= "0000"; enable_b <= '0'; rdl <= '0'; clk_b <= '0'; jtag_dout <= data_out_b_lh(32) & data_out_b_lh(7 downto 0) & data_out_b_ll(32) & data_out_b_ll(7 downto 0); end generate no_loader; -- loader : if (C_JTAG_LOADER_ENABLE = 1) generate data_in_b_lh <= "000" & jtag_din(17) & "000000000000000000000000" & jtag_din(16 downto 9); data_in_b_ll <= "000" & jtag_din(8) & "000000000000000000000000" & jtag_din(7 downto 0); data_in_b_hh <= "000" & jtag_din(17) & "000000000000000000000000" & jtag_din(16 downto 9); data_in_b_hl <= "000" & jtag_din(8) & "000000000000000000000000" & jtag_din(7 downto 0); address_b(13 downto 0) <= jtag_addr(10 downto 0) & "000"; -- s6_4k_jtag_we_lut: LUT6_2 generic map (INIT => X"8000000020000000") port map( I0 => jtag_we, I1 => jtag_addr(11), I2 => '1', I3 => '1', I4 => '1', I5 => '1', O5 => jtag_we_l, O6 => jtag_we_h); -- we_b_l(3 downto 0) <= jtag_we_l & jtag_we_l & jtag_we_l & jtag_we_l; we_b_h(3 downto 0) <= jtag_we_h & jtag_we_h & jtag_we_h & jtag_we_h; -- enable_b <= jtag_en(0); rdl <= rdl_bus(0); clk_b <= jtag_clk; -- s6_4k_jtag_mux0_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_b_ll(0), I1 => data_out_b_hl(0), I2 => data_out_b_ll(1), I3 => data_out_b_hl(1), I4 => jtag_addr(11), I5 => '1', O5 => jtag_dout(0), O6 => jtag_dout(1)); -- s6_4k_jtag_mux2_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_b_ll(2), I1 => data_out_b_hl(2), I2 => data_out_b_ll(3), I3 => data_out_b_hl(3), I4 => jtag_addr(11), I5 => '1', O5 => jtag_dout(2), O6 => jtag_dout(3)); -- s6_4k_jtag_mux4_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_b_ll(4), I1 => data_out_b_hl(4), I2 => data_out_b_ll(5), I3 => data_out_b_hl(5), I4 => jtag_addr(11), I5 => '1', O5 => jtag_dout(4), O6 => jtag_dout(5)); -- s6_4k_jtag_mux6_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_b_ll(6), I1 => data_out_b_hl(6), I2 => data_out_b_ll(7), I3 => data_out_b_hl(7), I4 => jtag_addr(11), I5 => '1', O5 => jtag_dout(6), O6 => jtag_dout(7)); -- s6_4k_jtag_mux8_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_b_ll(32), I1 => data_out_b_hl(32), I2 => data_out_b_lh(0), I3 => data_out_b_hh(0), I4 => jtag_addr(11), I5 => '1', O5 => jtag_dout(8), O6 => jtag_dout(9)); -- s6_4k_jtag_mux10_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_b_lh(1), I1 => data_out_b_hh(1), I2 => data_out_b_lh(2), I3 => data_out_b_hh(2), I4 => jtag_addr(11), I5 => '1', O5 => jtag_dout(10), O6 => jtag_dout(11)); -- s6_4k_jtag_mux12_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_b_lh(3), I1 => data_out_b_hh(3), I2 => data_out_b_lh(4), I3 => data_out_b_hh(4), I4 => jtag_addr(11), I5 => '1', O5 => jtag_dout(12), O6 => jtag_dout(13)); -- s6_4k_jtag_mux14_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_b_lh(5), I1 => data_out_b_hh(5), I2 => data_out_b_lh(6), I3 => data_out_b_hh(6), I4 => jtag_addr(11), I5 => '1', O5 => jtag_dout(14), O6 => jtag_dout(15)); -- s6_4k_jtag_mux16_lut: LUT6_2 generic map (INIT => X"FF00F0F0CCCCAAAA") port map( I0 => data_out_b_lh(7), I1 => data_out_b_hh(7), I2 => data_out_b_lh(32), I3 => data_out_b_hh(32), I4 => jtag_addr(11), I5 => '1', O5 => jtag_dout(16), O6 => jtag_dout(17)); -- end generate loader; -- kcpsm6_rom_ll: RAMB16BWER generic map ( DATA_WIDTH_A => 9, DOA_REG => 0, EN_RSTRAM_A => FALSE, INIT_A => X"000000000", RST_PRIORITY_A => "CE", SRVAL_A => X"000000000", WRITE_MODE_A => "WRITE_FIRST", DATA_WIDTH_B => 9, DOB_REG => 0, EN_RSTRAM_B => FALSE, INIT_B => X"000000000", RST_PRIORITY_B => "CE", SRVAL_B => X"000000000", WRITE_MODE_B => "WRITE_FIRST", RSTTYPE => "SYNC", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", SIM_DEVICE => "SPARTAN6", INIT_00 => X"0000000000000000000000000000000000000000000000000210030100020100", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000012", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRA => address_a(13 downto 0), ENA => enable, CLKA => clk, DOA => data_out_a_ll(31 downto 0), DOPA => data_out_a_ll(35 downto 32), DIA => data_in_a(31 downto 0), DIPA => data_in_a(35 downto 32), WEA => "0000", REGCEA => '0', RSTA => '0', ADDRB => address_b(13 downto 0), ENB => enable_b, CLKB => clk_b, DOB => data_out_b_ll(31 downto 0), DOPB => data_out_b_ll(35 downto 32), DIB => data_in_b_ll(31 downto 0), DIPB => data_in_b_ll(35 downto 32), WEB => we_b_l(3 downto 0), REGCEB => '0', RSTB => '0'); -- kcpsm6_rom_lh: RAMB16BWER generic map ( DATA_WIDTH_A => 9, DOA_REG => 0, EN_RSTRAM_A => FALSE, INIT_A => X"000000000", RST_PRIORITY_A => "CE", SRVAL_A => X"000000000", WRITE_MODE_A => "WRITE_FIRST", DATA_WIDTH_B => 9, DOB_REG => 0, EN_RSTRAM_B => FALSE, INIT_B => X"000000000", RST_PRIORITY_B => "CE", SRVAL_B => X"000000000", WRITE_MODE_B => "WRITE_FIRST", RSTTYPE => "SYNC", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", SIM_DEVICE => "SPARTAN6", INIT_00 => X"0000000000000000000000000000000000000000000000106880696868494848", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"00000000000000000000000000000000000000000000000000000000000001B8", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRA => address_a(13 downto 0), ENA => enable, CLKA => clk, DOA => data_out_a_lh(31 downto 0), DOPA => data_out_a_lh(35 downto 32), DIA => data_in_a(31 downto 0), DIPA => data_in_a(35 downto 32), WEA => "0000", REGCEA => '0', RSTA => '0', ADDRB => address_b(13 downto 0), ENB => enable_b, CLKB => clk_b, DOB => data_out_b_lh(31 downto 0), DOPB => data_out_b_lh(35 downto 32), DIB => data_in_b_lh(31 downto 0), DIPB => data_in_b_lh(35 downto 32), WEB => we_b_l(3 downto 0), REGCEB => '0', RSTB => '0'); -- kcpsm6_rom_hl: RAMB16BWER generic map ( DATA_WIDTH_A => 9, DOA_REG => 0, EN_RSTRAM_A => FALSE, INIT_A => X"000000000", RST_PRIORITY_A => "CE", SRVAL_A => X"000000000", WRITE_MODE_A => "WRITE_FIRST", DATA_WIDTH_B => 9, DOB_REG => 0, EN_RSTRAM_B => FALSE, INIT_B => X"000000000", RST_PRIORITY_B => "CE", SRVAL_B => X"000000000", WRITE_MODE_B => "WRITE_FIRST", RSTTYPE => "SYNC", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", SIM_DEVICE => "SPARTAN6", INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRA => address_a(13 downto 0), ENA => enable, CLKA => clk, DOA => data_out_a_hl(31 downto 0), DOPA => data_out_a_hl(35 downto 32), DIA => data_in_a(31 downto 0), DIPA => data_in_a(35 downto 32), WEA => "0000", REGCEA => '0', RSTA => '0', ADDRB => address_b(13 downto 0), ENB => enable_b, CLKB => clk_b, DOB => data_out_b_hl(31 downto 0), DOPB => data_out_b_hl(35 downto 32), DIB => data_in_b_hl(31 downto 0), DIPB => data_in_b_hl(35 downto 32), WEB => we_b_h(3 downto 0), REGCEB => '0', RSTB => '0'); -- kcpsm6_rom_hh: RAMB16BWER generic map ( DATA_WIDTH_A => 9, DOA_REG => 0, EN_RSTRAM_A => FALSE, INIT_A => X"000000000", RST_PRIORITY_A => "CE", SRVAL_A => X"000000000", WRITE_MODE_A => "WRITE_FIRST", DATA_WIDTH_B => 9, DOB_REG => 0, EN_RSTRAM_B => FALSE, INIT_B => X"000000000", RST_PRIORITY_B => "CE", SRVAL_B => X"000000000", WRITE_MODE_B => "WRITE_FIRST", RSTTYPE => "SYNC", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", SIM_DEVICE => "SPARTAN6", INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRA => address_a(13 downto 0), ENA => enable, CLKA => clk, DOA => data_out_a_hh(31 downto 0), DOPA => data_out_a_hh(35 downto 32), DIA => data_in_a(31 downto 0), DIPA => data_in_a(35 downto 32), WEA => "0000", REGCEA => '0', RSTA => '0', ADDRB => address_b(13 downto 0), ENB => enable_b, CLKB => clk_b, DOB => data_out_b_hh(31 downto 0), DOPB => data_out_b_hh(35 downto 32), DIB => data_in_b_hh(31 downto 0), DIPB => data_in_b_hh(35 downto 32), WEB => we_b_h(3 downto 0), REGCEB => '0', RSTB => '0'); -- end generate s6; -- -- v6 : if (C_FAMILY = "V6") generate -- address_a <= '1' & address(11 downto 0) & "111"; instruction <= data_out_a_h(32) & data_out_a_h(7 downto 0) & data_out_a_l(32) & data_out_a_l(7 downto 0); data_in_a <= "000000000000000000000000000000000000"; jtag_dout <= data_out_b_h(32) & data_out_b_h(7 downto 0) & data_out_b_l(32) & data_out_b_l(7 downto 0); -- no_loader : if (C_JTAG_LOADER_ENABLE = 0) generate data_in_b_l <= "000" & data_out_b_l(32) & "000000000000000000000000" & data_out_b_l(7 downto 0); data_in_b_h <= "000" & data_out_b_h(32) & "000000000000000000000000" & data_out_b_h(7 downto 0); address_b <= "1111111111111111"; we_b <= "00000000"; enable_b <= '0'; rdl <= '0'; clk_b <= '0'; end generate no_loader; -- loader : if (C_JTAG_LOADER_ENABLE = 1) generate data_in_b_h <= "000" & jtag_din(17) & "000000000000000000000000" & jtag_din(16 downto 9); data_in_b_l <= "000" & jtag_din(8) & "000000000000000000000000" & jtag_din(7 downto 0); address_b <= '1' & jtag_addr(11 downto 0) & "111"; we_b <= jtag_we & jtag_we & jtag_we & jtag_we & jtag_we & jtag_we & jtag_we & jtag_we; enable_b <= jtag_en(0); rdl <= rdl_bus(0); clk_b <= jtag_clk; end generate loader; -- kcpsm6_rom_l: RAMB36E1 generic map ( READ_WIDTH_A => 9, WRITE_WIDTH_A => 9, DOA_REG => 0, INIT_A => X"000000000", RSTREG_PRIORITY_A => "REGCE", SRVAL_A => X"000000000", WRITE_MODE_A => "WRITE_FIRST", READ_WIDTH_B => 9, WRITE_WIDTH_B => 9, DOB_REG => 0, INIT_B => X"000000000", RSTREG_PRIORITY_B => "REGCE", SRVAL_B => X"000000000", WRITE_MODE_B => "WRITE_FIRST", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", RAM_MODE => "TDP", RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE", EN_ECC_READ => FALSE, EN_ECC_WRITE => FALSE, RAM_EXTENSION_A => "NONE", RAM_EXTENSION_B => "NONE", SIM_DEVICE => "VIRTEX6", INIT_00 => X"0000000000000000000000000000000000000000000000000210030100020100", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000012", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRARDADDR => address_a, ENARDEN => enable, CLKARDCLK => clk, DOADO => data_out_a_l(31 downto 0), DOPADOP => data_out_a_l(35 downto 32), DIADI => data_in_a(31 downto 0), DIPADIP => data_in_a(35 downto 32), WEA => "0000", REGCEAREGCE => '0', RSTRAMARSTRAM => '0', RSTREGARSTREG => '0', ADDRBWRADDR => address_b, ENBWREN => enable_b, CLKBWRCLK => clk_b, DOBDO => data_out_b_l(31 downto 0), DOPBDOP => data_out_b_l(35 downto 32), DIBDI => data_in_b_l(31 downto 0), DIPBDIP => data_in_b_l(35 downto 32), WEBWE => we_b, REGCEB => '0', RSTRAMB => '0', RSTREGB => '0', CASCADEINA => '0', CASCADEINB => '0', INJECTDBITERR => '0', INJECTSBITERR => '0'); -- kcpsm6_rom_h: RAMB36E1 generic map ( READ_WIDTH_A => 9, WRITE_WIDTH_A => 9, DOA_REG => 0, INIT_A => X"000000000", RSTREG_PRIORITY_A => "REGCE", SRVAL_A => X"000000000", WRITE_MODE_A => "WRITE_FIRST", READ_WIDTH_B => 9, WRITE_WIDTH_B => 9, DOB_REG => 0, INIT_B => X"000000000", RSTREG_PRIORITY_B => "REGCE", SRVAL_B => X"000000000", WRITE_MODE_B => "WRITE_FIRST", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", RAM_MODE => "TDP", RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE", EN_ECC_READ => FALSE, EN_ECC_WRITE => FALSE, RAM_EXTENSION_A => "NONE", RAM_EXTENSION_B => "NONE", SIM_DEVICE => "VIRTEX6", INIT_00 => X"0000000000000000000000000000000000000000000000106880696868494848", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"00000000000000000000000000000000000000000000000000000000000001B8", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRARDADDR => address_a, ENARDEN => enable, CLKARDCLK => clk, DOADO => data_out_a_h(31 downto 0), DOPADOP => data_out_a_h(35 downto 32), DIADI => data_in_a(31 downto 0), DIPADIP => data_in_a(35 downto 32), WEA => "0000", REGCEAREGCE => '0', RSTRAMARSTRAM => '0', RSTREGARSTREG => '0', ADDRBWRADDR => address_b, ENBWREN => enable_b, CLKBWRCLK => clk_b, DOBDO => data_out_b_h(31 downto 0), DOPBDOP => data_out_b_h(35 downto 32), DIBDI => data_in_b_h(31 downto 0), DIPBDIP => data_in_b_h(35 downto 32), WEBWE => we_b, REGCEB => '0', RSTRAMB => '0', RSTREGB => '0', CASCADEINA => '0', CASCADEINB => '0', INJECTDBITERR => '0', INJECTSBITERR => '0'); -- end generate v6; -- -- akv7 : if (C_FAMILY = "7S") generate -- address_a <= '1' & address(11 downto 0) & "111"; instruction <= data_out_a_h(32) & data_out_a_h(7 downto 0) & data_out_a_l(32) & data_out_a_l(7 downto 0); data_in_a <= "000000000000000000000000000000000000"; jtag_dout <= data_out_b_h(32) & data_out_b_h(7 downto 0) & data_out_b_l(32) & data_out_b_l(7 downto 0); -- no_loader : if (C_JTAG_LOADER_ENABLE = 0) generate data_in_b_l <= "000" & data_out_b_l(32) & "000000000000000000000000" & data_out_b_l(7 downto 0); data_in_b_h <= "000" & data_out_b_h(32) & "000000000000000000000000" & data_out_b_h(7 downto 0); address_b <= "1111111111111111"; we_b <= "00000000"; enable_b <= '0'; rdl <= '0'; clk_b <= '0'; end generate no_loader; -- loader : if (C_JTAG_LOADER_ENABLE = 1) generate data_in_b_h <= "000" & jtag_din(17) & "000000000000000000000000" & jtag_din(16 downto 9); data_in_b_l <= "000" & jtag_din(8) & "000000000000000000000000" & jtag_din(7 downto 0); address_b <= '1' & jtag_addr(11 downto 0) & "111"; we_b <= jtag_we & jtag_we & jtag_we & jtag_we & jtag_we & jtag_we & jtag_we & jtag_we; enable_b <= jtag_en(0); rdl <= rdl_bus(0); clk_b <= jtag_clk; end generate loader; -- kcpsm6_rom_l: RAMB36E1 generic map ( READ_WIDTH_A => 9, WRITE_WIDTH_A => 9, DOA_REG => 0, INIT_A => X"000000000", RSTREG_PRIORITY_A => "REGCE", SRVAL_A => X"000000000", WRITE_MODE_A => "WRITE_FIRST", READ_WIDTH_B => 9, WRITE_WIDTH_B => 9, DOB_REG => 0, INIT_B => X"000000000", RSTREG_PRIORITY_B => "REGCE", SRVAL_B => X"000000000", WRITE_MODE_B => "WRITE_FIRST", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", RAM_MODE => "TDP", RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE", EN_ECC_READ => FALSE, EN_ECC_WRITE => FALSE, RAM_EXTENSION_A => "NONE", RAM_EXTENSION_B => "NONE", SIM_DEVICE => "7SERIES", INIT_00 => X"0000000000000000000000000000000000000000000000000210030100020100", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000012", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRARDADDR => address_a, ENARDEN => enable, CLKARDCLK => clk, DOADO => data_out_a_l(31 downto 0), DOPADOP => data_out_a_l(35 downto 32), DIADI => data_in_a(31 downto 0), DIPADIP => data_in_a(35 downto 32), WEA => "0000", REGCEAREGCE => '0', RSTRAMARSTRAM => '0', RSTREGARSTREG => '0', ADDRBWRADDR => address_b, ENBWREN => enable_b, CLKBWRCLK => clk_b, DOBDO => data_out_b_l(31 downto 0), DOPBDOP => data_out_b_l(35 downto 32), DIBDI => data_in_b_l(31 downto 0), DIPBDIP => data_in_b_l(35 downto 32), WEBWE => we_b, REGCEB => '0', RSTRAMB => '0', RSTREGB => '0', CASCADEINA => '0', CASCADEINB => '0', INJECTDBITERR => '0', INJECTSBITERR => '0'); -- kcpsm6_rom_h: RAMB36E1 generic map ( READ_WIDTH_A => 9, WRITE_WIDTH_A => 9, DOA_REG => 0, INIT_A => X"000000000", RSTREG_PRIORITY_A => "REGCE", SRVAL_A => X"000000000", WRITE_MODE_A => "WRITE_FIRST", READ_WIDTH_B => 9, WRITE_WIDTH_B => 9, DOB_REG => 0, INIT_B => X"000000000", RSTREG_PRIORITY_B => "REGCE", SRVAL_B => X"000000000", WRITE_MODE_B => "WRITE_FIRST", INIT_FILE => "NONE", SIM_COLLISION_CHECK => "ALL", RAM_MODE => "TDP", RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE", EN_ECC_READ => FALSE, EN_ECC_WRITE => FALSE, RAM_EXTENSION_A => "NONE", RAM_EXTENSION_B => "NONE", SIM_DEVICE => "7SERIES", INIT_00 => X"0000000000000000000000000000000000000000000000106880696868494848", INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000", INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_00 => X"00000000000000000000000000000000000000000000000000000000000001B8", INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000", INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000") port map( ADDRARDADDR => address_a, ENARDEN => enable, CLKARDCLK => clk, DOADO => data_out_a_h(31 downto 0), DOPADOP => data_out_a_h(35 downto 32), DIADI => data_in_a(31 downto 0), DIPADIP => data_in_a(35 downto 32), WEA => "0000", REGCEAREGCE => '0', RSTRAMARSTRAM => '0', RSTREGARSTREG => '0', ADDRBWRADDR => address_b, ENBWREN => enable_b, CLKBWRCLK => clk_b, DOBDO => data_out_b_h(31 downto 0), DOPBDOP => data_out_b_h(35 downto 32), DIBDI => data_in_b_h(31 downto 0), DIPBDIP => data_in_b_h(35 downto 32), WEBWE => we_b, REGCEB => '0', RSTRAMB => '0', RSTREGB => '0', CASCADEINA => '0', CASCADEINB => '0', INJECTDBITERR => '0', INJECTSBITERR => '0'); -- end generate akv7; -- end generate ram_4k_generate; -- -- -- -- -- JTAG Loader -- instantiate_loader : if (C_JTAG_LOADER_ENABLE = 1) generate -- jtag_loader_6_inst : jtag_loader_6 generic map( C_FAMILY => C_FAMILY, C_NUM_PICOBLAZE => 1, C_JTAG_LOADER_ENABLE => C_JTAG_LOADER_ENABLE, C_BRAM_MAX_ADDR_WIDTH => BRAM_ADDRESS_WIDTH, C_ADDR_WIDTH_0 => BRAM_ADDRESS_WIDTH) port map( picoblaze_reset => rdl_bus, jtag_en => jtag_en, jtag_din => jtag_din, jtag_addr => jtag_addr(BRAM_ADDRESS_WIDTH-1 downto 0), jtag_clk => jtag_clk, jtag_we => jtag_we, jtag_dout_0 => jtag_dout, jtag_dout_1 => jtag_dout, -- ports 1-7 are not used jtag_dout_2 => jtag_dout, -- in a 1 device debug jtag_dout_3 => jtag_dout, -- session. However, Synplify jtag_dout_4 => jtag_dout, -- etc require all ports to jtag_dout_5 => jtag_dout, -- be connected jtag_dout_6 => jtag_dout, jtag_dout_7 => jtag_dout); -- end generate instantiate_loader; -- end low_level_definition; -- -- ------------------------------------------------------------------------------------------- -- -- JTAG Loader -- ------------------------------------------------------------------------------------------- -- -- -- JTAG Loader 6 - Version 6.00 -- Kris Chaplin 4 February 2010 -- Ken Chapman 15 August 2011 - Revised coding style -- library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; -- library unisim; use unisim.vcomponents.all; -- entity jtag_loader_6 is generic( C_JTAG_LOADER_ENABLE : integer := 1; C_FAMILY : string := "V6"; C_NUM_PICOBLAZE : integer := 1; C_BRAM_MAX_ADDR_WIDTH : integer := 10; C_PICOBLAZE_INSTRUCTION_DATA_WIDTH : integer := 18; C_JTAG_CHAIN : integer := 2; C_ADDR_WIDTH_0 : integer := 10; C_ADDR_WIDTH_1 : integer := 10; C_ADDR_WIDTH_2 : integer := 10; C_ADDR_WIDTH_3 : integer := 10; C_ADDR_WIDTH_4 : integer := 10; C_ADDR_WIDTH_5 : integer := 10; C_ADDR_WIDTH_6 : integer := 10; C_ADDR_WIDTH_7 : integer := 10); port( picoblaze_reset : out std_logic_vector(C_NUM_PICOBLAZE-1 downto 0); jtag_en : out std_logic_vector(C_NUM_PICOBLAZE-1 downto 0) := (others => '0'); jtag_din : out std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0) := (others => '0'); jtag_addr : out std_logic_vector(C_BRAM_MAX_ADDR_WIDTH-1 downto 0) := (others => '0'); jtag_clk : out std_logic := '0'; jtag_we : out std_logic := '0'; jtag_dout_0 : in std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_dout_1 : in std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_dout_2 : in std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_dout_3 : in std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_dout_4 : in std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_dout_5 : in std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_dout_6 : in std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); jtag_dout_7 : in std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0)); end jtag_loader_6; -- architecture Behavioral of jtag_loader_6 is -- signal num_picoblaze : std_logic_vector(2 downto 0); signal picoblaze_instruction_data_width : std_logic_vector(4 downto 0); -- signal drck : std_logic; signal shift_clk : std_logic; signal shift_din : std_logic; signal shift_dout : std_logic; signal shift : std_logic; signal capture : std_logic; -- signal control_reg_ce : std_logic; signal bram_ce : std_logic_vector(C_NUM_PICOBLAZE-1 downto 0); signal bus_zero : std_logic_vector(C_NUM_PICOBLAZE-1 downto 0) := (others => '0'); signal jtag_en_int : std_logic_vector(C_NUM_PICOBLAZE-1 downto 0); signal jtag_en_expanded : std_logic_vector(7 downto 0) := (others => '0'); signal jtag_addr_int : std_logic_vector(C_BRAM_MAX_ADDR_WIDTH-1 downto 0); signal jtag_din_int : std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); signal control_din : std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0):= (others => '0'); signal control_dout : std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0):= (others => '0'); signal control_dout_int : std_logic_vector(7 downto 0):= (others => '0'); signal bram_dout_int : std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0) := (others => '0'); signal jtag_we_int : std_logic; signal jtag_clk_int : std_logic; signal bram_ce_valid : std_logic; signal din_load : std_logic; -- signal jtag_dout_0_masked : std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); signal jtag_dout_1_masked : std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); signal jtag_dout_2_masked : std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); signal jtag_dout_3_masked : std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); signal jtag_dout_4_masked : std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); signal jtag_dout_5_masked : std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); signal jtag_dout_6_masked : std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); signal jtag_dout_7_masked : std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto 0); signal picoblaze_reset_int : std_logic_vector(C_NUM_PICOBLAZE-1 downto 0) := (others => '0'); -- begin bus_zero <= (others => '0'); -- jtag_loader_gen: if (C_JTAG_LOADER_ENABLE = 1) generate -- -- Insert BSCAN primitive for target device architecture. -- BSCAN_SPARTAN6_gen: if (C_FAMILY="S6") generate begin BSCAN_BLOCK_inst : BSCAN_SPARTAN6 generic map ( JTAG_CHAIN => C_JTAG_CHAIN) port map( CAPTURE => capture, DRCK => drck, RESET => open, RUNTEST => open, SEL => bram_ce_valid, SHIFT => shift, TCK => open, TDI => shift_din, TMS => open, UPDATE => jtag_clk_int, TDO => shift_dout); end generate BSCAN_SPARTAN6_gen; -- BSCAN_VIRTEX6_gen: if (C_FAMILY="V6") generate begin BSCAN_BLOCK_inst: BSCAN_VIRTEX6 generic map( JTAG_CHAIN => C_JTAG_CHAIN, DISABLE_JTAG => FALSE) port map( CAPTURE => capture, DRCK => drck, RESET => open, RUNTEST => open, SEL => bram_ce_valid, SHIFT => shift, TCK => open, TDI => shift_din, TMS => open, UPDATE => jtag_clk_int, TDO => shift_dout); end generate BSCAN_VIRTEX6_gen; -- BSCAN_7SERIES_gen: if (C_FAMILY="7S") generate begin BSCAN_BLOCK_inst: BSCANE2 generic map( JTAG_CHAIN => C_JTAG_CHAIN, DISABLE_JTAG => "FALSE") port map( CAPTURE => capture, DRCK => drck, RESET => open, RUNTEST => open, SEL => bram_ce_valid, SHIFT => shift, TCK => open, TDI => shift_din, TMS => open, UPDATE => jtag_clk_int, TDO => shift_dout); end generate BSCAN_7SERIES_gen; -- -- -- Insert clock buffer to ensure reliable shift operations. -- upload_clock: BUFG port map( I => drck, O => shift_clk); -- -- -- Shift Register -- -- control_reg_ce_shift: process (shift_clk) begin if shift_clk'event and shift_clk = '1' then if (shift = '1') then control_reg_ce <= shift_din; end if; end if; end process control_reg_ce_shift; -- bram_ce_shift: process (shift_clk) begin if shift_clk'event and shift_clk='1' then if (shift = '1') then if(C_NUM_PICOBLAZE > 1) then for i in 0 to C_NUM_PICOBLAZE-2 loop bram_ce(i+1) <= bram_ce(i); end loop; end if; bram_ce(0) <= control_reg_ce; end if; end if; end process bram_ce_shift; -- bram_we_shift: process (shift_clk) begin if shift_clk'event and shift_clk='1' then if (shift = '1') then jtag_we_int <= bram_ce(C_NUM_PICOBLAZE-1); end if; end if; end process bram_we_shift; -- bram_a_shift: process (shift_clk) begin if shift_clk'event and shift_clk='1' then if (shift = '1') then for i in 0 to C_BRAM_MAX_ADDR_WIDTH-2 loop jtag_addr_int(i+1) <= jtag_addr_int(i); end loop; jtag_addr_int(0) <= jtag_we_int; end if; end if; end process bram_a_shift; -- bram_d_shift: process (shift_clk) begin if shift_clk'event and shift_clk='1' then if (din_load = '1') then jtag_din_int <= bram_dout_int; elsif (shift = '1') then for i in 0 to C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-2 loop jtag_din_int(i+1) <= jtag_din_int(i); end loop; jtag_din_int(0) <= jtag_addr_int(C_BRAM_MAX_ADDR_WIDTH-1); end if; end if; end process bram_d_shift; -- shift_dout <= jtag_din_int(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1); -- -- din_load_select:process (bram_ce, din_load, capture, bus_zero, control_reg_ce) begin if ( bram_ce = bus_zero ) then din_load <= capture and control_reg_ce; else din_load <= capture; end if; end process din_load_select; -- -- -- Control Registers -- num_picoblaze <= conv_std_logic_vector(C_NUM_PICOBLAZE-1,3); picoblaze_instruction_data_width <= conv_std_logic_vector(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1,5); -- control_registers: process(jtag_clk_int) begin if (jtag_clk_int'event and jtag_clk_int = '1') then if (bram_ce_valid = '1') and (jtag_we_int = '0') and (control_reg_ce = '1') then case (jtag_addr_int(3 downto 0)) is when "0000" => -- 0 = version - returns (7 downto 4) illustrating number of PB -- and (3 downto 0) picoblaze instruction data width control_dout_int <= num_picoblaze & picoblaze_instruction_data_width; when "0001" => -- 1 = PicoBlaze 0 reset / status if (C_NUM_PICOBLAZE >= 1) then control_dout_int <= picoblaze_reset_int(0) & "00" & (conv_std_logic_vector(C_ADDR_WIDTH_0-1,5) ); else control_dout_int <= (others => '0'); end if; when "0010" => -- 2 = PicoBlaze 1 reset / status if (C_NUM_PICOBLAZE >= 2) then control_dout_int <= picoblaze_reset_int(1) & "00" & (conv_std_logic_vector(C_ADDR_WIDTH_1-1,5) ); else control_dout_int <= (others => '0'); end if; when "0011" => -- 3 = PicoBlaze 2 reset / status if (C_NUM_PICOBLAZE >= 3) then control_dout_int <= picoblaze_reset_int(2) & "00" & (conv_std_logic_vector(C_ADDR_WIDTH_2-1,5) ); else control_dout_int <= (others => '0'); end if; when "0100" => -- 4 = PicoBlaze 3 reset / status if (C_NUM_PICOBLAZE >= 4) then control_dout_int <= picoblaze_reset_int(3) & "00" & (conv_std_logic_vector(C_ADDR_WIDTH_3-1,5) ); else control_dout_int <= (others => '0'); end if; when "0101" => -- 5 = PicoBlaze 4 reset / status if (C_NUM_PICOBLAZE >= 5) then control_dout_int <= picoblaze_reset_int(4) & "00" & (conv_std_logic_vector(C_ADDR_WIDTH_4-1,5) ); else control_dout_int <= (others => '0'); end if; when "0110" => -- 6 = PicoBlaze 5 reset / status if (C_NUM_PICOBLAZE >= 6) then control_dout_int <= picoblaze_reset_int(5) & "00" & (conv_std_logic_vector(C_ADDR_WIDTH_5-1,5) ); else control_dout_int <= (others => '0'); end if; when "0111" => -- 7 = PicoBlaze 6 reset / status if (C_NUM_PICOBLAZE >= 7) then control_dout_int <= picoblaze_reset_int(6) & "00" & (conv_std_logic_vector(C_ADDR_WIDTH_6-1,5) ); else control_dout_int <= (others => '0'); end if; when "1000" => -- 8 = PicoBlaze 7 reset / status if (C_NUM_PICOBLAZE >= 8) then control_dout_int <= picoblaze_reset_int(7) & "00" & (conv_std_logic_vector(C_ADDR_WIDTH_7-1,5) ); else control_dout_int <= (others => '0'); end if; when "1111" => control_dout_int <= conv_std_logic_vector(C_BRAM_MAX_ADDR_WIDTH -1,8); when others => control_dout_int <= (others => '1'); end case; else control_dout_int <= (others => '0'); end if; end if; end process control_registers; -- control_dout(C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-1 downto C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-8) <= control_dout_int; -- pb_reset: process(jtag_clk_int) begin if (jtag_clk_int'event and jtag_clk_int = '1') then if (bram_ce_valid = '1') and (jtag_we_int = '1') and (control_reg_ce = '1') then picoblaze_reset_int(C_NUM_PICOBLAZE-1 downto 0) <= control_din(C_NUM_PICOBLAZE-1 downto 0); end if; end if; end process pb_reset; -- -- -- Assignments -- control_dout (C_PICOBLAZE_INSTRUCTION_DATA_WIDTH-9 downto 0) <= (others => '0') when (C_PICOBLAZE_INSTRUCTION_DATA_WIDTH > 8); -- -- Qualify the blockram CS signal with bscan select output jtag_en_int <= bram_ce when bram_ce_valid = '1' else (others => '0'); -- jtag_en_expanded(C_NUM_PICOBLAZE-1 downto 0) <= jtag_en_int; jtag_en_expanded(7 downto C_NUM_PICOBLAZE) <= (others => '0') when (C_NUM_PICOBLAZE < 8); -- bram_dout_int <= control_dout or jtag_dout_0_masked or jtag_dout_1_masked or jtag_dout_2_masked or jtag_dout_3_masked or jtag_dout_4_masked or jtag_dout_5_masked or jtag_dout_6_masked or jtag_dout_7_masked; -- control_din <= jtag_din_int; -- jtag_dout_0_masked <= jtag_dout_0 when jtag_en_expanded(0) = '1' else (others => '0'); jtag_dout_1_masked <= jtag_dout_1 when jtag_en_expanded(1) = '1' else (others => '0'); jtag_dout_2_masked <= jtag_dout_2 when jtag_en_expanded(2) = '1' else (others => '0'); jtag_dout_3_masked <= jtag_dout_3 when jtag_en_expanded(3) = '1' else (others => '0'); jtag_dout_4_masked <= jtag_dout_4 when jtag_en_expanded(4) = '1' else (others => '0'); jtag_dout_5_masked <= jtag_dout_5 when jtag_en_expanded(5) = '1' else (others => '0'); jtag_dout_6_masked <= jtag_dout_6 when jtag_en_expanded(6) = '1' else (others => '0'); jtag_dout_7_masked <= jtag_dout_7 when jtag_en_expanded(7) = '1' else (others => '0'); -- jtag_en <= jtag_en_int; jtag_din <= jtag_din_int; jtag_addr <= jtag_addr_int; jtag_clk <= jtag_clk_int; jtag_we <= jtag_we_int; picoblaze_reset <= picoblaze_reset_int; -- end generate jtag_loader_gen; -- end Behavioral; -- -- ------------------------------------------------------------------------------------ -- -- END OF FILE ssg_program.vhd -- ------------------------------------------------------------------------------------
mit
06988b6eaf270dbeb444bb60fd7d5f68
0.617475
6.688225
false
false
false
false
natsutan/NPU
fpga_implement/npu8/npu8.cache/ip/a150bf43a2bfa1c8/mul8_16_sim_netlist.vhdl
1
289,653
-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved. -- -------------------------------------------------------------------------------- -- Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016 -- Date : Sat Jan 21 14:33:05 2017 -- Host : natu-OMEN-by-HP-Laptop running 64-bit Ubuntu 16.04.1 LTS -- Command : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix -- decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mul8_16_sim_netlist.vhdl -- Design : mul8_16 -- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or -- synthesized. This netlist cannot be used for SDF annotated simulation. -- Device : xcku035-fbva676-3-e -- -------------------------------------------------------------------------------- `protect begin_protected `protect version = 1 `protect encrypt_agent = "XILINX" `protect encrypt_agent_info = "Xilinx Encryption Tool 2015" `protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=64) `protect key_block fPF16TcpNgM9dNC6nyb4WjUK+7bY8P+I62AEEiiM/KOMhIKuPOHBoWeWL2UjxSNO68WLeYIZp8lA I7rHN/CieA== `protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-1", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=128) `protect key_block E6OKJxjnDRUVVFwAhrQMAtoyRVVpuMKsXlca4m9CcIt6QI8vnYN0tf7gH3uVuxZ90322B7kUeFw5 Pu0UeqAoBaSyysHuDqXazxHy7oyk4BIWChvcrp7LULlVLcL76obtSwsXi1ORVmpdTi5b+AcD+WUo OP1PSFj5jpodG+LwXm4= `protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=128) `protect key_block x+agogSsgbiI6PGyBpMY8RQCDzLctIr3EaG23mH5kJHlNmNKNolnP54yJ8Y7nIFi6yl6tlyOLMoF /kxU0pyFmIj8QM0/MArMxPTiemXbDLS2VKtonyK9dDH7VbjFnRWwzK0Ngkas0+nbW3TqGPAY98x3 251QPjQoZCw3A7W9PDc= `protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block KNs7hA49BKKrboRSEkqIGldOa3ndCnhjRkSn8lL1xFfKUn+p+Wbc09ogKV6YYnPU/RaF1LbzyoE4 udPSNea4bST+08IjO5GAxXqUugcig44J+hzpGKmh7oO0TuyNbYq1CnYcsZXaD9vsmNYz8fBDoW2S VK/mYa21mBKTOuTdQ1yp3wi73aJ1G9N6Ngt7ovDUrjyd5oNxxNlvWU8JkJDinbEnci0qjZ3Wu9Wg y44pHUXf6xqwFYJpZ1ZcGRKl83P8p74+pLzt19lw9TPlTfKI++IowVjb6wo36ztNDJS0QjQE5Riv hwbPU/Bt3S82MVCY5NAA6bKC/8NnoWMbmX8Wiw== `protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block QaRubtGbYrmCghuFdQuTgTEtoVYYLcPnD5z0C7mo18fwCG17qy0y8mj8xWiwE6bo49IP1/JXSIw7 rTBwHFOVrmbm926sWNrF1r3IHB83C5cstprQ1om7vnkw9XX87SjkscphhkrHmi08jjzW4qX96m61 /ymclz5TlAocMQJGz/jwscvIMOrrbuH4SkWQOLQnRfx9GIOv5Y7PM+w/wuDSeFXsAXz7Ahq3/qmU cylNfSufW7/zfN4RZB4u+d28AXsuFe03aSF1dpW+uBK1xtNZccvj9h9NMN0cuwxt8ZUlLJw8l6e2 hqRfTTZl1F4qnnrJu6w8h8uEGrmgnQG1AW0epg== `protect key_keyowner="Xilinx", key_keyname="xilinx_2016_05", key_method="rsa" `protect encoding = (enctype="BASE64", line_length=76, bytes=256) `protect key_block XXj6Nc59BeA5Kznlx14IKravf7ohERw7h0fbO7pT7/HsiPDCWh2DlTGpFUcnbNZslPN2RfE0nJNX WMzLQtaHK4Bm6kxY71OsXEKm7MAIjEdLwOMtJTtlZrbm7chBbSxcW6sjWvI36jk5De3Yct9Ao1py DpQ9NICUtRTwGG8SAiRkAXRh2Jv3rKvnookQrlVxIkNRSBMSgbwuTbq1ze/KMUZebBWwJNUVIC9r RV/i9wjYXBOeCCUk+cGDC5uSpwdLXYV9ZxhQUU6C1ufAaK2m4OIUeBqPc2ski2O0qQYQ67c35k50 ynO8H9PTEROPEOn5c37S7feU+36OcOOAsVBTBA== `protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa" `protect encoding = (enctype="base64", line_length=76, bytes=256) `protect key_block dTtVa2qlb0hIvJNQz3s+Ql4Aii2RULIDKNSKZspKF5c79y0se97W+2IOlc9SaTY3SU4tJaJV+VN0 VVySEheQAl7kCERPBZQ5+rmg+pmnlXHH+k6O/aRMqI/8KUWNmy/eAquap+zHHIfbHs3n5q8r1RmM 4/9VQlJvmsI/Tt995RyCIiJhyviLKN2BLdyjjV4TYgg7B++7xjvEMTu52s2F90dV7vbGGycxRMMk TJR9ZMLe82rz77l1iAo1CogbIe9XJVYpWSDKqjHXRHCnRSOYXx4zxtlO3lJAz9f55v9RQmjPi48J FTYnrgqw/RSEJacootSYLGuZKfNyQTzZJNoLYQ== `protect key_keyowner="Synplicity", key_keyname="SYNP05_001", key_method="rsa" `protect encoding = (enctype="base64", line_length=76, bytes=256) `protect key_block C74JwX+0DPpmwGcxppH37Xk8AI7YIh+SfuHwDplZ81SMzK5G5US51n3UCvi4aqb0mF7Pvq4X0X7b gAxoSh1vFmnBsWHi4PFtvcHLWtROSa+24QjllntNj/wkiOwPeJMKzRvB52CJBnUk5qs681zw5ovA A1VVvWcBNbp7mvp4jhQ647ADSwJuFx3+PTwW/Z2XxT7Mnepqcj/yN0FLtAYKHzCCHx+77zEE9vOT JqM/klOljAjL2Un+rFX2cdH1gW7djBWLDolIN0pZTSFM29YMgYIfvW+pGdD5txhR0tbAElqKS330 v3uO806BCP1RTjNV3sG2LvsBfLjolIBIeQwsVg== `protect data_method = "AES128-CBC" `protect encoding = (enctype = "BASE64", line_length = 76, bytes = 203520) `protect data_block jWxb/07osdbG4/ZzbgqYlvpgOULqX0WkwMuBZKw05Y7DahObRfK60eixtwIl/+y60+jTNIj0Bx9G Dul9pXyb9cwJzJxrRZuLJRRbwlgvnsa1qoFPA2K0HpOd226rzbTZL6dIHPwu0y4UMNB4jzN2VpLl lKi3prVmu62X400UnULacGHRLBiiCjmy4tXlkLKn8jF4qogxrdKsqkWMxeTe5zMdCHl1KI2ZLrfK 9FqQMvGcNfOCnAPCyRAfwZvQX+0J1NeboQUTCeQGdm7RenebZobL06jNbr3Q2A0MiZNTrW67FNmL SN2/SAutMIye97Po2bAOXOzR2Z+USsuW+01r5X7HABNUZ9DlHOVMVUrDnaJ8DttOHi2JB7ti9xTV YxBd+G6U8phZMKkz6OmGQezzDU87sG6eN7Xy54aNH4Tx9sAc4FXQsMmycq+gKAucJqlpZNd8XweX 5j05fqPvtP/pW5Tl2UmVmZAx3CnfjhZIlirnfrJTYOIUvHzG9/fT5cZfvx0TF/bDYgVZ0kpoiYnR g8KMXL2ROVz59nf2TUVhoRt5SK6R3gQf2QMw/DENik9Nzy+XzxjEdCtvPRyX109VS4ixf8HnP9Vi 25apQPWa8SyppaJWAkrWaI9neSOE46M8ZLaBBi6P11/1NAV9SZC++ou8igWIoKXCVJrOS/K9ziFE ye8Pqs5KO05NVZ6DeewOCykZyFjbDXh+B6/95y5jbjqpwOsJ5LAVRnpoJ2/Ke2NzTFZ8XhybCpCu WQsGnLPp5URF444WpsP5WPJNLDH4jBTqtLmLgdGqxX3ExF1Ok/z9/EUYRmtVhmxpm51Z2EWOrR+B lOMuDYaJ5PcGMIvDyHUCITAIonI8mzSRaZHNvQ4bHymA4gfsLUE2hRcA5fYF5ry+YOUDrhDJP7wn 06BRb2Uwv2YGwPU84kiIO/RpGsZ0pQVQs7aRN4cDY56Fg4Xi1qVPyNNWDD5/TtG4a3enHJIjU3EO tX++lVHlxXwVkH/mncpvz/VGSjM919jrbtZOyr9e9zOuzAuC8+TnbT78pd6KbBw+Sr4kVA4Zl37U Q98yQ7Usy9uumdQtx+Og0Ms1DWn8ggYKDKflbdlA6m03YKQcDcw8bmlR9iO03PflVFI7kihPVJoe 1rC1sumen78vF7sX4obYNOfZQc0KGSunCgUiJ6dyr3MH3plztyAi1je/PLymdI8kMwCgxnp4Iidy Jt9ZhS9layv/EYyq1zXuvFBr9gJq+V8qkphpnOaYl1+zFL568px1PxyER6w/INelms+0PdKFIBAj O+JEpWYDPLGN3+T/rLRM7RQNZRW/GtUhB8800Qy6uIlYTclSaH7WxFG0SK06XCPggzs1+1NcX216 5vZ6hgfnL/cL/ZJucsGPQLvpjafJMS6DYQhZnz9m59NhZLSq5+y1BX/zQfP02lWB8DwhNFELlSz/ Zl6ZyAaBr7uazziFOhrWsyD0YTInbCjv+lICDtu0D/uhfTd9w1oiloeF7y2EO52TXoVpRghLkHaB z+xIEEBaRygUV4RZJ6lgNE5/6cUEmAYi44pq9yKXZARVC71EBqZgM4lJUzPpSz1/2yUWPnEvSRmZ ZsnOCMbEzNX598P+iBdpYQXPtXqIyKJeYFFCn5ScNwBBDx+E78Au1VFhkW+Aqcqu7Wg5s60l7Itw Uuvg1Hwx3br6ZTAjyiBuObitvLQLghs9wW3HdLaQbBY/dFiONNDfc+tcSeis1jKyD8V5Rr3gbcub ZSbzZyZbpGiomyEANh7h5v2zEPe/EC57x8y4DOUOthFlYjZdjP822KSNylcERaOMvAg6MADEeMyC Dj/EUIbT8WB+SDsn9mamg/Ka5KX3dTXdCSd/tHYzdoN43ueXVX8YCu9H9wMIUtWkpozHR820MkMw ekyERFxItQi73U7LjuCAI2hLwmYdIe6+hK1teLGtLTse2XM4LBVu2YYXU7f8WAIFB+5dxomjWdtj 13WzxlztnV/D+2ZpBiqhvxKM8Zhr5e8SqfdZrsEX8ekIg4gSJjBJRDC4FMhjUqTwyneaJbcbBjfu 6lPpcFsvr1sjAoNthakc6eP0n0+4azma4+48n9DSAdy1VWjXD9hy6nQbnBYk8wA2XCn6Fe4u/9DS SOXvflNp1vIhdHkRCQ78S0aa77PUGN05yHpMfxIrwyovJNbmHIsGLV2252WNr3Fqj0E3C5RRMWAt FKCahR7DU0QHl83QcaIufx45RhdIwurkX5dI44ZSP6+anHrpx5Hg720fEwpwS6EZfXLhShEWMG25 2wSf1pgyP/kUGqALbPgF390lsPVJk/wY2jQTYGwr7fvAHED+6e2E8f3iWfGuVNiQQkR5N3SQK5HO S1D9mzrgBoXuX+YLfHXGhfKInbqjYw/WEznUmMD2wnPHJMgxs4WkNyrezZB/wL+qbveCIINLeOCO OxGyNelQh4ct3Ziw6H+8VlcYgjB53CevR1sGTvPaRmJ9KcRL2LYZ6P32FPr+0O2fAMHwxZUe53E4 6zLw0vfDiZnIpa0+H0gJ6791YY0Zu2bYGIVFbbmr6m1dlRKqOiPnmx9x7UmT/MX0tboe/5qFcC+X teFi9gFM9OEkPTro9YGYiX3Kx/7lxPu5fHZy5N3LYyMH6NkgdpLQLu/qJaNx5QP8M2PkkYEn6Q3k rEUtsoNxOxOTOFJZunjd17dR0New/jxYijslAb6VqxeWvu7OTql/21biumikdvCT3QCQb6rB/Uk2 MlNsqwLzEjd1SgdEuEqrnp8liUhKNS0JhL11RrEPpRUND+3FhNIgPpKbOI8z5pHCD6jC9GuC6JiL cHgEc99lHXbJPcJ92EDy1IOiJmYj3eNscfen5IOmgtBjjYhBpevsUV6Bcsxmym9E225NB7QyXqVi 7Y4nSiRXkgtmJ+fmS4+se89V14BkJ8F1SIEC+W3loLRdCdZ1Z40Rmc/bJmx7VoigMk8V9AF0r3/A y5Br1WBcnfGZ+gLJs2/eindpAWuVPm7vz6Tlvslfonotls7AGtf/3tjDgX8s4H9t2rXknF31i5NB vroJlFgRO6nuk5o0qVSPB3qBTaYQ2jQrOs4lNceyN1uu1TmS4O5Yrt5C2KaNn4VZ7/ThEh4AugFy Y+0id60nQaH5uYwsUlkNcGvzqaUjpQg+NvppqTTFdXeJnDPetAuRQ/Lf3rkSr0Iwa3Z+UfvPQFq7 OiDzhWV5ia+AR4ibE+GulZ9B/2E3FwWx/DlxsWsaRJ/ZwaP/byoae+GveEMThxIE9VNdKD4eA+tP FcCEGInXF7himDT+hNGM4abDjDdLpF8Thp0JB1gHaygcYXTvrxoFMM7K8L+edFqVkZEBQInMrSsh Fn49AYrnRY7GrctEu9hl84pE5g3jD2HQtCz5A0YiPiSYDzTCVUSODFmy82mRZW4IogyCsnY314TN XXC1HIGu+eBiK4iQhBsOoqf0qb+VO7dqTUr68R4cvYn1rN1MtbrilVLQ3yrydpCMvvD6ILCGKUMj ON/T0D5IdMEX5/ruZpyQAmUJaQQ7zwmgz7KZoYoMEedGfjiQRYj5dhvrBIuHQyOErzb4YKuLIo0n 72rpeE0DibS2X/FkAFQS+rsmlUzRI6mXfe5CrE0l1bh9aWsXJNDgzP7rqunB599TjAJCg2oSdoxC ktw25gQxw9G07nYuB5Y0SOW7ErGZlyGJgbg4x2tDXsRQBu/cZIGvm7oNypdO+rHmp6bhNuwZkiZU NkogZ0vqxhJ/hJBWS/FIO+tKbznq4+Duiy0VTjacg2AGh13NoZ5U/ZInJ5uotZutLjqetaQvJ3RI St1fzVHJ+6IBxPc9Ikrt6w3yTJuBn99805GIrEiDVPuNEXo7OQ5udDuFA9V4Ut/dQOz+T+J9afDK jG/ErWcs4fqUPdrdJ3EBvj+YgjlXe+p774tcSVTf1sBN3gyim07g+1F/puIQDBMjuQO/4X0fd3EI M99JZWDEJreNXa/twdy2Md/omcgebmf9qmCkzjS6xZfN2E8kxgKkuxjRqhbBQGmqIJn2VVY3y6oI xv6Y9MdQ4oiMw/W0LHBrHMq+uZA4mc+USkS5/vmnfyXmZh2PpVMjy2j3g2dXwLtb+XOcHHFKDrdo tk+wnMS9iJabnTkc0S3xBlrDmZPA+RCw9/zLv3NUhuL73JAQglgUyTcMSHQXICNsKpa/UtuMGJoN 2GqW88kt+zLljjGSwW56VSBbXhAKsi3hnGjwVlYFe+vNI3HF87wuKc6GhadV2QO8NH2YPoOPvvhJ wxvwn8vRE2Zz8bxapVs3FBPkLRPZev6hmUr+I+hHjlmKbJUsTuOJJ63TP7Q8Hji2Mg0DKbffYkMb 0l+Oc6cl1XG/ugFOeaUJMOtFsAGkuhtSZTlQZXYZ9J5J8MIhuhXIkdIDqcnyEECRoQMMl+IpZDV/ pUoWD1x3J8ZLmQhGiSSuVFrfIOpLn4qeCTVcbD9l3lL/mP0x2VNGKNvfYZcC53jtPIGrSng2SG3+ 0feYNJPUgaa6uDOgv63z+TRDa8szyxCHl8FvEfFnWKApKPndQRrM7T/kRUpCooA/LymWGPjD/gvS hg6KfU/Lqwe9XgibJB81jjQa04US8c7Uac+Zk7cdycIijPOf3QknI81dwveAt+lpPNsP7FrCMBgz mbvQHQ8KdE0qccgNFZMktpyqMzeusv37O1gk9d2YmqkJ90rKTemywL/u8EliaqOnEEQtVEsLHpvO M0drRQ1qRu8MuQgowbXXKH8VGfZWgclfhspUYNXQu63ZDYErdtQe9eFjwpPr7SbuyB9MFt/nK1sD Zz4bdKOK+jdYoeV5Dr99wiM6+u9ixl9iRiPVdrUz0zNl5+QiBwKYhkC11PLFJbKNobH7rd3BaJ/f YGGJrzolBsnIjHN8CZo/+JA0jNCreC3DeJEJ4LThEZa2oYc8DsipQoEaOt4GS/2vfL18K/88YvkW TA8HZYthuj1y2V+QTjo1yd/RNfHt6ebN4O/WNY0VrEFYvWkEKnlA8AfrA0P2nuqPG/55iyw5iW9k OB7r8cbFSoWiqxrdZKpY08RQKkhnEchoKE7/srD62QAwFeBjl97XmG3YItxuz4FAPGL6+Yf+Zf2j 0gwo/Rd9bIDjAyykloNySjWsHXDH+AxjpXhZUGVLSdmJuECW6kXS+cXvFCP4rnNSeRJ+pG/uAa7R t/16nfgBeYE2iNeKBRf4ELJhVJq+QDAzI/XQmO7Ev3A1NMQaKwk09HkjOkCJ8ANiuMrpO8j9HvLl OnfEHSjKo7KkiaTz+BMkuVp2qIJWhcLS2XHmcy9VhUJB2nh4sTd0otk3mIKl8vss1dt4MqnaVtBj TE/errHviQYbLvG5CnSjwP45BhoQBh0DO/OTs32Jo7H+LvcWLswPZjhUT7PRS7PWt2217xrLRQGQ PboOTvMPebYPlzSbjByp7uo1AdWXU2lPIM/u6voxRa9LotRvpAOxYRMKQAWLdtsAsnsevQ+5K/tz rdHNw8N67tVSja/kNz/ykzYBEfTEdzKPTERRFW0hqVQKQe8xA5Da6OKK6TecE69aPB7Qm1ToFVan UapXf6hmDyuLl1bDth8lQ9gBylV8a3Tgtv3T/1DgbktG06PSFicSh2Ky4EDLM0sL8JMvXUGvOS2+ BUJOgZ/M8Y/I0r/VBkf4Fs3WfCj9R+lIngQPuMdMv7EJONnm5dqIETK7X37QvWuWRH14N/gHZIzp HfbUC0sz9MAUbXtJ8kOsE4xHOX5+M7YsF0whd7JzFNoxq4PzpPkAOy2PyvRStvShlgqCYQbHB13U jp+mpe58aZksfBFQpY+IWMlEG1bSbq4w08KCge4j6aW8MwuCEinlCT3qXMOnj8AXyRtut6AtgMQp XtTunw7fwWDQzStPy8+PHOmzTB7phSXBdPCncW+7Ja6j0+7PG3IasdFIrzogdbHNEghtTgzGaQs1 wkIwjZibt7iaEvdCfR6rWmQ5AyWVatl0TvF6tDRWJM7E9/KgOr7JqDEd09nuUYt703sCMfz6veiW VCD4LeSGXXfxWOfBnZyYclAcyBOol8PuLhLzL53BIrCNYpjstWts3aIh6j/6ySP7CCnuNt/cMY9W A8o4t7MQ0VYCF+3Vjg+DM6nmn7byZo3Yh2m/F3CZjFPYq4K+q0kzMy2fDViK7jjqvYEVxKSH6FWK KbLldae+qFurGPkZg08anJv7+F0g1VBDnkLUmD+qmUHn6/e0+nJ2MxulHNxrPxtWSTCq+5GPwFMi d8cI0pg6gEXwOwgXI8i4eO5uK6YRYMDwZ3OMltL5H3Dgl9XMEVOe6PAQFV8RAbJhH4dL8lDwPOfg r0KqGiE3ulrL8dXj1VN8WoIKeQYZ+e43UVXIAnplYSloLJGr8UXmdbQ2BounhvMGnrpUXP2lOgkO e82wKf7k2t2m8LYmd1MmGm7ALLlssxLqYFnhfy2sbNvscGwM7llAiraiaXkJuKB7q/djgQj5xLPt +qHMJ7bpYGkvqtQKlKxCS5fTdEnJpR8pqrD10YroPIymGKZug5r5lvF30F5XjAxhRkVHkv6+eZLE Jp2X/+FrzTByT9KKyzFiFgYCBM/x3DveaMo46Jk97rYBZmgM0QKFu2CwhZBFAyRbsikG7KF3cIQc AFHcC7C/tp5xd7AelxninJqiAjb7M31fe8lefUjOJaQvtvESRnx1KgHE1LYmw403fMoPQU8oAqDG Ca+yaiicWPNtMLM1ZWdc1XF4T7lPGmzs0CTE51Kiqex50QSUl9yB+kg1AGaEjlRhbWegBB0m+VWC Sybykhjrud1ZG7QHYJD3e/4EoxBlf22bFdhW9qRZPdsoIzHSSGyeHpwigftQujhokCtFqSjPIeQR jrLP6SWhFJrZM0gH4B+aX4vY1oRIRNDvK58iCt251MqmTObkLOzZ9dpjFFUh9S80MUZEpXx9xG8A wyJW08VLjUTidHuoD7MoOeDTqpZ+1k2juyTMJLoN71N7vQKf1Qd0OS00uWgQYor1aSKA7x5t7dkc 6RoZZiL5iSEXWGMmaDRh8wWqAub6lrGdu1309lDYET6q/J9FuGZtm9vhmJh9V1NT6zUxZj1P4UZh Xu8N9emIn41MHTCRVn42RkrPtHwyoxntgNKAtt0wf2cMcnZMVNqEii2YRf/OyCeap8GJ9Wwut5fO 42gX6CuvEMLMQFqXnffG0fhRxxZa4fkQnnDYSDu+84GkxMY9nGmSuSmyZO+eGRZM9wUxqxU+A6w3 3GvLpao7itXn94B3FtuO8Npk6ZhWNGEUpipjKRJNFtyt4VBIjsU6FoLcRnJQUB6muRISN5ZEwwCl /r4v6Qc4V4iRSmOL7nEz1AQ/4H+T8w0bbN//tnXybOZrZGWCYZ1eWQ/+iC1Q+lbF/8Stb3xEfwU3 lhBAd6/jkjFvHgw+wZit85I+XtwWFZRjrsfQug2s0rD+2owNFk5Y5O+oiFv1Uj75aCcrTerpFzrr Xmdbyh4JN6DlXI6PaUKxoRsi8fx2/20DVod/mY4/hSozAt5ELVIpewwNBn0hL0GS5PY6st4OVOMY FKssIXR8rqL7bL25SvcBndwp0iVLd2U4tG2xRg9XeveL8Kv6komRRlwKaslJak8gBgu0XVdITk0g OkgBGFlxBTcjhMpi624bX1yB6nycI+2sYNdtQTV0MikBMuMkl7iAD5Gj68Eta2IQJ0CggCDMnU5e HHpOz9U82z9Cgm1+ct5b+yTdhGhGwV6PGqKLV16hYk1DOmOvF6C2/3sDvkPjlLp5z9I7zLmNgdki meWrvgbENPc5YyBjaqLnaQ1crABPVWex2T9wAJ12aLWwV4u99AIdGWPCUlAtleDxCplNJisjfz3V sMV4Otc4Aosxtc++l+qdDErxVcaAZfWBIOku5rUmxCKRsRM8ClVX10K9JFUv9E8xVhATnf3HRSRw 1RN6NWSYkT3UB+6cWKJ2fd+tpT6VxSA4OgDLkXxmPH002Zs637H3BxA+8cpamVHD//naD10GcKV2 p2W31gQiq4/ws4k3sR2hS1lCD90VBk6VEywMSbDY8xxyup6C46KjMDSTdr/q56hFmw1fjWIpXART 4PfU3jFmoV5/dVIBk7mBiLu4s2UvPGRD2651j+qfSkcLy10ZMu7RrBPYji6R+HIyPBVG/OHBHvMR P6Nt4l7mo2OrQoVQh2+eOts1ZZyT2GOm08jLrDM3RkJU/gRUsnIwrylcS0hdqXCyu2lGs06JVFrJ blYCpy6jxR4UlKZE4d+S/xIeh/7peW29BlODoQ0QhOVpD3ghy9HolQlMxu12H7tWR4QBww8u/Rnw +1y1wcGGajFr2xfxA3yJE7GmeD29QQQ8CermTfFAnKyeaZ7WnA0wrq1A4JgDClcb9M3yv2MNqtq+ 8zXHvol4yYYM95EabDC89kn5f62CtABfExjqddPV2nSNQW5J5w15+lDvGceqeXeyeBw44nBxlY7r OznK28IEslPIYA7eREwBXTxm+C6j7eaEzEJc+Q9bUM9EweHFBUhNmPOavTfsbRpMXlTTj9L2qKYV Q/nVVyjUWYLPiayB6Hs5q5oopS9YsB7VYBYoMzeGyrR5zwqKdPfkXEWfOM4+AaClahgaD3O8hBiQ S+EBUCcJE+E9mhxt6+7BzjSodhQmKczPkIthtjIsVXl75UZ1+Y+U/gGX2H/1lDc/kBsi4phqxlL+ m09Vde8F8LFFILneccwQzOzsB3JAXI5TGnqL9hMNDfSZNOqvcLOdDgoeUsOA5eKclxdSCEnn893F tTvvF8R7gEI+K06qUDmEOnbEb7ttueb37E5H5zHNplUEaH+4zk2f98V+4gNS4YDvyFQM1HWKa2kX S4uCKAQxgivn+y9xP22X3N/kUBHH2qfdVysqW0+/GSetgWBW55Pd9Fm207vdnH6d8p7W1oSPci64 zVk+ybqpyRDA2/NeXkd7MFca3EyifAhGXgjOOoFl5qoWy+8HfrhTLLkf/zeOmYBdfZ2jHYG3dJ8A zr/ctiCrjzWoEYJ10wzPAQnEJNUeBXfW6Uc8ivQa0wiIJ4ocS3wKDvJljU1n4SpCbGmF+JQCkdyH 7rpepdANxIzwerqYDjR9dEj6DPoaZWleUg9RE6DrQN62LNTUvhcOZ4tCfbFv8mzY20LERSPRC4qK j2GKgg0HE+gZjdWKFn+5K1kUIf0KIJSTz2K1ulSpriT6joWHGjQbAPytJtxB9RDdBaw34epbcjWT 6kT9H84r7sS6Z0DaMQofkDajdqLoVtguWhYX68omPVAie07OZeW5PgTX3eW7C4pdfUkSup0ux2uw 53FQbikI2M/OL+UgjxpYM7YFgSLviSdGPcqNjpsUEgeCxLDXT4G7Xbm15lGb7n/j9I3lwF7pYFbc TOFj6By2pvorCDEWhemg9qgNdDH0PgYTWmmQI0IXPdGkp7n3vtk7/CC/j8LeI9pbb5v73BXXWfBO dYB3kY6db4vVzSWP+CUBkSu8SzyyGDLtE97r1nd6pPK/P+ER+JB48nau7q2ZePWtAN+u/jBHGQo6 IIZDhWogyEDkdiioFmS0FCtMjq51TuMb57+p+MYUjCd+ajYYmsBuTqEvOsI4Gu/IB6fm6w7VfXRT 1NbMUG4sanvf/ohrh2U/JaAXdPLVkhOpBDhmJRMdNvASaxMbHfvKnew2gzoaJ6e8iBg/TNqLMLQi muzLPTvDPrA7rsLcoBqJ/fOV/xYWZDd9C6lY6GTnyVd2A1Gg5Zo7HWBiJJ9A/c7EeIOqvo5YKydA 9z4H45YPX6if/G1WK97CUnOIbGlbtw/RfSAKVLjof4+QPxcDOfyfKEKVeEjEWSOFafqJJjSthu/d IzE2loIekY/Tw1bFYgRvDyNM4Bsa1VgiDq5xDuE2lGOWVXXUtV8jWFrDzlTV1S1fAmWuJexbL2AY FnlBTDk4fX0jWrwv8kDYUz3TdasF1gofHF/vn+Yy+qkYGDXwDr4GwwVHNjZG+sVeBo3FqKZx1Tku NEPONmlTTTmwtgmrSEYgn4iGb3pzKP+ilykxQ+2uDETnwRMrxI/Ib46afcPQhOeYA4jKewX5D55s ZMypIdpY2LQ8kS2FavQ412orxfhfjevucrpPnMOkeasU2fY9zyzkKCngVksLOZtjpERUbZnyXljy WwSzMNONbUl2GTRQy8iHat+JbkFHOzjadO+7EJL8stwkEWrKbTldcaV8ljpLST/U4tX2ICy4tjkj xh5jXlJNlpl6ckrmWHs85Oboe+tti547n8O+JbkUA39qLEVpZR56bzPgmvweyHvNyTcLQVDJVTUh vxispssXGn6fsXNEkVAgs2jWdg2x9VJTGCyEHkOX+h3TsvnIMIoGBsphrJUQ70mMKE5x7Cg5F8Ru 4vtgjsYxTeVUQjPv1WvLfVBxBsgXX557iwlhoCn+C2msAcgxkIZ+6MEqQdkbGFT5IFjh8URPLZRf mMRnFI6LpspLjRMKLJlI8L9e0UTdceDDup3pbAM44nawax9SMYXa4loJNLdApoUiMJBznlEJ2VXC vISPVsiSjIB1VLXhYjnQKbTpMg/pnWUmbNcW2r7V/b4Ee8vIGhxTyZOOv0K4UG2iYcgpsLmzD6Jd NWpeS+jAA+faVNkqn3+t5jIjwfZ1H+LaTgWAI6uLBEtx349fH/YzuID31TAcF2Rv8JMkY6JQkVrJ MW8qwAJ0ZZ/S8ATWkx+FAy0sFXFvq3TO0YDdONFH96MX0NqESRbbPSILOn/clxJQcsyh1xndP351 dGQLutS7M/aEzqkc6LgThWE1ufO56UG+PKV64qHKCdXTcgb9nZlQXFYJ6c0Zn3YYwwrzKM94T3Xy SLUFs0erte0dE59K1sxRHG5O5PLOm6qBXHaR3B+U2G8Ex4NV7Xzhjlmw//BOTirSsjhVVvFW4YOW pudj24I3T1RBQiiVQ5J1iOzOmbikw42VyBy5R0HlYy+iMUgv9mTvbFmaX7v8u5hIr+SBz6Bvzhl0 USSagkE7cRlFP3YwLl9DMK07x/xB0IIABOuLLNDSfJS6ExLJTSyw9uW3fRK28xujtR9effKI8UTn 9qtvplY2AtpEh0dmqHqck+OYbh/OGRufBkUC63Zc2KaMLDbD2atJYjFCgi35hYfmHA9+QgfYIwhq sk1F2J63zfEmGNIbFcjcrKQo2EbdbZ4Hdmw9zH/Cx9TgHnzKvdZIjSfAlQnUXxIjXlLZdKhckbwO E0eSTjp46oNsJmE8pRuGEjs/DEjxCDPQuNjL9OKR5+nBfZAgIIy0xvLCRpvazhlRFmnq7E+rG/y2 pgI+9/ftT8/RC/RH5dphXlll62ytCxMTqKb5wly70gW4AoQpmbv2xkknjSqzIVa5J0VIwT5feBex MFjXcIBVEeVV7Vg8mhYBAftMU2cSwLLC/lGN4CdoR/5hd+96o/mVMa8dF1noQl7yjaKfReYs7KAC pbZ87vPkcwv6UcG53VlgqW84IQYSJIafxwlBuMXtWzjix+FbaheinpmfPNnqJzZVPHSgW5O9Vo8e /1EZ6vwoUaDVSQvgM+wMROoFWGx61R2GXAcQrIokXtblOJwKpNghlZv3fd1LW14tUUKXB0uYzw4M +q0kC7v4QoiQiwj0NiqKnFKEQPfl7NGe1PM452VZU7Kr8r6HUIWJ+AC4jGOpi10pCSnjfIumSMpc a4IZ36BJLySC69lEZGZdmHYW1i9/5ow0EFDw+qgqLCyAtkvvnP2SiG8whLvkqK8KHEWc4ny91RVw qxy7I0KKQjI5xNPcOrjIW3DJ92F+7v1dPsXADAj9Hkkmc4G/gSnn6fSqgtqhXqOFmAvj0zjRnL1B onEEa2ZooONML5EFtOuNP+4zWSgmmYfrUSW5k3F6m2WfOZIlVA3C90gyHvJJmeA7YW7/wz1V3z81 nPur9L9+so3vL+JksaQ0yUmV0XgA5Wb/pxSvamuMshIMNxA9lz2Yu9CRfn/EvPOIhX1wG1TVyQNg UfgjHPr4hQw9SoQgDFjjJHPGAIBzTMpbIW8vLHMThGJ4yfEebqcOtrePvqLLZPPZ/4F80hah8kXh HSxXoFHTeDXjx50sOWFgpL6nQ7TuTo9cQZx/3OTz/DormVL6xx052CZh+zanum+VMOVyakOduDth 1x9kRE5xI0lcksMvNv3VDkmYNnL3iA+XdCZKrjpEXbIx4N7vZMyyKlqUj/hjeO2Aso4IsrsH5Jfr U37nC4AnOVTwHyt1rFUYd3OCGjo0LLq3CU5zE8EEZDFl5sW6HWLIptsC0QdMMZy003Tur964qmau zbQLn/wsIqGHr9CtIk/sG3aYDLdmznzAbQ6eoqJmrlTyP7lLIryXPgL+fMd//eaVVZGrnYbF2WsT DJ1OhLxtKZUqcMqxx1XR/F4nRzGAymxbzSxhYbmv75EsJ8WFG2xWrudVVHUut7J8qr+yAk1YaNZJ oXVPmY+RP47CUa454PCzWODUd6VMUWyhaPPCbUj84BK5fXFKMo8p7yAhlqAYr2do/nNhbkpLp0+2 krUzzwZCXpn+PQylv593gpGzzu2pkEyN+dFBdL1J8D74GUMsU6JUKm8VTPdmQPsyzOoKsF41F7Ek sBfS+nAZE4dQsuF5GjeZ6Y8JeLBgGkTJCyH5YrGZtcm4Vq5L9b3JGO9W0oxp7AZ6IqrXqnTEriue B1JVQ+Ivjo3KLVdkPiS7NNabcWuc6bWjTx8AFtGqrlXXrXMYR9nYg4IHNRhYVelaPU+3p7/X8bI7 Xj0jS2a7J8+bhNrLMLHMmeFFCSrKAfpdCaoSJ6rImnCHTxSZi3o3J48vMafOxba72JhwMiDFg80K tA85WI+ZzIKgeLwz8wM4zHXQl3P2fU+pXZSZknnOCuEaeLoJpyfmEIw/TCLJjHcEeYhNXQEb0Nj9 E2FlBwcCjTzA6sm2/ualc9lw6f/hhwdaYg/gk4BB1PN5Fjx1wS1Q/Dk9NKQIDIoM8FOJN5yY6c2Y 2uedm71AqJX5SG6SJ1uMUkMnzqXaOpF2VTWznVWDhdj1heJRtAlGoWEUFNDh+uNfDEJrbu2Tcb76 Tk8LIcg5Bx9i2EEY8PFs48mlDudc6kjianPUdCo6oXnM2sgzdX287jTi7n4pz56dnyh6ptfQWyRu qkDUlCmWSYzNqzZP12H9slxkzr2CYDUJ3CTzia59NN3AGUVgD/rCB2XgQ2BqW3mayjZAclcr2q1g 6q6qWeW7phGKFA0FdrX/nGmCq8JQUgS5rNIFljekGMf66+Ht4WsVvyNzmiFVIOrs2Jx7w0x2KM9d W1sX5u+fmeb4rPFjs/yBlAj8rPGib8wxfEraQiBTwW8jj211xCisBe/GaFmNMh6CwELmOGNH+Rcb KNSpj6L5LIKaF3RmKowvq3FSvqecT32Swt/dHR5VcFlF+cfxSvlYyv7eV+WuUUex0jnxdM8ahMlM SqHiyPcx2tzqFrCbMxbFbIvPkRblJuzpK1fJZ2nq/HMANfHwwFy+67sBpegZSRHTEquWQK4DS0x3 0yUV4HJ4sj4/w4sos0FzYLVKrcwcP7aBEspS9HeW50AEtGZ8vpKcS9On641zZiSdDztb3042BY+s UqNeCp0sfm1qosdz6eAxxZOGO3CKYRxeEZoPFzWCM3OTsAtqkkzBrvVRTyx4nG4u/1wGQkZwY7qc NtltrI8iTkqgCKSWUUx3pWuyzgRC+XOpipsdNjKHBGQvT1f45rpchY2wjjEao655/rib/4Vo8AfG 2wdjPJHlm1RzWlQSnhQ9CPn2Phfe+CGU46BRaTEpp/CXK+O/EU0r7UnvyK0RgQzqmoP2Jc0nT8yW jYBB6DIidviYfAd+0d0+3TAZtVjwOtRTOEMm88EHyKKvGofljH0FdQzAUqIGwU9RKQR//tlZDwDC 3URMeKOzIdgRd8X3Tu34enCJ2P753TnrA3hPRJCG0h/8LM6hjP7YTz5WJR3+KoxHO8PYZyoH/L3k m1zXfKH56SdARK0yD3YLKAGX/Pqbw8ZW7LBZ18ImA2aDXp0c+o31OJsGPC2Vp3srlqhHSC2+nyVg /QjbIBOpWYF8cEJOgos4XnlsueYF2IFhPBt/Wz+RoSrMEfs8xF69DJfD9M/O6tTt0NQjvcIVUxzI X4lED9HK8/EV8hN0lECMa023GVweoaPqi88VtoKCEDCWnunUfLdaCvXIhf9ed8KxTHYr4nc/kxiY 9rkO/eS4rCCwq87I1oz9+9ZUrTwfW+5AGWXMi1XYUWQVekmh81gHEKzlYQ83vLBbVDQ/YeviA6Z0 dWpyObiMZE72V0ifSVfqAEP4NndoW5KR1kAqlk7ME7xtxLGKUsXy2kPIKELh8GmifiQS8BRi3Wp8 iqnppVJ23yi8XYjxyH3mQfm75+6A5+QN+ELz4tiWQx6694fY5Sh3Qw5ZdxY18g/VgPm0A3sdXRJo lJ11hkwlM73qeGa/eva4EAFTlyIl2P3uiYS4VGg6UW7ejeowwXN3smlKqzDLZKYoBpk9J4G1gUh0 y0LIEzIHzrMlzQFYxmlhaXjshmpmTUVxNDt6xnBxwaYhqH8WtG6n8HyC9Kf7svyUHvR15tlE2lRd FJabjRNcYlv+yD8hwKA4Dt4oLFRxK8t1rTtdryVPJdEyM0tsXNJMNn0yBEt8b4IK6jnimeUgknSz BYlldW1Y3nJ3aHEYKuKAt2YityIyiV/DDuDQ9NNgn2M58JdApWDzDYhD2uf+AzorFQWh/GvzejTO jfg2x1WRrP8HrTxE89eJiJetNJ0BnBt56olCzMyR42UWfpcbhTbRS2TIvEoFF9+QXyQk4JYqblrv YP7iJlgFtJiMjqDk3qPnYoyAmoGQaUQEfJKsUA0V68qJoiCR0UTC9x4boyLvY8H1Ovv/dj0n2iCf /pL/UcHR177lKYL2r30BS2HO0Vvso2H/m2f5mbZstE5gbBSqS98mXRYpaexeuPwuRrVKBTYKz9T/ TeZvfuGKy/YwOXfuCjw+AOThW2kQkRRS6N/PXmEFsotOPoN3aIuKYsbiwG2g3UZuoVjxa7HoTMHs YCJhVTNS957EkSPZZK6YL+c6tRRv+UjUDPf51eQaryjTf7zImQpwnf0O6NzP2TosxQylx7WijAt3 9KJpwfaWScxHvuEbwM2ikoxSxkAk2tAf34kMkvug5RyudzuJOtwT7NHNNm3ZwiQzxZNMKyBCOu8c tgvWS5QwATp9ui8rRoFpAqEqsVyyhJI4ePSkQhqw9kpbE+732i5+z4yEabSESFVa9zyqP0qylch5 31NqmOYhzxIpG3scE6P3dUUSrTaoPXK9JKQsYiyhtzJs0ar/C59sOYmA3aN5YHpJz7EyMVsiQ+uv rOoVkImXWqAZdfZb3JJgho4b1chZNDACsFZ58mEuMsyz19cc/NTBuTHK8no7Wh3Q2kk3PFgkFFym j3/KH3gLpY35OcmqxwVjdi2KQ3wTgnmb3IXlU3M/Q23cFnY4X3MptgR12LxuKYTCCF0snSmZUxUM GsaIbUkbmHQcYMSi4n1vhm1aUUHn8jbV4SiwUio1o3Y7TfcTnuKj7WcmQmsmx5/YVPcW9RbEvYHr u44jMmnP7kfU/eIThI9Bnpw8YAx37f1GKF4oEE+/XRmZHnm5OVguNSP6LkjOPwIPCfANb0qDSkyB isgjBWhbxoKJdrbGpbzZVr7DkrtTMCwCWF/PYI9HifB0BMQ8kZfYyJ/lJA35TiMwbjzSvCKqr8us zhITPjazy8ed6Toop0auv6QLcGaZD29tZBnunOM3n3cvKvPu+hlcCf5pd5iexF5Rj/633Ize7B5C sEaS7G2OC5jBuzyOnyzD4uGHa7bOsUIYUgxpSfmpNEycyfiwteXmBwTRTNqLE/vCiXq9KMr+Sm2e vjrMvp4+wPpn7LuB+P9l5T7P22588zgBb2IYDSEVn5NGUxU5jIZevo+wyWoRDZpy0tPFOIxfHARK W+QkIrpEcTt3gAZ68i9a/BCy3N2FViFCSom6kUKi9pUwJp43Z1tPwb7vLu6iPbU37T4ZsWTI62y8 ronAUCOMC2MjGdrcSigQp7me0UdWwmTbJtODhQ43sD76JwzIoEme+YbvIfEsAvHQ1zBmRaz49WLW OZGAvRmjttjB+9YKlVa3QRjTAwN9L4TX7oSEIn8H4u80ut3Tx2NAFWzWBITCdNwXGG1711EoyX/B o+Oa4V5QTOsRKfmfbHu3pbjyv9RiYZ+McUNG+UREHxHKplzT92cHumkSjbl8/hJ3yocl+XQ+tS/R NC27N5trbV00qwHNc4N+sx7Tc4dWZ8SbLP5ApICg/lJa8A1BAkFP2TxCl6D+VJ36bXW2EvNqplci 9Pl8stElu9fl0m4C4o86lXSNWVDsxMT6wJmCet8Sab8bX7gZP43cK08DMYPVYG3L4DvepWyB3M+7 icE2G52sxz4YZVQ8Q/Kb7o/nz1t7ipZux05Ifbj69VpKbyxbx6k2ejmYZvyH6+COPKno7PaPhghQ ayZjrd6BhJ6wabga/UgAmrqpGBbn8U7qLAnU3+a5J91aN+xTB5uExX7YO6cwjI/lhdNWeK8+Nxpp 8L8Cpse+u2tIkMf6aGRsEhmY3ib/8RGNU38DD/7RETGr0tRH9uUnH7jfO35JngKQuGfOoWxNaOsi gFpI+GUTzBE9C30Kpu85JEsBJLXTDNYwQL7JA4ohUgy8Q6uOZ+POkJImyhptU/CpLmi5ElFGzaC1 QID9UYCtOvOFwZ/f+Is5RjYonWX+M209Ugt++c99WfQZAqDgu/79YU54j7HHUkG2SDdwmNgkHERN 7HFRNwA5XKm036TIFoP0jK5yZ6g579ce+SLv6kqY+NsLt4u6UCR7rICFLkeF2M8qWp9vIM67iGKC 2zbh1PQnQBOIwsD3VsnceVd5TMuG7AfUfoYEZazyLUzor7s/l+qdOa8R4Vl7G/J/XCBJjUMmmHVf 7QUpnTcs3QzRbKvuUgrRRrg87iInUPYFvexWlctbi5yaS/8N49K786M+o71RDogQ7lL0tG4Lx8+u nNLHg8BybY2m20nfbPECunvBN/rEVWhH0Z3tcCDfIcbxJeeBsrzy5wQfa2oEJ0OVwJB/ggnHlWO0 TxOzPYzj793ciy8DIOw0al924h1Js0S93TMtRtwtD4sWj0BB6O5J4WEVBp467Ib5+RLXHA4nwDVP oNjmrAZEjfbiA/HVLACAXTqefj0dT29Wi/qIEdM21lZ9D44qo5aXcsPIHIyrdNZkt+xFGeBa9i7J 92nWdJMTzJKnd7v9mZuDOkuYbdDSqXVApnZOLdZJOx4KAq3hlTo0i81O4RSnlkb5a4omIC1X6cfR HPIMlt/z8DUs/fBSXinTgM5CuRY16BxiElkm4Go6IWueYvWeNLnmJq9p2qQeyYn0yeGPl+pjahrR kA8nPgHctian65/eQ9dTlX70MmgJibbvct/+p9RS48+/6kyWPKdAoF3zPrbg2BoYrT3oSx4obcfw OhSftX4eAKEr33ZIefamYmKHfDCNYaiCWgpbWiW1+bXm/G//eR1o4jb2DtV2YcOg48jCYhQgR5sk h6ME1zIxrSAII8Ia7aSNjN6N4UkX7cnnJ/HUX9I2JWIa0+bL04UIgVmhMohIc4gyaFmR7pWXtDct vmn6kKlB6ctRpNSCEJK/FT5xlxG/8OfdGeTXf6R+LXQOeTEAMdbS/n+7M+YC/he8uuuN1G5lCqm1 daPio9U3VADkefeeVwMohO6TE3mc7NCGdIQgMgAKSs3N5ZiJNH7vkx3DIgQOC5745k04uMcmVC6r 8V42l8yRRSavNt7HMuol2QdONoXxSB7FYesKz+qfOKg144rSi+7X8XYG/d6ExgnLqkbBGzHOGN6o gjgxsDI9XVoVST7/w4qtIl62GgOfZgpPur/HGuzm4/W7/T6y6mVZZ4hNbvtCmIE8zF//cMh5Qq4M nBMTl7a4VnVrPbJ6uvtWZW9/+fn1uPtt+eoMPLwMWe8Tq7WdviuaAopORclXUC4IIkpMO5OzypKN x9LNgVycrGWaGwIKaNn7hRI3p5/pdcwZVq/j9TcaRqkd5L8wXPUAAVuqEEsso4FQdAVPd98N8yZx dusuefvSGlNXJav2j4B/3+QuqhCN4f8k0zX0bezkZZrmxVZYZE9Wdo+/tGtq/AphflZCfEu2NseD eulPx79Ys9i9aGHQqolLGKP5dHwo7bfnAReEi/4wv+Bso+T2JNd83qNTkcBQysyvdpbWyXSadcxn VrBmHUmh4Ws06k1b0t4trUVn7iiha/2P80nuiyoddygHvWjHTbqgbOpMFggmyQ4L4KYtweDxyuvH Ds3dsRse/SRcR8nz63mB7tNi6pyKwqrkIZhMlfx+r3N7iYR08JzZ/FDBXYx+B07LhBVDU4wOXWtR zAFgqxxGi2Qp5Auy0jY5RbekDfxvX1DPmbGGTdtZdmDNJ1axzmta+LbbmbpxU9THlGdqNv+4v+jc fro/O1qzX8O6Zo//lqYVmgS243tOB2dB/nao/RRqkJGrpZ52APF3Cs2MWpQRk5ag/5dWqfZkrpo/ zPYPu5SkHz+zGxOjZ7iTGU3vqTZoqb8mosVQs7kpkONnvqWqBFTKd/JQmBx5q6vD0x6wXqX8yTDu dXYU7SZau+V9lRMgGh0yGONtLUGoCvGV4jlXcI25ZxxfGzyS3AbIHYejZ+7YfesPXmpeEut32p1a T3uImPea9qH8JnNf32igMBONGevbDv0LePk5FrS1pVsMvtZKBCA0Zr9RCT4wei5DG5B+gqEnbsbu sMg8GVm17K2MIIpIm/DCvc2mMM3iSM+FYI74xniwwRA/MHEAiRqgmh8N9NIi6Q/LuokzEPAzPuTJ C/kmS4jsS0VJzKONktQydu+8hL9ZJk4GLbQ7/1hbQKM/noZc0iu5yerDXPu0A66csu3/vHqjWrzA XlQT4FguJvlSjXXhqWrSWnoMzESg6EiVk7AN+M7TImIvjMSXfYeV/o8DmPAhVrd5uDx9XxAi6PRy q5Gp0H2/LnTED9Q8vt3sNVI8l6bJMy0MgcSflqZ96RhOBQYwGP75V6hDeJvc31fWZZ4yVCJioh0M 3yNXg/pW+fxDoGExyEslsvm8MffPDdl2F0b0RKzenC2AqkpI8lRHZdfAxrY1S1WlZ1wATMtFyl91 itAvZZrN0l1RXg9fhuL9w5HAnoIl2K2PHk/3QlKp7DUtxlpLWlM3yYSHedi+s95T+pDeXtXTVxWk JGyp3+1XI6pZq6EkKjYcaURZPcZ9fFLANO1iCyZwkHrN6TWjHmxgiyllINtwGLmwldwxCEcRfNBu vVwFW9O189qy3RbUvSI29GvnvzzYc0A4WPwzkIPB1JpAv9mJUJeeRYb6FbDllLT1lVout2DSt2JF 0C/l9wq4Eu8x23qWyfwSwnbklrypn6q7ZBc+Fe8LD4mmA+t83sy+X+FtuPS9MRd28Uj8yi0yEwI3 5tI35w12zbMUMeZu60VNSzxvCAMCHIwsmcoOYSOpqDVYNyPkamiSsh0WSBpaX9QAJ/Nax7sIzI89 U9GKEI0jbcyL0X9Fj+OeVlzrTgOGMbtWse99+EjFdTkgrPqyr/usAUaDZP5MctsIF2/pDDNABC0M rAw+u+Gj462Vdj4D8Gaw+EOg2pbRfrbUYqZzkDqFHcfJiuFjmJUWWpY05b8Mz6ULBGwTNRwFh5hu Iz2HQES7LAyn3l9nHiQn6ZSwpPlDIJ0ZuXbdQ6xxUY0dvbqh38xdlF9oN+f8F39U36Lqt8qnejnl s77sScQLC152S9RSJeZh1zmcCfLWA+/ha1j4eh/bf+AUrQT97LsWakdFxcw2lyw8Dmk98Gvjbp68 CrBUHjQyxA20V9PJJBSdzv7U2qRhVf42ToP62qzcL6gTgd5HN1xQiFzmZbcPWVLYY2lDkA4QAB+q xaOmqTz+mhbXgdEjongkj56AjArDh/0CQwUz5b/fHvc/eLVTbipcEb8w0JRcA4Vj2na66ELvGSsi CzoDQaKxdkjJwkrrPpz55J7TFR8aQ88QRdkgGZwX8Wsl5WQoc3Sw9lHE/WdvVz6o4ADA7zhFPCeY Zrj96/HKbDLTCp/BnaD3MK7cy+9F74Mj3udpO6o2ks/TRJSAt3HwMq1hJ9Omh1RvaqP+ZHFbtaqV Y9eW/XovzvskezRFRT+9w5wFJ0bl0JNppsNkqybTwK29yK98bIReBUe1EUMy5dN32WX0ccynLZlx +Az967KncKFNXO1LI+VEQNzoBpyHDOnfjukRzqnSknx7Snqq5OAcLD6jOEwzqYBne4KzKsEAiaXH lvzsjO6aarhVQPAGkbP53geiv0nHBvfNWdMiT/sM6cfvYiJTS5+SRR1Vnmwwjga0lJQAVOsJd8j8 rRGBfg8ClWxNTRV5YEQmAyOUL/N0FaVCw089Nmzvp1mK8rBr8XB+GeyNx1dKr8M1ctAovfbe70B8 BU7WE+cnMgSjAf+dRLhTAKK/3+Fmjly8Y08UQIh7tsT/YjAODVfJ9dahDnhiDE7kfjQUHnbjIxFK bmttiQ92i+gM8yJLf2sWL/e6p5lk354ycIzg6FzIxtxxQHxjTAK82MA73/EogT9QHG3D23NSo9mb DqFyHfX2IsNbVV2J6esDpqvJHgCZSaDNg7l67tFgYpqigTa8UDbd+R35ny/9F3YUuenHl87E86pe rzTbyQFe/c27PjmoPSy1eZE2HqoYn2c6NbFxswOISFGogMhDTi8SmTICA9DPHBt6jdRCi5W5C20z kSzOgUwHo6ZOETwGw4AKfu1lRZCgqhJsIohSf63icqsK5m+NyWpRT9sGhxtHzJ8YDilnDE3Gz9xN 72iPo0KDXftORqPOsRN9ChVdLUkkP/unfR3iYnRvTYsi/6ot5MgwKNKabbSG2twKENIcUOc8rdhz MzmUXNZ4GMY3RrjQw9z1PBjgFH8Q8PhD5iPULPSbdmsa7SAvBA6QM0SA9dA+XNQ6Gh0p8xmWxcFt 9yVXSQIMlZb5DhYbZoO+YLNWHSDrzbusrcbSpTo39wp2uyFYwXnPF6Sxj7wgyd4x8airubM+pAbT C6HU5HnPIGz7ftUgMBj0koNOIAeIuIoo0EvQRLdjSnjbHtU+e7JbkejYla4L2xK0xcFt6zGA/+nG SxxOq5h7iCV+rZuek/+pHuWUrRZb/SVNlVOVdbHMG6XFTFL3jneeJWJQcEUj9/UKYI3erQ1CwPq0 B1OtYDaer8YTJAmb2lZyCG2gs/mwNTryMHvnPN0lzagi+UI1rRXF1+TNK3IHoIu9i0SPo2BmcmGp T/UwMJv8GXFp8mkUsd2LSezOiKpB2jEEbR+wSCxn6zJxJMNXXh+fdc8Yszj1ITZn2FG/PEzVcE62 W9vJQveZ7ozQFg5aMgrE/EpEQZrgxrIWlDNkl0xZwbElmV2sK17j8PRRMQI95EIjSlvIdFvzeV5W KkvOzAWMWKEKpCLfTiIlvXwlFOhLj24WBzIjy0SCXesdfIAQld7TXtEY92H7na83BTuclAWSaYcj MLCk1lu1A+41KZw2Ky4enC6AGU5XYPjqDO8YNGCOdayqf14NVref5dmMu9DptgT002mjNHrKQW60 r4/uZHX7KBmRZ6f9gsduPCExTH+IqUBc925/caTdJhTSHqjPgHsUZysEjdbxd8Cfxr/8JPyhoMmJ ntbq59NG3VunRt5DQOCdiXZ+cW1EOAkTgQqjj1dnwr+5XMx9ic3K3Fmq2JP9XnIgkI8/DtWOF5u/ NC3jkXQhzEN0INwDsjv+MmhjTpbP/rDSswPK9tflykoOtmC3ix/ZhZW6JzqilWJEn5Xhvt57nQkK YHyKHQfhDLdT8/g9qswtqAgU2HYKT3vrPGhDdk8xxapwO6jD692qSKkgx92Mv1zt71V/aJZeHJJV Ut5xAlQKOUesnvtVl2L0HfuOUsHf14KvtiVSAT6zIrx/SvSI4yACr6jPFRzCsrF41hJNUOrGnPl0 K9LsysrnTIst+zAcB61tog7AcureYmb3jl43az4BTfE9XrfkwI2v9gDQdYwKiq8DBKFThMf2zoTS whST5JkCTrbEr23Q32NPQLMqZ4LBhgEwVTi6LQcpzixkH4qTt5LF3gOIEjjn7EaQER/na5g4wm0h TbPqt53qaN1pGAPH+Bfk7iJCou1IbXYPjFfo8VF3w3h0teavLvvjVe9tm8+cIdl+gdSLRYdU+Fxg 7MlIyA8LLtKPuOkLFBSQNz4EPI2mByYFrIjmfH3HiMnN4GJ9sP0nrQKcsOmpde8TCC4M2yNTA8Oa Pqr6twaAaLPHEY5f/ihEEXQzPDnXKKlq82lI5bVwtbDnVoGCa3hPQaHwHFMugJ080lr0qqJaHIML 1eDGBpWJlG82qN10oQcpcQ08FV4vPzJzANJmsf1uEfnV5aJSu04ZwNEI2MKtVg899so31w26lOX/ 0sisxsLwI9+AJR1pfOzce1g5+vOLff2DlrjbJuVAlZPYXGA69hPKqrXBlnW6KMPyG9K2MRU8hTy2 LzvQAjTuHtAw/yZFQyKnLhyhkdXQL/UGM/EWQJv0WfwMtGwcdVtDNr+kmcO/7sT4s99PaqwKiNNM VoEJNn51qRrw2z4O3UQ0xV/3bqiR+7E7TRUNVmj4A5u97qTzcScjnQzFo1Yuszqr0bgPgKvmhzsO mBScvgOX7u+fGw6mvwjH+CtiXl4AcVWFCpFf5gSMRmlIystWKjEK/mc81vjoSrmHkPHeKhSZZwQ1 qzHSNvcHxYb22zz017QYCL1GKdNVFOD4J4RF2aAxFgjt144Kvurmh0aV4vajfPoa6R0f+qL4iEqd JRwzp2WtmTJC9Gq27yoFfEKOCKfuXUn/WP5ZRNq65bEfPUJqdP74i3eA96idO/ZNEGByekOuEB3W Bp3MN2vQLkGrBPK/z6mwZP8DZLHOsKvZiGklY4JyqvtkIilc5JQF9skPDG/Ug0EPsGSAZF0mpA86 f++tyj9h/EzwvXIfYXCuu23JEKGUZSdxYAAYW5WeMUt+gu4TiMt9y7Ap+GDZJE0elNLy7dL3oQFa TixIODVqpe4GFglbLvxaWjPpThXPVlW2Pp4CUBona7ijPB4jSx6rArJBZ/mS3ikpxTGsyKL/tEPu 5YbJ3rzjTHHpNNR2LgQVVqIWxoY9HUpZb+Znl3ThdjlW1TEzqr5lo6CS95Aj2H/EE4YErL2Ta3A9 prT6hwD1tUa9MQeBfog230Kz2YeXWysBos7J4q8e1dVv+DBp1UTlqtcMbjAGw+r7U2Oku9r+AH8m I9Lh8O40fePMd7pt+vjJ02E6FjpoPaSFU11EwV98y+bj+ZPcOQYDk2bV1oFehBfjNBHL3k7z6+AW Hp4I4AxYiuD77mNR1CTfVldxOkIV/a2w3pUAOsPPp+/jxCPOtGZREWNKx+SHgzwxqi77eK28qZXu 9anMhHy3y2BOWVPS+7ZSVai6pAXUyY9fhQ+d1ftM8yakqHZBAIvDwIqgFHs4piVX7hV4UADF/jWs i2bOrVLqeISsDWVMB/JAdNSyvEzt407Ptlas+IJiCIu+ZgPvLp6fWo+ypuOHDi/099d/ut/AvnmP NtQjgo+7n+DzRo5BbCRZkt09ps4cxzNrRoNJPqOD5FQT6dcLjV0y7RczmyTTaoQRzZrJx24EFPQ7 fkC73D3dTuj3/TQNZwxDYsyXnoupgifZrISsdjdKHedbYlRm+8UjDdJqBsYbHJpnbpvNjewQZOgR M2eckKOJxhowoh4O+s8FT++SXjliR/NNgCrx4+Rnb+961PZIS4q4wpKJ+SZKqOqJCJdSGqCkUsnA jmzdUVTDMF4LJUDl06TSejcDHE0+tNGx7nab6NZDORetgiakNLt3nFRSSCNONm7k1x0D0Emt+m2N WJK3lv8VdyN1gL/0C8/XoC3S+noC5u/NDhCCOpR3LiIjtPS29oQk8xrin9/88B/Z6J6fb8ztIoVH lyEFjIQUHEBQBYJ9zMDe8g4UWPBAqVObq1ENoBFoaaCi46FxvaskyaQvJ0H6A/OT2YLg6ggCuVsf B5klkDjpcILFHpGwaPK5cF88ogquiyUjeEsQk7W09raeDezqeaotTFBmahkZ+2Rdg/d1aeGQHk6K 8X0bTQ79wgfr5RjuQeNzAVQQ60UppsisdJhA1aImM5ueGq4F9pbpz0Mq5i8j28Hxj8iUzjm5W9e3 qc8i2gknzZfv6nmF2pSniETQ+NTcCbYQe4nx+lI0Qude/FGnh2USCNrpw2ot7IX7pzmAD2B/5ElX CU/fRDiwZeB085asre/ksPPHgesgdBYDBP65X4Ca0uaPyJnY1syHbena52+tZruvZmj+lSy3W8Kh 2CsUBUPLQjQAS9jUvqBlE53P4qHB5Iw2DKZji5ohiGZrOcJIHwQR4lwqZzmtlfVLgXGWpNYioFeT UCyKRNFDVgWR2qn45dq2I5/xmZHm23Yr0wx8eWDkTxqyJ9RNCNECu5u0GcMIVXfSUW2YQ8HP5U7z Hv5Cl9Y+A3Bg2iW+9vJe0fAO9y87sb01xtOtvI/Sj1xj3Z5n4GN815em6UT9uwqeGBv8tQUIwBMT hk+6RBllWm9HNOP/KTpi/WYUns6wWqnZ0GrFOmH6X8SoF/AIqTAKDvtNZk9D4YEEcJDGelOuIOzZ u9mgfQPlu06Onk0TobiEcP2ODwjzASTa7OWIQJRIhp7WmvMeW3p3M56BYsOJWsxZWs7fCs/0FVPb hQvKkQKfONq8dzvYtn6WdJJZQPJDVkJ9hhSZBDTGYFHbWwzNHvvGx8KNp4m80jnmP76Ytisj4xC8 aQrPZGMQZOD6QjCRyfK6oLpegqROn94cefMYjXgv8sx3MthvuYIaqO/lLzba7atpiTkRaGfmnAti 4NU1SUPGbp8BWWGnzFSu+HRgCiQeVgZ4qQuHe9IaTDILaB0bBL7vi6F4vw48Ooq47uBFrxCZls2p gCbqP1PFhjYgo8EtpWCXncic6ChcN9w0PKvK3dgZ0r2V+x7yor4EmZYoGcLBEA7S2NUeIXqkA+n5 oprvaO5f1ZMkR76xKPfV3OMYIh1SDiGcqdhL+9WM2JWvTNuYTjtOcmAfOUkNZrjifw1/xQIVwzG+ 30X8Sqx65D8PGxiDaLfXaneyT/u/S5ehCTWHPE/+OidOWDTsN5UQdFjfcDtoAAzikW7HPISEdSO3 Z9EldBehb+XjBxrADyjawJc2dtTT9T4uh+LhRc/Q75yvIx2bMJhQEUFdzO6bF+r9K8zQnz74igBR AUkI6eVEQzs67P42t7/HsBnH/xP1BKigtQCvmZ68lSzoPUdXiyFKIOIy7dgOYBC7bw44a6DBugHE 5Sjz2sgjKnojBRuOj/NbS/0DgZzKch5xbLTGPie2BwQW7WfVDIG/GdUWhBha1a+exSP/wiGebJO8 6jlyFvBSvhO4zLB/JF5bNKw8BBT5FyquFJVcBqPAMPqP/ZISx3WW8/h/eRH/Pf37bZfvzJ/X67tw AtsAle0s1XDgVqCUACNi1mDgySaQR84FWa7bRJLSv/8/oJ785rFq5q0hk6dzDqsPmvLDupQUGkft 7ijpl7E16/gplZSHG6RutRV/vytwshujY8kCF37gI1jdCSds+7Od2Vz3XeXqboxhLhjz3ZclEm2X ezOWJPbbWosIMl9fbduqQRI2FuQdFkADGIwn4eWc73xN3jf8FylOe6V0G4PsNpKooKTTnCVoamHw 3lnnnVadSPU7Ib/ZN4QyBxoZ9+Gq8B+2whw+KRosxNgbOFu3qiZjLLbE8OL0M8QUNLoHoFdjn9kA Wt8ANiWu2MOn3woUUJpVV3eRd5scS2EjPaHdWR29iBDeBuOjoFLgnLMAt3Ur3eit8wKAEfEsdT7v DyVpb315tyUChw4PJhZDK3EcL4FcoINcxPjj24Q7v8BObrOt3RHsLg76FZGpQaY+hrvpovDOLyOY PkdOVtO8DIu24s9qXBhv8nPjDKeEMIAHgleE4eIOo6o7AK1m2JAKDZqpZ5JWdjPREs9D7E/zMMS7 VTHDACpP2/0XtCumvf9E8c6SoVCBJkhEQB3NewfXbYHV0C7kmANZJDwcTtDm7DqkzqYncKI/hF4h MiMV/OEefrnhos7+UYf8zYm1Wc9Oe3TN4Ny1M+WzrnPo990WAWXrD3jpm1K0XuLxYWtV6+pbzGPR 4UoADGSckiLefJ2JHkFOCvQtzkGbLNlEUx799RrAD3nSAw/xJt4j/zQav/3MePghh4tsqwE5twZ/ tC4uEEebDQGqnjnkp/EiKEVGH+brgrq/+KdTSAUCX3A3vCkdNtQ8vgOwG06U3MeXJ6TfoLz7yjje HZA6GMv2LKcvlYnt8V4N/gfYL2qEAlguH82Lro1SqSMl3CZ/fqF4wWxy/1EHydohYuvu8vMebqel pRp564l23gHzAMAts9UJiEWIqRXFJSLLvK17rDiq8g6Tn39Q2Zb5LbF4VlE1GY9Eq773NU4IDcZ1 nc3FgivlGDRiKwlgpB1WWzjBchqEzNbokKVn3sWcCrONoURHcdVsdyYgHn4RpC7Um42JYhBy1sg2 aYUgXWqFaOpu4RhzdGZN/nphaRGagFa5aNKNJoVa+u1wM12zm49TO2HhJ7aLHx1MQCdeWXa0FHSZ 4lKiWvC89HUEDolL0pomRsH79YhyJ1WxsThR4QR5CFj8o/pKmC7ojRlYQFvYrqb4gEcDUtC/VvnF XFdcUT4bwkdKaBsqKQhpScWRhB38Cd0aXBtZwg8xNr1n3p7CMND0oXY2NrYM+hX0/ElgoDC411xt 800yVskElsUji/VaGTJ6Fu5zfMc43r/CgdJnWZg4O9lEcHsew5zjnhUyKApVoYIguJIlwjSlXLND 1+2A/dWFuJeJxLCqXTqlzBQ6e48FdxAY50TBk8YKnZV3ggV5YevYsgYWNIpZlAg5ILloPD3G2vkn IBf8CAg1FILjUB1jJxLPOR1Y0TqRYBopMaVITvilE1eIhH5SjApQbbeh4OIbsYeLCTY5dTgpgDkC SSofdN5udhi+fyWo6/HRe4ZiclUGd9CKsGarKb63uDEeX2S/uMIn6mAObS0fWfiFjKhC4MRqi65m taWY3UQb/NTYlIB46neuKefpozBmcjfzHfz2b4yTb+UxDZw8yn1SJK6cc6OPRZLm1Zpij4OEacee B2rE+qsaVBgIFwfEBccI6gWPk4edXp8SMsT1kUTi58RiKUrdq8wCIacKLsRQJ4qlrV4jRDARADKQ 7GCrxCca+1OYVYP/4DqhJGK7yLTxp3jB4kvpw2N0kI5FUrMMr4U4/ibYWTRvKgmDGCsfIDIAktUd vyacE1TioPYj5iAow2lY/vs6MrGrwuUhSv+r5Acu8OZZdGjqc6kAGhRRVUtxfSLZ29TjeDMAJ2m0 nfUlckfnj+Cvpn2/CUBoOI0ABcOmgMuH3+6u+Vtvz2OkzVWcpeGOO3Xp8CBp4Cu2Y9FCbCyXZHgu RPikwNs1eHk4W6+l7dL2REAxTGR8BQsdquvV4/jCiJVUVS2hWsWgCHu3xtj3XV0mBfyI3ALtPi5Q ulwj3BLW6fsC7t3rbI8WP+jwcGRUygnrfj1Vii+pgii2O6dPkm+I/c5VDLY6YkTZFaUL8v9i5dqx zxfnk4q7T7Djs3483/+8IPpAvRNWXSaStwPWsN1OsME1ZmyuQyCld369Z7XU53SCr7+0kWRStCrF /jD5tc0N/wNyNBm7n/cFzRU4ctSrdvr4cpfVdcje1T/cryCF6q0o7MfrSlCFnloy+yxam7ggLvkz vHT4nFHO9Un+3YrTsxBvo/hzbqh7rt/DIBwWkVtthGQerMD6CqOAyuWVMYP9qBf7eT9A62hx4Ld+ fjIRpglFKVL5NKx97tQ3fpmwW771aUBYYJEjzXDAeN/XPwWhr5dlg8qh+TvOIlCULN+a/uM1eIJl 2vqJ8aUhwWGMHsMsA2Z8dOY0OujmD6jD/BkToVIQYAY9SKN6ExG8+3hJUMnszXg9sY0/qBJSsUh7 8ljoR9QiEKd3sUf991h5QpryPWeIifIZMbTy/gzekqyTrbPZ/ZdVBF+z3ONbbyyAIBjcExSJ3tHK /6NIxh/Ob//cWSxD0x4tMY5/XJ9+CtUsasQqoAlV7H8J5mkcOCEgyv5F9q+K5ohfNtMz9S9PMXd7 idvZRuqNWKbihJtCiVhKh59sAKmKNbkh0T6WsdEYgmYW4R+Fab82/a5Yd9wI4a3blQFMVd7q3ni4 8h0eBNDAXIPiIz7Xb6wIKhEyPMQ7k9UCvbMWzUpFDmuax4m1uS6tFXfmUiqDLS3st46LEecCkml+ iqkNE0YCckDBvNZBLWCQj9HMdeFKTFY/nYgG0NoX3DvobBeZ/RS4krwLqBVwpGmUUmD6hjg7S8ta 9oUt0JOMFldeKvCys5A4TJbVojcsV83Bahm2EFuYEEibkO9o0iPn4Ovz1mmzFmJWJDVajnfAvNxY zk4bXb0Yhe2tXngmL7Xg43OzCMrukD8qTCMjxhq8WRiDj7V7bzkjSLenAMEAAXdylCZ2heJQI0kN V3+ET+Q7HLTpT9boAgzwEVCe31/SRfTupdzmYTTvsgrn91e/FPJHJ/benaNCCuqKWEIqSYJU9oOw JMNFDd0bg5Ygn+91kQck823tLbldpP4Wa7TXs0x9PukQpLAaEUOBrqssG+nLOb8pVfJO5Pm9P0GE /ww8ZdVCzTYqeyvG1oKPJh/vgbHB8NrjCN77fvehbWUtkzdcd8DfSlOeKVQ/n87yGCJGKVktDhSV wrRmCC9tqARnshm5joj6A18DHCmtaO2Vd6Xm9GOnqDw5W7SiIL6dLbtJp+36AnSaaSRDWa7sHcCB YlPlAe4RA8nUwJw5lyi8K4lfKstA84gZJUmxPetBeXp1qz4+SIGQJLd4NnrPktO1CqwqjGN55e54 RhdneMI7U43fKUq9tKzJJXUPbPmS/ZbmGPHLN27P4oux0/tIAMs8PkAcICueP4Afav6nnw9XaRyq lDyC3NODOJiewznnbDuAlaX43SrVxXgbJtXLcVwWN/81zeIhRylCESQ58WvTe5iooOs8t/PITIXK +bKUWGBHE8gZmeRe7iTxt/Pq0tj38vpbE9rbnfgAUoipXt8/rz2CYjpeCeFW1kTJsCwmAVh8yi0l aqJWs9ps09Od1obhi8l7gcPBgf0dvG05i8gqI4oXgYxSuLqE8epzONvw58zBsGiEmihWo5hgSdEs J4isr3f2O9hz+tfB4aKGHfYltsSYRqIyFWompaRnRzfxy6BiwpZjg9CyHwvLmNQeSeofZKQoFPKw QoVH79iF3XcDZPQhmFJCc0Ezyb59wwKFU3NQNjnqk2IeHvNNaImk0wRFhPAyCeFuStj9KC/WmU3o iqoEnjTsViWkWrDVj0Z1SHdZ6dvfV+4zQjWbyV8TOl3YRq85+35BhpAmSMc12ijFA72wkG4Kh+cl Wlxe1Y8AUnEx+IVRMUuBxYEsQ5IQhtveatZ/2m54unyfYKpTIUD5FV1F0MkTxY3bWer89SobV5DQ x5oJ9OWbxXp35O/cLr/00tkROlEgS+7amPrx4txl77qtT4gEXBSquO7M0EXG08RJqTSg2crjeI3Z BPRnhVAnZItRfEQ62dz74nR0t2hRzeQXemObbIlvwSPVWL8oRLjY88D4EvXxwN3BOx3kWqYIbXc2 4i/ikfygTUEnj0RVzE29rmiwzKHj6yz10vu4wTfGSHe4I91gF6o88WlWrEaz9Ota9s4eFXjZfcXm /ayocFGoWs/04i52jM8HPR11VbWVCYyAflQ4SBYUxTXi6bRaglIVBXjTEp7jktkk1bM1vgJpjinF Yu7Nra1weBeOv9d22S05JSQ1RegeE6YtfRnuTmSzc1mfmzKglh3vcFw4WmAx8vBQeA2og/lefyh7 KGfeF96hv8PspZ7BRI9Omn73Xtex+yKAZED1JPzrn6+n2snPH4Gckh/6l2fiqg7/OnnPFCFM/vie UDH29NcVHlkJlYjLTk50rrhYpo45TjdJxhycXTlgYG4eqIzO7OtXrOT3e0IkOoFhGIN48hQBRUF5 2y1VfTeqmcJfUBC5ce8XaEZAB0NKhmboSe2JJtT7+BGLKgOUqfDm/S7NcJJE3fNYycp5aLcLV9aN JWWEfAofjVIXIyqzEjYMNOJI+QBGqu9HcY9wI3L/0R/yPzpYYworqWX2Gef7WKe8Lkdkm0MZ07Zq iBRqgG7f7WH7FCxQDZCR6dLo6piXlRYMxLEcncaQodcNw2m9bSCKbcUP2syAcAsaUIaauEa9E/rw yp+8PYMKlQ0F9vtQ1+75z3Ed/fL67lST9g1wSzXExd6yBmjxD1E4ryMqcRh6XEPoWA5c5QROUVfJ +MDTP4Qh2mUNA1tDhywEYNl90LuGDkrM8f/VZmzthEUvhvul5csbZ8vMMkGuYr5SoFaYucjU3V/U MtE9h++6KG+eXuduQxVTCD4+Y5b5Arba6qF9BmZczO678NnpzJ7Jl433lgrE4EFtjXtv+NtBCUWO hQkZwKfM8EqqjjxJSByPwt0saPPENcEATTqzefREnn52sBVraPCgJmg+1s1k0fSFKv4fWuTBBjZo g/lU3mlaLfiYKadKwPYwYq3VU5TVE8KPwyFujMBCWUDU5iRnIDPFAsDj/aLNbYtClD1B2VMrQKzZ no75S6HSbzl3iStPEfj5btb7Jvkk2+gRereexhYdQq9G0KSgop2fhLVsvQf4WhJrHzzgAY2sivQZ 1c45/HDGIlhaE8S9K+0OxZnrQTVJVa6uuKk4koj4LK79fJXMnpA3kU3fr3OkezRynVcVSMeTg02q xNMpuEb58vf9P9Q9T1okBpZM0G0MzLMo/SRfJw5Ia+gRIhgj+q81Duf3EkoE9tkWqs1XgcY0YH1d pTYKtFAfANzOqTLQTGZs0TT94+3dyLk/pQ0ys8avmPbx7HfQ3jGhbtVzsh/vnAqXRyrYHcpw+8/n 6fltMwaSQdnBQMtc5zWaO8Bbhw2ulEZy0N2dROg5ZKWMyKf6patCFFv56hPQMWVBKaRR2qGftWr5 +EiOTlvnqEHPtVc45HbzZ/dDpCrjAxfbyF9pVsxOUEnj9qeXCLTT2cwJ3E3qVJt0uZJB+k1YQGhy tb4QQ7lSdITOgbQqP+VsM+8qh6Mts8113Ofpp0BsmtiPS5vLN/db8ngjX1OBjpcQnxk3JGthl8Cp YtXpRDPPMk6YZJ1GzcyNAlRs0oICE2Ih1ygwjzRkjPSlPLx8aZEn4lRSprapr3tAgWTBmr4on3pu 47X4m8xHqsXLw8iHMGLhV/PzxE2pN+0md99+uxVA4nXPWQJFQ3y21HfLbQU8V9a0vXLUYC4bhkPl f74/AvhTuBrMafrmzymqKQhoHLrN03Npp4IwKuj1lCnuBmqZ4I41JxUQ2J0Wd83kWbtt2OgY4SfL zx5SkQccz8CYJPf09gqZfluHCXRbmlxte/40HLe/saKpG8bfN4Y/U+M6ssbKhCNd/9mTYl+dTUAl vmsZSj7oDiPQZXW3mdfE9wUVMd6CT0sltmb4lPnOWvgMF6O1Pk4gfBV4KPTOSMPyUGcNJXJfnvU+ pkGjXrSIgUl2sw0YLkK1zqhhSgK5K+kvE1HZcD6/LqGSXp8wbA8hJ4cD5rnEu5ePacy4PoCQVhI6 MnW+oVLin/n3+A/H2rFhK4N3qsohajwDlo9mUF00U4uVsmiUIKgmRToXS45l0kCDIqOlhZgF8gsl G01raIHaEU4vEoQwOOPNbvqpzg3aHBdfLpOiMlsRp0zGDREL7eu4jKt6LlHOyhTbUkL/05UQAwEb KUqjQakfD+uuPoD2G+luuzusr63oZ7o6fYXsxYrwFsoEjVmQsPjzKrgFCxG2E/wk+Z01dOYKp4uh hbDQ+BwzmTIc4cj9FfCK+4690LV78gFQ9MLACcz2YOgV2CRop92SZ9O74W3GkWSa6CiOiT+le6Uh r8AqfWLOsWb/UM+QPEArPCtwoTjKiS2HXgipPaFCjW6igmo+t5H7xHYgOZnD0iRaQYel4M4jKCnS lLVt8loNUvwQ+KYITUsmbFNf5UQa1zH6aD09xXSoE/T+7Dor1wcLFLZCDR7cNWNq+GPt7wbf6ths nWXjmlhoIlE6Mts/QYkywgrHPBGOTXCc8v1VZHqVTgq/EjsFVQ7Y/uIPSLRoYp5uEY4JRSZkjVye U7w5Ce/o63m3cB2zkrdj+RCyKd7HIMNVXeqda8JWUPvt1myw5pYi6wnBxctq+6khf0Z/Uyd5le0B 4udidIkoOmsqGM2W8PRXDOLOr+cIM7XXm8332GkZQzif9XP8Sdxma6bUPer5issw+IztL2QlUjUC Q67bagHITdzPuvYEyv/N8yUStiqr+qkhbaFzXQVdHfmNXmBklyDd2C02WTsfHWstXltmnF9qygK7 B5QyWCBSlykWiQ9cJtWct5dssDyAqHBqjpo8F+j7QbpYMmFAPId8VIH2vpJ+idCS4vcleV7jj+R9 4i/f1G6bW5SMPM+/Q76mmHaVtA4IQKQJiMP+3Wm5hm2gKMErUL4JfpDRSc6djq1XO3glXmm6jtZ+ 9rKaLdHSV/fOY42uptyj9HZH3PghAsLuXaMO3ngZvKYD6NSAfYQhzrzrwYrJpIqn0c3CSccMff/I bVkFC+y8bfIhCKjMAuKSeOqrgqfcRnl8ZCHxVxyLl4bSDT743myUpYJJShqrOmaUTggQvrwSgFh2 IOlxMtdXwenXCgsDcuURagk3O/2FfV8e7V3zw8UuQ6DlHUbSxEM/TbhqxHaupmqgAI4aNepYOIiE 7GbBQ06Hk825PepPR49/CApUrWBAp0C/w9vHNtecIjKH2NMvcEgEWIX08xZP/9VEGBkVklRruaFW z2ChUVyEjnN1Up9rEWBhHBG0w5wKgdIOvX27Cr2jM8WcQHX/8DVhcJYmM0MNk/Nu+cf9sDjGzlAa 4fVYyOhWYtIMZ49r1WWYt3VlH7hxDcKqVxuOUgilskhYL2ecUOD/Irtj+MoghhA1B27fcH+NAmpZ a5Iq9TfGp3oOzADmZu1ChAseDaBIZfMRrTLMABcNDF+ttREJ9TkiVivJwj8xIApj6etN3BiiKWD3 ek6fFRDqmFzjmKQ7B9kVaDm4aEd4y4Nx9SAmO5NB2x/w+6cpLMpKrcfa13HbcaLHImyIgfV/ktJj VAmXY0E/rChZ59xu+wcQUzWAw/bxKkmaVdwi10E0JExLql0BXGqugVFwxkl8RT/rsNGcVw/gXzyX RUyzgIafzQ6CWb019ggnC0JyOgnZqhWV7txmL7vYyi89c01P/jSHmKiRFwTIRuP/4Ne5OezV0EKl yki44yuEwK7KnQmmei61+45QHqwOsL5dEuvZq7MStVJnvG6T/CtMq1ZStgqB0GQnqX84zrB/N/3A 9t8UbaVKofZXMKGk7BtmsT5GxkjJFsq7KUEEQZkF1+Ix68wi/oMhPLtzJSN1s40x1WceFF+Doqv0 OINRGjZ4yjyAjLcFPyZsh9Q+1hOnZfHfb4QZk0VTQmfKw3JZmofg8xjUFePwo2QGg88ofUniWV7j kAeKy5269TKoAbR2JALXyyQi+eBeCi2o836BkAV/CXj58ohYtTqENR4GuamZrmSR4onWgoZ+05xe NBopBvOx9dCUhsCDZMMaBK8LftUuDPimAlPqtRceEKG3mifNV2VXwy33QZi++tRUKScb3l3jj6+9 BIlrKskuqwNV9VjMEyQuD1IXVYfJ2xOdMLGpF2nH8nyA5vudBFg3hKOR3e3Fcl2R/GBRX/C/rcu2 HbCB7KHaoCK1WavhntfJCS2527YKmcpmlpuOePeU8WcuK/iWAmyvtbVtpK6XSpxYLKTeDxztHKw7 eRTothIqHWmyFOT8/BvYtyIcNA8pR085maRXkp9TCtpi7GAJAPtCc4HlvY1DhBJEEhMYYgeCcUsG jGG0oSg4o7TxiUZTsQ7Xal3xUmLaysRjiaQW1DqTnhAKI47wqF6O5pKcFF5cgS28BnTlFtJPyOfR 27D15/qdpZ2JV0jltC6e6x10ouB0D3DTPflBH7FyjwOLKzzCWMF6Z7tzQQjfInhBIih/b2zNgJ1Q j7K1NiuKrw1YySN7LYFtCZTo/1oqRAZIV6UVsePtwgWTObDXpdiB6Vg46oiaTExPdYWvthHzGx74 atmla3aGFvvLKU+ziU0pIm/SIXHXmjXq+ZgVLKb1PBt5v1mH8ydoMGSoeyN5gx+fpF52y/okf4PW aQZge9tB9BnkA3P21F7etXSU6djo2jEIKiPm4zOuUiZPLucmTOTcWAr7Q6HjFJcLgB+FnxQB+Sdr 4n9KOM5YTYcTtKq7ZK5z2ewKmnbTZxUOutWCJ7JtezWOYAqqv+Ap4/rnxKiTtEIbbcTgAFc5Kc9L z+76ohOzME3ySy7m8YGSXqbDAMWl/2u4hnaVeFzWY8p687QAjvehv2ctI8Mo/HiCmZNpTHugcslP oAyIx1P7Xf5SdeV5HHrG4UbRl+JNJviOT2kGBkOwjT+rcGZjT3gfQuvMdh/WSzdwusO3r5+ER5z6 spVTZ6v3eoOJe5JwY6arYgGuSRmwpeKABd+fWWKGp6ct3OLBT+pzXdQbmhoudx+MBdWVA++rKc9U vJKW/mRbNaU8ytqPNunBunKv2XvRJ0tv4n2VyQRyTZctkoPMvOodkiir2+lD8JBXY/yIvGY9A1Nw Bb3Z7YgwVZXPjNB9vLsUBOMGga+uqeTwU6jQS2QbFXmRqxk7+rXCOnAn4b/2wWn3tPQIDqGqKCL+ ZD/coh4qxAvyxM1439rZflBDLVlzPLhg1lG4HAJk9gr0XRwaaG1d0L505K2WFfFKV2ili17hz4cL YCee10L8b4fRfIAjA0mhSbIUJj0tMe49zb0BTzjvrGktoP1LeCRnwQn7uYxMOdX3La3FOyAavkVv 7EfJoJpphVdzagoz119l7Jb9k9aWsIew7J+mIZw9vUy6xlUA/Z3r+riNf2/CdYyrwZZffHw0nImm ik3sviwKPYu0gv1pVxQ3OIy5uQ4OqE21OsdzZHtdxUwNG+PpH5VAVB1ulwIpITtBY9lN9rlSKeDZ vbtXhlwY1MNbPJs0JUV8QbdhLE5BJDeOfwJtX44WVlElNPTDhJZyaF4diGggtAkKDG1QBHQreUOi JElaaX+VxY3+BMa5ga3PWmouwXAZni/AsBkGgPfxw2PghFUeFXrqk4MMX+5YHrWdnnItVJOnzNaa y8wLI05Y8kZzClTp6MBmH+WgFPjIaCMA7tIERegkARYLdQQ16Ggfo+Mnev233LVn90/ajGKor9Za ewbKrdVBPMi7VS9qp0VbJtFMfmCpeNsCs9XVnwc0LUYWyqchjZMJM5PocCfktLXp4kez8Va/5C9H +aUeqlUQuJYyGuuczF6VUQJZ0brETMtIJgEHSbWojwVhQIGhUDVmDJqpLcz302FVmML+l7hAjFIw XyVKydPQltRalaZ6cPuPOX68oHkRkl7J6fwaxaNj71+2So9Z0AyIB5nTo0UTJ7STcx/vQEip5AYh QYy9iD41aPkTJhuulLaLQ/HvTYk8v42Zc+xpvLH5z3CRxe6N8jEjvQLxSqVXYaO3GOnMdrJP2/UC orpl/ZXpxyqxKFRrNDEcmBUhcICyarcwEtxLWIUSXFM52PFdwxP/gVtvqmH2+FnHhkHXyPlwSzPd 2wcXfID6EdufLTNrV+0M9tjUNBgy6yjMXuPO+szni519QxWvea1+HQe2x0AJ6Wi1iwEwX3+KNJWT d+vtE5xNNB3kY6sNdPJemQ8d7nfB0cUNFY/rEfGiDwRkWP5uJPg1LQr2ear4hTLqNZi33JkpETqR BRKQ5AVM8EkaeK4fe7RIYrjanbvt8R6jp+aj9xOdMAt767akj6ieDNbLPJcXja0qFnjlMTTukQQe euH1jNaw/J7mQlJCPvd+qKBRs28qvsud24FRshkX+sW9yXu0P/cJbFgFlfjGig8P8Y7DMJaS68ww 69G63ZWn91u7TBEINIxo5SObgYYIEzYao6OYOtfHP4sE77g4sWlrDloDz+Hf6BT1NqEwdx4nCLyj dXiweBNng+j4IHSFsmeQdy02gVrM6vOSPhG8++Fx2gLgvhWLvMkK1Zp4FU2ducrg7q0LwH2Flnvf sKIeea6Rv472I+K3Ip/xZScsSKMXM4YKhNS9xtdds8dzmM2Z9b1JPVimobXJagqmxOm4K5Vgaxci f6746ELUSrMCNc9YLSRcN9tNzdedZr0713AAO4vpRP7r4Rov0QoSudfGWUbTrst4i0Tu8MSydkSP N5CB+wP/HVaISpll7VIzm3EqnA5Z5FLPWr9v/7iWhndLQGqs8t1RKtb7+8uI1mWJqWAKA0bpin6J 0ea1HPZ3BuITyJUWlC22WuwHZzJ/QwI9wk+1xTe+m/8Iv+v60MQKJc1NTgp2G0k91/zTcZW4eETk GY+vzfZuY+YEwx4uSdaJt/kf8t5lglNK3fCA0ZDNTdOOYNKuP49qNj2+5z6xmlEjvz4zZajQCVMo Zz8IKLrLf7BexruVRyV5XVLErQMVGaufmkPhqTBXCB2CeUw8NSmxMSoVKCJiJDKQYn+iMAB9YRS0 j6juXGcdxQXjy1HyEKYTJJOV0Mx+f1XqPfzNt+cG0/JfEuzx4VMqe+OZ4Cozay/AoSwCX1cdEbMz p6sKDzZCKdRFKn2N+0zBzRHfh89Bw2DNLtW/+OqUO5BSlIGqir3eBSTp3QhkiNbSiAAxBRWEEhmh ZMYSz0MU1XOhyaIBPXstMxX0gXjHzxcWkFfreFxfGXmtOd4bsprjXv70m+1wJk1TBwwIQ88v56CV Uxc9MLVNd6KH0yvN5W3H1V9hIVkC9xlsRTGUGlOQQHTIpihQ3/T98ls9DYTDbXQ9BkiDGDJSd9AQ geCg6yb6o1+kgspQGgQ/63Q7cWMZvAve069i+dvl34OY2pOSsMDlN5lrZNELazQDNG4n4mE2DSyh mRWDtlGpxY5vCVlGS68EspUwTZvYB2VmMv+B0ndsvbUDuYGocEB5n+KUWwvpHt4U1hgEKN2dSvFj xSJwBGFt/n2yb5fMkQKl75APyK2qs0+OAZdCSYtPeT7Bxaw2Y4A/IwGhDrpir1kWRjaORmkiM7HI fScgRM7sCH9iTEtGPOECUICY+VYvbxU6NPCKzimSeZBGn4a8au+WS31LkF4AVrZHo1hd/cVM5AlM o38Ua/YD72xHksFaebuK8oU0jadNGxLXzgsWguXhgEBJHhNuA+WOximZE35tptaC8P4oDLLUn5x8 WKWiZjrbIx/7oRpdSUpwO2eitEGU5Bcn7JwktV3rNUuusUIEQm09pGwzLYt/9sAFKo1hKZJsScA8 aokLsm1ZLj91kLf5E4mWd41iwd+KQDiwuejlYhPeeymAMQtnC4o6/1zcQpURE8DIQJYiqtSTDoop 5BaaKI/G1jwCaQNpJDqBtgjc27xpdmRqzR+gJc4VhHwEK5iZcuA0OHAmTNau4LQTa+ZtNb5bgBks zR+Lci/odUIbSdl83UbOdQQCJWF1oUTZIgCFd6rx1BKVwGE14lixkwnZD1k7YhT9V8mEilfjp1L7 ELX+K+tBTRkDpVtUO90g2KiOFyy6OLQJJQwRlqoIMnbaSLPGOeiu1D7FKv5pCdWsbi40ekbhGuhU m65xcMb/I9e++bWzgtanLkrUo7WmlYAmgMendvfx3OmQeJyr7NlJICwe9p3e+4UlS3QcYQlRlM09 m79UJw9l71KkmoqtJJRjWXAOijsehMpkMKktL5TRiTDJDGKYWO/hbWVlcxe4kuWlPzHQ3fPC9/cn LezAXuk6fSDpSl3m3mXbr7C440kJVfPcJqDNcemjkrYbpQihmW1DuKE7JQ2wPUu0DgBEP2wRGhEM N+FBnMpaitgjaVVXkRY1bmPXDYJt2PE+HsCskUgrZ3o4fBAdZC77S8GInhwIWHhYuxkDoj1V1y2L k2Q1wpQzpxTF8b0Mvdp0WSw9QyNwfLn+1naR5bOfcnDy32T/ud33aT0IP6/mUpCbTkwU3q+LutsF qLm2hymDuALQMVL+Y8YgQszLixnDkBz4V8As87NT5N9EK90ov+uCoE4kw/BoReGdtf2zpJ7GQh9a LWkrYBzi/QuKTEaTB5aGANk6yBar25vlfv80gNyA+9cduBSPKRYp32D3ztXqKW6aPkkKwwGlX2/V PSkbP6uG2oEzxoLUPS7ceNVsmf7j/JVh0Omey+L610n0xWYGbPw6cis5xsIIY1DUQa5YxpeqUu04 1lBHEaVZMegjOE95rdxgn1dnf1/b3ujsKmMF+pyA3ac9b5DZHbKY+72UTxu2FOOvHdBe16WnatYg OD2G8Xqn1ApxEd41e2f0sK4MIzze8tjK13XeCg6onSjjf0wcOcMpzjEMdOxPRk08knQtwK2EVOch Nab3FMKkyti05bLDVFKbc80bwbbvS/vy1ZX+aS5CCEnWRxgrVsXp/4QOSrr7s+lnplOjkBSmh7/C Y2Cjfl2oFAkLu+/BKxjNAmi+PvYCUDJtkDFKwuZJx6KrK+U0gcKsSWF+5pWKX9vn2VxvO0yPMV7p 3yXyQiVK9/FeZ/Pj103WrQygv3lj394ehQQIyQwlFKMDO39OJXcP522PDDqugkUCAIIbm9gbTqFi RqrrlWai3lrqHv54QXJym0NDxBrAM4+LMNCb4Jw26ROd8sbUBW9EtA6UMocC9rWFh8qGDa2x15vQ tRuDLJeyLlbBlvlkHsZz/6GX7G0TQwyK3+x0BxsnK2PkK4tgnsUas59XRVuRZ0s5e8sE8yPJsxSp LOexXn4SH4/qD4SLCIrEsLdsUbOXLWYyr5qdXXk2o4mdIxstJ3W6TFVQwFEY69T4ZLI3nITYa9SV gn4q8Sy1nLSX9OfIzNHGfjYd+7S+C9o99F87erj0Org/Jwa1Cww7UVAcP6fdurR0tdxVJHFznrOq AtTLms0/qC2+Y+9DvtDNDGU/eGkMqz/oO7sCRQz1Q+XJoCQXaLbMfIDsVs1HbyxOjOyW4OTNXH6h 8EZ5b8ofjhgHLjewwCdiuYEs86aqK0yABxG7mV2SVhA1J4y1qzbTFyJM8PVDNzHdFxNVh91jtzUw qjf7sN6TDy2yNMX6orx0h2gJUFJX9mR399uNFf/f2sWj783jansQ5Ewb+Vx35Q7572xT2l4St1xX CRBz7Xk0FO6CAdu3PUMvQ90AXzja9OGA8jrsiczKPb4KKG4weQtDkTojhi5ZG0+/NhABs44XCx3U dXfpgoJ5+7xvChNYGONZ/x84US7NE7Fs7t1aO6s9mDOscppSiZiJI34lVkw1gR3KmLQyxlWoAS6z nROWH/LjvNc50+mGC9L5Zmjqm8Gy37CKswhQJEdm+IdLO7uYuS10Qu+XbvPx8dn5opXyDfIhc9Qm 3hs1YvBRYirop7kTvsdXZ7dE77C0ReQijhiicvISbcocmavAJBUFIU9o1m43y9PaHFDkIBlrIHlR PWzU+2sq6vcUGU7sQPWO2yqpxC29pALPryeKPq/iAu2k9wyQ73HQtZXfR7y3wsvt12TuhSl6nlNh siBpLy0UInDLeaaoHY8v2gKgqLxErgOA5asuuBql4sfibFtsd0hJpIHbotY5zof53jg3KRoJwtOm R5alPZ0LtUKCm/wcHVi7MbtFr6joyQrVOFxRIuTl7nNnzUZfFeRTv3PlSJCBdbmSQKkI3tynvjI0 pj4dwrYB7gikPDIvy3a0pfT/pMFPqQ8GmIUJsldVhgjVna/pdGD2ZxDryC358fqx/LxDM0FpPaW9 PxvilgSc7YaMDoaVN+BJYU++VtWe/1FU6KMrCP1o9EHW2RwW4+zIb8H4Wxt2KkhmoQ7pokNgmZKz FOTQ0SVBWNT9Sctj1Er63ZsUiyz/3nwvY8XrgYoi34c3oeNmkIBttO+PFMtrxn/tKfqsYz3ZOf1R 7rg2GTa8npj2dLaSv4BqTpanWsVnKR4MEKuyADadRY9a22Qb6+GLnvr0896rGjPzrzUqJWtt61bV 5MA7Tq6t/zFXgnuAtV56EsDCHo7+PxTkQLcEx6Lx1uczzDm7HNDkAqcyXREZt9gooZCY1DO8dSwt sL8R6IiqJXK22FJ78Kwn09P54xrBs4QTa+9WbXgZBjqQCdtYjwvgDtTkh9rANs2MmQsDn0BclahP UzXaMvVSqYEERtcvrkonKPSGL4B8YrteGimYhv4i4wmMTPN3Tejd1S4uO9Z/jwf2VZ/Sghj9DFof S56N0zLtn/FCCDZfgc7vrRMUzwiXxtDq69uadvrfiHbbV81AW2FCuJat9YchQqhNLf3y+th8SQEP owQXC3X2t5fgnXOry8noCnnF3u72yGDYU04rrlmHVP8w8OYHwPnMZHQoFLSn9i1htIhmRSewMmaS RlcDUPQo7rTbHdeEdIpFpWcUWoO15Gs87nrBS9TPZllats7asykXHnjA5zJXE2Is3WUQE9SxbbbA m3Y+rxg9bqtVQhwRpC63OLciuPcv0hT/1Tqofvi+fH4eiA8mDfyugaYSPmv+M9fh4zSJazXQ2dza MUZ+fDGoLCEzKIcS2UrYKZhQrRILK3Dj8XZONxDQrqPicxyWCkPqyJwD6qQQ643BhNb+BNfFdzEo U2cbfwO5MaeAwE8hJw3kxRWNz8DlqhmnVvDVKhhnb9o1oiUPBGJfTMYOaiPAVYNIBYd2hyENJ0+3 w0qgv7a2XkvbM5CnjtMqhpcKpBBP1tJ/3+G8ie+z9uYB8MPsuK+OqGBmbdztJrjMKCB8iQv0goGR Mxv0S7IXkR1LZRmSB2pgExxLwqCQmMhvUtoEwDn+bZn1RSJDzClEGQ6tmvVxxTekaxlLZRgCslhW g0XHxEoOZVV2wFSuFLrl0NBUjxTaUG6dCjArfzuB1mUT1l7iTystlkrksjYRCIXK6oacKOy1qOzS wJtqXg+6zFAM8AXhPc9K7Dy+Ehp0zxASz6e+63E5NedHgp0Y6x2DMYVijShtkjI2aiHQEVRRrMgj ul3i8SeIfE9RQCgXHJkGbLNV3SCNS4vSyJ5Z04zu+xJv+hwLw9E7ygR7I0PhGsIhB9NPmZKza59w rJLSjAUydSu2uRmP1xglECaoR9IODjk7iCMK/q3CaGwRKRUdGRswqsAHLrLF6G/MnnzzH1Hf7HcH Wd03RxTEELYAQTIIzYMEcksZAxAykHwALlGMXNx6FIVPb1S6h9whOHAV20ytxDNkSvr7FLekegaq XtHzxZ6Vq7KUORRCf9eyghG9Q7mkbNeydjnvrDlnUBUr52nLRWWLuz18vtc4HpVHrrhBYyfvlP8G YCHkpiveHygChHHWFELmyw8xdoteDMGbE1mrqOWYX++xwmgeWHLNvB6joIfH8oYee2PtP3EpE1fO rlA/E/miU4GI8mZ9EdzKKCwJnplmypr2evb97raMX6eO2x9ulso0MneSGlLANVwe8Ta0yKbsko6w JCwSNseYLBATPHLazE4QASMQQ/SWp1cRFwEUtqNm5+hVrROEDCOfKWx4/7HjABejqms9q0n3Nq3d l43p5SADzgt/wVjaC698TEN+/ESUGWKf5jEsHyhrKIvSFUxEAYtaqp0P03+MtEu65aD1vm4+5gh3 LC8Hop32aFWLobpj/qvJz0nXkxeneB9y+2Zpjw0eJ+N7wKlTMaPT9beui006ifZEGKF/EnD6m+io xBm4jWnDlbZ5qoee85EjuudcGmznpTJlfR2Pu9wsqHD8Zq9kKIm3Tb2vDCicq8aKYp7Tbz0ZfWh1 wrf4XgP4vfGRaKrq/Xyjebp+bD5vRNzNS1M+cjVCQ+E/RBndT7lgdrI6pNc29qCAvjxg/v08/acI dAeYbbUHa7XmbJlCMQwc7ZgXx8y6d7DdMtN4Z1bcXicr/O4hDJIogeF86aPLJGAACPI12A20yLmd GCxlCEAaSpnwyKwu9RH1oI5Rx/2IMn+RlFOfSJ5OjKRVCJBqV8BT4Vd8Fdxc/xA5shLln6YsiTij DcUPjtzPFTFbc8OW9v5srvat9vug9QCvsF9fCvk6TbPHXug850TbVkhxS6FQGuI/3BNgVeVCvYQU lmp2tU//gq+d2zaipotP2dCTXWyApX4y2VhanNxg0wHfWZ9Q0gEz9td+p9deJ8IdYPr8gUAf3jhA pyQ1GP1UWf12KXxRHRcHPS7/psuOzRtXT0V6sd1ol4QcW6z7+pZWrKHoEaKl7tzaLpEVXWQ1SkEa N8Tc0dr6hoyab5m1ep6B3uWCk4OJWblqat41dGRUUmgR452A3UxUzHcRaIVhk5bfWUr2czb/27v2 jQVCbeWnS2RUU8tPWOD1GmGN1VGBteH60WtOJHazhAqLBqJt3opnlaVMSL/cMuXeRIq0V5O2GxfE C6mjC0zonM8MJZO/IKfROHeWBpjNS19/oYNvEgrRuIPTmVQ59z3Ys3+aXfnWgYAXXjRGVNIyuMUA T5KbkTpu+lffj9X6PV5iZnN1okcyAQi6kS9FbLhjMDLA+xtN66bHLK3nzhRpBQF/FQtGPKE2zzrI sVHXJowcAFjT5QZgcrxWPl/KuA9sfZKrakNFbQXQSsZAXgJvXozbA3PLDfRsaOuhDfDcbPZEFa44 PMIvSIwVeAit96YbNbI3kIfGfx/5X8lKwH2iOw4rx+pQbJk21HpNswxdabQ9MSQw5fEbmOAy51Ch GfQTAFqDMXBrUJFvODWK2t8tNSwaeTXZzCJsbauMMxwEL0etwVjUGL7WciI+0J8odIoQk0Kb7xFa YAPvgWsrWL8eTIyuGlwn4QB1E/24AX3DyutyMgS6V+YyphPpjNkCGY4J+dbhYYZXxHVhBN3gg/QO TP9emWqUTigrdPTLy7FAJVuZMGYm3nDswK4U6iubcitOCfzkGB4IPQLdB3HbN2bRh8nA5CaAQfoV 53y1AuD5tQQEoYEEGdSwYdwZ+BJ0JrPMLMJGOkklVOhMBvFBK950QS9AxwiuMrKjcSWTanZvy8bc Fklmd+4mf6ooagKHayHbCyRIKsNGeP0sczq1tCFRyjfDmDJl8qnKgvhnY0oobTdXNUKMbO2YTUsZ cHPtn8kgKGJmxtIDBK+BJ1wfrZWTb1TCNIIVKxD4zF0pGuKbZQdf4aDsMKZcZIcbQYjyBVjcP0dU kAkRiytoKF7Pe8gZ5MIG3zej6n/H6IVncpOaFw+wx9854yR95LLAFSoZesYHGV1xPAGC6dZoMSDB nm6kyPQAFKhmB0Sn/5toEPnDIDCDHnKy2Q8w+Z+x4NErpKdkQ/4ER6w2Nxw+6q1dgarN7qDQfYlr kBm5UaE6CrQbQ7zgn2Tc4XFB+7UGmI16YT4YUFku4tl9wDN+hOC7jQkVMI9azdeT0jDRwNoVGjmN tRu/dYuC4HdhaQPT8czYL2ydO4EvBROqEebG0H6P109YrzpKqKGsISXO8xFTOjWolvJjaj6K6rhv jxnB085OW7iDr4AqUWrmsgBzC0T+tnf3zX7bSlP3rtWVT9Fe7uHmadrPPgySHaflU6AUB0BdylrQ NhgUFnF6yWQ0YMn/nPugpD1AvMs1fLxDuFkZnf0ykQ+cNa1ZeEFhJuyj/2n72OqqxDrUM+mBdUyT Yw1zFqDLLXJ4GIyOdc1fRcYSZcD01kDxFIDCASdW2m84UV5TQCHk3ZTngSXsiNd7EuhK6Sg7AyGP N8QxxrFQT1oMf1U13cLmZYA8xaNnGQVDBhBVxrRnv86NeRT3xcgtMMqpVzEQoOFDjv94Izmmq+5I 8xHOXK7TwJXKeKjNt7RsQA8sp6npcV9TaGif48DcYnTI5S08ehnxu+ofbfEw9iaIY6c+XU9Dh4FL EtJha0Pk/ZabCV2dYXPEWrQwM7vuLTyR2aMsQQao78P5KCHqvYsN1LVYJsdhxLJ0/Cgb4o3roO67 5XUIz6ako0Heoyfbuk4jCWv9+gEQR6FgM5ZHwHWaUHkD1XfT+DeLCEc00EFNhUFFm+gvPN5mFsDx XZeybpRdJsTqYlkgMVTrBCrjSEFCq0XcZAqWH+0cGpAazN7oGkA29D5vQqiUbTPe32K67LfHh9eI jQlgm47uDfxJLA3CmcvoQjJQ/pLLVlcmkGYiB7ZSFXLuufBCSGgjCqLLVqftFlsyJSJHRaMqzLxR E4KKlJsKoL2k8E3NvmSo/MxyM1UJTKpTHj/vOkQUxGoh6k7mbtYqDGCYbRpH6H0tiG12Y4e2oLXL zmG/YdaeDnU2RfjeJt+6bIFPZkmC4aZmtjCgv1Jljp0Obv4za/tOL06/tMgjlUfK0a1Lt2tl0pct svTYnalKdu37iIvq+5ceC+4Zk/7ofDjpq1zETTJVKbL5pEJuD0w8jBchLdhgzEjVtVWZUH60r3Lk f7TZ2m8B1jdvHZt8ZIwSBza8PSyCQD08AzvGbJo4GuoKTth0PIQvlrTEbMrEIjLNTmxAS3Ukjdfe JeDkI0K4SGCKvX3WyJK45tivNfJEdd5xbknpY2Y9XAXVCofcigFeYsS7sVUnukFGMNtfuF1ykD23 Wgc6/NcsA7rTJjKW47xEeAj69oCZ/mLRRnRFJeBWhUUo4/P3fwl4IQ38yQ1kHDHteZPN15gfcxch jolltRkN4InhjSxEkTqckcudNKlQ8Hc40w7AH6CSw4sH5yPaSWQkm/f3GGq7siYbtyWMHE4DAbxG /E2O6WxTOEfUMOrJgGKoGom7zR3u6x/jdg6/JeGBj6zY/PP55cW5Smsb5rhQ1bQ7/y5bVCvBhcZa XKo9ot4mvxmWat2ygeyYgOUbXmAB8W6AaUx+3Um6ZN6nfpmo25uNebMTuJm+cqkGwiIochZVuNJg IfmTFLkuf7H0fwNA0wl+vonSvJI0WJOOgniIg6vlUZr3CPpsHi9moD76HBqg2MCu3RndOVWZ27PK iRkKw2u3gBvMDwJBWn+PtwcXL5wUt43TvPL/ivO0pRsDzzK/AcJkrPm8mgLo3an6Fg+cVDZ6/iy1 BVZhfRxZWx+Pz8u8ZimE6UT6rkBrsuA7V/75cdO96odn+zpt6Jbb7gOg6nI6WtK1bzdJ8EA+ePpt V+FJlLIq/U4tzyGemic+1PBjrUBe5pcMq7pktJvA21xb9sBOw7KzVgwbS4tUX4C/2t7LfJxiDyWg gHfYuN7Aq5rCq7MjfWJZSgf4stw3hW9P7Qb/DJnS383dBvNNyRe89Jd0d/qaY69nINXwqlz0vhzx rnofsNxnh23Xrt0RY44b2QUyRWp3AX4Tn8/YVfDkGqqBIMPUXR+uzUhPXwN47luIr9aKIT3+JOa7 33mU2P344aiWK5TEbmni8LrX+vgzRWpdqPovy7WNTT60chj+94Ijt84geBPqUB1r1oPH57Wm1jBo ErwPNfApoNh4ZgHll47ytMA0AQFmPPHaL9jFzHYH1ZzMoadrd2gi6uNm32GQBNSN4L++c0cT1LoA jtCdPlYfwQpcKqvwF1hCXkqJ+vx4S9uzoWZmYhD2iy3xnk4KBEhlkZGINcDgkc6FlrcbbLVXXydk H0uxOg5WsQzQBbmkD4X30TN9iRb1wW4bQH2kxtnlRSiNMWtucoN5HbVKGqyIHJeEFEu8Aoxadu/N O9/Nmc0mng2wMR8q+zeWbLxBmYr6lPgywMoxMH+jHmQYAHdf5iTuY712MW/UVDkVd7SXFNtyY47o nz93xN2tM6Bzr1yxZCsy42L5CKT7AgZRiT5+cQqI43Qt7HOGAcgQHf8li1y97+lLHeRIPdHVO/VR lDfoju4LxZjIMvZL38m2Aw49rY55F7uc1GInqqVaKZXd6lWNkKF1mqr6+GUookx9Rpu5PWlq9zk0 ImTk2olNASFz5nc8Z6uh0OcNishOJWqLX+aILfLAs4uplHqcQ0AtqwsAahpBU/JeEkFkOMKITUnR fevNCW/vVxK0dhFm/d+GSfXxjBK8UINDK/AbtTt9miLbstpQmRRZwwRHQqQiSLwDrfYvj3up3nEP STrsqu12OvLMmAMTkv8NsopNiC64dbdN2T/9pHyejzO4r72Z/BxjH3voAZRtUuqGYSVLm+pHFcPC KjkcZBoF2Rssid6I+eF5BIhM0VnGL7zVSxrRkaf30PW619lr+aysokTqpqCAeuSnhAMmeTnjrMHm 49Q5XsQLY6HCVsHhu2t2lyPj/PsMPGsisPAUMuFuN4oHtOklzywy3pz9fJBQPpmOGULK53EgCI98 RlDvZthYYLOCq9/NEMMcfZWmxtfprvwb5+eRjGC0HZUZc2w26voTFD4fSJRn3VKrTjSE63V7mqgH Rjsw2n0YkICSd+gw2MwNpDf3Z1L87Edmax6+GOzBlDhUBoqqjYEDXNACH3NNHtSRarQS8NR6biwK nrHDNOjBamdVxo08X99o7CUxTBNGf5IAYYfBTMhdPDXFNJIctG6srN9iLcf9CuYMZCTu8WHpC0oy hm6LIAk+HgHqwlKESPL6l8TyVl05qJhSIVn+QRqdVzb9IRirth/ueaOwcWvtqRilVfDXnr9JYsA0 726Cg5boEb8VJLbw9DfxPJWw0WgjjMndbiVQw57tARKJDCcGW+nGXy8MdMDBm2SRWq1OW92C5NaH uLNi4rFGcp1YRmagRT4q7hSmpfkcSBWSabalkJG1QQ9wYi50bKOxFGD6Gnp/UTPedtbOUd8ZqChK 1NqToZIBwlDLAkVGqMVZD3WryBNZ5hWq+tO3iPHKGlj/tVc9yRBACzfWZXZanHd7ynHl3Gl3+ose 2nKu0stAXTWY04Bok84eNUNP4FRiRPYvLpNx42j8c81iXzxVTLKQoEdrkma13a3lYV8SuIgDw56T qmkdmqKmb+Ti3MsYCIrvzapJLsBFpIZenxUAI2c3PW0oHbrrppTW93IG711KzbxYsRuA5+OiZE/G eFDu2Zazj9AnmXRI+5FdmOTXUGMTC/t6rDCs9T0TqFsL7TlZTd+VDDXupMjGIIyok6Zy250VmV/y WgEgL5qwlHK99b2hksnYifH+6mPct0ksZ8m31Y09ra0QI8Ir2O/LhCe27z57itNgFi/Yy7J9ZrZ/ cfiN+pGDjNms4rzQ+pMI2gZ1DxSMBnulNzT91Cyk+NHBKuNwXghjo/hrPNzG7EhHSC9mXDxCy0NI VzX9dJPFZbctqwKMOZHjOelkNnYXYcCES+/otcc6sDPDHA40bjVbOLvwCSGWNjxxMpVnVksLiG8Z ia5oK8JqTRAgxDQJoVkQw3jyhjdrGvCe9ezfaN56R1HFYC9E2jUJgk3Ig1Wxnpe82vbk55ysIbsC KO40rbYh+ivyN6sRL6YBDqwQM2SazgUV0ihYlqvFyCtwjEHOQRjMTKaZ5caJ/oof0OxQOCZuJsKV nHGiCLl2maS7qXW8l2dKpb1c4qYDGfJ9Zo0Fwm7J6fLUoG7oUAoGWevzNILRz+mYK3GrZv5wNciu ELmCBs5D5pKo0MjhiMXAzs44HFrAT3jGJWj2do2h5FhZkLj4DLVv3vFI6v3z9xprgKL3o5Oz5CEh hgpYeH8zRHHGKQuLMW7baUvvrkEBR1hi1wrHldB16cnnJ53u/iknya0RTds+fC8uCXsWHeOKnPKq ssWkhgnGkiZBpHTwRXIo9p1+HvVfEPTMZCpxyTkCSvTnhgQ4f3MHBB+UOV/ORbV2ZfdOitJcOQIj bBXxLpkHqDUsr8rLhIpMs5lVeuq72Ddgxa2SYok6u3yjH7Mn+bGfkMO5/kkgX9kq3JFu4UnJOKQ9 2CAZQDrJ618+yoBAW8nug2Lf0ZmDq52MN5Cvunyv8jLx/VwGPTdQ/7ISxLyPm3TP3MnYtwe0gxJy Q0Z04zLtiA8QNMsePXoapoLO3G/UtJOWknBWYu9zTVKKe+ZW/NNe0wOMlO3DQU1SBjnERO0I251p ocz4jJoiNR8jwXEIPzY0Ykup0llieiIrR//Nl7zI6ZUZ3WyD3s3E3jlYaN0AzI9nJsLX+oWyevl9 NkN85iHwJFC1kdBJdWgeC/PPwD8P6AKZZHNf1/iHAdjuC6SQeOh4OrjEpItiD2x5bEOc36YHKOO3 N1pMKS/uIFZVGUXvNh+ToW05R6ArBCixBqfnhjiue7FDBl3Le/6g5axaFlLjCUcHHOZEyVk2G+ut ssHtHJ4Kuy+NQAhOvOZ1g8DKhXDMcfV8DpYYCp+I8SUTfjGy99IGRgofVPsA0J+lxOzwIqlK1ARj O6Rhy10bRGVqRotCeMBLRFXhRkkZReppxhvgzLz57d6H53EKX57imHK00nTqBXuAEhTyFNu/4KqG v//izWnFNhPz49xrK2ulFYFMAChOkF0pasVm6B2wjf0LC2r+8yPJK37K6Uc92f2F9CZAhfbAQBUn 04BD4XmFfzCYOZVWbfshfsg0FTCZPzMOt0rMPN0Tk1YhQ/f8UaFb7coUohnT1ZbX6khZcbI0CsBZ mg1YpZjfk/elpXyK4//OExgdEgzee9cmBwXNUQDZFgVFT/vI5G5vQaQpC6AkCQTSKkhYV8VUd9Ry X85tvjjrgocfUlhEUMSxkQdUi9Fewb/fV8gDlssN8fYakUv28iDlOS2IUh69Fe/wd7Is2HhQHjBb UfPm+/LT5KhIrhcg+GyvJqMLkMyxEj1FI91cjFAO6UiOJ12c0GdlyyeJZXivhPZy+9a3LV9xcsvL Q7JC8bFMR0jXZ01Ze2a1KuTt2yOn1N9iD08oeDafE312ocNNt4zZ4bHZqrv+48xt0W/IDjensR5B /aZDoYmLh62zcWp4x/0Ow2hFFP8BcRfKY4RMmx+QhvZa4BciHxNSFtfG4//RyAnOqp1wGDbIxaxZ 0O+U7Q1ELakxo+XSVFyY9x5BRVqnRbScW4qgsbzeZXg782hTjtRX9vfwYQCoCEM/TyP92GDInYoL jeBekgd4Kj78ZlCqi19KiubmnvZCDtp5AE2TnrGgnGv+2wK4SfFIE2I9VgQo1aVxqC/iaKxJ51aT pAl8K4dmE10AlUUdhI1zln5E4/16FX4E3Of+5dDuJXo0btL2tTxvbMdIbfKwfjsIAu23Yv8/QzFk nAUGfRd1MUJKLauKfMpnTnnGJ19VqB5aB3Rn6b9rt0op9pZgcvZKstQdy2B8tk65r2NLExWT6Dln rAnje5ZBFuoPyZmMc9pD5hUdqp68rdsveWX4hgUS4SSpHw9TusGCVDtw31bzlpsrqCz3RN0LfjtE 9WdIHyVhUhNee4WCie39J4C/1pzpvyZpY/+RBjBZqGSRhfHiVFr6Od7f5aWxfd48lshNOUc+XYka slkhXydYcyegzzyZjgy33mmj1BaaHK7Pwnkb58J2fm6eL/NqSEsoDKSCg2cgGuHr9jKJalFTwrjU Wjm+W+mLCT2AFzMFEKwaLOqr6yNlCWOB4WnuGHpFpHDesC4bQAxvm7lqyLpTxkJ7Qhm3JqqzI611 Cewe2VljMHNGVs4sJo1cwKmpPr3NY3HDMfP5FsV3ZseldzaXLZOST/VFJ+FOVyzrMI3cbntZs8bx S9IH0yWTkrREP/qWsQSj607bIMeRYZJYIK2jU64YLQTC52BV59fh+ZLyI+MZCyJXbmXzxHhzK04y MtzAlsJu7HzJn1jO14MmMCP+hS+BoCa1R+Ef7Xfwamix2CfOeqJ98OOWmcfYjCoBFM0OwdWFlH3+ Kki27AFxhW520Ex8L68Dp1w8h7dwmYW3SnDkp+DROgA5K9cJr5VaxNM0DgVvLnzJdSSdSxfOs52/ M0oEYLhErVXNK7YHQuYKEjapElDaHzl0yeybp4OlR/+N1YNWaDhrtpspKteGWS6uiCzvA/xxd4DY 44ot5Q0Z1HTK0119TCG+WDwrmHV1b5qDWbAlqsgKbo2BpNVpZ58XuiASIPByTmrAOJsaGXaTj69l qtm+LQ2p4fXwzvmSNSkEJncMX6ohA1CVZRJ4g0/Mu4Xh1eVAVw6j2cIDtfoGQmfYcrz4D/EjtLsI AY/gFR7EM5d0wa6SkGm9lLWv9Pdu1K3vp5iA6UjYrP0alBYLjAKXs0kIjAc3XyyFpotEDK5hCnFq eutZTVgv+uAvyG/MUXhMtHcBo7SZRw8mmTEH/6MsiU9lKvDoRReEfFrZKCYt5gEL9E6doW+qjDvt CYm3j4/0EwqfRMBajk+tjqqvVROSQzfvMlCSrU+FydkHRZKRl+tWDaq9OIyk+Wzz3SnhcR1XNER2 tmaiiGQUsECTc5UEyNjeCn+/KX4Dqk7TrvVY7LalhyxEQ+5a8QCms80yQlIrvDVb4tMuHHmC8J/R mEEmCYDYI4P2d2w0VfSomvoq3LOEJgvokDGqt97j2su20hVUU6s4JpOLgFyVV/K4a8fNczkothWR 5blE5znyv+tTpn+YXrVdXSj5BrqahxkBYCSQAWaaBQe3lygqjitfjZmYgxcj3UyLZ4VE3CiYcse4 tOACuF2UrcGI7ic3mv6w3QoCd0dP6jUYWoOkwcPD9I3CCNcYA9EX0McDHudKZC8w+uSVxLHhP7jR sXmj3zGQwxexpY1eFK/HMWChAOT3aATndET8Yt1cw8NeMlaT7XlbxN5R3OVoD+zh5Ra7SadPn61X KhT7KeQR8q7QZdjrhAmucYFiUeWX4fO7sobG1T/JExMyuhoPuuN/FBJR+DmTgPgREV22he/UlH37 D+xoPo8pdkdU2Hxa1oUbxpRSyiBvZpDMtRMdUx5bxRKFkPa/XKjt55q8W7XmWrqCGabu0Y5ZtGs0 7rKWStXQEEgcPCS3KUv68GLOBEpQsfZSrjYM8htOdMaPj4xxmfb5SQdezr20e679iL3QUawBNZJy Aah9dlBYeZMkot3SkM4dUSB5X2LnK7vjSCYVZznrDNcO3Ql16Xb8suqQL7Xg2Qmw61RWmQi4cKM1 bXFjgCMlZD9tVsreM7RYEB3wYEkrEttoBlqkeXc/Q4TQBv+1UdQqEjLVBk42ltCroeq+dQnmGkrD jvBGNGVEH9c2LV8CJPygqHeZKUzKc59jao5qsJMxckjaQn3m3ztE1l2Xk+ANTcgs6skmTzCy9LFZ uHZPcT75PrHVELkELTtns+6xFk+CAFUDF5F6fnYGjueJ5cnmpxLMe5HlWM2HObZ3vtf6jIX8nruN L0MG/fvoEcuDLj82V93K/YqgJKYtafuV+KVXV6Oe2dQ3yZNQV0Q/A20B4Ph4b8Pva3Hxe/PisEtl HZbyMufBLzJN46XeZWxragduSzb1DM43EQWeItmcz5++HubQzLVHtsBXfDstcFd2qiA1KdjKuL6z Uo35s4xacmu5nfdr6G4BfXsTUtArcZA9gXQkCxxMQwrw1ESCOX0U8abJm1gJe2jGR9Nco9/XlOCy i8XVDRk2Lrd6TUoR4lGvYRXm+6ijrTV3lkSIGSAgXyL/QNJawK9mt2iGzcKdYGBXBXCNrwibPSGg 6HOaR9L9fJu49h+wBupPLOkzcPihX9txtUcdXbf90lfGTbNwnE/Jj6IDP8r1mBj53xdLOC+tP9wo dNwuAtMkpn5WgG4sAg/r1wVtrTKc+yneTwCjPUqGN7spBHECOf+13RRNaSI19fFH264HosyX0Lja +FsmrgC7JNPIPgblGalWXugJKOM2qNUwzGBevdrj9J6OfUa6ULJFnWkvLVuWg1WguLGDjLWLuAks o9yfqDOy2KWAVoHNP+OQNWlHFSWYdYv3+dujBZ7xiRGCtZrp8Cy6KIElvbV/RB+89h6jU+OL1/CT 0Y9xwNX91yKAz90G2N44khOaygiD8mEdDtPHudeAuDg1PS/Fw248EZaSPzPvSizSw+rAysQMNlL8 nnW/ujzz0ooTCTO9/4zRQcAm2BIhBgKXOun5I6MLGHvzOCEI+fVMHz7VfUvW9Fu+pVV78yYHzX4b 7tArbKd0X8HX9Djtjb3/v9HL5Gk2ztTGum/bpA9wb9UCMMCf9ojivqMPuzGyi+RrIblp6DLOXKOd P8b1o22U+ySnM8gt1W2DGdE6vQFA19WLDWxUu4+ud0e7yV+260lkDo7mjjy6cfvWUrY2bcTaWTj9 tLGTQhS8icuOrlfeU7dMAYcDz2UUa1s20QOVD9lYawXPGJT2L405HJeMA0nTBUXqYl29ft86B8/M crcjXOm4XFQySpzIT5y5JcZ7Fi646wztdGEuALDGtVP7HjUYg4nbJ/2Doik1RMqZjhuCwyfRP0gb Il2elacsmd2Sh+GWM5N2nc9I5PWEHcOcbItMTTJWCewqt5Arvdb4hriN9JvZNUiKvcuMiqmye4aH DzlGeOTrlxbt+K51VZgPO6DBdweDhmg8m2F/Wwa+gNZEVlXRIavpxn3xbNRKuBl69Z7UK2jXqux1 8MX/7s1QLMIFm9fzpPMuIAJ1MTMMD2hLZgKTE4CZbKALy+uZtLNM88yXSdOqA2RTiBj/rTimoRLO Bbo4eBiOJXGSa0e0kpv8oeK4QfqEJEJxVB7/HMlCrgDr6zQ/Gcm/wplyfaEmMoUN0bz49LZlC0KY 4Radsa/wHPsnmJ5zYHmMpDeSqKbA9Na5HvG4jrY7ZeEVo/+tMBO2gFw0d+B27fiAO3s/CbXtuul6 z64JXrNIvQR1OgLlP6Zk4b2uOtqPSNi5KCMOUcgxw1JgK5o8ZYT+DlYN0A+aSsa7vaCDWQiGt5xF SzU/ECYJ71RCD1AwC1hJieQNl21hxaeheQkMFNiLlsst2A8CHBAeTfu3OV+6kLlHLHeXfLrV2cab RLwkEG0bSuJQ7i1eX6Dzh4ct4sNdrCYhXiiDPH2i7KfWYfU8owQRPpdCPn52khsFuNT763PTtmU4 cGDMTgyA1wND/4R5OKeiH63LnWvjFsHNSwU8tV7191MLv/dh7apJCMNIeXysqqv4cjfh4M6dB84M wcfAGtwn/8vDHR0PGqtsqZL/57vIyBmz1SmTec91xWK0O7hKr5dQmzRlJcN8l1ogLNZsQcDvQ4IB Ld04xe0KIligmeMQCRrd5wAE+PzcK5qGyK6aAmtmC1lxXht6Gh5cfK36+msG+R/ou6QAMnsXyCSd 47S3ZnA5lb/NxHnmvJyvwZrA4n2Y1lK6qOTTFM316biSP8Qrb0T98uhUsWd1ARUNZXpxO6uza8wa ItiToWMmk2jfwIo61VOJ4wNFv6SSA4HqB33izHBx+mwzZOuiTIoaB9rker1+g34MegGBg3Nt+Vil q+nuxh5DMhQyLtbpYrk3rkjP6USZFjPMfelFOyzwLp4ymr5qvexH3N5Q9YTLim+3qisVraj2OtKy CGDErhqKh0xADlaxGUuHzgN8Oh2/Bxb5H8kHgFEkbqwVzUNhFZE7e3I1OVNdq4HRQ/+QNekUW9bd x1muIZNR0a9anrpB2q5UzooS1etZF0PXaX8lN6Osy5CqR3vXZsdhdRX5N0NCkr3k9YXeupqUbfbt o/gIjO+xwRWF5IIXKgLObZRllPJhZBtjaqfwvJ1KmfFLEqVbV+LCfU8OaRf2Bzr8OeIypv+9rKyM 2ZjeYBMGqJIu6vwifXI6cdqv2Qdn+HzSPO81izb15+frPMVSLspXFUG+i3hGI6/IPmcLB22hkZzk l9RemJo4HRpG+K0w+H3UlqZUKlaoVQSkSBY0jwz+83Q8DiBdyj+NVE/eOAMaL/roZNhyWa6s6THy pPE5k8aSpnDQ9g0tHYNktogzgxVRjmBxwB3zIh5A94P8IljTOgcpqvObvZTT9nF6bvC5Z8yUyhDo ByU4mpDhcU5+4eoBNq26Cc7dqM1X1WfTZFCt2KRKYf0wvksaOhKpag9ncXXs1PP08V9tc1BZ6x5C vUTW4+OWcrg4Jnlysg2l8CmNo7d2oqEExrliURNgwdMljb9cCRQZ1YxR3d/4XUwiy2At6mR6JINF PpIAwTunMwSM3BNX6jUFmaOeLYEP8lkQi0FiNhEYwQMNpnYWh8WwtA2RLY1rwK8I86AB+ABbTJXT PEu8t1llGTEOwFKrgMcm9XOW3fSXCmeawB93OgIOoSg4hVJamUQYxTInqtg5htFazyQckAWUyhcH xJKjgY6Qex65QfA5ONBzh5G04qiUELUVqhSaU1SNCJNo4IkHcMg+diX/dl4yo+fTJQ+uWy/eogUU nCAAYuOJFZWLXANcFBOVkiwyW/BDY24BRazIZZ+F0qp/YZWjjPAnbwW6QXp43xPe2QN0VdybI670 J7Xm2OjcXAvg+IlDSZCWhqmKGut4NoScyKRtf2XV3vvCYUTAzWrA8KNof5SBBY/8l2EytEcPoRLF PdJyqy+KyuEPTVR94MBFZUmBI8uX7iQcMNvCbTUUS/3wXNt0xmrt8dkkYoxD5Oj0Zlgibe6S49bV kuOWDGK+DrihH0hGGCmI4ARgc1CVXiPWIJ0KNJVlnWb0gwVDJixDXvtDm8CHADNSMDHYpgZmA2AB zacZgTTYyPLA++pCPubp2f6PV6lsvcjIv+g73cJi3S1f5MeUpL/pnXEUtu5llK0ZWRx613DTh9iU eH7qvhhuqYK4WR0ys3rN4JcNKW1N/iAnLnDAQmu3yK27A1s9YcnuS+2uUrQ9oCNJkhfDHTZbjtvl O45gZJH+ZpDBmH2nmVU2cIdS4MNi6qfrs/XWhUGvuT9OAKAUFvogR/lvQMkQ4YvRGRSCu6UQBFSm U06zvEgcRiMmdaaVkac3fwr6qNImDikTtKKR7F+4oA9/nJYpOy0nSIdExv6KoTttsX8hP0RNwReK X4zXZ7WwnQ5fNQfd5UJqydtU8u0bWmGz2jjhAbOHNMcuSQmlmBOZ4AIsE5U/Dd4B3wKDNNOh9o/g 59p6/QYGp7JTH9emcTukJbFXDTfJOPDPQMLxckZT6l4r81wUn6ndlYabpMlCOeNdZGiJhfy7wQlo arlcE0pc2MiYf3nChyyIirFNxMBE8j0uU+QvDbTnNIlzTbJAaY8PhyJHZqixe7ie3J18JTFTAKTs itlWu3GCkz7EV3EDx84xTWj5aydyD//z87JkKau3pd7o/4w7INTP/ikBVyOaBU5Y3DTj3Ojaxbva DsfvDOCNuh3YlDYltIEucfk+zeIzDHXUVbbjpGVPGIiv6pUBJ2X1v8TXCY1BWqmOqe8DiRGDQMI/ 34wJwyYcv7HNK1klDFrff5lXh6p9gc/HM5VcK7pc0xbIGwtxZ320DjC6BonmWA3cQxXamMez0nfU dmRD3adRmJ7mq67mOGStm6f9jkCjAcFEXI0mhZsTbTQO23tseGrfEpmDEfF+Yd1IoDszjkouNspw kLjKKpPIKFqvvKWzXSJqNDT2D0U4LPyavQtfD/i2IOZ2qHWXP+rNqI4snK+iEMrmTghvdt3Vcpnu +8HGY8omPbpRm398y7Ut1dU6RrRkgpW/PoUpw1hDOVgSPSEyPjsI6Plkt/z1y08PMWC8OuTSUFN0 uUgYxUrvvIODg+/WEJjAK9+jl0ZBeN4l4wbA5QnXdcmdO82bgLe8xBjKg/APHPMa7vQm/HEp2rjg r0UIXsYGctI1P5tYAKnyjMPGTIc8KIoSKNVhKEkZlgZZ2Uu+P0XSUmyh7RgNI9RWrc/tDjCZH+nD ohYN4lqsobgFQgYh4HU4YDx7uLv+IojsIpy8zEdHTNJpB+yLWMnPolYv127cCSmEt1Qcw71NFEZ6 iHTfDiHfd9rEHtIxpgAQQa3ED3UReYDIomvaLi0UongAG17Fj/k036Wsaeuuq7rhFsu0UX4lqvsR kazXb6ErORfoGaUzL1h8+nFhf8nTgZ4Ko/qfuLJIEBTdEeM/taxhhnezMbgw/IVcSCkWyP1TUsCc PaCk7SdGxzRmNpRn+QlVbn7+VvoNmeEbXpsyTzcRc1I3cYRRdQNU3/i++V+1MXx5eoQiSSyZwLW3 N6BA3S8kvSdurwnLDiimubbv4/UMCkg1xNTq09GUiWXrWIFZzbX7sLyU/LgC+BbDjDvjSb+PerSj uEmLaZu4nPXzckB5I4mmiToNxo7QiXnD5D5xi99F0Dzdv3bQjBduqiasKXnrmpe4/JjUVDezR1/e NZV0iXGoOKYywHu4vPe/rb+UQQVvOYRzeqcbwBC8eNAiUr1teMBGKIAmDftXjv47nKcMtLCZtUVD utQUZm5JSLI6LecGju3apqHGk9XD3uc1YCW8L9iKOCxikRu5KDOzJxoWIFXZYDhwgZnpIH3jLfvp 7Tpbx+M+Qs9k25uEyhHPCDlCiPh9YufF4FICo6tTz6wgBGdDraaHuncApb/w9iChXyBg78aho1pM 3H9KDB3lVlZeZxV1daybLMZWBZOfWejfPKmFfkmZlL5aR7NS3082toPaksWJFz4I8EsTAn+aA6mG htLlpMJHntKD8eZSDnTHGbd0Oh2eZ3jO6Y17lnI2BtunihrFuPYa6wo2+5Ie0PAAaVSU+4p05mL/ cuGV+ij/A3+ano6jiKLyNjueBvXV44l+ffZJ4eEPLHCnTa937o4gBBWEET+N74Ke8ggIwLNZ7MQp BN0t8Lf6w0n477mUtiLmZnAvatsoCRyCf1nG2m5GXH/XcKWzmX4DTzTS1SC1AzcMecNS6yJWeYyD p08tZ7aqCV/h4sZBdy2h+VR89odcodgZE2rq1qPw3ZMYYqqs7xSnIosjIKk6Fi5X4sgAW3lwnK54 NnQMTy85aGNP6hca2NitKSXWSpr6vnGJWZMYKsCU+FTRxkmz4pBiDtJDqv72H90ESveeNBpKSG1H ZK5Hmss87bjmMiup8kmHLasv70DWnEh40hJVoQG4e59mGW4i92mFl8eaLZXrRS/Ihbipv2kC+8HU jrTS8oKoC1ridmRa6DQX52a2GY8RolFXMmmw7W6TeAqM2rvjbkqmlJzaNZGzB3Inecv0Ws9OwbZ7 aScRa8SXFxXZbfek01S9CU2Tjw91szsA+noH2Zc+In9SwpdVMW+GrCOGtzO95//AdT6sL3+CRCyb B6qE+4gEa0zgmMfk07tn/C7t7uVKV9NEFWfzuX4gjlsfYLRA7RXfIZ/C2Rrq73xBRVmM0erepyQY 6JUI9EmEAEz3Ee7MOddW3G0NGKzNkCAvgqZZzDk/bZnh2H0xtU2QEgo7domxhQfgjchFlhnnwJp4 saZQImEm6qxPMoNc5JoGprj3ZOjPe04YQ6pxz489lpYK1TCYHDHN0aEkxOSKUUtFNpkaOtT98qkw jVkHvNkOwPVrZ6tFErZWW2tuafqzvRIv9Srd7A/wubFfKhk3Zz4Ygrz57hS9spkUcPum3N9b63Se ndzUGKNVvR5RUKiCk2yU5DpDjt8TPCiYuMIXAyOyVXbZ3tyiSIlZx2o3fpvMTbBEyv1hPnhBWmNl eGIj7efKE2/kaHeSMWBSR1tYJrZHLjpkC5tG8dyzYBsZkauen5fwC9dOshKEI+N1zHO+ZVX9iGsH UXdDB6xyq0UsGbXpBN6cm0TPr6p15SJSJjX2riH0e2dsKZuvweXnHRTJW4DTJt79BrDPXoQANxRh L8Jc/iplk7cMKYS6V95wPyDCRmJyb3uFQ2nCSv2wz6L74s/1zqeN07VU+Bit3atRuM32+bnq9Wpy VNNu+pq5U+51HYr7uTqpi+kgKWIVvxDoShawNXr1WuoqLqPraVUV4X6/6UpKuU+CiwqHf7SIwZJV BdqNChYqIXu8Kt6/J5PAxEz2VMzOXKbQMkdnRE3+5nv/kcVOYVU6xW9p/iBpadhMETVAULFHAD4w uMAaVyl0urTuGYtfumDX7X1QuyJwuDI3P9NhLU9hdXyYBPrv4gbWFgDWS6O8Ss19CUkP7FNjOvtv +X9FcoNzNbRcA5zq1SBOPLGTwXggcl0PAaBfk5WeZTje+OiEFRDMDy8m5kfAb0XIuJiqQN2OcLPv q0FY/mWR39wKAh1n+Feirx2cBA332eGX5UskAeE7q94/44LHtBPP59RK2ojRHBcESz2lfXNpYk9F 2gF61VBrKB4nskVr04AOh4WgF0bUqoG/jvu4tVYbbFrmhpECWlSOwHfqNQMgOTVeJsNULn/HLapr 1FUFQd0S3jcUDPH6liujya9bn5kLpInKykndGuOZKc9YuJbd1pWSfSN0EZfdq03+fdKpYE1xsMAB 1wwpvX9zDXRC5Elvjwdri+t2OGGdWRHKuuJpXNvLE7hRkttYbZtcbHMOwBJQkQuqc+mgYt/o4ROZ n/1UozirdmZNFyzX+/jQe6Hu0HuWjt5jiz7QMwYBwdH7E84hY7ASpJNUKuD3k5n/20/AnC1Lp5K1 Z2w2gC0bZbxoBoMA7/eCjMqc0w4t59nInUztyoepp2EUjC6Yxfd7hvAQP5ccTOjbVwxpCsAohIE1 qn/ingiP1fYaA7oEeijMwmBOLDDijCKK1ftVAoOHAlqwgW0amwbZUB835S5cJrYYS9OSH16/GIsJ QOy7aoUxnXwUqMCeVkwGPHwJq+9H9AxZpscphyqsyCI2+po35BTi5gLA54j3RlD4OdtLoSDJSg7M mNfce/cj1NBj8pLR/4ZiaGnH0nVGCqw2fpDPXE5nb2w+02xrFh+AWBM5zcBdhYKdjX1ejIXsVVdQ f+D+u2MPK5K2FaHAGfpSceO+p4wAnyyAXyUbUFoNjNvJ+THsh3ZtSFWbRioSCfEsg+/9SLPPk2vM nbbEXNvTftjthkX2fenNnmg/lJzPVkTv8JkHQ0wPzSOHA+ecwfqUhLTwDgV1rlrLyuW9bDnP/9Ow 4JpE6mvOcddL8fGzdvsz/gY2chMgLbOT+S3mdkcLGjR/BUnUiz77bIyOA308lIeVITtUFnVfTS59 QNG4L1300t2IDUbQAXAMQuuZaFR2WPWC0roQFGkuvKoXbvlsfGUS8XZ26YQc6WVEAKNGu6fGLIT8 245q0JsZBJx1uy5PEbv47OaNAT+ZnomYmEL2Ps+V8AgcEczy/csNNhxv/vZEcibcFCxxCC/1Mc97 ZuTk1VhKuTYLpuRXKhfAvyU27cZs3l5DjaJfn3skeNo+7RLw82wZlfa61DgsjnGv+nV8ObWPY9Rg a3Japyiue/Kf8qSS3FZfkHAyQQ9UTpTmyy4T4UHpluGX1FEcWljDq8clQipwEcmqllFgq3a/DYOs P9AjQkm0EM4YvVNGMRAdo9jBqqQDwgyNAyPhRQqB0O3ie/qcLUZ+Z13gp8gxsmamtoYsPpgZFIz2 gMyVPD+gx67gfEEz68vHzxMIpIKsu2upmnWYnNngsDkshb9sxLUGbeqlZlrWyAeekUO5HKSy4T4q 0AvWLEnCQOIW+XS/wWat/8hSo7l9EX/EEROlZvK26jLDZm6jgKGZl37VIaozWjnmkhrTTXe9bM5W E2ftvGf4rjF+mScqU69Jc6Fvf1SToKdDSd0JSAY0VgJ0/8isxQdE681w5yMwVGsMgDan/dHBBfiP hmpDVSjXCCIPRe5Ui+9milIppMkWXDrhuIkfF7WFd1ib4GB6B1+u3JCnO8AsuP8Wznx5vOLQcGPH /pEaWjGQrBlzU7COTU6zEkts0qvzZeeQ7+DAVwng4ogxYLuzdzkWVdQgZLv6VyCBirBDHNr6zskp zcd2wcHnzS9JfB+Syf9emxmy4rwmjoiepTOyftCxuybvL+Vu041JqdWePb73tFMoDrGi3igsLrX1 /5QhjDC7jKKBT8/0XmjmXtHhtbeMF23jCLanJh+K8p6zdL0/FFIT8Km9dJd1X+mJjRsQKUEtkkW7 fRIzFLQqn/d+kB3rCyfbZEC2fl7yXD7I3+7kVxiBPN+J45IvvCqXQHKWH0B1hdHeSlSB4bdWgrsl LH0wTH4N+nigWIR6I71guAnbhStuO6BAr/We/SnI4j6IyauSP6EhfTFL67mVd8QTxvz/zmwCxuwe 4K7XoGUpiZoeVIIqG8YCFuSuu6odXql0KuJFvpklF8XaouAvGOMPJumDz0VrwO7khB7p1QfucKIa Yyq/df940aHyNPV1XNOwcfQ7ay1Ra3PoiMFl9mqFgqidC8PmeNPBVfSpAD+xKa+eV3MH6dCJk84i NGqJe3n960NZh3VEsnMA4O14yr8Hsl96RIQu+SBFZYG2GA+wpj0BvEgcQJuX2QbSDyYlvhEtrHvu y6Hhm9m+WY4sWuwH4nBxk8Gs40N2CnabZOtrlQs/JYvrBs/6aMBQpRT9gRM8/uta83hguTmv8E0e zdz5gE1VzFwnzVk+7OGicOqq1NdUSkIM4lQwaEwCfUjknrMeFGlVr0zyNwQU2e+Hb+F5wGIWKLU2 tQjwichpZKwmHW2i2d7rJZDkskUATHDLP1H0s4YN9XymK7i4kw0BHGITHXGGdb5994m4J/Gj74Ev G95xhx4lETcdSc0TTJe2CF5CmXZRnKdFCCJNheL4+sbTG7CtFZOhsl2d8O0ZDKMkeXbmEiYEssdO 1AhyK6qayz3OW3rX2oC4AL8g/yLvgHBxvU4pJWplcvAKEyjgGwDPzNKMhYVD2iynBENgowS7Mzgr K3voN8e0en+ozebSxB1cFyzHH9AZfB5whxnvh6RrNuzIGd3eAd34G2O78FakM3KLaRSsyctYrjRr RtANgCIqfDMxbULVk6WthFb7WzyJWpf50584KgN/GPGsm4YQia++/w805DH1jyxIsfpNkRCpyDMT Y+vMHdtmF0tfvfJebYwy/FKfi0adMBrj1BZWePVtW90eb7UGRTK7NpEO/ZQhhLnQisKw5YoAiX4G MBoB10Qk0HhVNjWUG0wwJaoc9La6L3iDSkk6UWBmqVOjVOqSFtL8xDRKXa9dnI7oSURhMWVemnNE IINYCkTp8XgMgauVmvdxg4PIqxUjV83A9PUk/+cfy4L18+srHpr26CQg8+TDFhOue3aBxXAUTTat kde9VahsKYtDN3xJKOKXBHjDBJslmtvocKrzJTColBuYHQAA/lpcB16Y7R2UHBFDLJp6jA9OdjhD JxrhpsmI/IKgoo7M8YtAF/9HTBtC9hEuXaQhenFzcgCqNvDdSNCdqy0ymvE4oGlZNQPyYD5rV89K SH5x2GAoutzPR56IiaNzOoTj4EH6FnzZzUyePNRVH2L4E514MVZnx2q3CGjzin1TmzIC2dYRxCyh GRt2zNUpl/H8QJGb/68He1BimdNpeUU57J2NRraDCOG3YkE9lYYqt+vUgbkOEs97OPz1R4jVXPfO RFpYIkYhIiThd3rKqbuutTs/Cy+forxX3E007a57TdiTJXpyYL2ekY3Re16NB6ROxZpXr4s3Xmdp GnqFK3ZLnqSsymDQop3AFMvlnX1LAvl0rFMpwNOPr72iBZQa3ydEzDu8Sebh2vugY+afiy3VJddi C9TP4KlkrZNxM+zMpQNSRIN4t8RRxXKen3xRazN2v8AsucOM392rqkgNIt/QQ69srPT2H1ORF9dC gx4B6cgTeF5A6r955ZlhbXPVbmiUAhdkOX+F08rE0py1wIC0K6uSxAaangcam6GY1XRtK+JFPcOz VNxAqZJDavc27aQKeTxT02ynXE4GDlvBuWteBMKc4MWOliUOzQ5fTe5VBbRqsD1fwqOW7Zn60G2o /ljB19m8gblCwhFHRmkeJFMnBJuXO2UNC2xbWZHGjyXIPDUOs7A0xcXyC0JSEWmgq64ZAyCGq+ah Egg2VFhT6RVaXv5etT4xYlUlojpZmXw9fRBuHG5ih5RJ1BMdBiivLDIpJMMmdarS4Bq4f9h9vUsZ qAIrLHLn/aowYld+f2WEypa5PBzGIm0GnyBtJYItUpfI5cAd5/G15Z58ZUAc5bneckMl/kEwucQ8 NFROzS5tbpijpXwQinTzDj9G+rse74Af/PVhcEuC6R4Mlm8/Emu3SL75W8FkI142FOpiinKE/QVt MZKV5CaGYyYfEju8OlTj3heV3sDHlEdjVB4yHrz1At+aBn88F/st+9K0Xm1JD5huGrBSHpNVyQsR RwtIQ4RPskLnbpldprZ2giXleyZlD5dQ3AW07KkcWWcwjf8EEa1/gCoZD9IZUtn86h/SxaG2mRv3 z2Tmw5Tn1wh4XUvpBEtdh5x2mJCE5o0gjOBiG+jdRcll/SzAEjjDZJfq0VZDU9cocTT/u4PVy4cZ 3ZjVepTGg1EeAGEzrJWJRtZkFJdXSX33/hmv20WATUsfxL/7i9LK6CvO1VhU74K/6S+KwEycEgTO gYzjaUngbPu68P40PCKhQ4PK+dotHK+abOTI0SpxVnkSsB0WMZXKnLISc0UQDOj7bxXie5/iHiP3 SF9fCH5xSjS6dnNM2z4+grpdhNQ7SCop5rmNzmVtzKRlhDgcu9TgLY2nFfdsCFAsGcGbW/L5cSG8 0MqgUknH0tw4TZdZm7KOmW5QsOM+fmBX+SRp1BV81kp4CLFtKOGwfJnvmANPmoPoRkzf28G6ahG+ vBrGcuoV0xFoRtsJlX7wPVcb+20Cl/5aEcj5hiASsFi89hdzDXOcoC1CJwsKNRPyOWoXtnRa8Qde uHwaMikd+Tub/qPcSkifD6wYbbCcpAT2pnzC26nNxVpR5MJR/msSerjR1y6vZWc6A/6s1++cXrcr dlH4LlsrcgLaSPbXpRtRsNIgJe3ZB8+js4Ki/uyhM0oc80trJ8avbOjRsTnFhnd2r3KMHnvdc3q/ BgE7eHE40FJgoJe+drfWxBtQtS2ioa2I6/w65eqtU4M33lNxXXErxtYyz1CGG9rIlAnWexKfyxzK 0cb87IyMiKmdKYreush7chSgfBczExvdnfJdVjt9P4Uym4kmywjYwAYRiQUdHN18IeJ3X69TGn3b kAUqX+5/bzNfedesnwYoOT5F0sPdUd4po7/IvW0iZwl3qeimkeIZmJALX7DdolCMP+GcTnojAXLb UMqXnBSu/7PSP5Tv620EoaEgB2MMcc0TN09u4qhsJjcWRFoIcARVZKEut6GhT35qKS8MdDPjdZGc z454xGZhs3SKUpNGl6wm74E5aa9eCtu23CyVy6vgz9LR/sJJQ/pOuWy1fYOqQG1fD06vpLIbslf4 FwehyStR/EaAnoJSiQOoFuBUgCccbvafMboJwnldrsBGGuwRro7hOW5BSDx8nnxz0nKSKdKLMg/c YHzqREDCSQIr4/z9X+urqOn+bAROjIRPByVcrz+EaXQ5OvdlkESC5LqX13uc2TfV5zmLVj8gaQE2 ZNRy4QFlLDxGdChRV//JyQ66dK50q+A14lCrgXYQlPukVijtoWUyV4RZqbhdy1Y1GJ0n7+r4qyek D6UBQJK9/8eFSbQn9SxgqpN5mZVKbXewScQnOV47imY2Tz23SGLNN/2e1s96T1Enbt8jrR7z8SIm ZGXSQwTA/+hZ+WXvPoLtpvKoNP1YSqeljGx/XPlhFIrNgZ0fJICDuCDH/9W4btvtSwTUPRlS1p5+ HA1F51hUVdRzkEQwPSP1fT27wOUkcFZqA5LuaNegOo1ma+VCbQEzbhjFCQWflWMtJcBw1lAenbls gCdRVqQqc6N8XTwmGA6U0SyaJf3t6x0QL5GrRHnuKe8viuwTC3R2EUf0SuDN9pL+9EQdghz5ZIRz yWAC3+hd9ArGTMItMFgnRBZF/nWdQHD3ikAbFgPhWkJgDx1LiD48WUHAVOBaQg096MdMq8Wo0L4V VywbaahYs1L0VYbVosQZskxOOk9ndf41ZaXEqctmTQYDLQKuaLOQGjeY2mzvZt0xQjVH4WPvH13U wiREwBK4Zu8h2XzpCBcSYO32CJxwtyKnfOgJcWQuJKWrBjoq1kIBzmVFmVamiNy2hHDVoHe59EWU n5pVoJceiJ5Y1db7C1G12FlNGtU/cYkBw/GBpsTXslyDl3tjH9/gTBH7UAyr/pcteH61OGUzhbPO tep3jE8Ok1EHc5ueZXlZ1BGUbkRikCWyeLSpmU/jDA819LWcAqjG1hFuNAfqaxQsmWSKcREoYheF f004qdfbOJ+4JcUsCHJBTIzpxP5+h5P76RUoUrMVYtaHAGgK/BaJEnQAvkielpz0ZrcNZqlCLnMa zk8ynbXCcrcqYUFNexo5ZY/GCuv0SJ1ycC1HHw5zW7JR23trkGXggtD30tZmkn5UrEJwAbGNLBZp m29SlEN2idQGRH55E7VT4DNvzIaQdVHxoo63+GxRqpnuiG8047J2lHoMOlAXeMvPBhyq05i9TU8x E8/ZmYKwYqtjOUlvsmQUfdkEFWgfdTxswSkusikdBRZPTjscIDvGWrXQXwA9X28ayu2edMciOgHT +Orlb9RerfbeZzt5Lwfuwn6xdr2vuICN2bXO6Si+4kQl8RXQtEOcjrasgot12ld3rpdRD4RrrOCU 2Xak73EQ9tXESgEe3Yz039Go2CrwCU494nbgmMRzs3cBwsCljSGmZ8LkVmbDcPou+oVkhAYe8L8j szUbRgpmYqzOYkpe4Acew9q8hvOTiN1RMjnbGdYtt6uXXmWPE+vTseKooaZqSeqqusxScomK+FDx ppj2b3lRVKkmmYk/nWViFsGh6O2rPA3uT/xvB+vTcS99hJP3H8Qp2CHSx9bNktXmVHIMKEsX2AJd SO0BVLySDwQShIZCvU32jppU51rSakLTdqTOMTFbwBWXB5sDgsuCoyvhwNV54Ozvvkf9UkrP7/Zp anHzc8uu3BqgaeoUwrcoV9wUUETB7tpikoRhse45Wa30Jo1aAh/vK36kIuAaAz9P+tfbqDOm3jlG TWlPFbhkKgif+HFCV/tSQB6fYN2dANB6RCD/Wix+WPObsF1CPE7AAn/+NimM2mx1d1PcYOxlRbKZ 22E92aKQOXusbpBgPZmcEUOVxdz+C2qfXrVWEW3/+UAkRlHElP/LvQwG8oe4WBsFFS63j99kbssW 9baHTBR0EtJvdhnndr9bd0b6RT7a1MqS7sAwwLI47x18a1a0Qr1A1oCAVNegGXj9Gfu+46cn7XpU QEvbi3wP5tyEkKaKFrQoLZGkmeHuo4ybbD70tX0toXuL5OkJLE1Z6IvtrIWTOKFMNsxS0cadEho+ x8ixUK9KflVqkjDp7H1ll5JTNB0Vf4qTaIVZyT+TavxEqRbeIFEMspJP5rIQFLf4tWe8SS01xeca 8qRdHj1SvsBSPraX7FtrDjx/Q3nh9/ImN3pnp09DEWr073c/k74mQJYIHN8Py4iSTwYGYr5E+Wpk PnAa2Zl4hRhCbTKwGwyerCEcLVkz4cfX9opOv+7L2OOV6OrNFGi5JHh98Yg1eg1YtMEyhcQIGTqN VEkglYmTEmuAZcoj9QYo7NLwO35/hUdeiP/8YmUJr1wBvzTph1dBwbS83GCgtIcv261duC0CD8Qv Orv78FWGhd2QFlNCbInvcfPHTdKDHN1h2Im47U07jZ1owqWlP3qW669l4z3/Aubp+giD8/M/R9BO uhjly+AuGGErS1cWIO6tFnM0uaAUy4OQG1RWDC7HBtDJZTPeT6k2MGVNJtmjBa6+MyFFml7ZBQ2W zYMQecEElO94dPtCxxSaNNChEsBZnmRdY8xEsCdGYvDwMHJZhs1H2WLo4wlSNEpQOLqK0l+R7Htb Sbgz2vZz3MDAMBzELSiMwMiQZz3AfBaxJ3i8uybYkLQyJMjOFl5BHFM3oA4nEdAiyH/7pf7j4Dih mMWUg3rMXNQyDE98mKrpZSW34ADu2bcHGvulVnWYwr0NqNj6M86i2c2lPhKOprsK4LYUUJ3x0RS3 lePWKWZos2TWAYM6UmJqbEPmsD4RwSvIqyNCMCVK0iRoGBaLCMdueMeWVx8MoSIm2WWPoEtIYHAl w8glhRyo+Jyw01KDVzYr/In5kELyLgOAnU4ewcTZCwsnbu29f8lenX40BbzF3YOZ5lKO3veXNbZ6 XwDIZKas5ydgSUNAvxCkc3tUhCyuqyxJGy3yDhZmHEjXWCKRuEBYomwKJLLMI8YQERAtnmFvD2IP uwIRUtWxNJXpFwNlzTtpa/Mbo2i4vNsx96xLt0E1NxwfZgYyaQntiBfomrgD8xuBc0yPuFPOK2y3 CYWeEba2GZQTGgx/nt3IjJqP9UZfJjcFq7kkI46tn2P0eT5L2wvT+PUmXDiIeoTXAVCl71dC5aKP iqtkLwMnQPh2N7DMH9Rjm2A9U/pYlCXRXQlzDxo4lgChmZBrcgryt23ayTPrDgIVhbiliNnaNT7j ASWdeajvOXiq4m7eyz21xWVTaKLjmxWkqJe2ZiJo0G7Pq1eeFA44hRjt/9TkruRvtAItxpa5y7fB XlDRn0UH4zr5ThljLADghw3FYTudIq5pGH0PocIVvhENp8xkFM4CFkqgGRdby+5wUsuk3L5kHpBI B75gw2rVr1DMGMvh/Z1TL92I/QoSZ1RD5CeSZqjvwTnk6Gh+0noN27CxFUOBneFM7VQ8LA78RUlH ddbkCTVpnjfh0XyBMa9Cni/60/cSwqVrIXcTibeY00eO2z6MjTPMDFM77nJQlmB27E71KOEPf8yV bU4RBpAe+LxJwOPuv+Psy2ndGxzQhfh2jXDImaXXc4jo05qj2yKhHk4oDkkPkZ3/awFAGWVxQTFZ iuER5foT45sXhXsvx1WZvKxH5GHeD3oMKzUcaWdV8d7+H19soOnqkFwHEwjmRwA+ZoL2u5qCz5cu Or0/KiB40oYQax+rnbhfL3vzBtZXa/kIwp+I/7BaSAPJ2ZaGFK9Els27cILuNY1sKuZPTIBasMCC 7yCbvKH0TIqfNnH/0aDAwVNZI/jlS+NQOGqtQJYFXLE0Qv8umNU0neK17BfXtDpLRp9aucKUHe8V /6n51BeF0CJ5c02xYQCXK3Qu4iS02MEzNqpoJSDlUsyUu8IBujaXovgfk6dC4VXn+G0zCAXmk5B1 WfdFx1fmdt/YKdxD5yn40N0gcFfTHYa/4C0E2lQq1S+Gycq3X1fVMAgsN3bXiYc01+BEg2ttLbZY kzHXhUj/oe5ru7huqCX9VsbqTglZtfCqGABf6CTKBDuKucbGj5VEou6sKTaE6WDSnshRix/Oauw0 ecGBkzKWjYyO2c7ZRl2moWIeep2Ett5D4hk+TX1KPk+hMRGCAqNzKz8HTLuMkEga6QtZrHVIbXkS TO56Z6wl0QO4L+9MLxLqv3M7DIntsdYlXBIJyIO8SaX2Nt/Vhf3B9XlV9vNPe8Xgp6q5QkkObXXD yiEwLHMO/gbfIt1Aqo2RYpPaP8ViAvvpJPzjRp0VYOVtH6VTljeX1/8FeQR81any3o3ElQa5nA9y DzTYF3Epo8iyWDRNUIEOnvsTs1VFee0rL+NB6l6qOYmodQsP0iQADzCq+8dh5CWKiMtAzs5ecNJR Y/76a6lRb05/e8Y9qwQIPG5cgpPrrx63CR/U6YOkH5Hww41ZF4E4/PsoHfIn8l3/po3YYm3wK6Gl CukhQk24+F9M/092R5CVB0TTlkkNHpySlCy3qZg13w7LCNh1GFkAW8U0CH87irkCeqV1oYiESB2p Iu5uV+SxOuY81zsSPNxXxSi8diIjaz4aLAV9p2nWWbj6Vb1W3ITAUTMr3QhfL5n9r/5ca5lyjI4P sCs2rbnJxzdm8tMYhLE9G04LzCaK3PSvkxuhLhgVqm6/A6Z41TbAv4BodAeEZQCvr89AHkC3EO5f CuB6tieNwOszzoMv0FdlfpuADtVhRasrUtSlfYB4og6hOxAybJFMfZMYUz6Vbk41tUHZhX/o9N5r EWNUUzRsn2Joqrh6Pr3wFBul+YxO1VZIWKd3uwAqxFNUcGQ8vOBgVJ4dbQWxQVOW2/bvHEkOA0cd CL4guQt6Bh4VJa9VKu++7SYKUwqmMLVz8tnGMeEl+0bpISa+eVHhYGtI5JalnzeBKe4Egju0G0qS je1hWQnAqsMaGBaqOtxb/l3TUW2ynI/WrcIkf3fvbwXxDq4cci4zgVMXXx8jLd1k1nd5CK9az4IT kHZN8z9cIzQsQNbVOM014VIRu7PFUmwcPcHi04v7vbN779k113Do+B0jM5dcYNw8EI0VSW29GsHj yb/s8v96U8xlH3KPgjclQj54AN5od/6sm01MV+wmtbvZkcBzLOjzIb3Rx9s+crMd75d3yUK+O+6o shGA5KYvliONeV+KI8VdjrPA6yzN05mpSi8IGpLPqIFo3uyA0ickMjM4Xkr4ZMgktTMF1ooqFIbr XkwbuS56xLMw2F1YDqyPvCqEpt92fs92iR5HpZsVlqvqh8zJXkhxmPpXYivW7t1d3SUAF/jwjprI OhMrjpmKKBk/ssfKM8XFxZzVHL+53X/hhCJF7kZ/a2EhIV/+5uG8qc3LiKxAJeXSxN0jXMbYT5R4 S34/ZcSOZAPMuCDECdT/neBvI95FEiFUKIkmO0Dm94gIKIGA4DwufPCoy1GAx489Jzo91BNuqosI gz49wG802o9Sz3colInQy2iey2yNmTLYNW0JN4/V+65Vld1T6NRCYxwvto1AoufjgyJcxABKr7lg vGzOdRKIgRXRHCF6yIW+GNmuBbUBlfs51ILRTK0eOMyXhaculGHC5kg5wsbJ/yfwaBcibADAu+dI DKAB2VCx2qcAXeyjZmpV6giQwYGKD8AVCMGzFtpgRuGGbqi4P5ozrCSLQc6Mh4Q/nqT3pMH2EjdU 38P9g0pvduY+8imzx+ZFq1J53WmSwu09zxqW9YxmZtPLAqpWy4RMfPD58+S3lnVaALwLtjftX8r8 ITFVkIXzYgemKp8JOVEQ8pVdT4ess1OgiYFP3EmU7tCq2AzQ0J+faVHUtfQaLQRtkFQt1JaXg085 jAtgUOY33zG+dsWRzHotUr8vUSanIKKu2QjcfLJjIHq5vTuCJtZDJmd2BM+sT4E1pZy8rEjTK8wv zDDzDv96T7tz01dmZVJ8sTtEckwvENZlRgeDOpd1nfQsuRk6/Q5FpfbUhdWUt7X2+bL9khoWpVQj 32Mb1j95h8fPyCdFx39Ky7ZjFuH7CkbXxdqAlOaNOvi6qL0XbllYecWT2NMghgezf744KUGvelXF 8qBOAZhAQld4w+5WiOVzv8eECXfyc8IHgwp3vrACxOdipUNyTx4O+4rAQIKZZyA582ILy/XLvXvP ECBT+UIYFT+cFVqPknpVc6JqxI+k6xKIy4xHAc2bCNP9Ec+KD6XwreQsP+Ez8GlCnhDDSadh1fUB hbsaMqt2tZsXyoYZzuYoiCuUtBEhaz7UxcDsrPNlxdbirtP9HjiKiWyMgog2MTftH7VsU0+q2X3y lWWwhmfvawieAX7xuKAc7TSwWV27a81IyQ4Y2dcf7uK96Ha/2K84m0rp/O084cR3p+f/XNS/gYEF FocmvfPiwK900yVF9RLtByz6SB7Y1AiwqFrQ/kbxEmI5LBiT4ddwyURAbviMu+lKsQqzzWexXtLI 0A6EgGfEH7i1IW6OaZ/bssFvIpYzTq6o0IZhx8vYy/ZqrAyb075fZlGdPb/rX4hJvtgIuvFKR5UP jfxR2wAmpoX05M/bCWEFsyAI/pgVdmkdelaE4s+GnddhFgmAYWrwg8Vozzvqw82PuO0OvDy8KyJl Ba6Wx3AsixT9MQA7S+5JWxyliXLpe1RBZWjyM8bi7EIsopneutYqfO17A3Mcp2m2RxpIQSXCpw5b UJR0CbXxWJmW/Q8MwTyKdNRklyif+4ELz6Dujv9KTzqffiZJqDe5KoUnCOoKfvTE9r4nYD5sQfTP IplRHKDvSob9ys4xK/0+HFQwS1z6okP8iUYneJmDObiYevcuRDWPJfrtBxdMD0/6uQIAjsTT+kuH tors28PQFeFSFMoMX2ywrfeHcjzZ6GsxJUDtf0FMfCa9nqCMtg5ksDzHWyl2rw8fSk7GpIcdUxJD 7ZtbIw5xMmBlSQmxLk7JD77zl0UvULXr+S52TvKfOFKfi8W9j1xt+PbHek8xnOErgx9UfdQiw7gN FR5dhB2TsTVowaRcpxis4qtYwpmH8h5dEbdnUMjqyfvYHVcpsv6PGEZ/aeAnpeatyC1/z8Bymvhc otcY/CSXGqg630EplnQpQIliX+AbrgDOv0zz5f8LQa46fCuc8oa9ypn1Dd+yNdyIa33fs+y4aCN5 HphWobWVieeyUfUJiumfy9N0CTfUvebSWeyY51GE5q/Ok4FMCB77Y/2EfErEc4ZOPzXJA3BBl6QW CupGSEwU3NYPQn1s7VfPpq8kPmFOn7h1Hn6zFFrTEwOJyw3xxxIlf2V+vktwLyl2MWLlD4xNihRy IEUyqRJh496JOeIGuvkAIo4iVB7RW7GT09eMH0ocjpcn6KN3iaGG//Pspq4072+o97qJiODAb5Dp +TaftfY4/5nES38OJ0nQjpbnp57qMpXH8sB6ksjTOJd6alkIYX5Na8YJNfC8ZJtjaCM+IrN+7pv8 cQidtQlqIC7PpvY45PpX5hNvbdQExpCZd4m6PBmlSnyNvD35ARI4Zf+I4wF6Fy5GFhYWWTda1VnN qYrZEDuElYg19Yqc3OHKY14r6uvwqnetgGsyoYDKh+FHoo/GKDrG9KGRr38K8NFy8lw3VzFgVSLU AaFrydKdEYMg8JQ2LmZolAVAHfyAkpTF+uLbhW/PwKcIdh1ViA+QS4n4tWk/vcikUistkotymBdR zG+FcnT0umRSepgfch+AdVdd7g3r5jOXHIW+6CiAF/GFgQl3qtF6HtAC2/1WG/FmbN9SKAkLQWfJ OmIHjZx+yysU+hfTfL/p+rX+HSry2hxfEmcU7LZjSvlZAYhWx84Elvrc3i3YQiu6dsSW+wqrJhzK 9Z4y9q/rd7CJrqznaOIwPEduWxllKvHYZWRH1+0Zh51pb0sQmh/d+ovSpGQHZEcKBhqZEhxEsWdi 9WgAowID21+bs84ZCCgP6RXbHgpax0Q9G3RhiR0GUyNpGzW3H/xmMYBQghwWGh1WOurTl+QoLcyz Xulr+jrxOXDvU09tgP0XopiDvoUA39JmSP4qmLErk+RG2VaF0hvnDZGdG+Orp04rXz9Yj/MiymAO psvgN5DL5grp2qrWizwQrIZpeeWTxbSzfc3yrv34CbhsyeqbMhqosvplkSg8ITREEQWLvxPAhgJa ry7r0iZbPgt6meL2bC1SOdtg5jpcGMOKV9BMA/7X64JfEuuSy1xnoMD4Fwdds6eeqV/zFShDRx40 tuyqIxzJY3m/0JCCXvu24Oe5AwPsoXxubHCnNK6FrZ+qFmdj8QoDm8IOhfQWWsUKC/3+gVErmou9 kn/HzoFYtFYBqQ3lHnZfkgG7fwezgw+jsVqFmB+QV7tCZUv6cFYqK+KlvNT9ALHiw9zMz898oVK6 6N5s/Q+EumRNHmlPUc2WaDOG79ysDJSGIc3QGHO/1pPLumdNbAec9Znq8jJj4o8MenHfpRt5pAOW +cheEdb8bP+srVaNVxbie8AUW7Tjcz6WaL0/aZVN6iu1y+T9d2woNoh/UsXDUTkB8JqYLclb0rUZ odNOq2R9bhnhcRZaEWJZ1nTC1Xg0Wk4SaEu9MX4ke9QyMGGB3uTQ5HKt4fxcs8kauTt5v1lL+QOn +mj3yd2gHfALWSUIBT7o0+jJvvYHR2ls6ykJhdZiUJcsvSRNhwFQKv6R6v0vlKOdPoDsLEXmML9K m3Fdi7ci8RPpgPiG+Fiv9FQfx5qPPnEV4anLMb4m+zJP1PXuy0/YoNywzg5RJ/OfbbF5n9OLPxEG 7hRv0qs46N8QY/SRvtCE0A6LQpqMpFJfOPDn2AQVIUD9nUVSj/IRlCavb7OVj2p0JL7UYi46hyTN w3dHWs0JmS9YGhBR64/ZQ27gh2/UGf0aV2unS1lT0GbQi5cNXgDG08UsaX/ew6Vi6HBJBneFyKfy hDpjKaptaDdUEDMHnzJ8xWurXCUfUvQzW62NxkUdM0J6D9srkoJ4pe8wRMWZ4Clxpp6erFkhlIiS vZS4cG+u8bOjHo7egkBOI5I0091hxDWWgH/WI6+D1Zc3f+9YzSOQHrS+ewip6mU7q4aFjtb8R6sn W2aUvFXU1xfTW9lJtNfhyBcWp03d+Hi6A5euJiLT4ttoGdMSm0XCJn3iJIBTXuOtdv+AgbwyMdpO yZ1IvViR3YlrLzzotQlSxQMmUq1Irr5xfTBFjDYI77XtMw9m0TaFMeMl+n/S0mpfmkcxU8QkCLHz yo9vAS3NJoT3Wcp2SB3lTkzBLvxwb0oyVsPJ0k5gJxRDDBp3pG+hrllflas/M5DnXMBEEACIVz+7 Cupr0N1C/1AK5lDKkh+h8G4CWK+H6DnDn2ASQqeuilsa0tuyMR/wyklt8FM7qbgyhfmHJcsGJCYy 93+Ho0gEcJV74fI/38FRQ141VQKuZ+LbT0brnBI1ooD1pmHaAjWQGBok2p5Fan8U2fUgva/begUo WPWbslNO1mLsfPUwHMgjpWvdkI1L76bewEa7NdKTk4zuVdi9tSzESY/fC0JSBx9ewqxeDCm6TVHz mx/jMoFgTdYm733qb8y52unkNg6bj0Ykn1H04o8FEg989eXV/wwdhKEsXq/gYaSx0kZU/77ha544 PQ8XidIUsBIzyu/PH2ufWPyW3kdqo27f2kxSFWTLWVFdvR4C1t18DVYrrqp6aAnRwT+sMTeXMeFH nn0NClsk+AvpN/c1Nt9ZJ9nlQ3zF8QPq9mdPkPflfXky5SnI8Zan0B3Ga7d58XM9+jtB/34uF5FP aSNp+Xzso8iHoGQlyNea98KGhmQactjZEkT+46hw6oGXXiJURx0uAcjlW4vbAF0aNTxBueMxErxq GVLv1qFIj4BH/w7i1sLG1ELPac01HUi6JCDeDt9EXhBZ7u087aT1jpeKI2oHLiNTeGLYRc1P+Tu0 FEEIcFpN9p9/wfXE6IYLroKnXyVdMN7tYhnef2Uu4McssX/d/FxJmpfH1uKJ6abKurmut0ZoM1Q8 uYL22s6LJhD2TDRsvrn0hj900pj7N3knlNbefiAOCV2e6qJRENJ8tVkWWRJCwLM+DDTX7m5WVo6b F95gOkjFkr4J4/4laBYqqfflI8Vqd0EotzvqpBSrEfuruI7mYq1M60ZqkW5R03jtFslEvFDDsr6c QdAyV8htdLC1w6TfLjULPRhpm1qCdP0btir2iVmKjBpx6W6wzdsJrbEShN0vdvl8C0AOA0Pf9r/3 dYy9Mt0t2jOCD5Udmseu3Yyr9v+51BbJ0S1rDguA/jrp1ni27r2WFSIoccN1VW0HSztGv1fOtqlb Js6uQm4jniRbdV8+vpgfqgSME5KPBueL1L+pzUvHS9rfoJmR4AkgfHuA8T+oibMZ8Nb+s1M8jmtd miysB2sK5eKxCjPQlNK49zUpaVcQVqlrKYUiafAARMYDB2LybmiX14Vhv68pOiQIs5mjj+8rKaRJ ahyVHBFRlYpURjGxKHdumaD9fztlotM7WKNuezMJ9NOI8imUnZm55FU7ffR4YYo+EOcs8Dj3kIGX 20QYl1+5W0VvV0/TORZY/KVwu6QwzhVfEvjepuw7V2x0BmJqsK9FJUS8SNJu6JOp2c6r2rNKr/MN F05eSczvwQf5FZCfkEYMukr6ziIA061sIAMaQ1bEQf4ugg+kgNnJBpYJVTgCvvCPbz18eb3z8oOq UNBWy7+hMVUHft8VUEQG7udvYYCxwLMwjjutnY8XLlSIvNzkcIRrepMc+lQt6DGDkCqxrGBzydSo XwEagHhf+XNYW3M66i5prii2UpeNf72qeWguv2DOInJPysrLCULprSqqyNwMU8+jZ44Y625oJ77O gY8O8VVhdxSM6dcT1GQSvXkj4JyhVkbQOn+rcvYiZtNgaxNn9cqfYH/beYxhYtEq5FHwQdFGJNU9 XfxH4jnLI8ZKF1J/vpXo/wo5zlyix0Js1/9/AhZ6iFr5OEccy0A2UcR/GTGPKltIm9DN1C8SqN1Z LRStdz3uOh3wveFhGJXpN8JalbzEXIosEk1wtEhl8b1746/05+YI5KzwwhVCdrLdjO6P06OS+Z61 IyhkKAj7VdzNX3oTf8ZpQXRyZ/yzvk2xZ98h0ypPztw3I8KTpWT9un2Rjwig8NXzcVogirpKZUEi 3eXYBKjZzUu2oDRGWwlISZpejdpiAw0OqyARiQW+PCYD0V8N/1+YUJRLZwKImi4Z8+8Kf2lsn6N2 f4QYlK1aGUbsc6fvNjR+nvbgyz+IZf+V9jlOkQnZlQawVjXaIZZULIZRX96s+YhQ2VjlLLNDCRr6 vx2BN/9ChYxCQ2eKof65kqBrbfktJjSgZDuj21qqHof1E0uCygZFICZ4yQLWW7AaCgiss8R6dT+4 /S9f26mylLmfuQx/8WU/aphVkD5snH7+Ae3+Iq0zWmOBQhHd/g5DARVL5J+O1iOsNSdvHV1YkWTx oOZ8R6ggL8nf0QjdT45i0jbBzE+tqZMMKFAyg2Y0mQV9IMfK4blAJUkQLGDTYkGu5q3SJj3OimR5 VlcUrLeCbX94OW4VmBatO4B/gPDaDqSCzRecAxQEfLFICBhRjC88jtr6OPvT/UAZ6yDZbM4Iy768 hCr2N4u+iAxZz3Ih+ncatYOZug8A3wO4bpsgsCkJHaTvTwnWi94/wdHVWGeOdTVTjGp2THGFQZh2 leynuxzkRO52rPQBuT7DjXvxf/bsRcLRlVjDWN134V5OBtYcLK5UlmJxegUKqlYpx5l/EgGd5cYW 0i9MozpeX1J809eEc1Isb4us0Y6KH0jzPYt6jWlOUedtTRS3bXVlvrknlF77Sy4qQzMpVbX/uDCK 5wo6leKF30ldHwmjeDlw/2M1yze+VorBE1wCdf8n/p9tlQZf91LSPj4bkb/+PuTqaPLy3XCcmfLR gDISLb6xVVy4LZ/VCzIMSXPK1ACGIvvBY5CSrHkd0Aq8OW8SCIVcT+n21a+Ni96vXNPjOdoCQDlO NXECfCZpW1MSNkmOzKdHN8MWheOcLIlueI1ED4VJP8dkz+lMyleg6/8oUnhZQGOtRz513Afb5wBm BkSI8yKr8ryBDAPIZXfrfiFSwUIex4EwCUa1D0jjK/fJOICean0A88rhodJptx7MnISZyI9btXpF 2dIxaMGRiLY6eBdLeumcpAIzZAsVB5lmX+eKyQc6wbONlbrM3Sf3q4kQstWEZ31bP16Ok6FVZ0fo f0ZC4zIs+yt3UTi/VMQ9iKmJPg7/Nt7PflYD2FXXw4QPnkLEXyUqJxIP568JCWBXY5nruiDY9oxp IzFu3/HawzwXvLHTyB154FqsD9dD3dpngw34QJNZknzvJsVUyqqu6lCVw0BzIpG5dsmKaQOZ4YLm si+nynsR/k8fwl1dCOTl5GcpImKtoHKXOyEYabKA8Mc3BUmacOao0Zp+JJ8MD7bjXSP51OANEjIK TWCN6FKFBumuzc2Jv+auHDlzIRgiwopNByLJV7/EFd//ijNS2bzGfOONHmGP6PtIa3Ajnl4BkC7v CMme/RmVN0zkCiJQH9g9jsOzTYqAa6QP8zSRndzj001QUdzqzCLevUhz4ivU5CkG1/VUafVqege6 JnPKoZulACbXgmPDSxPTpNnwvNDfFB4rwvSjO1X6G9Sz8qeIDInwZjeGUMStkTOkfyJYe/Q+rnKN ud37EO9bUgneg87xT1Uo9MhFwh+2Z2/KB4dXEAPhtXByuoOYfAN+q4X04TtSI/qBcBoTBXRYqYX5 FlX31kBGTCeeU+DaCbrZAeoewqh1dqC6jg8HfSRFABbXd/U39WgIiDhekmProhfExpQkCO7Zwfld TaZwmEwC74DFes/JMRe1IS1Yw77li1h8b5t5ed0QX0CLRVq1nvyq3XJOvCEMaiMQANRYCIwNcVqh cGPJFkjmIuLPqA8uoA/s+uZCPnbYfEawCgZQ97lquU/LFLlAb5siARwrSMd4T23n/cEZQmHeqqq8 ZbpkwvqXaX4z+MOf700O2RjHyLGPPx91y4951x0p0bC7rIWyqAva7jt4tWwNmXpZ+8Dt+bTiSE16 2jRZPfaFB/I+Xzl5+4H/1LsYR6KI2eu3iywbiIoaK+Uxwybg5Nf8dinDnLM8dcSpEISvDbjpFFcV CN5RcEW2rbTobMT3piZ0tDn0FzWfBC1h7rhxTaPhv5L5NmkffPJRwNAssw+mT/xIQ1zNC4yLsD5p eK6L7Elds/Chv06qFC4khMpGRQ6XOS/6ObGPoVpOLzebvp/AenMe3EQiAoX8WOB67YgEunSSwmvZ r/+SMVHqNIBxwTiT6Hxd3XZPPu2i1DldSJ4Qsdcy2sKMK/We/4zIkKJfOgkRzGyNW/zbOiKA1P9t uV08Xejg2byNRXgwu5TeVdCT52zuIEycelxjbh09cW/Om0EE+1BZxrmDC1PBLYCSqAvAZbcZ4alf pBYBH6LMvjaIAynHLq4BjCR3Asf3+6lSNVVqBOslZEjnJ9xq6Yz2W1T1TZgr85EeiGLPAF9rp7hu 1lN3gwWAFZ0BfBsUOExL86gK0yyWnYVYwXJTPbdPV82xAYpiha/o5A4od/yl8GeEM6Hkzw2b4Y3K Kq+eHvhTzGDD59kKn+cjkrQoNxkbCKEVctA1OD7B/REKy39EvxdESz8wH1gJtu+CSlFVGmPdcSwj 1Eefph/K4AKcn7C1IMJe2ap7xt8yUhxGaYT4dmnNNMso7nf5F2ZLE0sPJIjndVQyCtjpi4UDKvwA SL2c9+1+4o/Flgy/3uLhcIjwvdsEYoEXRLw1EXdDfYvi7WD5S77inFkWLZHJ4C9Y6aSkB6njCNwB oVs4HqBY8eonxsdi45aNcE4168bF5Kj86dZ4xl1h5cnHOjLTQuQAeufgTYgaD5djqbFXWmzmp96/ jqunzM8WI7w14uokDwwkObrTC1vwTJPUmjvKPwrxSj6bUvk9fTCKuDc19Eo9Pnko0gZzNy1s352D QVnHdnzT2/eu9vlCGihi10xBk2k7ZE7+CYnotHIfXXfdM7fITWfrri0RmMOC4Tsj/knoUZIXhFL8 v/bWzYPdadOH54VQOPdwLzyAhq1Ps0NAl7tviZt4yKRknw66QpOSvN0+hKU0pAOfv61AXEBtH7RV 3uMlDhLHuiQj3NN3X0uJduxrsWT7DWEarh5nblTY0vfnTkNbhBO8tmQRtxvaaTiF//v4bGUiiyCa cSsPT8eAD4FJ0STZ9AGSGmGjXk4n0wyI783mh5p/sPJcbyrsWB1YTEUCMsV241xjKpC4nGGnO7Zq PVThaATZct2s7ABflYZiLalcrUkzNRHm8zoB99znxwck+VaA/KAhaKrPr0zN2dgET2J+bWU0q5fe 8L472WRS1RbcPgFTBTbapPa1zbYVXYMt6bqd9IqUHFvj8N9W9rpiI8xbFa2yirFpAmpqr3crRyH0 kBoAefmXTcpP6AgyV19gwdSBfzyk4mV/pgQpD0xChoWOJ6Kp1rr2RZ2SuKoeJn2vMo6P6c3Ti3Pd lJT8qwVnyM0s3bdeI+7TUX1eKCEKS6HK5/iJHkqpFtgqXCIQKQfebAJCC+rE9NRK6NiPnP0+zkaT SyPctjZ5G5R/fJwYdQWzQVI9xTz/Em0/O5/AGiEjT2s8X3h57xX99udbnyy6q3i6TSh+Z0IJeAKw quttSI+mFU+pC2t0IKBo5bJTsAG8KGI5Cg3Nf3ZwuNazDbnnKSmHaoBYvHDP0KSQBvbLZjVktd8D j55PdlwJebV1oaX/csUH6K3CW+uZusuZyL8Mnja63ciNFuHQADOUpV3bqhrl+1GX9JxCstaXOTma PXqpr/adeJis8AbXf7C1/sKxMblqY54lhugSC4jqNANLs3sEKLwFadCPf4MwjzKleRHk5jyN8k0D YneRnnTfzSkN/DY0ls5TIU3JIDIZE7W+sPbKp6aLU5FSWg2VC2VfsMyuOQ/VNZjwQPaVSbEEWWTi LAtuvvt9pbIq50NUhlTW9RJ9P/knN/CQS51yTqCDBQ1QzYnmiVMY/7h0TaaobCsz8M7jrlPTo4Ay HNh5tezNDW44hMByCDzLeukB86SjedKTY8NdAqG05ep7JSYaO/wkHqF7j3WoYtuQ6UTNbWgLoAKm 8aQIWfdI/LXAAqMhnDD+6MWKGTT3IKRhhA4sNU38uWYBvt1VxZtOcfsWByVX69tWKf5HFepqRwG7 g0AUM80FYWOITGGF1XN6Mq7keTbAGz40Q5CEG4JmYgcrcItHCgitStw/yx5ybSWkMTKRQhOl1a1e XNjL39M1JcKWRjZqbmJkQ1UYHswgL2xYKS3ksSSBmG+Aco7RZ7Jx4J8g97I7q2jjpYhA47hsnYy1 KAp6CA67XiPx2PmShK52Of/eeLbzp9s1Kl3G7VguqTUPQBInXsIgscFJGcNMfvM6//O0obQovngl PwYussM0zBNoUZ/rhdBYbH9oSyJM+YVfcNQ07MBRVrF+UE6k2eQvGu6iFsETuwnAoangmNtgR3dP PW0iUDq72Ycz+YP4Z1JxJdr9gFUz4Ig5Ku9CMT5cOsAJs7zf3MSZkVo6ZSMHw1kC7hFqrBGI3bKW LESZ30dq+P1PlddD1yequHMvfZXtsAD/w9aF2LMgJv3SDBWqsUj+6KfAY/BZrHh8mYJRwCHv9GN1 8MtkIdcISSc/0bbbRffGkckSYDBBdJVJHJnGl8OAdhsf0AdnNdK5UkIQHAF3P7fwDehuSOjujdbR trYM8hXpVc7Ar0jfDx6SO3sEaVJpUwGXUsAnsfoc02XypynjSwyCobz8bq/f5ptMNncH1um+M6hA EYA1GCJPGETObmdQkfOeOkiASKZo63pz8ZPmLmvUGhFZW0s6JEpmjUsjbzr+0+TYvDuhOgEyLdjE ry+FNlPeCxB/XFNmnfZ7HvCLQkbEJ4qI9H3brvJxkqNYGQ0m4TqwmtPQE5GmzzBzBguWvyq1lgj/ y2UZGEa53dRrv+XmEkGGP5Zz+coMI7u5ia969ESyuZ2150DfzHj3+149kGySmaVShupzcAWHSYN2 HLOPgcWzn+n0ZnP+TmPIoKzu/rqq0miGuwYFCqX2FSNxG5W9Gq7D3xjAzDscRHiAU1je5PTBqqGi kJpdzIMdqAAc2BJS5UrTb8lQlNfKqs1/2OtL5bK2yiBl2oTO8xlfYP68My62kjnGpNg5+7vbKoMQ TfUg2kdtdb3bPfqIrz9pq2G8EgjKkjlw5+1loIHvJ3BoAD0c2H3mIxsvVgqMt9GpgpNlY4OlYhlT hsHFWDuGQTjekPlhLWkO2tyT/oLs0hU1sv/4u61Lz7CG06kJV/lZ4b1plx7HXEXV2HI5mQqVM1QD J+bCS4iG+qI0L76On6S7+UUtWykvDlqUhURDe/Ni31vF4VPTKnLlFao1Z9hnHFEbeNdKlA0YN7Om l7kbeM+VVjWLmMPZRXJuD3rkE2c2KDLn5Bf+D3seLF5+wOKUFHbkGgXycoh911ET6cA1/0xoqXfn 4BnF5yJ9jlQKFltu7sZlT+4NvlVpcIesacZic9KTMUGfrZ0DBXYQBxlOQt3hXA0DyyobQROznEBO l4SJ4+WnhMUXT3r54i3MofHMFGlnOYjFzKtf4a12l9nbfeTCWT1wHr4kS8/fErdgXg6F0RI2UR/k 3tatnMGTnG3ol4OUcCkeJVPkW/tDVrksQdkAHBaDqsRC8IUdvLkn8N6TXyE7Nto9mDkoyZEXfx7G dZsnQviR2xZe9mk/Z5Fl6lemUbxel1RZNP3PpN+15ohSW2LDjgwapUV/S0GGOFryGfhZjBdbLA9u Xv44LvMtoFlA04kznUwtNe1D4YavzX0VzJYFhv0BwHJzbAGXMz+WAXMp5j/F//tpRHE6a69GJWkK U2OTsMERx61wbH67LXHgEqUz4h1sDS5LLOLbz0iQittIZ8Tfmu+0MEjcDsb2DPV0SqnsAJYftmNt Gx3ixxMzqpQQ2xVvvVYYzBuolFoK1o5IMVeogxU2KyZ7PdMzf/sbO52ihNNqt+VEo0fxB2AVxvT6 uzS3tIkaUdTiPTKWOzrjcNC/AdOsxoRuKxc2CjNu2OwtQ3/B7P0/JZiB1CeeARfHMnNqxnqJyZ7o OnmKRk3axjlQ9hde5wQgy9u9kZzNf9ju4sduHXCHMjLRbI1rENMZ2H1mN+rDmYPXGePjxlw1lLh3 +NJ8s0/M+rybaITZwUTOE+bW+n8aH457BEc9Mfjdkt75hhsgDAQWqHcJzBSEjoUyjzMXw9ZJA7Dp syYmy01q+Z70bNWlMPipRuGwqogbX5YXyIm83a4CuTlZqh53FIcZj3ObGtvUrKMfN7RNIqHPiiZD /QFQcUnDfW8DneYAqPCsn/w45iszC+YkO7XZ+n7uVV5vMk1hl8okTF308jeqCcBvkcTXtgM+Jjvp 6m1kU5yZlpQVTHGZ6L9gEHWOVVQsX4c54FKd/Fn2Ok2sVoSNlkGmt7GkAjVAy1CtZMDae3s4FWGX HCUFo+3/f0NY5RjSXP26y7I1npcWcW/Z8B+aLelt3Werhme077ufBW7NhT/o+zEe2b6gUoYH5TM5 nEnZAUwBE0ZCafj6M1eIpdn1bknr4fvIWiDM3vDCfgEoL14Y77JmFzMRJzp9da1GF6Otieoh6SiS sKcIbmsv9iVdSJhMUI9NPcWSyRicBfbCwi/DpNWOqziq3B9Mjy60RIQ+N/WPVjtSOI6xgVFy4wH2 A4rrk1fGmb1zxVjgMGbVWZceIeNTDFPSAodv/y/LYSjsiYHN2EzO5NBev2DolYBHlQN2BxV5HDnh GD3yjGSVWJE53MJEGrzTsidE1avovUROs4f5mP6KbcVJmR8zeVdAEnEfrAsZYpCua7x5NVX3NqFS Qwj8aVwQmU9L4kpUFMm8+eu5xYTay/VKc5srANfDs8xotrQAGsxiFttdl91da6kIozeWvbE4G9+S /5pV3i9zjnau+/YMaZJsCP56UvmJp2ai/V9NoL8BXGRecb5v5B3NGqrgkpheP090xRoevxFgzEVT R27KdzTbOJiKxsrzX1Ds37yClZsMlMxrdNgel5KTEqTgDKY/BcrJLIiGx2ALTuOP11QQlUAKUrlt N0u9LK7zcV3RLpioII8EVmNjuiR4/FqGhyvrqGSfezVtTrdwxN3u6wn278jykAJ+l81dTGmZT61a 1+fjbsMOhN1TLvep4qO22u/KtAmbO6d7Y7T21gtxuvBAKVYPtQ/WdF+B7srZWJ7s8CwRDfJ4JAj5 XorCeDoGIYuzxYitKkHxb0zAwV5TSRYJ0gRUpumXOlpm9GmgYTBbE2700GBf2aGEbsI7z4Wb/1xZ oVwXjRRX42Dr90Nfg+c8yXhqJpxBlai4rHSG3wHr0k+o2YDfKUwFamNl5tVDqAWrj0UmkxvEIfFZ IAAmvBjZ2Qy4FIKywbCNHv2rX5FbW43gXRCAq8eHa2vliAS2iwLWfE4g1NtfXeHYKtv2P4Jh8taY 5ut+Aa5RoFaWv4SgICVT775kzBHBTuZ1jNTpMp+TmYj48i6h3oMCQKAz/lZeRp8rRtwGOM53PEc2 surz+XkoAWtFqCxG79WO4pphej/rT+w9ckdPRHDzIXd+cwOXmqGi6GHUdvcAxXG6aAdvQbcS7B6B CCsCrT2atG9ClHZiJrkn7WlXjkr6bvc1g8i5TxFdhOjodn7T4lG4F4ldz6FluYVofQ0Gkx6evKLw zPhrnMBULAFOd5q8jUFu++LMz+wAFIrkTLD/5yZfqOT/VgCImk3goZXEYGgv5aOtVf6y9Oinps27 o9+E5un1OZkRAV0TJz+QC8chW+7OZRbJgoyH8n96PQx3u/PPOM+TF2s9EfePPcGRnwx2zxrwtBbv NItB5rDrT5CR/MNOPs9esvnqNQ0ZgwiTfpOx3wddd22G4EV9Jl3XrveOvheVeH/Debj2RkSn+YdO ufkvmdMawXFoo6SsaeNNYt+2vOHjaVd9RiJnQQeFc2yyJES4DZMKFillRVufTnn/FNJVEaTvWQ0L OYaqXZo2HganzEN7iUc+l4Y8Gs5syu+XfpiueHhrpp5fIxNkYpOb2XD+9CL3JOmBuLketTRnPwLJ ruz1IClnHXUg24HZ+6OzzR7ErnV7wsRD0g8Om3wv8tl2YOU67GMqfFzuTAmCULOIhxnnvWP+HC94 OEo4ByPUs6l10i0OVKXY6hvvxp4lW5Kav6qxQh/qQvVqxiRZ8Z0QdCkBHka+flzh7IInTic/jrEC 9LXp0m8dGZ7HDcrScqkupGs8Sg2EEjSyIPCUF9c1EIXY95F+nOtXp0GxX4Xt1DY5REWP6pyGJd2c HNaaxhsczYeAUYtgED5qkeGx3narmpeGQItgl0Rc2eRv5KGsb/A9yG49/l9wEfVCUfJYFs3n/LMS 0imhQOJzPiXDkR+JiCIBnt84rcYVB5ZxOoK1i4Ik0NKfqjTmVntDIpJvPx6K9B0/jinfnl7Kbiqc IYMA15Nu7pcXm+ykq9I2eOZCBSOrZicFb6mN+DU3g6nHJYG+Cl9MoN1OYkSa0SoIbZzFOaAH5iTb Qfi3ily4XhVfgiEddEaxMEvcuXmZthP5SyEAcWnY31v8g7AWXMkSfXSdVv7MTnHAfeg1vsgy+usj z/LqleHGbigBhDtq1hwJyeKvtxyrTMTl5M0SSrC/jJ8h/sjtq5DxsKui2pVEQmYv1yFKZEdAwS9Z qGGS2GUqIojS90WoX30kqpFlnNRpkJNd8vbqeQx0OFh51tavBv16G7hn5U+SKY0XphhFZPSDWe9S hZWefho6FEg84ekjydSaYX36GYpgwRhKxM98787DYh8564uGuiMY1iuNFUKHwBHw5pB4nH7u7SXt XrP5HRyATamdDtoBlYbRmbDhCE7GVxzubrJelnEflLBCOu+7CfajU20nzE56XgVYt+wvS6kE08lD YSiAENobbJJZa6nYXIQeysFxTPKlwHdDzEndKgLDD3mFfcJS3ii7x62+Sp/sAbtC2sdmHbIwvnVG SNWlOE4ZqSfReJ7XS1wLvxG3j3fAhUfl6DS7a7tmvoj5HV0vhk7h11311zl1chO5i5kFpVJ9hSR+ gnT2WCb58TT+21yrL4coGOImm3TpRliVqs3UxsWjtYeM38gyEXmlSzhouL+XUslKlx/e6Z3MNDIi X6XQdEsgiGxuIw7BbxQ4BWf/N3+33J2G3l0TKlHFg4JjQaRO2oQq6d7J1Tbl02szuq/5kIaJR4sr 4MeBhqrDGdyQU0zq57lJ/9DNDN4onKT8BmIWTMR8y19wCg9utypAUOkyZla2DwAuqL2hiAp4nT0A 9xpEhIiBsSM1gZWMP0ekOUTt9S/PbUk1Vnzr8e36/hgBRLbF6fw4KbZ+6hGRoZSktj3nHBnRRc8+ yTsmqN1eCackfurNOxnZvGHi8Aa0fTi/uM+vEhLTgE7A3MD/G+/Ralzor7wZWUjJdRCD6udhCwQL N44S+aeFUy4VwI2fQZv5xnBTkBU37yx1X3DJ3PI8IEi7r6Y5pi3d1gITM1MQcSW34Zk+JSzLzRD/ 11xmR105V5y/P9/CHJPrnQtpzRhvvea4Ky3+gueTazOAyZpHTb1xf2bQAZnTf92j6GZw9kk9PQLM wFb95h6uHth277MLD7R7zHmrD714o/rRF2/bsXVSCiN9O4gmMqloA8t/wMp0a7NtMaYz7l9dg/6J x53jUqGwOl/pbTHONqJn4TW4WXdnUcqCBXjTtVoNP4Kj7H5KqrgvjiF/k0z7PYAtqVD9IbB/Fn8T Awutmo7ZLXTejS9k/DmqmJrN4LQOJFsoEE1nE4oqseTP4Jwyq+oeUkAJH3BQqV08P3IJrA9UmAGz URr1JVoYKPkzgUgyW+p3tw3QhtLOwesED5ZizOeqyj+hL88+WRyrvo7U8tph1r6eXejAw8X/yTyL 2lu2AnZ7ANvqJgTS+TzzdBjVH4sfiWRrSDQ7rHIorkMbzXwYjcreKdSaqrk+GO7sZfyPYjAKa8sX zLQGE1011IHzRfdb4DKkSOtitAFsQryuITe80LoX+1jX9qwSURPN+z+dJKlBnqcpnjf9lGQlEzmS Zhvct0uzKXB8WtVemHXkcY/tABCSZk7uZ4Ems4tTJA/rRYTIQAGso/TUp2MAtisVhJ3DbuNulFHH qvje/QVksmk2tLAHAe8UycUW2tCxf68cFexvs4uRCQMYRLMNt2kchG4aRBGSF608oKnVzEbM9KJt oYMWKbcroyzv+AJSvWTytHmdv5kWZGFLBx1AyGDvDZaF23hvV8HoYvJhY/2wB7b8Kt/nnsGNN+Pg oWdDJ/1CTTI3ZEGcJsgrUqkV0B7TVKHTgO8O2VtKlGHiSmS6an5X08Y8MaAbf5GyBF4nPo8tMI4t 8lpjzEQ45ivAy9quENFCmt1/9UJoDLfNwT+pS0nHodDc9CrTjLW2X5E2Gu+SGK2R3CmHDybtjUXc devuhecwfCg/OfozL0v3smDN07o9bkwNHhQY7SZeViHlO5bIZFUAtBUU/L6mVPTCu93k5Hx32TYl VlDqLGs7QtOI5EGv7m6hN/clT/AZQNycZ126M3YYwOnXDGT2hEwwEgJygaBC0+tduB+/+LDM4qgK cE702YJG/VpxTa09rchMTBoZNsHYpokMBvbvb9+qEffxJ8PG3VjrvRgBklACyXN0o/OknBbcinqq 5icZp6YDZJH+5No980R9FWV3PBHZxzYJgfCihBlO5AJ7UAgu2vIgUR7gk8qvcyoynx4OdJNLDMHD Jh4+TQUQ1mwbv2lDDs2NDLhYx1bZSNE5MwCgeEXejAlWnCcrGZBs1yAMQLE83cYkI1GJ124uJE59 S7PNpqsZTLx1cV5WqqXQn69osE1NqEdIBV23WSMLEJ9XRc/H3xjUXN4FE9Qlkl4ix/zB/nkG1201 9mzynE+4CtoaCCuVvBSb8iPDCrgBwAxZ59qcwtGgSwvl0j7ntp22R+OzH4IiSDfmtLiY/WiRBnQr p7Bm18XyJzzT7KcNhrY+Gv11L2QUGy+TNydObS78njq7rFPnfURe1WynUtYYF8I/ceqcrj44SPT3 +370CU9xE7QJchrAjsiRBbyDs4+/Qktp32rO/GNA6dzE2BPgq6/1/sdUckkP9z25LFo1PC2afQ8y J+R1YJAtDUaRVEiIMX9B52fRxWx72c0UVnulMMtG5NeGO/dj6YU+GEj+nJv4ivVXnaXPtkB0aLLn Fcw1wooOKiwIX9AYF5FbL3f1DyFb8tbzgA++083BTrHH68ZO7pvWT81GeS9XbqPA2hqrZIJSRMz1 zdoo3qdv7aQOskssOyY8BaHP/TEZ4Ct52beqHGG+Ic/OW37deUd4Gdo2Cr/LZJAjhNoe39RJ6I3S 4Yq46flBxT5ebNpmnz5hQZBm0RKLP6G/AlACm1K/wxMVX3XhlPJUx9ROhP4Okb2oi1CeYeEpwxmV tXb0Tr4S0N/Rk7HVT5aC8D9anulXjki56DG1SPov7FZ90km6Q1i015G+xWCAyB92exx2G65DYUxK 7eW9TREcQuVV+uGhidb/mvdNgKQsJwZsHySpph9H4xyITRPDoVWmCWrmUTgzTHSkjHUFdNHz/BEN mmpEQjtPLlIXnHdM3/tV9o1+hbAKmd1gqT7RrYQ1vs9JwETMQJ0wRAAUQ+4X8zmDSHHgpPrKh0UH skUEixjtniBdmlNWrcHgWFMWfykIa1be1xqdFohuYhMdX5b0x7a4gTTEm0gC9T2pXTOTpYNObJO9 Sn1UskK7y3FKiaWRkbPWherx/hZIkXkKDw7WrwFT2rLuG2PYI35SjRfLOtkZVSKbDR3NOHpzi0W4 X5oMa/UJmHfIYnSBK4OxojwuM7qkhf6OpwGN7vRcWazTgejd2AVJDBkkMrcnKJE/jc9B7cavKIYi DE4ydp32KvOxWGprtJd7G+OR+Gx6bDme0ivp3D1z8zUzR0oB76Te57VrupeLf/rQiq0z67KifSky YErU5C0OV9wKucTMqH4IUAhmSt5FOKS0r+XBPE+gwwRIufMTn+3Hh7NFNsajjBiYbrTTFp//hUzH wEYbIgnjHXGaqcUZbblBMD5ilt/BKToqfRfR1LnYqU3E0s+quSqrbjBRnNXrs4G1ywyL6oy4u/0h HbmVyPV5vsFfmThYnU4czS8VDf9RySFLaHCcE2p/MgrNv4+nhAnSXj0Q44u40ku7TJ09bqKYXbu8 woSLMk9hUO18hj/ltnbKAzafiCYpb69IVsKMLEfLHjbzV2FdJvcKGyQdk8ki1iSmNAb6IHJNOTkh Ea6306iE/ydS1UhDhsjkeXG2JMJc15PTTbf2B/8i0gIzk9qCqwx9Q8brekmrzmeM/0va5KyPXs+S 5BaUP0jVimGt09oIDlSH4iWhq28dkAcy11MTWTVKnNwo0POz7fpCA/r3bP+kTCY/atWnPmU57cKu HRsCvIokX4cjRRSrnwLhE/Rw/lFiB5JXcIEV8HFuXlM3FH/5D/qSAX6ZiSMM2HfLI0Dz7Ma3gN7R 6G33HMHnOoYodA0MTyssXbAsWZj5Rb23VgsF/7VYaIyAVW3NCaidUpULqIZpEbZHdqNyQ4Vegrny HuDXOm5FmMn1noIUCu2Plee/gli8qUTGOPy+IQGrsizFBo/4Cl308+lXgor+h0zHAyWMCHrjmUXx 44Agaw+5oWe+qTgZONhVl0wmFcCAe7ujeD+QJexDtoGzzPbIXxL1v4+v9lQMbrS6nfyliWprX7UB pU/ER68EsloCPLDm9lj8I47DVzvXHZ1QRAG+JjGORvrxBwD66uMnR9Sk5RhJUxTixw+Mm/IYVkIY 272QASXsfDV8w+40j4vUFuFJa5fM0WHCilfHHPzcJdQKiNjW2rxhkwwOWLUy4q+4pWRA4LS8ZY1V 0vuOBvGl8LT9Wx8fSppEghlKaEqJSXpyc7aYT77hNeL6mHqFnW+kcrP4YffutiO4cW9JII8UK4El f7qLYmz6BnRNM5a3aCXsOOlkCEsuXWZUdfHa1JBks5JDMhxnivm4xGIYWLullwZT1tm6aWzfdD0I IBvVFjNcxV2ZaWinahu/2a0vyo5vid4T55yNm/LgjmkGPKNsZw+2jq+5FAJpmfVLbii4kKgOTOtZ rUVPjxRiqH8B2Zx3DbbQZepI0Z+NQmlQj2v6dkcpwEb2XSyuQz2DZsJJmehO9XRYWDZxy7aq+c4c 9rpdUDwsTo1TZgZ1FuDfSzCAtZfZRuBqTnrw6HjqAUGmDy9yOwlQ6DVpkds4VIedr0jxb3dqc1Vh eRMi+WH7J1z0R9rFnEbBxhXIZomhLSrvRNN1fVxUvNPDMelhbwFzd7nI7W+zLregU5rIV+QLrNVc WorsRA8wtqW7fH9ZtzzDtZoRpQ7VYKFbihCRMDNzdh3His/U+DRmrI1OPfgTt9wA/WIAdMWm/GGE oIBJV5B5z7w5j7Mur+FksDzYIgMJxvjsIrF3i6dhN4Vvd29T2cDaHF2NkPtMhzQVQqd3p9Gt6JqR +oduPjyp2AOxqy00Hu2YUayvpBiU/ehx+k4fwAta1ijlBqCG1UxBBZaaFXY5KUwrscZjXgSIq7BF Az26OsMwd0IUPgt1MChtrXKd56ciW+NT5fOMJihoS1yu0J4eEDZ993uDxqgKa28upLb/ONwDJ3R6 r9hFr1wXUO7eKaynVxXrroZ04ZD9wpi/lw6UdVODRcNPQg4KVzPSnD0rKbPz2PtrfCOV0RF+wwqW af3vGU8hIH46BJup1vrNxG28JUwfwWqGz7AuBSO4jcP9YnPznwYAw9a+73C6t7A8ZptZVSu38sAd CwyGQ8m1TyOD8r5Mmny0qmanHsgLJ7CaLSmW4DW6rcRPoCFjd1eh+M56D5ir11Uk8nCI9oF99dFU NR5ekafViOeuqaOhUHheKylq59Vegw4UH4CNVhJOFR+fLQlx1C+2cQ3e4TZEpbJ3BeKJw6CLbTR6 /M3m3zOXRy1vTJhcWS0FqjXii2QHDGGt6OYxHBVUdPBURZqH8YKA69jR1U/dog/mfCoWexa8rL6H g+QWxCrrRtQULEq2xxXoNuUOjSA1iPinQG7CIjJ9L8dUF+UruvHCVUiIZcp1h7JTdqdUZ8FZhXxA 4fnlflSm/5Ybtq3Gbj1QcM9uyM9Kc3/g9EYg1dPfK/BVlTohzQomnomYfd5ZAlgQW2On+fQjbEoj Tjkr+RCzfoJew2pN7K4zG88D/2IebHMrsie8zrsTrJi/gGx8kIuZqdENwqbW9w4i/4T81i9Bo55f xMdRTQIo8PB+mGOIJARtZHGcp77bIq1pcInGB8ce5z/t7s5qGtWGS/RsWa8LfVKAn+nq/z3YX7TH /8qOtCBQtI/CmJEceuO/DaBafRv9h5OhGT80pMt+DuD/xFIMS3DeGmXnG4yZmSkVU2Z7ETJKU02W TZ5J1WIXHloxfSper5D4ArZpjT8nW2pqsd0NXc55uo9ANR6T2/D4m0AYCK4g/Sj6+YWTKnvMxSHE SBe/251typZBUnmMhw/iCgShp9wmhnF1gpTAwfRVZg4/bqZwRXub/nXOKZSibgCw6MxjX31DoWML qrw6z04p/ZVHNDOKOr4Jeoc/goc+hb2ou2rSST27TiqbigY1Vd+aqd2H616P2zztQjTufEWVS7Va Qz4eXQwdl8tnMDglHiEyb2cSz4e4FrM0JWNwNiV+koIJJ1Fc7ykyw9McJ99Wg+DRPOmIPFmRyXcH yj2GgHZU0GItSpAHiBp1Kji+VcI6a1viQ8XuC7+C+xxycFV6MG9knzbYGmKXMzW/WPoodPbcs0i+ P0rOczBs1SUBfviRHtAEii5XlvPjcjePZL29oXBVwPnIL5+RhwEP2r/vQK3xCqjU44AAGWOSdBJF /ItrUzqGG21DrSo1n4xc34036S04CgeJIuB29lYnyxXKms6H8wHtG5i9rk1wT32xN31c53PZlzK1 RLWR1Nzv8htU+J+GidVl1WLXGGLgjjxpn8wT7w+luad+FjcWIZqneQEqJp557MDTWnSSSjWuttm1 pbc0Mbwkyc0vHpLkZxLU8VxfusLqVagKnpKfuvTE33Jblctl2IRNvvwjYal5DhKqvRbjeWR4Cp9s JzOwRX2vEkc+dJHLbWZDw9ZzqY8Iihs3Lf4SJ8e1RAKpjow9VMj6qftZyBucTVhnpEkCWaSDziLK +B06YRyylC7mvjvUh4y5/4ijir/K0ipBAP+M2XruUQGzC0bx3h2mc7gb6FE6mBA9Bw14mJoP2/ef BcWMcAjX+2A2a2RT2Rw0JUvnKt/YqdGHRc4pyIhDVBR91Jcu4B156h60RQBkqQNS5ftZ2Lv9Kd88 hSTK8kU+At1L2+tyZVuqJ2hnzj2jcxnON7FE6BPpfmCnOwOHZF59ArKMiK9m3isoI1kfeAFDVMM4 i29ms7yJXStYmfJk1Z56uHJfcx37jTW7E5WbsSbRVs9wn7yqde/9ac/FFJi5yHVEnu9LYoX1iEbf N5vQ5lW+suEPjlpdvNth0sSPP9gphfj6Rmqf7Ts7TCukXNtgTQgnlWieIWKtIoUvER+bNqfDzEVI Ks8fiv5nf1B2voO45zeLyPJG84F/tjSuxq9opmfqSFiLIfNFbjvEx0s0pkhJSwe3hMm/fJ+rdFXT iswlbuY6cJ1evWjGzNyip7gc5vDvG/fSL/6YsycOv+5fsm+6j6Of3egvzQJEOrTQhs29osyQdZY0 YBljLd9o0F5q1Ag+lSyC5cR4ZI6q7FhIjV7z8QFFiZ/Bzs6cNSPEZ/KTRMNqzejhLd1eILkuO0x6 QOUTqH1jkj+kDDhLwjF0HETG/bhH2FRCqxeVjeS9QC6lLuiQqMDn54ssuxIDHmA8KqNibR8nPPXI vl0RxUtRKih6GFOnhzzkEB9TYlgt3CQeqA8HubGdKrUQq+yA3EYIWDfC/iu071FgDCilojeXnlBx JYExvkpSfvLm9tBSucRhvWc+AM1LRB2TgB/R9r5mpM18FYB3WlsR/HNCbfHFOFkPY1IIEfJzUeQn sZsTmKvV9iRR6nUxxAy+TsWbBES4O1weGUcX79Sz5tFtADl39B01YMQ/gIuKr4n2GGlOIpQ8FQ93 rdR96wcJoi+PCz2O9PYecSjP8xmT9U4B2b4C6fDxYNcZHwcp2vFoJ375OODxxTXld9iRada3Aum8 LvlSR3i3l0SQyD55jeO3Co68d3FQr276dfnX+c4J7SFcDHQd58a7NBHZ0WCbNfEFYPl1La2NWL3o Ibv+vkz/C8yHS6/2p189UYC/0D67p+A7ODmX/tY1C85hbzZoWmFw+5bP3mMLoVCjn+MSK3JQVXfy PNPwMb/cmPr3h/Pnri4unzasWsByxQMFy+ZWHe6nOVzpK4iOlQi1fe56wCYz+7UMJk7emf17BAgC NuzE5JbYO+auNxzDnELkiOgdhnpLagzZHnwNsRoTzvXsKmDuk7o47VZ4FY7/yZpeAIoOk4EWavv0 lOSjb4R1h/AlCVWugMVig01kcAm45kGyqG7gNt7lVdARLmPjx1E44rLD4X8+Ly4taXStYX8Rlc1O e6aALkiZ1FRwTS/99bFwe08zL/FzfpPtukipO6F+IgP638Y9k3xpEUf3NZSe0Tcphd6myWR04N2o ie5Oks3tQDokuw4Jspy0qDircv/i/1i2IDpftCHVdgwnO4UIpoE+Gdxwq7wFygPQM90rVeUcNS9/ t8WM4aWCIUn7neEtJAZDokLOVSrkgkWgxzrGjZfUnH1m/pVEqWQM0/PA7+1OCeAjJ/mRwVZlImP+ kGjR6Zl4tkIESFE0fHFZGyS4VkBOXOZ1WgIrPoKTDrIeAnChy069fSAOSW78tBGIkWIhgcK9S/9w FbdMpFTHR6BaL3OX/7tnAkUKTbEpInxbO6Gopwlq+/Oe9vjNhiF6GClrw0oDxljHBiWSVPC9Oqg7 jDDea1n0jiM6A1Q3X/tpm5tabbZjvysupy35dA8G5kc5HfBBTM2uVYyUwv3ORuxzPaV+OfIXlgpn QI0G0GIVEuNihw3OFrlajs5zYHoAz/2JLE2+EH3mREDtgwKqPbGkQOcJR1cGxr7c8HFwkfhmrBUT cxJr1EfvUmhfGrA1D/nhqaClCcubSw3VAORKa/8I0LrmFO2telPbk1mMWYCGdTBRLK0aSciG8feZ 9/sdAF6DGSKIKKIsRwQTLmJxpl3U3D+OsIHX/nOZ3vGVYW0Nl24FZXoKFwYitVL0hZuYGeJkJcTD mVoxg00SKTp51UeBQBkEgmx9s2M30Z+C0k3ya4M/ph4u2Uvn4Ls4LPS3WyaeRMCaqnTsgzxwCgAh gZMlvEGx5jza3CR3pD4qJIIUQYJt2/ZOp2Y9oBO3PlFRiHnJhdKrxQ0T2krqFI2Ftjnyh5WVPF1V CK00QVnE9VTJR1c2Tv6sBujX7wXE0CjupfWPnP5hpMu6RfaE1RECoOKCx5VqJt4slUKjiMoIA/CB F+hLK4ZHxz1whrTp+CC7h78rXivW7Dilz+3Ya16bJ/y4tDVn0xOW5wTe9ur8X6QwU6IP2jG2ZehB bM63r/iPa4pVvCnZowD79zEf7UWedslg0hbcp1kTz22C+juBbpdB6tOZKRhR6bAs4+opFF8p9qZZ xfhDiS1J0ZIs/MVsjDRjbF3CjJ/e1W9AKZSIT6VUZP9w8dGt6BY2eocKwM6N34yl13Dcr4eUwbHY EqSLGEVAYIDrNxiT9AFFsH6xIyUtKwBhekoKfeLgfGGCN5Hvay8d4ZME2r4yiFzZRWv5kDVDdIdV bCazIhyvEflJPfZTKkoAZIPm0a4q3apD5BNeCQxu/V8+tqGvv2OqTV/p2sF55zMcrB2idDqB13ui 40ERKRohSIZZNOkU7tvCSW85dkcjz7+n48NAVs8VEmehbVVIyixxCEru+xxtPs5Y3iq3oYawxdFX 4mjsONLcMBNfW1/Gdmp4eD+XjyP0PAFcj/dw+UFRUpsJmlZg4g+I8IZeGu1/x21cxRrI+iIh2+6J NmVI4yLbJNxUJfmyiXoTXJ3TzJudW/5i9o6FA9BACmrldi/TtHYHefhL95apVU538Z/daiJBoZ6Y bwXjEXPaoxccSn4q5JVwsywNRkCEqjUkgFoViro5YHwVlzQsUNsGaJ8Wk7vXXCYWWbjIVHraxxvd tPDcga6O+e9K1fApPFPoykr2Y3X0mFh6BNpBIrveDnyb3/JHUvhkTwKD8MKoOKNmWhZ6BvIxcGXA JfabIIY3skF/zEOMXXrhDSkA1p2QVBNMQ9FyU1VXR9FvO54ZpnEnaF0uqqCb3R0jKOVafXbbVWjm TKkDD/FwVwjQQB2H7jv4XN04ahtKUUsZcykd9xgWhMSy1fczcvMx2/qMjqne3ls0gbrB0mglZ0MB u4h9dnhthUrXryTS8hvb6Whs6C5oO+dRzwAMUMv0KkGgIX7MZI0gCImqbcISwrZtjgADuWCRaZ36 ArLiCkI5m2ssjbICW4Iwr+x8qzVux1LiuRllvSLLrZ7VPUTBl4b9a8GuE2E2wEi8xrBP508pzg6o kIhH2qj5iXxEkaEdAozM0HHJJLkYQZiryrbm42QCFvdygk8iB0dD/5+MI2VKlUsRZYo2DqipzldI y5jpdXR0REs/BJi+phaL7YrGDjiBfK8VH4FaRFaF4jekpzhCsPHUxP9KjniTenOL0Fea7YmEMG7+ esyHOO8dOs8KMs0VUcS/Yj0nYCAfQXqSzvwbkIUS/1rVDND+GUFZ/0g4CpzuLdaUBApjE+4Rdvou F6AYazGVcWbL3foiFFu9IezIIWY3SkKkA+Mv+MpbNxpAAYVIE6Yv303kIp2UVGvK6W2jU8zdGuH0 7nn5XzSCuwKXjRGp0zM6gN490K+GTGTZiF3iMnqxCwItFLpGCzignsmMmLUbRNrnf5aWp2+UXy1j vE4Gr+MDnQaHd0jvcUB0ZvQh3E2Eg9UeHZWRFGpCD0QFrf9lpTzLhUgAg9qJX//9LXzWRRvIdw2z kI1PbsD1jjTfM9tU2gKvkDhS4K/lDp5ojXs+dSnnz+Y8nJ4dQV0mFKHqE0wEF+7m0mueTRbWK2Xw /7Ey5paZvyo3Wb8LahtCxGI7OqayZAy/Ea7k+yM1NZdDPflNBternh3oaLFhmuG+zc12sdg4hGC3 p1uW1N6LBN3W7a4El4VB/TfysMmXiouxei8xAAK2nXrz/LkvaGvgXRlRQ49hifblLplfXW9ckd8N /KcnnIpMCzZ5Z4utMr5Zxs7VoJMPvDCoyvZYhulH5djcl3rOB7vuE+kUdCP0etZihxez+RvGkXXc BsHnR9AaDko9LHXW4Glc3Wa9/z0IMHANEXuN9xCyXchMXlQ7/tlzRex3KSKNfMaqFjb5p+Qb9jpO c1B81k8Tut1LuV0M5eZ5FvOOaty0GRzWz2YnwjYsqrmK8cdVLatSS2pmIDjV8wiAi9cWlTBk6CqU YnWhBcwplj1Z/rVpbnzGAWeNcQvo/ZDWh+Xo+D53vOorogEuy40/uQdjQGE/xRy6R8Z2kQ1ZSh0y KDuw1cr30LULNF5rIxBQjTdjaezu7OWF/nz30H6NXDZirh1ggb5pSzlJtVD7SqEfNJ5m6q1zXzA8 5ZhYBPjKtEHQ5KMJSRk7DiXjAH9lwXgKlT8dpZ7v2CRBIVWLpYHiVGszKrpogKU6SpRNWicuP3WT vynUTcc/QCjje+syil72SFqJgyJ/TwDh2rTEhiAmeFNza0rn/bJLNusoU44D0RI6pR3xprULQdqS erJ1OH1hvjCitSs4ybh8q7Ifh9JC5o5ttrorpqdbR1ckj7tXx4211P18FQpL6anyp1oleUA3UDNL ZGaX0mHVvvkR1dUs4xN2bai+qW475P0x2xbw2/qVAgAIPvjSkwz0UMTcUn7KGvgU8vYdmTlq05HX s3b8EXIfpc0ncUEi2Md/v6mErSyo7cwy/0D23bCGhw/o/eT6oCg5p243p5JAiTTJE0fUQUyL+/RE 1wcowFAqUoZm7aQiagDrCBU+rOJPDHehXIDKf5u/6O7AA8rd4dCpt8SRQNa1yE5FzhUSWbzj/Hbd blAZSWlirH68Kuf0YZkLl3a3+DSCeKwrMiKW5kkGTjHjmjQz1lrWNU0biMGykCIJ43YaN6C8p8CU Wce221zRj0d/tqF86k9MF47rDchVAXkiSdcXAxFb1f2N3RpwmeTQqgVnulL42ea2moL9tRAia9ru UDtDaIqrjYB6pGVNXOE4Wi3hMw0AReJ9bh5VTvZbcRxpyeKUKOnnGoTYr9C8aKg6zJIFOFkftj6R UFlXck24YyDfGA6D2JpYs3pHEmcziqo1dxGcJxUct63E5hCQQ50FS4lF2p4+l5IvJ2QihEv5ad2E GHom+rMwYFM/nae+kaBRi1xnYbiw/f7MUHDlSv8Q3vRkcIA5Xz5hjz6C9xrlvEpAhoGt2bgQCgzX sPnXzIJQw48nF8PiHuT/os9f434cYdFwt3RqisM1cM+YykJKj7uyrrmtp/fqSKoa2EHXBNV7t8yE DcSLodrErwJtUV4rZBPA5ztis1IryzSJdiPRjdbd3HomzXcfzsH/hh88v8vn9rbF7DtdMCg7T57j RHh4TUUHjU6qVVXIUSSoJkpXqyftnCUHq5B5Hm1u2KWIAzammEJ/RMe7JsXwHZGWqaqZTW2Nnevz 1yqyKRoTP0I7vMMNQPWORJAaWuorZleIy0X/uApPDYbuaKJdoD0fTFgp3G5T2203xOQekjTZNt1E i4hRGil/i/mUuSaHnEhUGSy/5roDUhS95/V9nqM5KdqKj+XxcE+aUSt5S9devxQuMO1PsQPZuTi/ zvRXKQNM9SslHYMUSpvjqkEAxfeuOugNMaE9uDLExJYdp0OX4D/nzBPIr9HdwWKJkBlepx+JNpfG e1YGbA25VnBpeLLq67H5fR4Ri7PPpvGp+lewe30yUgtmjwks8jAs9tm1OmziQZ+Nsl+FMfpV3YsW 6L6QpqftL10G1aU/7xNuRgTYu8O6zrcmDkKKbcncJHk2nGtXxCDAVHS0gDBpkgASW195ahZxflRl fl+qM6pwMXZiS28dBeCGGXIhg6Qm5vO/gu3LE+D7O8Sj/rkAC+0TjBl4L+hIbvL3q91Dy3skUJVJ PJTl44qzb0xbuC3LGP7mrvLzBJSgsoVOneYQvpvSX+bRfQRva71bF1W9GYUURWsgYVXbaJ4CWv9f J7Rem5GgqhlL6IS1ZyGd7xyL0/7idP3sQga3mh5a0Crm7yxAMTy2zZOrsAFUqDyuVCvkrGpx3SDf 2cLYctHglUlkBVnfeV4Ze1S9ma8iwIuu2/SdLQGcJSvOzDaVKC+ngUeegjCrAfRsVJ8HBdJsH7XW lWB043CaGaS7Chzb9lQL/mLHz0XXhiCGY3Zc/sImrYT5hhC0tVYqELi9HIhE0fSajkc3GLiBSaf+ nivGlZlkiWOQbQPGPejGailWsEELqTnmc519naDciRrFixyQjTU5UrqRoDtZB+eaeGSW1oxJlcuK akXosJTk6B9URXILzkR84wa4cViprwweg33h1+EVJ2BaqAQBtRXwmnKrba/Ghe7EPJnVngRq3xIM 2Ump8JrqEs6cvoK2Nhs84pufdIoxMhPJX5O7SSg/Hwkm9wnbqcrPLJ5231HLnq/fSKCO3yTj50Ec VgKE9LQgevNWxTt7tCQFCAY3pFVHiC89Tr+1TiqcJexvC06cvvjucS1v5fnrxP/CcQwl9J9t9FjP Fn3E2u6zFgNXMBBY7+uRwp7evHA3n5zwRy7ws2hWTN2T7xNcwFYX9fvxrVlv8gbXTprIAlNlKxgt YJNVfSXu94MVLo63EKJIVsZgq5NYO7/qprwFSmMwavmcvNzLwSBBNGLkZFVeNppbze6mehOgkf/W Bd7YSNCF5VFfJiSnJRmKRnDpvTbiMj5x2xXe5E/nwO2hS8IKLHyQ2hNWl988hp7m3+/+VTIdaj+L ho60H3d6QjfDigR3nzjZMyhWLVX54XEdId+NBGZ8/nWbh8gujaTUsBWWQduoMVHL+lgPqtDOWE+L QBsYuz+Q18AwIoHRYsfI2qS5qrrT71bY5eWCsgsuGXM7akXP28lMrnhyn8LnIuxVPano2ncUW9vZ ABle2kIOR7CgxUAdZuVM3QwW8mJKCYWQl0ALV++Ph0fnZfCMHHaydtL3qovfLmYe51pTl8qPuqC2 REYXEjFk4JAg0h0g0NO/QLiGm3t7RZqcrmly2DaglLTGlj1nbVQsxNybiyyJggGBWBsCfp4Vjhfz tTTG+0fPiuHRFwpT8wzOw7S+sqBwuPC93PK2ei6koVsb3W6QlLfeIWM+u3uPG3nSDyZybTvelMWW zRhubLXYFpnUrtQY3ZGz3a2zB0rSupc9D/36S58WrCGtuRmwfxkHfb3C5yHSl3DxyuNx9vS86w0l Ukk81VoMLYNnvWUE1tn+bXsG1PLaIxKl2NzdjWrnhPDanOSHhLg7QKSv9MEk++hklDPwGI/j3H2E ymTb/lwHs9JfG8+QtYfQtDkvABa6Jkj5WfV5ToM7bm6JvVz6Bf9Eogv9mtUqqZqKo7xr6Mx94fsJ 4vDn/QpnJLdBOFUIsZNjoS6S429XpEf/Z9sBXgVtI/NeGWQD5sUuMB4wutl9OCf94C7YHYeRQBx5 f3HRDe4Q0XFmN42yFDmKhTFSzWSpJOqEQW8QCrcwg0QPjwPQRZTRcBwNxSbf0TcUlJUphzp+FQMr XVZf/TnXpErxYmK26BkAwUspCDW9PKnQKO//AnxbOQLwV5sVd/FV6dBYJ7SedwlP3QAzbLl+HWBm JCMaFOJXKdbK7qpMx6yO5HpCMoKcNF345D2/8djeFgF4Y/unS+9zFMsHjXBfYbOe6Ls12ysU6kHQ XeOpCP9XqYV4oB5q99OXQdNGUZyhS9RZk9o66gB32HsUYGWxzC2Kd4Wu9WDbEYD4ULGIoUF11lq6 W4n0yY1W+4k6V1ZTNMZzKiPxzIryrNhdUL6K1XeeFG4vLSDRiw80QBiRqRgErmUc1b7E1gGmoMUm bLiRo4NQRlG6WGBDuHIAMRwTd2sJdfgt7asYy945B2VTbvty19yK8S0yYFi9ZOMtqdBZBnkd1d0L hY9W7Q10OzCnTpE3DhWnhRMc/NXFMKwafQEA9jHreH0EorR/e0oRzK8jGdshXPdGSX1wvVFhscLz 2OA1l+34TNiOxzYUNfixmk/Q23NErvHY/SfFk6VWipC4syYO9rzAbJ4eOjk/rprnsB7GB6RcK4jR W6s9GVc6sxNG3Gd0sytDeXYiTfpXHnwKprWp6O4VmzmL9LnJJCroJIs+LwcW2wtpn+xiICSzVPmP djJj5XfexjFNjJDsuP1mdARubTDosVYwaFqoiVqlQMOD8E2mzPTC18NtmQ888MVLy9YUoMESWUB2 rAPR7iCr/mt1qsQV9BCbndbYF6ROaEzDzA38QPE8hSB8UThvh7ctaZUASsbUGKU6czMnxRQiX/ro HU7ARrEFE5VXuPcCHvC57179Bkn0EDe+V/4zHN4mTkcZN23ISq4tVtyBYraxUKr+pZsAPasbYoql HHcDPUEDKg+KH49q5DbGUJ4eRsZQTTB8tWRujEHpGAIEeDv6bWVROFzLb8F0Ng5ENZutbdPfOiWT Kb5MvQY0XS9PT8pCCO8TJibsDvivujoz9sDP6iUURx7gHubRimel5uLOeBG6/qBesl9vu1akrLa4 +z/4/38O0710iWHp07KAtC8qZ5x/jkx/nlgFP1o6ed7/GSndhJbDb8b5cIny9pmykHhLOhjXUSiF kEVGKRrdn98EqA7w0poTZ4Rb0nVjupssoaZ+2y4g/e9nxalrsYDCwMaUzWkN4T4AKJdLRgzfKI4m ovFSzm/1w5pKjwmfYseXxuMWAxydDEVgfkDgZFiQ5CFq/u0KEEe61h5TqiNRtD3nS8+Z9KWjHevc o35uIHuG+qsPRa1MbJALvIIuaSGmZSzXRN0g16r5CSh1Pb4W8Am6T5asdtQiCioYKRnYo/NpAR92 5m9VcYPNN2YokgbcmO+txKDuiENjwlqvEtf374ZC9ppHv9/uUymx6Z58IgRkVBLmhWAQ22mIdKIb ogFZxglFsp5xKUblouOzowswjD8S+AIRBoyXryNOYU+2q0SRumLsN90J0q6lQzI4lUEGt4wy7nPM VkhD/aw50v8YiXUGFkwRptwAqwIEtv2ISN1ncA05g4BV9/DqxxgJM1P3YR7vQddlAhECkL7iWoig 2t96bgPKggBVx+aZP+TkZY9i05xu0DzNyGaudMCclCE9vyBGFXbGOkIyzD2U2SLtD1lC2VorBZD3 M+2Sh0jJgCTXY4lf0X32/iy6U45gU6GmexC5t1pLJXaB8lCD/lx8LnfYtN5lyaVAPddMTekMFDqH S2EI9FdtLH5E3BnoBxzufcwPe1tG/dQSdxhDlu6bd8vUqvkuTcq2wy/JCY+jq0dIU+ReG2CZgxKC VRMQJb5IvZEi6oRFRgmw2FquNpu5R4sZZ3gQ+CBX29QNHv9iUiXdtUJ+8o+EuR5zFypHWlvGhig2 ZykrZBCe/waIi5Y6Cd2qn+uoIdSBLM1vxn4bCAmx2bdTSoPvu4K6pq04MZs3M2BfKikVn0Hoyfn6 hXw4FHZz6TOna9OUTlbFeUw7t1LJv7BRjGHkDvRiIrHgeVmSw2/TvJ5ZT5ePcRUWW/YZkAmsQIr7 dr8RfMs7G82lU4S3ZzR2e/53vXXySdY8dhsZZphnE2D7gPVcWqTJeN4PQhoQT9JYefO4J3gPFdfX NM81pYOIkQ1E5tVKkuz96B75JiwPRZQjLQEojexrZ92WZDc1/Y26h+Sw3bB3hExWffGww198fQht MujHpiwqE48DFxWMjCz0NW6lb0SSpI34nQXQW5eKIdGpcW1wR7B6mZke4p0my2XheWiJILKMgmZw 95LHSkipplGmV0AfcpnhNl13WJLBOBB404axKmoW+NmV9Y0y3AHyuPq+3f5GSJ/hRNBja4sDkbDt AuYI1iAEejKEKduYhd5yezsbZYnFYh16bCLPPmYDOcUfZ7VU7o4g2VQ3oKojZEufBgGLeqJjx6bQ tsAJCWTE4HiKimiI+f1zfOTQyo4ElpL3OeQx8BMDL7adL00EEubW/Ysbuqlls8iW4BdEdyal8g36 Mv9+8jMJWtbrYyJonk7ftlpsANVyycjAeSf1MCtRbNxaBUKgQnXHEU6JjQdcXzHz22FPm/7I2V1t AAU/d4LJo8sw6+mrGIBFiixsfQQhv5I7srQOfSPij1TVpMpuu/bRBPwYflHXuzfR3lB3wBzaWm2a eRCb8IUL00w7y9XvV1QPqAJZS6xGRL0PiCJxf39Gt2s8RVdRoh9h6qL5x4nF7dh9ltjLaD43jD3+ v3rwId6dyZtqdwW9dURt9ZH3gif8kNxjQTrnuJjsc2U875Cl6w3Mahp85h+ufRAzZeBM5L/7yPAm RMjuPNe+RCANeWkv7fCroziBTC9fmcLY6sVLaGLBCzveMrJUkHszCapXjsT8ccYLOVeVvRDCOD1i 2EdoVE638x6W9qhTlkT7dT6CNNZsQ/o7yamZ+OpfUreMyUhH3kC09c3lcVgtySUN5cZRCgajj23Z 9c38QvR101FE/ALVSRSzA3mAUsVPCeU8KtUeeOGga1zDIQRMBZ+6ANy4GdBn3H8OCunsOdLsZlv2 SWBae4JEfA6JC3qn1+xCeBeQ/KlJIQyPuknxFipCo+LkeAn0OkIu6nsu2XW92ftWkACDfOGSgOT6 cGTrRXOYaiv7vFOQj0D9Z6U03RcbeUEnhg0GYEnNjB0hAd1AtjH51f8/J4S6LcXCyEe/ThQMnewn 3JN5jgXRz9FIOVktlZS3bbACSlUTa+S8S70fXiKE2Fp05iWOSW+3iIhPa7JmywVDhoUGDodEAN0s xVSMWGmWpeKSbckglVijnZ+wfJiaktyCiCxJcHwSKOmtjBWapUmk5ZMu086mDO5u9yQb33eegr74 8pA7+CuDoX4KTDYTKgQlJzAKs368oQ4gCfFGrIIMPfjfZsRRt0LKUinZusqcQr/rszqGbP3WC2NR cdaiOZOTat/djfNSCXb9KzI49daxyD4UlkCASzoY/CWAHLJZFT3ewgDTx+GZsXQjtRXmT6PtwxUM tEkNmbMG3hA4EQ5/6EkCfJPhMaf5CxtprZbJ2NYpwwOmGfmn0EiYvotZNCxfqdYHJLqm74KkaA+I CUhbRLTRiksbgM+tZCFHtSO39MiZ7DzmZM/Ji5wjkhTxUySxMm2ZjZ2tpr8MUVIqRb4Ww92TQHaM KeIJdMTxXxbYoMeRwZbsZo5PHp61Hi+LQpImqeA5zLIvZkkhxwZZAteGdHgG3TWtGMLmQPKjFyRt 2cg7awNt4UF1ufrJF5pI2bAe4IEMcwr+XtdxuBD1kEiNfo21TiV0S5YSJ9e72U5e8TbzEa5q5Kta fJl3bjxaGFz6p57t40Pj8D2de2+MjnN4gjXEEl4ufjF3G67iNKIVDJI8r3gOSnaTJDxeDGtnpm7g mt5Xi61NCmG5Cp/yBzws0zMxl6NyxE6r5brMKOIByqwkZyLgx+X3mVOmH1jwokTlTnRUMuA+8/Hw Ltdb/xYhjJBIzKgpOKf82zQGiMpCcX7K1B7+HwEkhj6Ztv9jiDOKDYLfB/OfGMagdrWNUJSuXIEI aMdI344eQ5oz3VaJ8ZVFzqbgW7FvnaLZcH0VZ65pkMSt8iRs2bQBF7WFzlCGs87DK7vfrPEq7FGP q3Wk6okQkjH/oJ/jDuoslKY4Nm+Wxr+oTTNFLJrkvWJQo5op/u+d0l0a/XXRfDm3DAvGaizYu8/J YoIz2NFKvhlHJZa/SECC/RdLm9QTqyaDuRTzg2zlDaEp/+5rCU/3vMlAYT9Zzy/aT1iq2ks2h92a cJBM7p9dEsS1YH4dAROl0doeVsFdMZJT2FVTHDXrYftd4Fwi5px2U9Y9UHoe4nsyN2nz7/ITu0v0 ZlPDfH83roHsRKONCnSUitpY/Dbg0Wj2yJAMDLKpP7jvHjVERNOuHxscubhdb9mo8GxgdzhfJ9FE Yi64MWWcU7ngsq46ymsW5c7lygafYHx+GJv8f97cohZTGkTopveF5FN5w3saMHGPQrYLoosps6TC RurYaxVrp7wpLMzHwqbWPNFOi9F5sgNjIOxPUfG7E1JQWN674nIbSstmUYOTR+RwCBxQ5IaSKNzN fqNzRwN0yvkSoJn8iThwVcSHnsoUJqlFmn31wXraJIIxYilsjLM+aazolYPWTAoHezhay6O5MfZX kcnVF+SUawSg5RaFouVszZ+va7oDjefj1g++9mSspZ+YLno0oTCHsYQuOaNKBk3b2v5kV77/M8vz DuKYJUVIxothW3eucTvYT+wqzlywoH5SqRYYo6z83CXqatLQXP8xws2LU67yfkfAtHTeZSEq0KiV iHuqWelyhaXyJwwVVzaK4W6jxsCIkj6cd5uZEpes/ntzTYBsqm7260IhEVKcR661n2ksonjCzCjz Dtk4DEYCobrfkisL5p7PYClrVvLmk1njPtO9Pmosew5k/uGQNgt98GJ5OgoLJmvjACmQ9aYCUBcR 7AAQZ/8qhUMnFPIzKrAcDzK1nSeMH/V64irdvrb8uuojTcbIvoXW7785ahZo3J9xEnn08g3CbeCx slw9nCLtUQMLZXfJ+P9qKacM/JMQ6YBjYsmLz7bYUSb2nfcNKo/ut5/FnWZ7mDoVZvK82VB07Xqb ZApYn6nLbJRyfjlHJ1MT7fd3wW8J9BQu8ARCz7nWPi2CdjxdCYYQ9M9Pd9a0itJERy14Q5HGhvlH 7hKzNPRICATdJL78sGuGIwF6/2E2xhVpLuyhiSNhnD0RWUqt5OFqa8asRggE8DdHAPdzvh9g6NoF QrWSpjeodYfM85KvpLZpFv+WuPO8T7fsoNkmZIrgaMVm+yZHeSqyVry4AUXGK6m65/w9TcKzdycU 9L7toPS6ct1FkbbP7XURyL2V3/CGyoHpwPK1TzJIw0gNR//7qEuFM/IfnSVe/G36TmGI9SnkKK+2 UuOcOac18hJjgIgPD3LFGKO2f1H9+gNBedrjEucIl2Bb2skGdGH4wY1HxXrfdzKlwZUMT7Il8qu7 pcbG+mcUZIP1iIQ9KWu+fM498QLx8rDyKTbLvnm3hMvxn94ojC9NNzDkGzOuPfd/D7pVFnMhwuOt u8SermCQFZC2HDZ4uyjw58YZesSfkwaxDf7YNSTGKhH8YFcYPevop/mj/eEgnN8LaOSZqURwnTv5 BNbS8D1jcbJ69lFSYzq9er52N76dGVDexZDey4TMWtjIPQayRD8gYShq9XTj8gqW3ykThJjxUMdJ B8WhPCnP3sltQ8COkKTGZ2LkZEex3FEGA5/ygb7KGvlhd/uJBpf6Ji2/lJz3RqfeEh7CxX+fAaLu HVVLgNI+fCWFdV7/A4x7PM5Atgu2T+nE1sTli7VvyP/oEnM3mG7KbeveTQyeYoPtn6Z5ms82jYs4 QnZ5siEniMh1TfpZYHEQR9MqgxKWoKRkF6suVzUsdH7CzcM+vF9dfDsGc3H2L8xdYs6UhmAnPQOI fvnBKzbUjN7wDjSYI16b7v557X4mkbxDD2BEKZl6YoSPhwjkWJlJ/io6F6UrfDQ7FtYVeOft1B1c RbmJb6YGJZgJJKJ2nOoNrANKGccXndhHB7+6f3INudbnxxSKONpB2YYzh5eKc9zSA/32Dxij1bnc e//TFazSizAi000Otx8nd7A7BiWG8Hx3bWmpL8UwkLWn9i7VmbL1nEaSU69deyGB9AYSBDseSo8u ZeGnexdmRhpj+SeRi3vx0PkpqS0wSFk3bOqQuCsTH/zo/Owg60hCD6BJ/tdbAhB8ocm6HznLOP8r tMwiOaHERTp3blErjGW70Ri8DF6cKo4sVI4L1wp6+pYzsdsQ9wu2o/LF9/Hn6HK1MJIRpPZsH/qN 9qgoJRFVZmJsvHRsIgl/cZ+eTpMN1F9M+ecWvOo6zUSGHbywYwFtZ3AcEDGca4HFQAz6ZvYIWZhZ 7vewqMo/4NLyT4/YKszOC9r4U7sRWqzD5/nos3OcRcNtgje5CxAf8d6kuxEdRxeTZqGr3BAn4ZbI 6+QkabYk1I3J0JFn05xdmJJQkmjfauaeSg7hG9LVUTYNmlLdBCRc5KXfsC6KQGhroy1Cu1LyZsU1 bRJItQkvPOuLv4p9v9l5GxFEsHyrFpFnJFtWM5M3RJc+z4CJf80+K5JICjDdkcOM+wefzv1a8Iye YoCLptT8WJFqZIiEtVrGsDxm4gNzvaxpvV0tQhZrvddY5gGOnRQ4b4Nez2U9UkXGWLRXpaH8nwO4 tiV/dBGVJiHe/IlaXUIBeN/WzkjX1fT//9aEWHxax7dQJ7PuWoYEVvrQDkJTJDJdLdIJ707b4hp1 7uKP6+MfylZ2Jq+kIgAZPs01H6qRKahpVifmllzM2zp9qQUJf1rT5AN1LmTae/SV0sCXTUUYHLq0 7dqEf/neZPplrUEYB1UT2Nyst5Is16OEnA3RhdFqnpVHnt7f8/eBPsdLnw3p6+Qp5JtqNH5Tr8Xx TIhil2dxmu4fccYX/hZiKQvwC6eXmtxNWkIxCCG9S02i3xE5TVq1FoUWmSCTkV28/aNEce8RSPeh 2p7qrllUwUXRDFZvVcvmen9SqJ1QsbcFZbhdW0qHCWtoPE1RXVS7X038tcXKM/t9RllN83P5TN1s 4+X6x/oTxAQ5fjwK007mg/U6bv2L/a3323PrHIXo/pKb9u0+ffPqom/r9b5qGLzoMWWyZGT10Xgk JTGzeMOMH7PluFI6gFkAnzpwdY6GtTB+A/55mxuTkxFdV603EspnxUPZSvD5ILMRQQTyCycbKe/f gd9N2BoGvf6ImFYKxa6+GdZAaZRrmh6ZXDtyMabUu/crKz1VOQoTlwE4xiP3Du4hpaAFGnOD5Fn2 cUHF1F/BYTV9s4CyVw5OGywL4RhYgjLmsxcDqPrBHnNuDX9wdljsKqFyWSMAUdAL482OGmyEI4+u V66eYOLMP5PxcUCjqicT2bYZrcSiFvvuqhWINmqEsj9m6x2nKyJK/CMFOahBCLKMoVAe66Bp9r/d 7RZ/6jRytMUpcZwRkt0kHVptWUuA+S8rHAKcoqXyQSd5FHff+vh3GhT3IJYOa3qOBUA3iH1sUuAf gqYLEXVmu+hdK/rJ/guxLo7+BC6wTfvMySE7aJIauP+6muM6CH0tXmQMOjnYINX2rr3Pio3Y6EVO 0TpLWuHikBUhSl2tcqZUFw8dL+f+qKmZbxALWp3ByndO/b6DJHRT+WrBcab8KMqnrTsDSwUz4Jfh 0Fx11LKim2XRe8oDrUEUjpz7DwL/HRlcbU7MF28TUL9rHQeWn4vgszw6sEhYc+3OozvFNOLkEh4D D2MaS+DB4vfq/vKR66u8sLrIbphXxKznVsz2PtGe3LzMVgL2zPnPWFLlQTpD2/uEcbxbvRWo2Dkf V0wpJ1chxs2RHRFSgf3JPNuKT2u0hT0enjWgPsWEi40zl+3PvS5nvvVys5H/UI7ZlfO/GCo8ENiz Qv0Gk2OlxgW9FKAVpZkf1Wz2gTLKUCGM3VIqrcxl1jOHj+Ve58oYsjc42iA9hlTpfTa1xDWul4Y2 Ph8R/aiw8Wrx8raKSquQHaLGHp70Z8zGadi+2r3OZbyHF41VLBWe8Skegu9SLBPuCidwbd2q6Sx7 Wn/elY2Zn/z/MKMmq3RkwMBUYDECSoeMAJJZvSYkxS7wQUMY/N0yRii2SafP2HGG9lRZbu5RP+6d yewnkoQv4C4T2FLswLdJTotF8TGj4iGF40SyrZU0GSLBtCzud5jeOx+ecjBtq9HaQi2kV1CacZNV AH+FmLgBRZ0GG+Hvt3k9frqEb2ULv4BKFnmzYWkfQS87XHyiX1lDq0zxSqsUUFqVerHdm1rR7J9V mFhL4E1VpId9QmkiJ0hrajH7diPtUkYYzevIqlOMWYE2L/3y2IFt15NcHSw9hxi7wccG/xLs7pcW tiadnFrfsQisLUdQ4EYJAlK0iMDzRbrB9A9HJkFYBqJKgvuXTq0DirdojN2PgLAdhWX1VMu6jfEa 11Rv92cATCm9TDsyZn4HQ+dcq5VwIYI+9C7coh9av87wJa6e6eCaZwZs1tq2Lr1HwJqW4lPHQiKu /K2o3g72IXzpYaIUFNf3M7OzAelj2SGecOEy+3GCIo6KzQkitIYZLuxA/HV0vGCItx61NaI2lhSa ZNwl0NtUEtjlzCV/GfMRZbEO7H3Z6MyVynbYj9N493RVEm4DCb35x47+JknrG4P/YlaZh4/wIYeF CnoCyvxSlcFXotrCTXm1J2ZVxBj7NZW1Ycp0lMP3zsmOYOXDGXpvapa65NiCyBRGmvT59V6ucxNt Sx3xLIQkrHvhA5uhG70bClcYrvy17xIDF7XqpRLgwBJXBSEQLlC7k0n70jasYGzwAy+AlUxp+TrY JIuggGEzvZtTBgvzvqEKjmQ5TAKa3MrsOg5dYXuwAdE7OuQPQ2SW02jyD6WEJedTNt5qFsGivdXx L7MesE+9yK33yNgMB6+/VKpqgU7tc7YiVWm4mrriCd5oFv17TCbUSqRhGcyrkJA09dJw2+LOKpdS qzt9y+P5IS/MXGS83EL27BCUW9muK09MlIa3BGyqmohLJcEgz7oROhGf0207/whaUT6yI0d1KErf eq7GufIk0K03itzoCn9zIuy9qF7a50G7gpgBObBidpKHCwOOs16SFxuqgyj+l8mUBarMDO4BwWj7 JqdRh3VLfu4hY7cFTM4aF0SZbWcmImOpdqcEaupLlKkX6pAs+FeDMqhwfIKXwDomlvO7EdInNt9X JqfHlIKeatHtE/8/blakuh3qE62gqLVyWmIMrfVEXQ+7XW8UBipA6LKK2kQ0y7CglxDcreWyQ8yd bkmlGKO8ZarYHy66S6YZm/OaDOKCeSrVRdUA72eAvIFrAfYqt4Qj7kiJ0dtSx+e+MyIwi07CDv8B 9G53tOMuBj5LLHpgrMg2SKoGP4JOv4hym7yMP5Nt9sWtYu0sAkkl2JH/kImuvezrYXnHbZGeCTwq VNLJCgVPbxFIRLEsQM6gqVI/SURuYX3zXw4ZbCb9BRxwc7a/Fox9zzfbr/XtLxMjEs0cOYeQE80Z wRYx7mJS/fLHTQVq6BGAhq/9ooiEB0zNALjI+ZcHOsR9VenZv7DYA3m6LLPQuiEgT4sorvBymzS2 Kql3s89DwVOLr/FPD4h8h+9KQ3IEkqOYfw78UGL7ZfkA4cILCSan30RoTPkofPvz9MBhTxoRQPmE pj8lUOUdnzKjUtUw0VXFkxTIrfZmijkGd549JPgJBr0JACVq8staU7PjdIHnP5TXyPJYWSLJAJmo g/3lpGjX2Uod0WTM++leuXOCxjkx9pmP31erCN03XFbVE3QdL88RjF1tRSNvqKhi32nXTu2I3WH1 nR7MqOg+Oi8RdGaRBkQGIB763Lao27gj7FB7ucQy8bgZzewO5/tnsEY90R71ovTQd2vij1KcElwv VE4lBstX+vd4E8ChCvvyiRfNm4hTZpfLm0YPkSWajUbxR8ZSkDt6O58UgVNNJ+1+33ZUmb0uf9YX Qd0qUOGzRQRlqMXEYsIaTrNq1HhWw2N1gfJi63rpIqmdvlB0wqfmZAdu7sk0kkxy0tY4pBkFHd4I FwYPowC42+6cVpcCGb922FlAUIMVzXANOPUcQO7+LoICsOban/6KjzpHnHe6UzoB14xqkftkO2zo OtK5jgFoIPiWuUhvHBIGHMZH1cf0o+goe+oJIbqWIEYmLkymt354U5Ek0/54KmkbnoLID/S9malc DiADS9vtz5B9DvWSkuyKGIZ8WQjjCgTrrn0n7pvmsVDnm2bOqgWNTBVVUUKpu+vz1X36kI9yq3Fg ep7RcIBnZBEpjDPn6YprCiXzGZW9DGLxuumCVK38EYby3SrZxv0zRNZLwg9d2GfvYtPUTruGerZZ yLJNAlXpcv3b2juXVSdDjTarIIsOqqWssUBqVLEG+OyhesaGPmUPvBoLlrlS99c3AEwA50O5byJr 49aLA17mUax87aek/Ja1qDzeINcMaV88ogproK4jkpgXFWYhEWu3geniqj2P5g39VRIP2ruEjHXZ s9UsBudDTBj0YhyItwiNqRp/fpytitUXd8DWLeiKPaJGYjmu6RtqRkGGnLiRbOwj4LHhupxcO8cu P+Ewl3rFFm6TNRAKw9arw0dohvRXT29j1rz5JKQg9ySdup652XEFixey2NRECTmcwExc/r/klL1e XpDQx3/Kso4ba7y2CrRgNJD0pFSaRvunGCbotPZOnZQHVOw9k45swvXkPo41fkXdn3H7MUvHvPdJ A5x0zon43e3ry7Cvfbl09TEHVzVXvk7kXwRORymBbyuy76/GGhosNiDZGDhSDITZPXUjJrvHWk0f C3ugknVha23pVWougaJL0pIS5P0ChfSFzDtEyPM6BpLNKx9vTd/mjXv4FjavbS+LFkiS0mgcukL3 oLugxa/j0Df2HMyxvzfMLB+6IJ0ni8UAtb2BORx/UptePPx6qRzpPeUNq0QXft1AILJyDNKpaUwJ kHOWCdhqCTihbo9K5PoUhWVHQDtzbFVEgINBbtHCB6ysVulYkjBPxFqggVmwJePZ/wrdu1kmGng1 El3CX2A/Rj0bEGhJ0G/yBv4QYXM+kPe8PWS4ccOSgRwneLjSa9kTOr+1HuUwt0ch12c4zc7LnJbB 6+EzLYX9XxNtetaXrKGGF6yRUzzPwUZfzE2pFhndh2p//3qfi8CClDXnOVAW+xvUnKz/DcnrTMCO la3PI2HDZe9y0UTmZ1VWAccKptTx7ywUN2KILCvPRCvsm1R6zdyGuAOvMtck/RfnfSeYa4HZ/Wwo MXx5XzdXfVutUyTMuD0qWEiJMNLdLfMPLBlyu/0cLnWZfUzYexLbVi7m30Cv7Xqk+6OyJ5sLetYL hM7/ANScUQO+RTRuiEkF9CJINhlfj63hVQ4WKQvXdI0i9dVvkNQLeBLNQUKuZDbGvq687Jbg20dc 4hWA131P82ogvswAFmsght8NoIainmKjCTZl9TDLyxxdhga6WYMe3Dpnaj6FuEIAj18amqWNB1nS j7jp6kuh2Vioe4h6cCS0lLMluiH3S/eobo1amDg7+8BhVuFaUp0dTUSqqZuQYkdp3PUJ3+5I14lt nVs7rRDbyZVMh6Y0dOM2uf+HikdCxWfLEW18sycJFcMp7MlOcLnoLg0Io3qsk6FgnpQM0MFNt+Bx dpEgRX8MPFMrPIoeSm0Yi3iP53tyAZpvvPh+NU5Jc9DCoEsO8rX+uJzGURaFWgf+3O0enhlCIgwV B3I6clJiEGmHT/cLBQZHHL3BHxdOXri5X6Tf75w/HUu4qbEIvC92suFwKRHk9ogoe7B5+FesQdkG +60CzFcEJkge12W76l21IQtruXHgqdVxdJqGtZC1UWLIo3k4Q0g9maDlB7gfoQo9cmKd6oUS8MHn o9dW0CajLeqa3CcpfAIF9TSD8Ec8lBCBHxWEXou7EfwCCdpiwPdCcpg7HJKVafBWpvb9BY2BH/D+ v55wPTZcyCwYlhJgC+bqsZYgLQOu9t79Usj91yFl4b3Yz1j38+EVjaUE7kUSPbablEaC4nRTs+ab PfD7EjluhX7Ds2N+houqR/2QFbBIGpPiZeBHchC369dg33U3xywHgelOyRpSRcsXFdkbqznk2jb2 g+VFrxnukbJ2rNkDmfcRU1Vxt3tdUzFrXwrExFIXPQjYaogz4K1+/uwl4QAZO+SW0oEznLBn8g0f bpuPl91RLJU5+Yv+6YkTe7JZZx5az1p2ryU7TeAgAVKzmLLUdUquSDg4jTupwLyD0KAtjzNnGNCc FNiJKyyFB/33hQvRqtreSjl7sxyZzIEBtyw2oiNXnd1URBfw0TFU3Jfgxbp1y3vBGFHzOZlIHoK/ m0SxPA2ujxKNLyi1ewYBQjZZN6aXhPqenUzbNCRI2XbIZK2+n5RPzNXsbcRFXNc1DAD5gKE3UBHg AvoE9jLclVldQBtNqe8/o4kNTzs2vZqRP3nnAqNBzStfyqSFh6CBCxiX2o9tMH4rpUKQvEn22F4+ uNPEc73o+lY/3d1p7+cTXvhjX3ljztCw5Wqval6vgAYnX45BTW2LJ4JA3pN7s+DVaCzFJpWgZThD lxcdYMe5D2t+KeqI3a0vHB7X2HA2lU/r4QJxQwj7xs/lFDVeWVws1CaIERg89ui0dfldGZe7gAei wjheG+zQAjxbxSP+DzszfD6Kbspkt9n99NebHRAwEqYK4e7MJaODeGlR+ol8JWktaM3xfXybb9n2 R1q1Vviiuc41S4nHvqSEKCB3rY52w4ajioWOR2RPR++DZUjUG+jncvuzwAJ7+5Ajv9C3/7FgKWG+ XvEO3GiGhHXVpnhxnFp5sVTwhwVHqJEtdPD2BpP7lUnXeoTX50aejIJS6r56M8g5veSWKhxk3uk+ dxGwUoHVK/HLJkNO3xH7eU4PkYCkZ8TxPB5Z3W0QIMjWhvB9KUZf+27gnSFHBtq6pIlefoxCtdtm BkQ6U1nZjUZATAZyMxTmFxFKRMY5liFCCu9JZAHV1tiHfGkpd4D51kYG+fekKQpYe82tIIloMDx8 lBfUrokaSemkWZcxVoqDxfNyoaj2djmfQfVVtZtR/DEnggSGfhgC0W6pv8cpzPZfAIqnAxL/YUsh pkuzhdEt3kHCK0GuaxMhNbZUE+pSFaqddC9ZJVEUla4Mog3mJhIAv0Jyf9lsFOT23s9trO9nPh6y MFI+zb62LpvJhHtURaRN71tccMRzyybrxSrcIDxb5pfal1nbC/wgTm0dvPWY5w+W4aR7N8iBMoSW qVY84eLwVXJDCQlO03KCfqcrw6kjs4OqvuniKB1bHm3zvuAfFTHEzVIZuKPyFhX0oUYa5hzqAEO+ P+vaUHgyWdCzf39Zx/rfYML1Pq+bmDqWTbx5Pimj/YTsl2UJNKDoD1cdPGJg6f/X6iL7nbL9NAgP cAzKWS+rgYKOxRuEUB70jvQc4M0ut8gIcTwD8W0F0R/DHvKreE2EDd/y5EDrho60oCs7cKSRlD+e T8TWE+D3/3srVRwZX27VXCiRN8Qf79kb6L0MtJCAcrq+aNvNIamQTGr5S7Qk6W78i0l/FY9eLffl 1nTf6ivY398jcEC7/zogqyn1W/n3T4hxMnOkcwtcefbP+iZ6BB0htemhS9nVRA5ErVKI8u7+Nwt7 T6UYYdhB/2hEUNvvRSC1n3HqRpssmSVRy1o1VXF+VsSCetKM3O3Z37T2Aumf1CQtgKURC1Y9rFIX Fhvaopmv0y6T4fWnt7FY2LxsSQ8BmDfJNIZrM/zNPdVY8D1p0uTe6NJQUIvV5mIVN8xrHVARPaoJ QkvI8KC1oECea7fjbK5TfZOsBJPaX6mqcgwEGeTlFMWH/RgwmUyxEuT6RfbRbZTUak2dcVFf0cDb EH4U2cI/XhYDJ9te7EQ8ocIotpOieF9zbUIWhcYlgN8vQsl55M2xxOesI+XEv2IU0P3dMhyyLsX7 dd/y5EcVRlhOokwnkZpeRuBBG+Vg1uoHuzPv1oSvhsWQdw9Wy5r/gaqaWrqSLCGpkhyejS/DRiVq zbe6MpMVBaD3u+2WAagozVurzAO4n19nAZqMTF8dnh1oXfmNLW/ND66QKVgtJqMRCtyxRKFY3TAX cfa0HfFrvqf66HZWJtLpl28AYGUrHBv1uA1B72oY4Hhzp4RsZHlsOPp65/8I9P/0tzPytf/mk3BK F/PNvJcg67Vy8mWBlNk2GUnpxfjj9DUwPjKbSWxB2sTSiGclKgmAd8a05eB70by/qsnIGuDUUA/N eMfS3dpnRrLpfY87vscBLJvnQBUKSdcH5WJU2YXUaRnF3Hzj1rVZb9tS/1Pm6GlAU2dIb+A8Tvbu P48DHdhpfWUsHy8ffatXUaW7OHXIL1kH/iRuOt1SHtqhYH8bbiWmc6dxu7PG7l/qf4LsHTrf5CVE ze21loKkG6EejZQ7dghEMMh17pSiku74XjWvJui305+I5Y7+wMZdyZrNfMqxE8ojRpKKX4DtXRQE GSOlIGQJAtomDCv8Yr2clQwgLa5HWaDuxjkhAU+WZ4zQdoWojI0JkJdGwwZ8BhVhFyJVIlE5+l0j /fwAd0FDgb10awqzjk7s4eDH5fvw6DrOskNBFs2dHhyp90wbMTH9RhPh/5dPeOmRDLW38F55ePqw 44velStQs1wH452KOul6Uv2bJSy/HHjWq3Qvu+T60uLY7bCOZwcoFJyYE7P7cV4W7XpYQARafCbb gizlcppdedSEGAmjBCk7p5AlkqG8XCcg30tTGKJnu13+1kOALRo3QibP4UVXvmumk6X6cae5MT6G 80GsL9MXUxzkV2Vf2PGZnCPSXgqZnnSfxie+1VhUnK/w9RWGLK0n5sRHYswo8wB7WfWeHHW6h2hQ ymuu3zHkXpqJfH+UKhKSEi7C10tLkPfTowDDLUA4eYT4NFHbkXg2ui6W06mCBC8mOsBcWKyXSAQD ZCiJfQphpEvIM7GqnK6P2ajAiho6SCTxqv4hQfGSXKBJ10CjOkGTjCjfk3c7loLIsAO95O5rEmK8 lQUQjG/jvc/g5T5nfQOjtLbqvn/IVHTz29SUcalBLuMl/krQKE/bbnun3GgIqMGFuDY1gBSF3ed3 4lyEk5E/CwokkO8GnqYItbmwVP5cEZ/B8EZjJaGyyIGU1tvhHwCAvHsAKlS6JQzpEdeovGwu9QBa GeKY7oefyA2dQWJIooNd2oidcorAgHxSD8a+FvcslZYH42ta3Y5d/xP9VYfJVtuGWICksnuocrRY ETtlpBQ69SIj/HvdSt5KLBYTjHO8IIvym8i30Nm/0lTVkEDbbTb9HVmWG8iC6dCE4RUyBDSMpZmz PDZ9PtwpkqDfL0F2nqxHiY5I2f3jkN90Md4HPaalw08ZwXRAVB44agOJXur7flmECb+LJw/xcoM2 dPVvh+ax44b6YHTlZGIdvsoUeA+bOSzXhEUe0Kj1DS1PgSBLyL7O44e2B1BcVC6O4Zm/9w5Oosw7 2CfQt1hERSo9m6I2ZM0S6nb3n0eApOq2EFUJVrGM2gVhtiTG2HNeya94O57PJ7lFMj+43bRZNagE ZJ1zlB6DCHOL4jFgKYzGMRtDmN44RdULHzWtxLj1qe7jItpWDfHJPqkGMZ8JYzDoJv5G5sUrYoxF 3QJtf88HDN6Hv9wCGFARJSB2fsHpfRvNykWK3iHXju92YOnui+RWB37gvzX3zqmsM7U4Fm1cRuhD U+Rf3lxNPg9/w0jvIryXVknSb6bjhEa+k1kM09bogfyRxpLV1FNCAkOxUuporDj/Bima3DITxii/ verZQS6c6D371dM0f2EOPb/Cjrgi6T7C4fRs8/6FrlqySC3lRFMRtPNDuREHtAvWjy2cJaTKt/eB bCrddGelsNx1g73YQcMX+lbiq9nCJhMvioX3tw41lxfVInh26N3Lf9s2+uooLyqoPTXNbk+Tiw58 F716LhVKvQvR25vdtIqwXylL9M5eLCh35lv8IBaLB8nxGH2tdrrDylNbpDkUJETVX+YS2EkQDQEi UXkYXe49MdJcGqLUk35d3/v76mz8/IB5zl32sdQNs2cLL1MBM4f+jYFEi1waSt2Ze+jPUneIyOC4 4HqcE+z48NdxivzQGe2WLDm2aw4D8hC9Ic9kLViTDl2Ar6V0GVZW1hPflIHxwLaMvUQMpjsrhoa3 758JBBIzn25bExnW8+pvZdejA1D0FZ5BaC4qxl4GNIIL+QApTiGQ0+6Fk09OVoqebRjBM1+93DcT xvkrmAJtumZ6CnwzNrB4E/NiTudDPj/8t8y12ZAliuUPoyPWWQsTupn3kYLLTYdsbMtezrG3Aweo S21h+kysRuD3snId40w0k4q4Vmc0Y1QumdYC0jQdU/Dk2z0TT3VhJuosKr/2+Mw9+A1omFI8Q9Dd PmZgizRbaAIhzo/g50Q9hjHfyAEL1TnJAqpB2xfVARn+rDZ/n/vkUT2LFIYsgNtOMtgjrKAiIs4K QGl2QQRmbx2rHV9CAwPklCJWmmZQ9oj7yu00oEyMO3GbxMjslFnI7Az2gCsGCFW+gXWt9KhC2a7b l+d0VgUantebzf9qdUCVCJzkZRhRbYoXJv+YD/GaAbH10aVMG6NlBnBuJCYLvyOKXQbQx0qYrD2h 26AF40W7Jn9ueiM5q41MMlq8Ij8iW+KjkrsofjvcMMoYQXRuMbL50ZSKlK+rMHAGiy1UQNPOjFmn KkocTS1B/QH2HXw46b9l2wyfD0cbPdJoJL9dFf3yiLVIkc9JEpYROHj2lmATX40lOsdZOUi+OCzN wodIpr0wIKgkT/rvD4DxuCIMi0n4gz7PitP5mPCSL99coBNYsOmgRb0dSmn2C8Ogis9TvqY/ZnnE flXLkwk7S9yXUS9vZONVLFCLqpoJQEl5+qrpFPKcruSY8+Xdmz3ZY9Ca8pqCkkMtNDIJzL5lGf0y 9KRtugmkps4PFD8mn1KiiDAlqLpI8Tb0rezu6eHWK9F7a2/D04YAbebQqfP8iBsFx2MS1db7tKjX wNwpUYuE6mmF82TzniWlWT/3pkEaWfZ24/FpgkfsQYJ0wBv/f/rScJlg9OprDzn8c/F4Nv/8F9A0 XO3+YEqIWBhtAGs6+YCIzUjKt5nrX0o1Ou1DK4vaICxOIHw/5U3LXuBc/hMX97psx869tbsKN75e 5AnZv3SMuQiiFXMupYqkAsbEPfv0OfXAxDVGqj2umF4MK11J5SJQgL5V23kalxbgtlScObzJLd0J k95mk/SUDtNhKyJvwQXpqSiXzdILf9FNiRA/Z0krmxIAX3qebSvWCC3jnCjx+S8+bdIKLqx5ETvJ 3xXD3TXG4KboIevq3epvEs4ZYal1mUVn9myKKvORMB+qPR4o0RtvPLilI1epCPIw2lR6ewI2WMXD OX/HffXXQtZg26134piV1bUPJN0V8K91fLI7tv8wUQA4Ol16LHM622YxrxoU8NtDy+sig+jj0qq1 hXGXMW3u3xwsmHHhp6NxyB55mqc5yJA5mckaAKsgFkKq+VMpKaZXwoQxAUXz5KP6gG90SN0ulSaI Bu7yqBo1A8EOMXE1QyQZH+eSjP1PRkhgGXxgp6HYvhvx6eIcTYAD7u++oDFBuN3TVIx8/aFe9HH/ U9wCeo/QcnHrJoavjWp6eA8IEGgSBkiZw9b+l01dWWldFTay5oBJ4G4Ws9H5TXpAtYOIGp90u1mb Lz99fSjwHKZ//y67V8DQUFe7Gti9HDXe1NXDZ6Dy9GuP8RbAGKfeZR+K4B9PWGNL1WQk7KFathZj fmB6X3ZCcVWv2HQUNAM4U6N56A/HW521IvzvwFdRj5qiPfsfBq00Tfn1wmm8fAqgz7YzPMid4yOz +P5MeSyKUI0rsQ2Xvf9w5OzzK+wTFuv2ybFDYWOFH4uVQw5cyKAX9Ia4vdzhzHBcCe6eX92rEY1l cDxiUCJRCz3f48mwy4pA+1Y/XMXYDF2Bu6hSc4XGzEsBbMtehI1tRLvASu2zfQqG4nh+hxAvKk55 McVQe8LD/RmPzgAaCW1qStDNEjs5/3NU2uxQV7rafq8I9tjqSHwhffBuVuEcRPC2us6HZJgQbjBE RVtiP1J1UyA9SfamQjvdr1c6UAzxTljOMmCi86ZZ3uajE3z960ZCsQILtP0x11rn26AzoY0GIq7j 4pg2MYNKPJN4RwgllCPYfoIYPMRSDtqE68+iDfsrhpc9mhggjt/pV68BpXrbHoa2QR7YAVbEfCKC Vc98EjfL/b2Afmb1Dliyh/9ZH77ZIjnKAX79Nmhot19Ogwc4n6ukpvSITSHcfc/GRozrGLOVPJZp 9Op2U7Fy9x8WqR1hBSjAVSL0YABIk1Bp8pNTnAtvtpUnl3mBVB8BF6WRJbR4QwrzMXBOM2ZnnJJV OrBFW8hEW9VrbDpW2CusybanxXhqFERL0xynibWdeyIMxVernxarSmSI3cCEpRDwGmwcLls0rVVE FNHvDARcVLt4J7JyCgAa4KTwdSUKQW7VjuyvGdvLGHMLNKyprF7DNVA4PCQEONLExOOfdvafB0km rZ9nTj7As1VBFU4fTz997Z4+8tu40XDc40Xv6zz9kpEAmwqe4AuO0sdaKnoGZ+7bgtGUjIOFS5M1 iIfLPJsimPrjLCYLr7gx7X1xqWQNN/EYHyx5mLFL2Dgk1+f2xEM4rb5OjFzCFFVuEutyoWAL5jY0 HQtbLmQLqQzG5f0AP/TReC7SYrm5UnmIzl8UXppxl0OJbVcrDzBSBojCrKA+Vhej2w8eTNXUH3/b iKXK/Nw9LLTEJlUdIS+I+54mzUGJNflo5nimKdfeXIDxZTXViy5aXb73/tygZg8FEElF3YN4KnoY a7WkfZ5eYOCvdqhAZpVuAoVcjkQFM6TrZxtJnGqlfJW6OYSoeu5qw7rJ4ruNcn/eFsuGz3Qa99sF lnNl16JtM2OEXMYcgcHfbfSK7B0AtyI4KXwIhlwJarY5GqS9z5wpCeCdFEwuyuclW8bC/rkTFG6A m7n9pKIkXJDBYkPxUEbU47bIU7eck3pA6BKsqJLjmtw0Ypk7Yf7Kf2Z4m6Py+dSM0uFH3UX8q64A hVXISNnAB/FvUqlxQxgtmOOVONx+LjInFaO51N+80CBy/G3SECxZXrSP9E30A/rqYjJjvyBikTzV jmoHPSkBjl0NmLamiwniYQfc5pmvQ5NVlR9YxSHzWmeeKSU8lOwR8jAL7yxWFHkYI1+eCvx5iPwv j0niztK3DLpWkUksVHqaKSoL93rV2utwfEXyTmzV+Vzy/LQGAEAlrVtVUtqIO975pywtBK/1WYed SN2RZnpy5Ffv4vX/Ys//I+Vwn/GQQGXUDnUv478BqUbZ3ofUAjOU/Kje6nMwKueDo3LPzqR3hIa0 49agxBibW+hqY+PaL6hYcva/yqJuhxH9xsg32VKDv4SIgQCidqZmg7LbYcHO+fBYijs92G4LVHYO MDzyTrfqCUUUrV4s3xKjFo1bEWuApcqgTi7R+MdPj2roCT/mrLpt7lUywAbEcOkGq6eJ6uaVwtfE 9/SObv/+oc74Y+tmp5lJ5E/wW1jK4baoreHWdjvFfwyXhqfhGBw8MiE3Kb22hzuAEc4MMcgB+2BD g68ZpkWk8LczLlqrRKwL25OizOSOToY4eG87kZTuMU+gXlY1R5imxnCOApOnuJlib0V/HQjIm+6R nORd+WQM06GsBvkmlLsdXKu7Ybhes6jYGSuQIwWE1tJETVnGn3V6GxIoeoqNC0KzqxQ0b7FvNBgR 2BI6ZDy1WI4hAvJactY6vamSAcAHTH1jTVlqEq0IKHItmAY4zS8HuFcaXcs9ETqb+zhrXQHSU0jr sKZn2pzpCsGKRxu4vBIVR2wMJBTgch5xyhhPd5T6KQqBPKfvA5/w4Ns6d6RYPo3gyohn1gUcDPKM fBUvYQWW4qBPKeeghJ+QK/JdYuBYkhJSoVzbJrEqC5DCMQ22jJTTQb6GIEznOCmmyGKn7IVlzkFx KHB+X/4FJV3X0WNKsTLmM2mIWgUXSwYv5Gq6CXuOsalaQJV6hRopsz/dPdFzxsRneF7U44DMX8ez l56NFgK9zbNuYaqvCS5nWyTjEBtdl6SDf/jQDxsXydjWWqTcrXp3zKe7Kv1ELfhenbhwRnlTLZ+8 hOQrQnS7BDZtoShQpLYZDrY3UzvgjWXQ8wXEsc+rYAfO2NH+7FkAwOV6/nDEbBBliEZSX1c9d0ZV IjTRmrGQiLoN4KI1tK+xsAHJ54sGk3+7x2QBjH3RTR33R8gUvuvNmbsD1VvAeqN+VuipKOM1Vvci 82xeKWxUhK3gPUo9DDjGm4GD3Oe468AG6PPSnbAqUAK/pm5tIL6LEYiEfpeMtSlBm79WEYUZMLf4 kVQvDbydiFTEvtcvfNbhA2xdBh62hQZSb1ZObpJwQDz0uTDIELHh52eeQx+dMvCuqtHn5HfSWUUA zhlGZJ72m+DmbWbSN2Z6xOwtkyCYkcF6jEQVrXMCGR/xtZ4P2W+lF9+Y/kVAy+aOU/II8MUS+Etm Q9XxaeL3bPCjm3UOjM0PtX8Lhl3qxaAhD/FAl/ZB5d81qUofcxIqYXojAerWNMl6+qg+viB+1TLY jjc4UNIeifV5MzIo6LaYT8U6jiGXsyuqHPCCC779ABSpZu45rOp/tF92kdSG3ABFxF2io5EvarUt SW95wDNxl/r2x6VFKmrmCzWTJrR+9JCBhxkrCc94NUd3hZXOzNsSKdhHSIjlKCZEad8IH7t7SRi1 68z+nG88pw0qqHrWVv+ANKwg9pPSZZhtp7DJvtvH3L6n1Urb98fZnzwCeS+6sTnhHZZ3OVC5Z5y0 OByMdGYCfWnPkzQYetc4+UtQ9e6wJ4XsILmBt52S033tL/+adV4rZakbkxsaVEMCgMmRI+/HjKEv +RN4OMQJS4xTYBYccyiDJBaKA50mcgrLCAO+QCHCpwRilgLvMh0TRxXwFbYR+a34Nc09vj41iE/4 iymvyo1zHvlB8MGZkduiOGzgDf0TZoFL9bfYmkJRDK6KPLLozwD+VyLb8sbrHIf1G+D106GPuKQM sSZPdOft5jKKxWoWRAzws8FtDWrxATrOFYp95axcFVScEdLemdQAXdjgAvARW+LyQ4iVrznlSpS8 UBU+Wg4v86C+RzxbWILwPWw5oujGJuVKfFnjwPPaMTm2bv4VK+VuFN3SxnMfQjcAaB8zhRGblaBv YqO+3nbvUZTJtHKgz4s4sUwCtYuakb0U5yjcoPkVLnK3/v59+1BRG15+bNhpYkZ+P6zd9k52ZvDh oudJgnPRqAVYNyheVMpBmBhZfZTeIdcZvVoLcjam8w0fC+CFNObMXk8plYe9ox6SEsb1HEvyQwno Ie76rHxiWj2qJx7KnYogkop2sp2aQZcZ3gR2lGZw3M7uS4VZaTMtG60rZfdPXrI6Yp2KMRGfyTGo brFiozp3lNhDvcJidNuM5qwQxFaRqO8lLJ3wJSPV0rEUhXobba6gIuVo15EWQ4aZ9oOmJFsIjJoj HZRqg33/saBrtnm9jPEGGbtE54/EQZxATPG2Lkhstb+LonO3ci89qo8BVA1NYUvUAwySrjR4Jc2b 5z6efmVU4tjdjoJ3H0ByAmUAvM+AvzFtQfBkgZEnZRemITzMF7Z8gFvSOwF8AKr0lUwWTfZxj2Yk pwmPjwN26Z51gX8t88St3D3DvtbLzD1amj1rYiGFc3w2yQrDGunwyKxsQ62suBRttC9gkmeTKyIf oi+JBH/wBFzj7Cf4Zyx6iyyfLdi1KAflAB9RX48tz+dTf6TI0jXVrsVBG1/AfWDvwqYsvc6SOoj0 0bBVBH2I1686FglT7f3eFYJWoOMEo/fUTvVWYOrA8qv0FAlWQuJE9i8XNsGVuITaMxBoOUfBwQHY Fu445l9xdsia6xlIFvUj2hrEz57xBzS10VODqikX70oDfvt3NGHkdnT2wpWEyi7asoe60FIOdokx BkYTDEhZkw7XiBRkWbwwkXivfxdDZV+lVD6G+QrK3CySCjILIFHfBJn8xR90CSYJqSyMiXEQuBKS ABgMgK9zyz4k+8K1hwxCwgbUrlI6ZJneuEzyhjt1XbG9rgXchyFnq2mAO9+qJEHgiZweY1iST/RR e7CPNO47G3V8qvX7p2KVuqvtaBdrNEWXytQJK+479YK/u4ZeKEfsJoDwmIHoctB/7vmpaBCpKPUr b5f5WTEKRHjSQran0yjoISPelhMq5rE3Kx5l8Uzw7Z1ATrFTqVI7qvpKu3lMjl56tEOjXmzsADXV 6nBnWRWKxoJTY6Ncxv7eUZKg70BGaRV6cK7U2gBwRMXp7RmTX/qJu4F0/dK9LXljIYNr0+OENSqq gXu1+PLQnnUoDupS+MBIkmgKj3iwR1aKpm0CPcQc3evYk2KjtgrEcLnsjaKwaxpmsTUtkeBlEeHN VHPHPbHcL5YdCWNL1FDw/8mffyhlPr8hQkDX+kHfxB+bL0H8p1A8vxa5LIWEFi9eBg4XV1I5jLI3 6YsIJUrNEl9FHB9IhA+vHbZWSZD55KsEEeuPYbTqL++i15LcKJuJawOJNgeePqpvvRUcIstO0cYW aadIX/Jqyl4STbcYpg0pS+QBN08Hl5myoBG9e6GoyKOevAjRKR1dHgwG+CgIhdYC0qnlTSWfAd4f 7rfZkG04JjK4Qr0n6967kJy4PgIBZNYPAzlWu6Lhk+XOXx4IAzYwWfhtDyEa9xA1mXLUKXBpAtoU GN4fFVTpWByeDWcEyLVwWOQpG6o5wZrUPgsvTXXWemJwA5ODNAULu6IxqBDZkCa5HxmrVE5iI7Y7 z0xnc3Lbdc0XZYpYc8DvgHPNJcgS/wkoPZ3ZFYVfMdRqm5QOyO/srM+h92yU56JQvuEIqmhNBFe2 2TC3cYUY0NgZooXJ4PVHHxO5di1Br1oDjVYj6XWyJS/b+wwWk9bbqKOCjQJuCMy79o4WVIfpSF+J 1SIpCLBEMaXBeDLaMau1tTkbBPaomJqPKy3XvStVg90CWIHwKqS1zXw/DU1FGxE4MakKqy7YbWja bY6H3dzWJhXE8/xo21b08+Y17KvkzYVwZxCr41ewB1ip5sV6cgVxrxIzsghiJEY/dzR8DdTPKqhE 3hL0GyNohI3Np5moW2LOxmndEvwS0DBJ+sytHkL9GpxHgpcbnwIPM1xszcBKd/U5mzPPf2V/5i4U CzQbPIR7EehikQibeotxmWeH6nS0lPIazMCEqEFdCx4p2/Hb4Vcwrxq/ILoJFf0VfLz17M/SmZty kN0ddmVcBXwF7Tgf2ML3ppf2iTJJpqwrn7qzCyXpLTs7Bjpk/SuwtB8pY++0xWRE+WuaCW6ELkar 45hCDJNlDMIqB4v/d1VnbYkkGSIN3CZcXpBFGd+dSsKr6s98KbDDq+zes42yOZYnka0B4Zqzxzw+ yInthIYxdN1NYYWqjQxYHxebz7TXNk/wUoGtrfs9u1ZjYCZq1mb9zLHVHKMJ1QmpzDpE0v5RRDcV MhMSMC4pFzRVM1G4ZlGppx7JifhmcodtDMVnUluvfG+iYavjaDMNc4UIMYroPE1SOnJcMW62lSzx nI0nagnWwPugBWfk0HvzC1Y04jNhCc0PvVtxUzhfgvo3wfTM6I9tpfkIyY6Aoe9ZLbNZvu5XG8ZS 9pznaCvRXecfI1tlISt3qOuMdPvxz3BOSHKu+SjGI7YgXtUhYnJE/V3o9uadfneZCh15gGJWAWvj o1q4vL8RF+ddprUe5LQcWilwcqfWL2wtXxLTeV0kYFuRet+QvD6baTfgmZooMgqBBISotQomoWtz GCuTn78fyOwd7GV3aptF3u4xaWF1VQHRHHjylxapVvxh5OTcsU/JP4zb2JkbjEwYvNsImBWHZFaV GT02jv18mqNWI/qxURW3kSXd2ytyYgjMbeT6ogxyTBwDb+gQknJF2oTKcWQAmu8vdw/k7/L1Wv99 WgH/aHLO/wYdYsyTJafgCSM/cAJtOSZwshpmNXSkaPiVvAiRRJPmrNNculiKMbLEpKbtZOFF29tc nDBEROd1aIWRd2Wj81m7wQe1pWj7UDZ3fxnUcnC8sPOpG9YFcvr1ib1nwsFApX9erq/qIz+UnRLD /qyqKsUXHBBu3W9Y98JrMplVNPKB1Dgl6ShazH1zA8V5cwRg1P7gAc6PFbDtkuRTUJhdOVIjQNev VTqH0pkf1bvGXCOmUvjvNNgB7/lZZDzdPIPYNX1jJLQZ5NcC667Z/lY4h6ltjc3R01YUIfcCvOA7 AjUG3rnvzwFdtyvmhXLQO6lbSOEKDXs8hGC8tmG9VIUbz5JRjpEIuiQOnox+OzZTp0SUSuaoVSgx dxsnYJ93Qbo1YT4uTjUeHMoSEVGIenzUn2o+T2Z5beuYzqXKtbtEb5FfA7nPzDM30SB/rHmzr88w qp7ayAwnTSaKD6RQ/dIJ4zrFl4XHWY+ngk9LdlDbCFGLQLzlh+UAYFhoz+yvHM1Q7+QPL8x8KW3p 5D+17lYhAVQqd2z1jvJJ6XzuolJ8YN610Qypu88CKlQnFgM/86ytuvER8pCnpn2HOMMva0urhEub Dkj1R6Xzjjsuf0F0J0/WqhxpjlBGQc0JIvgk/7rQSeGSBsRnoMxRyZvS7SiU0QuykVZxsTCTJM0Z zP3rYfDD2MUSMgxbUDk0GL2+Q0mEMlZ0uTILjEQj51E9V6dD/9QUpcl4UwrZuWqu0BJeYGnqTBdJ hI2UJUkOPRWnN4ILnUxPKYWHx2CrOalydoaXG3MLXzM0bXgaRchysg5lNRDQNliu8x90K9XJDdaT 1NLbWtaKYHd/5kUCi5D0YFn7vQzizKeKMMq0vefOj7h1VziZBwSKQ3j7dYjyKOW8heM/CWrIXS57 fRTL+nY21BB3g6PxFHMWXa65Vu6IcPUoS25M/yJZtFqYoDeNerC5jy+5GKjP5+2GCVHlWgp0Cq08 jUKnHKtWPJOgPQeRIw/L6xW55uu9F9kO4xaw1reIo978a5vHb4QcIej6hvrtINDRB41IivOUAEQ2 x1LeVZFLMhBEBzGd3YmUmcqir80LMLJ+dWh19c3KKb516lSbF1n8/ODG3hmQ+ETx/+v9o5r2tuLC VASYE/ccMIz7zAgrxx+II0n+mjhz4k5GFcdtaOVEfRLNwAC/TC5V/sqArK70ci6ImWsgD94ptnrq 83CB7Gt/V4JrPP5pFr8eV7/nIhkcAtjrcvutl87v0R5vvtwFkiP7AKSnUlrOa8vbk1dZ8VDDTVdA 1u/WQOrICfQpnUloStOTSFz0Zw8Xp8jTFyaZ8j0pMc+nyte8GizverVEtI0Dd4pOefSPzKUbZ5rh o9Qoqrm21HB6sBE8eI3gcqlIEJcf5LKn0hF558G0V/EkFLJ79VJxLDLWSmtBWzzVE02iCo1RuN/B 05Y80nOaHASdKvMER8457JryGHqPbZIJbLMcpVjO/Qup3dWeRaDc8fXRZFQF+nVT9xLtTEg3LB98 NTgaBw/+6rqkuqE9LVYnI7glct7dOi+uBAdquRD8DtBvp+GFrZbuICfWAfF8tzR8jmgDBHEvY8uW eykMQCLzdmLZZkNjdHAYtYosbEoHb+ouSCa9X04EXb9eKCkvRMKMfl9f22KIObcF00TxfdYEkeO3 /E85bbaYlx4WzuWpiqsMD0n9Oe8LRZxaftUyzKtbKKUG0VIa0nq3T4vXTFyjPpoU7EJZK9XHeuc2 D9QCBQlcjok0xeKUoNZGYmlbTvopH+oJMtVu19YNv1Ip7cW+8FfxhmPSE5Jxw0MX3ecJym65y8Sj l2E5yPcUQD++lm7aBSpYfdX1MIBiFIyHTMfuV9W4A0rkvw3brRf4uyACdd/ab1Han0nghozj+CPC W3xK0mfy1rnf22EKcLxdA6wb+GglPbWigq7FCeiWYf/H2Wsz6LDUk4xm/pwpPtXBnWPCbnMBZhTM f4VPU7V7gCXpKcGZ+6/qWNkJyNZZOlAj5EnvJoLv8qguwusYGGdbO1m8AX9NZm4CqYQInKov9AVh fFn2Wp01JzcwLiOUQcQp2JXDTVBpsHSHNB9hxINjln9NQAMk0nJ7bY6ls45xtjiUwgrqLT+Z2lye X6baWthEmLgNvM5veYEz2g2IQpKlA4at4ur0x2UtGXELU1UhbLC8zbGobsdmkw4x+nOGv5Kmcg+P XeQ55CpUgGdp+RDFzHpfWxc1ej9MT5ZcTXw8Q+6aXkkjrYY/K/caClFV9MSOn21c8CQGVaSqcxHM zDKfaqU7kNzEMlJ9X9+3BFdHlK/Kv6gZhAAK7IwA9MDVtwgEFjERYnV9uninV51rAEaPBLnAdo5F 5mC2OBBrGAdzPDjBCJP79EVGziD2p4QWaSMDxJbfvsydVWGP1mc3J0qV563uE3HmgotO6GdY9eDG /94rqJdYtEb+Z6sJNpJB5OztUPpMEF/prCsugEPom88eQvKtJ27t/SPHBlGAMBJHVhKDvI7upMfM N0lCRUE19NSvk0v2WR2hVjuxKCWWled26nyFqnPdjZVY3GkiSvEwPGicAyrbv2Bn6Oqnql/lDqY1 8OPHXI4zbjUio3JIWdD/AgmDCbRxrnwY9nNJP3qNZj+C59zyFVr9OVlhVjKYh5bfU//TSSJ01Jy4 xkWYmjOl6YJhoQd2fp9hq5STeZ0gCW25nebmkw64txMN18YUROvx3AcwSVoyvScRRCD2wsapY865 wu+cMdZG57SRRzyRNTzYhQTDjM2Raa+7+0aZTt4t1ccDMUs3MpGUZbifubogeGlD2NOqve1s0Jyy hgv3CeYfI0+4prMRjpn1VitsAWlrMEsIYhenbonYVozWH/DD4Rm680pn2SH8fHj3ToJ7FihSd/v3 wuPtb98PDEsfFn6HUYCSYEanwoPWnkmypq+/ZQ/xEpa75pgHHC6p88MTnA4EiHFnBN6w0ugV34uc dDnbzp/lHgZ4RVhl+RGLv9odDQlUVSgSSjGxkXdka5E1N84Pb4vxl2uFedjCNzzP+H/PFen0UkXT OrIkQfw1FDdgK1g/EPtYGdALng2xzxwtpHiAkgaS3Ph1CHP5MSEXqu/WKEod5rG+u+G+eEpb6+cp tvvqU9Rl5zMwwre/fL/ylynBzfTYITQyuZr4a919WPh/vRKCCbZkHfg+DFi0UewxTT1q3fv7ZQMu FwQ475doRe0hnqJ2jW4HGqjyr9QngFrXWwTIHB5modPbNKdRBSOq/8uPouF3yVsbDUQQK7GJUyck HUKgIBXKO9bWNEw164WTbkGGLpmBy5rlCxCarO3oOdnvqV8zFXgaOPVQkyYOAenJRk+b0EsLzSZr t1euT3YWiJdY+azHFed0Ee9gWnrvfhrERP9FXGyg4cKE0kIbFXQODeMJmXhF2eVu/dWYNaHmY1ey K16kK/CUPkthbbVbI5NtNnpRZFlm134oEczCV8R52TpIo9ziNE7cSrb5FEe6oaVYRG7C5N8hCfBh 4IW7U4S+1gxuqkhtUvTld0FzZrL6AVE9CBNqWTbjbu4OD/t8soTnnrPbKQS4Bcb6YyL0ZBv28nL5 Qo0n4Wo9qwJiwbXnJzOw+qH0oaQQcqjXs+m8JiMHieg7fdEnaAvt6ttXERqh920hjk5QfDO+P0Iy FdcticUbV7zAKMCF/yVAfFuUFH13OIrugJPB/0aKsPiR6GuPvju4rvAzh/dQj/ONxQb36eBZIEvu 8yBkLKyHjsWW4m3DMPzTtCOodHZLTKFju1DeFQ/gPLYN/7PpxsiTPXwuvXzvmykRyaZbaRNMyQ2s ItgxWkAr/3ZXwfRg2QriHFixPtEjPZV/UtgS3nOiGNEpCjcreuOiTHkoPPs+tGdHiaxaUXS8X8Lz tq0xpQ1fAA0aV6CMlAbrMvl/EvNdXX6a7gPKDOuoSp+ygSKxnAin/hBi3X1/XgtJ5lnARc2Lzd4N SXnbO8Cx0SjweMctiFVqFzV8Cnuj2uKqsCNG40hNQ9kV+lKHbx23Rwu8+lauXdJIsSnXTfHBiJ2x xCGGtZ6uuMFchWRdHlbqaGxHNu+pWvi/X72kK7y03fumCGN6EDjZEh63ZPK7suUYVWt14onJrERe QpRvAwYLmCozMr1qX6AlZdK2+PWqAg84rHjU7fbOVeXLKIpcuZIM5VSgr4MLwfkg6TolbqIVsU5n 2M8B9a5jYlYJZgxDamL8JSPqLN4EDinN0Yir28IxXdOWabJ+XJU1BX27+H6MTT8RFMZEzgiL1tby GqJS8Hwx27S+IrmSv4ZHMszAUccaV0BFSD0HBxd51HciydJNlZPh6gNYGB9mBBClleLQWCeCfI0e EdTy08uV0kXAiUtu2h9XIugKCvTMpg29evRcK8Tb4OVEAuX+wXxAJYC5inbLLvTEDq8GISp62usw S4mOoxbVCb8zvwJSITNJjOsNBgcX6G5dPdpHRr6nGnHD8+mXyCsg0sy+AOZOo2Zbeg5vVYSgvOvX eFx2NtM7rCpW/JnqbTEbBiyIRUN7QQ/lijWBgcZJCTzM7aiQ3tWLhy1eY4VGHndQVI3fl1MFkGeS VYbyZ83DeJ2g/SQ4LMB8XqxL5V4cK2I0k06k1+uYvfn88/ymDv6DETWLMG75LD2UzqX+04MAV6HC 7E0hffROFS8AbnL0QOmIZhmDdayEwTfg6x5wv13OPhiKKmTRwwRE0hmcdoOY0aDtGthDRf1+ykW3 9jEDl7edC8KI4w+5BOXt09yJbSdVr1pPI6m9Th+a9Hgnd9+TOHXeMxkgWFy5f5BR+tTApxKaMYZt ZQTz1Zqcx14igw4IU+u0ATOWvzowoKYjmqivivtbg1Z8iXjrYeOcE7NL14RM3QrYQGJsw7kWvDg2 xsoUBwidHErQiSRsd1AjZnC52AVAFcq2GUGHi5u0XdBoSv83ac4XhWVInMzMcA7CyTdlXpo+9hpG YZgt7Dw87sYXZmChjaxCAaFE0M2L3AANIA9+yZm5G91/nwhIL6c5VPoU3/Y+LaeNa1CVPSGeGXNe XQKPMT35zQraYfiUb+H+7WPbgz/mcLKtoq63lQdpJmPHd0fVvI8mM/WmlNuVT+bZHxdWyhjP08UJ dbi5Zd0kQE9CnG3HQWdqeRzRuzPIO0YM0d+/xmmrlicWDQMSzn9SjNEgZnVQmyBepFKm1JOBIa2E V7HtFvo2hMSTpxGikjTxClbNJQz1N6hO1qXRNbCJk04d074T3Us2mhabckZW+OzQfwv1dnzRd7Y5 YsxamtSUdtJXbbt9X/qGERxy9juy47iFjgsNxqS3L6OSbAdMRmzqo/EIb5UoZZBLP4ytV355N8LD wFlbtVyZlek30it1LUqur1brpAblnvSLDwi8ppM+KNDoom1CTLJkpLdj96uG9d+f5zbiawbgoUkz /F56DNgIrvqpTn+HeVwncQluVLIQBHzyvZ/qW43U3B1UxgT162lTPup9J5W6G55+1TH5xCEtqpSJ vLfvsWP4nZx9CYYJ9+mPBJ5LXGJR8/7+myvvw96l6xaJvEBOHr9hp0BEBZdIH6/8HVeYGMDQMZGx AEg1q0alqo4GY1SoujARKSUryDy1Lkb7C5lBVPCmfe6v63wnWYk+EoLrAXB/uf2X1oG+9z+58J/j gHLyl30BTmOpjPhNeRgEnglamMkujz50M+YGnPuBhABaUOPOPesvc7bm1pGFvhn1o2XlVk8UswkK QvuptnUU9U2EdwInchrjgh95UWJbqoZwa5KNTjC3qqYD+wWDHDa3Q6+59DD1ZOE8FrT/uKp4BWqC 1ShldaweBN82UhKBZnUKQmQRD3/igtWnSq3oYNPFwUQP34LjDZnYEeWURWxWeno/hmCXZycsxMU/ IBKetTDGTEn1aILKfyV0pqCEdv/6vZW1bsJQ7d8xc7qLreAaZB1HqTAdgEdPSgKUR1gVzIaQ/fgQ XOytIKMsMjBYYYjYCufmwvdKy3KQvHbX3BOpniWA/hU05/+skmry6VryqNDlLiYCtyvxkR9PjoEM sHhuhaEHhcHR3iW9MFHpqAGCJ9b9Z1tN+8OPv3k8amZXnIEqska/qgeAta0X5s0wZ7gAhHcV1B4/ 1Gm0uvD0Wvq1zQHaYOwOqNLv72LF1BZ5kJUhSldtzcA+GO7cY7x9QWEDjkW9QlrcvLPvzL1X8O/q bXt0/vabFtCHjsq7qB+O89hhd7/9Th06cs+qRNzuyI4Bm5q/iRxUoPL4bw8AykZgAx5sEfQLeLAK VuCaHRPd01ZvfXNBPNbViHeGt6RSnZontXHlAlhFhXDRiCsUbBHnCv45vVcqxrjE0iShDXMch06n Zg2PB78zAaGAPHNiCQ51lYzFS/1nE5321Q3+KQs7LhmJcz+LVeQmzxu7RJl4eOAXqJg7LnhBWsZn JxT2t4UWdibXXBfjzM/KGldtDBWLTtDvqA6oPNvjBFF07cgVxw6rCrBJ3gACAcNLvSBGwf/2O+r4 h1hs6c/w4boic4WEP6jwMmmos6xDupGoKS4EbCQ+bjGn1UO+o/xgrWZonhcppL/AXNKnQUM47AnP 0Fqyzc0aJg0CSCsPj+hddibjuNqute1zAYNO80u0Pp9l1bpR2Z3Fd7JfZfb5zttGTpmdc9UjM9bu S8eRW6t/fUOZfT244psjdhZIY23OTcEO9YqIYItgSwFTEvzEcfZfSsFC4HbVQxW8iEy4Y2Re235G jZ5Ib8gjZXEuQADNL9atGjXsJ8Ax1FZqjKRI4wT0pkigfUhmh9Hiumx/qxmxtrtJP4oPC8BDK/Sd 2DdeMRfepulKqJJzBRHFT+Ppw4vnvGOpYhXaULGbDTIg5DQiHEhG2Hn4meaVKjkzwU2bE/jQC+04 ofgyz5rPHAVeOoKGTTl4FlY85wLP+V4zdAAHbaEKA+GCjUUSf1xVpIoDLbYK19W7FUAe+fUtA1ui dzLGm9c5BAY+1SGTyfZnuT0+rH06ZHgVUTU+eEuMKtFu24XRcy8Duyqv995yD7ShQRiYspkpWTOS kkMHwpL8K06Pm1ApBPPdTWxwxScXxqfy0aUR2IlBAFCspvD+rdQhtTQIUADcI9YD1OvcD1k+GJn1 srGdBm3dWlsjkMWX6OiBxfGNleI/Jo5vrmkdv5pnl9TEyj6GpNsdnRlY4LtHtW2pcHPYiFq22X+Q BmocIgEbSu0m5DWUPBjVyClmObb2j8q1DHGI46lrEjzciQZhTmAbkF1mW80mLfwXL3IIQDBpHzQ7 G6uMfUSYbYr2MLogH4nDxZwOIjI8DZByvNrTMF5dNTNXeqAlRkXmFLNGBh6FL8spBedf3hwbwLSr yMxmwkdGwCIq5NVZWo42yILzRq7CtL3zpd/QDk8mu7vR8/7Wr1q0+2aBFCBi7xOQdFyPdSFFznbI MfmuAOWN6ZhEoFVwPS77CMqcGLen40Km/DKIrWYCx4eIycEDueemFcUdthPj6qbWrU7ntbCcXzRX xJCRX5q7B88u+vACbvYI0nuzXkyYrcmj+4TfjZz8sPGtbhMEthMKG43HdWyoDvb4b3r7scDevYLC /Tl/rG35qEAbW+nyAlMtrad5z7KDzUToVEJekQdX9mlrf5dAY526ddl3YtMEbOfFEt65qHQ4FeVY Xz2oI33RBQlkwOWR619CSRD2ifUfjnBe5n6t7YIhGEXbzP2EDjj+qbnCzSmkLOA7/8HKu3uk0dyl drsPzBSIXw/5IJjVLRSf9qPs3OtkvtS7QfEppw5VLbfy7M3o2NLjWbB1ZNcM0Zc93j9JC9ytQhFy av/boFiZv5MKueIdQ2S/lvTq+ZChmrjhTAOGglWo4877FDuTSeAHSttzC7jDDoAIP/z0Iu/2qW8m t0WWgjMHps0IFXrdxLBNrQLt0fCF030ETNXJ3kKiMvWYISlrgq/9/cC5Totvvzly5LwNVGhSa4QT nQExslE/ZgnwkBtLb0WgBSCetY0k9xoENSzbVs9E3uYCzJA0QUefVf+E7G7mkPOZGRhJI8ZHL18a J7y06WRtJpt9pypugIlhl/onQm3Z9J4eboAOCNdz/XK5BGuHjHjem6qeu1Au7Qa96V8c7/n53d4K vWWhbEUUurDJvut3kAcIEqizm1qxKTiddUEncqlcFk7Jq207E0dN+WzEEBVBb75Wr3BbWzhsbSyl qP/u7YMaHVWEANXZx5DFQLO0fb95mVfKqbETmKZsleSMBj3LHTGTUKCBI1SyhsfhEiVW9o/YCFnk hBihpFeD0rooz07MVHP3QOQl6EDNTLtpfq/HBs/xhFVUwbY9FftJT2vrplyXZ6AEVOsmh6+mzc6C v4TbnFaoBdQK8DiXn4YX1gDgbiDSeoSQcUEBn/zLjrKfsbOx6bHUCrCx3r86ckEAaSgXD1PINVgw JGwa5O1OStGDGhFrXu/EVh3PiIYOarj9d3t5HPIdHtVPyw8MoXpvVokaHulr0ArgEn541q/jEaWs VgOrbP/+wBVJh66siM0xit6PQYdYb6ACR2rRO3xdf3heg+KtA45XK5nrM0J19cYI1fFKnzlbcML+ Onja/5WITDsEyb5XchHf8OxF1j6UclKU1v4BW8HZGs7DTZDdCTa/Kf/jLPHXRw4BXK5HrGUkB7I0 un7DvbHJNBdSLhWwbs27xMD9KNu9/vqp2deuaxNrldglg4ApmLtTtxrhqN8abIjYaWwm++F1smev J67/dLjH0AR0x57a+81NgzjKlHIKvsWr65cHeyEwiWtrTPlnXTt8v3ElTc/T2OZaUYe/PAsRvjVu 6z6CLMxQTfHxpFkwHxOR8lIDmxS4OZ8d8u9MdPthvlyQla+YpaIT92K2De7//QXyhB+V5jdTq4g7 75TQ72ZVbdHilVT/c+Oc1KqfbWm8J2lZg+lHLC6DDXVpGnxnhA6J2JVD/2Kqr9b4PemYbNIME+2N 3v6fytBGtJQB/CtqMZyCvNqHyBe15CUM2y2LX3ZxhYLFCiKIZ2G+6DwlFM27cuia/ErAb7vxnH2E KuQ+TO0iJ3B1nz/78syKgfqMjNiwkz7kWkdXsofL1o/4kfYF6aT87EOK/q943jr4AUxADwFb54Rj 6h0XohVWnOrr8fRIlTWnwjjDcpa8wn1xkMdW2IDZmkIuU9RpGcrRnV87+072qzZOoanStkJ3l9d8 H5ciZe7gVv5lCFDc/01KdYMcQSLnln3FO5chuBLyi2QMgVZs6aSAJWJY7jpm17xQOb8AcAQJ9Y41 k5qXj+928/ZJB9dq8GYGrFqeaMiboDcwSYMcegOof9gakqws4WSLCs89Px/8uWBj0qdIuO+sxbQg +cQMRYBOH9yt5QW6medEAZkEPwxCBkKI8Ev2ppgRjLm7PZ3qB7f/7sFEOJUXWe80kbbedNDi+A/Y 8hHpxGP+dstlItO6squKc4EH1Fyr2fIIuwLhynuqrmoSdhlyT4jhUbxkZWzTjyMwJQuWr1F2hEmp rFHbiIYKtMOIfaGsidh9zlbcNdjARVYowaLCumlx3l37mULgZlJPwgdZnc4jizKBjkcPNd3koSiC CyeQvvK0ciTehX7EnMG4CP7Rb7ueyKhK0um5rxDNa2fqxD3S40+3nBoONSSQxDF1P7METVSz1FwY s0x+hQuwZKBMjkscJv845nyRDRhyVnjsjiUGRxzTcevBEwLA6gQqSDRZ86LXJeERo5xReNWzntyk W2fu8ifbug5bae553SbxGo6SMKxvzpr1G0clyLzgChclalDifxSdGho0rjXpD9Yn6QRPsWorhOi8 dh/RXlzKZ+/jTdFEJk8uZxFGSB0uhTcNBoVMx0d5zHDDOlIaoNVPLwraU+q4VpBWzD/Qn7ea547g I0kTN9Y7+hQ4OjvWNtVLJPmH+F10no7ZJ3oOLa1lWhjGtO9MZFi5261dgYBUDC978L4tNMgRja7E ra4cfBw1i0zV4d5sA87WmnA/6fafjgQDHPe5FXd2l+eNHkyTv2dWIWcrLj7NZaxnyEDxcd7F80nz eBSrg99qz/ir7D/0JbPaZQ2AiIawTiJ4ywO8E5d9vb+9xIRng4n8fruTl6MHo3RklQjB9mUruZcb 1E9rgJIy6Hp8CiesIH+kN44I8hjk84cwggclulMIE21ppOkHq/eBNDMjaJvmcDFFlNHKqmZUNmXS SgJitqsYN67b65ldxgme5j+YI69drXIF07UWtXIpma+tuISE1SbQKMuscS75IcnP+KMGZfBnnJd7 Kkuke1MAyEjWFWkl1BrbdLJrhQhhxdmPuZdQe8vl9nELJzw2z7q+fELz0U4rS9U/cRIyf3L8N1HA 8GyhhlekNQGQuSVO2WtBjjaC15Lp8Y9a6lLqaJ3QwP3HSiaP5IuKwykkmWGR/EdrgpTqGskUvgGa mrv9wS3D+ZNYtv04VcLYgVdeOLlpSquW83mqvFtFzy1ghqM+QY9Rg5Ib8Jh/3sCwEDwhRTIPxtB7 7T1a/r/V3p8IOx5En27IjQ8gxtcILyn+CWyx6QDgZNY3OFslWAc6n6exHukCZMf1f3Bo3i3DGv5E C3FeNcMIqe0TcqM2W4BnX9iT2TMKRsOSkrIzLYPdOUdhAEFkxx+EXR/4dzYyb4+Ch9HXOhzfT+9Z kyZk9Gc0Rwf0INKi8hviwm79KP0prkvH/KCSRKI1vpdVFL5YghdJ7lDvSr8CndUntF6rnOSAkv6O qQQaSchiEZWSuQeiHdtVkOGaLPaz0sjh9B7GLlY4ZczKvgc44ZfMJkDuLqY1/jRkArd4zWA96A4l THPxLjiOX1ohcIEiMlFVflc3Ru3UyfvnCGP7YL9Cx4V5Q5ZwxO71qouzYN+gfUxzSSiHlzifNv8m z8lDHJG+r1Jjec/w5GvFL4siRKnhgkIulTVcLkMix6FM3xaDuxkYzrKv2LomhVgeRqJsl23UqDrc scq+o1sJlGRZ07z1Y8N9rL3Q1A4CgvZTcvWAApJC5Oq0l1zjRRz3ipFyceUzC5Mu+xyS4TGbs4Db PBrhrng3f75+CguUm4WZNl1kJbKRb9/zAWjdk6pZxnJaxn/RzkRxWpmNAb7T2cYkZYaXrOilZOqE 49qPShqUJ/Yg26zBAzHq3BQy6+IZb/C17ro3U5rjCGJFZnIxOISkhqWvRBTCADbLH2xH4voGzV77 qEcelji2YJBVJYzaUvDhIiy+JFBSumtvxOddf+nukYgxzqIp48uATZ0TSihuUyMPR+wSoqAqV74Q qns8uDShWI7E2u3ZW/5c7EZnVF2u0of8tiwr0qOeAjJUztREC6oLKXZzrgc0ytOHCD4ma3DdvBoL uyzBVrPrMzArzUXsF4CO89/HFdSZlChph1sZqjMxGiJGbEYyuemolvrEE/UHuTCGPIiWYxyFD8CI V2CkcrIRFr6iH9FhR1Fj134StgnXfh0kMsayobEWgTQY/80+RoEYP90w32hta1g6L4hLNggI/UFx 0b5yTsKnw3txRl1ywBST05i9C+oDXzMXcfrlS51PdQTmJZ2JAfH7qDOuou0OAWWv+7x0BQEXI4xp 7+dvd8YT5Y7kv778UrT8GKW2X0AVTK0PlimZREmxkzedqRC0ED1LbttCMmQ3X4aj4l1TuhHugsWx XjIIkmb4hYe33vIX4p/dnmEX5Rw6c8uxBedFs1RqCttEhj76IHEki8rAmSIQpjN95a1vMXzgU9aE sc4cn3M+q8zklLE4k3ObINPeHZB3T1s6gPe+/dQBymIery7NeXXpHhF8sqv5zFPgm7S7Proy9+ho KliS4B2aPgfQg2nswWOh6KAFa6GhPy2xLSAj6kptydfupM2v11HVLkq6qvDkfa0zv+vWL3dBXeW+ FERDs/7cWqRMdqFBQu8R3Ex4KvIBD8Es/Q0r/RY6dEfDQSXrQbeYo6iaFHSJNcPwH1CBf4SUAct2 8ZSRB5w6OleaJvsHkkkCzmrB4yCn6YkTHzSBxNzd+3fiCwIwDm1Ooap7fIrMzIFuUC92wdHe5Ulw vmbVs91+tyF7773M9SGY+BtBddCawOMhh45c39xryXXK1QmbPjb4i+9/kV18kLVMxHw51z4wIOD4 gtT1Au+jbIqFWSxRZ7ErAsyoC9KzsHou0Nyd+xPzJvUYGJEc/iYKl10kvG448alOGiaXGc9YYCmb XPuHq6Nd+jbcxxpLc1/PxHuNS8XsrtcRw/8haocsDGHvTGzWC1D9aoonXNoRsCcC19gp7tvOvnCH 7pIcm1j5QnGtFpU53A2KsN0WNcN6MvFlLnSV6WRtbngcPlSFYEMCBFIPMWLgJtCR0lmigaprG/ot XH1PmmH5xufylJeg82hu5nG2tsVOw5j2pSVuHOR6x50qKvwE0WbvaecM7gZKIzOzJbjt4f0v/FY6 Tq1fWIzrcmTLcOziOhaDbviNJAzpruNJ6YyM57MTphrfp/POibaxfJWpzBdfeo4fZzjVrtegM5wT dCMgtvD9JFWD6vBTcqz9XbgYkuDxFEq0qA6k0mUFMMzkiIMqkJywL8EAT9lRR7kXP2Z81m6cPIoc GfGaHHJRxLRVtaLNRnDBEEkosce+qs7Jmtoa7aWnt4+3egD7DTbRHcPFt9QR52hrDqRN01NuMaHt Q/oKdcZ34Lfu3g3sjwDJ//hptBpUxdi2drQPNl/ZDWRyefDsVuwdAGGwRqcjcWFDhYZ0vT5KiHb8 vfdKHq3HteIKSNkzwXj4N/bHAA83RNAQTx+BXITVUNZmQEZok1n3cSvGQO2Gfvvj+qvr+VbJAo5I PsMnedWcDlfWfBTyZf8hCBSx51eWrJi3g5CB39lKj8+RRVG9RYP0qayGXMFZnQanFRbAkVJ72a7e VBOkd01GveqMPdF7kxJ0otWHk9k6URhUkTS7xazz+og3To7yHvJx2jRFpVaxW0HbVVB0CYr75jG/ MnO+t+g83S9akX33g/j6JSq1vKx8QPo7BaRGIcF/FVOM+BnUK8yhb+17w3j1YwnBzFQzco7IDXaz LTnEhUsCrExhp4yn4/LNrlnYnD6g4YlfAVbodJ7goJqVybWJoR5LhI9YBGYJVaVvWrNnmFw5Jgka F1WzXi/k0Tp/IHQNTtDzWnL1bZSwZ2r17+PZXOfej9zNZin2J5yowp2/1oaKwHym/KqLVQUKzoyk qf9Hh0bbfEkPE+ZcQuvClxhobbgIOLUSohTi4iFB78sC179sXFar85KFOSD1ojdYzrQFjlpPkgSb 8QF/32bTWD7k0pdzzjyrf9BidBLe3gNkMN8QpxMU/7PVhrtPz32khsAcY9e/R8eIYdoLHw6dDXat l3IWoj/pPqOj5A9nOv3qJ3IXm9WQhEJF+8VBDdpXG9mtVYLR1I39djaMw+XaSuA7ypFdNbJSMGS3 XfkrJoyGo4vy2TbESwRJOyLzKdTyznvdbZudh7TsDwHB3QbenNgRVP0vw7ewIsdqf1wsw6bGmuDj bvJN6JWLUl2ag6onBy3J2DIwmVVzF1zYwPg4RE9iSfjKYJVnySYiwsWDn8KlC85VjSOrh605TPQl sEgeanXU6G5Ozn8EEHJ+rVIypkqVLiqjvNOsT6wQXBmKrVNu72B3b5HbL/xc/RtWKkCrl3cAaY73 VAftcyAGNnpfGgNS9cmAsg/roCKEjU35lrYV2XBLHuFmw55W0ca2KM70Fri2O5Y4b7X8njQEuu9S Kb2jEiZBxn2b9WTtOUzCA28Tv0ufjalE4oSL26LdOQCeSuPDxQEIdC+ZSIO5IX4Ej7lB4fZjC3r3 gJ4xLnegxvxuoavT8yvvMpK69bry+J/DdTcFSRL8UKCiR/nt3rIo5Dn4Q5e6RbBppeDGWrKRRhP9 u3lBoRZ2VMnR0mhLujW/+F2Yjd75iSe1iJ+CX4y03nLL0OzyhTh1CX9u9SGBgXH2VBPeqJVezv7c e+N1R7jW6UD9/l1NwDIHpvK7iWC3CIw7RxKl8+T5nwt3uOg/CNUJnG7oW/y1RWCUb+h699aL/LAY Kvw2r4lyP2sTIpZMTCQzLSYGlqX5/06/D3p1sVxBVR2Zzyi0zQraLbjWrMp/l6Ely7Gbxbc5/P8w VqKTHnthgH0Q2zEPjSDNre46FuorwZ0v+JzfM4Lyfrljo0azYoiyC5tERhDxv1dyfixIYzoOGJxw 7hgCQGdl/n1K1shnsa+S3zuCdrw3nkMz0pVPk6aev6bmIlhIElQGoQfoAYNFnBvo9VR/nsTK8D/e NSk2MHKR6Rj+b5QkNE7Yi0w19BVcr15nJ0FM6RtUps0w9DME2+9K3LTlVIW+OATbqBNa/S9J9MsF NGhSzJXkAzXFcNw8ffLMapkVwYvvn5LGOyidIEiVzLL+Ml6TMuY3BvaGoeo/w2dXz8O/VdynHi6A bQ7LotZFLldN03vkzrqUbZGOVoM4J9yjYKvO0IlMyQwi62ZfEkG8KxC1cXqU7Ghc+Uvaxeuqun0H hRNvmTqSh5VEkSo2mjMXZ4dYLy5ZYCYamKMcQcz9vrtaCWTZGvOv/HhqYyynaruJ54wnqSu9PytO ttJI/i6ilPNRyScbDveSMj4d4lMyiVDTGxVLU9P5OuZGWsM8bja3xsVWyZvDraLFFMRcXQMbegEV Kxn0BK+0b4wsKCVFQwoRy6pBgCKG0GK9FLrxxAd0x/fmOKdRLMmbFfNJTJS7++bEcl04H48R4XNA PiNwEh/UqxG5mT5yyh0bXdfGmHUanSr1LN2Ny7f6ysU3Shw7Cx+GSH1VXco0Cf1H4QGpZG5rVemN obMWWhEH2VNbjylrVMjj2orIjO37vGlrqXz+9XPG9NRVKXpJfUwJ3FEfa+ouwzWHDww5/kXbMZK9 Q6/cDLFEqHF+EK53Ga7xklGc/ByvVmuqD9fWBmk2pwb4ACDFHxsHphZ1zo949msxJx7ikKYn5sUn dbEYUXM3T2eca1a3XKm13RMTSgW/6AkXTjF8tW/ENZmZfnPLWSGdSpfh9qsq5KGF048lNdB3kW88 GD5hveORJXyX1o2mrC3+57ICyJPM4kXo5HbRub5tbWuOND4VK539dsZEmvqpUQLXXBUTPxQYZNr3 yeDTm3Nf3MvZqLqg0g2YXl3z4WjlM+EZ6mJLdGmILHXSOeEK3YtootHvv6NDrPdlPzghyAaT2wkI jJ+kdlCb6Rbe7mp931txcIDGDm/u6Q+EyRo69trucw8DYLqUrlMPN3/AE850rWNUSUtA+1P4e0xN IFCPT4Vll8MxPMpR6NbgZ12ehu20g49CnLbBJ9A1hZnhmlX6vzXGmoqiinXfZZ5qqpr/Har7dlh/ DdLcD9PvKIulnrIeqP+IhQ8CGAW7gKf+25qPGeam6zGKTkEEkYxfTF1cNM+E4m0a/4bNikemhLVn hb879CzYGetKR9xjYd22JVdu9OjiRCeuPlz23ybbepGVViZfY8CsAHCSEae8AEQgFKQb7862Qbnn AnIf0yPtFjxQ8GjjBHd72MWlm+g/iS1E5fLgHJjXZ8BjwnxQlik8WHqfohmnzVFqudm0kgeRIbwr ITHoziNtJL62CJEIHSmN+HfvO2v8AB0Cp56x70aAY85mU/GNVxQF8i2xJwlyrySQ8/ODukKkqjFW LSp3Y1qoHK9V68sel95nABSO0rFwqG4l/JsZ6ZWNJorsLQt5/uGZlJmegn3aJAO+/SDoQ/arp/ui PpyC99cV2wxHB1U1uySeURskuMqyCp+r2xloPcILMxXMHW0f6weUyccj8aq/VJ3AVLC3ZYNBDV8Z ix8xU+HvOOupZMZ3jGnyCJmBvz8DDaFyBkYvPiUFa3umnVlfcnw7B5rs64A9Xo0RB5FvAiW0uOA7 qTf1kGjXAw5phm/mdUlBtqOgSs0pGHpmYCzFLreYpoxsFDow6Wp32aFoVgyxNlOJo4whjS5tPdxX keZybdq4Zz8YyNLua3FqY9IEh89Ic4BIl3Kqdcb0e9PZbCl59fP6a8Fk47fiYw8Y34hByAm7dGH/ 9kZ/AJUFOjl7xII9pU4cKNzXtTcueyFj4V03MHOsWqoz19YZ2A6Eb53OJH716MksHosZEeIf7IEG Yx4oTawOqjPqU9pS+oNwZoQpKJ5TCV/xV2YvHm8J6zaCDNiPiHIG6Otep706y4uQFT9A2iuRmD39 b/ATrsmA1Hh5VgShjgAi4uHAk0I0QpJ1fq4VyFs+zoBRjDUz1o8UA7758LU3J4i6wxgsvQtRrlpD EgbcSkFB9e3lr8lUNe3VIQ/MhlLtx4hbXglbC3HqpAKyPha4SYLIS0YYcp3pK84vxQPe6H3PeukI UHmvrORLv+Gf+FpnG28XFecmmXWpSjsqp+RlZKFW/2+7l0uxXy8BykdWSQ2oeDZea3ATsu2q8TBP Z0d+eXpRAlZ+GwTBB7emq5pm/LYuPg2RJ5QGXMOLN7WLuzVM9IfmzoDaM73QlZpvXXwXYV/kia+I jmBsQDin786VJObQtUaHHq5ClMIvVB5em1waY+OkBz7JEL2Iz5Vcuz8is8sGWlU6qRS+hg2+Oxib 4lUaEpMRML8Gh53UaO242wF43ee8FwOam1InA8om2Fdut7yKApEDYqj4phfiOldIDsLkOT7tnPEi /H+7iigG1v3swAp0K/eFN/2fwpXLws7peDsTXeojdD+AZ3Af5tMABT+MO+5acaxHTwM8yvsSb9mB d1u3FGmX5M+k3yfYSAicRtFi2zi71/ngLq5mstx5DP70+OPN7g93j7q88niqpb82J6c5XOZ6JDe3 /zPyq1b3Wk67ZlqijRy/EA4p1MffmJOkpdbY64e7qGuWCBlG0wH2JRWuMsifDAyMU8kcmSymrABj o4lxE8Xy4ZdNJplGPQCs+mOhzvXlwZLvT1BgIg9Wl+cxPyXoPrj9y1Whkrn1Ou6YMBlUrgEYlzZ3 zLq72Z6veSEVE0Nrr6LBrq9X9iyWGGkeXPQwYIDCqE2EnLmYa5xB8tnFSgFgVRy6Y3bsN53R80YS HNxIriPGjiRrsvvX6jUhGqMONI2pxkaOiVDGgLA0W5ERFQtWI47s4guZhvWYgTpmQ+85h/ZCcHZk bCjA9nOzRDh4kxxWk0KnZb9HkOxG7XfMdCfrpNZ97lb0P4IMQ/xhJup1vblUQT0mltgAWSisrfMd M/J+oVer3d3jLGhZT2JvtPSxJcibHfvZ8HNwV5I7o9AX1fWfrcwDK84nwlEO5wL4K6U3+/NVEt5I 4ubq0vqoN69nb+VzoDE1naIQXFF3BlXuQsqG6d8sWNH4tRp5O8jR/VLgNSl66smbSFYv6qJ4tIQ5 TmSzSQIAjKW/aG++/b5QisBJ9yEUe4q5O8V16JZQLCe/exao6OisSDyPLTOKoaYaiHUec6mFDvno xsjJ05CktNY2HFcUeR4+5weJ3sLQ5UWa+KOhWfnGXdkYHbbpEqhd32wyhCf8dD+DYtjb4cWcp47S FzdXgnTf00jcV28EI7RVGmxsBFydK0kGDJGChWtgEan68Y3AcOjPlCO/jVKRwLZf0C07vs1dM/nM ZiCTg6gS1q2acQ1q6m9MGPm9+7ln/3E+8gTrrCXqv/WoCDxNgJQq8aMtSk8/pchmyLasBp2/kX9b e5mG/9PhhF/gd6r3imoiCkGMatk5BGCqm9+CPp/SjKyJJi1W0O31Dk5RZbWWxc9EoSCmltQ0gi19 wAhbJmzHcIAOOAxHGbrMnpB2US6l0J5ONMcUQV4oXKk5vFlOSrhJDmXI4ULO4/CoEN880n/vJJ2R CT4zb5gnQ/myidk6AeNFWpR1oFnu5bMKpXos0oHWi49UhpIJid93/kK5hzpACi9+Kkacd6T8hJo6 p/JQuopAJr6qhH/UPKIGudsW7Ljw0QpIqV4RLUbFbvjkH6/RzakjzXK6xic2U/aSTPCnjQUKIiDn y5KVrDeGsIa386hrg7LyaCvO9PH63/aLKX0Vg++OMHTNdp1Gpx3YFBMbTOpiTnHBM9WKniue4lbm 4AbT1klCQpaMdCmCPQALkRpkZxsDhK4EL9/DpdLm1sZ1R8LQdp8SroBcLWR/q5k451hsyVojWWjY wdMrHx4fanBbm2vdWuuFGA7shodNqcEpdnNkcE/d6pdM/EpbOyJiZ2nExUW0NPQnxN5mKPJUs9Gy eeu+NXoIZK85jqrNq0RGan2CEeu3wVeLNeTKR27ZodRP0nyKuUB5VgPJYlTTFECPQrElFwllIecu SbGIVmGjN50BgGebYSoc/jjlFP2nWLLilKnBEpHVwVQWqtjdaO/mMd2BGbHL1+n1AtkNMB8+GZHQ dUrcJN+25zLNH3zghysBpvmjUGqzNRfLmtj9yhOYdGR77h+JDfm2aUZ7emx4d7v6T0/qZdyuJaeS HynomaN3cOsxWQmgeVpT/OOF5capxTWrJ2NbWPkXqcw3ek22sJwjvda7/So3FwMC9awkjk+9aVQl M/lY1keCK+TWp9nZIb38wO08XZPWyFreb2scMf7STztTYfRGd/2ODZ5e/Po6I7IMCDQZDl/A7YkN /KtRSarKSXEGRf2rFfRuvXEwmxFd2Z7mPmhjbbzznzSq14UC5Kb/EEuuUIexGKFxcy9T/uP3L8Z8 Ps3up6Kfb8Psxtf++2Noqxe0Zc9Zko5cz6fF3wG4b9YY2qJOzVcRPS2fOoKuyvvsrILX7arx7rEI C+R68GY1R6hz33T311ZIFn/W2YxbvE0vew70fmJLbBgWemS6FaAsxrqgXgRyGoDpzqzjIFCANHQj Pbjkjf6d0lR8qnH4UrOW7l28SjmyzgiUSbg1nI8FRJ6QCEzULUAUoM1IlGeBwDLiDT2Dvnd5pbbH aZnxXIBPEeUPlTZhIs6AGtGyJRAAogh1XXCSamdLyGMc4XqvW9/Qnl6e9xbVSaqZtZflDCMHEYFZ fB+1hUs1929EyQWFC6Pcw0uCpd5hXH91JzQqjn+RfooH14Ydo+gjbo/+poDTRQXDRdtWhUvLGuaO r+TsYdRzjCtqiy396y97gsuoqItF3+CS1Iop5mxAr7qbeh9hs8BqHKSigqv+jknvIjh9UWrWKHSP n7r5qD1pOKHmh6UkPdT2SjeQbTWdw6Nbzj4bt1ZcgFLL0cByUgr5ISYuWKy36v15g0h4ZyaMfxZQ VL7w3iQxOwHb7LuY1OhyLTf9uH1TPnq8Gmgl0aKgjLpMBD1/bMcgM+n8z/RjGcnUFw87dtneX+YN v3DpeuZSJI4C45rhF/aYhEmQDo/mgIzrtoA2olmtrPe/tT4XAjEcHSnlk9y+0+GdQxVHkBTVdyHG dM4s2Q8F/9eFPWTTMo3xIcftdHyuBPY/FuG6gWOI78E2G8WeVjAKKGSs5gvg0yr9Rokv8nLUUk7t YvQSTYi6TPd7qfw1EGRh9CtlpKlprc8Lul9flGpjrzVcltTgiW2g2koZ8Srf6jGjaehOqOEAcVMA ESlwXoSklD4vLVuUgG+18+R7YNdHj5tteWBkHKtt9/xitibUzs9BOqWy+5IWIA8RMBB/oNs+l/ot Kytprl3/RS7Gw2+V4guSud/N6fRvzd4SahpxQYpxgdaNRyLRb+vKAIZuBQYx0mrbJ51iC/hKqork I7GXxHfXDcEATuxl0W7qhi/NB+KW1nlbBOosuPb0zIlunOym+pKKFe0S/OhoZutl6J8DLqTqJRev 433ys9bupPccT3CqlYqF6BBLYg0e1ecjQCnXCS6EbWPdMe3fdIlT0K0DGIBplkkNMMgnmnwWg10Q rcFzvhVIfrc4SQdHchTzNDbHOH8fewpAfZ/6OqAEB1GaUtRD75Gw4IIwubB74HmvIVZHfbWuzISC ia5yZgBQrBYctN66+/xkZKJW3AHEca/343D1Sfq5acPrGQ/VzzMvgPmLdpWX5hVqqSnKyEXvOe5q tf+BhbD4Mle9eROygNajdLQHs7/Z3RYoC/SbctWIrxikRtkBKIgT45Lfwtaa5vtUNWTbm8eJQW3e Llp0/jU+u4EQqG7szp7dekzpmlVmqNdCSKFAFjlvdBJb+zpvIzNAKlmjcib16WFciZLs49k35oN1 7ksU+qLnpDDU0KhN2ht0JrZXgrL7xpbfakgNiUyTMum63yCaoicZJfbySpt7gYI1oIzQ94h0ntRw NYmPbg4LdPtPsPvqasqHXivSpuNp/SCOaUOpcWLsRTIsrCWyhtxuM+b58jMW4moN0ksCekcCEMHo JRmmh3CSqcPOil5tR2QfjeOYk1PAJEfw+w+4DorDCAK8XLRh6hO4IWmvF3RsvyXDjHAEyKI0zrv1 cgMJhYgNhyQeUw0jVAelc5Z/9TXSY+lnuOCffb4j2J5EGSvZkc+BtIZMNqKgBv3crJnwLlNI8S+L KLCWqsTMLERQuL+n1vyLYmFeb7aJA59KPPkQN+UZRYL/E+hh/6E+lsViWezRiUAY5Wy4nYQkpxpK hHn73n6bFt0/vCuFE02zUT/kBFcNe9NwjZAwpLjCDwfoDr8xhX6k7DqFFCXaouGqim2AxdtWZSWH mYoeTxgyfQ6AgPGXcoqf6zRuk6ZZzFsk8X8q0d7CCnuNx1OwJKL4xBOIlsVdtx/En40uboBoS1Wg 3l724OA/09ruTnioECmIAx2sKzSvh+mjuqdinIcK3BnWBGrv36+Txis/FFRLQcgKm+8Fkt9ehem9 XErQKSHfQXYaZAG/+rC2K6/f1tpDpSvyyluAEZRwy+ZDhu36Lb9MiGnJUP9UNbNKkP6buqiaWnfQ mWqEUNoy8hseCBKtYUqGQsDV4twpt50UuTUOX8b9i1SMV8a6pI9C+5gEgY+8+PXAkZV8C8aB/FFB z/Wf0k84EcLVL4+DLSoK1MVRf6xaHoQdCbHMTXWFH6cXMu+umidjQeQPVHz//f6hroh2IOR2dTCe dCfPZgl2K0v9INghJNaB/z4uK80gP1K7Sz+oH/X1Xx/RNqv84UaxzrvzWR8xGg1zTgzlzzjjk3tT Osi6qCxvWNX2y7A5JwCzKu55bt+PgLdRJBSlTvhWmuGFvH6tuPsrueE3xJ0nHLXx3RFOFDK1fCKD Rhay3iyLbTJ5yoxUa4nRmGOw3nFYPkOyFBgBSfdyWQmqY6EgSzvksS9L/+EgE1xTEmxng7PRXZMq FZS0y47BAyhqRtLX1zQW11iNWaubjzL6E9xIGsGCmmFfcN4i9v4/rr34/hS8Po//cJhJvg9/zILv xOIJT/P6SIB/BjMjOrtY6f1IfBbJVOyj8mGOTaxe1xvfG11Qf4rVAdm6dZby8hNsm5iYKHWCGpK6 9dAN/ycLktais1LtZyley/S8W/Qq7Jt5pNBgPKB1ROrjS0NrkwtFGCOH5AxYTRiFa+hYc6AGnOdU 9vstH1ujarVkOot9k28xz23uqVnA+IFOsBYzQ9aoDA58A7tYZt+0qMKB7yQkAWL6zeV3f4LPcnSF aL7hsBhuDZAUBKfZ2KQjtJDIjvMKSMezUiK0qlklqlZzupZZlVqjlY0viGZnpysudQNMtxZga/V6 0I5ZwTMjN7T7CeM/KiwpBTLcIQ/vZYCj+HRLZJNNgtXDmmAofocMljh+esFGayyoUCtndFskpIP7 k7S0OQ+ZwmWFaSS+By9jvNoLZ//kY4iTUjCdkliuhI9N8VFnvhzER5QV3Dp6I/5hTyEEZHyDNBR7 rz4r58VzFevl/PhHiZoH+UaOw8cIQo0uddAg5glNMZegxWQQiyK1VJEHHxE1wYSR7Eby4gAD7D7Y 3NNzb3RrCvzAPbqa0HvWQSR1G5oy4bOuMXff31eY9e2fGEAeJa6tvyhh+AOvDXa0TfUrW0Gy4ZqU AkrzHjsAmc8NxHAgpI0qSUBp1rZrcT3fv+ss1rlTN127z8k/AOgp5iUbZRpREIOgA0krORblQvGP u0Y31SdmjMPT8vE9bOYKI4xfUtYZjWTQ5iI7KdRwyVGjkp6ANH7M6dwvsRrsrTx+XNlayd7M6wce Jgx7YJv7/31IjoKQlF2c8dn0IzHin/RlGu9YMEV2eHCkXf/iOzkd1Rk091QjA4I0lzqGgJqHVsu5 JdGegtR/YklCdtYc0myGrXh90z4FWwSJWpThnUnhxe7b2TNm/auQoY2TbXfGKYZmhRgJXjDDHswr REh3Q2j3fpk/RbBzYT5UO0HPWvlAAZPadApSwwQ2Pfp3aO+o45uK/+z5438qEf4BDUPeu+OjeU+6 lNLOY1eKWNtHswpM59lu/Oieb50lTWk0FvIyK3K5kua+J5WqdFsQ5X3rheFa0GJ0A3zLFzI6RsOc 3PU8Eitysp8q0zRe2leZ2ZxKnqPHkj6FFE6hgG3r8CydZqJ0mCTBT7GLOfGT5nSHmGH+jnPDOvHM kIfCKT+ksHZz4e2osgDH6c9xwrc3htq8fwMqXsSpU4MtSSRAs0FSOJg6TBHXhkOAX8P62ozArBOr wBIb5atFQ5gZqacb7LaEwDSRN1AnEqlW/vznXKvyEaYyeBkL/gpehOr8wu+uHnlZ9Kkuf9eovRwJ 5H6L+N5Xaz0zfAXmMKs5GhTNrUJC3g+cCpvrXgtqwwbPyRA2DABgG+FwB6L+OvbJv+nLL/WHWufA hhhaDPK6jajxXVdOTqE+9VSTKvXsOuLWjtaR2aEIuMFRvsmnwZLmhmdbqvEErxL8N9fBMv4mcyC6 ildnq8taMq+L+qdlCRj2E2TWBDbqo8BPbjd4FSLGCu/GPsv2jrNtFXMpXNeJx3w3/NcjEI/eEkE/ BMlb2VilBZy/F/EgYNsvAjeEcnn/LrQBF2ZR2hiPNFAc6Oz5+I3KodFgtyksnPw/7aHRZyVuBB0q mRugUdS5crK/RdbviaLC9PA67iWl7l/t4Yk14PdhW3dyMst3IpDuhyleBV6fVm6KqaBPXgMVy5Fb 2e/dTGWcxALwATvU3CXKU2M4cyUvoz2ASdQYD0GHe6+i2nwsANLrRTH0ktnW+0qSgZBCTa3hmYxm QqxqJIfwGp8zZqpCwd0zCt0HKsWuNpaORauPLjiTg5fgVrGP5nQyYzz6U5SnTN6+zuNeHLN9pqKZ 8YX9NGx5eSbe4955WW1OkwFmBSDrL80utcBDo9HeAi504NUSLw25CCJz2+QNAzacR+i1F/IRBYnN iwE/flWZz/9RRKrIXmSENdRbebjONLqViqBUJancWmID6iSS2HIfE0aSPcA/t00lIlgRTZeHvJzv pk4n8GgBscbddYL3y25xT+S/BOhJ4IwNb2lRcMc/l3pf5BVv2wfEKs7kSwasaj/5VRRuOIWZxZDh e3WV8sUgh/P+UgY/c2T1k4fc0YgDBq3o6TmVUkeQln+Cj/v4r6LHZM5d6Qn4fS9oRUJyHr2tQ2Ns o9jYa8qAclILKbZ5LKgY74zSxd4yg0c8U3ah/qSUK4/MPgsWXI/n6WJbfuvQeC/+lu5FcwYIIpcR QDJiscwDJZVKC6v4cG6sLS5kiblla8xfcKGijHbETVRK3SgDMIs3y+JMMC+b+Ht7a3JKSK6w+7X3 9R5LS8dgKjyM4fO5xHD1qKgIOE+17atkgEHyl2AVeXKWGzaq3TRbSRVhjhtt3nTiY1roTyejiWNU ISzcwI4DwZE9M0nN5bbkUJDPkA2/cDRA6FI7KQLnGQeGGZ38qvkBqD5ThHrCHOK/PhYMag5g7NnH 54o0ArARbZ6ozjUhjsmnrFaD5AZJ31WgXmtEr0dsWW78TTD3TalahZH81NWOaIBq86Eg9rUdQzGQ AAtL3J8B/2i+M+0//Bccppe7mqzDZ3g/QDLW9yniUfpavNXuppEXeJ7I4+E+3iAEpBLIf6R02ieS pRwvedZm8ifMeMU+IEGOsphv6874VqEQKP9gdZXM8JroSDP/kldxFnpzuZxn6TKMaZhVy4LHXQ2D RCiAEWuQNiROMAEHfNgwGqhzANcaGK6rIimXj8aL+Qir4HtNtYfib8L/lUTPGBh7Mhj7STO9/Rj0 vbIkfdg3th5TnlBlJAIXA0qLTo1QrlpM0p5hbIqxL8HppGn6tj1cG3xcu/SwWDDCpxpoEuRRDwuJ p7gwyHGOgNHjox2hKk2xo/2bTvDCsYBmym81ArDH0Ts4O9G9a21hBD6B59po8MhHOeZynCRCz8fO CIGC4p6RXgIEY3JxYC6RjDEFJ6/GCyJfObqhWXdpljfO5l+sKoqv1MTe9ANbFXbZ2+zft1g6BtcX RYUzg6UhZ2uFjO9MhMYmIY6jcYy77q3HRUG6Vk9mkAv+eMx/OdyD23VvhkMhUnuGZB2WImxIY0JD KF3SnGLeavoe+JNq//mVgu4fJrz0cIb5GIRTd3NLEv4mnldaJJ2RTWcbROJJDB87Scgxd1L3Yleg RIU9pyGv4dVYvwtRmFrG0Y7LzHcRFYRWBQ4ZoRgQ2My+WtcTX573yhLq7FP0Tm3LE6sfLmMHSVko rPCS7Y/ef65yrHHU237DsJWMSdQupCKa2DxtkjGk6ELKxLwGQqScRbGZLBlkZ5xHKZslJT6uuRKk C+PytbDFBBH4ymDx8+2+hu9eBvAkWT/poONuGeuxGxKzpSDCsiNZTKAhV9IiC/+uohkW5mviapCk nOR0uAkym1uR6eZdtaTs2DkobJW+pv8srEbjt2POHsB6tDxMN3ZnHE+fPcHhmx41eig3h1B1TzW+ +KU4/Ad/vDgXCCiKB4GO621sZsyKADFwEmL52s71Xs66WTIdYke/RNpSV7dR6keUpePUovYgRtGk GSgpBVqLkIZ5JB/Da4dMZhG2o0lZ9t2zRbgpiBd9UPpIGuIJpmfTwWjI+RCkHUde2fJw2hVKx85L 9E92uv994K5E15+H71PquwQAWi/BGum+cgQRa/lzOg3rC+Z3Iow6p7iFiOo06I8pA1NH9ZSeDGtH pkCjtjZpvoR/2dfoxEg96/6DSrrzkXt3N+i44RGOxg1V4fbLzTJKZS1IuhlmeTfImlCkxm72cqYz sIlgyP4l6Z3wcwjUf3ANNIK2E4CeUJOAev8qLJoTHV7/NyJ4md1bvCguHnoikGstvQ6EURGpQVaG 7BmMkaI6BHFyqstYsTtuu2A5zo8QgKP5OWyuaZLLU8+y6HV0Ikdedc+H3gwXEo9hEYcwtsJPyHIS pCOH5xBcWbA0owlxwUmMdDJbhtLQvCWroBG1NLkRqX5LgjFR61tuYXPMyyelYepvCLgBFF7xqd13 NlrB5A/vWxNJNwb+hO1jKlm23ODoS543UjpFOo4r7PlrUF2Lvy0fbZ4J3Uqi/Hfzx2G5GmND6IS5 mpveSY6T07roZbmKPGmaF0aByTasnury9wOPNWeQWS5NHhrnRNePP6QtYAf3B0Hk30aot6qi9bXa vMTS8i7tgaVd9rslsuMC/Xqzau+jeCTQ89ukOnhBZ+TSexPFOr/l2z9Fxt++5jpanNmOUftq/J2N inTfLyYpkqXDeV0ndYdnurDHv69mapdRGk6QatkKKmtOrpY7CDgmKlYWTXsPSCQddKwp8eSEc+ji ak0XUupgnt2/y/QgFXmCuTbQDv1xvR36jCzg+wn5fblw8k1y+v7EuyGcz0cPzyyHvkZ8ddwAsNnK WfkfyLTo23SVKP4q1ahKEGoWyFRKtEaRsHFvlFrWHOoDahWsl8suqNmDFQ+btZ9EPM4G1BLpPkp/ IZLUjEknJP9cv4x1visQR7aeKvUZvVVTM+/6u7D+HJjBV47LJLINWLmL/04I0ujBgXtd7OYnOaUB CN+Ab9xtITWmPsXNebN+9KZuPlz4wF1Gw7aAfKy6uOOmck/dbVbZprbtKhtJ3ePrMPeFHrnfLZZS TJgWXk3QqIm99ouV5ryt5pl4lGZBdj6xP6BhT8MpizjVX3P3rnoX6z4S8T4AI58NoHvjqorE3HMA ZW6QE5GNH+fD4h5+MhKSagan4oLAkjaMDrDCuAU0bOk64RFnNlGm7t8eFQBOG6Y50OinTxeDC4+A yVpQk4ne1NjrpRx00beopsqDFsEebfBZP9w836nnXRuwOqbNSnx2h04xFLAuMcY8HzmQYxEn/fbf B9gV8zzxh255GAfOqW2emoINppOpDQ6vCybK7Kg3s1lFQV4+d1Hj1UvkdvexLDImEklF2QzGsB35 KIBL9BcvNdSicRqnymFokGFtCVUq3HOC6xq70ZVS8cOhjtuebDe/QbTdV71JEq4IBIhSSBSo8iJ3 GgMUAvdHVzyCuALyk/3ZLug18+Iq1pDPF6S05ofmq/jBSI3DxLuwWj++Li7rx8PV2qmsfgjtQLf+ mFqWLW1h2I6muUznjKJsQnRR/MoyqXK8WhbKQy/s0I8u3TqO7wGbox9DyCxh9HeYa+PP8p9NrvtT gZ5WnoBqMNdFmWGxnjmKTt5xcfZZlS43BY8L8IAq/Amer70di2usMt3G4OL3EEnVJDj/J0icAb9t Y5lHBCScnO0v+MN4iKw+PRQp2xUDKj0Szc/RXep7SYTk7Joekud6vfEy4Ve4R3RfjLxC4TWZ+0in a0y6ezc3PzwN9vT6y+aq+fDAdbGOHqJLS6YPKCRXJ+JrWvz77gS1N2THrZEvDPEgeBYlNUgJ+6IW 5mDkkjTo0/K7bMzbejtJGI5hE0YTomsDBVI0375FEa+UL4Cizd7LQxcs1DwzOS5kLbnkDv8n7sQH mNFb6j+H2oN6o1B3sNG272lP55+IvqE1wvaLtaQDka4qGQWD7xFfxG2PRB9mlZSvti/q159J5J2P u2F0IEkNXiOwsVX3NSFCHz2BYkNSLdi86gf1lL/rEHNNeH56PHyHb2GGMBfYWQ3K1X+UgcK5LbsF isbeRmNNdofwWZ0K+VbgDOTu7YK9pShA9bvYa+Jd1KlG05GDp0gvqpnIv3Z/GaP3KA7IlXVNzsEr 7HexpolyGfKXGFPozAwNIMwlwshYI2VaPnY+EbOW0DGQ6UliEyueUpzLoEev87cAlfGjIkR8td6e IBitolGHj3Hvxy61byVFIJNaBGbMkk6kCKbKfWMMLMSXeYAiL2vCMq6vxyPXkXGt6t0H/xpnrwYX B/IX+zsFbo96dNiB57I4gkYOKsLHbO/4Ft8Z2nTzos3hxD71YffJhoRopijuqPgMPm0UAkDl53eu NCbkMyUq4y+iYRLc1B0ZDrlNvUCbXdV2pYRVaArwEnPhAyU7M1adJvEu7WdqdNZn1k4MiFke6g06 r+TdtwVauAU+HgLIRema5cRUx16lKJYjIGA2i4IPi9QImpywVJIn9lGMMrfvZOkJss8yLrgC1Vdy BuDrlDQ8SAmMP01iE6nE4d9QxwrEqL0w/b3mTwxmEG2wEKz/6f7ME5NVqiPJsiIsXRvjGb18da3f OCb0lnMEGnurrvzHewirxDF5IA0JZ7/Ja5WS0OrHRBB2dS4NmEH8mhLvQEK2/QdrPOsvdcHn7pCP 93CwkMvxcO6swySu28cwz7q0Ltn5P1pxRQFLTbtgtynzw6MuzUWZIReOOy6wuL1+iMP4a0zSVJEs e1wMMlURwiPrK0b+lfU0ZuTZMlcCPUJ2NpEfMtTGGdcGl3GI1kR6XpN9mXnO1C5hWlcaKl4hN/2n 7Ot1C7o0JWBwfEK/F9xFPWgdOHnDZVuYhGaMKA9fl7F3AdcF4RYqUdw2zu32Z9oL1aYo1mjlNakY HYP13SJT7oqVtmP8XjbtHAwqfpK3CuXB4RKrd9EGxQdlCLZqjylfVP4OjuGf007Wk2lYmgkR1AgK nXmVIwU/UtU1VYFUqzyThZr07c9rm3kJC0qhF/a5UC9tFE5i6IiKKwcFqPx/tb3xg8PnusTsexm0 8lO/bpmA8I34CfVxp1bUEy9a3VbrY18TeMT86X3b5434wGWe5w73RUhCsRdHcFAwSlzo/44/rfeU AIXXeJARuVrsmQ90me3FLUNuhzwCQZuAiRJJTr2HHjoiHfX4Gasy2toVJJh2YeBTXhEe3SY8BoUr bog+1z0ynWPJ4y2e5YD/cVdtzLy0hopWHF2cR7DVNrFNkpjz4mZcav//DJ/KHLCq+8p9gYLkOfmJ PylSmxVsYrgmYdmeXdj76BEX/F0QOGFdaEBLjdpPJoZo75gl98ixhUjzoW1WvRkBcJJqHrtVG7nA YjhX5q9ltV7w8mJlkD+6Po3vaanVa/6N3cssFojgsBN0Ky04vibAQfqzdrB3XsPwcypcv64//1nV IuvRQqQvGU4O9MWQDxLOG7JIs8pl8Bw9imLg5Tzz9YFEg5lUh85AyJ49jr+fDc9cGEGbQEROtuTu Y3ahccFf6rmcTB3ozr3zh4PtczmN1uJ9LjiXXQOTIAyc2ew9R4be21/YsNmiV0y0mebu61VoFAfm z5mwOh2odFL/0oMtzj1Ed3myTX4AxaSoRsGOFcwnrMzEEmX2dGOPfUzYZ+u6In/06Gj11soqwkqP Kevq0AxYueo1uoGc7CXM5bB36qvZBD7Ocp30fGWpLIE0vZru57XohcRt0ryRLJFnQwRH6afTr9Pi NCgAJC8QDPAke81w0sez61ZrPGnAgVgDJEiUK4JSL95xmal2Qf/qtndNenTzVMGIH523q9KhELN5 HKl4WykL1LQMR5y+lQDLekpuvzeDEspzdbtEPIx8CJ/D+PHWyAOl56Emicus72GDVjaJyJCYn+E8 9WdIMTF9N5QlcQAnP5JTxflbKxtkVM5ToPsTyC8T5kZyEOa1R+vMNoKhavualhTTIT+i2ooV1wkU n6XeLFxI2dVuS8yQAPU0F0LzJ2/HfcZl/yCVNSMiNxXr01RHjHhhxvLoxdaA+w3oMTEgRlP0lL3d E+/RNWzZotLjdqxDL1R/AeEIu5u4uZH3D3aLxYOKxpy3nBnG75wgFBAmxJKHHcW90URS4U4qJeL1 utEHvBxLrtTbSXMS/klgRzI/HRhmscMVP6r9zZ2iG0kSK1ao0NwK1jUvON9jQA3oDXHzJr9rpnZB nV0jZWTUR6k7RftvYDDyWBtQ6SZX2kqq/JPtq1sjE14msQZFWPqskjAE67hJN8Zm3YULij24oWGI RWeC7NbARRLZIP8unLByKTyEk38yDZeNlIhX44tTclw2E7tJEChLylwzpe8WzKz45LcPLaLCcbUs IIwxQ/SkngBYoniuV63cyStFhE+WpxgTGp1QNh6/iV1gWOXHfylnNsErqFbxfxeOBIz89nLmHxpw N/PN3Mc2lK777loZAehQ6GwnTSzD8oxAmHCB7aB8DQivZG4mYW3Xs2JDMsmW4Yn9Hdacsfh7i8qY 7MZVz5C4oN0uKA7TKAYTNEYORSG24TKydQRJV6sv9cT3iuZz1ZLAFMbtt2H01mm4UGDZOsVGLgI1 hMn3/t6RF3XdCp6DDSmYN5C538dTpCHY+CR9CuAMWofH1DRER3TMQunilLBGoIOgpUtzdedErwyb gXQhSkfUTKTE7tkbyegYN9y3E9YEkP7z1V49kJWFZsTMRH4War2XUl9Qip4PmoUvOqlDPcKxfHNU tGwgnPcVyqwisgqHWnePH9mRYVsHX969ei9k1K4QxVFOzDmp+FmUVndWWipvE3Q5NfijfIRbBefj VXr6NnJ+J8inobstgA2b6/NOizsy1s0N//4LAwuV4qq4d2VeEYBV45V1Sb/uUVphjdIogL3hvRY2 po13xkgrPhXu/nIWnyebeFcGwpcnlXQ9xkKr7h/obWmIUw7n/mtIp/OlZUPQc9pb4l2s7j85kIyl 4T6LWdLOHculdH2GRG4963TJQ1DtA2OwoP3vm4p3ApQU5BuUf09POk5sV3RIMg+uIHIn9n2ebPkX yIQUYvM7OE+r3AFdR4brK0m5foMhAv5rg/Hlsrz46ySwGfsLIUsy6YuS1X1A3gyDa0BWsrp3GIm3 RNR1pM531taYamGTCLQQAOLKPJvp4DDsEnLhe0lJ7ot2mIYZCGjY1s5eehPoUrjs9XsT98JKAqnE pmV/dRw4ju3Gi7kHMgsvAydL8TceT88aHfd9vUQz/v4mpRIkfIDkZuV2n4XzPddPZL4npOOMK3gz xHcjlexdi9wa9qG4g1yi4jcCzKvr51O7vKHV0iX1l1VED7KJ0GkfLVC90azA8TCIXYsENATFvtMG 8o/5HAA4qeR82CckHFGGvLuBD0NmViVRf48PXiInAO4iDAequMNkz3tjK43eI2qx8iHhOO+AnkGe gQ8rres9eSlDWTfUE8DMvVXF9TuWZcLqo39MAbCzOdbqIKZQ0Od00Xc/mCDblXfekNkmehL9062/ vTeA5lxtQiJ643BhYNAfM+AL0YQRtrQEGebLPnZs5z0rDOjoqeeWTY4Kr0CVHHbDoeHt7trq0YTQ Cr7ubkvmVM/Hfgvy1DzXk5+xG67n6QKpgDStEAuM9fszXp5cTsV67YRU+v5W5I0wtx47BGNwjZGj aQ/Isa0RoegcLutEx6zlEupVLXjn+J2kQSYyqeBzqVCLTVRmUjXVxbRKAws6GENb376Lp9W/ojS6 QQs371AqkevZT9K4wJSpCcJ+pbB+BPqKXYSyt7Qsg70zW7WQBksCd/zDjup2P7lNS/KZhkzEjFwi We127FVc7eL0h/w2y7hvP0kxJDQQIbXqTXmrCn5Jo7SSSKD+ayIsf6zVKPPa0I1AVjnhKt3x6CKk //B2lK6gYCgrOGTBO+gFIg8XjllBTS8N88f8uFBh8MteQaY8f23D1Z5vIBC/WIhZKgeC9XQQTOj3 /ZoS3pn2+0x+khDhUr0GZKeXhYoX08wIvrIgIikbyxmWLPJPzqPcwYpd77PhJvseIPtaa/5agaUb sOL54AqBJe2G7Wl6AJcVWq74wdcBq1V1nTOFjchsJ1Mdj5Uc/kHJ6rFJqlsbmfJSpL/PCb/TYZMf hosBTrU9Jnai3byIkakTX6O1MA5gKEQ4OmRfgmr2ZJ0xRt5uE6iBJJ1bfFicOGLRsBMi1aWu7zFb ek7KvfDx6XeoCgvzLwRbBuTx2sMkYbalYUCAUv3SC8iD9UdugKF5r0bXNatQy7fLWWNUU6m7/rVp +qqeNbP4tSAXUzoAqlhBu91G2QUytBYbyV4lqv3wrq6Qoxlcy7tYRxjlYQ1ZeVa34eofTsJPsgjp yHBAYBkF6w15ZRn0VxImXiAENE1apVpR1t7fhrYVulbQCFNbGXs7JIKGKbXozNXxAqkVzDQkPIaS CT7U4gybSNyK9c+fTO6anqwEeOj96Zd3eExB5quPK0+fRxZtKi5x8ij+oF1N6e0w7mnxgXQ/FflZ sQtNSOabHYmqCOiveVWR+/pNiFbGvxPwcGUJE69FsO1ILPBSCxSKJnowYXcrW9F7cPfqV8d8XpIE DeFVwDU8zUi0SjO5RuwLN9t+3DQI4u9Ap90kjOd7HKSXZUSxG400DWjMR4TlkCI+9VL3M1NzVx2u UWDu7/C6mPJYuRbR8bB/GvZxt3GOBoYwGEzL2hIG/F26TXDk+4dVmzp7ProXk7vDzKoqR8n6b7sq KFp14MkYWc9UA48zZgRdnRxtbF6iFO6uMMYx0qPEibW5ZCFIZsfRZ6Tqg0ln1x+B1L2RrtpUUdoU zMPpq866HJttqVGn2U/EZokJOY5i66dI/LTx/iNWtGO9UONe587YZDmTewRrFYvncT1sg1GWHXDb xIY4jBZ2CJ7+9Mp8wJySz5dTFYesa5JBgygtilwW4OISp2DHnluExek7a4wVir/WHjWJ5m8TmgEZ rCSHH1iHTRsLIxLnUSnJwoR5Du1R4Xr/f9j2Zkj3wsvQrExOKmYYttsI0L3Nr7anCeYd3uXYPUtX RzaQBt/6WukZRbf+3zDBKTJ81W5SHvawNFN1G09CyiSK2CTn0F/1KMpM+hKctghnmCYIaG8Xob/A DSg+ZB8bGnfVIJQUjOYwabKUlfRpeJlkWuplewlifFV76k+sWsT34HMFHulRORO1v/DrePuenOi3 jTWV5mQ/ZJyr2DLvsu51629/+5X2r33Y9ZUDJZCEQQmv2PDrQZx7FBjP1tCstaeptCRPT4O1aaqx hrD612vsJ885koYBK3HY2WqaxxUbCsXUcuUAPntv7sotwVWazdHKOgNpn8tInKyAbw6lsQq8CGBZ BfNxk8pGRtWGSPPXYQgw4+VD06KjSi6y22rXMJ9XsQSIxhrK6jCi/Xii2PDnDHkjtZp3tWt/5ofB PCzlvy2KkArD5ExSs5qqzW0eF/Dtis6Dqxm9i2EqrT64L4GUhqBNgft0x3QmSd4EnaSdbHKqexD9 98J3NI3gGSQntfcESzFXMaiTSc0lwElN2MWCM1LGoE+8LahRhY3XH4gAd7fajBVnwnatckfpA5Y7 z55hgHX4paC2DSQY+DhJMYsIgCdG8dkcTgAxmXHNHlrScwyvIVFVdnSoNOxixNRE21qtGVLl7bD/ qHPW1bIL1TbroSnnv12psL1SF739Gxk+FWCZgveVySxPYatCk/c1ebwIBmHMvhxSfs3CbXcm1xnj q/nGhQlQb4uhA+KyoQrDmwDvo7wGtnEjuESC0Z7adCMtY4gaIjlRBEpL9NqKyB4cauvRAHYzxTrl ZOI+PntjIjdykcAqU61lrebUpTx5SWBTQh+TsvccGUjJmM/h1fersoe1+uEnBRIrxoHdaigLg4GZ 9mleh48EnCZuJLEP3VBPt4tDhF6T52fUuVeFjVS7ydNjHwqJjciheOFggOnxmCVk5uLlnvzitg0q 5z/Ib+D4uQh8IePFXkgnwEhZmcfEv0NLgVyhhb3ZQc1okVOPqawgXhh7YZ7Lf7dKh8adUbeQimjr e0F8UU1UhxWuN0C+7d6NhFsjJ9iIVN6gHPT9HqAtixXwdT97G6AVvv5saPyyyYqInqo5v2pCsdll 4COkIWOCe3u8kiVv4T7xYLaFv3yF1bL/EiDyMi6fVn4PcrSH6hlvOZ6OdQR1QjE/Hio3jqqv6fCQ KmUnWdMJcWtxDD+Ku7obBACowE6CH4JD++GeVUlJJlWunSM7rXvEFKDEwxoqlb5Qj0L3O865okXu fpzetrDBO15ZqsPCQ17wqm4lStTWfnQdGSCO4Y6+grATVJheUO8ZQyVdhLYk9f28f5Exc+J93Mqg B00tenWUTKBwrAvc/jcRPzIARUUA7SDP7WMdq24UI5u4Pv2g2VC5EqhAPXo57wKWYJomNH118Wqh u//tmINHSpAKmq/xV/EKg7KXO0rf9oQtaILpw1zxZE8PFZ+FIrYMhxED1UNPpK4VCI1QoeRLwIpX N4cQT58yi/1LH5NxZeiJNUfHIYxkHifvyRTA0+n5/SgV4Ik8rif5mJjWt+5EH8PcMtTSjk7xKSfO UZOtQSYV1npABekCr0MqKU8LIGAW1Ku17jb2KpM3d8JPJs8c0izA2hNNweY1dLrizVzHhwBJioJn GzGQrzZXWS34+MyUnsNaQvV7LdcDQ/N6WD3ztFVTu1MO4hiRhzRc78D+S/yB4oAbX61edFhP4gxf CBbBQncEJvovcDXRNRlMQyzB6dPdTgTkkl403JZcfMyyiIkA9whxhlTtSjnlP1pCmLGXFZxX210e lFZh9D9xSnpL//kcwJXTQ0sW60eXuBzuWy8/GWS4PJzQ3VWpH3mnRf7syZz9UV3jvQh1EocNP9KE PDtxnlZ0X/oukdP7VpHKfgZpNi3VYGh/XJovucTz7FuB81PySYu+5lt4IjCKjXo90ozMSln9nycx PIhAb5yent4wD3FFPyMTGJp5YZL/xY1x3y5JKuMF/j2HBG1AJUPdK3OPFDm3KiPcfrLeGfK8LY6I AM/EkzSNn5LCm6KO/5ydAg/3/YFYlWE2fHZiFZhTcNTVOyFLtkPeEVNPC5J4AUrUGLbPlk8D0/F+ t3cQRyHt6d94ENYIQTvGrprK4nAOBm6nZERhvECAVopbayt3B9QChSJ55HJn7xY6HL/du9Wgnq0X kDWBcGq7nmnrILjarEQnJAfMkIZm4I03Fy5TB99kKLub5rr+WnhTbhUItUKp3sP/El9dM8caMzS3 MjCT5lqrjvAJEEU9T4drqQmZxlXDlQ6+3bkOFSeHuKqzRGla0KvjCqcrAiq60vYVPGbvnUaIp6QV 29jztLq/mYFPQgj/PrMvIsjwXAzJ3Zers4i5FbsuWSDSTUQlayL2vHLFUtutH179D1mxCDX0CaTO NZW/uwFV+gEJcfIailzPDJ93VbpwSDNlbSzmloOZ44IWPMpfVHHV5P1vWc0HbKmtqZZDQ2pWo0f0 b5xrJkNRFvexTnVnk/hyGf1cvgmn2zzxeM6dOxyb4JZGReGkprLNS8qDHNNSj7Y41Hjws6aS8WmH Cy0Lav/SOFlQvF2kFXGsuO/KFF+F8NlBYlN4Ud3JLGy5I49oqpYUirJzIGSjwj/2vtj51159N+Uw r9XUEfLsxLWGcThk0wnC+UHOMcMQhwPzmrbSLHaIKaekrBP13AcheEAQ24XwM4elKXoSfdDR7uua 2Yw9cTiiiz0tFH8XRWUbR6KXQ4k89fAw5Ga9wWNY+/Nv49DUt0RRzuVhfJMTc56x89E+WdaSTdyU 587G/dqFo59KExiV7k5tEbuwwndw16KItQm9NouC2UGAf1JHzV6CJRq3LUdPxL/6xEcVNoTJI0gS 5KKLKtzEfEJhKcSMI8DZyApn8qYHRP/RZ0DPQ97nnCITlKmrXS+EQLoNB2+zRPGIqA7camNkLNyr 8Q3gzx3GYHQty1+hsV8fV1PzFUTAA9N4gPwoFwxPBLhGIu2xz4KY5eCDXrvQJ3/UQef/HYbLEgMT hjw9LVX9kpchrh9aPC8ht9+cu6QE1qQ0i0JUfdCmvtelAi6gKtK6NxCExBkTlXP3T/l4+SLuDFWb pIV1jt7BtnAgATDRJBxFcrgLPZCP/IoISGlxjWHLu8ru9FMXjLYerg+eX/1JZRIcDb2T4whiIlo8 iFB5sOzBIVmjl2Nkib07hfW4Q8eCeVAzW3hIW6f+MPsrkYJLud2yXdMK5tRLKinuHAgeJ17iYFZo Jhn3EhVpSShleKQ9o2O1ACnaZcbEdD5E/6ICsdZ4XonQSBR8JSLRoWKSnCuCYvCZLE9dfu8qvFHH 3pXX05u4DWdqwfjdT1fUnyjoGL7zkar0LmM6XGf5dj5170NvJoRQTNJgLLLZzGyNQqjPG2ocEC/e D8rk0kFHqo7Yni4dnQsQfTbHAB2ILm5xpXcjYNQXjHD1Ese/k7+fCIgW22W18Ew2LkTljV1MQJFe brw1jzUpgPlyCmmIgoO+kZ7cMKolQ/MWG+DZvL+NQvaykztr/5+fzexdz4iwMxoxnbb3Q1Nw8AF0 0BnPi3GBsoZ9wAyJ3Ve3F72FdGeYa9Jb/j35eaC0GH/xfq4CGlGGbA8e0+mltfDPFEsEsMyUW9Vt 4fFoTQGZYOlLfi0ha9gyuog1WSrAFUkUI/bHu5ib32Yc4+307aPkrEX2SuAfwP85xdYvJ0I1vIUI v8lDHiRvnzdbmBdrqhZKlg+vvr3Gr2KWJc9s8PbzVDgu7UJpyW7YDYirCTcY1AXCIgGLjIacx5vd mnhKVLcq3/dTfg1cS/09ckyD91PRupJrDU/MLlYiY68Xb2hTS8bmPmarKhJ4oFVTB5wrU6X0f9YF h10vcSDcnA9fQr8jMOmEdUekY6WqjZnVRs4ojtiZbFJ680RkbfJsdFB4yGiALJOpYkL1JPjcrnFd J6lENEev6pMUTWmEYzSoXit/EULqyLX0SPeMVP7Nq3i1lRrOqYYn3w/Huk/jICUUq+vm2nQ6u/1g GzfrPz2Q+6ladufwTNk7ncqQv8LiPE1yjukHu0uhzMu5wrdN2Z2kLJPTT+wLnaJZLOcEvuoGqC81 XRpXV9iItcKDlFf+HG8A7G/5vHKLZ5+UsuGrWIOaFNvGK1u8f+zvYfQ/dqvGbCbiWflI5hSj1683 xpvz26TDnNAKZ6fuKJiKAdVntdPXlZ5JPnM9OcUMUZhBdh/vYvwuYvlVB/GaFfUi0SVe5y2tjes5 CSseVTugwfWzs2qYY/uQdZM5apikPQInFud5hT8Lyi5vEGQSUk6DNmhUcCl68o8kllpCDx6Voo+X HJi8k/dsQztKNvXJuaiBWOwgxfNQ8gZ7jvoH5nXlfmombVfI2x5EvxkxxV6KB7erf4VNJL245zmq idjzzNS8e5TPzL/qZ8UoV5BgD+1bx7qzLbHLVjMEpGnLncxOIO0DrGg646O9G5l8tKarGXBIyfhk RpBPYg5zBTVzf3Enh9DCox0NPtU16EveU4R7zhFSLaOKExgPgoqqEo96yed80SU4Xuq4g04XChb2 ViGM9HN89m49B+NWCP2NU6v15WNXqkHh0BpN3FJg5sk2iLGlPxL+6cLpgi4XaX3gATalvZ9RKe/f rOu7F7ryrDGvD/ThKGgrFZ7t0no7zPhd411kL1gvo+SPp8EB1MTsI/8TerJY7kSCnFgk51PCx89I WA4XZLM8g7Mwl3vY7adcl7Vw3MVkCEpo7x2emiMEgHD7eiW4+XH9JA1Onv6+pJzHMu9ny+4yuARq dOT0u+LRYJsly2SGnbKChFKj/D5GMmBktrQEuoD30oFhrdJWA+XL02ZGjPIA4QI+Uqk5Pd24/K0U nKTZEfWpOT8jp1t0JrDuwdpjXHtZcR1Vhd4sTUjsafBWJIM+awnOFHJ0qZfJJDzLrJvyp1z9dctk R9ZffDee5V6pzzF0OL/cKiyCRvSGFI0TmNVpYi3FkhM8STaKKViriokTqk20YWa3JzcAq2ymUe9p aVR7ssRTFlDdcxb1MqPUZjDvAXfUiQs1HGS9AZIry2v0g+vqZ+OZ0lswhfFr1fNKotPSA3e4WmEz 1mLeTQ7L8s7ogug7SauIHS3bUxrcYiB9f1VvCRTgxZN3P6GO5/o/+NhVk285fdagBSmRqy1Ow2zu t/jqdsk4tVaN390O9KRXVCa2aom9ukNXZQdSYq88Ag+F9JZSMgYghFgAAGevtma0nvtXiUbQua9e 9BauxPxXxCCn35tBdz1pQFUIZbVZybSm/23zbC8QP7K0kaWOwAjpYH/bEdAV+26sWTmXmA1yH5c7 AdULOnZQADf08juUHuuM9JckdCzmkyKKTKwJURpKVPFj7WZgxCH9WOBeO31V+DGFDo2NDZ2KchHp DIr23FmVAkYD82hERs/wGSTdylp2561dWIDMADKMSNfM5jGUxMrSMy1KHDrpZKaLn7OXRPNAn2zj seCNHVKZZ6pcZ2rKPkEFdYkzEpLRag6HttzGTgaHhucI8eAFBLjadKeLhPRZqLZI1NrKxmjJ0MwV i5UGoxrbBdOydsVZguDmKraRUX8jItRCBaPnFhMGVqgk134ai06VKx3EUr8ANMtfWRuEcNyUqKAI 2exMnx0qZxZmOrvqgMKibrJxliAC5QJ4aW5vtGm6mNHmkVHV0A2HY+r6jM/r7PXElNgqr/ipf6Ho wZtB9GXR/KsqYloqw6mFtwQzzltX5FlMHxoKRr4R/GAy1yz1NSfsgSZ1eqJ/43akAFP2DeWzYLTB oeUtmK5wNt7SPPV56jSgcqcTPcZkf0fR8aGT/zqQiVVaJJQ7vzAhyxFCXEMK3MuykezFBMbQbHZI S/MA06k1PFZVNFUSVoKXRXfMluBjgRaL++gVW2yCW28LDx/dHwyzsbv15ldmF2xD4vbiPBymLVRU 6pi7ezK2yDQbHOm8+KJqI7/no8PujCMtnCnypYSMfdDBuSO3f9xu5AKfdgCOJEibnHlI/PWu2qe8 PbZ2bEPXqRumy0A9CYGzm0Ayz3lIPgA7IpyJ5kDkXRbX5Sm31STQ00z5uYNMbqTYkNcQiv4/29Sr DPd10ElSv6CZ6FA7h270spPrsMTSfGU7LwpHmub1cmbuRte994XO16hr/O/rk8WdugrY8jDscxTg hM7NVy31An8bojpw8rMF4xybDm8wvewMYOm0CZmYqeS/0Rg2zIqZfpuXOCLTZckZ+ugDGmYBiS1t wnuC1QuY3sNEeE984WB1tjeivxTD4OLW/jw+1zlVFO5VWNMoymhnMXMHnkDRSvyiWN4knX+P1Kzu PuX7Aw/HZuEzKaKKMZwf0T0mcfccGy07FhL02elnqX+WJc2sQ3R9624sDvU22DzYxicSkPrpy4JJ cbAF6H++OYdAzpX35QdWVE+OXKL/FBOU/VsmQZjXa2zUVyP7ZXCgccz5eE/eg2/6zxlQQsgObncW iWWhfV0n3RhLHd8TlMxwZQnaxsXvBKOITHRYWje2doz/iWgXa66R0YMUW7epxUd2Eh7+xMwqQ51l cFLZlaQxeZ/w5j3WY/u3SwpgMhbF+R2nsFCNxDt4UYYwIvMl6mXDRIZtJGiLGA6kwognG/O47nRr +XX8JZ27PYdF9tghwa4peKc7V4Lv0MOxHr/mXQTSt9bQ8F7IILq+VBziyLBiLDATaEvdAjoqgWam MXwr9UYypmO592YObOoSHG8QvfM6po7ozgHu5EVOD2vMkV6Gn3OieF4ngY/XmXXl5kQF1kD1AwKD 077eKEEcESx56eCVNPMIanbmQyJLwDB9kwf2tTBu+9jXUE8st9NTj0Jg8WdI0Z3iPUcDBVsO79dU t4lfNEaQKNrxYZeDBADlTQasYrGYO3cL2TGZ5dCtREEzmVgbMP715AMiMEGt1fkzm8T5NIjuPJ7C DHvkJMHNNIbNJ8HZcarFHyi1eEBUfbSdm6Daqn3iOx3TFG+Kl+ubi8JXx6fiRl7ly1UsuPd91N6U OU8JFL37J3nrEGcgIWZeFDLL3rYA+gOMR1a8YdgNApgcPLzcDGax9mvw6RKl0fBo+EPiM9M03QQF r4DJ2SYegEX1kQAh/e2YSfDcdb53yvslNvs2uNLSNpsPwK3iS8lvwiea1UmZzW/Y5HWeStMWGF3d mowzv8RiZHNFIWuk6ZAO4Qwj/WHQhF5m3JQFFSvchBDAjXLRMIxeaSd8G5opHi8/TjCNVuA8Zu+J 1WQGIpP9TgeGfpERwVzd6eQ16VXzJwuIzg4hYoIHIQsrZt4abK1hvFyyoBFhmAKM8a1B8sP2qorg 3Lfoe3+RFJWAkYccz92o26c+EZG0g6XQt3PxgEHxQ22Sb91+1BQyN5sYpvuu6BRxZ5VRnzrdjrDM w4zwNwhcfyzdoEyQ9fpIHXDd/5+/PZ1D90OX30EqekKlXHiSUCVW9UoFDAutBCNFQPS0X10Ke2Gf PriWn7ZRSgyCKGTVC/JRSP/a2ipntrDp8NHXPuF59BHDCn/uFJo+3q3FLLS5EF1aRyZhBcBQaKF1 edwLpKZ/r79N12KV/CyqH8O5g+k2NL84dnek2iqoF1plZZvPP1LpnWf9QMHEuVZf28H3S+0x9pC+ 2+VE11KGsh3KicIEtLgFKLfsqgA8a0GN37IxLYzDN0l4201NimdXrgDb6dUE7aTCPMbHrx5mNDHb SZ6bklzGeojrk/kn2hzIEbpaaQXcvTu7oWEcNrmhsXoBPq0IXZ0NwtfgVp1f8jPdhJQHF5vv0db3 Uv1P+LmN+Pad6DtFhA+ZYg3q0sZ7WQLxq6gCLDZvgNzgLRHJnK3Eq2XktUzY4EAtL61EtGvbQxE9 yY1SzDQ46sllhH9IMNTlD/O/5IPQDbxhI0FcWRSJX15iGDMjDDkXxP+GpI21mWW8dxuEi7SvZ89L q4pC/g9sEmXoaHb5BVq2xmwUnebsPdNhKzs/R/3ZTmBiECrj7mjoQHLUi2EzFMVk8WyfRv6xznVH 6F9xAMesWTf186XD37msJrUXaWHbq/I347Upkf9zPRAJQiEvLayiOJsx9YR22/mznCq3Zwhbqp4y TPOX27clahL+gDAvTvTbqufJLtWi2VNN/1pU9rJA8X+CjubpMY9noJ3yhhpeCPhBF3G/J0f/wwyr ggx1tu69KZN69OxaivK5xMJzViYZCNKmY/t6prBJgLH9WTTL1eOkw0xyHhgKWxDerb/H++8r8qQM a35BJK7PrPSpvoAk5QAMLSU1qgRN81GpICtfNyg+y/sOQixwNwxcLcXEjpKHb6DActy3BrL2fYS2 mLpNYS4nd1StXgRHRqhkU4ZN/NfR8AF7n6PrU9NKci0UPcSjTLy293JwaKpCeLSnowKKumdSxcq0 fJhfDUOm119Plhh9yuoKGvSVfHhtZZQFq2jJxgekNElCXVbd1L8pt7UHz5Ma3WRiT2rZgRdXY3u5 Jbz8sfynCFVNUlD5FtJmpdsN7jm7BxFemF8j4X3vly8HNx7uZNgbmEHXJbTM2CBay97XtQo+LBxK CT+UQBHTC8ACE+Lt4nCQxzCYg0hIls1zzBUqh6UnX4Nhqr5qOL1A7bR5JyDpDjf54ElEaWzkl37u Sx8yQDHy0byCKvkaGpYD4mVRaTNgBnJwQAQldruSUD8bkdCjIJCJDolEHTl3uEWxcVm+AqI9XT4L VeDmbad1p8CfV/uykdHUqfb9dX7Ngdx1chiTP9g706w0M3KnB4Y4hv/mQ1jf5zyZi0kGglm9tHAy IKpTvbA0JLXIWAq0udyeGaJzbOKZCiQqBXZYHISwUkAhX/c8taEKRRVye6gxQCMzZUgcHd0ZPLyC CfdbqGtO1KOKcWy8ahAgtJ85oOdRk0kN8ZU5YfbUYg0IIT9uwz66XOaartLS3ARgH3EkVhzwR5e/ vBd98P+QanavkvWvBOuwRqunUIeqPRqjvBWHDvCuU+/JbFo6wAfe2aVdzOWhEU+8mKFHW7IYcaf+ 0qTUvUu+S/5+a1bb42MvNrpGbADIS4cKaEyM5O264s2pDDPEJFq0kLuJSYEuPjXqImrnT59H2TKg bpYssZOztmaGbRVyaTVAJZQqx/wuavHJJTnaE1+B74JIEErv71IUUcFqL6CNPE5IWqJydnkZLljF MX1rmRWtsZ9FIDHXwksJP3mniETNKcHFidfvyHMN++L+holIuB9TmD1Habq/jukyYPTI2bJsU07u tTVLQ4iAdtuo52quulF2xuAG98338yoCLmLyqBnIt2fqmYdbq0kjmc5fQhHVtBCC8ITiHQYy4PVp f3CZtEhyfeqgs5kIowe6DmiFr8jpBVjQ2+Ggsbm3hFmsHSuP8uVOjY2+4mikCpsQ+D/pStW5oJEb BGrZUWqIaofEC1hjGHP3+B7kYdTsUD/EWqWlFiwlHh8Yk8415CvZgWe8NZ6nMcjQWvmGQRXObIpj 5M5P/WBFdrcheR96RKW8oL8HjgVHj7IkOozlqgXjkM/zJ8BPczBbRIHE9YAmCpUVYxGy+woTBxGg N2shrnHR3QPOav+ySoxotcoFqbBbGx4NgX/8OcaMhq6ojajFi4v2mkWpBDxry3RRgaAMjYPEN4rD GGC2w1Ky6M9iye7q0wGrxGIp+ytLNZPcVQ+DRZ+c5zroxvj0l2bH6rWhxqzm8jAbGWNHsRzLOQfR UElr8rYHNcN65cInV9105YLciL/sK6boBN/tG8x2ZGiP+Yb9v9+VJCNJW6xDp8A9WXVjhJykcChD Qdd1hLlHWmBmlJCcOFfqIRhZmf53n4VvTKqCnUrB7VRPSe+Na3vhvZ9M4JuikbaOCUoJjeBkoYb2 acOT9U7/rjBqEgsFTh7uA6pF+4COcZ990ez8sAd/oTjMhy9BKKH5nDX2WKtNeARxzLq3drdLuCR0 D2eAWVaewdcSSzI1c0KQvkL1cPLvcK+RTrvByYpPAmA0wZuPPjv/ZKBpLvQU36HVbYqO7jt654kv ECIF/jD8sxfoXMIOY+89ywo7ZQ8ha7d4ZDgDOdAnDeqw/bo3IQNVFiNtGpeXJt2M2q/6/UlM0ZjK 4K4l5B9d4hAWPHdkaah25nUkDaViufS9RuwdiDA97fNaFR9mg22YX05aSyf5ADjPDQMN2Y75NZ9f n2rvCmZQK4n8x+UOKrTgE0OzwvBFfnHQF1sa4IyM6dnW7J4P0jRJlGptRketxQgOmisDhvKRTVgj 0RuFSvq7Ml3mh8/vd4PzZjSY0KYoCwpcvBJgHE+G4NuWLwjobBUO6A4l7Fv3Rnz4l2rJnSUCfeWQ y2wIyRo0MDbI1IshUAKvg78pOQciKAzL4/shYKkrQoGxljbDVDRXkR1+YPszjwn8kMxsIK+pMBBr bRzvHJwWzbbh51srG2RoN6Kh7mkupAJ1aBocsfyZ5fcP1m1B333txdOUr09s9pDAHSVOS9KjOkVJ 3rYo4t0EWZDZ7gUBgmxK/P29CwRWTSU10MMmqhIkvSGMDpbWflBU6XrI8Wh5xglH1GW34V9SzRLD DSXc/P81jd4JNz64y/APcLMp0gSL/ZBmTED1hgoq815O8Ip8+9hK98cZvB8q2FN7UUIl+4EnLyBT f+nU6GZMMb7yCgyaq2rWp1/YAWkXRIBaShWXpnQE8CeU2fbvSP3FENlrzIB+BhowmBVgpc+omCAK kBkW0qQIX6kMl4WzC/fzh5QgP26A+hJDd1JG7eS9En+U+DGPN5Ei+f2CvpbiHMSIjkoCyA9NPODZ twC83dFNG6q4lz0N1EPg6cIEkJRsRN08CALk15NDdnExrQ5nxFEXrMxj6pVapJfZkd+lW53GiIwF MhhMUrG9umECTm8x6ZVsDEBx9ALyPrslx4jRbd7piV52Bctj/QeBaoxIkE/uPPSeIxzRjurb/1dO IcbKJFdskiLShVIDVI6Zrr7caq5T50UrFKMaVTRn/nA3SooEhwr2wR5N5EE5Ad6suBQfN69AfxJP VMSwnUpsiw9y3MtzIiufUlKJPTA+Y9eG13A+U1xgix4taEzGyqdlxd/6UVxVaFEnRf06VMXy4wLN mw5NaMsKP3tcHktpzOSXzt8tkfMonmurcjSa5VHtGT95Dt4wWA7DEC4h0l6eV5t/Zsy3mTp3EltW epEyK7kfql3jI/XBP0AZ5qGNetTwEVc1km7d7HiSs9qOKdy1bdxscAbIV/o7okfeUW+nSz+OMQEa j7Lj5rbDGndXQJH08uG4F1rOw4zYhV6ZVoNWWFAJ83JwmhGe+nGtzDyYLmMqxi2kwIS/ILqGP+im 5eZE5KwimbTwcjMT3J5CmEAgmBMTCLi0kiA9FA0at8VK02BIyXp89kcYj6Hlncyk4cTHDXt2FqvD 760G94lnCTVA6PnxYkyOeafzTI7gMo10knL0/smSsrI6sOmmcHo+5SeL278tsbo5dsfKwBDY+s8w 98ASKyxy023S8nzhvYX3MQ4oEn6BqPlxUiRkIcPO53cwu3q8h1hkQdLncLktagHM3QMwmFtmhp0T V3LK00K9SXwK1w2XEYeLDK+EORm94Q848bpzfBjBmxWtF4a6ht6/D2cQ+g3Jm8v5jXZDpAA9jZix KF3ahAdC+XPAlKdLihfnWP2TldDUnsSh1ghhRaN3jPxAnxmlAv0b3CuhdNJSJ4wfHy7r0RVyfvXV cwTjBUufwc5VLR7QoSh8iZp6adaE72EPsxcMxmcjacD8qp/FXAF7PQT8pW9rUappb+UQ0XSYhfg1 ROzRam46j6S/UCcYrmYNy9NIBGc0wjFr5wZdgJN7cdQPF/VMlCmoZp7nY1kPo8zp3bNdTidvaT3F /uIDyWsSoQqgwlGwXij1SdnFM9iLqwnHu+3VZ8K8Eb58vH/3AWZlcLiXScyqsPwbvhWItMlTckM0 9ieFxBdmg6cVo/jX0CxRHYNF2I3eooQCwabyqaFlmg08f7BlYiXDlcfeKSE3G/F5XUdJEPTcKGrf 27dYUilnAzVZaHeOFMDHQgHJq7Kc3IlLFLVcWHVG/bI2WDM8WjTQlRifcriVdUAQYJt33AUIrt5z /H0guU9lBZn0zCKK+g8Nk8ku7F+2PWVYsmDK2YkQyVqClTVLuORww2JagYiARnEBBMOmmweJ06KB kIHZDse0VYOrPQJamV94FyKjLZMaC8UHh5Sr4bVaj4Da5+kIqI1afeTepfINm6ifOHChzsjZcw5G MNZP4UsHBUJdXdvwoA6LUCDa9bMZLd5fPXfpV+WRgKZtt7mL1+crW7LhREeI5I6pAM7GKro4pVfG bH8lalx0DvCw9iY8QGGogZRQ1HbK9h7kFQEVKPyE/BOtvwlmajSmkvtqKi4bn8qUOIY/We5Q87sv GWlOjjcZSkLaBNCqnLDQxrpI/eURJ8rmg+A8eUtod57Q6RQ/QTyqmiLSr91h2O4nHWqGtPx1y6js rC3qdiQjTcteaxv8kaqf7pVjIyZVNoiGOfslUDrkBHtx8RLQk1+sRHJHcNQU9M/oMvzspd5+ljEP RoH+U95irTstZopAGxEUt3gm0XdN+uCHDQXkogDM2WEeRX0jTB/UhR7KR6am+ey3YxcKj5v3mOr0 i2m5I7j0MZherywZImQBxmAK9wC/2yWYtv0OnpRysNO4gZ3BhAbrA6mZlVMbKJwmxLjNIVbgiI/5 rXJV2xINLo6Qt+Y7u4bowgws46WGPz7LZFEzbLBpWipMMkLVIPpBqQK6krTdovDOTUbECMkVvAFV E9f/ykCHkS/IpLZc+W8a+YYHqXrnNp2TNQVk/DuV/rWCDMIM4TxK2mFXHIFIZgj8zpb0trSMFtmU J8IrPpiE4/0XGkXkhhqhxeiPJKkThw1UCzh0qRgF+2SHMf/jkao4z+uEVH+pn+/0dFBVRUg6MKl3 gurI7lIPVESCo9Zx/s6kkUrjbUfBZOkpQp1cN3PEJc5f2bVnVwJcKgKXf4wscA7RN/bRk0DTb/wA bkKsqEuwVo1bcZY4jp1+HvbehRxE/wV51InMKeuSUHBw+Y/QEEGl1OkQFktOR3aIqtIh3nB3dOfB CdqTnWpuXlVqbEyjFH9mklLI1KWKHeyeYvxBIGbQ4kg7BOBfCQv52yiEkNBjuhu+16xp9XoFT0NZ iU8v0AX3nHg/cR4a2VLTuTvsOieM+rYqWP2lWGamnE+QtCtSAsrHS9gFe3yjwxEF7QglRzHNxnU9 9OJVNFuMNBRqN2le+y04tig9V9Jy81/eLYAEhvvbeKeqq/+1118CsQIXkITCppLuz0ojIiMEvd8x RU/B2TJfUJ3wblTeM1mHkYvJvsZpLj5suKlSTD4EjzXXcf9gMvmGbNCNaK0fbOsbRzFEqCDvbjlj u+RXZx3jO1Dpypzj1BKg9KwHt7+YVy3b7evw+77INUbtsSRDQZPp+GoMSirCHb4ZjaKqUjZ/Yh8K YCm6BKZJYwi6ONMF8WrvnszWg3eFHOqTeJnW6D7QKGNFKTbAYicVdeZQBeS4RCabaAqNObEVfMYT S8fNXuiumOnCbC9+DoK3bNbpqkw94+/Ne4Wmuz/9qOGQvzKEASddqAemyMGPmM0gfbDtg+NlRV0N oi4d8w4jjebdWuBpd/tqG/q74jJJG5REQdnUoI2mQbhPCY1ZAUUIVwFFKcgMolKroR5PIcacUdIs fYGgVfXsU/me7TPR49BT55srTfNyXOsbawndXgrlA/N60NpZ/UPXO1AnZBQAX9ij5x9JB1XQbd9v f/XY7TtxL3aNID+SOJq7saSZkScqdZWpnRm8Hco8xBbUVJ5iSf7+MqiAlNVWP0nTTaHYzjtusQZp 4w+e+mT3RmFklfg64eLD2lbMoYdJK/NlcRxpawOnzdJicll9R/GBfJ9ORYBTjrGMf3RvM83WTv8f FtOQDpCq8I8ET4rTvtYWDnyt8oaxD+OKZnPMlxhaEfLfA0CmoTFWrt3m8P40cO0eavP7AtFpcZlv eMXsBW/98PfarK/EWFPktEz3pqj2f2bNsUIB0ETtlClqUr0eItuU15n/MS+KlWe2nXzIyy5AZEe4 JKhYq1y45DSNiz0fwM0hFPhYOEvlHNkW/z7ZKhIuH8AK7ZsWBDXN2FX6xq8CxOxH90PrgalcvX40 kxiuzHnCN72IUp+vlJRKlHUFJ5ciQB9e4OZsWp/dYYDiCTMGFkOrasIQAUo3brvnz4kLvp+thnZ8 dYnukqf9I5nLKS3CPErwWuRMF4BML/vMyGEoyAnAz805fgyR36M2JQNYesAWpaKoYlV+T8nLwVH2 CMDG3KBZFTF9Kn4BgV2EMHfD9JDrankX3STVm6b1RfYas7hTkwj8WZEHDUUD8qdsVOPQl889H4Oz WVzTskcKULebYKRczWV7gzcv5FSHXeI0uZsHWEj+GPO8XPPoFav43GrPHoCBLoIIcekTj0gf13MG Fm/8ns2RwAl4FDYyST599j8TXi7LqE2C2MsA5UojyspFXCiIi5TpPdg4Lpn5fZ901tAS9W8jHyJ+ NVio0IfZiWkJBS4ZpYBV3bIJe5Dn+KpCDTTpQ5B2K/sr3KYA50kYDfnBEXPtTnuAP9s8ClYTryJc Xh8x8DlFsbFDlxpcnI7hxhfq1LLREHYPfsvvXk4Kzr1MI4y7brKu+M+xcFxPxifFEeXdH10UweGK Wy+XFWEaLAA7Wj0d9UCtb3wosDTKGzer1UeG/w1qc/isJi5N29jtU1vcPGq0f3n8QzpAVBq8IMFw eYTCam3w9AQOGC7g0WDINZEMc2zEsXToEd14cFUSK8mT+18LrnDlc4566xjyxzfr6lj3WkM6025G TRE1UBMKqs94QU+fwxwIIZkCQcinUkeR9YNVYD4ghtcIuJFFYqF9YP8ceHaqHJgaXyBlYd8+ROjn Ngw0Dlr3nbZU6W81m/VQhbWITFPhQHhfFox8FZijOH+GjRq774Y730O4V6oekok4xOktarUmForT PjeI9jdnJMz0kC5sihClS5Zk4cjs5V2MTS5iKKymVcjAletuLBiZ5cQWAwL5RImiFeA99jL+EBqU e5WSxz7BlCoEU19JLR4HShSmmYs3aq+UzuCYDSr6F6fH2yeimmd847/pJrXY/nvbg5X3m1p71ju0 BpXoDVhJSkZTHhC2iX7sUiROz0eJWav0UlLllnGpWK8gmFMrlXErXFZb1R5qGDq8p3MzZpzCv1sa Ee5uc0v+fdWEYhVpwdM8M4qohh2Vw4GuVQfcUZgcnF74eO9OMicAUm0ctKc/rwMM+grXcBUqXBAb 8F0gjxMMX1JfDGo6IXQnCm2dtWQZ3i98514UkkatdKp1HZ+Yq3xE/RPJwK91n59h979Vc8xp+TYk TDyCZayoNq5R+GzeiVq77Gz1MWQfXmojEbDEe2bVwRFGZdi7UgAkAZqwK2+PCH4seUS0bhqiF0w5 edjNf9rVa9TjWusLFN39zKViN5rhWr4f5s/lqbt7utkopEZ5S7UTpTwcRXK9UKka1zuUJQ2grhkC QuC3Ev67Y8U16N6HGgPD543fFW/tgyZ72npIw1ww4QZ9icLDjtMC5AqnmOYKLCarYE46myh5H44M So72TUqkO8pm5426DMod7Aq44Whhr3nca8n6Fpzycwnifb62HyUhowpRzRGNIOvX5mq6KH75qJdt 31k6yYcMv4ll/mvu1frxnxDZDqjLJfPU/Ke5F1jWODQl9AQpdroDM1V0Ry3uFy3YmnnurRwk22gP X3EosUAzwUi0I0Z7yknkrVSmo/JG6gdgOVfEbJLp8H7cpta5nCfdDgGrvmGK1Wio0zd01eQdVyQ4 tvE2yZVeE95F711ybcHIQBu1R9ToFADXsS7+AAgFROO/WlwBy/94vDLHuWb8PSEV7vtAFix5hoxg Ipzuvh3EOTiR6YPo0Qe3LwxTVkKS5dUEotBAVYup3f8ayA6GumiQCWwY6EEMza+2P2Zyqm/ovkv9 sA4gL0k+ZCQlOpbuXcgi+NFI3n9p0DbAIqEJRZMqSbY0pkjvkHfUh9wpenra5UO6PvG8Z1aipS2Z b9MhJ1Ik35EkuMhZBqBnZjdIZdclWelJ6EBeRogccWOd3DKDhG3orWEGSMqkwGGAMbuFKRI6ZKtd YFM/7WOGTAo12sJMmBFgwlGWqZH8O++dEZkpwDYCfXxL52AwrPcET5rBlxEwnFdq1nyxlVECr2i7 LSQrvbtkRDq41ICGcVJP0YpDNdxqAFixaX7QTf9YbDwVY3ZJvqcuYZ6Cg+1VTKzOPucQdjSeA01e nVP/6pJHB9nFc3oHpMQRu6DRlzLWjwMpPl5tOZSF5zLt8oM8zpuy3Qpe4O4AtYCwBYKqbBECgaBq YFGSRyocxk/MX7EJ8aasHMqClymTRCNzIptTsYyaRR/7lYkmh814nPrABEeeJ3Hv9qZHgOC//6jx 4KS/FEfvmLsxaCObvN1kDofuKRcYdUFbnLWxfALbkzNJwJ948d0dMkHr/fwTiVyxfJLD5puCGpZ9 gxMeeIneNPblYXykvIM0fMh2vHtMdABLxVqCcmTJZYyac1O0EXOYVjdOGL5b6NMw0t90Ug7mXK2a WOGhjwABdVPY953IMDW04yTOveO51QFFPFGB3IF76XDh8g7RmNnSn1ljI+uwfq7B/c0DkHe+9CMX zMmUEqIg+J+vO2u9wMFmPOdatMp9/6MV0DEmqoUDfqUyCYPSq3Kj+2YpwfmkOxp4lWyPaYPQTl0r OX8svXqpQLXWLo+DcNzmQenYytj7W1idOLQbvhd7CWdUxJdYiTWvHJE4O5mu1afLKvoAQMAxSUga 0hseTJntLAqxubqH+BFo7wOXFHs+spitut1vP8xgXobCkXNtqHU1t9QcvGWrhW2Vhn+KDwBNTU7P D52r+JDfrdvs+tZ+EhkdJAaOiN44T9XqFnIzSvoEwF0pJm2TbBLVc3z/NudJLYC1/C+/ZiAHw5hF rmnFvUwD8R9stbtS57GdBzWdtmWkWvgT6gwaA3bKOETJT9zd3l7rqxj5nLU4tIDIS5uL/KLFVrzf hR8i5eu2lUf6NqDD+ncd1r/seaOWoCfLHjYoJ7RODpNi6zkIWGQpXe2LS8dDrzb1OZQk8Vzgqreq /jLXmHN42ASvwNKvYnmW1ng743s2lSLz/RYubVpKGsraNv4bmav+xP2WgJDnCq/7c66EkP2MoAyM pZeTNBUjgteRE2/RunXOKGOhYAiq/MLLYFU3YrFk9e4nTE5XgVhgRP2UpvqAIRrVpBQr4KPK8eqO J1OnRZ8yrnweHGTm4UEE/Y4EGgFtD3e7JV2fbGk0NDIwV7A0kgaVJryfQKRU19GEhJrkKlQPFFNu afHahiFffX1HGzQErr3OWADZ0Zf3ep87b1Sle0RNYBRrc/3CwIz5T1ZXADKxNckead8qpp1fG9qa tRMNZMj1GRHij666rNNP3n4rWAv2uczTkxsxN6+Ufx//bSpIDPmq3WtoYAW2FfqTUzeiFt2tCZZQ IALH/dtF4oL9/hKbY0DpFUzGzTwA3DmYTH0HYzkT7kAYm0onG8Jz6k3qt+8D+RdSHRizG3Vcll5i Z7tFfCiuRvfMA3WRzxkSLvoI7v8gmHpvkOVuVPI/rJubcNmFPezwnHil5DiE4iEQwCZB+UROfEDE zaQeaKRyMV2xPsuPVtmu8NwoWBoR0XE7lItvA6A3NUoFLM5bzxM0smBlty2zx9ZOjsyekceB0NWa NrcjpCSAj5Y0XcYfF4oZgKAfIz+En7EkO7Ul4jdcad20x/sCLy69AH+jyHuEOyfoeO13XvzmDNIR COJo3VVI0vBbJ/YHOvaMQJvkRIGcteJ0GnrqTbeLKlSndWmccKiM5jSBLH7+15YJrdEYgZ9AnSSQ f0YG0krNfsHNCMOxd72zTKb0pC9aTcCOEkgmuqr/fDhtJttPgDr7dwnhbEkf3wGob07jwRQPt4rO N4VxCh69W1pDyJ84OyDZrVRAuNTmEuYurIWeoJIaiARCiL1H4v29t+a0lod767h6E14PABrOMb1O 8k7nUoT7xsw1Eo/Rmg2mWBAAeoqL0Vqhc3u5TYFPGrQPJk3R9MOynAgBOodhKPUXRoyDgcrIlamO 8dJfULU7CXzbFPvSeSBfPSE4fIRu4AvtGI9F4ZXTthUmxlYZgej6zwMbjcmbcQ/Wo/Smx3iYtF7a U06qLq5elEVXj6laJYN93cb8N/IWVuefxK5vtQM/Du2qoR20k0ajLTJsNd3rmS6J473C7qp3hc9p X7kaf/94ZuE3VMxJAQttFeJhFUNR5YTb7t8jX/r5tYtxogqVQwaAoxXaVRxTPp172OcB07Wg5EID khnHfzKGJOqZsjAmAzWImro8c+m2d90zaXV7cKsKMruIiOzEQuQtjeGiaIEVqcS70o8qtiBVIFnJ LZU6MLxBmd07PsfJfWvYB8C7JCm2CRdI5Y1ugA9InUinZfBmRAKYoBmsP5fxpoBJTxbWAt+eC+8P UoYpYkolK9N4U9Yfj8pXzF06IXUNzdg8CsX87qrSDW5VHeAsWBOXmaO7EdMeQxiVrIiuAfj5jahy tlG51ffuumtmnZoAhY+y8k1YqxH0w7yx58qlJt6bzNeU+n3VCGbm0mgwAUJDEWXPRKES/b+e6YgY nqsv4SmyNQ3Kg7H1GZ4iiZeIzIYJykKQdWH18YCveHYIn43SFQHi/4+RwEK0Zom7+BX2z5YfKniX O+SCHtJnqVFO5Vby73hUxRg6NQYYI8/4m3riSs7XqcE3910pY5zjLgK5PoovEsAQiflzQD9r7Tya qLzrC8rfMmF2dZ0XPH2W8S7N76t5TsYtP45NKLXg2n1c5Nib8s5VuCPZCFQdHedcDN9m5i9tTQha EWKTG2NhYkV8iOueXJIWNtTD9KF122V1vi7/wHkxYcr64BF1DQRh0Pwa3riVqva1ZQHa+k0PE046 LxurcGIlsszGBSs02ZMgzAI+DCua+sVf5eiw8g1CLb7lhLbImoeSD1a+WXlwE/tahYNE49a5Qu+1 Qlkb/sb2YRhoARZwAb2qcTPm7k8Ae1Aq2vEO5mzdRPUSN/vR2f3TOaqVfrvLMO4Xw4TkbO/1YxTm R04aVMaEFu+2U9JYJSwccCLKwo1a/p+NzupS+Ral8YMYet+4wLR9CQL+pma0pTJ2B3DVOMGbLUhF oMwoBWB8CnQMciw7f0Yomm/8+FuXyaMHmIzwN0lGmBx8nzvgNzSh8xMtKsCF0Wv3ts/LJ8kXn9pn PUUL5zZHS0eSj+LjJ7bAltQuNlKW9yxtoEyfN37EkKyD4XHWeqs8dex3hXEoNu0bRN4hNOFCk1TR zbyJxmhfT8LjGjXMuvDuoOlSlKyCmacsIjAko8xsDwH0B1DJR4FhdTz+vqSTVfAkvEiVfIWI/xb+ Xwe08Lu+VJQUHXdxLWrQgBv0zXTY0rnBXkSko0R78IcRPWXrIwVG6MGnSqjbYeMrHyOW32G/8ItU ys2nFACuMel/JGz5GOGMMvtjhkR+fGSB2f1GIS8P/kRffIN5WNnHFpqxiChJQfWxisU/a/KulQ0s UOo/G04hrkNjaAxeSfhTHjK4k5IDnpWoK57lPjjDIb1JLshW2E0qeaMIBEOMxHLYI/XH7AneG9Vg XwUGhKBauqdQChXdYgsS4m3onGYoiqFhnN2VTJCSYUyIayfduJ6Js/o8Dqu5egAzBCt6IikcjfMi UjQXtzjHj1RjXPqd0UKHYvcSOLIQzoGpkHx4uacwJqm3Ls4SLLAtCSbhuv3iz4H1BUYm39bhriti DvQm+EGw7R+kQsqjDw1o6liKb8kgRFcTLia3XapXPOKP8PWQkPZYvmHOOcQve0KBgTaZUkXHw34r ZMKC0fWOuicTRk2TTHGznW2j2K5hzYipEnLp0lamIb/Kmr7V2dVMeL2UnpKcTbLoW5fHKJ1Qsk8J aNCCuenLRvwHLQy2RjnIJJ/QduA5eogiLLsgcnBC2P96xi6gIJ+AUWnhQp/5dMuksALWjl2ePKpx RHXhG/Zu8uNUk4Rmi78oLPRW+FGNEHrM6HFfvBjTKZbdYFAf9V8F/JMamsH+NQdR7cXSbJhV783n LUVT7CRKIlcTQGabscAhCtc+q2JfD+f02EYTkXR4Xh9zLDBGRwL4Jp1nh5sKwDAYE56vroGsot28 H5lrDTM7pQJborbe9UaeVXheILs5xr6MKMOKT25SnzweoaqzINGYtpFu81gu8EgyemhPg/UESksH 8lByFtgdPr2hmJpkL8J8SSFqJdNSbc6zg9ACqRg702dtH3KeiKUc7f4pvvTd4fxfX15jwTtONn65 cv1rBqELU9DNFlaH57TOUN+D40GJ3BFp7bzkb1xyvzBRmq/+GDA5GvzHtogbWITjaOIR6FOIhui6 1hmsJqtMF2NMepvl+jLBBMeJJ/dUc/Tf6ce/XH5jTgryK/n+bcZoIHOzvjwOUfeC4N8ob/SSd0JT IZeD2su/2qmCdARE9wlXbbJMr/E2Z9/B67+UBJMEN1s4pWOL8gtCJatmqUPQvtfGAth4kEFTdC3k +pvpTAf24nJKNzzHTQijOIKq6GL6d5o5mwv/nkWPhQFoHcrrj428Fu4ddWyK99D82VnPlhQY5SbE 79cel78dy3XAdHPb53GJ/ynGADfY8GW2DQzcCJbZmvBb9ysQ6P5myvxc8nXqHQ22ylDDBXIgpbQR f20SPp9O+QVbp7rZnPXKeUVVukCIC6QD9LFtIQC9rm/9PQ7eXfLVCnNeIEVLVpcF5ZcoFiNUPw6E oeill26krGtv5MoytGW1dA5xf5MQBtjoAURdtZ7L0VyEZDKFtGp04ONZxne/srb6iquO5n44IOn0 SE9oRWjqDEpsKsrV9PwjMFNTexnoHI9m8qvS9mEs60q9mu5JnBcPboxk7Fma5PHshnp/0lk7fEo7 JR6ec4VNynaJVI84tqNiVYAyi23f5o388HbSCmB7AGPcHnR0dXteIghy8R3YNf7D5mMYH82WDOJt e0KkyK9lToKtxJXGZbdgWWa1wPEtzLCQQg6krruqUDw2ZT82Drv5Grw3N8E9WWfpWC/mRo7EKgcj v652cb9nDwI8B6J/Z8rZFm/95/2oGBiFPOwnnkP/iG+DWBK4k2NnWs9l+8i6oWdvex/GYjqHJzdX XdBD+FiVEFokz3jMb7/MImqmPr0CjdieR3QFwKkQo6OeK2tEuka1XAkZS/HscE/f1plG8y4NJX/q GeJOvUgh2IDbxJfBaRlw687YffrHd43/5oFr3e7It3SZfpoV12t92j9OQTdWtViPZrjb+mB1KIo1 pwp6/zgvQwDTZ0bJZfA+KkMA1F9WP3g+dZotMzfZJPYrfDwwiOBhZBgXy5PScruBY3OEjn7sdVZR l0TJ+OPnTDsrRbcUeeVXOMamMckIQ2XS1X7mRpyt8us44QFzMdXMxNJBeRmD+4+OqO6Y6RpNoZL+ kzndZBCgFd9pQmuarP1OOu+7vxmOUeHKTA/uKvkZ7hL6aCvXxg0L4WJWSChBw/Hoda55PZGbBcK5 YjNJfndqW5z6pbkX+0EwbFmWzvy1pjZHR7O0ttuP2nwqhtlJnrcP77UzKU1Bs2Gw1qJExahjRqe8 k3SHdtuQCbmXDqwK4GyER7oge7dbjldLNoKvDYAfMCDVWqEYsq32X7uZXSUSf7fctGLdWmYx0/ke JZzxVWWp39Cm4wU36K/I32LSk46uJckicxsxcloDDmHX20xl2InhwOiFzY8TIIG7LeO54+WR9n1D kC30EceLCZJJ+EGQ8O8fzA7YEImly3O1tUwGnsVWLlOQagGyVo7MvPSIIH/4NnQOaQSZgj+lssVe FVVDIYFz8sckjDBQxVPFeIeZW5ZmAyf3FPbsq1PY3vsVINluhL0LQt+ITcjmg1v4qmi7Qq/TzgOX np9MXBcsyIKQd752SvWmcykiiUtDse0trGRgRsEjpKTgHbtOFtn3mAGW/WWXad6eCs40U3so1CYr jgDcOfYveiC44vwYzJ3jhxDCO3614sLPIMb+zJkyli4/B3PyW/p3DiBf3s2wU/rQ5WZ1Qt5UQULG fCmB0vpSbDnBs6vONIQjA3Q4lSj1zPVI/3plOcMeEQPOwUdwDPgferflUeJv1T2zgVovRZ+vi7qM NwcD3YrZtzkTfJxoAAi5qbbNfHTshg9pJaBdeqb0u6mHTUPVdWHYgsxI3EoPhlPEr09ef035qW97 4/PYnys4Hl97DAdsOyRvgUs3yuYm7N6IUix+dXVDkS7HLpFf2tftKrMNB8A6fn+3rXAXNyaVhuKT gMmLx2Dr8Jed4EBtLVU7sTUq+cwyRELKyOePFzbhP1MzHXC9mrqKA24BZ9mGSQ/2JBDzcfHBB+6S +5hsDCcwOvyFVbYjJuJ4KR7PQNcRlibb6IPiTNVDiIdY+r3AOClUWmkjZqR/iUsK9kGNo7EyXAz3 Uvg9jT+F24pHebEtak8DxzwZzCeKJmGQI5pOKNbOE1i2kW4Z5PCYZXO87UF2GheIjD+H0FAWCRSo VOinzJPURX3ISmgL2B2s/p3LJpdDV/KxpkQJB0iCHHsY40JA1HVaAfxwCt+rTvQFuGeGnRpKa7F2 K5mXwnonJMWZf3Cor286JRQuW1/rjq0/Ufc4H5lg3+TfXhyfFKh86X8VmIuM7LG3ds/gHpOKQuJZ /c66WQ4n9MMHnGJ6Dq1l30orNubaSd8iCKl2U0GaRoimf4sXidCdi8HfV33UnvE04bvLC0JAk3DL JReuZV9qeAlYnjkVAUUdZT+eZkeILrIMbmvhc/i9/p3LbU2pbYyFE4GMeZ0I1ZkjBLBx2iTNWpxq nLZqgXJ1j0fvxkQmYtkeGxy6SBd+ZrBHaLsXbJvc3FTgViY4jHxVEP8kocJT64r/ND9lDvfFI+l9 5ibccX/H3S/ZBPpnmhC9hPqS7fVrTgrSNjwKvIHrcBQy0QeCHRhzUpHxHvKO9pKPichvGsrujqgy Wefp4Fy6J3DvBgAPrHuMv25YNnPkgLRkaB6MzN1h/Uw+qYmDXTNGNe8MZwv8OO+tbCu1ezxaVDcq Uh8lE1Y/cPLPrLX2SBFsSG/tfcRqMu+wjOv711pFF071cGh1se0v3elwIoLc2bfOJv4R2N6dKcMk LJmsfhGCq8oYBq4CISKdzeudr+dioSvQyaKq8MvtAgIpcOurMu0HsyMMJKsOPMkyUCqX7m8ssDc8 vDw/rvn355GyRys1wdx3qgJryrasiheddceBf886gMHn46tbzyGeQx/c9CnhNWBYu2CO0QV9AVBm //gshBFpD4IdA6Y2O9EhnyXGjI8YalOGw/VDtOdOIosqHX/CbJ0ACIsCQ8kfFc72PQgNtNMmTc4e BLiiIuMNyGEBcBh4YOoBGtKJe06jdZIJsUdcO8JGo0OXRlfvkqb4d74Q3bThG9t8/X3UOO6wCy7Z SneOBwKdYufWNZuPJmCAU7tFFoYLdbiLjSkj9stNWsqr5lbL1ERDe2nfz6XpplZMSYO0SlLp80lu AtJ6W3H1QqWL3rijeHNnbddekzaUDh5cUM8HG0QVI3we3spjy0+0tjKmQt89jWXiG0lwsAfjjYkP B54inu5HMAexVz1Ssk347DiZwDvO5QdXlujkXe8U7oqqIu6s9E+9mBz5mvphIeb0aaocLRP4Wxz7 8dinknJvtaa3fiiCI6TNnvh8WQMFPcbjfIGW6dQAwZJofB/HTf1k8w0tdNN1e6kUjoNGWJRyvCc3 arWa4R/XvC7H/BKLvf394ykDsRO4gthQ8KLHMwbOKT84kKbFk3kmHzhPEMbb6UKpWLwECLWYHPNq GGyewZy00FR6hYoP6Vh0B+a1xgTUBVdxq0siAai4GeEDhBBY3/5DOlZHsknHGL8dPp2MQHWghGsn Dv9a09RjJIe6MaUjGEGb4U5sQEgGcrNBTutfDb+1FDGcpBIpVvUUQBeF7niq9YiLOgrwaYRta+Ys gN8S3pB8NG6TB54nMMW+NfTDcoiNONtiy42duw9WkciOmK+cme0nvHmLJO04Ws191Kb2aMp0B5X2 G7bSkC6rjxzoSiA5WHdY3/xfW6u9oNdCXTTyZ0gA+E2JbyzjPzAnjSmynrQ2vEyhzfZQzn/K5RIJ bfgrdjZdxzGun3J47f4CJP2s7pEwubIiH92yNr/YeAjh7p+aJFnqWOGcSKk7qnhZjlX0dwae7pyp A2wYG76bwSCnIDAuYToH0VADG1ulGHH1W1II+ETvdvX6BUOGO7br45559AVlc24Un+pF1GFuMG1a LSo9rbfU5PR0pdAITMFMvZBySHxlMJ6/hr3xn2K5BgNKMZDZ4OrgqH7IpaiemHVCzuclQOJaw+Rc pt8dSJl+YnFWBDD5X5iKDACiok0cjRfVOvvpGrRvzRCl5wW9mfLj/AP3JG4hmAbel3Ft8qPbTPnH xQi7Wc4Ot/G8VATE34Y8PgXaQL1t0fjoXM/KSg2P9/IKhtmEXFVBj/tCbHxEfBClXVItIElfpV9v L+6QN+zA5CjuQaE0yG3y0kKd0FNVSZ9xgBh9t3tWQy8eFvukg8Akin7Lps6e8LbCOza1ekVEHFcx Pyf/YukmCuxh+FporPi1dhbB/tCdXAWQ5on3VcTZt4CTxM1slqrYOwF0qNs6cM3IAWudv9IixMS1 co7fHMNTGXGhn6kdVusQvW99uJmDmEPMCxaVwq6A0Glwzh8YcLnNBEdzm7lzaNzHlOiA3LBPWWbZ 6WM0jUX8qLsoe5RrDsOJcpD8ET/hyEuklXKfSrNzB02OmRNyYOJFcap9UjjVO8zM22Hfp0aoEH+O 0BWFUEB/NDBpj+QueLDjxhduf4TltPdKOV1iHQX+lh88jHQedmkVDJqDeZIxsTV3DrjPVc+B+MgT 9AB2IQTpsnK+Jz3EUqOTbWtuTpKwIWfmo5+y6+6TFUejWOcxVP2kXxy3PRK+IEMP1JYrfTpGclsj AG+4DRcbOwWOtwYVDErLrpUNTE6B+UOrpoz8pLH6m3wppoK17rTiJV+XGj/pSHLc4qDtfYidu/HQ 8sAkotbIbCMQN0ggnVPlgMfU7UecPedlykBlgymyQi38FLXAH/icudNwHZcR99lxTWejUqhCmejh v4AwOvrx1fA8LqQMGs2nNn7ACiLpgRG+HuUHM+g6JsE2yY9VjCsUM+6U7XgOTiKG+gUeqt9fJzTo 9xXu5hnrdX/QAnDUtJMvk+u4c7RwpuDEMalfIsCNX1cb67VYJ4PEPj6sQVApVgyVn8NdLrJiVD/s 6njluOz8gXYySWNFaiQzbRnZU4nN5/FzE3ivKLY5Lwc6JnTwSiY6TM41HO99q1xHqyg+gThk/9cs UVdzf9HTwTBOi/ulvLpdRnSVb+KQ6mqXSlYblpdAXxMufozy3TTnADBOf/q4YGrfWCEwJi3R5Cjx DMaNAJuTSJ07PoLI7Sm246sbuwww9EPoOTJRw6ohptqjk6EFC4jwtGPy1iIYcFxHtrxjlptQCaRS hcRQm4WKWZ9rKTIntb7inLZH1ZVIw/R1jE4s9jKztQlTyybiI8+UgdKp28+w67NJqe1VwnDzS/dp B/zQOZDYCOdYPMZgfTNiPsw/6MPoIPDZ1tVBlHUYw5b5zlusf/SrWbZUQbRycdbgCOV/jDBAOZhi Er4n2aCgglwe+kAtk9pnsp9tjQPVSx30668UT7RGEFxnyINumQI4ihFDX3JzrrkHRzJIK4TUPdzk MLWyLes6GCqnwEicWY6S9H1RTK2Lx/aqiedB6Sph/36THHp0STuDmiXA0FXTRgYhnJixLRggq+lE PLFa5aDd8d6zLU+CcwsbQn0V+CHxbBCSit+mEx3ouIi7/uP0o/tRrDF2kmjHkFcQWW9mlWVAvHFG +vdZKXPjdgAiPxi/5ds6yUmUcnFWz/orlkA1FIGGIP69pHz15HFeic+smlyjlqrFGOC9hEH613CW ZEU+e2wFDugH5mOAnzilO3o6ABziFVo2ejc9nkXfvs0HpWNurcf+/MtJA1UJT7uAzJqB5fqHOvNz Oknb+r+lf+aCYapz4w6AzsWo6Uga6dCcY4HXJcA/LYB2KoDn9Flyb1PQeExs+JsonWjFzUigWrt6 uQghaGbMBGQ2YZDpAcqGcF+B/xts4WuX1xsrxxzhMTro/ZxuAzlFEiMEq7zfZCfONUOut6AkCKts U4MG3rB7ft5FEARcJn5yx9NW2hb/IBD1+t8UbqD6h+6pjBk7lqqXK0DhP4hfaelLEZ62Ka3WPrSj duILw7+Ty0jnR78zTEAaj1fQQzyeCvip2UJKQ48qq1LqYOK4xRNHsutaXfD2mD+HD+X6spcFaYFN QYjNR2ENkcxI3egCq5Fx6awrB9nCktxRtMOaZV8A2s9AtehSf+jShWmmUiTOzDGsytTD5Foh6H87 njYruWCOwP0d/SfnGYMXOS6n+h6Xw8VJlJLcwfPt9iUGXd8Sg/e3PlGnZZe8w1Y5DZrj1muDXCGI Emf8sCJf/Mty2qgIxT78eVd+VehzsHz27tk2WR5G+7hpzzYg4TgiZ82IgGf+RHBrv4IL/XfRFNNj 3xGuo4t8n1rftbeGQUHbe3P9PQd0wILc6NgceIUF2Zcby9oJwWdOCoM6XzD0mudpOJqurLOTFJ9P cCQKoVFlHNTmBdJdS189X6D/DlWNJfZ54fJEa+DNIbd+CHKr8o3IWC4ZVF4wFn1qO/XemGUhDjA4 rmLeDPvW8tFWlJZKD1NEWGrYVto4UGBYJyojGmMNyMcbFHNqfa84yerL7zpjJJKR43JUiFrvtZ0/ blZqbThd6FxZzyCoZhxPqduOeK4uXklGlzfqei9J2JAXlmBPE3aDHK7g11Neh3wRZZqfQnm/iT34 XggBczSf36XNWnZ6PTFywAcW0lqIZaLcxkGP57VlYsxGV7auqDasoM95HpfYzpAd2FKUdbzPCMhM fK/bpwy6iuMlKpFFiPw0qyV73L1r6fcLUbwhPJKv8nSpNtjIj1CZuKYCek8QX0KeuxiZjjHpfACp +MoujDlsoTphHw9Wd5vIj6IdASrNIIzn1rz3KmDkSQf9tETCCZrgYnnfv0GNr7ZMPViPKfm5Ck3a lRTFPBVEVNddE73HdB+k7svH0tuhcOXmNvGhEK+BPpKs6pGAoHCrarZdosolmNZpGxEVezkB+4ok SkIkMwZRsh4x5ntlRIYHPB4q3JE4YNp2fo0vOUlzKrF0/+vpHPkavmnW4XtqV4o+L2SduwnwLtYz rVi92522C5jw6IYdzQ9S8D0Sne4OWeu9KQ8Ut3Jn3OL6E+O8cKPo1MxIOPW0qhPjecWB1n5HycyV nrD+O1L7WiQ7OGscH7i1ol2Jx+A1k5znex2YHPvXZhQ74j+LDyoKS7LPAPFLAv5XzoA9tIkWGEN9 cyvxB/0nIRscCEVJpB41P3q1nQOwB+6Gs6Nnr3sKiFTKnG2lz0NWisEOv7BEhN/EXPFGeOylBKHF 93foj6lOlTbwCMFTYw6KocvGxLXoPI95dZMNCbowfTczJDd8yfmd4XkzvEV7JNtoLGPBHQmEsNOn NtznBIGfIk72xO6mXpOHFlOYqkYVszsCww2lGDAXFFS30fIGqCLcWBuKJDnL2j/yT8WQh8KOCKiO 5WzS0662KaOI1TkYzciFChiTP78Fyum7pKWMltymShcHHZSFeHt4oq0JY5OyCMZzdv1EVUe/LKiR ZitmiqS2ZDuTwRDglU8WpTqyTSYvS26eJxra48rIXiXbaCAUPoHwaws9/omcFpidanTXblWnJ7IF OI7iEdA9yGTGOVPMgN/62y12PslvxKfFS8Gu9UN8p091CxVryGBmeU2Y/IC1N+Uq81CkhufnxqHZ 9y2BUH2AHHYf7lZdBsoZZ4UP6oJX5Zd9sm5p1Rm2mLCRALvxtkHrxqmyzsgQA3+93mpPbQu/Bl3H TBEvMxeNNwzlqHwuWVROiZordRxP9eQN4Wg9Gjl3oBauczpGvBDz0DjnhV+S8lYxEw6WJqTKJulp MuSLZrHDCHtb4JH1A/S6ybosCpiCjvy8Y4gpJknouP7w03nUZweCAzWSYIJSJSfuorbyjrETHXlY 7LmO/domoo8LRRa4l70jfG/GZa3dYOYk0oTVMwKpxtuOhsTs9E1K23ymtzIhH0oFhpfpuIr88drb MUzavzO/ilZFm1KC8XUciIh0i0gWXuAOz0ikKL6uKMbIOR9pcPTn9aut61T7VH87i2ANRHJBvjQL XF1BAyfQQwrSqntmKWLzbC7pzvndBdy2kmv55wKASj2DVboi4TzYSUOwiLR8OynKBLtTa7lcmuhO /2eij/x1wnVu+x3rkfZaeBtt/KWRRZ3Ecnk+vlipb/mhQbSxMycwoP/jDJl4gia2col7dE8EPzML neQCfUZVGJjMyLBj3okvO7K2xS0skVwll4JJouNfgyMzCEjC0aoX8xHAtuLzZL8OJEmiafTuPVzn 2IWL8nLULZXxDxhNtMSXktEfW0cQFOsaWOeh5YoRbUsikIIGDgJp2rCbD7swuu9gQ6qd1U4Uui2l AJzgsZH5ypIIrEKiI7ll6/B5fl76ZKPiWcQfX7LTOPjOzhMDQB1wl1ZpgPHhbRdzGugNAKUBpt4B XW3a5FbOkfdRevGbvOfjnMrAfMUewIyBTZJMVZL7FVjuenJZe5KmscOx0ia7dZxSPy+92TxP+Tpj 7L2rpozDqX3/Uo2/MCHtvgW0/1pFI8ZWVWx2uAZnXwVLiAOzHAqgNZST0V9CFVI9EVWLrkj5UZkJ Eq3JZ4xacYv23eWZHlsjuAuWrM3kauCbB8h6ZMZrobgbPUOG9dlVtbhaOtGVk1uuVTUXuVn16kco dm8MB/0tw0opynXDTCKS2cl6ndNHkLF52hFTieASYuYMXqHt2Ep9ekEIR2MjawbojyiSYZrJaCaK IqI9zpMOgCUD9K0YK+ouuGjg/tYTMWuopD+k6P+MxHI7dofPWFelrE0rKGsc3vyvuhQ36Ko4g9Kn 3w72wSgfZcZPKIwd3pJGh/TxYbq09fIn9AT16jJj/y+TJFr+/we3mfwGQljPXJ9xJRgbH5/Nenwx ocS5BuJM5OTWdsx5nE9W0/bVoiAd4VNYJb2pzsgaaIh2WTFd7YQL0RmyAjuVBfSPcgO+WdgOfTTL P+ZPP1bDF8QgI0LIkcKic+zDAgGtMuCNwN3SsOzdkZfGatHM8ddHqLvKgzbcFvd9XtGtgVBAmRbk Zfcw1IHQ0j9fhaaSuuKRgYACBc8Ae3tccvpR1mpEWROP3/EeaNd43+0gRiSt6TxFXIg/IE5Bukk6 9PSNZfN4UbCkR8/xDQUOA3ny9hLVY7ByQSednXxr0rrpIF655c6tVliaw5KJF+3SD/UZykKIYYt5 aQbC3vhDoEMeACVJtXnaXdUdvTFN6hHtAS2ctiley9Itj1y9HPgzeXCm8/SiDVoixroNarbllEuS D5UH3Di3/R2O7NpYT9EM2l1HmRdA6Pur4TFlk6BNGWZ8q3OFbthpW9L1FfzCjVUL2AjumDOEdES6 gACXQcUlJJ1fJx+H3/4+Q3PQQCoLElhmbTDZQA+Tlmyc1NY3x7SgOiZyHoxw6pVSA9bwsvkqAPQW Q2qxHQar+ugNVd0gStRoGR90adnUbrLFSWiXuxsRiAh/vY1lhpUqWaKKWdWqnkJn/UOP+EvmBmXA 1l8d27+BNeY/YJHhM9g68+hX4BxDw8YyYsXk8N8v2K+e0O7seWBUwOSu8spWWntB0VU/kgRYKaFf VigiPvxQSWZexUXZqZZcD8YaCddFqqmmYRINAVaOMtorULns9xqacPhYy9wSPd4CIk21TuAaDLF7 4P/7lulARArgwn4iOjligsdGAKaJt6TNHLfI07fIRRDyTFwsQksMZRNVVzQeO/9kWptTYXwH0DHx ttX4v93QlXnUPaxM1t240kWTtniOAlqUq/uA8+f3E11FQ6KHuHxdX2IkDnz3io/CA6TiYHsRnqvR +v32XpnkgEfXKDioRSRRLZw/Dqzhqwkqtu3GzYxWu/5dF9KySJmx8Cf9km+8qHoPXo3Ca29IdQuq 3ixaq9ltmETCOTe6K0HWGv+p8h6lK7nswKgQAahS5nYr23IXol/nA2k79vL41rDBw8iWRPnVqL5K nQCs2yBVC8WgLbvpsZ+Pk5MRK6ZpWCl8KeqCQnzubaj60I2h+TX8JnJRJHny8wvE/S8cIZrvJpmm 6KslPuWP1lP6DOcEzTeLSgGJkrx8qtvPEXXII08ocphBkZx5/UkvRnpjwZ389ftEJxO5LQgv6IJ9 aBsUe1chki11LoPEVk4c87XU6CGZOiJ+hWbWsEXKA11OtSNdUCT/z5lS1TrWSbAx1V/1thn/4DBv LsqrKPWo/G9Vc6tZ5OWamZ0jn5qaDTHax1jMeJIQScvQxOztjCrMOgM07lo5+PlrckznMHlCVkOe 7Dw2I4r9LpecCMWa+I95Z10tEPlKbHz03dGakneWivCdNn2ihYGOS0xNjT3e43Ll0rxbqJbDPKsb BYM6dX727T8eAUISAN6pazRc4ME7Dm82VievpMM0XCfQxugkVcNPy80Y3uxdCeWSeBEvYXkR8Bc2 LY2ker70jgAUIR6GPB9RJ/CxbdBffFGukrqs0YGOX9SVjAow053vSR7JsaW8JJvCoQQLigw8YbZ6 9MlpV4A1tKpBPCZ+GRCQSwmApo2jQRuTxluPEjY3eYMuHvoNN2F2tv5PrKoBMUmZTmi2dI/Gufs5 UoOu7yYTg8G50M5AKJ5JhataMZxWVKWI/raEx4TTQkRgPnhAHLhBFZdAww/0DkJ7GVltgehK3tFk 4s/L5zMFnX7zKGxzeZOBN+frOO86JjwgXckFhsfhrLWnnDzxJ1gIwHvMvTbusntyfyAWDWePxAeL Nhy4kvglKHxzDKMyrd13se09ctDjwfvqNesEH5ZxJcL8p7suHcjLgnRfyVyMoSYEvExS0WCOl+J9 3qgSfFDBKwLsPTHHP4REOxjOPccdDncVVz4tvNQnwLy8a2gekBuMHV6E3/wsEaKcQbE6PBObrEos IOB/yBfGp/u6pK0BZoAJmKymAQnq0+w/2KxsWsTi8unYBAGm6OvN0pj1ljrXwsdZ66XDRdtQlZJX WE5vxNcK9NIhDOZAX9+ZL/hgMJqU/TIgPUcDC/ASubfCA/8FnBf1frZZMlexVedw6QgOSijVy1dV f8z70rZE7dvKBEBM/HW1/VDZPN8erNt3QNQfU30NENnDynOSAOT76B03Bqg5HUTA36wkdIgvc5NN ZaFkoiv70HykRzENfo3Uv/pWt1CpodHZohV5qJz+oBy/3mIYMSAL0iO8gTRnmSoS4B/Drsnzf1G9 hNh9tryHRO7zeItxMPRi0/aVf23yCFiQt8fWMgPPKWmDbpsazv19PdQ9W7rE+K2BZVlwiDYcoRTH GKF+oe4X1qUveN6zc/v/GCDpfD5jatbZ6RWFAs42uvrQwblIrdDKywjh3EE1a+vUCZF1leLvXnB5 rupQvXtCe5D5hPiqxZAyinEfPSH7d0CkyQ1So4GjQXIYKnBMcU9s1MNmqN26xnqwkq4+mSM6Je6x nkMPAT7e1dc0f1vIT5TPp4To4ic0sR4NfTCdUqL5/FX4CHScZdxiw6J4D7WONms2qfogBShGEK0B 89xLWhvsCHZMJ2zDEh5tw5kUpbSoIdfg6hQ4IgOGQDuv1bxic+7JgP+PNrbYstLsv1XMR+vyRcfk rq4pcXn0PjiQ6TwybYWaiNZnGdIEu6yQkI8NRezElXNV2FJBGBMgoeiJrYUoyaL6BdvxVi7SGQVo XYjKfFSpKVL9MPD8N3B9qlOF9HOAgamx3UsK9NJT9Eu6T47HrACirSPDNWlessnqUYXV7dFW3+e6 7+Xa8exNNNZtBjIswoi9CvzqrUIy+nLdx+Iz5wO5slrsotVNR/WGg0XDHpgaF+7HBEAyVVmLo0+M cYdcnEKd40IVNNNAdpTTWyf5GjMeN1MjMmAgfhxRMEJJVRKArcZLRXRq4bB+AfXfiEJvAL7mNTpu JEm/FsIfldyhkAZRMJnNIyqzPrjndNc0FiiU3r41FcSm40a2+A6A8RwrVL4OFFAbYz0rOoJRgNb8 NbFbgasvDJiTPkK2IYJEe62YhCE5Fep+ch+2AwYyJYGJNPy+hLet0+UeHPSXngQKAp1f0uM17TIz D84AswSFiNCu1Qybq6A4DnUjRGKvpth+PJgN2ip3NbW/hzWwZJ1+tmz3JRhBXdcHEye7ZrakFu5q A2DW8NBYQy7rZuxi4EeIzdXgPH3V9SS+D8nQJ0pqwl6mOAZmDevQkz/XTPU5zCZPo55dBlB2xPCA wmuUbTsyW4KkN9r4gkh4AGTI4WGlP6ES1qKXZrCfohUMsnS8ZQl3TurNlbB/sNZN4O6/eCNtG7pN 0inZ1PvLeFy8VJxWN90tirE54tEaapIzgiQYeAxEhgW72DAO2yigiI6rfNqujzxZAv1/QuwVTq7+ i0tSCj9Dn5rG141/Q0f9svx/aJ/pl/SsLBu2QMtop7XwdWatfPHQcjpp89bXAmLL19dZRQmWbrdq wDR0KFRJJk5wZh+3nST/34UrJgoCxd22bHKdIHvT7qziJtoqISu5Zf2gw/0T9zcE2KGHOWpNHfLq SUKueDQ2AiS9t+ivJWmJ8PndZyRCsO1LXQUyObQXhXYinygBeskId+aSJ0sgWS4pI/pIujAYhf/6 hwCVc5FVx3G98k/u8X4ArEKadHw3pajIEjuyoTUjmC+nXPozuRtXaABKbZ0IA6oXgUisJJzdp1dL qGklGpyWYE8KDjI5UfclWBcRJ7Vi+90DkmBg563C37QkFEVCZMG5820UOD3xezcfB7OaOKqzvbfC Behxu9SjEHtyGLjaO7MRHc0T7c5iuzduYjBZZQW7BBNObtW/2WRk2uxDYiYfO2m9ep/CWU1rzzn+ JE6nHu4IiYE0oF+oEuVQ+VIuHDWIDzSNyRbIgK1K1ZtyhScI56NlotZmwVeH70tmFKp1XzaULAq5 g6GsYz3xH/TvX97Tc1GAmm8qmvgo5Zmw75mcRCQNbdXhSwSg2PnNVP96wcwzmehEDYYuOz5KNlhN LCbfyFMVm61362FAhJwvDRA3A4l2FLGna2Df+5VhzX1xqe1iFZz5rMplLSXNQXk92xJLfm3pJGzx QHS57pjXe8SZ7u4zxzA8HKhzwFubJoEnxIO5ow9ltr7GwnML2oKRrwLBz02vbBCVEkzgPOsJhcUf CU6J+yeo6stwpYsaJCsz5nNsOJkxi/GPArOgb6KVlLt4q0TW9Fqy06G7jY5e4CIVEw4H9H2ucOCa mcHbD8P3AFGhxoySAoGSrIq8neTIH8wJmDk3u826W1nrMFy2RZrbw0WE7GpMovibe4bbrHKmDg7D eNANbVpY7bH75+9/BL31gm+fEvJDcCWFVzVPi0ZLrwnnI4Q2ti/AHir8pyx88L4NNMPbqPjI6GyW itrI+7ns1a9bwsCWSHTNuDGVFglJ/VmUjvOvvda5O/aZ8TjvTdQMR4tFbzruafpKt+JuSJCI4WV7 CI1/EdRXhuR9z8dQdHnz2NibVvDm9SZ96LYM0g0reOwOXwSFQVd+FK28pA/8Wt+V1P1AhslBOl3n pmwvWKNyruJIDdPW06pvOoon7Y9pMyoWWT5VtY8cYYtEoF2DtmnAnuyR7pI4nzh2tHjfO7nIph65 gE9Hi5606nn8BkjfXauSKFWI5rSOc6JWhnG91CTfKMnldphLzySV6YiZ0KZNUuHM3wEwFZQJcNV5 8zhuvR6E/1r0wFoxH4Hn59T+RUIiT29/02kEuGngXD0iZE0fLc/dC/kkOsbJfyXQmEgmF06Jrk2X ypTDEbyZz3/uk6c8JCsONNk8Tew3Z6zaDQuCxn91bDMb2gccOBb+z0gRJduotz7ziVfzMC0gfZSS fJNC3B3rS9QSPCWqgX09bUFQqHLlj3Zyp0y4/q4OTMxeMt62UwmuWyrJvND2HmYnG1Syd6WDyTes CEbgRhtffDuq5itGh7UKFK7z3DTiOKDxD2L6gqyay5yoypNXZnaDmBpMuDDDnfqJOHN6Pd9dCO4D /SADb/I+HsA7T1JsHRi9XuxZvrLAjDlF2nZAHmhHNJiAHIdp/Gt+XUA8d1gubgWB4p30MAqDbyah wlCyKQl4QRnuudQ0G98/I4UXApqmL6vQTbCoJK27OsL3ucRqYPvYUpAao3c7NMam8/EswILtGk5q iva5OsPzn1q4qrxpfHZs4tnf44HWI+ehAwZFk8SBhuXd5L0OCOE06Ym5VaCmS2RirjPTw4gBAqmC wiCjUJYocXQVfh3UfKbQFa3Z39XuXHSerxJmuQnED0lUfZ+kPiV/xBdmMBWTDqYel4yTiJEb02bJ ImDa3+oA3bZljVMTVvbKIkhSxaF8djdi4JQz7rf3ZRzRUGgFkax/EZHRwWDaroslRWDdq+3ENlLA +qq5enQdY+3+P8COGVzVDQ6oy/3NDeOi7+nPdwxuljwyvFKVIKBJ2/IyVzwwK5Yi8vIPlgEWH+SY 88Z1jXjxwuwBPLQ7DCv5UN4YGz9qUZ6DR+UZc8SxwMC9DVi2EvR3MkAM4RRui0p0evaDzu+83nE6 xcbcjkCX8yisEV7SUYcmXJiUjNoNLhUOaQxX/RR/rqEQxFTHd20gtzgOzn4iF4TcOhccoVXePKbe l04+Hlj9gzcBhwhRUr6ewkUxSGuIffiOh1sCZWzg8RrbJckwv5APNYuNfaoECCHkgM3Wb73LVWS+ SjTg9bR9wDPqoPw+lN8BHJuqPbDyyolCXF6oFbpvxyY3M523TMIzdikB0sSWQm5xFWM3U81R/LnW zw+E7xmp6ObJHWv2639Y/K3uzdVzCDGi5E9ceuBtb9LhhyH6JJrGgN7lMe9zHQWSPtsTx+83HHKe r5H+IH9GUWdjpUp2ztcadnWVhRmanEgwIxIHEn6zeKdDdNRvoc5ElcNkB9hqOxfZbh2WqFstssPZ KHKxeeVS1cFI0X7z3hdslaqZ8eG7Ie6UPbXUbilKRvr4MKMnwJAsbN7cCHWoQSTH/CT4J51Nu19h RrXaH/1mxWynOY9FikTv/8zRhZwmFaQ6KlN3PO2JYHULKeGyPrYHxTf25TOddhIicOadynK3GP/b m5ac9y0ff0ffczPy8oqzkwmhtIbjYKABoyCNziGpHjviWdGFftPklpXYHap0Kh7pJTslAMBFH/pJ H8CY3i+Q7fDWntdkmtuqujNe01ISQWl+Qvam30cUtzukv0FXRR3hTTRJjJERscz9FoN/Dg3O1G8T c0LOlJhLh7vKRKxoGp+5ALPeX1esH3YbBknzNL/KsIVdUhTm7x2fvmjLPkRYL977uoae21bVqvLl wQ5S+mBE2RhclKGptsvnTLu8Qee2maXDGWVnq/ZByTg1Vr/yjiQwBZnoJ4wUV6lMgWZX0qnYnxjj 1pn0avOpfSszZFuY2r1eWLHZS+0ArC3G5MlsJDLt1AbPls0DOr3pe0N9Jt6CGLfwbWJXWJnAzTHq mMxWbdXO3WUFRudekTtXwTkX4rH5OPmFpWBNZurCjFb1Rpp33HuaR1sFzunlBCXux21lAsXT/BDH kXydmb5/u4OSdVyq9qgH9b9Yb2Ap2xVDjGcemEe+hnTb8BxDtacwjtcFIEwci3Rc4JcLcsRy3nMM IPyPUPaHhhgTSzj/EAsoQi0sQbLmOdsraKr/G80Z6f3Glf4wzPQ4LeUfUeGOjBcbtxnscYLiFedU +Ecnwcpc6d0NgURA2/U1gAiJ3UNhRzZy0lS+0EGxl/3BvJk1FmUVTmfNJou5ZL6iueMtI5McwuHw ZBNtqs7Dmy9AVs0RSqipSE95LZ8QqXT9bppkRiDMHxhgPITskiHOltdOxftXDdLUM8XlxHM2RCYt xnc9oFwJ9rVQcDyNoBzHzTUBco9zFQbJdhCxowovCk82dxTsxemorTn215p0R1TCIdSKDuSiRSBV 5hgOCMBkPU/MQ/mTYnIIVBEXtXOXO2jJ8Pjgb5YVHiHPz+vzUtb2oCOqn1xDLl8S9bfckteMnQ5y Gj23+W36B6RkfjKLcgTXN4KnDQLpdeekid1b5nbWGKLjjoM0RHUd7Nxfcuk1gHBxqmNnJj9HIHBE DOKng35AssWC62W73BYDqGJmPfr9FaGuPQBUc7YnSjcJqZ9XsCZrZ9WzkjqpzXDpNWXo75KOwka6 QXP1Atn7tttpCwN/xxXAOu4kJ3vTqcNFJe7874sbpPB5iLlMgUQtayLgVNbdUgrvbln2kvQ3GUwJ M/hEA/90mhLw3OeRWGpfICDuAShWI7xxfvABkIzvgVzlOR2Alk/v0XtvBX+wKuxbQlKc1a+jagUW iy+rfj/8CCUuLY/bAWXGXMJKAeFeBoEEU4ltnLhgW1T/zjNS/ByyddabRjPjP1DGKqtGzd8V4iiV vpvEzT4KQxEVJGAHT0iCCvi3sto7404S/UoVVJ3rcYw06WwWc1FclpkFzE9I2x3fJHnVpKZHfP+N AnAHhmVGSFaOZUiJzFcLj97tcyVe9907nqRsq0ykLOwuNYnopJ4Khbkkhhh52cRWHiLtgxV32liW /ObnzbGmtH0w/ZkRQ87068Wppw+alaZkyWu4RP515jug1E4TiAgtwjkikdnKvHnATzkTo+XrvLtE m9WI0Zvay1twFEwxrW1Ta0+1DYVdpXllN2lXRrhL0OzZxlChRDkmqft1K0GGyutjb+lPVAioXjTU iuJyVD+UVkMuGa75vwCGC18DF0ZkNBhTygmQ16uueIp6P1gRRvGH4b0j1DWRAOI+zLzJgu3GHxtf CdOltudU5X+YaRCPVKvYhcGY4CvCJOtNLSOUIl06SLdkgk7Z1CmOb8Mp7Xg3w5DRLgKvqLBJpEXP kmaVtw4g+Q+BX6u7lGir3ln9d78CFxChBvl74Jbks0ZXXzeEdw4vFr9hJUmxTX30/bSjldtH+mW6 GZfn8YIA22K+GJtSR52CCmp10JgY7orbzeLlB4YlocblzQG6YHXbCoLPe9fBAC2OItUEBNoDg/0/ FhWebGwsN7Rx0umzLacXN0puTZwo/tnkynqhyaYKFyAmcIifC/XiYXchAAP/OHx4yosEQPBpf1/w WaaNcinYrvg7+TFD+5QH5ysqFDOQEQ65RLEAtO1+2+T1l3JW6FzFKnLro7oXPR3Fdn9gi//eRGtA hDCKCl7tfxt3yxw46QXwOkPsMXcZeyYWl4s+SaDciD5U/OvxuXH3Lbk+2aKC29C64guiM0rEAL38 LMZN2i6E0j4t1hZQb21g1lgKHZg4CLMEw0AEF5jfcoZaG/XHboLc2t9zISWgkJ0holsDYrLHMAi+ VWO5E3t21bNrizL7jv5VMgb4fbT5OnWSMX+ENKYioribhpAjwDR27+5+6vwp3nT6rr49zc1oSP60 J5WfVUbbi/NEVbsJloDByi/2StTu4IQVD+Q3OC3pI3bwB66eaM/5MhY49V7WytDI9ssjfM+YT0XZ HF1FuZJlp615CsQ13FGHiKvuc2tMMBi6p4V6eSHE2zg/t4E36vHLd4oJg6iKYRAacbbDhkx5KuEE na0vRuaVADWC/lA1aVgIQL8yxLnYWVShmUq2lHS1QEnQVFOI3xbiR5LOhvgCgWBQR/e4oUkXxrLo dDdico4YlrAe3UGaZZMSlKTRVuSBIcMIWOrLgNiOZPqcM8pyNBqc3QoVcwI6bOkuho+l9trwJB41 GjsmoXn6FPS9QIRcdCexS3pi4GJhTH2IEe6XH1WNDGNrpviTCGmj9tvkNYZmzePZb6oumSGoe2q/ 6OFckyrkGDLI3f82k1Tdzu/TdOzf0AQxrjM0ee6q9At/wxyHO9mK2cyo6Pqn2JiubgKIEuhq88G4 Hxf6zz3pV5P3ObVJO2f0G0hTjWixDv07sm4fGeCs6dyHMZ81xXNJAaBYEetgeMrRqMccEx5Okh9W o5e1AGRI7V208hHZtJDXs0KubWPPbn0hBedAFSD5s75XpXwT9fgjHOFd2G7WMtUf06LMiZm1wxVU Plbsk30Grgdxch+0w2+AkhstmQ/PzIVytMrw3ExrNmOZxt2ZKsjxqLrvLhypTa5ggwz+L0Xonuln LW6MJyRAB15qDx/9MLutcMAnPjw64GhSpdMmM8x5mHsZNfUjXnfwfSAnHB64xw92XB5VZxLIJ/lI yK7Jzg7IvuSMAAKsOaAWOYWylmtI9XnK/K9zTwiQ2KTfi89Ztw3CJ+RjQxph4sVMA5CNAcUOeDUt JZwEDo+5pUpywWVZYj2iGn4O4/8eTQjewuV2u4XNA+bQ16pNiB8a+TX9ce9c8fC7jUY5GVYZEHQx /tZZWMVNP6rcxhGZm9erfUBogvjn0Owghz88y8kJV8Z4/t/Dvak9CZAiohGuPgnoJ7Z1L+gpL1ax n41vsPfsRkXnEIEDhOx9DWjeontSildmCfUijva8pya7cmiSoz6yBxARlKLE72u6R16lntLHLNPf W3xv6z9Ph+IOJkv5MwQoCyZL0x6scgsdSOUKdbI/U1l7+yhNE1ILO8Z3YZNl3CBUzpE1l6sJAqli JUBtBBTzrSBXXLHCmL1Z9Dcne+33JS55n5iltqrApqhfqe/G3lW6GYlhmW+zdMYp90nJ0gF84onp 26VfoZWQmaCUyh+xc45GxEUkYKBiyE9l/yHY6LBKR3tydgbwxxJxs5K8xaZ9tyBuNssy+wOIq4ah G2hafzTJ1Fvc1LpZZUNFfFVYsoA/8tyUEGqGs7NRg+zgSB7NmS+PwbxhYQVNNXhWQuE8hRsL4ceJ lpx5X7TNTcJ0KcVmwkDueU9tLn+ZvdJgqvdlofT44VtBQTms/R2L5tPHSRk9ZxeX1j+06Ix5ChmD QFQDnqGmGgjaZATtAjHNAow8CEFPenkT6VVyNvlPwsNOhFb0lXy6oTcQse5/shOxzKBJUCanIRsD 5XCT2t+xiaZjp+MktBlO/8KrN6hIEf/QK+t2DjsjuMSZ4q2zTJpsKBvVUAWrhpLuidP6O11KgbWm akTVGPjBOEwFG7vwI1/NjJ/uYSIM3thtTwAtXkTdtMVqSYI0vrMQNjiEdhIvp747/3nl2R6D0qZh FG0dxZ2A57IlQJKnWmBMsBVpqkzewzMAMZ/uJhSVJT4i9FeR5aQq1A00H+bjiMqU9lT/Yjg3jV8s xsRJ2UK8HACygKlZVB1l+rXActN5x+PZ2Y4jl4Og0/P40Tqm29bCjkXP0q3Z8FHFxww6RlrYPm3W 1rNxo+fzTAkr9BTgeWO3o0tp271NNu7syiAHxmUxFRg4CQrBiXpZNUrCPBDOAvuIaSUQcNecTVyM Y04CnfYLBTYQFUNFt+JAb79a9+/ezDVog222QvuYlhkyFgK/3a/S+3vkSst+4L5N6OB/TI2rPDf7 bmFH+DNAWpkNWuryoxPwmEIm3iwJkQdbpjvaiwauKeRyrsd+PCTuAmpd9hy785XstRiOC1N5F5tp R91OHZf0sibWfegWyGqhQgOqGh+K3S8J/eWuS+qUhJ1BacZkfUvYKh2x7ClEtzDeaAEEUI5//o6D E72IWsEpzaACzTwfX9/sCpGKyT7QlcOXfQUOInW1Q0ERXjUk32aOS2kQ80AuqH6NKHUv+ecuGISn unS/LBze7Rgutou48ni6S+ctqw6URyAT1/P6j0J6toKlMbq7knlGBy37ZTpeI+42TqWIOzNCGpoO sEWITzJnuxgAP2Ci+39j09XpVemVkBI6OqcwWeUufB7BfcuuIxeEEnQOjk2fZBfn2TSzdMHZ0M/7 r49xGwevpeaA+Zj5CcdAUf3xA27Yzj51YDvQvHqD357AQtT37fvVaCbSvL9cg9o55BgCcoS4j33P r6S0uFvY14uTBd1I8PWgMBVkkDN3a3oaDuiL7jgCuPCnykQDwHLmZGfKUuoL1S4chyFkQyc2DQU9 y96fim4vPpPYBQWC3QGn3buy8ZDegKoHjuOqnnvvhhkrG+fCF/9afNVpU7C04iTZ6ApNyHdFPkjC Sf9TLJzfaYSJMpv24z9R96R5255kAQULO1r9W2nwY5zeZZw7ohLUDWgWxkU/FjmMiAvyggOoJIS4 C+BXciX8puzERWR+lXJotmRq/HI4fL6aed8NGg1UF3M6/whT+fYnXd5RvjzrTq8m31ZRxQoAPRMN KWWGeIWcj7bV/xQ8AbmvvEJq55kqhUF2vZvgJanGF1HMZ8iMgabszd944LKCisQXsv5BeVv0UNxu 7enDOXts3WGk3F9/wKeWg5l+RRM5snx2rGDU3GVgZ1Pq11grG3vLwOZ3mqExnBVWqH4SpahWn/c2 oIJOTQ0yf6uNZsEpLcKAp6aqpkGUZXsoQz01EzM2v9ecpXv7okthmVrps6EpuMwKzKN/WaTHSSWP eiqF7m10zb4PJGVKRaUXSg3WtxaKTA2OC3OZ69JtNCFUhi84a6dUNsYHG3BG06SA49pNFv4S1s9H 7e9vOfBTCuX/Lfu5zAOcqJzvlIDhSt6wMwgiTlSvbKX5nZSrS9yy0TYf7c8TdYPdps+wS6851sp0 kB292pfFz1YFwKTTB6HiECcCjvitG83QyqXNV+LDYqIL6y+da+pG4019E0Gak/byF9tuP1BiCAcz 85Np+zFdDw/GgYOHWkm+IQGXfE3TFX9yQ5u5bLMZVXl3DYadwc5GEaTbFag0jx61Qe9oCO9vMhdJ u1H0LaNf1MtKAYrkKyHCExe39i6tGlENxu2vjYNCLO4EI+XdyTY7bWosKxTvZxO5QS9UTz0LeTa+ DBcvLlO9dyuufjcJoPCoAR7n7tAMQ7G6sQyeuy4W9Z0OQuxhHOrAngyEJDQhJvPeEKochee/xWU6 MM4FCOjaQQo0Bz6f03qmAh9kBf+znnL740qDRnRvORUogX45DOICRuTlvKXWw82L5UmJnoSEiAyT 3Tp6eZPRyvR5WSBGb1eceaDkopt6zf+XO3ZhwMN3lMdpMiFgTARQH6gkRtXc/xMn8Omda7Hs0Oxy ycPHXqsdvdtoYgNBAHwfJK5Z71N5iz3TbP1wWMmxilUqjgck6V9OuoLrAla425Uqs06+NrHyxSbe SkLj50Bh1jxKUDCqNKwO9h5xpl+P+rT/aaF54O1400IE3FlWrlykQ9aBU3CWOcHIEfrg7UirVkaU fWbyGASV6CKSCQbEXvzbdfwGjAewdcf+i2pJqrdTVgYTeICBdzFyn7jN/Od7K/xt1KwH2uYd8m2B 8PUOSCrLQCmrspy5UcMwIavzgKHw+TwDN3cGcUOQaMe2jKk+5jgwWu/20DLcITNQc3NBKIIKLwgz hBcMdcBDEB6asNCenBtwR8SjQtLXaOcGl7zDNyEq06dK0+/aAwUoo9IRfBTlCZyPcrdT+Kp3ecqh 12wmFXe3KM06Vjy9A7PIo14r1knExvQvCR+Rj38LrHrZA8/5WCInzGtPTgsWo/vQgAkAdJBFXBi1 JbxOWOprJ0FSYD1GymWs/XZSagNk87e9MhR0JROqBNrsi2enS8VLfIL0iywvgoNj8PWRw65cmNaf wfnhyDy0h4sUyzGLiqQAXOOpUkiEyhj1DebT1NJ7V7Z5slgk3QU4TAp3eQxwx396MywZ22H3tJ9l PzjChQU1OiNdJRWXmFL0Y9qXmxL/7ZrX3PSwtTZnNkLCIxQ98U0ZuuD4TAilSam1Af5Em9ED5qi/ TsOsuUuJcgUXe7kuLMcRftuA8R3dPkE1A/yKiZQJD3xi3M7Wwa1HnrFzK5tjS92GjO5xkUCDtUN1 knVGW3pJ8Z6IOzMB4zm406Bf/udkCr4rC1Eh103fBvIUej9aaynA1oEcCOApjMWpL+xG/KUkEa0y 42Av5cxPNZZrDY+JQLnv6MwTVjIlPKKlJ7sFU0MhGz3k/mZyAABajo834JgKiIIr+CCuwLqnvOLI cEw8jb4TlnofkpVbjFLT+qouoYvTxzfoGltnELhYv7N/mWUYx60Ttt5wN/c3j43DDn7UuI/nokys cFFEgPZCNfL+XoHsLgtun4UDkFJFtb7puwiLHeLLtylK22RB7eVxNdigOeqCDm3pMgsyZuqg3CTO qsXoFIfwdnQ1uKvAuqepFhOcDQjdP1SgR4LT4Kdn0WVktTcwxKOPw8Ex9eHTNbClPOnvfq1nBe4G ggycFWEZNsJ8ZQg5I+26uSMRK/Ei2Op9MAc1MaQ68ybKZ3J8fxnAl27LQ5waQeve652D9/v8PiMv 3r40Zi/j8QhyNde3I2mItxICNfFBuZntyuepc8JNqWmPhRWi37d9nJU8OuWX+TpYNr8qWnOUCfso +81mKDRJ3m7Dz/TJ/ThgIU85kg4Y6vdyVu9Xp04SD66Dsj+X6Z9SYtqpIcXA/alSxUcbYqV+12HA gqSrYRs7nEt0fwjM6/RfN0avPd/v4mU99QQgqF10xeUmkAUKPCQzGba97LDq7f0SEQ8KGGvpCv6v Mwt0OeKCYevQQYgJkP5nigx44MofacCXa3EZRp6MWaqfvb0Vkxd/odQHX/3b1xbObBuDurZi+CxI agqFB3Za9SzSkzWxOC4AKp8FRZAhqP/5Boj8BB5fEVyicTPenh6eYlhApq5esiWNhPxXaFEsrGR+ 1YoTfV7VSopk4tzQV+yiVleKD/XBIawaGyJ3b3c7meIRa4mwVVpWtmI2YVXPu1wrgQw+bCH3/qoC /huF5e/fovHi6M/btHtkgipbwPdW6ZonTmHENF8FDwa6RmOpr1qZ4JstWxaG1ZthMgbKw6TCdhxK Pfyv9ylhAkPMXTnFqSSbV3KhzDCElcX53DA8S67bNAHiDAWjAZBjEaZ6MZyOO8pSCEIEw/t5K+/Z fbDqnyTx2seG4R1aKm8bMo5HVVFd6O8VXazl8w87jkIwUcq5rA3fdHOjdeuzykUqEWqY+6JIMD/T k6dS9p+i2Pcyj+R+TZhYwx26vuCRFzpCB/ThGxAUnstwwHM22pj3ONgI5G4EfqV5Czi+WDaMYFgz lrLtFXBbImSfcbRnKKKewNbTXMBOGIIJy+vIjq0zIhEGpgOE+YzVTZbn323VQzN8cGxxLrYiuHdO sWlmkYuD5Dd+d+1FmfEDggUVN7/XKktm8ubA4YkaaeY1djYSYZZiLElfGCPAniB6IJgiF7PgJBcv p8WJXBo/Xg1OFQCeaCh8rYXsZNSMV2QLzsQDibIIpC/LG6KuW5oxH7mFXGdQGK8ehyy470iCvSx9 HvEX64/WTRoxDKQg1/P1mUYXEzyD4MKW23FsHW4VCj/7+ODxaPkQ0ma987BNAQ2Lqc13Y7oQeDlc 3v557jnpo4elFx7MTS1WQooMXTlhlulfyJbIsMn/p0jKknRtU0tbWqw63yKbIObvbufV85VOIJjm 0XQfRJ18+U459mwejXVCkQYJxLzpTxJVjqWTVI3+6kU2JZYVIQMRz7AFQncEGITRKpZQ7j/syQeA t5sEq/KZBe8T1W3PzAOZWTUNR2aDNtT1ElDEe6LRby+I8i04byiZGfIW26iw6QAnw5FNkMRzHQFZ BN3xOzMbvtQomjcWMflkT+39jukzl10Vv7vkGRbRXl1bRssEFWfyc6O/gixqg+5UFGOCDTsC3Dtj Cvk7m7gwaXnp/In4I19UconCyi/s/YJuXx/fB9b8hsBccWajOL06cuddG3oUKBqOJhjLLJkImZlF DFBfmbpXGV8ZXUu8281/Uh1NcT3rdTtm1OKdE7dBvNLHiJYPeayAiIpWo+L+XKwLWK52DBhnTSHh fMEagj+n4e9z6EvAVUxDQWmXnd/p1DyWA544xHuBLaUtGMGBPRRnTGRWSwV3vgdyrTpfJblLP1iV q9IP/+3jflbuVfc3pB+1I26AwuDRFDtRd2p+7qftBkj2HimCXRLFR4yJKfFa/YTYI/gr3cLqPbTz xdKG55EztnhhlO2HQTFpWI93V1i31b9ekzQ2ON+j4sYjMafq4k/KmsHsyy02IwOd8iQaMq4wazqk uRadyIgJOfcbttokNseKygHq8dqKvSX5hmcp33n7EIOJOn97KiQGR65WKHYCIh9AsoNuQgrp4BDK XC71bF8ngNy1enG4ObuxVaVBw7ySkmIkjua7224D3HVvsjzO05R0+pD8UnfTKs3CQLul0ptLVlqx iwvtBXyMCzTUOZ/8epWgZwazo3JZfNNi2m3BIDvuRj9SO5YdSSTiejhlt3RuCkJ38x+lbY1tKbZW IbyuZIpYynzharY7ft5m9ERGg5GvmL6YT6rtmKsdUR8DXc79PLgV65pVUwU13pZ6q52qy0vxhVpP hT9LyM5YDFwLS1zS/Swqyyd/vvahzu+3HfTeZLUxOjsmMGPXY92rvDVyYpxuXTLyy38DNN+uiDOm iVyaFlr/sV+9/Js+dBkHHzC/Y72A0MEtE6YRu04qXo15dNUjDXmM7iZXpoFY4WgahxxX9EfGEFmr 36Ser33+RnyAOPMm2x9XQFD8QxWaVLHz7hlcnNbhNtL3BD8K5Kh9j/fy8TVJRq87P9lWqRsNEKZa jMl9fjl8Zy8fiv6LH12o4uERyAhQu6wctI08PzHk20T69KQ27ZsJtibBElIMSQbENF42GzxIbfqs WD0YlRfW8GgpEdO006hPFkIVMKdTPBhZBOPybUd8eUh9BNYtd1X5yU8Clh3fm/q7043ds2gL1jqi nTKno9Mn5ANt4XwKWsgrrqsO0yWHR1/uf2Swi2/dQqmRsj5TSVqeXhGLXmxdsiWGNqhUXP0IR+So oqarNPz4Pqx1HWS61yrIs0upsNz78Fbw5c8XkJech4UNGtMYKNAXDMyL8R4aiVdcTRoeaHfCEpmV TQC2kf9pmiTtlyqWr/NqVQqTDm8+FEDOGx0xyJvD62xCJg758jg79KxtONaX4a+cGmT0uqoqGfFN HmeAJdmpWjkO1ooss4uPnhin1yzWzHicmPc0+kgaDAGnqNVB+7laNoOW+k+88liUE4VrgVvLjrOa l6GGzyzueJ5XLMgscCsPQsYucfmzNk+FAhRFwPv8oWE8xwunsG2gzWqlOi6zAB4aF88MLjNfdPia +X0GNcGnsS8UYe6ojk/YGZ4fG3mAysIPRowljvsn1t8h6KQGV9onX+UxRAfNTErp7L8260BeZgGs FpXUxTUNhbgotC8qQcRpG3dDgFG4bJGEsyYMHB2plMR8lB0LVpbPC2MIJS8y7AKawhKcJ6tDfsAO 1F86i1Bx7s66R0Vveo+ebGESiw6pvaaw+fnpAmysmdV4YRalsc4h+ww9pEDDkAQsVr205EZ+1Sh6 jetcgtUusSF0+djQSj7cYUNXfrvBl6bjXS5HUdP2bnKoatGTo4UzV+FjGxIuBh6ZmkUHWp41Adgj d9KEXzFSEjr73sa1ueJoJYEjT8Od7DtlqMNKqUjtlXBTX9P1X43g8kcHDkrDKysGM9f6GuRJUy45 S0aaiXjaSoEPmUbmX6jby6zW+Hc/kGnoZEQN83Sxco0kd5enIcEnQ1CHeTkxOSyiYEgC82ZvSoiV D1XD6oFlGRj8REROOctViai4hSa+uQvl3yzQYM23RVLoIrUABXdhUwbcHkx2l8+aNGEdV4tU7tmN 9R/D1yqx6fREeVEeJ8wALeNcD+J8M7frMXHXUjPseqXWFRdQuYXW5osl0EiT/Qwnn9jcjDLjatXx Zy5Fp9DLQ4r3lXhO1JL0iIyh52g/YBPB12SU0v7us2HMt+i862wx7OJN9vPTCIMK2TPXpwnMtjV4 xMwu8OU3S0Be+I0nwsD0h/LkAeQbAH9xEzi2qZ2Tg60/xTKXbwLtpjMVM4ymnTB9Y0dkHLC5wgbj 0Lr5iJAvMeyBfpxBGicpY6za0/sixIaLe5EyQV0LAY05H+lrgBVSt2ROgMPo0GXh0nsXghPg9kQF gsMVn7+i/a3Uo5uL+AO/xbXI7Hxm45p5foE+YT3Xu9z090xqGAJ3IGqiXcIsUUiuLDTrJfTPfBVC Puw/GZv2h59GN1itFkGm+gO+NlRkXUuu6Il2CjeUEa56B4+TX42v17kT3O2znVzQcjdCapN+LMWP sB9Gbg652VChkFGpLTtv3wv+xOMzodpYA27v2iT3/QxmGMhcE1Q+9r4Lraxmd2ujJGx+aLyTVaNY 7j3vnn8yrC38LwFLCv9PxjhtTQEogXVvQVIfyF3HIqAe7xiWJk1hL1iMp8zDh1go35sLysm2pan+ j4kuXyFmlllFG88UaBjPIcgJoq644/yUybAqrzxIrN8jSAxi4IeKRlOhhBoToExEkFZO1W21nmOz WHc9VsfthOtLkaLJN+8c7TzoQVxOfjdAPcwvYr4A5jUZOH4ll//3En1lofPKaJLpWgsYSKrb3uB9 CCaagYc2AVfx+iWaWH6ePAxdMvSz8dNeaEP1wzqVwQW6VCCAeyL+F4fwtg6+MFUtDcn5NeAWltc5 axOMRsNWhySTumwGD7VUlrDYXkeDm0ndRY0wXpfKL552KCDw0FEu4IFoR1w2fl6EV00+gXe2B9zd /uDtf6dMxrBvWm6hoAZjWFtYyssnxuVAmg3f/INc8ZTcncqOT3HjtIkmnA8/VAXneL0HKiASmE6A uNHKZAWns4KORNqr3tLVKhL/aONtP5MIW3tf9nBvcpEVFkKgKmu6hvXg2UAaNcBIQEMX556mup82 lWChBf7jXBRBdpztMOvzXfT/tagKQWqRmkwPSBvAHjJ6glHSnRNTm7ApXxJYagYLIPOQZdI6PruP z61TJXuau84aT+oU7HCv7iN6PsvUqz6tGIwd0u7vKB//OiQGXDUdYE2ZnzU9vPmzLcDCtre51Cho rmAYQ0Yp0jAOk4J/NFN1WSbgMOD28IlGLSXBjZ9WZfXux39BosUjlL33PZu4n4+R35DZOXu8RDb9 iNGfG5esEHFHt8BisVNJlDFN4jOjRVEoXeopBZm0AiTex7yXyAUkNkdkBZ4A/gL+IsSNpIqquRPh exymqG5r+03Rnh/1yY8LfIGzoqgyc4Xo+U9zQWj4xLH1vX7138JXL6KWmGnMaNOORUXtDcPEdrxK SCd3Z4A9fo4fdu6STl0lb63gFQEqJqeJcwjr6IfGgwNx9wOcyVBQQp7FPtE3R45A1TbxzQqULZKL z8jC7VDXAlsOVDFi9MWZZd88TWFI+E7neiTWtPLJ5097FSb9shoFsxGycib/4WlrC0hoV0g829My YQy9v8sqpkKFvbFwF5maUqPMF4gnVkgabklT2Cs9fZ0GAt65AR7xnjNTumLbTOa2gfGjpqNEYeMM 4YGDJFtTjysMNXv0tM+eO5IGIZ0Wh41fiwXmeGDlGnaKDpf2mlEfH793z6KMClOLUvVTaa/SGoat rkQPpc9unXAxdBy5aVSL6EOFR/aU9nLOMmvTteSBmy7t30P6i/FOmGPa7z+WFZyVWvdjFAj7WYhs cJXIIc4SakpkMJe7MsTHy4aiILGS8LbDPiwzXCGtshcnWgLO0Ptt1OgFOn6tK8fh+lMKqgyEoJnG Szdxg+c32n/xkoEANTJUBn3monwCZhGlqGn/btStDvUWUbvj+N1RLVZguPLZKDn5ZnqMl/Wg5L69 9I9UYSnd52xW+kO/YdNT9TallzvozkaIATRFVYaJ45SIp5Z8tvZSPxdzsj5BgVNJUz+zsjJ8w7FQ mKLfvJRlHus2YfO5Gm6u7RQHY5RqdVy9YPZdkXAUpij+8pfuUaudPiAW5cfOIbl7CYu82NWHPX3K Dwn7M6u9DJhAf2CE7FnEHTpkkP3SvhDbqYGdj4rVerExcsi9ePKbjJiAmyQeHIZ7K8O/ENDtkerw ewT9dR8mJdfNufelyTO+IdOP2MD9v8BHrW5MpxrQdsMsRWd8C9NeFihzr1AQKeeArlPPe+qZX/2/ 4H37OhrCVkl416DjvkKl1sd0cXvBWyweziXQLsHHs9S4Owq/dFCpvhyYXnVpQ4h0tyqMtljzJ4XU c40sRO0KqCR7h6YEabNasu9oiN8opMFN1RYwQzcLj+ldRp33PcFSsJZUjljSb8Cf1qUJBpAT08a5 X2q00L0S12D6z3RH5WJnH41I5vNHI6CY1C7H7t7OjuIWjGA0SFngV0y3+X3XxeKo6+1INexQV1wu zfbCIDQc4cEoKI3LKCdD3mAPtzjzZAyJUsCiZEd7MhVUFM1w2a3nKpLKEDHw+yrZxFRak9lUF9bo xufoGvHOH2JrQlWf4wAuBJMyAPZeoq8FY7Hn3KCavGp4EtaG/U2gqSgvEoR6znJN5p57DcCemOT+ nKIJwqz+dNJAr1BeJIsfL4XNloUdtAYxo02bTk2TSV4zun49w/imi3Pk9iPvuKK+ifgyxqo58C7q ZFaQamJURHL8f9C0msBhXkZdluijteoXu3WmsANPDPOlTYjYBxCDbUKjbw42mnRzRkHkPNzywrz/ wt47QtnU45NRSz7+ejsn3e8yVNhR4C8/xrVOOEsLJGssomZprAi/+gSWvFSrwBwxVIZNALn2KO9B u/coMFL8Zi54NINTCxuOxLDdz/TJMziIXBC3iJDVpn+melKRhF9X0iB8SwrduEkfjty0RBTfUs44 FhBJGZ2G2j7sIjwHHaUofa7vFHMLQlaGkRMQ/6NMwuami9Ls1N9wa+SsRpPMv5W2zvfkwoZ516xi bSHOKHsKTdiTr6ojQSkU78bqstRcgUIQOvJXqHZMpiErx1ZxnLCpQ4iHHyv7zv3QLoFKwJ8NlBva JRYz/8yIVCXI84p8Akd+ATBb/cOHVGtKpqbV7VS2w6ZKvbuvfuORv6y+FvkVanJTQ6mJUtk1AR4z w3jmUgWLfOX4iHG0h59OPnexp59TdGaetionBIcOclzaNrGMojeyvis64Aio6/auYoMg9AZ4S/q7 8o9oSv4ef737nbjQfrSQcPFHcBAHRGfjSm+gt5Hz5Y5Xx+gn10v9A64bObybEAxaYwkxRU7GTbH+ samZQAE7Yj3pVEQg2lzlqpAVkLiFC7RFljZN9n6IRYthxcjwZm8WtOjVWhNGQwd8v4M3EXYzLiji mTWaeuCRahG5gDiSaHcQaZzXGmVT2tzV7ocMvGEL/bbHgGINvl2OSyj/wQXeTOPptGB38VSJLE2P zqYUliF2rtjja7GP0XK4Iw/hRJ6CJtpIu8wwrN9Ytw9d0U6mXeZYNBAvHcNAxBPFWyGq5zWb1GIB UvvMP7+dfF7pWni3/8XnJ93oazkTHxA6UYjtqTA8ASBujOrJjNovO3F803LPWQr8i3mxLq+7wMDV InQRqKla9IUbW0tMJmAOS19cwnEzSQxQ/Xp+hE7XnMFAXLMKc5v1cggdnJWFy2PQ7254UbWX45iQ i24B9mhqzYT6/E3M2EwMB71/+p/Ep6qmCjhfN4TRQOeh0naUh4l40TIfBtwVkV6fisc4yUjRU4jM 9ACle0+iy0H8nRkM5C/Kt+562ImNHWYEc/ZMZt2JBNLCCFmxm0DVvpYZ1/qnVcR5M4uXCsVdsMR4 9NneVSzw6VA7gMEvPIvdD9+9N4awFYUAnZUuZEXQqwoNhXCTmXh2UkMvoHZwpGwKtDVkUQMp3Qu+ l89MhrjtaVIUWIn/1FBUdvyYzCJILieV+9cnt4UUg3Q8g0+7PYdP43sjOp7M8uaqXyIT920O/kai ChOnMAJ9T3L3RmBjfRidWTuFYzaGmgrJI49JOyDDRWhty/wyGh9zWOy0H1N1OPw855hpgHeD+4TY s52uAQmIt97J6oEoLSZXON9xb36dt3hVS1S1ijdi6wksPvbD2wM1YZNnskLz77Bz52kk0iELQdYJ llTWYJLCqrnDG6uAJiDH1EBOu16LA+hfTl0ucAcLbleTfRRt/rM22t/i/Oe/yUrRa8m3mU16j6VI S2HIU1ctv75q6X0NcVIM5wT89xi3dULeYtb39uGPZ2qRLiOxCGw9Rgtw3sZwMqmOI6kNIwO0sLEq J30PSBjbCs4LK7AdNz7O1iL3ZfnmlxxfOyu6M82eUIp3c2a2hpJLlNBc9ozKwehBQYIUXibuxU7I kZkhYqTruyWjKdyOgZoDcN2/vkfCP63GX4Pg9tksgK2jjqlloIXZfuHhGqjsTr93xBSR0e+2q452 Jf6Hu4eSzkmzckK849Gs67wrhBPVZFc8X8JkYIU8PSPpISyd9QEwwhyLH5RPt7IzXxpFPlGu90Mu 1mtrCktUfm1Pdf3krqSGmkSnZN2g9Ucu36VaRCcsNr9XdJ4da2VX5xLqGIZx/EWb6FWSiWhUuzWA MJKXkwKdEalCAbQVNPyErbIrIF1DBj9IiY+Wd5VJ8rhBpw+lR+S6oLHWAexDNgVlB6XGKgVZqyNF gTTQmQ3qM6Y6GU9jb0FVrhIttZkdKrWTHGE6FDbrYqAMEW8/0OPXvBKHP5HYLI/qVwNW/biw7U5+ osCzcWA88HAd2bYK7DtTQahRwbStKedpCQNU/Uy66hHjI1F+OGGrLSH9BwLltPLODAAlCSz1rYNZ FGmyrTv+je3c3y6wwaDxgd7Xt4XUxU3sESQ+32mj3aCuMxLGAxTcn/OMnFcPBIXxQkUt5N9/xnlt rJuGjsA8kXn43192bO1Ctl/8hFsj91p2H+AxQeahDpC61fzk6U5k8sN0+80W4mk56ytqeMz2/Zao XE305Grgy+Zs7LfK2UWRTKUlbu7FEei20ocyQ4GPikb6uTL2ISC+2wfRTw4XToNcdIczpY65e43y /VktkFlbQemwvuiRp8i2JD2lssozUWyMVCjKAhgST00xr92PFQRR/QCzuhItFJkBjJEncFIoaVPi FGlPwScHTagPEhZh5/NqE14h3nEs95LW24CbT8QmCG9Nb6owiDZE4gRHSb2qFMMU2XdH24czoLSg 5hlhVH4ZCGuKwR/rkrS/gddlpeiVizrpDov/Y+BgalVCQQI9tyXWZ3bYcQVspqsS/ydzayEr+LN/ Flcq+1cWbYuipa5sKig85UAbX0+xb+Z7Rsz9svJ/6GohvtzBg6f6aCkCuIMqi6IF9M5stk42qpGb eB9fe0ASrl7rMdHaUutOh4NtPtJ2N3fjGg/G87jhwBzrTG+4dsow7/nHW8FoYpSlnMwwriDnWBKE KfUs1dp6PoW4sRqAZE6287s28rZ4AwxOyEa7ITqgGJqBTQkYM8yQBQP0cq9GqeauyWUMlD7Lq4Vb 4DCfEj6pvRCFoikaGioj77tOyPCiMQhPr3Hpwww+M5B+T9Yt6+HQA1lKOruVj8avf6iB41ooYquQ yGrugVXJp96NWb/PO8VySNf9D9rYDCmjpdas4Jeqjyz8IuDYTTg2H+N0kIdLEuYwLrENg0UppA0h PKt5NBu9fi2sttKpnGV70UFBm0UYi0G3hmH8LHJ0yoRQLrvBoZN7t6GN2md82V8G4w0cbwfo7+rT ctFcAEAzsaFXaxwOlORU7e8rs9ktGp+L1UobMh54dwrQGyTmYHakg+cK3k+fXYTZnxsRtGI2QUxj UeM9fRu0gv/H9ZG03dkUy/muxlFKldZPiFD4EFej9onh0Sky7oQCq+36orlzVFU4zA9xKGkS900N sm8QAukGA1i1YKidMcpypsAchXfbwPmzur84RBK3r5b/Ry5rdwZ1pNfwlHaRJB6AtzeXhLVYgTpa A0gGTjp8mg2UYsun1TIKcXnq3+r81qFtBdglzuV7BFbSUyWymQJ8TG1Pp90+xYeOlf5l9sSHn0G1 S0rmnVUsxw85S79bBYK4T+5lwyaZI7NZQj60w8Z4LiDgjaD0zTz5dEyl5DzQJHpHbrx7lCPZoqOl vxZnIpm2ASu2V4uDUwAqjCkHjZLc02Kz6uvJOLpwf71RE4tQXFOEn9Sbk3V7/2GfVlfWQf5xIDt2 8Xi/P6uBDAzRcVxQ72CDmCupviE3oNzU2MsERvCTf2toKQ8hebJWoHkiBoMrX9BeEj9S8N0cEh5L jyTo4qv3cc2gRA7n2oXIUTuZpbsh7yEV1sUCK6u+yTQ7OVkfWpjSTEoVNxnUlJmOVdZ4jF6tSuzz 1TutKrlDW5JkVBLu/FUwGh2g7rs96sKeVd1VP6bd+E+NItyRgjfUto6fukLxIADV6SY5DkmKIWfH 3fknEmnQVcv0Vl9TilS4TyLg57xl295zYvZKLekkVbPUulf4g0GsmEjKTZptOQk/uPADMI1w8UZ9 Oy02H4l0fBLmH26o8xi/Lt/9x67u1GU1yA68wBethfiRhd1g19IbXSlvdtRSvQtroC36jwfrIjT7 ijCyGaY7CvbX8j4jmbq6dMWh1V6wJG44NPi2DpoMKWz+34Y6VTZNHN2qqcoy86sUOEkFZpGD3NXS nkETbEkv/2exj9cPCNkWyqZDu+w3M53WAhRoZ6i9mp7GT0RNwTGaWUr7AAaNL1nQNy1LQ/D2pPk6 GE/NEJL5Ff6WRDajXK8m1zeHaOozpaQpQxXP7TKnzMD6GZH65YLTktcqlY9bC47Jq2B4R7tlkK+/ 9evPMlURBOY6A874vbKcqb1r4g4RpDxe7/n3QPT+jvPVWFZAIFT0NCZNC85ADA+bjV3KFV+9rLVq UQIhXrVfn0g3sGJ8E1HwbHL8tnRNAtQASywY9ia695Qa+6stpYRRv9b0wHxu+c6jo6PsE86S2g3/ 5Gk9k/JHdTI7GtP7Btm53cE3iI3VR+Tjq873BqSYQG5Mv1bK+Hz1caL1Mi2sxTPBhyKLcbV80Du4 VzD/8kayobJajrxb0purFpkD1H/TU4cJ2Pp5orCDoLKnHOKHhoq5oC/jnwRmI15jUIFC9kqOdpni 1Q74m+yvfPcnpeOD1ADwW3GZbhUAgsot056C8Bb+lGIEvhBOcwwUpzVkHHgtV7/Jv7iblbFz13R3 s3tsohQRUWQ2O5JhYB8+v66vqLKsFdVHg1qCfbhHeboOJ/z84xlHTFm0aZvBpBwjB/3DwoO6iYOR 1flagfi6dqRGDrtnz+cua09OqIeoDt3t5pWy4pX83wthyvLSMzM3N5+/NQqFo+wR5LWyqosIyAv8 v1kSl8gS0toi30/pxNnVDLnFyCaSrYWk9CT6JvQCX1brZqej73ugDfgdJzTwxj9BG1gA0QGFuvqf yc2nlKehUw4zNQrjsyUlauHA2ULJptqinvBJdpjYvgoT0iuB3vjmYGSqekv6jN/KY3V+I4owKJba wrbHqg9tG5KOAaxDI4nzoEqBeYnMfyyN78vya5rLtzl6o1bfjIdsZHAF3ACiX/fLfwNDOmAYyaXd wnmBp1yKkLF2MkJQxJCPoQIHikDqIDHTNNrM0OS4rlDcDUrBYwpGzrvvq84ae5mnjjEPrs5ABELM NjcSmp0XmpBz305/Lwq3kFb01zAbbkXXRN2bMM6g558/FfJ6eaZ0ndmcZlPKVGv9yPs7vhVwmj/r pfcExBaBKWsC80IwrnLLAe7ZYSsH9RjMKYO0vlJQO8lXkN+CAKnnDX9hO+OtLerH7jXtiR22IPoU cZUBV77OxdSQn4Y9mEPFFirLj0wAq747NbUMqhYv8KRIz1kal03Jcj8bzaiw9ZmlrzH4AP5HJKjv gxVBvvgBiejHEQDfvlh+dZU9kN5Qnb2m8tj4zcRgZUt/WICm2QRYQTUXYw4lm4PvISZ13l45j3jf CsWYC4Tv3d2KR40e9uML+66JoCxi46yxuep4jcQgvt0RlWfnn2z2l9EPiuLI8jt4PdpzKWQKRCwv kbDtZ6+8aerqczti/6aIv4mlNGkLdSNXsmxD/ipGxoMmuY8GA7Y83pTOrD9s62aWgNUX//PvUUu8 EzJuAorfdk7P0RAz/QyknIMvXxciE6uy9EFkJXOELvr/XxoV7+XYs6QkUDpzRqY3m4RKFZMQU+Yb if40SScbCrWBXGcFmfWgnyv2fbZB2pymkDHLXntH8wTirMrBqjuhPpGqrOZX36m1A0H6g77JRD5T ZA0FvNs1ssNrPrqB+yVM9YE2/45Z+nwiwGX+sf8yD1snWEl/DD5+HfPLYiInIt8GFvCb4dt9W+P4 StK1NC7wY61FrMxFl5W+pW39bZaV9Am44b78SSBZlTy+O+ODZ2y9RD/80QDgiMvbvy8/QFNSZX2i wdQDtErADX2GbTTerspoO4CrEIupFhcn1rpIovY67P7OBgw2tjizGnskPJLUFhcYubSZjBsRfYK7 m8RX/ySPPA+47GP6AHCUDZ+4Zpw5NJHchA8C+3c1r3Ga07C4GjLqczxQ3jj7JrgcKX7r1US2DK9f DzbfoU/KDcmR1Ml9Dh3HVUtic+VfSFLLCJeHxFQvKjJpYosNWmQKy+GBAit+J9V4E8MZUlxnuOvR HsXDmHncjFWWM9sqn8UlPJUHbT4XDvEfKVzEbq8jVW/w9uQOg3pSrKzra849OkkIjv0HsVzFD8cY 8GYPL26r2jtDkJne1s44R9U7whcuPm8j11n7FMRnhv6iGM3UI1MLkhMJjjC0tean3RcZvBnpQNxQ Od3UFQGtODnZWV9dLMa/9LljdThdj+e0NkaUlcrHi1euV5K26ruc+UvqdyD0IQn0i2AJTXnlQ66Y OOd1xS4viEVtOD4q43aFOsHkU/eym9G5ezDXZFdAzNiB023x3Ty/qdzQERy3BPOOmJ8qdRxMbMQ2 MuYxJRr4cbJlpncXKOs6EYBqdIWpV4Rk5xdLAg09pUud2lvzBTf2SwEuIT68dMuaAkQrOr3w8/Q/ g/eeq8QB8KrS/LMb71QJSWewywC03THBuOGyOTwMVOxqsM7fiwL+le8uR0r5OwhYaf4zRnaa7WOw +PH38F9TujsaPEw4BoDXerMgxq6mFA6XJTiPRkEKd0uj/MMN/uMiQqoopGNPUejqjvn92lIpbpVw uNWVCE8b/JoeyLJEGHDzxV8DNBQrE1bSdqjNYRxAOYivqNMVyvUxzcMXYvkFsKJjcZ96nhZKbRAC 84o5A6sZWyQbgoVhEZlcxLgFMh77McuOVU6peQgactYlCUl+33yteCktq4azXvPmjqwQz8N8+/rn ZlgTvium3XscZrHQyiS3nsvkBNixTyZnK0wVyq2S+y+zMEKCOazGMuhSCPpnOw4oUh+twEoWssL2 fqFXbbzxnVYns393DecwKjT2OklynMrNcTsyJurhR2xlySkbGCrRrhJijqDmFHAAdai70t1olvjn pTtuB95D0CthskfVbSbFOUc2L9J7IMOgpUsr3jn64c4fk26DOaolwcQ5fR1VvuaRgWvKpZqVsGLV ynifGUSUET8cT+XXReJjp7G3Sdx72jSxpq9+R3yocrNaN03iz9QsEVtXGAMjlOEaY0sD+zNaSiZj gmWv96Y9hNEu1MEAhun5HrEUDzzKlrm8eLbLk9FUEHKzRIUJJBQrQYQU4X2GhNOR7ApWZvu33Nbt KoVCDuVnrg/Aw1OZ/JNRk0ZbfAPimU92SES8UjWvmVJBOtbs8+5dlTG1QeBE+p0ef3/4O/Zjhgd7 F42+bClzlsc4MTSgH8gA70xplGvq9oI67jkJfDULcZ3+rOUA0CWbBMifWFouSeiBmwaJ7lQyBWzg /C9uDJOYpYLWlYOyjIYEAfsu8X/zkw+ehlvoHIX867vAq7Hci1nXqA3F5d7dauhwvFqKIX6HwTG9 UkUYSj+kYF9/jY/i4BcudVhYZNSrumiwzxGd7iT+0xV+Z4C1bpJ+JN/nCh0QXUzjwTcgTfjdyEpg 6JgQdGe7LTJ8qN1RJ2nucVVkcm4yA0ivgSbeh5izjn3/gHv38bogCSqZPBE+q5O1EaZij1542Uan GPH0peDzNTCD6efRO5sZAR1ctTirHSHY/Q4n3NPx/YX5dtuZoHbcLXtvNPygGuOn9QBsGAaZHfbE i9zhzYrYWWtbYY4L2qX5IRWNefM0eedo+VGyTcrMU5UgQSZXNTuUO1TWrlV/10e646YNmpdpcWal Uc4VovhJ/dtn2EoKAExf5qcB3Bfz3Vo+CHncIABRWWc4oQMeP9r+ygtntdRGXAcSE0K2ecDNg/UA SfG6hWDA6/wleLle444cAkJkNu6yKOj+hA0gaxMU/qizXqzm+kbtVesickEfsuHUqM1TCEJqkYz/ Q0BFaj3rZth/Hnq3YwfmXhx0P0qh3RwGtwMkjIrrRXZo2Xq3h/iQGjRodSPtJ5ajwYmLQFIvDEp2 JxiV8mZfwZWjhU9pv91/8qhO6tvV/rugO68CHC5Nr74gTPS4IS7NSVao7+2e1b3Cm/9fdj0KWANI 0zKhDMjL849ZrHr4XGcSDSwwGWhSzF11wL0smO57b2oyEy4flQazG3U23I0pdSOTRIyqfzWyMdMy Z/RYyzguwlZLLxGwJmmkNd3+lYkEjGZ6NOvG2CcDNGGffREVBdIRSuwzt8+0VVaS8Z0xHeGcjbw4 8P4T8e79sEI04xT7l0pGiPEHNT3WW2COsPsUP4/P8oXS0DoScjNMaN882sVt77d8c7pZgZQFIszj pEfhLopCm73jQdZ4uRr5hdHYs7BecTcEm22kxpjHSmkS8lHFT/g5PgzgpY+DQslZFq7hwabni2fs epgiIqXVf7yhD7bv38+arPTIsuIzj6mu+I1l8jnxskWGyvyv645tV3MA+i6NYMkytejdWMDkwOZt PJTodbt1k7ezb+/AOUf+3j2uytkLiqAesRhFNUECqzUmQUg5jB6AplpA7iAoRuBPBrtz8fV5BvqB 3eEz+StKbbQsWhYHqw+O1GnVaLQJaI+u+rbIC4zk09eBoQiioT8SXZV+//y6R4rplSOQbZ+FpiUx 4lh8mhbTDQA4PQClOUN5NWwn2RDIU+4TBMzGET5pM8tCVBuDhrFgIXRf8LfPV/iFZLmPA6RQrTQW /2gZoLXVPDuwNPFL2bTXKV40nBxTOJvaQvIXmG3Nh2AnSqlVKL6TxX1OW/6jOKAVDSS+DiEYv1Ee rG49KJfwo6+/T4KCH2aJOekKsHCiDCJCthbeLCqIT8y7Xi5TPWr34yW9P3BzVVotXAToOa0eZnAY YQdnnmZwaN+v6btXQZVgXOthAEDO1VNQsg3GgcGy++dL9LP5Ly26bXoZDKdCT+754KGHRt1ozw0B 0SFzEawaDgEr3SZ336RrrqlmaH8erkKlwA8fkMMkQofzMxCZU8Pp5XCbbHxnEjVv8/jxgLGBL+WL hNdReJSIpVHxjAwFTZq7jNDPohSlgkeMVqOaaNPyAs/fOn/tvcSuZSJ8u8IvyGf8bB5d4jR7tKKS SLChM6Jpvlza197xC8AVOf7AnfpRzDBCbwOWvsOq6Um366vClvSmIkoUykkT2t/uq7ATkx8lBiZG ZJFMweVEPLja/biHk3/AdalX0ySvr/5M7+IkLFCNG7lCIU2fj8m/Ckzlyjsn+zHvp2vBDTh1WuXr wS6KX4fQL6XOUFLFjbT0JTE1706Y6fayDyGuY2LsycogcOTbeKkk0jwhhlNPrVLdzndAKFOcNorh xBIFb32lorfv65hCjidT1jXjKWp8odydNfpPJe1Nug5uS2HXeJLakKy8szCykPpSj2Y7Vfn9qgPh 3sJmaK/o9yGLI8LlV/+6ALuzZDw6aqZkqn3w9SDAuUn+3L21vO0c5fGdBMvTJ9TmVhRX8NHHQ2fR OGjH8Kg4n4idAmLD7hJa+JLIs05w4n809Hb7fFSEUzknzOpH65Vh26HLVcw1214/pcGblTYfMGCj wxRkvdfue4cA4D+YIdsHO/v7v9857KhHroJu+d+OGr0kINe86WydLJaTFEzYtmiYKIcrGhpTSbVK 7kXg8dgJwnbUQccv7l0W1AeVSsxktWa+ZziBYYAq2zrvoMqqjc+iwfvBaJKVlRky5J2UIFoZ8gQl rCumJV5rT0Qp9vsdGsNMAGf2M21A60AyIIg8f+i3NTHyrxfgrzGqOtd2ay9YRx/tsUJ5OGweYUw7 tN/IRP8IePZOSb9q3RsLxQ7CH3fVGqFkirJtarCWTN4It26ZOQwJFHUH3vhtEiKe6liA/xGH9pmc hGVKmb46lbObhdb8rDIUzb4oifRf7j0kul0+WSbrujis0yrqhl+ljPLidzzkksBrG0Jc4dDriU3R iUFEsezoaDv3Fgn4CRFMaC7325drqmpVrLfOLZw5X9YacDr2mg9CSURXxlzjeBvlqWzldqGHAmVk l7Gfm0Aksl+C7L+gTUuOOm5Hnqk5UBtvUpIhl3/bS3UNGpFqupqbcGaz4W0GzcdJJm+JhiGxb0vW OQmd88kiJlyHyh57GNzNM9hSa+g3vx7yengYpA4ff/Wk3BiFn/4+Lx4BTPgo87lzDSorTli8N+pF PStazSdMSfStHTyHqKkRhxK8LuqOK5mTyOTbVyzaKB78d7LKduklQ2RyKbTfC1WFXchhk71581R+ CfHK2C6oL9sp43GtnGiRrTtdOTxYuzvBFEqw6LPeMYJ0y7xrV66O6IcyjMA3GHbcqSKJlGHV5RMN xdIj1xlFi9NkmsOrz94jIjGRo9AzUnNsNYpDxHkxOwaAUry9dZS1Ld5JSo+vHWC+LO984W2ORldE xxusrXN4Kmy0DQtrgMT9bXHWsRxmTpZoQOemuc9ndeDK670DpdqqdfuFXvb3I8rgUvZGwNRM4mSo /od/47tBNG2/tBPnPQYLzzNDJ0sOk9fhfjsFm8yHBl+to8z1FVyjgwsbnWIXl2m3DXMKNuKY+ull e6elUyo2Cg0xbzZFVzw3ze4wFKERYHTAN072FnqBh8HDYrowm6bD4hnGgCBbTfvJ2He3OrciXoGa q7EpJUeW/w3+zw1CS3jewu75e8n5leXn9eJ0x+CSnbfHG8mche4CUludvO5HQ9pVn7JMREQ5y4yA pHLyeuS3pZ3uTD9ADCOI/6GRzNQQKk3hIk05c0W1EgiTJZE8XA9JNBdxu/xSnH2NJy8HQovmR3T2 1okBGkXB7wI7N+F/995MAtWoK5MFP6CQoSPtzt/ZBV8nlCgMbsTByehcepYdvgjPcwG6byYFbGC2 qTAQyIu9b1mY+xcncSVF+4Af6hqmxSiC/kTC2aExRpO4xZskboFWMdJeeWIDUTCVhdbYGOXxMuwO 7ZJaZFNasRFFdrzoI8NQIOGaMFgrh/Ka6GX5S8nHheRyZsMGerBz8+pLwdmyZ9LRUxFoqHt7yKrB Ot2PZy/tMetlLxJGuXYT7FjPVZm/YtHb+8ohV4zODjNXPn8cl/kgHd39Kc7IrqueqYd0YEHRaJgo LORDBP2BG0eLanlqAy63lk4woUtlfSXvOvN8yDqCE/93tngo/dafi0QHf5W5oh4HqSyYYcNI6Y09 eAoGQOIpMNArmIE3Wn0U0I61PeAvxnQTH+daVVSri0YxODNWiEaCoG2Ne7YAV2rHKk0+ha6JNbcQ es1z3Mpm5oGVAWbdm98QVLXOlMlSP+eXeNjYNginqn2vzICeUQx4oZk9Sor/x6tDSn+Oe2pLnpb9 w4AN881o+coomDFH2yJH3spv5nCWgQuWAA3ckFnL2mXz23ggiNtORiNZ5meHSvQT3GPYrhEqSr8Z rKedYjTqAPkldZQ39o+gQnfJxaeoLlslyY04ag4aYPbqen2WXUEEGrE5Cwx8w1BoYQSVtEkPV+d6 vYE+enePrE2GMOX/dGyqQQaAd6RJJ2Ne9LLboAc7Xx/yHVdLQHBG8tQGeGJ4ReSgAy47ZYmsgMLA FnD/eKVzQMp8nRAPKEdHEPiL2QbUm4C692oQufF9dFFE8f6r81PpdWwckduMubpfd8W4uoCwWVTx /iIofWgsJWAAtNsrAUrCtgx7V5qXnv8B66qlwxjen/Mkv4y3+Zia79KpA9PZdpXnKbXvKwLYgRkT j6SUlrQpeST1Z0RaJrYM9Zu1erNg2GkaSy2G/7lPiSJdsVlwaLA2Gj6FALEie4SVXCigqlUlZOFP lDfUq5AYYw7FY8CTkZPNxAMZRqD1v4nKgb9rMnbiR++suz7iR9rV7FZMnzUgJa1Owl8mEznV8jD1 Bb0ga+BCMpKhR2SDiMQnBHOH8iXed8BFQc0HEq9ElJLyhW8VhUqpMQptk38EFICIPc4y1YfabbbI eSHqbsxE6XW+OZqlHzcCZMCo8zn6aTWBgWDaDl5kc/fG5ekvwmYg79HHLTHHch7618qxNpTfodUZ 8q/pmuSn7235aGoziccVuzJ8iFC4nYuApFtrWwUgp6oda6jWC66ZxHUlUh/VPsMFMenLdRQ47Aqe 2cup8Suc4Qj7u0NjRuzRaUke5QhQI5fBAHtGufscYq7eCs1xlTlQO26pKyv6QAS3xeIg0NIi8GwB hjamdjpkJaDfumOCgxc0pYTWKuWUpVZNie/sLaNsiubvOF07laJ8QqTiAEizVqetAMsrElKFMHy0 54CGGhoLrrnudmQd077xrs/tiCwNBnu6NW4g8SWKSRf8BAd9//xVhiTcNkffCTlRnSKERtgYhwc4 ZHbnTokH2uQufOALSzv7JJxwLZp2+F1hmcJNImvErvmvCesMruI47hvsXV+1LWm+NIJSAOMVaYre pArq5FWLM+UtIRRrAK1o9DAb4dOEXAJZNX32UGVEjbdCQJKr6xHqi9WSUa/6fvPp+GetkeMjCDgm 5olTyMy16wbnh+9YlDEgb38tQp1Dyx3AifZVrXqpGNmRBNfowI86vqFUJXuJStSyXH65o8BJAcYX 3U9nW6Fi2x9fqrutyDmd8HYT/FYjLWWzqQeNXUJR/7dr2hZtNLbaEOSzPmYJHMzA00UWMVhkG5a4 hOMS752ADhZupUswZfM66XwKQ/moRTtI9oN8XMZDaUxSgotn2HaPqACETzdqy7cN/22Sedx9aYDs v/XynXKYcuHww63XUI9YsO7rkUN6pmaZszt66yVIx+6o9Fi+5tZnnHrCNaW6ZmHYW1sPabDggUQE HSzDQwLVftP6bPLMBBQO+9VrtDzw9ufOtyx2YwEDlwXX0u/17loQrnyOFSfXsbXAT+y9+gH9JLrk hIuyRerAXcG2TaJjgmPhcqmYcwotCPxyT7rZp1E7uuB9CM2UeYzu7zzNCvO6ozatT6X5d0jZ+sJ0 DWWaOKFq3R5fgJw1U/YMS1ATOmHln6lspgrGpUKPZYahX5gvr92Bt8OqJ9ABr4ANH8d2pGWn0/ax n6t/ygvIUfSGifOEm+c8F4+Oj6LUqUX9MgRwxcZHCjwlV7E8ClR8qQxrYxlAz+/VgboA7xjCiubT vyX5aFuj58B+qNiyjZdLKt6dYb11qXW9UFY2N9D024a1MsKcUV44RA9gQ++xQp0SMSeBGmneIOev Qx12YKMuBFJjvm1zNhQazTRFCTGsWM3SzaXDncBhNnAOT5F8yDNAoMbvrg0juIBZ5NjpM9NBxDSo kgIp7Iz+agZngFQtN4TcagCv9BUcPofD4QS5jd673xZwmnXfrDHAi1xTr3dr6OAIiuUyb9hy+nma 2pOpxbSBguDeyegEn0Wxjmg9rAgHm3WopeGnvu0MDTHjLELyCLQINOfw7sEQTVKXpJutTzyd63H/ 9jjHLAeRdBF3gIwb0WgKcIMsCcS+Go2nOEyUB67lQdg2dmlOEy0bv2X923P3C6GV+hjuwSR6Z8lA 0hG9WRBxqpyawz4ADxoGrtTP5HEEzT7CGFpCMVpr9asxtFkBIGG0ya5yMR5vzKo7Cqm8rfglfNu5 kCZSdlxsjwqwwaCue/Dp9y4ECd/D6qBy2egYIQwn5G5XpMJq2Us5RhouGffB0EnVw0V2lSrK6Q5u 2h31n4cfCUNPv7WaU01ajS6mdDa1bsCZylHfdeRcdltOWhBz28PjEfx50n60JI/Ppdv95T3DaKc6 G2dFOqHhn2N54Y+VNFU5+Sj46a8UfBqaYMRA6vTqN8ECUiyt/hVgMxDk2YnnGQU5lmhrYiENc4wn gfY0aa7fqh00psfg2tTsOzxsL/2lT379okgUFlLGtpd1hlag9/XPvs7ERorIMXA0hVbr73znPMd4 75mfZSWWDMQJh2fM+AyjiO/cszd3Yg73/KOh/awy6k3860I2fCl+QM5C9KouHi1baZK7y9mHdqMY 5KWLMLIYr8CGBmUT+1kBhiVr5AorSIpbatLgSM+VDbGGjucm/IdvXu0JNNqjxCVCNH46/6exIEMM 4EFW81EkTCkGCF13IcWkTuc38sdVbQQNWLVdwEdQTiKfJN+1WgNMtkIIpiXFqVTqgPDdfDsnsfAV abxPNu4J4Xh+IIGLyeboIa6J4VJO7nPFWboao6ouB0TMUvEX7tyjuayyfU6+A0nAxtAY3LuhPw6o SD7g7GANRQLVypeGXG/IfSt1fiDN8xG8bEq+sE/Ss4zW+DDV7JZX7VS9oF8u2sj36jSLqiC/uf63 3VI8FFSgg0IC+uNd0RISgn6abnpj8B+ZryFFpHawravhcgojXwmep5xqfgcnXxgwx/ADzyJxYnn2 LtTTSJCf3XQl6xltyW3/F6LtBjyFetvZK1Cfj0vLPGtf1CMbNaltPVha571pNy3faQ2F2KuAIQ9q 7mm6FxVTx4H40JBqBi7MSDAsCPslVQXXxsdPCmX13Aun8uizWJH/PQLIH/4koAIMMiT6bBlYqRgN OAsywPzyrLq50YftSp3ncb5ppVKa6UzzU32hfFAjU8QeFWe2459mZsEcaYFox9+8EexgPUmow99+ t5d2ePfLWj8bJDfN8EFYL2I/+iwyigC6kmuG2F4YVSXKzoMJili5joeZeUKJXM/fs4ZHCdmmekkq 3G1zC+dfmgWXI0n/FrbVq70iwbObbvOyMC9Ob4qeFX9JGjn4yp7Obm/F0mxUuSgt89/tYnyyG5AK R1DvzH1gtLmFvJWGnFSp/L6yD0AYtct+/JYIl5vkNVg5UY9Aoij0V7KpBTgT/mvPGRLvY1vr8iup EHo3sEc0EC90bFTWjqO1UO+IZ0cJ8FKGiOOoL8UaLfeNXX8V6ZCRYrH60Qpf8SBFb6UJcKx2BWAL XAFMoBgY8d4SvVoZxnaryysQBaO3CxcIxW8enU6XfXontSxrEgRT6ZcV7tVbF7BE7b9BmdPfUL8d +3fS0AwOKt9ImUqULuVr/5i7JzlFHM4UukM39fsW45tEm0THc6lRk+49vM/qo3aBApqk926Gqawn Kqb5JMghew+ipVtoymE10W4kNYvkkxK5YBJ64pE11G+FMtNOQE1Pa3OdwrajY5Rn5yAZGoyiJtnl jZMSlHGR4KjLN3DhcaUnpv06ZjIadJU66D7UUJ1NV7x06ZE/hJfOsU8Y92vRdh8H4gACItjBJLq6 vKrp8xm9E9lJozS2GhRQ+0I8p/kAEcsQlnV2ckzb0P4KxmuDPCqsH2ZlI+A//NIPvYyU2hz1qMRE KaGIqIq9Jjt1atjDAqXuTIaaJtHjcQB2k4WY5A5sowoJ+5myyLApqf7twv5xTnXv3FvM8KHg8txM 4uT0btSVE5+015eD2z8+eIMgnlDVt2PMKJSKr+Kek4mWY68aZ+T7G9Vpzdishg6BrSDciJgVHmWj ImCCBSFmeZzDFziFJLUy5x52HU3oez4ImPnW7s2BiyyJasx8pHNH4IwsUQibhU6pcMZdyVjYWqRE eaAR1jaqHinIxi/CotqSzxlDUFk7AZvubPVf01MEDqwgjwoQRoUkVSig7rmoOu54mHqf8mQ0jGrS 0EjZmFxYo6UD5h6TAX6ilXnEabcVoXkrx7TazadZst8g5gky5YsPgMmDjks+QxLxf/dJIPwgNpwM OTRikW0gPic6DwF6NMPHCurj9IDiMRGAX0UpyvHFfgNH2J5xIsgFZhMjxNc5hfM6Yia1hu+6icwx j2weraZZPHBCE8wSZEqWDssA2G9Vi5jfelBTpwiIVTeEaTHtmYKy6QzyEqVNSxyxbTR9OQeeYbs0 1sbb1n0wdOw/TnBDIEodYmXZyC7+gFfxMZJOLImv7HHTXg8OXEqCXJq1HVgtpNfFdkwBpyvzPajq ncxkPOPfDDROZD+RLHQMSc2DolLfjk598QkVmHQArKyR3r/M26y/I3ABC0wq/tVms9M21G0J2Y4t J2FSxepK+65nP4V3y1bzhuxsTkOS6ihTiAdZrUAq3X6WGfTL930V7ynPTUiNenVJUbkPmNRzxKID rrMEi1d5lI3jGcixY1b9Pea60kV19sFLNU/l9c5sS7Od/75/92sAG8yUtiVOiFDh6Omc6qqlegD/ hY/vdWF0r2nqVxvZYF4PPpO/zzqIHTagoYIUvRVpaT0ti75TO7WRTXmZIbV6b5Tef6Nunvdta47O PsbeKEV2vvnPnTPKLZEY5PoV1+2oLJlQvJKT4Gg+aRhtp+tblbcTy9lJO3cFvIf0c10MYKqwutUS Z4Jw+3qZmAMhaoGRRa3Ri4kLJstfaxtz4zNf836ejoIAqjxVmuILRihIjHoKIKwGNKV3buSSEHq7 SHJ/hD5vzvo5PF1CuITk2RF878Ikb5bsOeKtrJ0KMOgMLa9yytz1j/+sJLX2Y2alIJSnEFXuU7/g lHY1mEkernSmHl14lGhH7JGehRozLb0GczJwkWyrkD5eEgOSyOdWUqVC/uTPoPuj8uJMnrRMgbqA Dp9ov2Xh3XsMuZvR58Xdzi6N1s/ILnXd2aaj8lidHcFHQRTYwLBzzL6f1Ui64MUc/LLR7jn+46Az v8CPcZUCYr2NSS1k1lq184B1gMMG+s5+s9LfC39h24ZpqQ6++FHTKRNQ+y4BU/Y/juU8Rqxd8LDV iectU8HAwXNhEu36pRmlOQ6OHWpSCzf297yFs7icuYB862iUjNDW5eGR5eqZqvPoqPHjmk+boEi3 FeiEncKDX8395Uuy/LcasAWtj1WYvJQCjy3fKN41cf0sb1oEnots2eDuFPVFWRkJGH5XQG5gE0Vf b8V5XtYYycPWRqTvNYNfRYitOhuD815YDfybx37vCGCoTRV4qRFHaRLllqhC7i/Tv6ZWAi1omFdt LskitmpyZt0080XPvuJBNO6N1MApeCipWK3JqFGbYAGZEdprl9L5TouqdoecVQIHpDDNXD6ehPVx TH+N2jKdAMkFKt1+6sVKKlJcN0yebEOwTFO+wGh30AJ74+55FkH+XQZguBYiApJEo+2PaI6BcOG+ G7RxdsIXW5oNIIFDQe8chGEhWIGM44i8KVPUNN+4gpjOrO7iavSrP0WLeZ0A7l1RbJw+fSotQ7VC JA+vJHdtyAG8S7w0aoi38jErItUFgNYZzwkKL9pfBcv75YdShOzxWxYaWe6lr+ETEWUOC6Xe9a4z j5lE1wQmJUg+81UdLy4i99knMY6K1DeULlcwHX1UQQZ4bNsI+F1YZgS7Akf5phACGiqXZvxFVYW2 mKyaz7cDfdWVEM+pi1H/sE9sj0fjk2KYF3w7+CylvvtDSiTEykiHBXCIX/3kOy/5ViU9ul+KTR+u YdaQLYAphsuKcD1bTKdGcWjYfwzSIx4MkHLvE5UBQLpwGFRGuChRvB+dW0M6Y84r11yRrjRmBJ59 FoRtnczfUo9SDs2hlsr+2NY0SLxzUnOl47sNP7YJGrwTnGZthJVsIk8Q1wrqTb+D24mz2i9soOYJ XNUNFnhgntsPCsXMuxvKpyUanyUuj94DyY8ClhJLQzqxvPF2rUZvKcgAeyzjzUpJvh/01Wj+Jl6y H9rS8cJDu5xr2kBRMCm0nFZoPq0g77DhGTIS5bHMCCyNGr78nT2LDMGOkr+54nUZf+xdTQOaJy6p Qi1AA2hLTvMlPU/ba6TYZ+kv/pUvhvP0C07UvN7hPoydn5dNwiAKuL1sm4tIkY4TbxwCt//HMiVd Va9QSbww9wRdSVNTSIlRJIEYlaezbjeu33li8ccz/Ry0WI4UV2v9uJX2Edi8VTs2ZyG6GHwOIW+y cV1TTfARz2a91tnIZfVxUgeQ+OSuQGuVT+86C86KFMhe+HMAQhbMeMz/6D2cYieZMwpUV1hSzh2s Kwdz2u4cZvSdIV6vwmExTFJjgsFbZJcMyLWT1/z7dvyEa4Hav3JV4biMCcHG3EaJClhnnylJOE/s +d+ZmFbLtsetDDC9T2d6EZf1aPoMr1BagEd5tosngS9c1VAGZgRAAF43Wro8B/wheZpDAdPnzgjZ zpKKoyijpp9n0nwT36PwWap30mY9HRLULd3+az7ig8rE7sacQUE2+q25gnvJPzFllZ53tN0OVqUm nEY+C3gkAHcgvVsKvdC7yd/+uhf0gEYtq2Q+dRlmx9OHLY9Bb/e5kwT4+HufKGcQ4zVbzR5hfYyM QFTw93ZJD2HAR5gbykhDabV91hUIbRgKxbVclii8POoHsC8B6IRkGsbubakfJod3zE7iaT2AdwDe yhOpMm219FbF5VSSM7kFsyIk5LS3jpEr+NhJDRqB1/sR9X+XSIkdQ49gCVymU6hkbz4e81DXkPgQ TjvvFloW+UD9j7Tj4esq86CUUrvwwMn+SsMsDNV3VnSkRKzhQwJXA465lbPlYig2lBY8Xj9wTSC6 FOl+8MFWi01vPZG/sAnjQBQYEEhJDoNXYRXpnwo+SwW7uHHCjOKGUeX4LddcCLP7za+L/KK+xZ/w plxtNZpdWnvFp8Vh9upJxTk2cQJgvqD5c2e2pOjXFjGGk6UuRC3ylwgh4lbN9LcQ3JMQGDxUQi5E WaJhj3XgnjxNljkoWFxqt8PyNvUIocBv0FkJ9xl2pJbvbOl/a7YLSdMitJvjuL6c3K71B6FI0Yos 3tRsiBFp3lPvYVhD7e7XnEgIcYEtGGGoMuS9sfQ06oR2iZcYNngJaFcEzCtSh/NE5WjAh8X/zvJL 1IdG0Rr3EBtnMy3fxI7vrl/NDdpQwht7UeTsnzHwD5z723MzoiOYiy/WY3BvyRozqsKbkBjWc4kT Tv9bmLDAEvrpOKzdqEhpyTeeQyz5uHUaVufOxf7egD7+s+qhoMsS3Qn6ioH68NDU91p2FE5PztZY cRnjngFv8YfDHSDMYfmNHeiTpOZSuo7MwqYVc+qvYTGzH+SBqsOa26zYg9ekiS/tPze7IkNN84QE 8OJk+FnAmJEwubXrY96DJEAGCTQOLBLJzRlrohKr57A+zqFmmzu9PxPjEmm4jFCH6m4uDsCt+VEX ICDl2I/o3s0+XT0JCw0DIP8xmmkVKs+DLg39k0RNZLJ8dftJoaVOin0e7c+TXYZJxpyAaMYuG5Wu l8CxfwLJTnr87mHbK+w1SIGJPLtAzoeI2WEs5YCtPYgCVmeODhu83UycTuX8YGTfCRqvGLxT6Bza g5Y5JuWG4gZdIOtermFLN2aC/YlsuKAd3jDcGnOi+W8ZhHGrLj9cadeUunuVEm0hd36bK7NWGgbN BgYgWb4XAD/Z9tZF7JTv1iVLy5+W+Ds9oXmaMgKEHJHk5BjKwRAKgyEqPEh0Xh74UaqVGtkcs5ey i3Z+uqaq35ttIy7WPcILk5Y5L0XxarKdobuGylPmTbMZUMZauc+JVlh039f6eAFIr2h29yRltYjK OtcIzZN41lE3amZjfCzBGFKh/vSV2OtiN5s4W3kIhZ4hvt971eH8bSI8V3G2p/IdvGaGiFz+X8NV bjuRLyh/us/firIGI3SJEKluG5TgQZZZFeZu4jGeS140XLxFYwststkGfwMlEm5ymjkZSTUgd6kK 7KBykBnWK4YigsBs67blZiS2rXgMLVyAHp30dLEkQ3c1GfTk06GUv7Nmx4cZnu4ybH046wREu5G7 d5HPa3EhK/8WJfSJC36UipepqOoX61pOhVBigdPZOp854w734YV8R2d13XdsHQl+/Qzjnkx/RKAM XMh2ehCtfLvW+j0osnNHogsbNWHxzb+4PqM+IFnFnSP6D+WaysLvjdYfckDOw/ONfAN7QU/F9uJ9 oU9XB1bGJoplHtuvjeWYQdIRc+cZAoi/HLuake3n/fj+2moKE+gzQKhn6hTLdLR93/eanZIUafrJ q+tzvjGI4zY1LVb2jM8ad8ZhIHxSuAn9HQQZfvuLcKhKUI37btSpp3X47MN1w4hiq5EsI1J16S7J NkiP39GuOVhPS3yvnldRS4VLox6AOdoGlMRuQ9W5pXlpDt6QYc+wVvIWAIdmzWlNcSf5ULwStxFp JEmIXqzTnZDQs/oIGdZ3ateewgTEHxn3rVZ4sYZW0jOs0G9HC34O6fF06pkFzmjveQDaePqQpBd8 jwX+gxvCaCPWvZH1IzFEhh3XsIToLG17/b41np4t1PUej3NQVFdS9LXMEvn9Y7FV6MhL+qpu6itj SIEnQWr68Ev8/TitFabF5sGhUZ7dyfHfPzEiRZvi9WSu8g5PobbaMc6YJPc9xsrVL5agiN5mwhgg bFCYMIlW0ptASpIfkR8CX12akXyrJsimdO0BzkS8pqILx9LTGGhvveNzszImsGWrPfTPESElLRhD XHEIqi8IZ8mm2ztphOI7I/xKQsyUc3rBt7UzXmyJtPxrKto1OFHyoGfjIf13kY74K+7t+hPIIzww Q3XRTecEEvJcApd8mSNVNrAfMI0NF+qcXJkWsesLH9Ws5eOZW3R4eidiNyNawXGyMValttlCnIV5 zqWSy0/z0iGHKgGtYFiThz7f6SY9ncWv+u2DTnz+QPZLmonUjrpOXQCj70xCswq0RXrtHmUILAJ2 vcf0aem1AFIn3tzwCSc1Iqp2mX20i6fK4omIEjmCy3qUpmKLqWbldb7eBsXCmy4or0cMk36hQmTE fq+BhWipYODIiFwyWL4EuvKudQa6WdL5tG6VnLZ+AYLMbduLrE22tDkPPOGz6UNBOOoFhN+EM5tY X14otkrxBDDkdyTqyPvtzZo//9YjqLCzyxVDBl9B3XpmkxMr2MBRQ/zpcl1EhxYtEXTTcIvzYggf WCXXg13kQcYReZep9YdnKVwoJmm+TxEbnsyOk8dUaHq0FvChJPzhM9bIeSE4dWRNnMNxLT+YPmtH ZnYquG9qJ3OwR/clrbvpEhRSiGsZFlKzrAERRmJFTGacQKxpFZD1dNR4bBRTOUw8/CI5QmRXoDsn 5VWXoPtF+lkT308VosPsWcSXsgLgf0QhILZM+quTcoXdQ9X23UPaW17nCFVuEJd1AmE52qnS7Dc8 MKZVAVPIi3uiwvj3dXVtnf+ap1qliJTxQr5TWZ57j31Oib4EZwRTUbo3qLkxGR9zVdXusfXRaOh6 Rg9pI4Ve0GROUen4mhaEWVENVW/w5I07TCYfWC2koko0lviOUpLuJem+MYyT5yFg8A0tzbiLieYo dopC7kILJnbcY0w6T1b4DkrVB5njRtNg5qWprUPpcG87D9WiCKFUAuW3gWVnBAGU8tJ0rWngv7uf yJ9VCifUrb36uwKDtJ/VgLhNDCpJTYl4mf/qBeb5TzhzMjhzjPpZglFhzOd8y9F2XgXOsuKVxFVH dBTh/+XQ/OUv5cXHcqXsTFP7mU8j2LrFYnfFhSbAre87w4SinE2pT94yNuNnsNkGEXL6sRhVn1WR QdRSumCvWqaRh3Po0u6Jq4J4pqHtLM27MAwYiaJpaRrjdJII3jCMckRXnYZmnY4kj79583JRw5lt 3RNp+cOUwfmSjoDu4+MJLfDqUG3GibifFHX1wVMB+N7wiKPXdZ10FybgqM9BK/OrQXhrsRtDSO8S 4ewBGLkUzApvbqnTpb3lApHsJhS436bophmRl3b5M31Qz29Mi8Yzs3cLMV7maX7+bnunuM10NAIP LX6XKWrjxiCfsPRgUeYAJUMWSebjhbPC1ChSBgsJxt288I9Y245IV+5b2DaSXIRMUqYmKdH2OOXq 8nv2P4JQC2egFru/9KgnQpAAzYXb4zTNGxvEFASY/WwOcJOUFcsnQh/2Z5EuU2wTtIuMdOpcnNgW sOHyBocepNRKrveQBUHnqvQnhIr1rbtiYstFqeiBvqUSgLzyrH4APFqqZbshriN5gC5nGuYqsbO/ I5i7hcCZOc+yKwJsl5yvPjnhLgLUQFz/6dlZOOjaeCLNs6oT8zjS1sRiCCkD6kCGaOU0IMP0TRFJ 1twflIMPH4qvaV94hh0fPWyRsjIz3uOOBRKZ6PfkY+GzX2+P0r+2q7L1hhEYExYoZB5boCEmmYBj BEMzafIsqb4e0IhQKHma8tbCzDV4zfgV5cvrgEql/wLnqzpZJbFf3j+eIPaKFxUiGXUr8S1MdGzO +WJW9m83ZlVdFfH2GblEap2bg8gGxXoNKSW/SoIUp/7wdkV3FcPkDao8zZPgFepepVU6rx+SyOMO FWrCC+y/X6RMyJF3M1mwbhSsXhVNRVT7uXLlSFXmbvvTJ92ni2ry3i9hIX/uXgXTiqbCEpS5GCWh GZRyQrSFhUsgp57cQ4pmZgIbhBfILUAVt2V1Ms1A68QFsJH9bkdp4uZ7UuKxhPlZjBpv/MEvD2EY IrdUFrzXur//US5Br6iE6JlI7jtYYO9ObbvlUQsSgdRD6X/PJx6l80Y6moU6ypX+Y2bPgc026+73 pK78JZqT8UPTtHSdRNFsemUdJmvRytSwgRo3Gm1Nco+l0oXjyM+8AEZliBWHkcok7y/+Cm1PGYGV LEuyct0TTA82KxInhrtKumpvvp71Y43/sfKy8oAxK1CIGeFNH9jwbZX989GzR/tkWeLR1zfKyWlx XCJQ5WI9SMdpcgu2hAoWGt6ZUCTwX95oDWzm4U+/gpuZFQO19iOvEoLn0poPlo+evsS4yMsxY1FQ svuwE2XcLY4V8wQ7mi4IqCeZFeO+fi/hm9rb0kfdIFN4XgOuexbCMtd2Ypg7ibwCR5f0FeBKn5/W 32rEPWMeK6hkeErYQPq7KHCavfnBtKccvBXEz7vULSbmq6Wp9ZihmyVvFH7nyzjGx+GPwKgr5+Zi eVFUZEC9MyrkTJPw9eKxRf5J8MKo12Z0k/SCBGUh1XsCndX/Mt9gcHV5Zg3DSLLGx4gq3b652J9j 5GrhxxUat343doqipVJG6+wPDxA1DSmcUG9r9EnLth/IkFqtjS+2g1LoLporfF1qu6VV6AuSzazj E8GYo8BUgCrwFA9FLB7jDLJCFoJNpwMimWHJ4X1xUvbNs/d5cW3Vz6tKWcscuy1dt23zQLPZVfKz thyo/ardhjM8w0ZkLloVC2Xa9rnJTSdVnxBuI2pAG0aqncoYEO1uFWdr+OJk6hWaR7cJG55U0cyX UiNznThNTK7ffgbnUdaWCONoTZ+nOR4JD+OuncU4MuAq7EjUtdNZ67QB46Yw7zl+8Ez7nvoik5Gx 6c2J88U33/W7/gY8SiDP/9TTd836txJbY3Y/F6jJ8astqTzvNMXZtimKAcKWpbGLF5gIOKilQqmi BVc6JClA5277rdgrDNBCPaHRr6M0+h4to/jykT6KvHgPhJYuGWCo5ypH1c7Dx5ZJ725kHn4YfWlQ K/9+ZZfNhsd6R9VsPxVpKIs6fwuiJzmP+a622HE8zTWfpq+9bb7wAp02xGEJeUtXgSxAnjU6n0Qp 02Dkcj515MP34Q+ggFj7qaNYExfRp84mtVC4wjERjXLPD/z+SeURd1pXNJ8hy5PsP/nezykTbaL9 n4impFkoy8JKoDLQLxBeE2uoNySVMfMwDmFDjgYtJOCI97E8Z7CAwKrDy/EMo14f1TxZ1NC4/wIC qZSYOq010AG8Lq5EmSAJvOvrItrZDN8MGSWoExdoCeJrJ2YEo9fSzfhBmqF5SSivrrDsGejao8Dz GN9/TNSovTWEmbAaGHjuEvm0LpG10yZBBOiHwGRkSG7nI27xEN172nDA5sM8hiTIPvIdkXk/ry8P rOH8bApN7jaFVV4wV73x3iv4QHnzZmmZXqni1AglJJa4/R9QQMbMZvwAowL+mD0I9tzNPRz8FE4D P9icpUvAi/csisYS+jX2hD78hdbw3mwaFMjflVtfJTILPe/b+RG+ubLR7IfTy8IMyFWGJ/0habHV zNGph0+Bq1vayMR6dzO09OjleMdLNZxaC5oBFsJXqB+F7PdqUzyX+IX2lqsoS3Rie6WMsmGOOcgE Djy1L6KAoFC49K9pJVF/Q7eQcBVH1Qi3cag7C4ajto2RzORQkOljOcSPM2M3yFeNNmFOqoPVm162 Gma9VAjPrXtLeKR5KQQKu10Edj6BDPec80L7H5Qthu21K0jduxF7BYQ3IyX1NHgi6EyE4SVDW3iT PWlxOBrZYo6mJiJs8jpOJ3L+dRZO56hHNqc2e3ky1tcBsEWXSqPmB4vxE9zyyb0WV/MTYL6efi/v 4I1E8TdpZmBe/N14AWnlh2OLuaV8xviqwY9E7kHHotEQvrLbC9eHe9f7rQEUwCNLTOD+9JyA36DC dUruTLM85WegPmYpFaQJllB+noBKNtIt/Som2WfQDSpPbg9knLtSP024vNYyJduVwCgp0KcFTXPf 4KCDnmR01p6Xq78SiE+sfG5e0PHgA0dBz4Szar+41LVIjjhc3bhO6VyAZrhnPey6zo+/0esb5Lu+ kNLxZu/QQg+TVPU0SQHH/f4RHelm8jndDU3DnTnT/izpmrWGGsGx0uFUV5qmjr4fW1KW/nyuDuMV FamR/8KkPGSrcQ+CegcqIqVibW2gJ8NaxZ6rM2r0/b2zuXYo/9emcxLk1BqSRagstkgITpNp/DAm c3GQ30HEW1y1e9/63hx2h5PrM2m8wST29iSYvckj3oksZkshNviCkxD9lBzLWaXwmnjc9jJq6r0e nhKCPofay6Y9zZ0oA1fx6laRsqevxKKXYl1Rs6FyUDWe6zLf+p20BGQDYa88qYdQLVJRuavjsa/G U+oQ0ryNr70aOVEQkICYaILe6zw8RMLmMVoXDCAKqv12WmTYOAFTJN6kyzZR5rkTJX6ue72+z/n+ u9eq/1eyI2emCi2qQO38x/ol1gb8Q/ggYLiCM1EQOR81cmE537bddYQJI3gzgMHzXeMACq75WMQO aN3mJkQJbofw/AOCMMPk1XMHjOJjKXjKUruycuGtHKZSmq4H88yYNzEh/H/rOmSPqSO+vT4CMmXW gBnKj+UIVZdGaFGIDI5140WZ6PNSNLkeHXMnkX5NfkuwHIGzXmD3pGR2gC1WECjJCdTDHcSVGDgS IG8m+3UeCMCUYT0gS5QPtaCZRJbrLhL4T9ges9sKmiw+SQcX6SyXP6qhMgpluQkh7tFHFwUqhcct AJcM09mmdbru9VdAw+fYVbp6u7cmEe7AeWx+KAqSksFC46lsJVfJmNpsFmg2No0+gk/wKHVJclHF 4Uu9qXuFM/PH95G/7pE+NTpJeZB/UzhNdQWNepUy2zLLpcEiidbhfS5R9ENn0kPRH225YzA4EChF vJ+rxm0m7sOLMZ+/vaTn5mCdhsz6VW/zgtWGImpL/cv1T90C6ri56JMLTiL6sAzq3yBp5gBKx2CJ NoAzaDVyMbnzeT8CdInG65sXsVxy7m4+WFa6LnhtSKHxmn50PtQgsXSm/e21vasTNmmp2PhSXmQR GF9nLy6A1Dc8XcZCX2AjfTQgWj4YM7k9XUpmDGdpw1lf6AwP9amBHUN97zSMLCc7L7ZHDFIINs4m lvfiECc0jNfPyWgGTMmlcYkTxde4ukQG0zpD7d9nHeADm4tSYDoNTTvkOF9rMdBXWEj6eAp3Bhl/ ve4s5MI/jiXhrBOflwJfGEt9iui7VfQzYZJbGDNMcoA4k2gBakvD37JtnaYHug+6Lf0c+HpNRd3D VnOP2PJmgpdmtY/Y/252ZWIt9GPhhuc4tuxGCU36pkDuP8HQzi+EjnidgkjsIElM7Z/hsQDLq3YA ASt7P1q61WhFE/rNTZ0Ki7ut9JFdkBfHuCEy/QZblpnhoD63QwBQSxR84QoI1TCtYTsunziyVObk 5vTqu6wYal/k6KteWh/N8e3TEBozILYZYfmfoSqvQ4A4eIGRhVDkHKh2hd0IIUfjM1yhyrNAir0W 3TDCSwoxfFQkWuOVSNXfDkULsIA129zP8niS2ri+Kei7RzqHXnAFb4wGbOQktksdYer4GflRvIp2 4p0ZmKAsyisoHnw4DvUbBS/Fhft7yUgRSetueYfUCiLSknx9iPLMSdAq8vHSpCb+uu4Rn+J6zLaW eZ7qk+yLDZpBtsmwr3ernHj6kZgWF386yCOEGNkJscIoj89ElDzofpR5+K2mQcHGOjfO2rP9seYh j/sxosmPd0zAI/pn3055uLIVQDlgQiOoEfXOP6LkFroqr8Fu5VgMrCj6TJwsc7TS676fAqrvtl6+ z7tjq1+T+WBjSJ2FFygcl1DJTDLg/7B9Uj7NApepcQ67zOIJuuvJC/VYBLf5TyEsmHlA/Vo3fo0/ W5zgLfJzQPwzER+y+GdJdQv8ugt0ggSO8da401au2pcgM1Favrkp3mcM8sy/1etGhjNvnz0V4VZl HIKuPDC5SA7WghL/Jq20C//1fl7qWAeYJPmreg7H0nzuq1Vn3R4JE5PI4hqPT38yo6OgnsLnHM6L 2zQ8SEwbazUFGFygOdmgYLcqxAO/4v/tO95FSZFShAwd3vG2jQ3CiYqQCeAum3Qz7y+M3MVSG/1u yKMUMSolrqq1laFKHr4OmcyrIlB7BdWCbWlWnwANJv3AwKfPeTWp2MDuFY+nhSgmk4uNtTByCTLG Bt0Y0cBNnc8FH62gcwY5HcUQQci2i0toJcUBm6pjVy4d702WyLIO4xIz4Pd2WnXCcDAs8TGzLeXd dat2oZuZ4MVlyxRdpfO4NQYMEHWHJfuehYa0aDI/JZmBeOHpcqygBzIvT8pu3KFIUI+Cm+I1/+vE M69BvsW+dAUHQvx1pxg2q4P56nknZInlK0qmVvatJiO8D7RiNhLPfA7oxllNQHnikt4Ke3arcfUr ML2BdRAYYrOUqGl51P36soCR4zEzLnMweho55tJXMQPXTgL/TC9zhvtdAnjgCNuJyd3HQMtsFztr EVqPCsERllDkh2p4jeCK5t+JZLLSbBSTYycQOGbnTRdFJOjf3Jy2jdPmyWietsFqHVsXJgLjivcG Sho5TdFUMdw5HLzJCeqUiZXjQQXsTYtbEledGj8Qp6A8jkb9KdxHMGd/X/qXQMT8nWImoLLXM/x7 W/TtymY6BHd6WtijU4yTWRcDxGvc9VYI9I2rdAhsWOcBH6pTyNWbIM+b8eN63raXwgzvNUmiKXn6 1PrQp+8HntsUuT65oYyFfsS5MtWi+90wIg3qPbafIZ+/KPk9JV99MgdCXHeNd/Hp2Jmx+f5uZSqI sRUlZxt0AVBnLjpfmViuSEK1XEPS8wkcjSKdGgQ5pQoq4KQ95hq0TWxpYT+en0ggwb0Xq51EMhhF 34R5FVvcOHJ/8NouGz9xTcuilOX3n8yQiBpkeemf0OrqtHNORa6gW4IhCVAyjkWymNKtYf6HBEGZ FB4GARdLjVk1Un1PZiQN0Z9AUVTpf1wUvTjrGek+P423LYpx1M2slIE48jhnAFra43BOK/vp2xEF OLpmb9ZhsX3jAKHksjRQs6iDup/2JG0jfhmVKSTbVsWG14ZD/B/FerrbW6mJu/igNwJY4h1z2wDP Z0mydgeo9cwEUjIaMkrjmTcW/0IXP0zIOChQMKcDBW+TMKWGjclU0/3HyND+SjOQSL0Ci5BEquJc 4an6Yv8X3UWHdqDE91C6IeKbHmy5e4djwbsF05qm3nnkTZAXc7McMX8b1Ufr64lJcvkD+0NBe97E ivDlzm9aYAqOfFkbHICZeWVnHNs6ChtyJl+VEoUqnU/xktm7LAHx06+jamL6qHh4DerN83896d/q I3FIuEQVYaNcujoZ0GH9dAOWVxT5B0Ecj/Z/9aLEDwmgBQF7+eCFmylLX2OdEgqKGgGaeq7eh2zd 5imdugc/sT4e/dYXhBYKlyflRO7zi9qcviLz2QTg5IMR1fmuCnGJODSFcm1i9VmyS4LoW95vaqQT e0aNwdMDUXd/F5oECciPMU8P+mWhFpnQAOow+0jLMEN2BOUJYNVOr2XW+MrjFtndG3i96hYvDGA5 ZqbQ/lVbF9hTU5uyvh5Zpw65/u81vGlvpXQiboMV2F6mMbeCpiK0OIUC2c4Hbp6iIFpkaMuIKwWd T2TceAwcm5Srj3HsTO9efvGzLOeF3iN6iWIyWgPpNLIaELHjHDqZEhKQ/R4hml+LyaeEXjXD3nMY TfwCyD9OyCCgEDzCFwbhQmWf6blHUTGEX+xQpYoFmPBQmjhP2ghfPb7TSDjhdT3Y8KhO7gdP/SGU H0lC5MUoa+PqGqVILH/husnjTEAYsIlaJTNWFU8p16X19q9mb++fxZtBJm6V1QY1KlWlx8wmljiV tybNbvrWqc4rpqfcl1zyU9iSPQGgpy3XXqCom+9ZxAJFSYuuhLhFgBlTIWtee2iXCz1/rDxa+nJ/ KjmQTKiyZIFQZmvtdmt4ZbdSfTtiAfIXeW0uP0UVnkKtwQDHcjx3p5Buy3JmgicgYU50tFCkNH42 mBk37q17ytOnJvNhcNWENDmLI0vCq01o55uvJhRa0kSScdpbtI0eLpv2zWXXpSNWOHAxqoeRJwLj Cf3EZonYwFHW/WBtFlGN0yqIMfXvdWj2VJ9h58ldBqcYWhm9kveR8pAuAFoBfA18c5+a6vExH997 h9I4X1FzQQmlrcGQWkVf/Vrtdir/KigkX4FvZFwQ+AG3Qfzs5QUGNhDUb2z6Ma25jjE2j8JBTyw5 TELUz5wVu5lgMy8nMi04QRF2sr7gZl0QWOzSisBkCV/6UJTB+gOc3idN8Vo6uGPukVQhkQ7U8LC3 mZH+2nLKVyXxkm2rHTnKxRJX74LZVbR91zyfFZ1TpQH594xd1Mo5tC2CnnlAEzf6Uh2+tj8Tn3wz D96eFj3xLGNVWTa/VI7QNs0gBWTptYozRG0/mc9k7Og+Uu9UWzeSIfGgQMwYVj9EhalbRpoQymzm kN4VWQuDk+2nwHS0ZHTEKX0KdQDHxoI8BPAHJHydsdAskS5bLATxza1rXgJzHOOqPh1JEQQJvjFF wHb4T6CU9uco/1LQw5qTBxicmkPeu2gmmWwuHBKOP/UCxINHPvHge0oD4Q0fhdXp2ljRLZUKNABc J1E7IbriqoHkf/LUEU3HPWsHQiwEz5+Z76YPm8S4Cr78fms+N0IP7FnPB8/riAdZgzJUv4lxx8SM fv5IUAUwojSKf1aAo9T4HI0vSTGi6qI1QC0JKAmm5vaVrnrrauXixUFsUcYYM4cldMjwPGORt+tC 1qB5YSvDSEFOPbfSyR1sBKqQ4SewfoGG/1iZftkNRfrphLqm8psbQHIAFkVDbZ9zQWzYTPw5YtSg EW/ug1RkoVj0afgU9iU+/sSmU/pksQV4LxjpvSdpGTrPev6brQdOMrRixCu+iBhF6BkfAXJXBGmp k5vyHiInlh9ZFJyUFxoE/3jvjW0j7YpS/dHpQ55eIlb3WafndgbCydWKptxziErVN/dcL4EjtMKN JzgeXbVYH55pPBQtTSaZ5LiSPx0/3DWXtA4TV7fn0GXC8bfzG6WU4dlX169ICjbxAG7YxOcVZxCY VbIDAeIcSDc2uhUCY/YbBXkfSmVds0J6XK79iab9lwYvHCgfxvca+m0ISwU2wORNDuNtLud7Wb0z zunJqs1ALYKSOH9g9kNm/yDCqhYVVqn5R2ufbx6rjhO4BXzSZtmbJvmkaV+ueVCNBmmifPetdac0 mQ5FEtQn2Pov3MwfXpAFpzoymiIBEbyJXgEE4D/kWN/xl6tDr6CsJv8mcJDTvcpINxHspo3gKDDo hAKLmwIDMz80Hm6RczMQ0rVsmzK0PMSzY3TVMMth4Blp8uCKu4W1pIeh3CI5b4TpjTkNmD9sFai3 TnDrcbxHNNKhB0I00R5E+XzDb/YSVqibB3uQEGw8r+E6OO/WnTmqpo1y18VCteujr6yaGi33FkVi BEHGMTSbyCy4oyynMDHhbH9WXEZqx+9afE042Dl8hCCWhP7jvi3xtHHsDAiuNuR4Y0JslVyKECia 5UCrtfhsdtfU6n8rrr/DpOhrXUQWAre6ne3zQJuB4Sq/7m4LZks0vs/26QwrrhiB90zbloBukNR4 PnmsadKiTCX9rBspop3ePAgXI+/YEPKBiLUTgeWHm+CzQEGicmqVi6eZcGmMtYxjeFxR1WSDujrc AinzG4DfTvdCAYG8p6PKgiKp4Dl0gUxFKh5NRGX7aiMWwDnzD1i7GdF0GjJp+bhp6R5df6Ksc8qc rGKd7BZmmVPxh34wWb6C73HTdBVzqaQ8yQmzF6XhlJWLZy1bVJ8KkYTU09l5L9/DXnqEitzN8XI0 FlQAxS4k2JgFzE7bUiTzYH119OMhuhOjfYTFXuGoJO0oTpaR5hOE4mkBXJTwq+l+DDebO+5n+FTv ZTQEbxR1LscadQBkDnFbyd0jLt+PdwQg9GqtJ3O6HoezGm6TKI/6W7ABa9mkmaUJ1T1FO5ZyfREH kwhEu4FxFuOS3vNkLe2Ax0a5dsx/GGZP3Q0ohYUjb7wUllTL3z4PEbCIzKPxyhHTJ1S67un3663L 8yo15qa3CYXgHCvOgIdPDO0a36XTG3LUy1lbuNvMTZ4E8CjLBl1sRHyujy848xRlJcNn5JTY0BuR E/5Td7wT4UJ7Uk0+SU7g5gggh5S47QKLZ3BdUUPufepF3iRy2aRwMegmGbRQG1juqSVZf1OCiQgo BOyMi5LMMZicp1XEdALUsWyISzSwFLgw9uSjCX3+ubuL2rKNjgIjIqB162jrhq5tk0YeRba1pEHC QoKKC2O5cn04anmKdClW0odqxMYmQkxNDZkUtvXiKBOnTA68gWcgJtqkMjsMNzBZbmRAQ9uOlet8 NmQdj6oF8jKI8S1TVnaRK1Uy6+rK0XZt344rw6AwWmJNFdfjiPJgmTbNDxuqIFnWsYXdyet8GyXw 3UcMFr867QKL7SBPy8vvJST/JZ1XKtubVHCX+8aBc8MU4HhO8FGDHctY6n/8UQIG8n38M44bOe+q Cu/RMyYrpVepFFlJXta+ez5EWDmIsLGfA8Q1yBAGeMiBGGu80SrqBWKf1mosqzEtWQzG1cNx7y+V +h0Y3RoWYcZ2ilIgWZVz77D2M+rAzvQcXZ0BMhIcuQShxgRJtM1dGLzYT24axAzd2uYKTmbFvcx3 zUVwzDDwQvlvw7ZkW0oYxCXozB/DICfGiEtmdQv+SWGNlSDZjlIQfxAgnbheom2LdkJEU0LBYaz/ zI4ADSjTmBuxk2ubM67RllSaliyzDKftLwe9zUnOZsuPYAPGqrbXDsZ5TgHbwtRXL1zHddOGwxqg lEUhfkn4TKuWSSkBmXqw4UYK9vIY0R8wlu7qtd1IM3Su/wn0BiEXEgvMcUBsVrJzfWj/YrlBel07 5j17xsrmWTTb6pxcNuldZA1Nt2q7AOO7B9eEnr7pRj1dvh3TqnLntP6e8SAaiV712x78sfVsSIrN U2wj6VTeu/VvLQwq3J5DFt0ZzugsfMCFhVkLYPCfr7BVltp61CjLyrOkBsotmyaFB1IKoodcwesJ A+P2fW286h7Y83XrJUZ+GWRsKeBCCv9CI4i+ub0aEyLg/82kh47hPXQy+sh94l89cea5k5qbZv5n RucjUduy/bdtBtnRk7nKLuPd46QfbiQJL+5fPXJGTvtciVJVktqcwFwjAq6mheA4yzI4FGB979/6 Geeuq1lH6uPdHCkGTKcInp9Y12iM8CS44ay+9z/3RVlvBU4ZlCtK4GW37i5S7B0rPILEJMtkEuno bVmd3hmjdeX8OU3aZaYmzW1yH+kV0RUc7eS2IrpSak0iqbdr5xW1/i4ov+ez/mPdgjxusT3ZoHo+ t5AhuKJHmQW69AzjANfDyrt7Jxol5WwUMjMUJlLj5l7IEAhiqSF9RWIMoxDIzh+yM11HcC2/g45p ZUU5Q1uDZPhC2ofQjXCyYXDWcKsIwwhbo9a5Qf758gCY1bLdlyVXvCM9T40NaN1w27IiMVyY0kyZ IhHkB4v/T/2knnOd6PXmJ4IMqdD4toxWUqs50j1ypi8ws9fBQBhXyAuGn1cvj79r4wHvp8h2SJjE FT/Q3ONkQiGcVEBIRQfC68HeVDxYayJJXtC7/KdwTUWSxB+fvr6A1R9MVxorALULcY/NswwgU/dd +bg5ZZtpsb6H1j37kGfu7J5Ql+iS8EBqlf2u+YfOnXcGlvF3+uahASi+a0ha5tKaN6TN2htrIpY6 DFFMX0mfRoq0v7s5UtVN/9q4Cmbv1pps/UtrAW1Y6Kq9S8ZmK+mDIbnqzvUgGBw0WHzaJ/dorq1p tGFGiORg/OjQgesuU83lhF2YChtLrUE0lHsrvrNZ1fMA3l3r6rIsIqlCap3gxqWzf0UU8MjCjYJB tGo3mW5f5uyOU8lTx7fAbtbMHYYK5m8JM2vb+plRSWL0xZDxUFNlGIuLkwFQOuasOeIe5yWsqla+ KTAiUwLlDePfhvqpxcu3tNaCUMDvwx8WEocVWWrtKXeU2KIfzwUK6cKWxvWML3ahDfloSVywzLN+ 9ybJh2PqOlG7WVGqE3QEkD8Mh7o6JU3RPBNCKVxK8dsxdWR+NhwkxdbZSpsuCGfxEBQiNYX//opQ f+ErrUOXeMfKfLhynas8lwujv4QtSjlTGUWneU1tmJWem4nPaRrg6iBusicmt2ZLQgn9/Zj7x06P 3NeDEizTX7EJI0p+Wy5GDpoYxkZ7YMCkzhnF6ikgnRu/gZP2bRuY9LwpqZ5yN4B64+G7KnUIeYgg sL5IVd1nH3WQaMruMkBfd7EKLQvwWTDVdBYOOGLYchKpw1x44sySrLHkmlobQrqft9xhWmW+yjQ6 09fW4cd52pugFb/39WzAbCaw+yGLAvx4mgomgTxA/wX2MYDeMZOhpF9tlL4Vsdz2TwG/BtBsKwEK dknsp6gfdwke4ifVOX+pJiUvaMSOQFaREDsX9q70ARLPMiHSCsI8qbIsBGS+LGbanjkFaSDfHvlJ IJB4xPZhB15LmfpKQNL52C0gAYYPRmXuiyMecWoK9fDqiBgt5oTzWvyU4O1lZeLYJbkho4ypfJmM AV9o+Yo2RJGXJkNRvz2VogGFUkemi0/hbLDiq9qzkr4c7+MRh59JPN5pJpNixvwlmjjoRbNZNGB1 FV69p2Fa8NnmR5NWsuvoMU0/WFnd3Vr32nhwsugtgc+2j5hWGe7ApZ4T+sYhduTPo3QDyBGo8b/i O5Wle2W7e3CzPJCCg2R1wiLFdgpcJmEszqqgpGgXRq6Lb/BFatrIHaoILVeBS7TZdQwdr26YXblO C+bmUiy6aoPfh+353NXGayD6ePS8uuluYWUZDEsq1HGS6bUaOOf/hGsRuCTdFQsWqVkrBXHFeCct RA83tbcEAGL9Yia+piO2FgQQ6Wru9tEZxHJzHIIKCkcpP22pfJDIM5FpEFYCQg7BlDnwu9R0v3lu mukorcNEVHta8rW+Ms2DZXKcjMaezAL4bHaUehqKkA5aZ/tAl0ZkWaRqUZti3LJc8wDYHZWbiQBO uj2QCEWpLxRM8I/nUl+16ZCgpN/0CBJnKzSCtypaVD+1gqS2DNKRAjL6aHlq9VMqAETcw6JoO4tN UCn6OWMX5MP2JcrgvWZKMv8pxCMCVIAo0Uup9gVGtNGiUmEFey60v5eVVI3RjJX60h+8a+d/HK1K EP8Q1YNOvq0OCoH405TwXGoSvsMlRXsJWYfdjzmvXKubZzO4ggvi3FPdUOU+XzaLHvKfnNtTh8Wj 0J/moJhhYfYDf5mEwOh13Lpj42FC4XFfXXxmH9dGgGNIsq2n3B/sR6uDkpPU911uFtmIue6QfBpY 92flMPgcTEmCOpXYa9EQXCAc4k3AlvYxN55Gr2k07sT/7xtvIYPnkBv+NebvbzIYsQog6EfkkpCC e148ry9cRKo8uKA5Sofgiim3TBCwi/09EUUsjHaNmBpg72ABiFoQ2l8SIx/7SVgpCKWHlh1gnVoE p5hV+GBo6jd6MW4ftOK/atoXyO9dZ4wqEmqPtxUvEoDQ9ZxpcJOtUZhtE+bzU+gz59OHHcP3Ie9K qSAk+pPr7bMh9fJVxAOv4DyqcGl0QBLRWmfYVZEp4GzO9JOobFDeW1dI7nQ+fZoRxoyLdydt11I5 kNVAeEHaQ1b2XcmENMB26HaaHzOY1M7/eA7h0vGTo3I4pZBUtEvfdd/EPy//KjFEBD/DYPMSl49k 4cLU7aDFBD066l8/titwpUh9CfBYZNpxiXA5Wi73LDScNr44DPrjVFIOP/vk/XKhHuf9NpKKL0BQ QWntpSVRWlYMRCKY9sef1LFrkQyg3Te3HtxzLC7qG6u1r0+Ugl55MgxUTgSvLgZ39rDGkQbmxGLL sJVjRFn4C+RedvjgPOJV/KTmytZejnYQOf6nznQKuGcomLsDwaCctjuqeXGagUbjm2ulJtPHesIx Gr6zj8tkiAE91uqDGTPQWQzwA0n7IyqavdhTzveD+T2aHbBP5vwag6ikRf7PCVmaP9D001/tHbLV kLpnrMpJCKVb9JcZxuVzQ2VTgNxElz/8SMTgGz46np8XSsirpK8ltp6YpNVinALMjlm1lZ3EJXIu uwz5w81sM2ETfkht/th7nJXJ+GzpyQjzRgUZFc59simIYoatmOCQ2ZMDbtzubiyM54NecHo4hRNb eHGCYh2YEn1oV//s4Vy9DeXoYYSn46gYnoXTR3EdeT9mG7BIWiu/6XEl4VAahbps1xJjNbw3Jujl CooQD++2GzWO49AGTN33Zu3Zs8y3TKAxd613cwx5WdHwLoF4DMkecyczHW/xk9Axzv773TVaK8zC B8T88DcVh5oLK6Pj7LQH3y+W50pWoEEjxMhdOrGHT3NV/JMdUiZgn590lyDiR6MCoDG0TIvEIikd aaBZysr7NgxgiKJbefdHqQNI1j0W9+i8RVhUo7ekee4yJsDbQ2bqvmnTgdwsa69jtIJ8/yP1yJZi kroaD2fhedaO2un3iXxX/pZPQhgdGaO4XNAjuI7k7ZUJQhxl6EUNxkY97jYCfB52F9yu5CkoV++i hv+34m9kV+csXdaKUhNoNa16CI/+sHGuWpr8CITs1sEv2CumLqOiDJrvUflEuBFu8F0Nh1wH3I6x FA3BJ/KAp1nmVjDYz4au2OlQ2Ldx1jC1nQh1S6qKIkls/o6XJp2XhjBTcYK/HjAwrGSLFjw/3YKL HoQTtKGJ0J5zv2MFWlyZJW1cgKk2VM0mUuInp6PGKhupC5a7ihh+hUxKQnEDGRcUpFd90Byl8BBa rNwka86zl+mwln6nhDRueUaercJ3znvEyUKpjn3OFhQLFj0h6T4MeHH2vU2zjs4S5ku2yyujbiHq jCtUFQp76ksylNEmcqlNAj6W5sioI0oLscwG5nHOFqtr/cKjAmnHTy+tiONl1CYbvtfOfVfVI9q0 6ECekA1IlVLQogDZ0ppaJDA51slESKFSqrbkrhCEUZ2EJi4kUeK0pRkwrSg1XqMru0o70ugd11AP U2CruayrULeMDmbTNdgajLdLCf+gqfjMh9ozjngoRayQx8xcGxtTi/OfImlY8i+OiOEkMvmElfnZ RFC9R95HLL+jNXS8hQlMlQjJV1ejtXvKS0puwU62oTMUdfw/fClW+Q9fppUN1qh4RxWs7sKBabjL pvrTAhkSdf3+HKQKDpvWB14pIGxm5P5rkQFZzmGqUswsjZ/KzWocK0OL/pwzZyJ3iCu5APTj8gRq bP2jwlQ9fQBrJHWD2Gs45zdHGP60b78MkY0ydRAx53t0leislaKu5KevkrShS4mV+UNclYMJjMB6 j/tug3BYgQ9ONwmF7d2qrACPOAQOHy2cl2c2AAKBM9MMSRrezh/VxfNcSTWrAse8IsjHAFPhURgS N+dxsxBDmLAGj+vppFtiLWQNTMAWQw3U5TFoJ8TDT/lfZ/yNeRkWNsVwyJ1rhEGzUjjmuIxS2VZP nSTMMUoDfeY6yC63UsA+a+0uvJrAOoaqFBwO4m6WqBMH5Xfgs2AtU2KqvGsFkhlaOknvieVZUxsi LZqlqnMgxcWkSGXb+VYM1LGJk9wyzVWuvE8R6lly/BKBsjKLhy5Zx41/P0lYFnR8QnaUlrKcDXpg CXM/N6R5teO7SoD7ZD138TVg+Ri9iT3ab7DdAE3ixxVmmbAbqj+CFubuSo8bq09yoLbUB5UWX15u ThAYCNC/BMdr+Y2aIFk3+I8qZooaJw/t/bhho8oWhmPZHFff4eELSwZ1xJImetW/A88Zi4mY7xEN yjMlf9oB7uR6t5JScxWyHtDPJNJpTiNDm3XAI7iFKncsd6PRxfXl4CuQuxX8Jil7jNgdKPFkFCl/ E/IzOV5OLjoZxYObmR0Ivxf7fzvPrcI5uSUkZklTz0pviIADWKS5NUyfUhoo62CzomQvctkxbPVA C6wMjayWcDyyUIfWFq9Vw9d8HPaGA87lOuJmVBY4Hcu+Y7sTazcBnRYq8AD3exqB4Qn7a0S4JYFO FndE/uiqNJ4wSCIFT62n7q8kGLaTMpgtSGRt5TXqqCuVXj0WjZJrg9+qbCzAw9b0hBQhpcgzKPKk SNl1lx4yIg0f86YxWmEUePuc7arAv0Y1h5sI8mF2XMbE2sAIwZniXSZVUI0f/bNPqzaYTkKr79WQ N7gQiyvZWBMYbmUBy2jkzKatP5MdNWdtYWvKaQoLryRqQy1iE3st/TGunxRQ1jKQuvJ25BftbHM3 dGQYKCPA2wztL/Z/yZ/F2Z6gQYTDwXbFAbhVnkyiSVwiaJC9UKlgL1NVgcTYnL//11lcqr+Fjb+Y rus4NZ1Hdl/OTX//zUI5bESyr0/fqkVRhbcipqaltyolCkbVECIKdsTRAx4uWl8AFte7+6muYqKn dCF2Pmv4hSJGNWl9ja8NWP7kWV9vkC+/DmHGbpISsgMiMAqvY0s5lZy+koD3UELyR16h0QO+/D3H MoN7jhWWo1HmVepxBkXx9zQoW0gCUrsXh/baNwHqTNGBFoxVCIo4mMa5SwwgMBF4m8xxacO7hBs2 3VXoRE2TUry/OU/Ue9aq7L4OD8EznMjO3Ro3cOKaLZUpLVDhekItJ3FGVJtN0BS+6IGKJlLhhS7b YJDdmi6GUvEFwlOVORkcw2R6TcZ2d+GE6V2YRpTExz0ATrWeMdCWC+eI6a8LcZhYagPP8I8aByoH UVz1cR4RTsBLoPi5YXO7RdVIdzb54h2kPd25vCDj8vLupW/f41vib7V0clA61IzMetvSAXu456y8 z7sFXl2bm0PAML/8AnsLh7dnEAR7NWTbgdg94wzABCOu7TpLQ3KAJDWQGReKsHXorw4L7LfFFZum sCieuylEfsJbjzmVxBlUuVMYJwYCgqh0HkSGrrYgz7DFi3HcvHA1R+O0Xjmk1criOvRHZ/5Ks6Fc 3L3U4Lj7e1HDcIevF+dNrR3ZCF47QZs7dzvuXgRl3ezLzlKuZY7TDG6xyzVlKcB1nJL5bML1+QCy 7MkWCl2ynbdt2Xw3N6nzDUJ9SQdclD1yk/cIkKTvOs7aKPYSLjiw9XCOuAVDpTQh8DiAu8uMhfqN 5O/6/z3zXXPGo4KDcZqjKyQank5EMCKY1hSbzFHmw9iewl5eZBci88u2iQKXpg8aBmdp2p5MGRvW 72IXuImzwQMhGCY8rNCjYJ9YVkT7s9t3tvk15Ekb7DytYmI3DZSdUoDfqnfdtdJdbnWZ8u3GrrsO CEaZ2+0VAGm1Y9Px8N0/4IBzudj3Dgv/PUDo+K+m6QcsW9QmA8h/FiPwa3U2ubmvROdffkZQ2/Aj EGfAXYR44lQrkP30SzA6L7zjMWjBtxAcgNwyUKdL1NZLppmLzW7NYAoAXRZryDw4QqruJ8KQ7QvV 9a6KL/ASAaD5CYPx9pcDuYwHnfSVMPLsVigH/D2Z84UvFF5jtMkKiOFoj2rZ5EPrh8uLs4SnIksH fukVvyzHGwSDqRQeUu/Lmy0yGYN9WeoHXXBTA7ezIhpJVEN9whC/e/VSyn/xOmf36wSH0ZWiIANU GWgkFyDpYX0BH8Vnne1htD2HuWliaHmI4SC7p2znBy5L/YTq3NHppj1k+YVUTa5aK1GnhsMxp7UQ q+TxtKAT6Imu9wBySoEguSH8VQmuaDPKj1qy4jgnKLZIGpEsvEOskHsoOWxOhISRMb2QrlyMseDB 05X/VM4XV9n9Ha81oxcfgiTO5k/wRC9hmF505tfHb9yoo16B05Mjo6VBFzL8Oe/l2TupI/757PRw AHWOfbsVm2IQ7nebECmwi6VK5ePwbJrNq11ZI9FM4WCMsyyOnSuVUEMCUiYsZ4mZXGV1mJAyec7m avnAdKY9J7xDu6uQh9Q/U8c/wcr9d1fOPSyl1ebiCMBW3+d28DweBUdd/UT9ST9xeja0vHL860j1 ZghW2pcBXOwH5ZspxJ6pSB4tmz7QIJ4TquskgjBvCrsJl8CitLh4jbxA7PEN5y/CCmnB26QXyGZG OFesYltB7y24DJyLd0tXhgGqLpZrua6ARqjsMLsFp8ss3BC1NcFnVjeYXh7SEXdcgo//3xiuVED4 k8jsDdBGgv/04EYe9CC6BVw95oQDnL6Xq1oKW9yCdxffW5Z2Xobt4Zj4GNl2JclFQZPmmO8fUHvr KNI5aJ2HyfpvvZqvKGpNEsxCPzP1VsxDwOy+ZVnH9rgrRjh/OC1PtMoZRZkMIgd6c5VHlqr2Wwhp jW+FVaKhJCO0CpuCzYnIFdDSjRAN8TKwFOTumaKZEstD2o+/cn5DI5gk66sUIhpgH13eOTuhkQdx wX7fjf++64ltbXuPDOHxI8WEhytrLedkexmpRQFKqK6w5ZCMKruNYMRKn/hW2wWe5rKk4CVZtBb1 +9SfZx9FBHXfKHdRgmc4zOMIXk+pVawJCSzoRS0DTsNk8jBlR9bDSmtl2FfVKkDC6XOJMIGIhb8Q An3Zeu6M/NnXNr74fTAhywQtlTC5L6HxE9OZcghhCqBROAjb1L0F0yqUDDuLfXWS+svJDETwoVTl +ZTaaj+KZOwj3GHikpeWoDB/bpy82oo8bXXfwXM4tZs/ZaFSxnFiNtV1LHMGrZ33elNh9JZM0Bnj T+6Ob4SJ97Ng0wTnjsuZ6nokK7glXH54abrDEOlAnQ5DVA5UlwEGApgUVi6X0Pigmc6lTcL1ic+C 586FEHdYhH1umh8qFxhqhokViPf5vVq232tB/wA114321eKu9IhoI8z7T0UxHu+I8xq1h9qX+Iu7 rT3hWMHNgQzL6inaaT1ZsJsSXoi95hoUQRYimetJkIx98zUmYfKJYRBfaNXivfWTg/1LYcTKiBle T9mWpJXQeU43iS72+orOl9aeRphCfxSYFgDn3Ft4nnIyXIP3yMZCWlRHpIwCkDf5VHxwovk0Y3/i pTULEGcOrZFItxqYjxWG9ZJlKqvfV9bCUhaIeTrPyDqXPZfTgNyKw/L9Tebs7vvFssSaMjuL6rZd EYNXjEkQeDK2qxv3Fq8V3/RFFeC9PuKn0dFg4ZKkJofF3q5kT8gFbI4s7nfklgXWNAFdHmfKkDql +jvldCQFBopO8mZFbh8tM1kRR2wDqMkYrSPxcnyZ4Ghm8ixQNLf7KWOVH7cyrPC9JZkrLAlQBDgM EdZ1kK9oVewX+f09axwTD8Pd3XW0z7SSbevgiHU4G8OKZYnWX7wA82tRE5ukWf1TqOsbUkJsgfJt 5xoIsgIwlvnkoMGESakFYsdVJwJSykymRPzzYAB3j3/uGhN2dselXh578HxWr0cZKpI7HzZCCqJL UvMwgmyZGNOsxp2miJBiLiSEqT9jm7X5pFE5PnGWDizc5Bwx2FE1d1vc1Hcvkw5/gDywPIkMeXDW O8s4Yrpg7eqlC5ujBy2z6rIyBuvx0u2HmOzQhU08ecgN43TtGCWEf39wngiRzqSuICHJCQZqw48+ c2aN0Yzh/BfiPFOfLJjqOF0Y3zZjIXU6Xe+k1Dj1PY1SU4OLCkMjdXv0RyV8yZhDvSVYi10NS51I QOYHzOy/GCFI0YQXvoSnGPI8RqHpCixh1pAD+Uq6iFy4MnU/c47LzhS4/u/z7OFQjBliPCyC3Eu4 zc7UyOa4h6ReI7mLtPx51t3yNuZ3AUzLLwsYCymTHHzbscrSN12YK6jLXdfvEjUCAp0mFbDy0EVV 3PqnqgYAXaRBelor7fJIA1ByPTnxeKOaOb8lSLd4mCifk16mG3NZBlztG1MfebnPGk6oW7ABPdK6 kfzD+YbXS7WSezSDhf+1ysV5NeIJkSnz+LfNhGC/Nh0mOmqEGwJBfDwKlP8kzLHA/4+AnFUUWbhX 2Jfr+3x6Mn6eJdb3MdWxrlaEaF/j7A8hO2opJIwM8+diAesK1mk8pPnaTozUExNXWm1HxT4CynXG H3abHAh+cGthPwmgRBNYplLzrU9g+T+ZN3OYxQTfRKd5KbcZA5iqKlJB4Q1MVnnR4Olf5PAkbS7O mEmOz3SdFhwMYydE7d/y/uVhwaz5UJrngcVC5elMC5BdLxDdvwMShFbjK+VrCnjyrBYU0qrjylPO D31U6jR5nYonKKlslGS6RPwzLA7S+vY3JQYRPJzaFB7Sy64GxyHIVh3/V7o7ky0xE/Ug8Dy6Uogl G9SrV5Jr6hKfyRmuaBnWuXtBogT6n0av04dbv1kTy9WF6fJHZxFJfTl/edol4DCkedNHCuE5NGtW zKGrwgpr4Szdne4RBmKRJ75FxRxhIiV9ZzL6SYps2wWyRxznh6XH0dlZhedV3T89d/sS5O0f89dj irM6EiDjvGL6g65Mq9Z5qegJE/U5hUYto78k2V7z8scftbue/RJRb0l5IaewY7zrrQGN60N/FZS6 efygPQAnZozYDy8w8d8LmfzpLsyn3vZddqbUbpOh6+/iKb4wMn0+VpnnCTaizE+CiIbOrAuNrbZx WPaaCvepqna8qpQWise/1yhH+p8RGMbVcRnYLMZBHnQjicbrre8st7EqaPnE+f6CB5BLP2NdTyrI xOnnOlJYm1nlsS4ICMJ1i1JXmNl2vcX7a70x5lDexmwtS2dsSXtnfVYLV8CC8yjesvbeJeQ7JYKO lWHFzHvzc4IqIVEb3mjJJapDawq0zxbBn9ccZ9U2Ki7afJwAvE/yy+sLQ037u0j1kQSSsycEt+HV lIwV/mm9kp0bKqKcsa0rOhO/c5w/98vgohIJ/hM8uQtO2eNXpe9neaKbAd7WS7v245333VgLr2bW uhLN51+7YzB52X6zT7dcdWAKNkRnbQ2HFJ8fWngyAzp4DKTK3yWhK1h8LPzq2cG6PR3QoiUyfckb cag14qd7KfwyqyG4jSCxZ07C4IvJ+AKunMSvXTK/ryYNbvNv3EmyYNVHRbmdC8rV368hQv6c4PYs 1KtdQBb1S7LNE6sT8vdyO9lWUfaCrJY/+EjNqvriPUIY/3PMLJNxmIUPfQBBUlIVV+2XXLvlLI/1 pJVS1ho0MbMX/hwlWjbi73wYk/5iRBWWZPwO2hP3O6rNqwSDNtFVQdKMadlwop/+aCB1U0BZFKr6 FJz+rv0DNdK5HcBQFwoREAK54APsve5gbRR5eBdn5rmm4jrc6wtYsvLquYgAsUIFf6ZoNczWozNV Tn8pIfH31vGUvTIoqM9Ng5t39uiOr4AQafHhYYcFdJQrwkm+3XchNROI0c2b1H8Kx/XONbXkUzjr c96W9Q8wbmg+ERMc38xw4XS9uM0so5qwt23569sm/6CIZqFUiwRrVL89Zm9qMsMoTbY68wJOfpE+ t66Z7KUGmXm/u7UsNEBZYwWnMlcF4GL333Af6fab6FsjMBq/7mpAQj5+0fh24SAhZmFeytvXIodF xjQJ6jeduQecb32WPhRFg6TXpL3tvDWKotlAaLMuKfkrAUAwdUmko1HpJJ0+7nYdO4tAAsE544Gu PbrVSOIA5LH1xaaDmUZ9WLy8bMx4blIC3poiSQuL0NfGfz9raAKk9lBsjeCV1VHElW7dqlDh20sN U6gzm5+QvzCodZ3jxo1qVdh/adJJFLky0vuNReYHXlkIWNBpkzIuae4oj50WtYmdcLSQGjb4RsRQ W2p8N3O5/26XwfS36yQsiGxg97IcgcGKECyODvLzZUhf3XNMTLF4vgDVmdaWfSfeXOV4C5n1PIfq UzB139JgxnPkl3lwdUYcnYvWgCbVaBAyBXIHQ34IbI3za3fAz+p/cR9iv+KGe37iXVlAr6cwVcFH turdDaJX0zMaOYkKLI/VjxcjZfWazCwvWcOpfQiM7iTkL6KnCdlJi/ZkgouBbWBi5i1ivg9sJL/s gZIXmszEKaY/6mPfQZyvjt8GT6TXYxraydeu3Xi6QgnS9ydCQECDK9TLT9EmfpS5wpdmzBc2gL6h vOs5rQSiP3baG3SmXlr55In4v8MhYjhhcCLhPO08ieRx4VBlYVhzMcNbJ3ZH/+FzPb836RlWQZqS 1i8ovCAJackpKUP4yW0rnITgQp6oTSANM9vFRc8C/JRGHQpuQbJ0WjFjna4gyZLZNCRoUdsmSCWL BSPHTcIo8rV+ZCqgQ0KlESMo7Mkm5moJhREPTR9IVSdRqwYXo3nX8Q2BELIhQfVDRLhRAHq+tqQP NG7vgbEMYiLKuZ9n5DxVVY5OLFmfnYYYrYphqR6RMBcWQpvwzL+F5tAqoHeQWnrmkdL9Cr3j9uah uxoJUD4EKunhy/+DGy9sOYIfY4tze+LZ9yVQcEcl0aZ54jBm1uF0DxgeaPq0rkF4ltYQURRZ58+S Vd1bQiu8GLn1vMqkk7hsWvNxJrf9L7iTPeluzt/P9DObgk3B407qjFQpTlwtHFthnoE9EN7eqth0 2unsABp6aRsO2LqH1jSyayvg+wO05K9rrtDAAiuu1SIjQPopwJmjLjuiYSMRZZcnxwdjFsVk5f42 3XYFVMxvLW6eto/DojdHilCaXvjgEixE4kcHp1U75L2Bs15S/Fb3X2LgnnQo8KNk/c94I92rrK8+ 4qah+lh7F6uG3nnfUbdah+L8wVXtPuY/ODcHpMwC18EV6SnzjexECe4Z5z5PKdFSW22NK8v47JoE OgUXFAm5KDtHUf6C/flY1XCrRe4qJmtxnapYDAbIx+M1WSeq24b7uONq8BbHyj4dVQ0SnZWxYUxX bPkdJ/dgrKh0Q9T92IdFZ9+7txN1hOVqqPAwmsaZhjUsCH2Pd7HDR9XxKGv9Q3iNd+jxaEjU9HPr D5TaERYMv8JUG3UeZaj9gQpV65+n8mAcN6Cv3dlk7S1WD13HIRjNvY7XlO6Q5awsuG1rFhiyqVhB +HU3JYuKQ0GerzG9+uTsWKaWzK1oNwwJAEGD+jwWpATg8CvdPhVoRAkr+zuBPp9JXPlYy4y88ln3 cTRaH3cXGz9hGZzSMAdg8NKX/PJQmVp2pnSF2I9OrLqgW/pNb+9h6tYVhRY/U2OqD8iDaFxE9VGS 7HXIaNBLR0vMOOU7mD8K6lQYrZNg/65icVT9m+ChJdKo0lnMZiP9uhW9IOBKfbNmNLVOZPY6rSGS uhhYnrb8S+wshrvLWtX/9FJpjpGL2m5UTwR4afwufNxHPsRsQHWJyc+z2dnxy9zha6WuyUxPC38V 5+pSuTrz4B9wP9eV/QwKgdxQ5SvzRMllvGb4o9oY2esXVREHmYMw451R4QGjLH4gi5uUa3et1p++ yVcM/fdV2HuCVJOKCBa6P2ZCs7tS3adcwSMW1gb5j+q0V1X3wPybKqdia25Cj8u/VX/+SdFUFxew xh01YGJdrmukNwQcgl0eOe5tFvRtt1ztp13SkLyDOzDVOPZ+zZWERkr1S9vAbCHK5IYVWVyJXsk4 4lp4+QAmK6qNZYweA0JLM4f6d5oosqQSV2v1oW7IHuo0I/FlFPhUpq0rK9dTlnqplbT4irBtM2Td VADuAevwjJGlvaDxLG/lA/VXAi6KwpLGdD3lH088GXQVYIkLoFDogo33gaQrGF4LeBlgvmPaXsxl dK76SOO5jVJSfFFbhZ1zIBzGq1sQoT6gQcDk5lggzbUErOsz4x52OEVI2JAG/viXqBfTYLe/5akY aNc1PLalmJam8jM5sqNBW93IU+Z5qzigVxVxKZAwm4qAAFop1kHK+ir2wOkFMUvwYixbPZKwIRfP AFmWgSeuwaIJ8d2gDtaNNBmDvdcrJy78w8bAlLi4+h57YjzVTB29VJTityyH6+/5nbNEPzUQRUCS dV2mgolb8ubtXrERnXedRoeDY0y31d3gktuAbISNl2/M/98FcNaO43RlTXgAYwrvK3oht8xBTnCV dcEHqOy0b2Z4rc+E67jkFZvO6YKAoAOz9JkQIq6ypg0u29l3Aqwpg7MtEsUbSEgiRiy2f7QeR2t+ POpYrZM045EtXauzqWbdOBmaDiPxS7XIZ19QcVZ/BDFeoszKYMQNi5wwH+J+g0VXuBWpm7Mb99Rj NAxyKM3fHJeOV8R7+36uF+7uD65vfIdhcRm6tvbbGuGVr5aZGAyWexgCBiJd75UeqPQ+vsDkXggO DK2eca8e2mt0vl3hOOvpOLRRz4/l7sYnpKRNjHFwhGUge0TVM3Bf8NbHf+CSBBwqB/qfQ/G2wGmI 9c+xvFPd3NlKrWqtj2iV1ApYhjcLVQraWUHxaQKMmCLd8yxmcBArad7JlUjRi79CpDViDDabuYAC bilaABplmRDpE8WzGP7U0tWtcqocQHUNgzHTH9ycOdX175vb4WDMUiwU/V/HhoGHNiIUNE4sKjCN AfHVbpf554eS+RUqY51pZUFUpkCa3eS5K9tFx/Ll458r4LwTNfI/Av69NAZzmPCEeWH/kzJkTMSj Zzy4tiBr9EGH5cU2qQfBjzCvPTwipoIT/PXk/14kDHWV+v1/iW3KOUWeZBsFaW2KQrlxUooB8rp8 fg/t1iQw/yFwQirfeSIydofU9ChnD0dlbPx1UqfprjjZyPEeKnxxews+Dof7RxntSjRk/39DlVVp 8FhTRFqrM3GQk7RkRmOYZBzcUgGNizxt3HlGYm5JrnKmWQkHrGTiEbPGrDUdKOxHI+KY0BNnC/cH XvKfZBK65q3cel+GoX1Bq0Pgy23LtW8EXm05/77yX3zscKhTvokkE6y8M1erPO9anXoah5uSI8nq FxDr2usX9/XraTeuqivskZpJp2wuzVw5IjJCf4dTw7Zu5kMLSbSL/9vxcPkTAA3rZlflia0+0J6E B0WB2abp5vKL0MmJv4hUiA/IhXc9wZB524grd+GE+VMcke8aLad+QR73iL/bIITpOw2kTpnt8f4X iuwDcZiKbm2yvNb3ZImHwBYV1rRc1Oz+QSK/e3crwlOP/0sbJnySk8iPE+c+JttGtmr3kQRheoVb LR/CXnwniEBtdJbIzF0T79WNq6Khj4CUsQJQTlxeb+EjxTVWd0Ot9UR8dhy5N9ncYFowZaCbFJjM fdXY2JLiEFQ0yH+CvdjPr84ubNWGZw5qSDruGIA8enoQR2O7MvIph0aiphqI1xbVPX59MBNb76Zb xMAY4ifT7Po7zc8Z62lsMxBAJMCGbNPOCkOMJWjOL9hp1AEetyJSkoPscF+Uo2m4mv6Ajft22XLT TjyeYGbSuxyUlZUgYbxHLIyQxZFwoyXuqFQRQXFSUOT+vedn7SvOcVXK9fn3yBN2fZG0+DxyTaxt vixB/s+IQMg7dY7spHtPYJK2ypqQLvk4j9CMXNJw2iOoBA1VLwLtXKGXC3wTWiV+d7UI9ld1Y7zX 75sifoENXdmryMlQSqkiXa6/KMVl8xLoxqDpHI0n2r7kpPXCRGgKExWE5mQD2fjd11f6JMLBo75c HW7wcgpzPYVTCUrLEMMqnYpE7uedvr4YbcPIieqsQTHdGdLqfq4LmDxxcm6NbBnT0RYsnCeOrE5e U0C+kuq06+MXF+saUu40e+hnPvbAzj7ZrcodKbEXeFto/dHgxtjxeieus5OwZ3qVboHvhf56vee8 h91uST1SLSPGUqUP7GGo7U9MNmQrr2tRejO27Bn0pwcz71MkJcyBrVpyUjtQdruQTs7ThLl2pb5K Aw9Eu0utbPAfAMPcRyit1b4BqZ5UNAAPRkK6uX4CPf9F6Lg0RhdcXsfg1Zr0bQzQhRAtVwo0tVS9 dF/SxCUvvWVOtpwVR01rh6kPLJFYqOu2+ivWGXuwCHiZX0dOSQT3peZxs1nShfmQh0BGNGTQb8M/ 33jfbc9h203eD/mF4/Jdx+bJWFqRIvb+zVghMOhSFy3Ah27a/M1dG+pGIrjbIlcpzxChXstbYLQu QLxMgx16H13EP5XnrP53ByX1OCtwCBQ1didpnhpW7IR8lHQcQPrbc/MvljUVvRm1eIxxWrMPubsS t9PbHwa41UpURlxjMvApIUhfQQhi7DKsOQX0EePlskejUcXSTgHYfZX3n40f0JUB7j/yaB+c1h4K U2IQYxVRFn3kh7p1+6mHSYt1nF73usYAa4zIxJqVZ3ib2SesuY0r6M0ZsGUsxI5bLsk6gGnCH0uS 2y84UFSzytA9iB9BWTppC2jsWGqkfUZmUos5D5JtKFj/a9bja4dMri4gdCT1MroCnXh7Bxx1P6o/ D0QHf3lg9b18hjTroJ18+dc2Au7LZEfzwqzDVVQQFSent4XdCLmcdcjlRBROcyEOf1xxM60krswY PQdV3WwRn/xTC/BrF2WUoaPABBRECa1K/k257D3YGC+czoLeS9Fa6bFLxcS37Y38q4N01gT+yhW2 3c4z4TcL4hQUZ2R2peDmNGVZneEPOqrb10yXIy99OkV3a41axoxk3lUJmiIM97RR4asEwRvPnMjm 6su9G2VKOn2CxJGGycYk5UaTJWaryA099fg8K6dNNZoPRGVgRupCskDt/R7MtlHO8CakiunjJ9CU 2AU8wAaccGKz+nOV1lb86d+XbPvalzBLTQx6Aq2Tkdgmk7z1gXDYGdH7sqbF730MBQssejEadPA9 L/xZZz4qPMZ4SgmGXsFjsumT5lwi/WNwY2b9fLHWuVViv+69o3hiAzN7DFLvN6fonZ/3T3vdlqMX 7tyjvvj2Fs+r+UvfKZimHBppNfoh7IumILfdjx4PTC25kxipP2cgXvuF7lTMqK9uaTXjbgP3QVd7 bsVk97X5QgdptXDP6fF9x9wvNdzUfMkEJ45tAXAN25WX/2aB4e2xNCQQ+SvFBIhPv4vwzD/fK9Xe L++CYNkV2gehAY5A2kpBQ4I33hFf3vWRtRWJTuniOsD59/7Ka/tIajrWUtu2dYx6vhX8kB+NRjZD xMclo6igU+FN9qB5mXniIijRaC6BiN5HZ3QKY3eJMj9g5KFDW5PMZ2m/9CrbdMQuLHK2KLPh4H70 ZULQnNy6m22ooyVpipgpvXnNj3iUJIMNfimX7jOn6r9dXwIEOBSDCq6tcNc9j+fkz+fazyvzURQz ihKo1tWDakNFtd1cXcBB7SrkgfOyY8Kv61kqa5b1tFW4GY+yWg/WainIIGvZghh7vbDRTbce5SbZ akonv62PoF3o7noLtR43wDySAGJhZKZ2TiwiZEPqfqafhzNf+6P2ST4hHKkSlPMTKfR9eXEQcpYI F6c5o60ibi1AUVL3B73zr1NEDajNO1DJQBhLKZpWyV8HZ96TzPyithmTasNmHjMCuuyEl8newyXu WTgAFss31EBq8S4YiEGtF3npq6xcW6VeqnTi2CWlsG2YoUlPykqQVULVHHNHosbRy98g5dbhafeI iC8uYVwxBW0Yqas8lnKbbLKF6yAB1/2YrOe2+yHuskmEIotNG/0IQtLtVKLH1Kpslq+eTrbf2PYH wPFzPklQ0/aPQp2mTEK4VTWPOc24h7jT+Djn3Zs+dH6xQnhJQwwJHGQCi8ejMLoz/nNdVG+6/sQu OkjNPBMBVhEBcFWwvz/26LbD0qWbBQOJ2VZpbsszguwPHkxrOqVb01QhmsCq1e6F/AE4IL0aKQcI bh72HZGcZgjeUH6u5VSKp90yreuoCzhOCWJO8r6yM4c53nt5btBON6cE1z+Z9Fzd88zHA7ASzyoO kw1v4qDLEDKkufi3FWATe6fAeK5gRBn6fRTsL5KBFgGI6rzCjV+KHFetjv4KAuOMIUKQ/xIEEWCL Jk69HCSsKRTyuENDbj7vWvd8Dm4R/nqNrjECEk7DClD4PMD8+43YQ7ugflUDxsKYX0O20HM2CrlX omQVGONwfhpYjBhJHlaJ+YvbidxA2pSZPn7vCfy+UUyAwEiLYVnLlw6xp3SSt3wnsXPUjLgg8a7h qKAUbJwy3oPHo4Z7RtUqRRbqBr5e8YFEbaf384zlGD9V3ShN60KMYzUYOr5R70uEjkTJXPo+XtFP 1vlF6dTrO0ImSjZG3mwqxziVz1I32pN5jdpjZ/uLNet++1JDeRRpVv67GqT+C/4rf9lfkGRK44QD NsJQnHuZKRlvWTRYW7Fo0jw8tWVad8OCqDu5VgRk2aI0Ay+IMY13E8usfAPwkbLPdrEKFm8LJHmi +iyqgdnsLDXOIRGLCxRZohRZ68IODSxhrmjhBRaxS51ro/Rz00Np+0SrGZ2NassUlVIQzK/Tp1h0 LcGgCNiO05KVDFBt4PfLQncmXVeBt9pBKVems2jy6PKIW4kg4wPQ6iGZ7JMlq2MlgDXdKpZDqaHF MYSmpUZsYD9q6lEs9LuDYS6uB+wKsm5gA+Wwl7NkOsD/voECcTcS3WWQrfUwr1FDM95b+q4YefJf x0I4uelZ5P3L49UoLiHJsj2bStI+uTIaYRcE1YqdM2yPPsEYmemi6Dp22G54faVjRQGzU+KZsrG7 +aF4HeD4uV5mLPRu3BBbAc9oaXfLW5brQ9ueB2VYFeyojoj9uFhu4ZnMAL7ebQeW8y+sKwnh2Alq V3MP/+3AwiAh5sWXKWF9xXT7OZqOTUJ0Zcd5nJ/h83L3i/97iWa3gu32u9IE2+4yipJnc9Qwq46l jDWYXCP3ea9JFyEcXkmNiQRZmRkmzTKiBV45fx8YqflDIm6pIC0ewKkymtrBF4ETyD7Y2HaKB33M Y1bSj1GJ5DwlhrWV1wg1I6wrMRSLkIz4+VLevEDNi5CpnzbzLJ12sbGvPtnc0/79hMoS1TtKCAwF LmL8keP8L2ntP3nvMw+xSIoj67cCAKpYYmAJ1OV3fGtlwFyz0GI3KXuqI0FQ46lkeOVaK3uVzn4H cVDmV1JLtlwUGhadgrXWHkBxWf+VsydudcBXHIQwbpaWYm7dSfZdQ8lwfMuC8BeFpbBP9eWdhTS8 SsfG8NO3suYwTAXBghPHjDR/7ICpE1qgoP3cJ7ThYZfkQ/x+kMrL3UdpdYsSoDqiBe3isEJ9WmTk P6foYjwyRFZte2VaADohuxXCtZBcoofR8xvvPpkHX/0FvjmnEeXduqECAk4wWMyafaEBNhR9W8Hi P4a8/1uAfr2AupCC8B6dkbv3SALyL5t3Nnd0gGXE3uevZGEPLA9+GXznt3P2ZFosVfRGPsgughEs qUZ1nOsvBLKKPYxjABc1tDsPLPg3d4G1qUiDBdJoqDXXSADamu4nu23DuAOua3+D/gbmyJyZ2fe2 rACktFMrtvZZGvyPXiuYZTktskba09LNTq0VsTcZ5zJa2RRLd06Y8O0iFrkqU1vCAragioghrCia rmoYvKuMzZTcJh7KrhUA2ZgGlEDfwbnnYam12EP6T+QWXPptx/3TAEBvy3v1lWQfY9XWWa10YjoC zbvBDQn4Ovn9b/4MdI2dOv1W9crt+JKVCF8drL3+IckAK/bTvY491uB9IFrnmJ8hw6onZQ+AIVvm 7VIBc8lmHaZzzXEUd1l1iEALVEBiW8ZfMsdL//agz6fhtjWGGv7S/L/LwqIPZEFJokRLu6+XuJJE 3Rdyd9MX3HLPmcXup6x89+Hy2MmvIcisdbKZZQLZO/8roDlMNMbyQQOH/eW8FfCs9hSHLRS+1MuS MumKYXE66rerrdykaE/XsmF8OyXj9OjlvVnh+uKsLjXhOG2tWtCtEJKZVPSwetAfmhnBz5dFIFdB NFehz6jNx4jzzflG3kTs/oKKPeZuwKa9jpImX8fxzUX3DUmr65aGR901q/Tr7UcbBxYQzB34uB0+ IocSUh/rA+S3MxCagwxEHY7DiDQXZR4ZOCUo3wmpdBZ8zz3x9Y3sepBEApS4ddeAT12oAoNcSd7Z LtDFmrfqGilhLk8bRZS94TtgFTr/qs33Z8TjzgLUrHuR8lKwK14h+9JffO4pDZh7u06GJqsWeP2k p93CUHxT3WBTE7EB5h02tne+FIa1a4bvbglSfmEx2eoOS5KsZWEgjvKqXtIv4yXwgepAVjrx4vq4 sfGBPbun8rUbKkrEcQ00LpYa0vj1Z9r6oouwMrLme8K6Wj3/kxLNY5aBdlsAUROsbUwkrnrM6Kt/ MYp74cVuJTi+gM2r+IxAhAF6mb5ZOUC2x1kHOKMCaNHQr8kfVCYhDmkFrNoRqQGo937TPUyVV/7G tXhPzrPU3wD9VG3dbS4G36CftUfvGaciBSNIp5XUgL4q72myZB2Q6hlAB33dJCF+bhJ8JQSllVut LI9jUzT22l3aADlLbEH6y9lkYM/j0p5MoBHSoBmb8T2Lm1MCFr6cibaz4G5MAZf3gT64S9NycNEp aS189ZYBlRSOpxpXcYz3qFQg4g6f85VRvyQ5+9/IR2aaz80Nhk+8fXviVQGYAKxXaeYOS0ZN7iTK ZJ5PX+F602+fK80YE2Jw8Tc/zRQS1MjSniea0sgLH7H4kVakOgnlxvENpxJI9kmCCsohyAKqh2vY HI1+pWsRNiifx6Oo0NYvdijrWS0q4Ow6H3WDxmU2Y0O5D9VogMduspbsnqq6YxiaN75TS/QlpAyh IiqrahQ8qplsLG5zzD3PRiQtxa+W9GvhQ/8fSqSHG6CwfQuDaipzYBxkebTqF3NbfO5TtQkHJ+5z VdSqoy7rhE6PpzoE+2s9c5YH7+J3JKHKqR/f2wEqSSdEZTP4znmIrTA7xDt2U1hV0meLaU7iioVV LhnezfjmC/YzViJiivo6u3+tXjjpyUoHKVR7I65GfuEneh638a0R3KzsllBLjFvgiS3axnzFQQ4A 9im2ppklKMu/BgkMgrl0ai2DcanvaLi6547FUsMufJ8QiV9zbsB+gVK8+A/2TCBX2A8L5VF+1igj Us5gh7WfL29kmZ/BqfRoW0qyQW4CIskaxsrPGtsv07OdKuY7t+cL8cjt3WoH7rOWnUKPyleC8Xoo HGJxX3UKeiIApiQVTHPCtNNIHxxbUWP84HtsUTxz3hjN2fvD5fm54ytJsSvLKSOpUHCtWLOw2bjJ WtAItC3Bd++1v/HOwMjQnJzyH6uO0JinVBxCmArswMu9zzksjXffiJI2VtLARZvEdM7w7Sazb6dy VGyr8Oqt2CAhfrrlGGp8lD9UJQp7JnCsCipjWNVRf0Fz8PE4MEAwYLoiOQemmmd685Ql8zDhgtz+ niX5Gqm8eibYWultipru75Y6szwq0yIU1avSw7bIKrp/kYwm7kcPrhYR6fYIq56URe42bL1qmA/e mIDpEN3/9a2PLNfSY8Ty0iq+bZ+GbnDGBSwsDCtxRwCLY/sc+OxepbTq2JeXKOuHwcuD1y2ypdRa bwgXO12Cf69Ts297oaUCyDQviw+ZoU1k4/T3HOwjYIQ/eP+8KKUW/E9An05mLlQ4n+vC8pgJbLW1 aDne4jOi1OFlvgCXgexjjcDoQPdknVSyfr1egqQkJHos/Qp9nD6KzUh9i88bq4KVS+AiEeWW/wzg IYhx9kvQ7EQY0X+KN5BvksIdpE84sDIMqP7/41+ohFtkI7o0wLRlPzPam3eFknt5+fOcz4owoLcZ l0SZAdV/2VmbNgrc/RLSaX4IOAHCv2TrkPE3IUdybt8pxIPi/AGPJmiNyUcby4xi6WGG/8SXtPXT /YhcIYzdko9hVLqxjPIctRXQH7Js4y/dYpblMZoz8saIQuCB5o7PJPo1thGllaJPswYaNxRV+Hm8 svK7jbKxY14HCAXA1bPcsJhgkSXq9a9Z3IPkWeqc51ptH4wm84ItroqEmJ92IlVEeJ696Q6jQQDl ZnUar6S14WlCZfSHHhpRvcDXkY04WADb/kCDHAh+CNlAXV03CVyrtvkJXopIzblEMGNgInD3fMro c6nM6ViPOcTUzMHRuFCupoBSfghO777xBZVFB2RnLEIXJJ29LayJz6sR9sHgEpWIKNydg3ey5VA+ UOvj5RyIeUgC7Zzf4xjWvtNmaM15i0GFncu+kqmuWQ/JAE95hmSjEDgbzADY5M5Aw02g1EWtFyVb dM2R7/LvzhmQWJ/bpMY3edaS2qYSHOypJs6IJnh+UwVUT13FNguyxyodjwGakb13xYZxn+TtW4Wa LzxkGq03cbHSp9ptQd++/gM9iJytUVDhcwgOoqv8NR0Q4GpfSzmxghnR3y/pjRfSMaby5g8ZXS05 2T+UjDRBfwGHaar3K71vmbgn72btOQdFGz6bCSltld5LcLuIwxZt8tr8bW4ns5rQkYuPcW2QVC4p 481ULdpIMrfsPxpp6BvKbqG4dhRejBqndoUM9TJAlTmKvhpCGEmojB0v9/qzkxFgIynS9IDKW0/f hqCYRMfQnktdxYfr/lo5EK+C86vjLUXawL5QrjagrgnNzykjaCNFHhL84wKEIrcbxQK8Ev78jdCT 6r5gf+lMW6TbtrexUgs6DQTZR55cW37lRQJpj/+1gqmRe3PB5/rEDxjgooi169J5DJAkuLxLrhlh 8B9mJoY0N9QurNNNyLPX3PFXNztX5x24lQY/8hcJ6Cv+heI023CwmOWx/dKLCbtnjeHnGaGCSUFW FehIZCIJqssrvyEznEZh7V1x6hN/ZFtkS5szHrTT4KRH/thv9n89hwMaA4ae+OWMEMGGCaRzYO7u 5YKrmOOi7zeNN1U8scEEelsg+Lri1SWV/VPaQFzvcN/yOihQ3AQAFiQRsq5xcFPAdOp2xUSqkVek V6sqKEoqVGozHis0MC+0gHW1nr79FqBIyhhqemf4a/npJdP2UZFQs+l1SoPDqsa5X+1sLADXTvJp L+Fz6TJ218yyHBvzDUId+ScxAfVHN+Q6+FN+X4WFlcOKL26+BZ2ev8wiAEuyPHzic2yzT99XUUoc yGk7VkbcoZ0PCoSOcgj3FCUT5OCY/aKJ7jqyFmc6dLUkxusSb8pJNgsmaa6joLKnZiO2wmNmzGtb Hi836wE7zkKGS7aWpQ9tYRV8/alXvm/KPLWeuCWHP2GRG9WxOJFMxnZ37SZX7a0mBIeBWG9bOESK GGwUulgp0JVdlpBH3RjTxHUrQnnuNxJ8LrvXhhN37Em76JACKbGg8UH0we2EhHfoyYEq4HqgcLv5 rM+i3lZk+uTAw498907xCZj/ypBAEmmHUaA6Rvjnz7Au3X9EfLVkJRG5Q2RZo9IC4+ZQ9LovHvZg sK6rSFWSAraU67t6rXNczM6+j+jszqQ1+hb+AXMI032lkt6mcdl5hAEBs5QfiWMjKJMCaBdaR61p Kavp2rMu2DS17haD/Q7ATX+Fy5z2IeQKOfCeOa0fJs4i9qqoIC3Urb083vElJ+/gvgEILEknZRMk fmubIuojaQVHFdSzSFvmdxvsBp3tBr3QqESM+BK3Y+/1zZ1CK9N9qXOEVt+mAR8HMPbJb6r6V7vf PkMVAJXTcC20bCr9y/g+VbYw0vgIOfCbdq2Lw6xfG5l6GHavEg80motPIM2E/kNDDm9vyvEul9ps yyP+XmEiBcIOvKt7ApFt22+U044NvfrFxBJw7cRic2a2vLAk8ot5Az/Lkg70GZJpWB0+lNvktspt Pse0Nih16NeD6MUjSw5lUwD0bno/Xaos/pClMdv2+RYppLcfvFJRgPvubr2C7AjePGF9QDyKO/CM RDNNxllzoJmeggoESiFT6UDk346/elkL711N/PcLUsgDY8te2xelBe0lE08Ehc9qeu2mvTWw43dC wWyrwjJzsdibttBjQlplSjyCjH2l9Qtlj2ZwCRzrRPInpd2x/FWY6gl/sn1DEGJajums+/pArjom 5EqgjfSY/25QaVUHoL7FKsMwwkbWizGK7zWcVnAhlU61xijteI42l1AsyEiuVIVJGSLW0BGWJHSW XnswnxzKGgKmrFRYkgA2UOJDWxlM7fpbMw3Vk3s1AIBSJtE4XPmvSKJd666J30UBjICg88WsdqXU Q97j7EQYWl+Cmelr+tDcH+soJc6FTPTAJZDqIlQoTHMRGnrWg2VINhDbEOdMV/vLn7Dqm/lTefoV hdSOa9HIA2PnyBO/54BITSyyUtcCjBz+m7Tof3S42vU4X2CeUMbd5Rio4pxl7ddIdKeQI/l3wpq7 ZZsFpe6ASfxA8eyyvHDeRwB43TrTibSH5ImW0QLT4n5LQhrfBnRZWJhUrv64jhV3mEUf0gILfWWH gbg9+eATh6iwcnN0Nt0itw05Whgb3Q0CBlNDc72247DYmG9nIjFB5kh7TnVJG62BO9LD5szgTfOM 5zMwrRf0h876KuR2NbE0h+0rhteAd8Z7iWDxIztNaIw5CI7QNYm/1/qSKMQsF/QWaDdSxqssQchn 43f1N+w4tcQEr0MLMe/vMY0yHS+FNL8/wg1rlBGwfgWMNgSe5iNPcNVXw8uCjFzfC3XvyyY7Cg9M TGNvOGhpx8lXR7qAO80ognJxrePYfPDGmmHtbyvPD7TIyLfivj8ZnpbY0WPOUx3+NIsL7cm1Fkc9 AxUytwUMpyj6RF6JLjtbn+qcrMO52GLV15cZFGcjj/dUMZUt5JfgbNmxi4+lJOYEnS0qWMtnOXEz ub5GMX/zABasVbM0YfOCiI5N1Lg5VcgQgXTDF0xBv2iZK6AFLkA3gVCC96p0CiLn4TuTo19rhtv/ 5giJY1ywrVmYnSGmXUoMkTx8ZOifqV6oj5kuzyiDwWCseqjgCaNA1m5cmJtwEzWV93q0LGdzlml0 XGD6XIf8qLGE/oiRgY0GAGgTgCdIXoaMkp4ysAbjoGB2fzoiqJYET2gOc3ZhRzp20X6A1nU6uD+q GNN9S/VduLiSYLAtD1LEVHkFemFAK1eGIHwWXz3xt5DEZU5fdnpRQ82bQqR5dM4Mkvb+V7t21J8P nFU1qcu+p+Fo/fQ3iIm6/KTBwOciMIs8JYjznKBxMgGXEm5/hCg9CB6sbNn7L38vzQdG0kHM0QnI gSM22YQk7vlFpof6GGdDDTighmWLF1wOYKn1taHXQg2aKbm78c6LtE1zkBjeQ+uY74eCuBNspJvS TogdmVh+uoBPaI8lrDXY4wyLHXDrIh9hwygD2kTcHfZtoVCwDDJYlOHUXg3O5JQC7vVJV++z+1ki a65gCN/3kliwYzD6CYr0oLj9B1ITyMM0ysXg8IxxhFBoD3cyDw7GWw8+8uM5/Zk41zE56+2Q2hyt d/kFruITiOVG+tQTr8YWxNQ6wyXEwG7rV2kUI1DvjuVn3LFVfDPVO9taTsE4RvP46/7nU6UMWD8B 1HH+36OAihWrtK2Uwfg3VzVn+mTjoyy63GAYxXaIvn+zyd2tQ/u72i53AfJ6JH9VmtMLegy6u6xf /4RsseO7HtpGNHR04/W4m87NixGuvk/dq66/oYfyUhdB7StIC53jhA11I1wCUKmoYjVque/lbm3n S8x3w54UCift1dSD+VzmixAgr1c+j4p0XxUSQ/ACe65AE8FouCvwxRc1EbxvEf5Ac2MxdagcnzK3 8yXr5L/LQ1APXp/JxJ5fe7P/0+iMpLp9XE5wS6QnPH5iCgmdLkbpt+vq2KJYeTwnEsuSWR/dK1yu 9JQXO8dgdJJWtc/7rtU77z8XQz8AqzqlBnJYBqoN0WsjxgVqjsrAhV6PFcoh36mWt2n6LN9TmRue VCdf11j96Q0IP6sIfl/5wle5LsnhzF8/ATir5nk4sN9lP5yZX+SvwbQ4VPoCD5IqPYlWpEQ/RygT G3E0ktOU8EWApBNw8SDrE8r/roEgoWxXSnT1i5k0gqJA03MPB31W8qjc/8xIQTFcJJXKi3HMrtrQ 0LMxQUS3sUAwWRR+2SrWhczvt7ADe77UE4+lFXqEoLOGojxo9fY7dhvIbcIi9NkUfZHN7X1DlO2U tl38xYtcrvQBCkHFhTbiAJJ1ee30vmcIKBbvdG7KRVivbUdbh9dTP8dpK1OvF76zD5hvgVq+eqXt xinrWReD6YMFS7N2gOnKBPQTyBUd4lfqSP30V9diGPs7ik0G6zD0w2HKWinTNKoyDozd53xXaoUP T8ttmhXsFL0kzwOKSlE4/LRjbAa8fYoNIFBRerD3GTBCTNHHBINBcpxCCXONJZ+Mm8t71OfqGwZK 8ePwflEM/tYuuE9tJM+9NCPNRIUUtsziVYk+23y8dTAOQ+kdtG2K3ZJihe4t9p9M1g8dgnM2/Fg/ LXf+QIAjC0lq8fiRbe+hWmpcoaLFS5TR6DnZ3RcxAfZzjRoGmvXGW/8hFrDbX2Pk6xhUwaw0x5JQ vUvFpbmpcw5l4VCFwuCyYMTE4UmsocuQYT2C/l+gW1PQ6m32zTZYARvTrfaY8oclL9UC8evEIU+F IIpNgLbm4MYOO3sL2tyfHrTun6xobIMGnL2QWPG91Ulv7BHpSzRIck8C3tCIYfwwuXKDwBJQoJlp guvbqw+optgVeWGkL+mZ5/dX77/e4f9YB6DN3NQH1ygxv5AhDKJ4MayGP5s3ZfDtyWZ07kQ35qRl Q5hRjmTOE4ZcZmFjuFLFU0II605SCVrxSiKnoClwrYBdfpzyNPEGxCBPqvKuq6RFJinY0I4KSbOi lMXdrlULClZoInFNFn5wc4fYbaztmZzcGFaMqdb5fz4z//vsWPkvHuxiCuMfrAOjlPtol7vCvBbS SY8Nv3nyjFh58iREHOiBTpc/InLG8wMoaziMpQX5GxLmIg6ba1zhacfvCCcp+xEgknMJzd5ZCNB7 qNPtQ0Ra4tSiGAM33k6GnyhiAzX1gFsqJedBulFAU3/hZogryln2dv/+jQSe7i/lYa4GJpCjUZI3 d3X6cNwrvzYqk9L7APFzuZbS86CAQ1alWD9s0x30feHV08PyITZ/Rv7XtRuuejEA4EiDWRljNU2S OU5Yl6AfSSAbhKdW29cjbkFJ5rwymEOhfzKDj7eFS8/cI14kMD8vaOhJkvDwChHbGQ7TRilhUaSp kpj/62oeW6XY5561+Q5l/IIodL0znntEajNSbyWfK8i6IMjerCBcFQ7e4WMBt4cJLG9Mclmc3dDO BLy4mU7d5748UZmUd+2MhHz35+mAq9r3+UqQcUEOOj0gcr72gVfYwmhgyFMmv7UPqYx1Hszndr3X cK+9e8UzwxyAq3cVH2sRdoKrzt5XfxRMZWiDPktLHHhgM7uW5zDG0Ii5DhfZdskpOeW/FJOjs0ik IylAAoroZ13bQndOSIw42Clct1yhSH0cA7H2RkSnR0aYNontnb9uHJcGkcB0sD6WfUEHSqJjnVQh YL+HbzhJNLI2SzyHb0s+mQ2Zl3CY4V/t+C59CRBJOZgSQTgNQINgPL3RJSXGKM53bW68Wb48MGW6 9mCypr2y66QoxUujd5RUL+oI1lvLlJgUpf674jWcOsComTDcht0+627sKAKNZIMTRpMqV5f14Y+j DMtJ/KNSjR4wfFh9CnP3ANqeZEqyxUhjzX+xLN2fqFhYWQa3sRRUbB/k4vdzEUE3dmNEB91jc5Yf qMRHYDOmqe1l56sNev6G32ksDab/k7OsyCQZtssHKsXtMuaY37c60qVCmqqGHd27JWkdrggUEu9k Ad8/TI7hnehOIXIVYGFubAX8bYJC7g9gYhLer17ti3DvF6X7aaW6PML7SI/NF1KOj/yuGJ/edE4B V+S52k3PZ/mzKj2PdCmDYV492A8NoSz5bSUJuOOQLysA6lX7WV93yR+AO9L9avXq8LYxUppnWbhU 5aepUNaVwPgWu4C+ygNmRyKMAniS3zXLWyzDP+BE3mZEh0MMp5qHuPfAjOSmKfjJ/fOSkGzCf1ll mR2qbTTRJwSnw7fSlTxgSd+2H+l4WgxKjowysNBnNcuPz6Q1YKdHovaPbZWtDe8AVpyXK+yYPjBF ixyGQ5IM+X/LUqCsOUL2vldHpNA0hzeWIgEX9PS1BgIO5onDIFSR1BQGRyEN5l/QR8czFQADS0wJ serE11QSSR0cUk4dNNRBQfMkyOdsi9t1yhxYhQzZEJMPcOLCTU/QIkvbEgkF44Ag3A/Rw7we5UTD CUHJTriqRa8E2R1WCczMdm25rIq8cvO17OrcWbbsMr8uyM8dS3YK7TfOmn4RhjAjksEJVdE/bZrH tW2diMvBj8u59Zz0NMbaLkYudsprtKtli1oG5yjnJkeAWNG2DKvmYAYxL7nyCwcjp/ciVY0FkE62 vA9IEUuI1MPSMuUJLlxY2DLHibwGdOwCQ3r9uBV1VNt3EtOnWAmgPUYRXUhlcd/SdCqGl1R8EttH urQHZOgwUPvFUIC2SgCAw+QKieXi1ZpCYCgjFae4MxR9zfmOd5FjZO8J7t3Q4762/Kahb5VYQCBw FY7ewbdlvprfVezbO8eyZ5ib1rgr5oiXjdZFvwUkybjDDqMczIoWWtZwlPEAn8H/Vf5+JwI2UEvc rM9PJlsHRvkkRTTlw3BnauCPoUJkTK869EK7QgpufM3ITkekXe7yXHRPPG3N8M+Dp7sQ/AWk35ME S5PPssBlpd+ITXOjkjfyszv9dZbkgSJxyL95o0QRJhxS4xvn/5gHAA7CbFDVEpFNoPANXoxk71tv RCTmFmocd39JvuWQDFA8OxP8lwuZzyOTRBNYH3BhLCqrphIlBIh3RuQsM1i9nGrWJ7PUik12DK5x J4nINXVP15iUrL431pfJqTc12uIWCBTErOQ5bA4OVZYUDFDV97t3i+u80TFQVkkv+MqEFJ6daSRj NpbQ1doPoK0I4UMKjoSzJVom7J/apJICLD/O4Qusr2D1VNh7ZQw3F9eNGyK5afIP9PC8kMW6jN5b hC5sX9qWCDFHgTS/Vi0edD0QnmZnV49db7maCdNfc0fJGmvT7/+FJYWVcsDiDC2eQYCmPCkVCiib PqHwCxIRCZoAIZqAnLAD0R+ibFIEeAwXdJ5lFtXDi+LTfdJILVyh+aHqS3f1FMciQbUe6jf0Jc9W /J8p8BHHG1Hd1Iw5us11PQ9VUWb5Ys8H87785UBe4x7UO+DAKH6sDggMtZwKuRfnDoqQpardHIKC ZoCMc7PVWFyVW9l7/U+vIMhzaAzPBYVmfehHNWzKyZUeeXhqokn/uiYA7MeTPcuwyDf7PYqMepZe FTEw4K+vFR6D8UCbGCTgGqEIAeVcCKTQS4btFemczfhBDLaq31Ir1woUmMCVx2jAlPzldHJPXfNo 8grG12DXUE8egzi757LA5YjBua7eZ5rJr41gE6sTRoxvEAGflqwbje1zLDyxSIdg13L2lE1ZO1Tp yWGpu6nj4wQKTq3L1lLH+V1GU28dLnsP6I8HXpj4VT6Vs1Lv3obQyUWKzNMmXXNteqlcXw7AJdrs P5JD9TdKHvCfmdgOQUBUds0SxePrj+PfZwxj8zYFSj96WmD96KQ0chG2O/fYSGtHXal4upx4i4Or cwE71YnMJ/f5BJGPo1SdnqJM2GkUewT2gMVbP3f74ntJG+Gz62eLzZPu4l7h8KoaHslMIP3R5ME+ 8h1RwKmkPGONrf741EgXDK6v59xyAhZszw1Q/dcIU1oIg2fl8a4Si+yCyHOcz0OtHHNRrmfMBP0z ssGGX+LEwBOr9J5HnlR/wHujdPXSpAtvjdCm5kAy+8/zWlMIx+MSwfB/IKntLuw6HnGNyUy+4Jqt iZeT8wf82E3vWCCvPlhDPI/14RVOHXmzWgZ9RWU+yqPrFcYwjwhwOySOrJF9WhLzOCGT/pUXvw/3 KnnuO2nzqsXRqc5CucqFPWr9tmjqN+wwpXIVVE0BOwfdfS8BvsBrc+xeKJ4ZJnifsbitWl/b+h6p Y/0xEbSeJDPKjznnvAbW5ft3gAhj3A0dU9wUpzC5VGvr2Z47yD9ug4jsNXr5/kfi3uCZuxlEY1Lx DmOm7LP1jdua6Do1Rl/l1idk6udawm5EeMceuZ9PnDKFqvaObUo9WAbnmh5vzNbvQdoJnWqUGBAb fX2R2jgaTENU2EyemDZvOf9ZdknvU0yWyazi438LtfQVyPHWZHXJjBEjPxqHi8SA0r2hKWnsoFV3 i10VfiVILEHuTYUvACiGGHRxI3TEzZR1RGSTweYcAuR3LUo0qtHffg8CjuY7l9ksgD8SEM8/ljHO iVgOGy7bdDCHjWBMvhDbtEmd1lOsohBKmTOokfLlxvmquRlJDL5SeLvNcyuLXZHJqUZK8FebEUfH vhlw1YnCxJnLQYqWy3Ht8PMMNHfwAr0WTpnZn49WnE2CYoxjFsgyXMkroLEKNDKez3R4vA7Ng7Wq jPeEEJ3+M7y+uFbtMuKlp+ljpvc/YnAJld8JFsuKmhWS5UGz1RyaqsBpxTaienDG7Nf0O4PxF1AY k8eohJMpHZb8YC5tIHxonq0LOM82epcsmvv5cbeaz41fGX6eBwwK4LKtTQUFHB8l9+ooTshGDxJY VZfYYGRkoCLI+YfINVHMDcpLbWAjumKvfRBI9v/+fQwX+Du6tLH0DjbOAv6iu///jyLiUicrRT0i OwEFUc8yXIHOdmqgBbQShFegwmR6GGFdD4XRuogrXHdj7LF+fQgRl/2Fp6mDTF2D3eCwZPNyRnc2 EEeQDjTUI7wEGb889Uftt6R/rrnpSTXKXu9vamq7rfOyFrPD08TAJ5O56tQrmGjQaJwUMrNES1eG GNazMzzkC+va7Lnb563ECAHzD350+dKBbCCrjvYjmfE377xOP5V7asfjJNwU4Y/8duTjzFowacxf Ds0ERE8gpzw3Q8oZ05zikHLStkuDMsfY5EVZle+YC4GB9Ws2J8cs50EZkFw3YFE6RybcmPwN8Spk /yJpZ5mWfn+86Jiw9zWezq1J2jJnmvjHTb8vjalLyEsLARYWkQ2yQXz1aojpOXIbpFESXOW28SFJ XqHwb5tipoOzV03HyG2u/KrkCUiXHimsYbHcuRRx0zyGCDn16GCINC2VrkZUrlYIN60qr/3f2SHZ OjDNGWeJoQr7JP6u1ogdX4hayxZ0A6wqwNET/6uK0eLn8VnKQ6etkzVGU27LgDJWNJMY/UcIXJoU QcuqIpxphtARjTfW2jFiCnETa7HmiQDJzD6851s4W7LFvW0AL2hER48d9ZVoc3OnfveNiyDwNOhN I4Zmsb3ZjNhXnVAYYO0OHfAdsJSQ9IjaFjcUyh54ENfvOofNp+iDKRV9OeFxifl2T9RSb7VOOqe4 PX7tLL7OU5kpbkyhdh0U+9c8zeZx/3jC1UTQfyY4v/fceUNNbhTWjjL27JXkX9KbMtQOlRhtfQfA Cg/wnRHRGlXjFWfX8gOMUMKm+lbbrzRVpYOBiIWInPA4UpTL7mtJoF51c7e37TQtpzwpxGtnyX69 B0xtenyP2hcy7MPmANU9tqRdQr8vLssOIKn7mHlfXokg3nwcotb5beNjz5B+KgPa/7unPoltxFNt y6A6vN+5RK3SqnZWgvcaRg7BFBgr6snO8iouNvijyHWriGSIrAT4RE+1s6axL8onRL+Zyr7coBE6 8Ci7Ms1YvM5GoqAYh7KuO6N2pSxUjT/qh7BJnqbwrgdn4H6b052GF7m6OxHiUUvCcNtXYoQcALXI rgiCJuNTU/oEoHvuw23Khqh7nyBCvRovWMID4Ta/dO7RAqeXd32NIvHaU/zn1udepBa/tKwoq7ji TM/QfJV9eYkrCPpC0NWMI+qYvD90phmQV75l1hN046msxk1z8Nx2sje48kVG6fmPLME5E8Jvn/nm 3teIpVFKsALWta4ZZgZcIweKLlSbK602wJbDPhMoFnt1ujPksdHzfHjHHzDUaZ+IZS5NJPrdaN7R tYn1luRa5p+Oat2futyeLqarBFYohp/sMksVH60/e1jXkLSu9HS5DhM8qGDZ2aCaYETYXNnAPlu1 zJUQSEDtxTz7t33uwuVtWraSEkyKHYtl3YjsrLjhkMaWhcElAzCj0qd/zjRrl+noIESCW5w+inlR 9mYChAfIgPapyMOdFDXqnxcAbLHglQqE6NU1KVDZ3XSIyvikYGz2NifOX3wOK7DPMBnY+E7FszwF 2fT+vGuKKGzbAyUkAPutwc5hlRyKKthUQBSbDXXC/HkHSv8+k7+VruSm0s3egVotKNZu50C2sSwW V1wi2jjyQT4L9isnB6uhJpVpfOcFWVMH0/GOwWkFqv0uUdyevroY4yu5KStZcputcENeQXe+zjK+ xQrhaqj4YnQYYoXuFvJjdoJ6UlkFDrS4W8d0J6uEqmQtsXR6SdY5yN95e5ATVxCiIwp1NwTIJcY3 lwRxmqB6FS8MhFszXOLOP5ejNDlrzoADX8JR7GeqPFkdmzjhAEoEYm/E0mKZ/1aPuNB1DQ5WUfGP 6TUa5RAVjZ7UBzfhsCZeb3Ur3ocQFdXyRBYHEfh3iEGIds3evrDw9Q55VKtIE/HE6msVSqFJ/Q+Q 5sc2qkpmruv8mPfwnPVdzCx8+klyETU+sScs1Kkk+i5SxF2YTgGx8TCTuKQi+5+OND3gcW19D8L6 AR0gDP7k0nn2s4ZqARsihSqtP7yGTnRJLQ51yQ6tqIYC3awkJotSfiuzCTUjdlup7urgX5wM6nTX a7Fn3jvzM/Yr6jB74NmtYMDBYprjbgDcqkw/Zl0SZOq3I+Ok/2a7KAqACF5MgzRbwl924t61t06m GP8S+zZpgU6OsguWgzsmgBLKPTk5D6fJfVpIyQ312NgAbhIIAwKrNwaojFTemLo6XFd20DErNXUJ /J9JRq/Ici+xhDF0NS8QuDB9JICoe/ebh553/Wdhx/+vLmb35q6radz08zA2e06OaTuWIZtHe7jc Zut802tB2Jr4BbiMQSbtJk7HGj/Xgy99EQ5DKIVOdT5HbTiOmajMuCe24EEkIbV7a9mr16XkoFau nEzL79QB0vxX9CMfXSR2+fZryJSJyRziKMEG6Gp3BR1vHZGqG7Idi5jZssUCP++ueRNFqRLSvjQF wSiVV/UnkRQUnEH4BLkiWbZicDTpBanCcfA0y001igHn2KXnb1wprrdv4EbTnIAN2KotCSkALSgn fiU9I2N+gpG5V80UJzE4kBLzMxLdc9y6+m6TLqILy4NLTXzT3ibZRmDll/I1eenuTzNhHL9GSPKE SjQZ813oVEI8v7V+E85o4RvdisLygOuoapIs6lBsGTBlVwofYrlruLnLzriRaUdnH86trwKt7HCj 4FdPKyc8X1EPNdNKlKkcBVMS4k3fJ/U+qcI8xg1T7xKHNBrDHqmvGvuejo7lWG9iqFbioATnwCLk 3X+15snrocQ5pof414YElhQtnh8fNaF2X6r2SyF0iN4MtR0zk7neJR9s8HggaytQQb/MV2v9cBxE cbIVQ2QuPBYNj0XIkDhB7b1RZKxz+M7wVwf48KFGNaSVKiJ4O3XufJ1cwDhvbBHx7dZcwOSTpiZI y+paz5gr7pXA0FqAGtJVRwG/MokWZa7GEDb8ZGIwUrNxilDsahtcws+H1ILKk9FM4/aSUZrCbX7k WLKjITpXSU2V7bzHE2TaO9fiEnzOcdDA//nxkBijZanvUdaA34/wE6MVH/XU+qgXmP65J+gDiBJX xUtFfnNiaE31t5WOHI5wfIoJmQJxdQi+nY+bEEI4EA+wjOv4igvlrGUAupvM3bCMlNVrVHRav6J/ 9fFTBwkXbM0Z9L1t+UgRU3rjWjEwHSOmtjlgayW66bQtIotV2iTERi+auSbZ22sJ/sJK91RwPgO0 kxqvLqB87Y2D54vzuDOGk0jvZZ21cH/ip5VQvd8ElIAaNVU3UnKr5ho3phmddgXmCb2vWuAddjX2 38AzBvviP0Acewd0zhAcJ09Pmi7AI3H2Tm2pOApEpXrf7hjx6VV8QE4RpXG3vFMvIfBG4a1//Pel nccBgRZsoUN+pdquqqTke5h34+NjlvQoHZqv8Ie5mcMqjw7oCrSbWwfr8jQa8JaTn71ED7n6h9KG aBTOKY6imTm5lMFObrj4IV2S0Hc7M69LG3RtScEcL8XJiEyD9LS3jf7l5FlruedJfxNZA4fDhe6j AugyKcVLZJBkGIRj9ta5KeX0AUlExhhY+TtwvzJH25mGme+UAx8GFykSvfJqyPKMZgubQ+aYuzIQ yxAznhaO3+Z9iU1qD4nAuDvWMX4IsopIG/70UOpyvM5EUkO0VcLyWDm5hXTSwLUYSHrLUAIT45Pd BRvaElh2dPSDXnsrjGYUzqs7ncEoDPw7AEqk0ygRbr7gx7TNzDnt+h9RPzJE8tWcYVSnHSdZvJer HhaQOo+zBMxKSMRrFMScgI7oxYT/tcm/jFFGm25YXEXhbaxbfctl87paktQh+5Qs6lVIpc3eQ+gF xMhMJWJXd1pbEbr/g/cB92CHnYd+5tW04SGli/Ap/WLhWrLWhPqA60GhT2BdFJG8o+7ew57aQsIr 9q6lU5FyOo9REyTSdRc2KQhWGXXveT2hV6Mu33WN2tzla3IPY0I+HyNKpq2bsDDxVMMjq+FM3ben tpRLizz5QRnrAoaxyBLVMXRU2XFoj0I+5H7GTIlPObBLXGY41GACwiq+ws3tLMPOUCGppPMSMr2s nty+64xkT/wioyqpa/eBqchX2HrrZQ4UA25iF4tgF+j+Uce+/Zu2KiIJs2R6MIt/5A6lz40m5GbJ 6hg0+5wzETusSYPWeGj2wjk83ONUUkSPJxHWKaOmVZ5/6g9nQwRa+aZ7ikmn/5upXSOzL/CKkbQh or2rjwtogu7U1piHwL2NWpOL2hV/mu/IBJmf3kgmEHVK+rZsyPhWlhzOMz99tVcE4DIKDSHUfOJV 1y+EXpcKDsQy/OlFjR3GOs1woScBzXsrsqL650mEC4n/54ALyOy7J5i1K3xHntDGqXrZVrsmtWwa DQcZWmbErJrXQsuwBb97lA7bAAgo5xsYCR8lNkkAg+4Zksi8Tmt0hvmZFoMG8ENdvgza2pzbdryW mMd5o3TRRhGULjBUWqntOK6usX7GJO6NK4I/gZL5fOg8u6+VH2StpahHGaXil5XaeLF3X9A4xh/j B+ZpJycdlF1QqeZTuQyeaih/tcx0qFZfrw2usK3+S/6smlNJgqwSjiti1jqZNscflNXbiEFcD+FK GlJKDlDb7xMvv9oDxWFm/NG/w3cefpd9daNxRXdEuXNW4GmmFOXYNzmL51SVHhuUnpIO6QLb/bXj KrnpB4UqyDIQatrAAcWC0aCOQ7PRe+F1jDCBlsdGK/Lfx8zG58hzcm1qVmlulfNIPLJcUh24C8M9 eA8vjI8eToRoK0ysU9e0ySAfsNIJMKWsEQxJQig/wWatIRs+Zo91Q7Eu8VW+0yIX/OfoCE2NtEK1 iRF9uWNU+3+KheM0H4m/RQyu7zG+snXNY7meGm0h+NL8DHonlmK5jm6RwTZZ62IZH9dqikJqMR/K g+pcWHJEJEe66OnFKHPbh9ysLO6lolC6EpmU6RGJsee6n1I4bykCJCoLomD2k/f5BTmsXTpPFNFF SeGvaBnF3Trpl6+rgvLI2k5bGYc7V0WFx8l7o3H6qakgId582m/2GHp+aOkaiASgHPAAYBU1uX0/ E9lfweZKjknaZ5j/bbt8TiN2MB8fLSgp1bdPd/YxzjSz2VJUehhcQStH2rMhFgsF0K4HSLoAriHY oZzeRlQUwCJSnZDAM7c0MjBrUemaK6ZQMvQwsv9GgZca9Shi2F9qGKgw1428ydLdW64ClrSMk3iy 8uMV48NqBKRlGJL8p4IerURSUo0kASvsJQZDRVXcxxa8U9euVB0cYe+yGZ9pReFdxZp38jCkS0QE FxMCwUkrWoQVBThWmrvlsxny//YzMGj/sQLzT1BXsfXqOnQISOdUbPHFDlo0zPoUWjFRKMPHVUTb LZ3CjTpTmzfbhv8WBB6cgd1B8h0uz6922oxGm3V627PAuSmh+sE5TMcuogdOYp3H3yIC4S+8labo nbtbsEEQMeEdZyTSV6uiphmmB8yWrcfPyMJNSfOj44HpLw+t65FREWVnqh8djNkFMx5Wc2WPvN8k 9/fstzC1DJQkAeQE37DRnrbf7Q3hLu+XWn7D7KElVWTmMtcudFgGMRiv6/zfL8HRKg0HMjiDY3Eb Ky3it+9+P0tmvt6x/KB5EyV+ZBgbhee7ajmHET4JTe7IE1n+TfTQoor29CJmJOhppdJU18an1+TZ GFHDz30FOXCm+41vJlmu2zjSKNN6mXqZ/Ng/1PHAvPXBr4jywTHdJrz25HnZ2MXHdvtUuswxcj0D 3DpUmsF7tZUH2UKntODAEurKnIDEae6EkYDrNMvrLle0/cxS1S2Hzttyv5afYDREAxgwfTvTDXyY GB03OgTB9M8oBPzejrSCCm61byIsi2oRNT8CtFHSZFZZ20RGDOv6OtmhdmeH0Pt15bs9zQ9CENFg 1orRY03DgKeVMd8bCbka+TWeUsZsS8FmLtKDR2njWx66pdwbG3SSxT9sVyWdWKbpfv8TUW1BPDQv JyCJEcDNd3hjgPQVg6hct2h4CbMJIzZiWz+iD7fSe0EC1/rrmxjO6w6TGgiqhjBqRnzQ9DQMRO0Z Fe5sBuMQwf3Alhk9LzMytK1CjqIJlckAKUO0G80k/78p3IMcdCy2VsHp3es9DA4OfHnpkZDabqsu Tmu46JxOURRps3PrtgDMSxJCrG/QHtpBEd9zU0b3n3j0gF5hMyceWQbeWqc5q9tMoXStM9QCiM6b eWhqpjYKWAu1vl2b4+ysARy6Uob/iMZ4FfU26OGKjJxNivu1LPJOYXTHHQ4Efvqbem/ZqGKr+NCG XnqXhowNtSxL1l8/KA3WWxGmzVvAfJnkpgO+9352llYgtIoPe6zeJnzY9/P9MqV1WDWirIJwk8+m FxYxakt+CpcdwGDZVtuS5DY5ja88z8/v4IDq3yK5x61B5XAnREf6eG/aT2s5O1rjJcE7cSRkRDwZ /1X28O86JuofkDzNYNuVXdIrOjgZOp7G7GDZP/IS2qKMt5i0YqYGndeacY9aBgHBpqrHTwIeAQ4A XmGNeToccpjsLmQ+dMobbvIFEln9NJ6WNxPd7vbIPN+4PdET3jjdX7bQj2x927GCEBZB/VA8UEZF AmbNI7yPlUnekLegJoE1PDcUgSykWjZhSMjdlDlksVDuCEZTEXnnYGTreRcARS2DZh64hiU/iGqb 4Nrui9qg9p71ef0C5W/TcbAEuRZ9+xf9SqNPTyBpHDxr0j+xXeAZVLU7/HHYxhvNPjWYhmZMPLqm Gb/VZQ//vLlwtALLVDOazQKFwlXKWhyi3/TBf0trQ6vEDn3ijYTpZt+S6BViOXq4Exnxm3WYpw4P A5RCdZmxIwybYBa5mvNYIayinOLdaBQuNLkm8LNJwpuup2xPCbVCp+ddovtIIoUAzazVSiPko2Yt yBw2K5ehRhulhc4MVoeojmN02IFu6itw50FyTI5UVt9Hmx2Sasm0CU1zb5EpaEXw26ssENdsOa5y iqJk9Hz/wG5RyusBoVnYDVE01mM4w+m8WyCy0oQ7E6bsD7oTnmGft8tR2D3sdrUb7x8Ulx0wdIaD 0I0Q+aevskMGpuqKJMo1z0ievrHpiyKty4ksQwT+70m8Awgbh1iAfMYgXWKuGnB+o03nXugCcH5o GhQLFFxZb5LECIEEn3lKm9e9RquF4dOEbR1WRYgYO/E8WMK4Fo+hMlGNWM+GDGhGpT0vPSyT8n0P AP1jRPkTqlaED4K/bM4/6K5RuNdjsBz9otVJY65OeUyOS0SHAxl5cTvPdOg1MBKeROXAj+86mact V5cM90CshEd/JI2a1EgYlsCngNJoCktzNxVQynDPWdz38qUZYfuDuEPgH6BPa7F9m5MKQxpsAAPG DvGKNfrvMl9r56Ij1gck/qm/YIFsxCxYtRFpM6iaw2dOJt2MGjdg/N544E+8GJ5PfWcoehXS6y0a jMQV7Q655fzaEuFVyU5r3KvWVSTAZKLDS7O3ezZlr+xzPrSmrS3WxLhuP0Ihr6EqvdF4RZJ3QsEW Lm+7EpSJ4xJBWa6lTRxCA3bAjJbPtE3Jb7eRgD9TYnErTaWyMzT5P/tLDQhIl2C/pcD5Mc7MAql0 T/sPMTiTQC/+7yLkV4TwiMW9sdcPTnI3DfXAYENHmruJHCU8XqOENoXyy/IKQv/9Yu3cArOnRbfB 0IGoNWQRCPvuljq5PryDqgL7o9Lwqp89SucksQwK/LJMPx8YxcIiSBL72Cd//srMwohLIrLJztdq qoTwFnatPGiBIQpoPH5G63Z0NiMvwo44bQxt7RUVkbBjpOcGDE6zKqn4Mnoo1RgyQDqU/yjybeWx XfJJCX0TuhBEDBOvQH5GXvo5iNbdY6E9UMsVmLOQV0IRLm0mmaRiFOLb/FmquxmrhvuBXBlKzAKd E7KJUu//u11tFtTezjfZQ7QpnNbL7gNI5+LYXxB4BNgBk/F48EDFLvourCSw7dXAOu4+wO7CXTTy hC8LdiCjTWC0221ZP03StI+dAOm9eWvt7C+/TEL5yG3XvUjMf13o9srHvdEliOSXdU+Mn/q2dZrJ Jymr82PNgUZvFpX988czmdqOH+5xaA0di91ieVAAfhELxJoZ3eVdhf3/fuNan9uXUQNpiQfYAZqY 1zQ6OAgZYCUb4DoZHQYVGExbhOoxD836vrDSkEimGOZRCxYmc198dFhef6oRnz1C2j6UtwoFBlOa tlwPnuvaBNVikkNtFXBZ1cwsdmkr4StB8iHXaNEfnSRzYMo0ykEvYBUTAUXY743MtHSBnH6fCqQl HCnKVbA3SrJujYn8reudzASpl+4R7VjS3POhfIiLOXHyH24zyOH01d2lpluhL7TXsj+oR9lXfi5+ 1X49jM0DyMG05DwEEkrOgm1WLNNusNVketVrjf5Ij8KbTtnTbOYkTbRbZjQUsCYFPY6CnEn7UrBj ccrN3MMnQb/cIhsIWz4AShVziJKNg5OFjz2xMx/+IttuBso2jVLmUaTi0mrTt5OLO6DrmtsmvnYX b4VyAbN7QtMqgzS1Wqps5JPx5Lk2kDPy29bU29EadlwGmXEt5JznW3EyzGs6WLXdbD7eMrYtZtzy 6baCN3LZO6gmsShCYIM2AGqzq0RwB23eUDt1YLgklVb2wBSaSpgClBkGdZTsaeyYdfDTQBzhUewt 90PG2qlJ+Np0nRPCRpEbo7Km6fnfYTKzqrXCO/QBh/k9igTygCj7/tdiw+1fwFmyQo8/vKPLkiIF qSSvNi/7o43SR4GZTm/NhhhPuxIDMjw+t8wcvsKP/cPUw5BkWn9sGPU6w0NhYLFRdR8tpnsIW+3Y N9GHu6bKL/2pvZOdjheSROdbruqxihzzHmEQz5/HuDCWn7G/lNFXt1HdUnLRDqyErJ9vCVjgOFUE dERYTrQqJ/xxJwlX+qfqYlfL8IhsyOZpGDOmUcjUkWS7X2RaaDiiRr6IfkF80cfc5P8fzJnRZv/K TjSCQv/Y8dUDJLDYlOHdcn3RzF/Lq0EHaUflLHMLncONXcfb5nlZV/pgT6OuigCMrWnh9VCYSPsV xio+ptLpn1PqEWeVFTJi+IkVpUjYb0R+THKqwk8Shnxnntu0CwuQPNbCQVlcsgmc5Bb6HaDBEqbD BGHzneNeBWnB/rsobkszcNsbAtNcDJpV50ZrKKyyjQQ4tJdHX6SarziGFva6ZDlX9xDxwSioGYsV hcjx5FW3DQRiOB+zTBkHQZJDy/sUmmD29hiD4tA/P2lJr+pcKfMmY5eL1keXhRsoA4JhQhGeXWlV fuhvXPBqlqRvcXro819C07n+kz8IsmBUcz08I5P4aw6uo2rowkSFzT8ymZCh8080tzB8AwWeDIpR JKT9GWqUUbM/Kv/8n1oJITRFJmNLfIHwZ2HqGhO8MCqmxBXCjzczw5KBP9XOAkikt6gN7BjzGK6Y WjX6VrtS+xE877j3X4Cvowq5CHz/I6Lh0WNPaLazp6Jjj7bfzIXSY6U1bUk2Ok/UTArNMjF00p+H FuNFFjOt/KirNDuTF7rRB7CnLs2wN0DBGB7dgbVH+sCKZuuMeNRuSi+ag8folH6ZyM7Rn0fWKipz glaMLJcb8K4fDFcBzIr6qSBTBZpwhYjDTJ2l0lJqcT5xWVnALVow5CI3gD7k1Unk+3ERbLr7x/fi +qnkFEIBc7huteHjhLvT2QE+dXtWv8AYU2MCG2TAE4UixXZjwodkBwrJEq10xcOdOoKwnVf6kZY6 7P6kvHQk91HvsDNSTiXAtwzqzNhePnI/ymPCAb5SHFwLmLX9ktTd6oNKkvpCMpcVmR8A4kKuf4pw K4fjVEpxIvIK502PaJWSLwsXwjvTlmOjhw6yMBpWYp7RLdLjdAd3jCr6dyJRWLJmZf3Ye7LSabd6 YbHNnTgSgg97RemAxA1LyGasGwZc7G0vrbsbY9CLminTVHE4/F1ioMY4HvSktFiiWgE0kkg5Te5C nzAY2SsnjypE7OsN6a0R0dNBx7DWL3mLgT704cojVJU/IPC7WDIZhF9wyyiAIXBbzz/1a3rjCYBv /OEzRD8re3+HWfJRaneiJSK9IkOz5qAyK4In9BA/Y+iiRjIHRxWPMu4h62tXGv57JKtcZuNlwJ5M tKDXCREpFjwN5BCIgT1Eboo++VFPcDv/gUubxMVIhXG4e7gB91sUor2jHtG9ukCq7KysKXnY+9se fiZbC4L+DmYEvEXrvHqWjkD1VL70O+Am19intCQbYV9SDSbE2eJl7S40HTu9sC0yy+HgQ3tcyLzZ ZlOFdlq2qDhWoIWKCq5x5vhTMht44ztVRTHIsTEVHjRMCy/TTmbheJz5YxPQa44rG0oCPw6I2EMd LRD47ko9ePK2YUb+L4yWlutTFpHO0c2FHiJd5Ds0MBWDRZNgm2fVESHUGwbJook9K/js8CM5tUuH ycxfRxNw4fGI4wFZ+rnhL2ea7+/prgRybhOWlU5IpW4A9mA2pER5kaDMzPqGBYrk9NUgaKtrkXf0 EWWckIrtK0JhIH59i1cU3TyCgHk/cWADLCk2Xtpen7iUZSM2B42ksRb4mgSoZ2P0/4lzdaWRRFnC i1wj3VKIbeNDJLetVYvDoinr27DHorzKQ1luoxmHykI0fWKwdq9ZFGt1O6Im3fzhNpslK3Bmc3XN /ak+uNNFesc2Ku81+knk852FqJ2wzhqDiVXY08AbZaWC/ne8sJNrJka1cy/8nOX460st+bu/oVgh vSdWf8yclYmsI18+0BaONvlp+vXpkterlamopF/EU1pVuOEix3zNWnwix4zngo1iS0y9F44zrmWk IwKAittZGIwcUyPD0DYypBN5gPUmtRKhQMMwqmdHeDuu/Pr+lZvMFo2lQg1uPUO2ap2k42g+Kutj VpLcfhGyqaVyhx+KyOl+r1t2IuoqF9mcXniQWzZDAP/oFcgX2ctFP51jmE5hy61A69JrFm4ioexv OqczJkP/G45QRCslSnjUmNrq5YbuNp9CuXF1anMEzga500ygXgSj6FBZBblzkJzjnDatbrravaQf 6Se01ZfyV6UT3IX0k0lzt76+JTaFFBm4tFa1VlJWSJlcecKZom/eZObFTBl/13SEQ4bUkrnmn1/E rvltYB2yXrXIEdex0e0m7Frp219wdtVffcpnEeaVz+BSrwQNrN6I0msDgnSMDdLvoAUVISbmy9/R kGqfefMBjdQxvDTY2tIcEQ+Md6exU6mLUTxQbilJHpJcoHti0chDEVMsjVVRDmQyPwzE8Hb7uVVO kpVYn8FTlPG4zz/Ck9pCwkRNufbKkz7Yw/YgqITb4dd+8D7hYvsRvfg8isVQzK7eDutnuS68WDGM 5VGzCzSjQDqltpal7Y4PbCM0j/l5W3sKjA0I1AyQOUHiPSKk7zkhm8OkZfmbcDwsbyWRBSDDg37O UJqvOWNkQ+yuqSr7qtxtO7DPetPUX3bu9hSSh5dPnAd1/LC0ylp1oiH3Z9NNzEnMSpEZkrzabJZk Da+aZShqdeUTqUPB3iPd3+W25Por3OSuR5L/d5+Id4huZfskGe6dS11aNmyP9RpEBywOBoh15J1G aDUTEi+kg43zTLuCDM7XjD1sMo/TA/uflsPkqn8PCMRWobvSMRhrWi7Q+HoE+QKLa5IrY4VNAdWc iDda2FyX3hhW3EKpfFMQCaRiPlHj2adbsI/5yJHwIsCWuWjcWcpkqxbzTVSzXywNyRZMCz0wA4qe bA4KoXF9jV/OazjRtFw3O2ow/pLsZhI8oFjZuF0//WHIcEAN7fv6v22LMIDBzY/rTcJ4vKFPTzdJ WJs9gckTIbAc6EbTL+XgL7cvqoihADghlFuknIYYj5osYvTEOTbEkvORDqgAJHxQEMroJdSUusBL SOVwkM2RsOq/qDxt3/V9NFeSAfW64pgCb2ljx+x9 `protect end_protected library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 is port ( CLK : in STD_LOGIC; A : in STD_LOGIC_VECTOR ( 7 downto 0 ); B : in STD_LOGIC_VECTOR ( 15 downto 0 ); CE : in STD_LOGIC; SCLR : in STD_LOGIC; ZERO_DETECT : out STD_LOGIC_VECTOR ( 1 downto 0 ); P : out STD_LOGIC_VECTOR ( 15 downto 0 ); PCASC : out STD_LOGIC_VECTOR ( 47 downto 0 ) ); attribute C_A_TYPE : integer; attribute C_A_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 1; attribute C_A_WIDTH : integer; attribute C_A_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 8; attribute C_B_TYPE : integer; attribute C_B_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 1; attribute C_B_VALUE : string; attribute C_B_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is "10000001"; attribute C_B_WIDTH : integer; attribute C_B_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 16; attribute C_CCM_IMP : integer; attribute C_CCM_IMP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 0; attribute C_CE_OVERRIDES_SCLR : integer; attribute C_CE_OVERRIDES_SCLR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_CE : integer; attribute C_HAS_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_SCLR : integer; attribute C_HAS_SCLR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 0; attribute C_HAS_ZERO_DETECT : integer; attribute C_HAS_ZERO_DETECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 0; attribute C_LATENCY : integer; attribute C_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 3; attribute C_MODEL_TYPE : integer; attribute C_MODEL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 0; attribute C_MULT_TYPE : integer; attribute C_MULT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 0; attribute C_OPTIMIZE_GOAL : integer; attribute C_OPTIMIZE_GOAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 1; attribute C_OUT_HIGH : integer; attribute C_OUT_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 23; attribute C_OUT_LOW : integer; attribute C_OUT_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 8; attribute C_ROUND_OUTPUT : integer; attribute C_ROUND_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 0; attribute C_ROUND_PT : integer; attribute C_ROUND_PT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 0; attribute C_VERBOSITY : integer; attribute C_VERBOSITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is 0; attribute C_XDEVICEFAMILY : string; attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is "kintexu"; attribute downgradeipidentifiedwarnings : string; attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 : entity is "yes"; end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 is signal \<const0>\ : STD_LOGIC; signal NLW_i_mult_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 ); signal NLW_i_mult_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute C_A_TYPE of i_mult : label is 1; attribute C_A_WIDTH of i_mult : label is 8; attribute C_B_TYPE of i_mult : label is 1; attribute C_B_VALUE of i_mult : label is "10000001"; attribute C_B_WIDTH of i_mult : label is 16; attribute C_CCM_IMP of i_mult : label is 0; attribute C_CE_OVERRIDES_SCLR of i_mult : label is 0; attribute C_HAS_CE of i_mult : label is 0; attribute C_HAS_SCLR of i_mult : label is 0; attribute C_HAS_ZERO_DETECT of i_mult : label is 0; attribute C_LATENCY of i_mult : label is 3; attribute C_MODEL_TYPE of i_mult : label is 0; attribute C_MULT_TYPE of i_mult : label is 0; attribute C_OUT_HIGH of i_mult : label is 23; attribute C_OUT_LOW of i_mult : label is 8; attribute C_ROUND_OUTPUT of i_mult : label is 0; attribute C_ROUND_PT of i_mult : label is 0; attribute C_VERBOSITY of i_mult : label is 0; attribute C_XDEVICEFAMILY of i_mult : label is "kintexu"; attribute c_optimize_goal of i_mult : label is 1; attribute downgradeipidentifiedwarnings of i_mult : label is "yes"; begin PCASC(47) <= \<const0>\; PCASC(46) <= \<const0>\; PCASC(45) <= \<const0>\; PCASC(44) <= \<const0>\; PCASC(43) <= \<const0>\; PCASC(42) <= \<const0>\; PCASC(41) <= \<const0>\; PCASC(40) <= \<const0>\; PCASC(39) <= \<const0>\; PCASC(38) <= \<const0>\; PCASC(37) <= \<const0>\; PCASC(36) <= \<const0>\; PCASC(35) <= \<const0>\; PCASC(34) <= \<const0>\; PCASC(33) <= \<const0>\; PCASC(32) <= \<const0>\; PCASC(31) <= \<const0>\; PCASC(30) <= \<const0>\; PCASC(29) <= \<const0>\; PCASC(28) <= \<const0>\; PCASC(27) <= \<const0>\; PCASC(26) <= \<const0>\; PCASC(25) <= \<const0>\; PCASC(24) <= \<const0>\; PCASC(23) <= \<const0>\; PCASC(22) <= \<const0>\; PCASC(21) <= \<const0>\; PCASC(20) <= \<const0>\; PCASC(19) <= \<const0>\; PCASC(18) <= \<const0>\; PCASC(17) <= \<const0>\; PCASC(16) <= \<const0>\; PCASC(15) <= \<const0>\; PCASC(14) <= \<const0>\; PCASC(13) <= \<const0>\; PCASC(12) <= \<const0>\; PCASC(11) <= \<const0>\; PCASC(10) <= \<const0>\; PCASC(9) <= \<const0>\; PCASC(8) <= \<const0>\; PCASC(7) <= \<const0>\; PCASC(6) <= \<const0>\; PCASC(5) <= \<const0>\; PCASC(4) <= \<const0>\; PCASC(3) <= \<const0>\; PCASC(2) <= \<const0>\; PCASC(1) <= \<const0>\; PCASC(0) <= \<const0>\; ZERO_DETECT(1) <= \<const0>\; ZERO_DETECT(0) <= \<const0>\; GND: unisim.vcomponents.GND port map ( G => \<const0>\ ); i_mult: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12_viv port map ( A(7 downto 0) => A(7 downto 0), B(15 downto 0) => B(15 downto 0), CE => '0', CLK => CLK, P(15 downto 0) => P(15 downto 0), PCASC(47 downto 0) => NLW_i_mult_PCASC_UNCONNECTED(47 downto 0), SCLR => '0', ZERO_DETECT(1 downto 0) => NLW_i_mult_ZERO_DETECT_UNCONNECTED(1 downto 0) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is port ( CLK : in STD_LOGIC; A : in STD_LOGIC_VECTOR ( 7 downto 0 ); B : in STD_LOGIC_VECTOR ( 15 downto 0 ); P : out STD_LOGIC_VECTOR ( 15 downto 0 ) ); attribute NotValidForBitStream : boolean; attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true; attribute CHECK_LICENSE_TYPE : string; attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "mul8_16,mult_gen_v12_0_12,{}"; attribute downgradeipidentifiedwarnings : string; attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes"; attribute x_core_info : string; attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "mult_gen_v12_0_12,Vivado 2016.4"; end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix; architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is signal NLW_U0_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 ); signal NLW_U0_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute C_A_TYPE : integer; attribute C_A_TYPE of U0 : label is 1; attribute C_A_WIDTH : integer; attribute C_A_WIDTH of U0 : label is 8; attribute C_B_TYPE : integer; attribute C_B_TYPE of U0 : label is 1; attribute C_B_VALUE : string; attribute C_B_VALUE of U0 : label is "10000001"; attribute C_B_WIDTH : integer; attribute C_B_WIDTH of U0 : label is 16; attribute C_CCM_IMP : integer; attribute C_CCM_IMP of U0 : label is 0; attribute C_CE_OVERRIDES_SCLR : integer; attribute C_CE_OVERRIDES_SCLR of U0 : label is 0; attribute C_HAS_CE : integer; attribute C_HAS_CE of U0 : label is 0; attribute C_HAS_SCLR : integer; attribute C_HAS_SCLR of U0 : label is 0; attribute C_HAS_ZERO_DETECT : integer; attribute C_HAS_ZERO_DETECT of U0 : label is 0; attribute C_LATENCY : integer; attribute C_LATENCY of U0 : label is 3; attribute C_MODEL_TYPE : integer; attribute C_MODEL_TYPE of U0 : label is 0; attribute C_MULT_TYPE : integer; attribute C_MULT_TYPE of U0 : label is 0; attribute C_OUT_HIGH : integer; attribute C_OUT_HIGH of U0 : label is 23; attribute C_OUT_LOW : integer; attribute C_OUT_LOW of U0 : label is 8; attribute C_ROUND_OUTPUT : integer; attribute C_ROUND_OUTPUT of U0 : label is 0; attribute C_ROUND_PT : integer; attribute C_ROUND_PT of U0 : label is 0; attribute C_VERBOSITY : integer; attribute C_VERBOSITY of U0 : label is 0; attribute C_XDEVICEFAMILY : string; attribute C_XDEVICEFAMILY of U0 : label is "kintexu"; attribute c_optimize_goal : integer; attribute c_optimize_goal of U0 : label is 1; attribute downgradeipidentifiedwarnings of U0 : label is "yes"; begin U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_12 port map ( A(7 downto 0) => A(7 downto 0), B(15 downto 0) => B(15 downto 0), CE => '1', CLK => CLK, P(15 downto 0) => P(15 downto 0), PCASC(47 downto 0) => NLW_U0_PCASC_UNCONNECTED(47 downto 0), SCLR => '0', ZERO_DETECT(1 downto 0) => NLW_U0_ZERO_DETECT_UNCONNECTED(1 downto 0) ); end STRUCTURE;
bsd-3-clause
47da97038521746b1cb39eb9c0dbb153
0.943691
1.838763
false
false
false
false
astoria-d/super-duper-nes
test/rom_test01/rom_test01.vhd
1
6,258
library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.conv_integer; use ieee.std_logic_arith.conv_std_logic_vector; use ieee.std_logic_unsigned.all; --entity rom_test01 is entity rom_test01_de0_cv is port ( pi_reset_n : in std_logic; pi_base_clk : in std_logic; -- pi_sw : in std_logic_vector(9 downto 0); -- pi_btn_n : in std_logic_vector(3 downto 0); -- po_led_r : out std_logic_vector(9 downto 0); -- po_led_g : out std_logic_vector(7 downto 0); --nes side pi_phi2 : in std_logic; pi_prg_ce_n : in std_logic; pi_prg_r_nw : in std_logic; pi_prg_addr : in std_logic_vector(14 downto 0); po_prg_data : out std_logic_vector(7 downto 0); pi_chr_ce_n : in std_logic; pi_chr_oe_n : in std_logic; pi_chr_we_n : in std_logic; pi_chr_addr : in std_logic_vector(12 downto 0); po_chr_data : out std_logic_vector(7 downto 0); --i2c side pi_i2c_scl : in std_logic; pio_i2c_sda : inout std_logic; po_dbg_cnt : out std_logic_vector (63 downto 0) ); --end rom_test01; end rom_test01_de0_cv; --architecture rtl of rom_test01 is architecture rtl of rom_test01_de0_cv is component prg_rom port ( pi_base_clk : in std_logic; pi_ce_n : in std_logic; pi_oe_n : in std_logic; pi_addr : in std_logic_vector (14 downto 0); po_data : out std_logic_vector (7 downto 0) ); end component; component chr_rom port ( pi_base_clk : in std_logic; pi_ce_n : in std_logic; pi_oe_n : in std_logic; pi_addr : in std_logic_vector (12 downto 0); po_data : out std_logic_vector (7 downto 0) ); end component; component i2c_slave port ( pi_rst_n : in std_logic; pi_base_clk : in std_logic; ---i2c bus lines... pi_slave_addr : in std_logic_vector (6 downto 0); pi_i2c_scl : in std_logic; pio_i2c_sda : inout std_logic; ---i2c bus contoler internal lines... po_i2c_status : out std_logic_vector (2 downto 0); po_slave_in_data : out std_logic_vector (7 downto 0); pi_slave_out_data : in std_logic_vector (7 downto 0) ); end component; component i2c_eeprom generic (abus_size : integer := 16); port ( pi_rst_n : in std_logic; pi_base_clk : in std_logic; pi_bus_xfer : in std_logic; pi_r_nw : in std_logic; pi_bus_ack : in std_logic; po_bus_ack : out std_logic; pi_data : in std_logic_vector (7 downto 0); po_data : out std_logic_vector (7 downto 0) ); end component; --signal wk_chr_ce_n : std_logic; --signal wk_phi2_n : std_logic; signal reg_reset_n : std_logic; signal reg_chr_addr : std_logic_vector(11 downto 0); signal reg_dbg_cnt : std_logic_vector (63 downto 0); --2, 4, 8, 16, 32 divide counter. signal reg_divide_cnt : std_logic_vector (4 downto 0); --i2c registers. signal reg_slave_in_data : std_logic_vector (7 downto 0); signal reg_slave_out_data : std_logic_vector (7 downto 0); signal reg_slave_status : std_logic_vector (2 downto 0); signal reg_slave_addr_ack : std_logic; begin -- wk_phi2_n <= not pi_phi2; divider_p : process (pi_phi2) use ieee.std_logic_unsigned.all; begin if (rising_edge(pi_phi2)) then reg_divide_cnt <= reg_divide_cnt + 1; end if; end process; -- chr_addr_p : process (pi_base_clk) -- begin -- if (rising_edge(pi_base_clk)) then -- if (pi_chr_ce_n = '0') then -- reg_chr_addr <= pi_chr_addr(11 downto 0); -- end if; -- end if; -- end process; --program rom prom_inst : prg_rom port map ( pi_base_clk, pi_prg_ce_n, pi_prg_ce_n, pi_prg_addr, po_prg_data ); --character rom crom_inst : chr_rom port map ( pi_base_clk, pi_chr_ce_n, pi_chr_oe_n, pi_chr_addr, po_chr_data ); i2c_slave_inst : i2c_slave port map ( pi_reset_n, pi_base_clk, conv_std_logic_vector(16#44#, 7), pi_i2c_scl, pio_i2c_sda, reg_slave_status, reg_slave_in_data, reg_slave_out_data ); i2c_eeprom_inst : i2c_eeprom generic map (8) port map ( pi_reset_n, pi_base_clk, reg_slave_status(0), reg_slave_status(2), reg_slave_status(1), reg_slave_addr_ack, reg_slave_in_data, reg_slave_out_data ); reset_p : process (pi_base_clk) use ieee.std_logic_unsigned.all; variable cnt1, cnt2 : integer; begin if (rising_edge(pi_base_clk)) then -- case addr is 0x77fc if (pi_prg_addr = "111111111111100") then -- case addr is 0x77fd cnt1 := cnt1 + 1; elsif (pi_prg_addr = "111111111111101") then cnt2 := cnt2 + 1; else cnt1 := 0; cnt2 := 0; end if; --condition: --reset vector is fetched. --cpu address is fixed at the reset vector addr for more than 50 clocks. --assume that reset happened. if (cnt1 + cnt2 > 50) then reg_reset_n <= '0'; else reg_reset_n <= '1'; end if; end if; end process; po_dbg_cnt <= reg_dbg_cnt; deb_cnt_p : process (pi_base_clk, pi_reset_n) use ieee.std_logic_unsigned.all; begin if (reg_reset_n = '0') then reg_dbg_cnt <= (others => '0'); elsif (rising_edge(pi_base_clk)) then reg_dbg_cnt <= reg_dbg_cnt + 1; end if; end process; end rtl;
apache-2.0
b2566b142d748fefa6f6afb38467a00b
0.50799
3.141566
false
false
false
false
Feuerwerk/fpgaNES
frmmem.vhd
1
9,037
-- megafunction wizard: %RAM: 2-PORT% -- GENERATION: STANDARD -- VERSION: WM1.0 -- MODULE: altsyncram -- ============================================================ -- File Name: frmmem.vhd -- Megafunction Name(s): -- altsyncram -- -- Simulation Library Files(s): -- altera_mf -- ============================================================ -- ************************************************************ -- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! -- -- 18.0.0 Build 614 04/24/2018 SJ Lite Edition -- ************************************************************ --Copyright (C) 2018 Intel Corporation. All rights reserved. --Your use of Intel Corporation's design tools, logic functions --and other software and tools, and its AMPP partner logic --functions, and any output files from any of the foregoing --(including device programming or simulation files), and any --associated documentation or information are expressly subject --to the terms and conditions of the Intel Program License --Subscription Agreement, the Intel Quartus Prime License Agreement, --the Intel FPGA IP License Agreement, or other applicable license --agreement, including, without limitation, that your use is for --the sole purpose of programming logic devices manufactured by --Intel and sold by Intel or its authorized distributors. Please --refer to the applicable agreement for further details. LIBRARY ieee; USE ieee.std_logic_1164.all; LIBRARY altera_mf; USE altera_mf.altera_mf_components.all; ENTITY frmmem IS PORT ( data : IN STD_LOGIC_VECTOR (8 DOWNTO 0); rdaddress : IN STD_LOGIC_VECTOR (15 DOWNTO 0); rdclock : IN STD_LOGIC ; rdclocken : IN STD_LOGIC := '1'; wraddress : IN STD_LOGIC_VECTOR (15 DOWNTO 0); wrclock : IN STD_LOGIC := '1'; wrclocken : IN STD_LOGIC := '1'; wren : IN STD_LOGIC := '0'; q : OUT STD_LOGIC_VECTOR (8 DOWNTO 0) ); END frmmem; ARCHITECTURE SYN OF frmmem IS SIGNAL sub_wire0 : STD_LOGIC_VECTOR (8 DOWNTO 0); BEGIN q <= sub_wire0(8 DOWNTO 0); altsyncram_component : altsyncram GENERIC MAP ( address_aclr_b => "NONE", address_reg_b => "CLOCK1", clock_enable_input_a => "NORMAL", clock_enable_input_b => "NORMAL", clock_enable_output_b => "BYPASS", intended_device_family => "Cyclone V", lpm_type => "altsyncram", numwords_a => 61440, numwords_b => 61440, operation_mode => "DUAL_PORT", outdata_aclr_b => "NONE", outdata_reg_b => "UNREGISTERED", power_up_uninitialized => "FALSE", widthad_a => 16, widthad_b => 16, width_a => 9, width_b => 9, width_byteena_a => 1 ) PORT MAP ( address_a => wraddress, address_b => rdaddress, clock0 => wrclock, clock1 => rdclock, clocken0 => wrclocken, clocken1 => rdclocken, data_a => data, wren_a => wren, q_b => sub_wire0 ); END SYN; -- ============================================================ -- CNX file retrieval info -- ============================================================ -- Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0" -- Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0" -- Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0" -- Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0" -- Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0" -- Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0" -- Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "9" -- Retrieval info: PRIVATE: BlankMemory NUMERIC "1" -- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "1" -- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "1" -- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "1" -- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "1" -- Retrieval info: PRIVATE: CLRdata NUMERIC "0" -- Retrieval info: PRIVATE: CLRq NUMERIC "0" -- Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0" -- Retrieval info: PRIVATE: CLRrren NUMERIC "0" -- Retrieval info: PRIVATE: CLRwraddress NUMERIC "0" -- Retrieval info: PRIVATE: CLRwren NUMERIC "0" -- Retrieval info: PRIVATE: Clock NUMERIC "1" -- Retrieval info: PRIVATE: Clock_A NUMERIC "0" -- Retrieval info: PRIVATE: Clock_B NUMERIC "0" -- Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0" -- Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0" -- Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "0" -- Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_B" -- Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0" -- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V" -- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" -- Retrieval info: PRIVATE: JTAG_ID STRING "NONE" -- Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0" -- Retrieval info: PRIVATE: MEMSIZE NUMERIC "552960" -- Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0" -- Retrieval info: PRIVATE: MIFfilename STRING "" -- Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "2" -- Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0" -- Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "0" -- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" -- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2" -- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3" -- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "3" -- Retrieval info: PRIVATE: REGdata NUMERIC "1" -- Retrieval info: PRIVATE: REGq NUMERIC "1" -- Retrieval info: PRIVATE: REGrdaddress NUMERIC "1" -- Retrieval info: PRIVATE: REGrren NUMERIC "1" -- Retrieval info: PRIVATE: REGwraddress NUMERIC "1" -- Retrieval info: PRIVATE: REGwren NUMERIC "1" -- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" -- Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0" -- Retrieval info: PRIVATE: UseDPRAM NUMERIC "1" -- Retrieval info: PRIVATE: VarWidth NUMERIC "0" -- Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "9" -- Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "9" -- Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "9" -- Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "9" -- Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0" -- Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "0" -- Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0" -- Retrieval info: PRIVATE: enable NUMERIC "1" -- Retrieval info: PRIVATE: rden NUMERIC "0" -- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all -- Retrieval info: CONSTANT: ADDRESS_ACLR_B STRING "NONE" -- Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK1" -- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "NORMAL" -- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "NORMAL" -- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS" -- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V" -- Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram" -- Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "61440" -- Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "61440" -- Retrieval info: CONSTANT: OPERATION_MODE STRING "DUAL_PORT" -- Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE" -- Retrieval info: CONSTANT: OUTDATA_REG_B STRING "UNREGISTERED" -- Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE" -- Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16" -- Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "16" -- Retrieval info: CONSTANT: WIDTH_A NUMERIC "9" -- Retrieval info: CONSTANT: WIDTH_B NUMERIC "9" -- Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1" -- Retrieval info: USED_PORT: data 0 0 9 0 INPUT NODEFVAL "data[8..0]" -- Retrieval info: USED_PORT: q 0 0 9 0 OUTPUT NODEFVAL "q[8..0]" -- Retrieval info: USED_PORT: rdaddress 0 0 16 0 INPUT NODEFVAL "rdaddress[15..0]" -- Retrieval info: USED_PORT: rdclock 0 0 0 0 INPUT NODEFVAL "rdclock" -- Retrieval info: USED_PORT: rdclocken 0 0 0 0 INPUT VCC "rdclocken" -- Retrieval info: USED_PORT: wraddress 0 0 16 0 INPUT NODEFVAL "wraddress[15..0]" -- Retrieval info: USED_PORT: wrclock 0 0 0 0 INPUT VCC "wrclock" -- Retrieval info: USED_PORT: wrclocken 0 0 0 0 INPUT VCC "wrclocken" -- Retrieval info: USED_PORT: wren 0 0 0 0 INPUT GND "wren" -- Retrieval info: CONNECT: @address_a 0 0 16 0 wraddress 0 0 16 0 -- Retrieval info: CONNECT: @address_b 0 0 16 0 rdaddress 0 0 16 0 -- Retrieval info: CONNECT: @clock0 0 0 0 0 wrclock 0 0 0 0 -- Retrieval info: CONNECT: @clock1 0 0 0 0 rdclock 0 0 0 0 -- Retrieval info: CONNECT: @clocken0 0 0 0 0 wrclocken 0 0 0 0 -- Retrieval info: CONNECT: @clocken1 0 0 0 0 rdclocken 0 0 0 0 -- Retrieval info: CONNECT: @data_a 0 0 9 0 data 0 0 9 0 -- Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0 -- Retrieval info: CONNECT: q 0 0 9 0 @q_b 0 0 9 0 -- Retrieval info: GEN_FILE: TYPE_NORMAL frmmem.vhd TRUE -- Retrieval info: GEN_FILE: TYPE_NORMAL frmmem.inc FALSE -- Retrieval info: GEN_FILE: TYPE_NORMAL frmmem.cmp TRUE -- Retrieval info: GEN_FILE: TYPE_NORMAL frmmem.bsf FALSE -- Retrieval info: GEN_FILE: TYPE_NORMAL frmmem_inst.vhd FALSE -- Retrieval info: LIB_FILE: altera_mf
gpl-3.0
452fd4f74526c858780ac0f84a14895d
0.66947
3.467767
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
xilinx-vivado/proj_pointer_basic_hls_ip_integ/proj_pointer_basic_hls_ip_integ.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd
2
7,266
-- (c) Copyright 1995-2019 Xilinx, Inc. All rights reserved. -- -- This file contains confidential and proprietary information -- of Xilinx, Inc. and is protected under U.S. and -- international copyright and other intellectual property -- laws. -- -- DISCLAIMER -- This disclaimer is not a license and does not grant any -- rights to the materials distributed herewith. Except as -- otherwise provided in a valid license issued to you by -- Xilinx, and to the maximum extent permitted by applicable -- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND -- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES -- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING -- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- -- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and -- (2) Xilinx shall not be liable (whether in contract or tort, -- including negligence, or under any other theory of -- liability) for any loss or damage of any kind or nature -- related to, arising under or in connection with these -- materials, including for any direct, or any indirect, -- special, incidental, or consequential loss or damage -- (including loss of data, profits, goodwill, or any type of -- loss or damage suffered as a result of any action brought -- by a third party) even if such damage or loss was -- reasonably foreseeable or Xilinx had been advised of the -- possibility of the same. -- -- CRITICAL APPLICATIONS -- Xilinx products are not designed or intended to be fail- -- safe, or for use in any application requiring fail-safe -- performance, such as life-support or safety devices or -- systems, Class III medical devices, nuclear facilities, -- applications related to the deployment of airbags, or any -- other applications that could lead to death, personal -- injury, or severe property or environmental damage -- (individually and collectively, "Critical -- Applications"). Customer assumes the sole risk and -- liability of any use of Xilinx products in Critical -- Applications, subject only to applicable laws and -- regulations governing limitations on product liability. -- -- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS -- PART OF THIS FILE AT ALL TIMES. -- -- DO NOT MODIFY THIS FILE. -- IP VLNV: xilinx.com:ip:proc_sys_reset:5.0 -- IP Revision: 12 LIBRARY ieee; USE ieee.std_logic_1164.ALL; USE ieee.numeric_std.ALL; LIBRARY proc_sys_reset_v5_0_12; USE proc_sys_reset_v5_0_12.proc_sys_reset; ENTITY design_1_rst_ps7_0_50M_0 IS PORT ( slowest_sync_clk : IN STD_LOGIC; ext_reset_in : IN STD_LOGIC; aux_reset_in : IN STD_LOGIC; mb_debug_sys_rst : IN STD_LOGIC; dcm_locked : IN STD_LOGIC; mb_reset : OUT STD_LOGIC; bus_struct_reset : OUT STD_LOGIC_VECTOR(0 DOWNTO 0); peripheral_reset : OUT STD_LOGIC_VECTOR(0 DOWNTO 0); interconnect_aresetn : OUT STD_LOGIC_VECTOR(0 DOWNTO 0); peripheral_aresetn : OUT STD_LOGIC_VECTOR(0 DOWNTO 0) ); END design_1_rst_ps7_0_50M_0; ARCHITECTURE design_1_rst_ps7_0_50M_0_arch OF design_1_rst_ps7_0_50M_0 IS ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING; ATTRIBUTE DowngradeIPIdentifiedWarnings OF design_1_rst_ps7_0_50M_0_arch: ARCHITECTURE IS "yes"; COMPONENT proc_sys_reset IS GENERIC ( C_FAMILY : STRING; C_EXT_RST_WIDTH : INTEGER; C_AUX_RST_WIDTH : INTEGER; C_EXT_RESET_HIGH : STD_LOGIC; C_AUX_RESET_HIGH : STD_LOGIC; C_NUM_BUS_RST : INTEGER; C_NUM_PERP_RST : INTEGER; C_NUM_INTERCONNECT_ARESETN : INTEGER; C_NUM_PERP_ARESETN : INTEGER ); PORT ( slowest_sync_clk : IN STD_LOGIC; ext_reset_in : IN STD_LOGIC; aux_reset_in : IN STD_LOGIC; mb_debug_sys_rst : IN STD_LOGIC; dcm_locked : IN STD_LOGIC; mb_reset : OUT STD_LOGIC; bus_struct_reset : OUT STD_LOGIC_VECTOR(0 DOWNTO 0); peripheral_reset : OUT STD_LOGIC_VECTOR(0 DOWNTO 0); interconnect_aresetn : OUT STD_LOGIC_VECTOR(0 DOWNTO 0); peripheral_aresetn : OUT STD_LOGIC_VECTOR(0 DOWNTO 0) ); END COMPONENT proc_sys_reset; ATTRIBUTE X_INTERFACE_INFO : STRING; ATTRIBUTE X_INTERFACE_PARAMETER : STRING; ATTRIBUTE X_INTERFACE_PARAMETER OF peripheral_aresetn: SIGNAL IS "XIL_INTERFACENAME peripheral_low_rst, POLARITY ACTIVE_LOW, TYPE PERIPHERAL"; ATTRIBUTE X_INTERFACE_INFO OF peripheral_aresetn: SIGNAL IS "xilinx.com:signal:reset:1.0 peripheral_low_rst RST"; ATTRIBUTE X_INTERFACE_PARAMETER OF interconnect_aresetn: SIGNAL IS "XIL_INTERFACENAME interconnect_low_rst, POLARITY ACTIVE_LOW, TYPE INTERCONNECT"; ATTRIBUTE X_INTERFACE_INFO OF interconnect_aresetn: SIGNAL IS "xilinx.com:signal:reset:1.0 interconnect_low_rst RST"; ATTRIBUTE X_INTERFACE_PARAMETER OF peripheral_reset: SIGNAL IS "XIL_INTERFACENAME peripheral_high_rst, POLARITY ACTIVE_HIGH, TYPE PERIPHERAL"; ATTRIBUTE X_INTERFACE_INFO OF peripheral_reset: SIGNAL IS "xilinx.com:signal:reset:1.0 peripheral_high_rst RST"; ATTRIBUTE X_INTERFACE_PARAMETER OF bus_struct_reset: SIGNAL IS "XIL_INTERFACENAME bus_struct_reset, POLARITY ACTIVE_HIGH, TYPE INTERCONNECT"; ATTRIBUTE X_INTERFACE_INFO OF bus_struct_reset: SIGNAL IS "xilinx.com:signal:reset:1.0 bus_struct_reset RST"; ATTRIBUTE X_INTERFACE_PARAMETER OF mb_reset: SIGNAL IS "XIL_INTERFACENAME mb_rst, POLARITY ACTIVE_HIGH, TYPE PROCESSOR"; ATTRIBUTE X_INTERFACE_INFO OF mb_reset: SIGNAL IS "xilinx.com:signal:reset:1.0 mb_rst RST"; ATTRIBUTE X_INTERFACE_PARAMETER OF mb_debug_sys_rst: SIGNAL IS "XIL_INTERFACENAME dbg_reset, POLARITY ACTIVE_HIGH"; ATTRIBUTE X_INTERFACE_INFO OF mb_debug_sys_rst: SIGNAL IS "xilinx.com:signal:reset:1.0 dbg_reset RST"; ATTRIBUTE X_INTERFACE_PARAMETER OF aux_reset_in: SIGNAL IS "XIL_INTERFACENAME aux_reset, POLARITY ACTIVE_LOW"; ATTRIBUTE X_INTERFACE_INFO OF aux_reset_in: SIGNAL IS "xilinx.com:signal:reset:1.0 aux_reset RST"; ATTRIBUTE X_INTERFACE_PARAMETER OF ext_reset_in: SIGNAL IS "XIL_INTERFACENAME ext_reset, BOARD.ASSOCIATED_PARAM RESET_BOARD_INTERFACE, POLARITY ACTIVE_HIGH"; ATTRIBUTE X_INTERFACE_INFO OF ext_reset_in: SIGNAL IS "xilinx.com:signal:reset:1.0 ext_reset RST"; ATTRIBUTE X_INTERFACE_PARAMETER OF slowest_sync_clk: SIGNAL IS "XIL_INTERFACENAME clock, ASSOCIATED_RESET mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_2_FCLK_CLK0"; ATTRIBUTE X_INTERFACE_INFO OF slowest_sync_clk: SIGNAL IS "xilinx.com:signal:clock:1.0 clock CLK"; BEGIN U0 : proc_sys_reset GENERIC MAP ( C_FAMILY => "zynq", C_EXT_RST_WIDTH => 4, C_AUX_RST_WIDTH => 4, C_EXT_RESET_HIGH => '1', C_AUX_RESET_HIGH => '0', C_NUM_BUS_RST => 1, C_NUM_PERP_RST => 1, C_NUM_INTERCONNECT_ARESETN => 1, C_NUM_PERP_ARESETN => 1 ) PORT MAP ( slowest_sync_clk => slowest_sync_clk, ext_reset_in => ext_reset_in, aux_reset_in => aux_reset_in, mb_debug_sys_rst => mb_debug_sys_rst, dcm_locked => dcm_locked, mb_reset => mb_reset, bus_struct_reset => bus_struct_reset, peripheral_reset => peripheral_reset, interconnect_aresetn => interconnect_aresetn, peripheral_aresetn => peripheral_aresetn ); END design_1_rst_ps7_0_50M_0_arch;
mit
b3e26a1740a244ada17200305aedf0e5
0.724883
3.631184
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
xilinx-vivado/project_1/project_1.srcs/sources_1/bd/base_zynq/hdl/base_zynq_wrapper.vhd
1
3,661
--Copyright 1986-2017 Xilinx, Inc. All Rights Reserved. ---------------------------------------------------------------------------------- --Tool Version: Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018 --Date : Wed Apr 4 00:27:52 2018 --Host : varun-laptop running 64-bit Service Pack 1 (build 7601) --Command : generate_target base_zynq_wrapper.bd --Design : base_zynq_wrapper --Purpose : IP block netlist ---------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity base_zynq_wrapper is port ( DDR_addr : inout STD_LOGIC_VECTOR ( 14 downto 0 ); DDR_ba : inout STD_LOGIC_VECTOR ( 2 downto 0 ); DDR_cas_n : inout STD_LOGIC; DDR_ck_n : inout STD_LOGIC; DDR_ck_p : inout STD_LOGIC; DDR_cke : inout STD_LOGIC; DDR_cs_n : inout STD_LOGIC; DDR_dm : inout STD_LOGIC_VECTOR ( 3 downto 0 ); DDR_dq : inout STD_LOGIC_VECTOR ( 31 downto 0 ); DDR_dqs_n : inout STD_LOGIC_VECTOR ( 3 downto 0 ); DDR_dqs_p : inout STD_LOGIC_VECTOR ( 3 downto 0 ); DDR_odt : inout STD_LOGIC; DDR_ras_n : inout STD_LOGIC; DDR_reset_n : inout STD_LOGIC; DDR_we_n : inout STD_LOGIC; FIXED_IO_ddr_vrn : inout STD_LOGIC; FIXED_IO_ddr_vrp : inout STD_LOGIC; FIXED_IO_mio : inout STD_LOGIC_VECTOR ( 53 downto 0 ); FIXED_IO_ps_clk : inout STD_LOGIC; FIXED_IO_ps_porb : inout STD_LOGIC; FIXED_IO_ps_srstb : inout STD_LOGIC; leds_4bits_tri_o : out STD_LOGIC_VECTOR ( 3 downto 0 ) ); end base_zynq_wrapper; architecture STRUCTURE of base_zynq_wrapper is component base_zynq is port ( DDR_cas_n : inout STD_LOGIC; DDR_cke : inout STD_LOGIC; DDR_ck_n : inout STD_LOGIC; DDR_ck_p : inout STD_LOGIC; DDR_cs_n : inout STD_LOGIC; DDR_reset_n : inout STD_LOGIC; DDR_odt : inout STD_LOGIC; DDR_ras_n : inout STD_LOGIC; DDR_we_n : inout STD_LOGIC; DDR_ba : inout STD_LOGIC_VECTOR ( 2 downto 0 ); DDR_addr : inout STD_LOGIC_VECTOR ( 14 downto 0 ); DDR_dm : inout STD_LOGIC_VECTOR ( 3 downto 0 ); DDR_dq : inout STD_LOGIC_VECTOR ( 31 downto 0 ); DDR_dqs_n : inout STD_LOGIC_VECTOR ( 3 downto 0 ); DDR_dqs_p : inout STD_LOGIC_VECTOR ( 3 downto 0 ); FIXED_IO_mio : inout STD_LOGIC_VECTOR ( 53 downto 0 ); FIXED_IO_ddr_vrn : inout STD_LOGIC; FIXED_IO_ddr_vrp : inout STD_LOGIC; FIXED_IO_ps_srstb : inout STD_LOGIC; FIXED_IO_ps_clk : inout STD_LOGIC; FIXED_IO_ps_porb : inout STD_LOGIC; leds_4bits_tri_o : out STD_LOGIC_VECTOR ( 3 downto 0 ) ); end component base_zynq; begin base_zynq_i: component base_zynq port map ( DDR_addr(14 downto 0) => DDR_addr(14 downto 0), DDR_ba(2 downto 0) => DDR_ba(2 downto 0), DDR_cas_n => DDR_cas_n, DDR_ck_n => DDR_ck_n, DDR_ck_p => DDR_ck_p, DDR_cke => DDR_cke, DDR_cs_n => DDR_cs_n, DDR_dm(3 downto 0) => DDR_dm(3 downto 0), DDR_dq(31 downto 0) => DDR_dq(31 downto 0), DDR_dqs_n(3 downto 0) => DDR_dqs_n(3 downto 0), DDR_dqs_p(3 downto 0) => DDR_dqs_p(3 downto 0), DDR_odt => DDR_odt, DDR_ras_n => DDR_ras_n, DDR_reset_n => DDR_reset_n, DDR_we_n => DDR_we_n, FIXED_IO_ddr_vrn => FIXED_IO_ddr_vrn, FIXED_IO_ddr_vrp => FIXED_IO_ddr_vrp, FIXED_IO_mio(53 downto 0) => FIXED_IO_mio(53 downto 0), FIXED_IO_ps_clk => FIXED_IO_ps_clk, FIXED_IO_ps_porb => FIXED_IO_ps_porb, FIXED_IO_ps_srstb => FIXED_IO_ps_srstb, leds_4bits_tri_o(3 downto 0) => leds_4bits_tri_o(3 downto 0) ); end STRUCTURE;
mit
323dc1e50542e51989aa977d3ce74dd5
0.591368
3.035655
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
xilinx-vivado/proj_pointer_basic_hls_ip_integ/proj_pointer_basic_hls_ip_integ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2_sim_netlist.vhdl
2
205,576
-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved. -- -------------------------------------------------------------------------------- -- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018 -- Date : Mon Sep 16 05:33:33 2019 -- Host : varun-laptop running 64-bit Service Pack 1 (build 7601) -- Command : write_vhdl -force -mode funcsim -rename_top design_1_processing_system7_0_2 -prefix -- design_1_processing_system7_0_2_ design_1_processing_system7_0_2_sim_netlist.vhdl -- Design : design_1_processing_system7_0_2 -- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or -- synthesized. This netlist cannot be used for SDF annotated simulation. -- Device : xc7z010clg400-1 -- -------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 is port ( CAN0_PHY_TX : out STD_LOGIC; CAN0_PHY_RX : in STD_LOGIC; CAN1_PHY_TX : out STD_LOGIC; CAN1_PHY_RX : in STD_LOGIC; ENET0_GMII_TX_EN : out STD_LOGIC; ENET0_GMII_TX_ER : out STD_LOGIC; ENET0_MDIO_MDC : out STD_LOGIC; ENET0_MDIO_O : out STD_LOGIC; ENET0_MDIO_T : out STD_LOGIC; ENET0_PTP_DELAY_REQ_RX : out STD_LOGIC; ENET0_PTP_DELAY_REQ_TX : out STD_LOGIC; ENET0_PTP_PDELAY_REQ_RX : out STD_LOGIC; ENET0_PTP_PDELAY_REQ_TX : out STD_LOGIC; ENET0_PTP_PDELAY_RESP_RX : out STD_LOGIC; ENET0_PTP_PDELAY_RESP_TX : out STD_LOGIC; ENET0_PTP_SYNC_FRAME_RX : out STD_LOGIC; ENET0_PTP_SYNC_FRAME_TX : out STD_LOGIC; ENET0_SOF_RX : out STD_LOGIC; ENET0_SOF_TX : out STD_LOGIC; ENET0_GMII_TXD : out STD_LOGIC_VECTOR ( 7 downto 0 ); ENET0_GMII_COL : in STD_LOGIC; ENET0_GMII_CRS : in STD_LOGIC; ENET0_GMII_RX_CLK : in STD_LOGIC; ENET0_GMII_RX_DV : in STD_LOGIC; ENET0_GMII_RX_ER : in STD_LOGIC; ENET0_GMII_TX_CLK : in STD_LOGIC; ENET0_MDIO_I : in STD_LOGIC; ENET0_EXT_INTIN : in STD_LOGIC; ENET0_GMII_RXD : in STD_LOGIC_VECTOR ( 7 downto 0 ); ENET1_GMII_TX_EN : out STD_LOGIC; ENET1_GMII_TX_ER : out STD_LOGIC; ENET1_MDIO_MDC : out STD_LOGIC; ENET1_MDIO_O : out STD_LOGIC; ENET1_MDIO_T : out STD_LOGIC; ENET1_PTP_DELAY_REQ_RX : out STD_LOGIC; ENET1_PTP_DELAY_REQ_TX : out STD_LOGIC; ENET1_PTP_PDELAY_REQ_RX : out STD_LOGIC; ENET1_PTP_PDELAY_REQ_TX : out STD_LOGIC; ENET1_PTP_PDELAY_RESP_RX : out STD_LOGIC; ENET1_PTP_PDELAY_RESP_TX : out STD_LOGIC; ENET1_PTP_SYNC_FRAME_RX : out STD_LOGIC; ENET1_PTP_SYNC_FRAME_TX : out STD_LOGIC; ENET1_SOF_RX : out STD_LOGIC; ENET1_SOF_TX : out STD_LOGIC; ENET1_GMII_TXD : out STD_LOGIC_VECTOR ( 7 downto 0 ); ENET1_GMII_COL : in STD_LOGIC; ENET1_GMII_CRS : in STD_LOGIC; ENET1_GMII_RX_CLK : in STD_LOGIC; ENET1_GMII_RX_DV : in STD_LOGIC; ENET1_GMII_RX_ER : in STD_LOGIC; ENET1_GMII_TX_CLK : in STD_LOGIC; ENET1_MDIO_I : in STD_LOGIC; ENET1_EXT_INTIN : in STD_LOGIC; ENET1_GMII_RXD : in STD_LOGIC_VECTOR ( 7 downto 0 ); GPIO_I : in STD_LOGIC_VECTOR ( 63 downto 0 ); GPIO_O : out STD_LOGIC_VECTOR ( 63 downto 0 ); GPIO_T : out STD_LOGIC_VECTOR ( 63 downto 0 ); I2C0_SDA_I : in STD_LOGIC; I2C0_SDA_O : out STD_LOGIC; I2C0_SDA_T : out STD_LOGIC; I2C0_SCL_I : in STD_LOGIC; I2C0_SCL_O : out STD_LOGIC; I2C0_SCL_T : out STD_LOGIC; I2C1_SDA_I : in STD_LOGIC; I2C1_SDA_O : out STD_LOGIC; I2C1_SDA_T : out STD_LOGIC; I2C1_SCL_I : in STD_LOGIC; I2C1_SCL_O : out STD_LOGIC; I2C1_SCL_T : out STD_LOGIC; PJTAG_TCK : in STD_LOGIC; PJTAG_TMS : in STD_LOGIC; PJTAG_TDI : in STD_LOGIC; PJTAG_TDO : out STD_LOGIC; SDIO0_CLK : out STD_LOGIC; SDIO0_CLK_FB : in STD_LOGIC; SDIO0_CMD_O : out STD_LOGIC; SDIO0_CMD_I : in STD_LOGIC; SDIO0_CMD_T : out STD_LOGIC; SDIO0_DATA_I : in STD_LOGIC_VECTOR ( 3 downto 0 ); SDIO0_DATA_O : out STD_LOGIC_VECTOR ( 3 downto 0 ); SDIO0_DATA_T : out STD_LOGIC_VECTOR ( 3 downto 0 ); SDIO0_LED : out STD_LOGIC; SDIO0_CDN : in STD_LOGIC; SDIO0_WP : in STD_LOGIC; SDIO0_BUSPOW : out STD_LOGIC; SDIO0_BUSVOLT : out STD_LOGIC_VECTOR ( 2 downto 0 ); SDIO1_CLK : out STD_LOGIC; SDIO1_CLK_FB : in STD_LOGIC; SDIO1_CMD_O : out STD_LOGIC; SDIO1_CMD_I : in STD_LOGIC; SDIO1_CMD_T : out STD_LOGIC; SDIO1_DATA_I : in STD_LOGIC_VECTOR ( 3 downto 0 ); SDIO1_DATA_O : out STD_LOGIC_VECTOR ( 3 downto 0 ); SDIO1_DATA_T : out STD_LOGIC_VECTOR ( 3 downto 0 ); SDIO1_LED : out STD_LOGIC; SDIO1_CDN : in STD_LOGIC; SDIO1_WP : in STD_LOGIC; SDIO1_BUSPOW : out STD_LOGIC; SDIO1_BUSVOLT : out STD_LOGIC_VECTOR ( 2 downto 0 ); SPI0_SCLK_I : in STD_LOGIC; SPI0_SCLK_O : out STD_LOGIC; SPI0_SCLK_T : out STD_LOGIC; SPI0_MOSI_I : in STD_LOGIC; SPI0_MOSI_O : out STD_LOGIC; SPI0_MOSI_T : out STD_LOGIC; SPI0_MISO_I : in STD_LOGIC; SPI0_MISO_O : out STD_LOGIC; SPI0_MISO_T : out STD_LOGIC; SPI0_SS_I : in STD_LOGIC; SPI0_SS_O : out STD_LOGIC; SPI0_SS1_O : out STD_LOGIC; SPI0_SS2_O : out STD_LOGIC; SPI0_SS_T : out STD_LOGIC; SPI1_SCLK_I : in STD_LOGIC; SPI1_SCLK_O : out STD_LOGIC; SPI1_SCLK_T : out STD_LOGIC; SPI1_MOSI_I : in STD_LOGIC; SPI1_MOSI_O : out STD_LOGIC; SPI1_MOSI_T : out STD_LOGIC; SPI1_MISO_I : in STD_LOGIC; SPI1_MISO_O : out STD_LOGIC; SPI1_MISO_T : out STD_LOGIC; SPI1_SS_I : in STD_LOGIC; SPI1_SS_O : out STD_LOGIC; SPI1_SS1_O : out STD_LOGIC; SPI1_SS2_O : out STD_LOGIC; SPI1_SS_T : out STD_LOGIC; UART0_DTRN : out STD_LOGIC; UART0_RTSN : out STD_LOGIC; UART0_TX : out STD_LOGIC; UART0_CTSN : in STD_LOGIC; UART0_DCDN : in STD_LOGIC; UART0_DSRN : in STD_LOGIC; UART0_RIN : in STD_LOGIC; UART0_RX : in STD_LOGIC; UART1_DTRN : out STD_LOGIC; UART1_RTSN : out STD_LOGIC; UART1_TX : out STD_LOGIC; UART1_CTSN : in STD_LOGIC; UART1_DCDN : in STD_LOGIC; UART1_DSRN : in STD_LOGIC; UART1_RIN : in STD_LOGIC; UART1_RX : in STD_LOGIC; TTC0_WAVE0_OUT : out STD_LOGIC; TTC0_WAVE1_OUT : out STD_LOGIC; TTC0_WAVE2_OUT : out STD_LOGIC; TTC0_CLK0_IN : in STD_LOGIC; TTC0_CLK1_IN : in STD_LOGIC; TTC0_CLK2_IN : in STD_LOGIC; TTC1_WAVE0_OUT : out STD_LOGIC; TTC1_WAVE1_OUT : out STD_LOGIC; TTC1_WAVE2_OUT : out STD_LOGIC; TTC1_CLK0_IN : in STD_LOGIC; TTC1_CLK1_IN : in STD_LOGIC; TTC1_CLK2_IN : in STD_LOGIC; WDT_CLK_IN : in STD_LOGIC; WDT_RST_OUT : out STD_LOGIC; TRACE_CLK : in STD_LOGIC; TRACE_CTL : out STD_LOGIC; TRACE_DATA : out STD_LOGIC_VECTOR ( 1 downto 0 ); TRACE_CLK_OUT : out STD_LOGIC; USB0_PORT_INDCTL : out STD_LOGIC_VECTOR ( 1 downto 0 ); USB0_VBUS_PWRSELECT : out STD_LOGIC; USB0_VBUS_PWRFAULT : in STD_LOGIC; USB1_PORT_INDCTL : out STD_LOGIC_VECTOR ( 1 downto 0 ); USB1_VBUS_PWRSELECT : out STD_LOGIC; USB1_VBUS_PWRFAULT : in STD_LOGIC; SRAM_INTIN : in STD_LOGIC; M_AXI_GP0_ARESETN : out STD_LOGIC; M_AXI_GP0_ARVALID : out STD_LOGIC; M_AXI_GP0_AWVALID : out STD_LOGIC; M_AXI_GP0_BREADY : out STD_LOGIC; M_AXI_GP0_RREADY : out STD_LOGIC; M_AXI_GP0_WLAST : out STD_LOGIC; M_AXI_GP0_WVALID : out STD_LOGIC; M_AXI_GP0_ARID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_AWID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_WID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_ACLK : in STD_LOGIC; M_AXI_GP0_ARREADY : in STD_LOGIC; M_AXI_GP0_AWREADY : in STD_LOGIC; M_AXI_GP0_BVALID : in STD_LOGIC; M_AXI_GP0_RLAST : in STD_LOGIC; M_AXI_GP0_RVALID : in STD_LOGIC; M_AXI_GP0_WREADY : in STD_LOGIC; M_AXI_GP0_BID : in STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_RID : in STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP1_ARESETN : out STD_LOGIC; M_AXI_GP1_ARVALID : out STD_LOGIC; M_AXI_GP1_AWVALID : out STD_LOGIC; M_AXI_GP1_BREADY : out STD_LOGIC; M_AXI_GP1_RREADY : out STD_LOGIC; M_AXI_GP1_WLAST : out STD_LOGIC; M_AXI_GP1_WVALID : out STD_LOGIC; M_AXI_GP1_ARID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP1_AWID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP1_WID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP1_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP1_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP1_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP1_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP1_ACLK : in STD_LOGIC; M_AXI_GP1_ARREADY : in STD_LOGIC; M_AXI_GP1_AWREADY : in STD_LOGIC; M_AXI_GP1_BVALID : in STD_LOGIC; M_AXI_GP1_RLAST : in STD_LOGIC; M_AXI_GP1_RVALID : in STD_LOGIC; M_AXI_GP1_WREADY : in STD_LOGIC; M_AXI_GP1_BID : in STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP1_RID : in STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP0_ARESETN : out STD_LOGIC; S_AXI_GP0_ARREADY : out STD_LOGIC; S_AXI_GP0_AWREADY : out STD_LOGIC; S_AXI_GP0_BVALID : out STD_LOGIC; S_AXI_GP0_RLAST : out STD_LOGIC; S_AXI_GP0_RVALID : out STD_LOGIC; S_AXI_GP0_WREADY : out STD_LOGIC; S_AXI_GP0_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP0_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP0_BID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP0_RID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP0_ACLK : in STD_LOGIC; S_AXI_GP0_ARVALID : in STD_LOGIC; S_AXI_GP0_AWVALID : in STD_LOGIC; S_AXI_GP0_BREADY : in STD_LOGIC; S_AXI_GP0_RREADY : in STD_LOGIC; S_AXI_GP0_WLAST : in STD_LOGIC; S_AXI_GP0_WVALID : in STD_LOGIC; S_AXI_GP0_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP0_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP0_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP0_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP0_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP0_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP0_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP0_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP0_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP0_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP0_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP0_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP0_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP0_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP0_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP0_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP0_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP0_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP0_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP0_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP0_WID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP1_ARESETN : out STD_LOGIC; S_AXI_GP1_ARREADY : out STD_LOGIC; S_AXI_GP1_AWREADY : out STD_LOGIC; S_AXI_GP1_BVALID : out STD_LOGIC; S_AXI_GP1_RLAST : out STD_LOGIC; S_AXI_GP1_RVALID : out STD_LOGIC; S_AXI_GP1_WREADY : out STD_LOGIC; S_AXI_GP1_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP1_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP1_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP1_BID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP1_RID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP1_ACLK : in STD_LOGIC; S_AXI_GP1_ARVALID : in STD_LOGIC; S_AXI_GP1_AWVALID : in STD_LOGIC; S_AXI_GP1_BREADY : in STD_LOGIC; S_AXI_GP1_RREADY : in STD_LOGIC; S_AXI_GP1_WLAST : in STD_LOGIC; S_AXI_GP1_WVALID : in STD_LOGIC; S_AXI_GP1_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP1_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP1_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP1_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP1_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_GP1_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP1_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP1_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_GP1_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP1_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP1_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_GP1_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP1_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP1_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP1_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP1_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP1_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP1_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_GP1_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP1_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_GP1_WID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_ACP_ARESETN : out STD_LOGIC; S_AXI_ACP_ARREADY : out STD_LOGIC; S_AXI_ACP_AWREADY : out STD_LOGIC; S_AXI_ACP_BVALID : out STD_LOGIC; S_AXI_ACP_RLAST : out STD_LOGIC; S_AXI_ACP_RVALID : out STD_LOGIC; S_AXI_ACP_WREADY : out STD_LOGIC; S_AXI_ACP_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_ACP_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_ACP_BID : out STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_RID : out STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_ACP_ACLK : in STD_LOGIC; S_AXI_ACP_ARVALID : in STD_LOGIC; S_AXI_ACP_AWVALID : in STD_LOGIC; S_AXI_ACP_BREADY : in STD_LOGIC; S_AXI_ACP_RREADY : in STD_LOGIC; S_AXI_ACP_WLAST : in STD_LOGIC; S_AXI_ACP_WVALID : in STD_LOGIC; S_AXI_ACP_ARID : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_AWID : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_WID : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_ACP_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_ACP_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_ACP_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_ACP_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_ACP_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_ACP_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_ACP_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_ACP_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_ACP_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_ACP_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_ACP_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_ACP_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_ACP_ARUSER : in STD_LOGIC_VECTOR ( 4 downto 0 ); S_AXI_ACP_AWUSER : in STD_LOGIC_VECTOR ( 4 downto 0 ); S_AXI_ACP_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_ACP_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP0_ARESETN : out STD_LOGIC; S_AXI_HP0_ARREADY : out STD_LOGIC; S_AXI_HP0_AWREADY : out STD_LOGIC; S_AXI_HP0_BVALID : out STD_LOGIC; S_AXI_HP0_RLAST : out STD_LOGIC; S_AXI_HP0_RVALID : out STD_LOGIC; S_AXI_HP0_WREADY : out STD_LOGIC; S_AXI_HP0_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP0_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP0_BID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP0_RID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP0_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP0_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP0_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP0_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP0_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP0_ACLK : in STD_LOGIC; S_AXI_HP0_ARVALID : in STD_LOGIC; S_AXI_HP0_AWVALID : in STD_LOGIC; S_AXI_HP0_BREADY : in STD_LOGIC; S_AXI_HP0_RDISSUECAP1_EN : in STD_LOGIC; S_AXI_HP0_RREADY : in STD_LOGIC; S_AXI_HP0_WLAST : in STD_LOGIC; S_AXI_HP0_WRISSUECAP1_EN : in STD_LOGIC; S_AXI_HP0_WVALID : in STD_LOGIC; S_AXI_HP0_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP0_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP0_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP0_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP0_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP0_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP0_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP0_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP0_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP0_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP0_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP0_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP0_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP0_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP0_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP0_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP0_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP0_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP0_WID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP0_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP0_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP1_ARESETN : out STD_LOGIC; S_AXI_HP1_ARREADY : out STD_LOGIC; S_AXI_HP1_AWREADY : out STD_LOGIC; S_AXI_HP1_BVALID : out STD_LOGIC; S_AXI_HP1_RLAST : out STD_LOGIC; S_AXI_HP1_RVALID : out STD_LOGIC; S_AXI_HP1_WREADY : out STD_LOGIC; S_AXI_HP1_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP1_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP1_BID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP1_RID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP1_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP1_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP1_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP1_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP1_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP1_ACLK : in STD_LOGIC; S_AXI_HP1_ARVALID : in STD_LOGIC; S_AXI_HP1_AWVALID : in STD_LOGIC; S_AXI_HP1_BREADY : in STD_LOGIC; S_AXI_HP1_RDISSUECAP1_EN : in STD_LOGIC; S_AXI_HP1_RREADY : in STD_LOGIC; S_AXI_HP1_WLAST : in STD_LOGIC; S_AXI_HP1_WRISSUECAP1_EN : in STD_LOGIC; S_AXI_HP1_WVALID : in STD_LOGIC; S_AXI_HP1_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP1_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP1_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP1_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP1_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP1_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP1_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP1_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP1_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP1_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP1_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP1_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP1_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP1_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP1_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP1_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP1_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP1_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP1_WID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP1_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP1_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP2_ARESETN : out STD_LOGIC; S_AXI_HP2_ARREADY : out STD_LOGIC; S_AXI_HP2_AWREADY : out STD_LOGIC; S_AXI_HP2_BVALID : out STD_LOGIC; S_AXI_HP2_RLAST : out STD_LOGIC; S_AXI_HP2_RVALID : out STD_LOGIC; S_AXI_HP2_WREADY : out STD_LOGIC; S_AXI_HP2_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP2_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP2_BID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP2_RID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP2_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP2_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP2_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP2_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP2_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP2_ACLK : in STD_LOGIC; S_AXI_HP2_ARVALID : in STD_LOGIC; S_AXI_HP2_AWVALID : in STD_LOGIC; S_AXI_HP2_BREADY : in STD_LOGIC; S_AXI_HP2_RDISSUECAP1_EN : in STD_LOGIC; S_AXI_HP2_RREADY : in STD_LOGIC; S_AXI_HP2_WLAST : in STD_LOGIC; S_AXI_HP2_WRISSUECAP1_EN : in STD_LOGIC; S_AXI_HP2_WVALID : in STD_LOGIC; S_AXI_HP2_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP2_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP2_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP2_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP2_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP2_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP2_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP2_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP2_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP2_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP2_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP2_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP2_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP2_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP2_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP2_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP2_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP2_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP2_WID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP2_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP2_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP3_ARESETN : out STD_LOGIC; S_AXI_HP3_ARREADY : out STD_LOGIC; S_AXI_HP3_AWREADY : out STD_LOGIC; S_AXI_HP3_BVALID : out STD_LOGIC; S_AXI_HP3_RLAST : out STD_LOGIC; S_AXI_HP3_RVALID : out STD_LOGIC; S_AXI_HP3_WREADY : out STD_LOGIC; S_AXI_HP3_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP3_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP3_BID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP3_RID : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP3_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP3_RCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP3_WCOUNT : out STD_LOGIC_VECTOR ( 7 downto 0 ); S_AXI_HP3_RACOUNT : out STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP3_WACOUNT : out STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP3_ACLK : in STD_LOGIC; S_AXI_HP3_ARVALID : in STD_LOGIC; S_AXI_HP3_AWVALID : in STD_LOGIC; S_AXI_HP3_BREADY : in STD_LOGIC; S_AXI_HP3_RDISSUECAP1_EN : in STD_LOGIC; S_AXI_HP3_RREADY : in STD_LOGIC; S_AXI_HP3_WLAST : in STD_LOGIC; S_AXI_HP3_WRISSUECAP1_EN : in STD_LOGIC; S_AXI_HP3_WVALID : in STD_LOGIC; S_AXI_HP3_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP3_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP3_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP3_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP3_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 ); S_AXI_HP3_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP3_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP3_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 ); S_AXI_HP3_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP3_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 ); S_AXI_HP3_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP3_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP3_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP3_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP3_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP3_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 ); S_AXI_HP3_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP3_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP3_WID : in STD_LOGIC_VECTOR ( 5 downto 0 ); S_AXI_HP3_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 ); S_AXI_HP3_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 ); IRQ_P2F_DMAC_ABORT : out STD_LOGIC; IRQ_P2F_DMAC0 : out STD_LOGIC; IRQ_P2F_DMAC1 : out STD_LOGIC; IRQ_P2F_DMAC2 : out STD_LOGIC; IRQ_P2F_DMAC3 : out STD_LOGIC; IRQ_P2F_DMAC4 : out STD_LOGIC; IRQ_P2F_DMAC5 : out STD_LOGIC; IRQ_P2F_DMAC6 : out STD_LOGIC; IRQ_P2F_DMAC7 : out STD_LOGIC; IRQ_P2F_SMC : out STD_LOGIC; IRQ_P2F_QSPI : out STD_LOGIC; IRQ_P2F_CTI : out STD_LOGIC; IRQ_P2F_GPIO : out STD_LOGIC; IRQ_P2F_USB0 : out STD_LOGIC; IRQ_P2F_ENET0 : out STD_LOGIC; IRQ_P2F_ENET_WAKE0 : out STD_LOGIC; IRQ_P2F_SDIO0 : out STD_LOGIC; IRQ_P2F_I2C0 : out STD_LOGIC; IRQ_P2F_SPI0 : out STD_LOGIC; IRQ_P2F_UART0 : out STD_LOGIC; IRQ_P2F_CAN0 : out STD_LOGIC; IRQ_P2F_USB1 : out STD_LOGIC; IRQ_P2F_ENET1 : out STD_LOGIC; IRQ_P2F_ENET_WAKE1 : out STD_LOGIC; IRQ_P2F_SDIO1 : out STD_LOGIC; IRQ_P2F_I2C1 : out STD_LOGIC; IRQ_P2F_SPI1 : out STD_LOGIC; IRQ_P2F_UART1 : out STD_LOGIC; IRQ_P2F_CAN1 : out STD_LOGIC; IRQ_F2P : in STD_LOGIC_VECTOR ( 0 to 0 ); Core0_nFIQ : in STD_LOGIC; Core0_nIRQ : in STD_LOGIC; Core1_nFIQ : in STD_LOGIC; Core1_nIRQ : in STD_LOGIC; DMA0_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 ); DMA0_DAVALID : out STD_LOGIC; DMA0_DRREADY : out STD_LOGIC; DMA0_RSTN : out STD_LOGIC; DMA1_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 ); DMA1_DAVALID : out STD_LOGIC; DMA1_DRREADY : out STD_LOGIC; DMA1_RSTN : out STD_LOGIC; DMA2_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 ); DMA2_DAVALID : out STD_LOGIC; DMA2_DRREADY : out STD_LOGIC; DMA2_RSTN : out STD_LOGIC; DMA3_DATYPE : out STD_LOGIC_VECTOR ( 1 downto 0 ); DMA3_DAVALID : out STD_LOGIC; DMA3_DRREADY : out STD_LOGIC; DMA3_RSTN : out STD_LOGIC; DMA0_ACLK : in STD_LOGIC; DMA0_DAREADY : in STD_LOGIC; DMA0_DRLAST : in STD_LOGIC; DMA0_DRVALID : in STD_LOGIC; DMA1_ACLK : in STD_LOGIC; DMA1_DAREADY : in STD_LOGIC; DMA1_DRLAST : in STD_LOGIC; DMA1_DRVALID : in STD_LOGIC; DMA2_ACLK : in STD_LOGIC; DMA2_DAREADY : in STD_LOGIC; DMA2_DRLAST : in STD_LOGIC; DMA2_DRVALID : in STD_LOGIC; DMA3_ACLK : in STD_LOGIC; DMA3_DAREADY : in STD_LOGIC; DMA3_DRLAST : in STD_LOGIC; DMA3_DRVALID : in STD_LOGIC; DMA0_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 ); DMA1_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 ); DMA2_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 ); DMA3_DRTYPE : in STD_LOGIC_VECTOR ( 1 downto 0 ); FCLK_CLK3 : out STD_LOGIC; FCLK_CLK2 : out STD_LOGIC; FCLK_CLK1 : out STD_LOGIC; FCLK_CLK0 : out STD_LOGIC; FCLK_CLKTRIG3_N : in STD_LOGIC; FCLK_CLKTRIG2_N : in STD_LOGIC; FCLK_CLKTRIG1_N : in STD_LOGIC; FCLK_CLKTRIG0_N : in STD_LOGIC; FCLK_RESET3_N : out STD_LOGIC; FCLK_RESET2_N : out STD_LOGIC; FCLK_RESET1_N : out STD_LOGIC; FCLK_RESET0_N : out STD_LOGIC; FTMD_TRACEIN_DATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); FTMD_TRACEIN_VALID : in STD_LOGIC; FTMD_TRACEIN_CLK : in STD_LOGIC; FTMD_TRACEIN_ATID : in STD_LOGIC_VECTOR ( 3 downto 0 ); FTMT_F2P_TRIG_0 : in STD_LOGIC; FTMT_F2P_TRIGACK_0 : out STD_LOGIC; FTMT_F2P_TRIG_1 : in STD_LOGIC; FTMT_F2P_TRIGACK_1 : out STD_LOGIC; FTMT_F2P_TRIG_2 : in STD_LOGIC; FTMT_F2P_TRIGACK_2 : out STD_LOGIC; FTMT_F2P_TRIG_3 : in STD_LOGIC; FTMT_F2P_TRIGACK_3 : out STD_LOGIC; FTMT_F2P_DEBUG : in STD_LOGIC_VECTOR ( 31 downto 0 ); FTMT_P2F_TRIGACK_0 : in STD_LOGIC; FTMT_P2F_TRIG_0 : out STD_LOGIC; FTMT_P2F_TRIGACK_1 : in STD_LOGIC; FTMT_P2F_TRIG_1 : out STD_LOGIC; FTMT_P2F_TRIGACK_2 : in STD_LOGIC; FTMT_P2F_TRIG_2 : out STD_LOGIC; FTMT_P2F_TRIGACK_3 : in STD_LOGIC; FTMT_P2F_TRIG_3 : out STD_LOGIC; FTMT_P2F_DEBUG : out STD_LOGIC_VECTOR ( 31 downto 0 ); FPGA_IDLE_N : in STD_LOGIC; EVENT_EVENTO : out STD_LOGIC; EVENT_STANDBYWFE : out STD_LOGIC_VECTOR ( 1 downto 0 ); EVENT_STANDBYWFI : out STD_LOGIC_VECTOR ( 1 downto 0 ); EVENT_EVENTI : in STD_LOGIC; DDR_ARB : in STD_LOGIC_VECTOR ( 3 downto 0 ); MIO : inout STD_LOGIC_VECTOR ( 53 downto 0 ); DDR_CAS_n : inout STD_LOGIC; DDR_CKE : inout STD_LOGIC; DDR_Clk_n : inout STD_LOGIC; DDR_Clk : inout STD_LOGIC; DDR_CS_n : inout STD_LOGIC; DDR_DRSTB : inout STD_LOGIC; DDR_ODT : inout STD_LOGIC; DDR_RAS_n : inout STD_LOGIC; DDR_WEB : inout STD_LOGIC; DDR_BankAddr : inout STD_LOGIC_VECTOR ( 2 downto 0 ); DDR_Addr : inout STD_LOGIC_VECTOR ( 14 downto 0 ); DDR_VRN : inout STD_LOGIC; DDR_VRP : inout STD_LOGIC; DDR_DM : inout STD_LOGIC_VECTOR ( 3 downto 0 ); DDR_DQ : inout STD_LOGIC_VECTOR ( 31 downto 0 ); DDR_DQS_n : inout STD_LOGIC_VECTOR ( 3 downto 0 ); DDR_DQS : inout STD_LOGIC_VECTOR ( 3 downto 0 ); PS_SRSTB : inout STD_LOGIC; PS_CLK : inout STD_LOGIC; PS_PORB : inout STD_LOGIC ); attribute C_DM_WIDTH : integer; attribute C_DM_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 4; attribute C_DQS_WIDTH : integer; attribute C_DQS_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 4; attribute C_DQ_WIDTH : integer; attribute C_DQ_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 32; attribute C_EMIO_GPIO_WIDTH : integer; attribute C_EMIO_GPIO_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 64; attribute C_EN_EMIO_ENET0 : integer; attribute C_EN_EMIO_ENET0 of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_EN_EMIO_ENET1 : integer; attribute C_EN_EMIO_ENET1 of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_EN_EMIO_PJTAG : integer; attribute C_EN_EMIO_PJTAG of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_EN_EMIO_TRACE : integer; attribute C_EN_EMIO_TRACE of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_FCLK_CLK0_BUF : string; attribute C_FCLK_CLK0_BUF of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is "TRUE"; attribute C_FCLK_CLK1_BUF : string; attribute C_FCLK_CLK1_BUF of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is "FALSE"; attribute C_FCLK_CLK2_BUF : string; attribute C_FCLK_CLK2_BUF of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is "FALSE"; attribute C_FCLK_CLK3_BUF : string; attribute C_FCLK_CLK3_BUF of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is "FALSE"; attribute C_GP0_EN_MODIFIABLE_TXN : integer; attribute C_GP0_EN_MODIFIABLE_TXN of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 1; attribute C_GP1_EN_MODIFIABLE_TXN : integer; attribute C_GP1_EN_MODIFIABLE_TXN of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 1; attribute C_INCLUDE_ACP_TRANS_CHECK : integer; attribute C_INCLUDE_ACP_TRANS_CHECK of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_INCLUDE_TRACE_BUFFER : integer; attribute C_INCLUDE_TRACE_BUFFER of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_IRQ_F2P_MODE : string; attribute C_IRQ_F2P_MODE of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is "DIRECT"; attribute C_MIO_PRIMITIVE : integer; attribute C_MIO_PRIMITIVE of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 54; attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP : integer; attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_M_AXI_GP0_ID_WIDTH : integer; attribute C_M_AXI_GP0_ID_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 12; attribute C_M_AXI_GP0_THREAD_ID_WIDTH : integer; attribute C_M_AXI_GP0_THREAD_ID_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 12; attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP : integer; attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_M_AXI_GP1_ID_WIDTH : integer; attribute C_M_AXI_GP1_ID_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 12; attribute C_M_AXI_GP1_THREAD_ID_WIDTH : integer; attribute C_M_AXI_GP1_THREAD_ID_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 12; attribute C_NUM_F2P_INTR_INPUTS : integer; attribute C_NUM_F2P_INTR_INPUTS of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 1; attribute C_PACKAGE_NAME : string; attribute C_PACKAGE_NAME of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is "clg400"; attribute C_PS7_SI_REV : string; attribute C_PS7_SI_REV of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is "PRODUCTION"; attribute C_S_AXI_ACP_ARUSER_VAL : integer; attribute C_S_AXI_ACP_ARUSER_VAL of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 31; attribute C_S_AXI_ACP_AWUSER_VAL : integer; attribute C_S_AXI_ACP_AWUSER_VAL of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 31; attribute C_S_AXI_ACP_ID_WIDTH : integer; attribute C_S_AXI_ACP_ID_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 3; attribute C_S_AXI_GP0_ID_WIDTH : integer; attribute C_S_AXI_GP0_ID_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 6; attribute C_S_AXI_GP1_ID_WIDTH : integer; attribute C_S_AXI_GP1_ID_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 6; attribute C_S_AXI_HP0_DATA_WIDTH : integer; attribute C_S_AXI_HP0_DATA_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 64; attribute C_S_AXI_HP0_ID_WIDTH : integer; attribute C_S_AXI_HP0_ID_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 6; attribute C_S_AXI_HP1_DATA_WIDTH : integer; attribute C_S_AXI_HP1_DATA_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 64; attribute C_S_AXI_HP1_ID_WIDTH : integer; attribute C_S_AXI_HP1_ID_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 6; attribute C_S_AXI_HP2_DATA_WIDTH : integer; attribute C_S_AXI_HP2_DATA_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 64; attribute C_S_AXI_HP2_ID_WIDTH : integer; attribute C_S_AXI_HP2_ID_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 6; attribute C_S_AXI_HP3_DATA_WIDTH : integer; attribute C_S_AXI_HP3_DATA_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 64; attribute C_S_AXI_HP3_ID_WIDTH : integer; attribute C_S_AXI_HP3_ID_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 6; attribute C_TRACE_BUFFER_CLOCK_DELAY : integer; attribute C_TRACE_BUFFER_CLOCK_DELAY of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 12; attribute C_TRACE_BUFFER_FIFO_SIZE : integer; attribute C_TRACE_BUFFER_FIFO_SIZE of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 128; attribute C_TRACE_INTERNAL_WIDTH : integer; attribute C_TRACE_INTERNAL_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 2; attribute C_TRACE_PIPELINE_WIDTH : integer; attribute C_TRACE_PIPELINE_WIDTH of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 8; attribute C_USE_AXI_NONSECURE : integer; attribute C_USE_AXI_NONSECURE of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_DEFAULT_ACP_USER_VAL : integer; attribute C_USE_DEFAULT_ACP_USER_VAL of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_M_AXI_GP0 : integer; attribute C_USE_M_AXI_GP0 of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 1; attribute C_USE_M_AXI_GP1 : integer; attribute C_USE_M_AXI_GP1 of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_S_AXI_ACP : integer; attribute C_USE_S_AXI_ACP of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_S_AXI_GP0 : integer; attribute C_USE_S_AXI_GP0 of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_S_AXI_GP1 : integer; attribute C_USE_S_AXI_GP1 of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_S_AXI_HP0 : integer; attribute C_USE_S_AXI_HP0 of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_S_AXI_HP1 : integer; attribute C_USE_S_AXI_HP1 of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_S_AXI_HP2 : integer; attribute C_USE_S_AXI_HP2 of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute C_USE_S_AXI_HP3 : integer; attribute C_USE_S_AXI_HP3 of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; attribute HW_HANDOFF : string; attribute HW_HANDOFF of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is "design_1_processing_system7_0_2.hwdef"; attribute POWER : string; attribute POWER of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is "<PROCESSOR name={system} numA9Cores={2} clockFreq={667} load={0.5} /><MEMORY name={code} memType={DDR3(LowVoltage)} dataWidth={32} clockFreq={533.333333} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={9} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={100.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={7} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={LVCMOS18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={50} usageRate={0.5} />/>"; attribute USE_TRACE_DATA_EDGE_DETECTOR : integer; attribute USE_TRACE_DATA_EDGE_DETECTOR of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 : entity is 0; end design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7; architecture STRUCTURE of design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 is signal \<const0>\ : STD_LOGIC; signal \<const1>\ : STD_LOGIC; signal ENET0_MDIO_T_n : STD_LOGIC; signal ENET1_MDIO_T_n : STD_LOGIC; signal FCLK_CLK_unbuffered : STD_LOGIC_VECTOR ( 0 to 0 ); signal I2C0_SCL_T_n : STD_LOGIC; signal I2C0_SDA_T_n : STD_LOGIC; signal I2C1_SCL_T_n : STD_LOGIC; signal I2C1_SDA_T_n : STD_LOGIC; signal \^m_axi_gp0_arcache\ : STD_LOGIC_VECTOR ( 3 downto 0 ); signal \^m_axi_gp0_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal \^m_axi_gp0_awcache\ : STD_LOGIC_VECTOR ( 3 downto 0 ); signal \^m_axi_gp0_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal \^m_axi_gp1_arcache\ : STD_LOGIC_VECTOR ( 3 downto 0 ); signal \^m_axi_gp1_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal \^m_axi_gp1_awcache\ : STD_LOGIC_VECTOR ( 3 downto 0 ); signal \^m_axi_gp1_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal SDIO0_CMD_T_n : STD_LOGIC; signal SDIO0_DATA_T_n : STD_LOGIC_VECTOR ( 3 downto 0 ); signal SDIO1_CMD_T_n : STD_LOGIC; signal SDIO1_DATA_T_n : STD_LOGIC_VECTOR ( 3 downto 0 ); signal SPI0_MISO_T_n : STD_LOGIC; signal SPI0_MOSI_T_n : STD_LOGIC; signal SPI0_SCLK_T_n : STD_LOGIC; signal SPI0_SS_T_n : STD_LOGIC; signal SPI1_MISO_T_n : STD_LOGIC; signal SPI1_MOSI_T_n : STD_LOGIC; signal SPI1_SCLK_T_n : STD_LOGIC; signal SPI1_SS_T_n : STD_LOGIC; signal \TRACE_CTL_PIPE[0]\ : STD_LOGIC; attribute RTL_KEEP : string; attribute RTL_KEEP of \TRACE_CTL_PIPE[0]\ : signal is "true"; signal \TRACE_CTL_PIPE[1]\ : STD_LOGIC; attribute RTL_KEEP of \TRACE_CTL_PIPE[1]\ : signal is "true"; signal \TRACE_CTL_PIPE[2]\ : STD_LOGIC; attribute RTL_KEEP of \TRACE_CTL_PIPE[2]\ : signal is "true"; signal \TRACE_CTL_PIPE[3]\ : STD_LOGIC; attribute RTL_KEEP of \TRACE_CTL_PIPE[3]\ : signal is "true"; signal \TRACE_CTL_PIPE[4]\ : STD_LOGIC; attribute RTL_KEEP of \TRACE_CTL_PIPE[4]\ : signal is "true"; signal \TRACE_CTL_PIPE[5]\ : STD_LOGIC; attribute RTL_KEEP of \TRACE_CTL_PIPE[5]\ : signal is "true"; signal \TRACE_CTL_PIPE[6]\ : STD_LOGIC; attribute RTL_KEEP of \TRACE_CTL_PIPE[6]\ : signal is "true"; signal \TRACE_CTL_PIPE[7]\ : STD_LOGIC; attribute RTL_KEEP of \TRACE_CTL_PIPE[7]\ : signal is "true"; signal \TRACE_DATA_PIPE[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[0]\ : signal is "true"; signal \TRACE_DATA_PIPE[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[1]\ : signal is "true"; signal \TRACE_DATA_PIPE[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[2]\ : signal is "true"; signal \TRACE_DATA_PIPE[3]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[3]\ : signal is "true"; signal \TRACE_DATA_PIPE[4]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[4]\ : signal is "true"; signal \TRACE_DATA_PIPE[5]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[5]\ : signal is "true"; signal \TRACE_DATA_PIPE[6]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[6]\ : signal is "true"; signal \TRACE_DATA_PIPE[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute RTL_KEEP of \TRACE_DATA_PIPE[7]\ : signal is "true"; signal buffered_DDR_Addr : STD_LOGIC_VECTOR ( 14 downto 0 ); signal buffered_DDR_BankAddr : STD_LOGIC_VECTOR ( 2 downto 0 ); signal buffered_DDR_CAS_n : STD_LOGIC; signal buffered_DDR_CKE : STD_LOGIC; signal buffered_DDR_CS_n : STD_LOGIC; signal buffered_DDR_Clk : STD_LOGIC; signal buffered_DDR_Clk_n : STD_LOGIC; signal buffered_DDR_DM : STD_LOGIC_VECTOR ( 3 downto 0 ); signal buffered_DDR_DQ : STD_LOGIC_VECTOR ( 31 downto 0 ); signal buffered_DDR_DQS : STD_LOGIC_VECTOR ( 3 downto 0 ); signal buffered_DDR_DQS_n : STD_LOGIC_VECTOR ( 3 downto 0 ); signal buffered_DDR_DRSTB : STD_LOGIC; signal buffered_DDR_ODT : STD_LOGIC; signal buffered_DDR_RAS_n : STD_LOGIC; signal buffered_DDR_VRN : STD_LOGIC; signal buffered_DDR_VRP : STD_LOGIC; signal buffered_DDR_WEB : STD_LOGIC; signal buffered_MIO : STD_LOGIC_VECTOR ( 53 downto 0 ); signal buffered_PS_CLK : STD_LOGIC; signal buffered_PS_PORB : STD_LOGIC; signal buffered_PS_SRSTB : STD_LOGIC; signal gpio_out_t_n : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED : STD_LOGIC; signal NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED : STD_LOGIC; signal NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED : STD_LOGIC; signal NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED : STD_LOGIC; signal NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED : STD_LOGIC; signal NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED : STD_LOGIC; signal NLW_PS7_i_EMIOTRACECTL_UNCONNECTED : STD_LOGIC; signal NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 ); signal NLW_PS7_i_MAXIGP0ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 ); signal NLW_PS7_i_MAXIGP0AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 ); signal NLW_PS7_i_MAXIGP1ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 ); signal NLW_PS7_i_MAXIGP1AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 ); attribute BOX_TYPE : string; attribute BOX_TYPE of DDR_CAS_n_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_CKE_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_CS_n_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_Clk_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_Clk_n_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_DRSTB_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_ODT_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_RAS_n_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_VRN_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_VRP_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of DDR_WEB_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of PS7_i : label is "PRIMITIVE"; attribute BOX_TYPE of PS_CLK_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of PS_PORB_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of PS_SRSTB_BIBUF : label is "PRIMITIVE"; attribute BOX_TYPE of \buffer_fclk_clk_0.FCLK_CLK_0_BUFG\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[0].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[10].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[11].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[12].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[13].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[14].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[15].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[16].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[17].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[18].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[19].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[1].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[20].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[21].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[22].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[23].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[24].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[25].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[26].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[27].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[28].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[29].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[2].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[30].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[31].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[32].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[33].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[34].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[35].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[36].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[37].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[38].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[39].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[3].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[40].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[41].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[42].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[43].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[44].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[45].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[46].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[47].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[48].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[49].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[4].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[50].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[51].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[52].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[53].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[5].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[6].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[7].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[8].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk13[9].MIO_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk14[0].DDR_BankAddr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk14[1].DDR_BankAddr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk14[2].DDR_BankAddr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[0].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[10].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[11].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[12].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[13].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[14].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[1].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[2].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[3].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[4].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[5].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[6].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[7].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[8].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk15[9].DDR_Addr_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk16[0].DDR_DM_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk16[1].DDR_DM_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk16[2].DDR_DM_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk16[3].DDR_DM_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[0].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[10].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[11].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[12].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[13].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[14].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[15].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[16].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[17].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[18].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[19].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[1].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[20].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[21].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[22].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[23].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[24].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[25].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[26].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[27].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[28].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[29].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[2].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[30].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[31].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[3].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[4].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[5].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[6].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[7].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[8].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk17[9].DDR_DQ_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk18[0].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk18[1].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk18[2].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk18[3].DDR_DQS_n_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk19[0].DDR_DQS_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk19[1].DDR_DQS_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk19[2].DDR_DQS_BIBUF\ : label is "PRIMITIVE"; attribute BOX_TYPE of \genblk19[3].DDR_DQS_BIBUF\ : label is "PRIMITIVE"; begin ENET0_GMII_TXD(7) <= \<const0>\; ENET0_GMII_TXD(6) <= \<const0>\; ENET0_GMII_TXD(5) <= \<const0>\; ENET0_GMII_TXD(4) <= \<const0>\; ENET0_GMII_TXD(3) <= \<const0>\; ENET0_GMII_TXD(2) <= \<const0>\; ENET0_GMII_TXD(1) <= \<const0>\; ENET0_GMII_TXD(0) <= \<const0>\; ENET0_GMII_TX_EN <= \<const0>\; ENET0_GMII_TX_ER <= \<const0>\; ENET1_GMII_TXD(7) <= \<const0>\; ENET1_GMII_TXD(6) <= \<const0>\; ENET1_GMII_TXD(5) <= \<const0>\; ENET1_GMII_TXD(4) <= \<const0>\; ENET1_GMII_TXD(3) <= \<const0>\; ENET1_GMII_TXD(2) <= \<const0>\; ENET1_GMII_TXD(1) <= \<const0>\; ENET1_GMII_TXD(0) <= \<const0>\; ENET1_GMII_TX_EN <= \<const0>\; ENET1_GMII_TX_ER <= \<const0>\; M_AXI_GP0_ARCACHE(3 downto 2) <= \^m_axi_gp0_arcache\(3 downto 2); M_AXI_GP0_ARCACHE(1) <= \<const1>\; M_AXI_GP0_ARCACHE(0) <= \^m_axi_gp0_arcache\(0); M_AXI_GP0_ARSIZE(2) <= \<const0>\; M_AXI_GP0_ARSIZE(1 downto 0) <= \^m_axi_gp0_arsize\(1 downto 0); M_AXI_GP0_AWCACHE(3 downto 2) <= \^m_axi_gp0_awcache\(3 downto 2); M_AXI_GP0_AWCACHE(1) <= \<const1>\; M_AXI_GP0_AWCACHE(0) <= \^m_axi_gp0_awcache\(0); M_AXI_GP0_AWSIZE(2) <= \<const0>\; M_AXI_GP0_AWSIZE(1 downto 0) <= \^m_axi_gp0_awsize\(1 downto 0); M_AXI_GP1_ARCACHE(3 downto 2) <= \^m_axi_gp1_arcache\(3 downto 2); M_AXI_GP1_ARCACHE(1) <= \<const1>\; M_AXI_GP1_ARCACHE(0) <= \^m_axi_gp1_arcache\(0); M_AXI_GP1_ARSIZE(2) <= \<const0>\; M_AXI_GP1_ARSIZE(1 downto 0) <= \^m_axi_gp1_arsize\(1 downto 0); M_AXI_GP1_AWCACHE(3 downto 2) <= \^m_axi_gp1_awcache\(3 downto 2); M_AXI_GP1_AWCACHE(1) <= \<const1>\; M_AXI_GP1_AWCACHE(0) <= \^m_axi_gp1_awcache\(0); M_AXI_GP1_AWSIZE(2) <= \<const0>\; M_AXI_GP1_AWSIZE(1 downto 0) <= \^m_axi_gp1_awsize\(1 downto 0); PJTAG_TDO <= \<const0>\; TRACE_CLK_OUT <= \<const0>\; TRACE_CTL <= \TRACE_CTL_PIPE[0]\; TRACE_DATA(1 downto 0) <= \TRACE_DATA_PIPE[0]\(1 downto 0); DDR_CAS_n_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_CAS_n, PAD => DDR_CAS_n ); DDR_CKE_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_CKE, PAD => DDR_CKE ); DDR_CS_n_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_CS_n, PAD => DDR_CS_n ); DDR_Clk_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Clk, PAD => DDR_Clk ); DDR_Clk_n_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Clk_n, PAD => DDR_Clk_n ); DDR_DRSTB_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DRSTB, PAD => DDR_DRSTB ); DDR_ODT_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_ODT, PAD => DDR_ODT ); DDR_RAS_n_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_RAS_n, PAD => DDR_RAS_n ); DDR_VRN_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_VRN, PAD => DDR_VRN ); DDR_VRP_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_VRP, PAD => DDR_VRP ); DDR_WEB_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_WEB, PAD => DDR_WEB ); ENET0_MDIO_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => ENET0_MDIO_T_n, O => ENET0_MDIO_T ); ENET1_MDIO_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => ENET1_MDIO_T_n, O => ENET1_MDIO_T ); GND: unisim.vcomponents.GND port map ( G => \<const0>\ ); \GPIO_T[0]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(0), O => GPIO_T(0) ); \GPIO_T[10]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(10), O => GPIO_T(10) ); \GPIO_T[11]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(11), O => GPIO_T(11) ); \GPIO_T[12]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(12), O => GPIO_T(12) ); \GPIO_T[13]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(13), O => GPIO_T(13) ); \GPIO_T[14]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(14), O => GPIO_T(14) ); \GPIO_T[15]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(15), O => GPIO_T(15) ); \GPIO_T[16]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(16), O => GPIO_T(16) ); \GPIO_T[17]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(17), O => GPIO_T(17) ); \GPIO_T[18]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(18), O => GPIO_T(18) ); \GPIO_T[19]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(19), O => GPIO_T(19) ); \GPIO_T[1]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(1), O => GPIO_T(1) ); \GPIO_T[20]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(20), O => GPIO_T(20) ); \GPIO_T[21]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(21), O => GPIO_T(21) ); \GPIO_T[22]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(22), O => GPIO_T(22) ); \GPIO_T[23]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(23), O => GPIO_T(23) ); \GPIO_T[24]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(24), O => GPIO_T(24) ); \GPIO_T[25]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(25), O => GPIO_T(25) ); \GPIO_T[26]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(26), O => GPIO_T(26) ); \GPIO_T[27]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(27), O => GPIO_T(27) ); \GPIO_T[28]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(28), O => GPIO_T(28) ); \GPIO_T[29]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(29), O => GPIO_T(29) ); \GPIO_T[2]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(2), O => GPIO_T(2) ); \GPIO_T[30]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(30), O => GPIO_T(30) ); \GPIO_T[31]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(31), O => GPIO_T(31) ); \GPIO_T[32]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(32), O => GPIO_T(32) ); \GPIO_T[33]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(33), O => GPIO_T(33) ); \GPIO_T[34]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(34), O => GPIO_T(34) ); \GPIO_T[35]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(35), O => GPIO_T(35) ); \GPIO_T[36]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(36), O => GPIO_T(36) ); \GPIO_T[37]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(37), O => GPIO_T(37) ); \GPIO_T[38]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(38), O => GPIO_T(38) ); \GPIO_T[39]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(39), O => GPIO_T(39) ); \GPIO_T[3]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(3), O => GPIO_T(3) ); \GPIO_T[40]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(40), O => GPIO_T(40) ); \GPIO_T[41]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(41), O => GPIO_T(41) ); \GPIO_T[42]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(42), O => GPIO_T(42) ); \GPIO_T[43]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(43), O => GPIO_T(43) ); \GPIO_T[44]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(44), O => GPIO_T(44) ); \GPIO_T[45]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(45), O => GPIO_T(45) ); \GPIO_T[46]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(46), O => GPIO_T(46) ); \GPIO_T[47]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(47), O => GPIO_T(47) ); \GPIO_T[48]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(48), O => GPIO_T(48) ); \GPIO_T[49]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(49), O => GPIO_T(49) ); \GPIO_T[4]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(4), O => GPIO_T(4) ); \GPIO_T[50]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(50), O => GPIO_T(50) ); \GPIO_T[51]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(51), O => GPIO_T(51) ); \GPIO_T[52]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(52), O => GPIO_T(52) ); \GPIO_T[53]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(53), O => GPIO_T(53) ); \GPIO_T[54]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(54), O => GPIO_T(54) ); \GPIO_T[55]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(55), O => GPIO_T(55) ); \GPIO_T[56]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(56), O => GPIO_T(56) ); \GPIO_T[57]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(57), O => GPIO_T(57) ); \GPIO_T[58]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(58), O => GPIO_T(58) ); \GPIO_T[59]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(59), O => GPIO_T(59) ); \GPIO_T[5]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(5), O => GPIO_T(5) ); \GPIO_T[60]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(60), O => GPIO_T(60) ); \GPIO_T[61]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(61), O => GPIO_T(61) ); \GPIO_T[62]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(62), O => GPIO_T(62) ); \GPIO_T[63]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(63), O => GPIO_T(63) ); \GPIO_T[6]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(6), O => GPIO_T(6) ); \GPIO_T[7]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(7), O => GPIO_T(7) ); \GPIO_T[8]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(8), O => GPIO_T(8) ); \GPIO_T[9]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => gpio_out_t_n(9), O => GPIO_T(9) ); I2C0_SCL_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => I2C0_SCL_T_n, O => I2C0_SCL_T ); I2C0_SDA_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => I2C0_SDA_T_n, O => I2C0_SDA_T ); I2C1_SCL_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => I2C1_SCL_T_n, O => I2C1_SCL_T ); I2C1_SDA_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => I2C1_SDA_T_n, O => I2C1_SDA_T ); PS7_i: unisim.vcomponents.PS7 port map ( DDRA(14 downto 0) => buffered_DDR_Addr(14 downto 0), DDRARB(3 downto 0) => DDR_ARB(3 downto 0), DDRBA(2 downto 0) => buffered_DDR_BankAddr(2 downto 0), DDRCASB => buffered_DDR_CAS_n, DDRCKE => buffered_DDR_CKE, DDRCKN => buffered_DDR_Clk_n, DDRCKP => buffered_DDR_Clk, DDRCSB => buffered_DDR_CS_n, DDRDM(3 downto 0) => buffered_DDR_DM(3 downto 0), DDRDQ(31 downto 0) => buffered_DDR_DQ(31 downto 0), DDRDQSN(3 downto 0) => buffered_DDR_DQS_n(3 downto 0), DDRDQSP(3 downto 0) => buffered_DDR_DQS(3 downto 0), DDRDRSTB => buffered_DDR_DRSTB, DDRODT => buffered_DDR_ODT, DDRRASB => buffered_DDR_RAS_n, DDRVRN => buffered_DDR_VRN, DDRVRP => buffered_DDR_VRP, DDRWEB => buffered_DDR_WEB, DMA0ACLK => DMA0_ACLK, DMA0DAREADY => DMA0_DAREADY, DMA0DATYPE(1 downto 0) => DMA0_DATYPE(1 downto 0), DMA0DAVALID => DMA0_DAVALID, DMA0DRLAST => DMA0_DRLAST, DMA0DRREADY => DMA0_DRREADY, DMA0DRTYPE(1 downto 0) => DMA0_DRTYPE(1 downto 0), DMA0DRVALID => DMA0_DRVALID, DMA0RSTN => DMA0_RSTN, DMA1ACLK => DMA1_ACLK, DMA1DAREADY => DMA1_DAREADY, DMA1DATYPE(1 downto 0) => DMA1_DATYPE(1 downto 0), DMA1DAVALID => DMA1_DAVALID, DMA1DRLAST => DMA1_DRLAST, DMA1DRREADY => DMA1_DRREADY, DMA1DRTYPE(1 downto 0) => DMA1_DRTYPE(1 downto 0), DMA1DRVALID => DMA1_DRVALID, DMA1RSTN => DMA1_RSTN, DMA2ACLK => DMA2_ACLK, DMA2DAREADY => DMA2_DAREADY, DMA2DATYPE(1 downto 0) => DMA2_DATYPE(1 downto 0), DMA2DAVALID => DMA2_DAVALID, DMA2DRLAST => DMA2_DRLAST, DMA2DRREADY => DMA2_DRREADY, DMA2DRTYPE(1 downto 0) => DMA2_DRTYPE(1 downto 0), DMA2DRVALID => DMA2_DRVALID, DMA2RSTN => DMA2_RSTN, DMA3ACLK => DMA3_ACLK, DMA3DAREADY => DMA3_DAREADY, DMA3DATYPE(1 downto 0) => DMA3_DATYPE(1 downto 0), DMA3DAVALID => DMA3_DAVALID, DMA3DRLAST => DMA3_DRLAST, DMA3DRREADY => DMA3_DRREADY, DMA3DRTYPE(1 downto 0) => DMA3_DRTYPE(1 downto 0), DMA3DRVALID => DMA3_DRVALID, DMA3RSTN => DMA3_RSTN, EMIOCAN0PHYRX => CAN0_PHY_RX, EMIOCAN0PHYTX => CAN0_PHY_TX, EMIOCAN1PHYRX => CAN1_PHY_RX, EMIOCAN1PHYTX => CAN1_PHY_TX, EMIOENET0EXTINTIN => ENET0_EXT_INTIN, EMIOENET0GMIICOL => '0', EMIOENET0GMIICRS => '0', EMIOENET0GMIIRXCLK => ENET0_GMII_RX_CLK, EMIOENET0GMIIRXD(7 downto 0) => B"00000000", EMIOENET0GMIIRXDV => '0', EMIOENET0GMIIRXER => '0', EMIOENET0GMIITXCLK => ENET0_GMII_TX_CLK, EMIOENET0GMIITXD(7 downto 0) => NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED(7 downto 0), EMIOENET0GMIITXEN => NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED, EMIOENET0GMIITXER => NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED, EMIOENET0MDIOI => ENET0_MDIO_I, EMIOENET0MDIOMDC => ENET0_MDIO_MDC, EMIOENET0MDIOO => ENET0_MDIO_O, EMIOENET0MDIOTN => ENET0_MDIO_T_n, EMIOENET0PTPDELAYREQRX => ENET0_PTP_DELAY_REQ_RX, EMIOENET0PTPDELAYREQTX => ENET0_PTP_DELAY_REQ_TX, EMIOENET0PTPPDELAYREQRX => ENET0_PTP_PDELAY_REQ_RX, EMIOENET0PTPPDELAYREQTX => ENET0_PTP_PDELAY_REQ_TX, EMIOENET0PTPPDELAYRESPRX => ENET0_PTP_PDELAY_RESP_RX, EMIOENET0PTPPDELAYRESPTX => ENET0_PTP_PDELAY_RESP_TX, EMIOENET0PTPSYNCFRAMERX => ENET0_PTP_SYNC_FRAME_RX, EMIOENET0PTPSYNCFRAMETX => ENET0_PTP_SYNC_FRAME_TX, EMIOENET0SOFRX => ENET0_SOF_RX, EMIOENET0SOFTX => ENET0_SOF_TX, EMIOENET1EXTINTIN => ENET1_EXT_INTIN, EMIOENET1GMIICOL => '0', EMIOENET1GMIICRS => '0', EMIOENET1GMIIRXCLK => ENET1_GMII_RX_CLK, EMIOENET1GMIIRXD(7 downto 0) => B"00000000", EMIOENET1GMIIRXDV => '0', EMIOENET1GMIIRXER => '0', EMIOENET1GMIITXCLK => ENET1_GMII_TX_CLK, EMIOENET1GMIITXD(7 downto 0) => NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED(7 downto 0), EMIOENET1GMIITXEN => NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED, EMIOENET1GMIITXER => NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED, EMIOENET1MDIOI => ENET1_MDIO_I, EMIOENET1MDIOMDC => ENET1_MDIO_MDC, EMIOENET1MDIOO => ENET1_MDIO_O, EMIOENET1MDIOTN => ENET1_MDIO_T_n, EMIOENET1PTPDELAYREQRX => ENET1_PTP_DELAY_REQ_RX, EMIOENET1PTPDELAYREQTX => ENET1_PTP_DELAY_REQ_TX, EMIOENET1PTPPDELAYREQRX => ENET1_PTP_PDELAY_REQ_RX, EMIOENET1PTPPDELAYREQTX => ENET1_PTP_PDELAY_REQ_TX, EMIOENET1PTPPDELAYRESPRX => ENET1_PTP_PDELAY_RESP_RX, EMIOENET1PTPPDELAYRESPTX => ENET1_PTP_PDELAY_RESP_TX, EMIOENET1PTPSYNCFRAMERX => ENET1_PTP_SYNC_FRAME_RX, EMIOENET1PTPSYNCFRAMETX => ENET1_PTP_SYNC_FRAME_TX, EMIOENET1SOFRX => ENET1_SOF_RX, EMIOENET1SOFTX => ENET1_SOF_TX, EMIOGPIOI(63 downto 0) => GPIO_I(63 downto 0), EMIOGPIOO(63 downto 0) => GPIO_O(63 downto 0), EMIOGPIOTN(63 downto 0) => gpio_out_t_n(63 downto 0), EMIOI2C0SCLI => I2C0_SCL_I, EMIOI2C0SCLO => I2C0_SCL_O, EMIOI2C0SCLTN => I2C0_SCL_T_n, EMIOI2C0SDAI => I2C0_SDA_I, EMIOI2C0SDAO => I2C0_SDA_O, EMIOI2C0SDATN => I2C0_SDA_T_n, EMIOI2C1SCLI => I2C1_SCL_I, EMIOI2C1SCLO => I2C1_SCL_O, EMIOI2C1SCLTN => I2C1_SCL_T_n, EMIOI2C1SDAI => I2C1_SDA_I, EMIOI2C1SDAO => I2C1_SDA_O, EMIOI2C1SDATN => I2C1_SDA_T_n, EMIOPJTAGTCK => PJTAG_TCK, EMIOPJTAGTDI => PJTAG_TDI, EMIOPJTAGTDO => NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED, EMIOPJTAGTDTN => NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED, EMIOPJTAGTMS => PJTAG_TMS, EMIOSDIO0BUSPOW => SDIO0_BUSPOW, EMIOSDIO0BUSVOLT(2 downto 0) => SDIO0_BUSVOLT(2 downto 0), EMIOSDIO0CDN => SDIO0_CDN, EMIOSDIO0CLK => SDIO0_CLK, EMIOSDIO0CLKFB => SDIO0_CLK_FB, EMIOSDIO0CMDI => SDIO0_CMD_I, EMIOSDIO0CMDO => SDIO0_CMD_O, EMIOSDIO0CMDTN => SDIO0_CMD_T_n, EMIOSDIO0DATAI(3 downto 0) => SDIO0_DATA_I(3 downto 0), EMIOSDIO0DATAO(3 downto 0) => SDIO0_DATA_O(3 downto 0), EMIOSDIO0DATATN(3 downto 0) => SDIO0_DATA_T_n(3 downto 0), EMIOSDIO0LED => SDIO0_LED, EMIOSDIO0WP => SDIO0_WP, EMIOSDIO1BUSPOW => SDIO1_BUSPOW, EMIOSDIO1BUSVOLT(2 downto 0) => SDIO1_BUSVOLT(2 downto 0), EMIOSDIO1CDN => SDIO1_CDN, EMIOSDIO1CLK => SDIO1_CLK, EMIOSDIO1CLKFB => SDIO1_CLK_FB, EMIOSDIO1CMDI => SDIO1_CMD_I, EMIOSDIO1CMDO => SDIO1_CMD_O, EMIOSDIO1CMDTN => SDIO1_CMD_T_n, EMIOSDIO1DATAI(3 downto 0) => SDIO1_DATA_I(3 downto 0), EMIOSDIO1DATAO(3 downto 0) => SDIO1_DATA_O(3 downto 0), EMIOSDIO1DATATN(3 downto 0) => SDIO1_DATA_T_n(3 downto 0), EMIOSDIO1LED => SDIO1_LED, EMIOSDIO1WP => SDIO1_WP, EMIOSPI0MI => SPI0_MISO_I, EMIOSPI0MO => SPI0_MOSI_O, EMIOSPI0MOTN => SPI0_MOSI_T_n, EMIOSPI0SCLKI => SPI0_SCLK_I, EMIOSPI0SCLKO => SPI0_SCLK_O, EMIOSPI0SCLKTN => SPI0_SCLK_T_n, EMIOSPI0SI => SPI0_MOSI_I, EMIOSPI0SO => SPI0_MISO_O, EMIOSPI0SSIN => SPI0_SS_I, EMIOSPI0SSNTN => SPI0_SS_T_n, EMIOSPI0SSON(2) => SPI0_SS2_O, EMIOSPI0SSON(1) => SPI0_SS1_O, EMIOSPI0SSON(0) => SPI0_SS_O, EMIOSPI0STN => SPI0_MISO_T_n, EMIOSPI1MI => SPI1_MISO_I, EMIOSPI1MO => SPI1_MOSI_O, EMIOSPI1MOTN => SPI1_MOSI_T_n, EMIOSPI1SCLKI => SPI1_SCLK_I, EMIOSPI1SCLKO => SPI1_SCLK_O, EMIOSPI1SCLKTN => SPI1_SCLK_T_n, EMIOSPI1SI => SPI1_MOSI_I, EMIOSPI1SO => SPI1_MISO_O, EMIOSPI1SSIN => SPI1_SS_I, EMIOSPI1SSNTN => SPI1_SS_T_n, EMIOSPI1SSON(2) => SPI1_SS2_O, EMIOSPI1SSON(1) => SPI1_SS1_O, EMIOSPI1SSON(0) => SPI1_SS_O, EMIOSPI1STN => SPI1_MISO_T_n, EMIOSRAMINTIN => SRAM_INTIN, EMIOTRACECLK => TRACE_CLK, EMIOTRACECTL => NLW_PS7_i_EMIOTRACECTL_UNCONNECTED, EMIOTRACEDATA(31 downto 0) => NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED(31 downto 0), EMIOTTC0CLKI(2) => TTC0_CLK2_IN, EMIOTTC0CLKI(1) => TTC0_CLK1_IN, EMIOTTC0CLKI(0) => TTC0_CLK0_IN, EMIOTTC0WAVEO(2) => TTC0_WAVE2_OUT, EMIOTTC0WAVEO(1) => TTC0_WAVE1_OUT, EMIOTTC0WAVEO(0) => TTC0_WAVE0_OUT, EMIOTTC1CLKI(2) => TTC1_CLK2_IN, EMIOTTC1CLKI(1) => TTC1_CLK1_IN, EMIOTTC1CLKI(0) => TTC1_CLK0_IN, EMIOTTC1WAVEO(2) => TTC1_WAVE2_OUT, EMIOTTC1WAVEO(1) => TTC1_WAVE1_OUT, EMIOTTC1WAVEO(0) => TTC1_WAVE0_OUT, EMIOUART0CTSN => UART0_CTSN, EMIOUART0DCDN => UART0_DCDN, EMIOUART0DSRN => UART0_DSRN, EMIOUART0DTRN => UART0_DTRN, EMIOUART0RIN => UART0_RIN, EMIOUART0RTSN => UART0_RTSN, EMIOUART0RX => UART0_RX, EMIOUART0TX => UART0_TX, EMIOUART1CTSN => UART1_CTSN, EMIOUART1DCDN => UART1_DCDN, EMIOUART1DSRN => UART1_DSRN, EMIOUART1DTRN => UART1_DTRN, EMIOUART1RIN => UART1_RIN, EMIOUART1RTSN => UART1_RTSN, EMIOUART1RX => UART1_RX, EMIOUART1TX => UART1_TX, EMIOUSB0PORTINDCTL(1 downto 0) => USB0_PORT_INDCTL(1 downto 0), EMIOUSB0VBUSPWRFAULT => USB0_VBUS_PWRFAULT, EMIOUSB0VBUSPWRSELECT => USB0_VBUS_PWRSELECT, EMIOUSB1PORTINDCTL(1 downto 0) => USB1_PORT_INDCTL(1 downto 0), EMIOUSB1VBUSPWRFAULT => USB1_VBUS_PWRFAULT, EMIOUSB1VBUSPWRSELECT => USB1_VBUS_PWRSELECT, EMIOWDTCLKI => WDT_CLK_IN, EMIOWDTRSTO => WDT_RST_OUT, EVENTEVENTI => EVENT_EVENTI, EVENTEVENTO => EVENT_EVENTO, EVENTSTANDBYWFE(1 downto 0) => EVENT_STANDBYWFE(1 downto 0), EVENTSTANDBYWFI(1 downto 0) => EVENT_STANDBYWFI(1 downto 0), FCLKCLK(3) => FCLK_CLK3, FCLKCLK(2) => FCLK_CLK2, FCLKCLK(1) => FCLK_CLK1, FCLKCLK(0) => FCLK_CLK_unbuffered(0), FCLKCLKTRIGN(3 downto 0) => B"0000", FCLKRESETN(3) => FCLK_RESET3_N, FCLKRESETN(2) => FCLK_RESET2_N, FCLKRESETN(1) => FCLK_RESET1_N, FCLKRESETN(0) => FCLK_RESET0_N, FPGAIDLEN => FPGA_IDLE_N, FTMDTRACEINATID(3 downto 0) => B"0000", FTMDTRACEINCLOCK => FTMD_TRACEIN_CLK, FTMDTRACEINDATA(31 downto 0) => B"00000000000000000000000000000000", FTMDTRACEINVALID => '0', FTMTF2PDEBUG(31 downto 0) => FTMT_F2P_DEBUG(31 downto 0), FTMTF2PTRIG(3) => FTMT_F2P_TRIG_3, FTMTF2PTRIG(2) => FTMT_F2P_TRIG_2, FTMTF2PTRIG(1) => FTMT_F2P_TRIG_1, FTMTF2PTRIG(0) => FTMT_F2P_TRIG_0, FTMTF2PTRIGACK(3) => FTMT_F2P_TRIGACK_3, FTMTF2PTRIGACK(2) => FTMT_F2P_TRIGACK_2, FTMTF2PTRIGACK(1) => FTMT_F2P_TRIGACK_1, FTMTF2PTRIGACK(0) => FTMT_F2P_TRIGACK_0, FTMTP2FDEBUG(31 downto 0) => FTMT_P2F_DEBUG(31 downto 0), FTMTP2FTRIG(3) => FTMT_P2F_TRIG_3, FTMTP2FTRIG(2) => FTMT_P2F_TRIG_2, FTMTP2FTRIG(1) => FTMT_P2F_TRIG_1, FTMTP2FTRIG(0) => FTMT_P2F_TRIG_0, FTMTP2FTRIGACK(3) => FTMT_P2F_TRIGACK_3, FTMTP2FTRIGACK(2) => FTMT_P2F_TRIGACK_2, FTMTP2FTRIGACK(1) => FTMT_P2F_TRIGACK_1, FTMTP2FTRIGACK(0) => FTMT_P2F_TRIGACK_0, IRQF2P(19) => Core1_nFIQ, IRQF2P(18) => Core0_nFIQ, IRQF2P(17) => Core1_nIRQ, IRQF2P(16) => Core0_nIRQ, IRQF2P(15 downto 1) => B"000000000000000", IRQF2P(0) => IRQ_F2P(0), IRQP2F(28) => IRQ_P2F_DMAC_ABORT, IRQP2F(27) => IRQ_P2F_DMAC7, IRQP2F(26) => IRQ_P2F_DMAC6, IRQP2F(25) => IRQ_P2F_DMAC5, IRQP2F(24) => IRQ_P2F_DMAC4, IRQP2F(23) => IRQ_P2F_DMAC3, IRQP2F(22) => IRQ_P2F_DMAC2, IRQP2F(21) => IRQ_P2F_DMAC1, IRQP2F(20) => IRQ_P2F_DMAC0, IRQP2F(19) => IRQ_P2F_SMC, IRQP2F(18) => IRQ_P2F_QSPI, IRQP2F(17) => IRQ_P2F_CTI, IRQP2F(16) => IRQ_P2F_GPIO, IRQP2F(15) => IRQ_P2F_USB0, IRQP2F(14) => IRQ_P2F_ENET0, IRQP2F(13) => IRQ_P2F_ENET_WAKE0, IRQP2F(12) => IRQ_P2F_SDIO0, IRQP2F(11) => IRQ_P2F_I2C0, IRQP2F(10) => IRQ_P2F_SPI0, IRQP2F(9) => IRQ_P2F_UART0, IRQP2F(8) => IRQ_P2F_CAN0, IRQP2F(7) => IRQ_P2F_USB1, IRQP2F(6) => IRQ_P2F_ENET1, IRQP2F(5) => IRQ_P2F_ENET_WAKE1, IRQP2F(4) => IRQ_P2F_SDIO1, IRQP2F(3) => IRQ_P2F_I2C1, IRQP2F(2) => IRQ_P2F_SPI1, IRQP2F(1) => IRQ_P2F_UART1, IRQP2F(0) => IRQ_P2F_CAN1, MAXIGP0ACLK => M_AXI_GP0_ACLK, MAXIGP0ARADDR(31 downto 0) => M_AXI_GP0_ARADDR(31 downto 0), MAXIGP0ARBURST(1 downto 0) => M_AXI_GP0_ARBURST(1 downto 0), MAXIGP0ARCACHE(3 downto 2) => \^m_axi_gp0_arcache\(3 downto 2), MAXIGP0ARCACHE(1) => NLW_PS7_i_MAXIGP0ARCACHE_UNCONNECTED(1), MAXIGP0ARCACHE(0) => \^m_axi_gp0_arcache\(0), MAXIGP0ARESETN => M_AXI_GP0_ARESETN, MAXIGP0ARID(11 downto 0) => M_AXI_GP0_ARID(11 downto 0), MAXIGP0ARLEN(3 downto 0) => M_AXI_GP0_ARLEN(3 downto 0), MAXIGP0ARLOCK(1 downto 0) => M_AXI_GP0_ARLOCK(1 downto 0), MAXIGP0ARPROT(2 downto 0) => M_AXI_GP0_ARPROT(2 downto 0), MAXIGP0ARQOS(3 downto 0) => M_AXI_GP0_ARQOS(3 downto 0), MAXIGP0ARREADY => M_AXI_GP0_ARREADY, MAXIGP0ARSIZE(1 downto 0) => \^m_axi_gp0_arsize\(1 downto 0), MAXIGP0ARVALID => M_AXI_GP0_ARVALID, MAXIGP0AWADDR(31 downto 0) => M_AXI_GP0_AWADDR(31 downto 0), MAXIGP0AWBURST(1 downto 0) => M_AXI_GP0_AWBURST(1 downto 0), MAXIGP0AWCACHE(3 downto 2) => \^m_axi_gp0_awcache\(3 downto 2), MAXIGP0AWCACHE(1) => NLW_PS7_i_MAXIGP0AWCACHE_UNCONNECTED(1), MAXIGP0AWCACHE(0) => \^m_axi_gp0_awcache\(0), MAXIGP0AWID(11 downto 0) => M_AXI_GP0_AWID(11 downto 0), MAXIGP0AWLEN(3 downto 0) => M_AXI_GP0_AWLEN(3 downto 0), MAXIGP0AWLOCK(1 downto 0) => M_AXI_GP0_AWLOCK(1 downto 0), MAXIGP0AWPROT(2 downto 0) => M_AXI_GP0_AWPROT(2 downto 0), MAXIGP0AWQOS(3 downto 0) => M_AXI_GP0_AWQOS(3 downto 0), MAXIGP0AWREADY => M_AXI_GP0_AWREADY, MAXIGP0AWSIZE(1 downto 0) => \^m_axi_gp0_awsize\(1 downto 0), MAXIGP0AWVALID => M_AXI_GP0_AWVALID, MAXIGP0BID(11 downto 0) => M_AXI_GP0_BID(11 downto 0), MAXIGP0BREADY => M_AXI_GP0_BREADY, MAXIGP0BRESP(1 downto 0) => M_AXI_GP0_BRESP(1 downto 0), MAXIGP0BVALID => M_AXI_GP0_BVALID, MAXIGP0RDATA(31 downto 0) => M_AXI_GP0_RDATA(31 downto 0), MAXIGP0RID(11 downto 0) => M_AXI_GP0_RID(11 downto 0), MAXIGP0RLAST => M_AXI_GP0_RLAST, MAXIGP0RREADY => M_AXI_GP0_RREADY, MAXIGP0RRESP(1 downto 0) => M_AXI_GP0_RRESP(1 downto 0), MAXIGP0RVALID => M_AXI_GP0_RVALID, MAXIGP0WDATA(31 downto 0) => M_AXI_GP0_WDATA(31 downto 0), MAXIGP0WID(11 downto 0) => M_AXI_GP0_WID(11 downto 0), MAXIGP0WLAST => M_AXI_GP0_WLAST, MAXIGP0WREADY => M_AXI_GP0_WREADY, MAXIGP0WSTRB(3 downto 0) => M_AXI_GP0_WSTRB(3 downto 0), MAXIGP0WVALID => M_AXI_GP0_WVALID, MAXIGP1ACLK => M_AXI_GP1_ACLK, MAXIGP1ARADDR(31 downto 0) => M_AXI_GP1_ARADDR(31 downto 0), MAXIGP1ARBURST(1 downto 0) => M_AXI_GP1_ARBURST(1 downto 0), MAXIGP1ARCACHE(3 downto 2) => \^m_axi_gp1_arcache\(3 downto 2), MAXIGP1ARCACHE(1) => NLW_PS7_i_MAXIGP1ARCACHE_UNCONNECTED(1), MAXIGP1ARCACHE(0) => \^m_axi_gp1_arcache\(0), MAXIGP1ARESETN => M_AXI_GP1_ARESETN, MAXIGP1ARID(11 downto 0) => M_AXI_GP1_ARID(11 downto 0), MAXIGP1ARLEN(3 downto 0) => M_AXI_GP1_ARLEN(3 downto 0), MAXIGP1ARLOCK(1 downto 0) => M_AXI_GP1_ARLOCK(1 downto 0), MAXIGP1ARPROT(2 downto 0) => M_AXI_GP1_ARPROT(2 downto 0), MAXIGP1ARQOS(3 downto 0) => M_AXI_GP1_ARQOS(3 downto 0), MAXIGP1ARREADY => M_AXI_GP1_ARREADY, MAXIGP1ARSIZE(1 downto 0) => \^m_axi_gp1_arsize\(1 downto 0), MAXIGP1ARVALID => M_AXI_GP1_ARVALID, MAXIGP1AWADDR(31 downto 0) => M_AXI_GP1_AWADDR(31 downto 0), MAXIGP1AWBURST(1 downto 0) => M_AXI_GP1_AWBURST(1 downto 0), MAXIGP1AWCACHE(3 downto 2) => \^m_axi_gp1_awcache\(3 downto 2), MAXIGP1AWCACHE(1) => NLW_PS7_i_MAXIGP1AWCACHE_UNCONNECTED(1), MAXIGP1AWCACHE(0) => \^m_axi_gp1_awcache\(0), MAXIGP1AWID(11 downto 0) => M_AXI_GP1_AWID(11 downto 0), MAXIGP1AWLEN(3 downto 0) => M_AXI_GP1_AWLEN(3 downto 0), MAXIGP1AWLOCK(1 downto 0) => M_AXI_GP1_AWLOCK(1 downto 0), MAXIGP1AWPROT(2 downto 0) => M_AXI_GP1_AWPROT(2 downto 0), MAXIGP1AWQOS(3 downto 0) => M_AXI_GP1_AWQOS(3 downto 0), MAXIGP1AWREADY => M_AXI_GP1_AWREADY, MAXIGP1AWSIZE(1 downto 0) => \^m_axi_gp1_awsize\(1 downto 0), MAXIGP1AWVALID => M_AXI_GP1_AWVALID, MAXIGP1BID(11 downto 0) => M_AXI_GP1_BID(11 downto 0), MAXIGP1BREADY => M_AXI_GP1_BREADY, MAXIGP1BRESP(1 downto 0) => M_AXI_GP1_BRESP(1 downto 0), MAXIGP1BVALID => M_AXI_GP1_BVALID, MAXIGP1RDATA(31 downto 0) => M_AXI_GP1_RDATA(31 downto 0), MAXIGP1RID(11 downto 0) => M_AXI_GP1_RID(11 downto 0), MAXIGP1RLAST => M_AXI_GP1_RLAST, MAXIGP1RREADY => M_AXI_GP1_RREADY, MAXIGP1RRESP(1 downto 0) => M_AXI_GP1_RRESP(1 downto 0), MAXIGP1RVALID => M_AXI_GP1_RVALID, MAXIGP1WDATA(31 downto 0) => M_AXI_GP1_WDATA(31 downto 0), MAXIGP1WID(11 downto 0) => M_AXI_GP1_WID(11 downto 0), MAXIGP1WLAST => M_AXI_GP1_WLAST, MAXIGP1WREADY => M_AXI_GP1_WREADY, MAXIGP1WSTRB(3 downto 0) => M_AXI_GP1_WSTRB(3 downto 0), MAXIGP1WVALID => M_AXI_GP1_WVALID, MIO(53 downto 0) => buffered_MIO(53 downto 0), PSCLK => buffered_PS_CLK, PSPORB => buffered_PS_PORB, PSSRSTB => buffered_PS_SRSTB, SAXIACPACLK => S_AXI_ACP_ACLK, SAXIACPARADDR(31 downto 0) => S_AXI_ACP_ARADDR(31 downto 0), SAXIACPARBURST(1 downto 0) => S_AXI_ACP_ARBURST(1 downto 0), SAXIACPARCACHE(3 downto 0) => S_AXI_ACP_ARCACHE(3 downto 0), SAXIACPARESETN => S_AXI_ACP_ARESETN, SAXIACPARID(2 downto 0) => S_AXI_ACP_ARID(2 downto 0), SAXIACPARLEN(3 downto 0) => S_AXI_ACP_ARLEN(3 downto 0), SAXIACPARLOCK(1 downto 0) => S_AXI_ACP_ARLOCK(1 downto 0), SAXIACPARPROT(2 downto 0) => S_AXI_ACP_ARPROT(2 downto 0), SAXIACPARQOS(3 downto 0) => S_AXI_ACP_ARQOS(3 downto 0), SAXIACPARREADY => S_AXI_ACP_ARREADY, SAXIACPARSIZE(1 downto 0) => S_AXI_ACP_ARSIZE(1 downto 0), SAXIACPARUSER(4 downto 0) => S_AXI_ACP_ARUSER(4 downto 0), SAXIACPARVALID => S_AXI_ACP_ARVALID, SAXIACPAWADDR(31 downto 0) => S_AXI_ACP_AWADDR(31 downto 0), SAXIACPAWBURST(1 downto 0) => S_AXI_ACP_AWBURST(1 downto 0), SAXIACPAWCACHE(3 downto 0) => S_AXI_ACP_AWCACHE(3 downto 0), SAXIACPAWID(2 downto 0) => S_AXI_ACP_AWID(2 downto 0), SAXIACPAWLEN(3 downto 0) => S_AXI_ACP_AWLEN(3 downto 0), SAXIACPAWLOCK(1 downto 0) => S_AXI_ACP_AWLOCK(1 downto 0), SAXIACPAWPROT(2 downto 0) => S_AXI_ACP_AWPROT(2 downto 0), SAXIACPAWQOS(3 downto 0) => S_AXI_ACP_AWQOS(3 downto 0), SAXIACPAWREADY => S_AXI_ACP_AWREADY, SAXIACPAWSIZE(1 downto 0) => S_AXI_ACP_AWSIZE(1 downto 0), SAXIACPAWUSER(4 downto 0) => S_AXI_ACP_AWUSER(4 downto 0), SAXIACPAWVALID => S_AXI_ACP_AWVALID, SAXIACPBID(2 downto 0) => S_AXI_ACP_BID(2 downto 0), SAXIACPBREADY => S_AXI_ACP_BREADY, SAXIACPBRESP(1 downto 0) => S_AXI_ACP_BRESP(1 downto 0), SAXIACPBVALID => S_AXI_ACP_BVALID, SAXIACPRDATA(63 downto 0) => S_AXI_ACP_RDATA(63 downto 0), SAXIACPRID(2 downto 0) => S_AXI_ACP_RID(2 downto 0), SAXIACPRLAST => S_AXI_ACP_RLAST, SAXIACPRREADY => S_AXI_ACP_RREADY, SAXIACPRRESP(1 downto 0) => S_AXI_ACP_RRESP(1 downto 0), SAXIACPRVALID => S_AXI_ACP_RVALID, SAXIACPWDATA(63 downto 0) => S_AXI_ACP_WDATA(63 downto 0), SAXIACPWID(2 downto 0) => S_AXI_ACP_WID(2 downto 0), SAXIACPWLAST => S_AXI_ACP_WLAST, SAXIACPWREADY => S_AXI_ACP_WREADY, SAXIACPWSTRB(7 downto 0) => S_AXI_ACP_WSTRB(7 downto 0), SAXIACPWVALID => S_AXI_ACP_WVALID, SAXIGP0ACLK => S_AXI_GP0_ACLK, SAXIGP0ARADDR(31 downto 0) => S_AXI_GP0_ARADDR(31 downto 0), SAXIGP0ARBURST(1 downto 0) => S_AXI_GP0_ARBURST(1 downto 0), SAXIGP0ARCACHE(3 downto 0) => S_AXI_GP0_ARCACHE(3 downto 0), SAXIGP0ARESETN => S_AXI_GP0_ARESETN, SAXIGP0ARID(5 downto 0) => S_AXI_GP0_ARID(5 downto 0), SAXIGP0ARLEN(3 downto 0) => S_AXI_GP0_ARLEN(3 downto 0), SAXIGP0ARLOCK(1 downto 0) => S_AXI_GP0_ARLOCK(1 downto 0), SAXIGP0ARPROT(2 downto 0) => S_AXI_GP0_ARPROT(2 downto 0), SAXIGP0ARQOS(3 downto 0) => S_AXI_GP0_ARQOS(3 downto 0), SAXIGP0ARREADY => S_AXI_GP0_ARREADY, SAXIGP0ARSIZE(1 downto 0) => S_AXI_GP0_ARSIZE(1 downto 0), SAXIGP0ARVALID => S_AXI_GP0_ARVALID, SAXIGP0AWADDR(31 downto 0) => S_AXI_GP0_AWADDR(31 downto 0), SAXIGP0AWBURST(1 downto 0) => S_AXI_GP0_AWBURST(1 downto 0), SAXIGP0AWCACHE(3 downto 0) => S_AXI_GP0_AWCACHE(3 downto 0), SAXIGP0AWID(5 downto 0) => S_AXI_GP0_AWID(5 downto 0), SAXIGP0AWLEN(3 downto 0) => S_AXI_GP0_AWLEN(3 downto 0), SAXIGP0AWLOCK(1 downto 0) => S_AXI_GP0_AWLOCK(1 downto 0), SAXIGP0AWPROT(2 downto 0) => S_AXI_GP0_AWPROT(2 downto 0), SAXIGP0AWQOS(3 downto 0) => S_AXI_GP0_AWQOS(3 downto 0), SAXIGP0AWREADY => S_AXI_GP0_AWREADY, SAXIGP0AWSIZE(1 downto 0) => S_AXI_GP0_AWSIZE(1 downto 0), SAXIGP0AWVALID => S_AXI_GP0_AWVALID, SAXIGP0BID(5 downto 0) => S_AXI_GP0_BID(5 downto 0), SAXIGP0BREADY => S_AXI_GP0_BREADY, SAXIGP0BRESP(1 downto 0) => S_AXI_GP0_BRESP(1 downto 0), SAXIGP0BVALID => S_AXI_GP0_BVALID, SAXIGP0RDATA(31 downto 0) => S_AXI_GP0_RDATA(31 downto 0), SAXIGP0RID(5 downto 0) => S_AXI_GP0_RID(5 downto 0), SAXIGP0RLAST => S_AXI_GP0_RLAST, SAXIGP0RREADY => S_AXI_GP0_RREADY, SAXIGP0RRESP(1 downto 0) => S_AXI_GP0_RRESP(1 downto 0), SAXIGP0RVALID => S_AXI_GP0_RVALID, SAXIGP0WDATA(31 downto 0) => S_AXI_GP0_WDATA(31 downto 0), SAXIGP0WID(5 downto 0) => S_AXI_GP0_WID(5 downto 0), SAXIGP0WLAST => S_AXI_GP0_WLAST, SAXIGP0WREADY => S_AXI_GP0_WREADY, SAXIGP0WSTRB(3 downto 0) => S_AXI_GP0_WSTRB(3 downto 0), SAXIGP0WVALID => S_AXI_GP0_WVALID, SAXIGP1ACLK => S_AXI_GP1_ACLK, SAXIGP1ARADDR(31 downto 0) => S_AXI_GP1_ARADDR(31 downto 0), SAXIGP1ARBURST(1 downto 0) => S_AXI_GP1_ARBURST(1 downto 0), SAXIGP1ARCACHE(3 downto 0) => S_AXI_GP1_ARCACHE(3 downto 0), SAXIGP1ARESETN => S_AXI_GP1_ARESETN, SAXIGP1ARID(5 downto 0) => S_AXI_GP1_ARID(5 downto 0), SAXIGP1ARLEN(3 downto 0) => S_AXI_GP1_ARLEN(3 downto 0), SAXIGP1ARLOCK(1 downto 0) => S_AXI_GP1_ARLOCK(1 downto 0), SAXIGP1ARPROT(2 downto 0) => S_AXI_GP1_ARPROT(2 downto 0), SAXIGP1ARQOS(3 downto 0) => S_AXI_GP1_ARQOS(3 downto 0), SAXIGP1ARREADY => S_AXI_GP1_ARREADY, SAXIGP1ARSIZE(1 downto 0) => S_AXI_GP1_ARSIZE(1 downto 0), SAXIGP1ARVALID => S_AXI_GP1_ARVALID, SAXIGP1AWADDR(31 downto 0) => S_AXI_GP1_AWADDR(31 downto 0), SAXIGP1AWBURST(1 downto 0) => S_AXI_GP1_AWBURST(1 downto 0), SAXIGP1AWCACHE(3 downto 0) => S_AXI_GP1_AWCACHE(3 downto 0), SAXIGP1AWID(5 downto 0) => S_AXI_GP1_AWID(5 downto 0), SAXIGP1AWLEN(3 downto 0) => S_AXI_GP1_AWLEN(3 downto 0), SAXIGP1AWLOCK(1 downto 0) => S_AXI_GP1_AWLOCK(1 downto 0), SAXIGP1AWPROT(2 downto 0) => S_AXI_GP1_AWPROT(2 downto 0), SAXIGP1AWQOS(3 downto 0) => S_AXI_GP1_AWQOS(3 downto 0), SAXIGP1AWREADY => S_AXI_GP1_AWREADY, SAXIGP1AWSIZE(1 downto 0) => S_AXI_GP1_AWSIZE(1 downto 0), SAXIGP1AWVALID => S_AXI_GP1_AWVALID, SAXIGP1BID(5 downto 0) => S_AXI_GP1_BID(5 downto 0), SAXIGP1BREADY => S_AXI_GP1_BREADY, SAXIGP1BRESP(1 downto 0) => S_AXI_GP1_BRESP(1 downto 0), SAXIGP1BVALID => S_AXI_GP1_BVALID, SAXIGP1RDATA(31 downto 0) => S_AXI_GP1_RDATA(31 downto 0), SAXIGP1RID(5 downto 0) => S_AXI_GP1_RID(5 downto 0), SAXIGP1RLAST => S_AXI_GP1_RLAST, SAXIGP1RREADY => S_AXI_GP1_RREADY, SAXIGP1RRESP(1 downto 0) => S_AXI_GP1_RRESP(1 downto 0), SAXIGP1RVALID => S_AXI_GP1_RVALID, SAXIGP1WDATA(31 downto 0) => S_AXI_GP1_WDATA(31 downto 0), SAXIGP1WID(5 downto 0) => S_AXI_GP1_WID(5 downto 0), SAXIGP1WLAST => S_AXI_GP1_WLAST, SAXIGP1WREADY => S_AXI_GP1_WREADY, SAXIGP1WSTRB(3 downto 0) => S_AXI_GP1_WSTRB(3 downto 0), SAXIGP1WVALID => S_AXI_GP1_WVALID, SAXIHP0ACLK => S_AXI_HP0_ACLK, SAXIHP0ARADDR(31 downto 0) => S_AXI_HP0_ARADDR(31 downto 0), SAXIHP0ARBURST(1 downto 0) => S_AXI_HP0_ARBURST(1 downto 0), SAXIHP0ARCACHE(3 downto 0) => S_AXI_HP0_ARCACHE(3 downto 0), SAXIHP0ARESETN => S_AXI_HP0_ARESETN, SAXIHP0ARID(5 downto 0) => S_AXI_HP0_ARID(5 downto 0), SAXIHP0ARLEN(3 downto 0) => S_AXI_HP0_ARLEN(3 downto 0), SAXIHP0ARLOCK(1 downto 0) => S_AXI_HP0_ARLOCK(1 downto 0), SAXIHP0ARPROT(2 downto 0) => S_AXI_HP0_ARPROT(2 downto 0), SAXIHP0ARQOS(3 downto 0) => S_AXI_HP0_ARQOS(3 downto 0), SAXIHP0ARREADY => S_AXI_HP0_ARREADY, SAXIHP0ARSIZE(1 downto 0) => S_AXI_HP0_ARSIZE(1 downto 0), SAXIHP0ARVALID => S_AXI_HP0_ARVALID, SAXIHP0AWADDR(31 downto 0) => S_AXI_HP0_AWADDR(31 downto 0), SAXIHP0AWBURST(1 downto 0) => S_AXI_HP0_AWBURST(1 downto 0), SAXIHP0AWCACHE(3 downto 0) => S_AXI_HP0_AWCACHE(3 downto 0), SAXIHP0AWID(5 downto 0) => S_AXI_HP0_AWID(5 downto 0), SAXIHP0AWLEN(3 downto 0) => S_AXI_HP0_AWLEN(3 downto 0), SAXIHP0AWLOCK(1 downto 0) => S_AXI_HP0_AWLOCK(1 downto 0), SAXIHP0AWPROT(2 downto 0) => S_AXI_HP0_AWPROT(2 downto 0), SAXIHP0AWQOS(3 downto 0) => S_AXI_HP0_AWQOS(3 downto 0), SAXIHP0AWREADY => S_AXI_HP0_AWREADY, SAXIHP0AWSIZE(1 downto 0) => S_AXI_HP0_AWSIZE(1 downto 0), SAXIHP0AWVALID => S_AXI_HP0_AWVALID, SAXIHP0BID(5 downto 0) => S_AXI_HP0_BID(5 downto 0), SAXIHP0BREADY => S_AXI_HP0_BREADY, SAXIHP0BRESP(1 downto 0) => S_AXI_HP0_BRESP(1 downto 0), SAXIHP0BVALID => S_AXI_HP0_BVALID, SAXIHP0RACOUNT(2 downto 0) => S_AXI_HP0_RACOUNT(2 downto 0), SAXIHP0RCOUNT(7 downto 0) => S_AXI_HP0_RCOUNT(7 downto 0), SAXIHP0RDATA(63 downto 0) => S_AXI_HP0_RDATA(63 downto 0), SAXIHP0RDISSUECAP1EN => S_AXI_HP0_RDISSUECAP1_EN, SAXIHP0RID(5 downto 0) => S_AXI_HP0_RID(5 downto 0), SAXIHP0RLAST => S_AXI_HP0_RLAST, SAXIHP0RREADY => S_AXI_HP0_RREADY, SAXIHP0RRESP(1 downto 0) => S_AXI_HP0_RRESP(1 downto 0), SAXIHP0RVALID => S_AXI_HP0_RVALID, SAXIHP0WACOUNT(5 downto 0) => S_AXI_HP0_WACOUNT(5 downto 0), SAXIHP0WCOUNT(7 downto 0) => S_AXI_HP0_WCOUNT(7 downto 0), SAXIHP0WDATA(63 downto 0) => S_AXI_HP0_WDATA(63 downto 0), SAXIHP0WID(5 downto 0) => S_AXI_HP0_WID(5 downto 0), SAXIHP0WLAST => S_AXI_HP0_WLAST, SAXIHP0WREADY => S_AXI_HP0_WREADY, SAXIHP0WRISSUECAP1EN => S_AXI_HP0_WRISSUECAP1_EN, SAXIHP0WSTRB(7 downto 0) => S_AXI_HP0_WSTRB(7 downto 0), SAXIHP0WVALID => S_AXI_HP0_WVALID, SAXIHP1ACLK => S_AXI_HP1_ACLK, SAXIHP1ARADDR(31 downto 0) => S_AXI_HP1_ARADDR(31 downto 0), SAXIHP1ARBURST(1 downto 0) => S_AXI_HP1_ARBURST(1 downto 0), SAXIHP1ARCACHE(3 downto 0) => S_AXI_HP1_ARCACHE(3 downto 0), SAXIHP1ARESETN => S_AXI_HP1_ARESETN, SAXIHP1ARID(5 downto 0) => S_AXI_HP1_ARID(5 downto 0), SAXIHP1ARLEN(3 downto 0) => S_AXI_HP1_ARLEN(3 downto 0), SAXIHP1ARLOCK(1 downto 0) => S_AXI_HP1_ARLOCK(1 downto 0), SAXIHP1ARPROT(2 downto 0) => S_AXI_HP1_ARPROT(2 downto 0), SAXIHP1ARQOS(3 downto 0) => S_AXI_HP1_ARQOS(3 downto 0), SAXIHP1ARREADY => S_AXI_HP1_ARREADY, SAXIHP1ARSIZE(1 downto 0) => S_AXI_HP1_ARSIZE(1 downto 0), SAXIHP1ARVALID => S_AXI_HP1_ARVALID, SAXIHP1AWADDR(31 downto 0) => S_AXI_HP1_AWADDR(31 downto 0), SAXIHP1AWBURST(1 downto 0) => S_AXI_HP1_AWBURST(1 downto 0), SAXIHP1AWCACHE(3 downto 0) => S_AXI_HP1_AWCACHE(3 downto 0), SAXIHP1AWID(5 downto 0) => S_AXI_HP1_AWID(5 downto 0), SAXIHP1AWLEN(3 downto 0) => S_AXI_HP1_AWLEN(3 downto 0), SAXIHP1AWLOCK(1 downto 0) => S_AXI_HP1_AWLOCK(1 downto 0), SAXIHP1AWPROT(2 downto 0) => S_AXI_HP1_AWPROT(2 downto 0), SAXIHP1AWQOS(3 downto 0) => S_AXI_HP1_AWQOS(3 downto 0), SAXIHP1AWREADY => S_AXI_HP1_AWREADY, SAXIHP1AWSIZE(1 downto 0) => S_AXI_HP1_AWSIZE(1 downto 0), SAXIHP1AWVALID => S_AXI_HP1_AWVALID, SAXIHP1BID(5 downto 0) => S_AXI_HP1_BID(5 downto 0), SAXIHP1BREADY => S_AXI_HP1_BREADY, SAXIHP1BRESP(1 downto 0) => S_AXI_HP1_BRESP(1 downto 0), SAXIHP1BVALID => S_AXI_HP1_BVALID, SAXIHP1RACOUNT(2 downto 0) => S_AXI_HP1_RACOUNT(2 downto 0), SAXIHP1RCOUNT(7 downto 0) => S_AXI_HP1_RCOUNT(7 downto 0), SAXIHP1RDATA(63 downto 0) => S_AXI_HP1_RDATA(63 downto 0), SAXIHP1RDISSUECAP1EN => S_AXI_HP1_RDISSUECAP1_EN, SAXIHP1RID(5 downto 0) => S_AXI_HP1_RID(5 downto 0), SAXIHP1RLAST => S_AXI_HP1_RLAST, SAXIHP1RREADY => S_AXI_HP1_RREADY, SAXIHP1RRESP(1 downto 0) => S_AXI_HP1_RRESP(1 downto 0), SAXIHP1RVALID => S_AXI_HP1_RVALID, SAXIHP1WACOUNT(5 downto 0) => S_AXI_HP1_WACOUNT(5 downto 0), SAXIHP1WCOUNT(7 downto 0) => S_AXI_HP1_WCOUNT(7 downto 0), SAXIHP1WDATA(63 downto 0) => S_AXI_HP1_WDATA(63 downto 0), SAXIHP1WID(5 downto 0) => S_AXI_HP1_WID(5 downto 0), SAXIHP1WLAST => S_AXI_HP1_WLAST, SAXIHP1WREADY => S_AXI_HP1_WREADY, SAXIHP1WRISSUECAP1EN => S_AXI_HP1_WRISSUECAP1_EN, SAXIHP1WSTRB(7 downto 0) => S_AXI_HP1_WSTRB(7 downto 0), SAXIHP1WVALID => S_AXI_HP1_WVALID, SAXIHP2ACLK => S_AXI_HP2_ACLK, SAXIHP2ARADDR(31 downto 0) => S_AXI_HP2_ARADDR(31 downto 0), SAXIHP2ARBURST(1 downto 0) => S_AXI_HP2_ARBURST(1 downto 0), SAXIHP2ARCACHE(3 downto 0) => S_AXI_HP2_ARCACHE(3 downto 0), SAXIHP2ARESETN => S_AXI_HP2_ARESETN, SAXIHP2ARID(5 downto 0) => S_AXI_HP2_ARID(5 downto 0), SAXIHP2ARLEN(3 downto 0) => S_AXI_HP2_ARLEN(3 downto 0), SAXIHP2ARLOCK(1 downto 0) => S_AXI_HP2_ARLOCK(1 downto 0), SAXIHP2ARPROT(2 downto 0) => S_AXI_HP2_ARPROT(2 downto 0), SAXIHP2ARQOS(3 downto 0) => S_AXI_HP2_ARQOS(3 downto 0), SAXIHP2ARREADY => S_AXI_HP2_ARREADY, SAXIHP2ARSIZE(1 downto 0) => S_AXI_HP2_ARSIZE(1 downto 0), SAXIHP2ARVALID => S_AXI_HP2_ARVALID, SAXIHP2AWADDR(31 downto 0) => S_AXI_HP2_AWADDR(31 downto 0), SAXIHP2AWBURST(1 downto 0) => S_AXI_HP2_AWBURST(1 downto 0), SAXIHP2AWCACHE(3 downto 0) => S_AXI_HP2_AWCACHE(3 downto 0), SAXIHP2AWID(5 downto 0) => S_AXI_HP2_AWID(5 downto 0), SAXIHP2AWLEN(3 downto 0) => S_AXI_HP2_AWLEN(3 downto 0), SAXIHP2AWLOCK(1 downto 0) => S_AXI_HP2_AWLOCK(1 downto 0), SAXIHP2AWPROT(2 downto 0) => S_AXI_HP2_AWPROT(2 downto 0), SAXIHP2AWQOS(3 downto 0) => S_AXI_HP2_AWQOS(3 downto 0), SAXIHP2AWREADY => S_AXI_HP2_AWREADY, SAXIHP2AWSIZE(1 downto 0) => S_AXI_HP2_AWSIZE(1 downto 0), SAXIHP2AWVALID => S_AXI_HP2_AWVALID, SAXIHP2BID(5 downto 0) => S_AXI_HP2_BID(5 downto 0), SAXIHP2BREADY => S_AXI_HP2_BREADY, SAXIHP2BRESP(1 downto 0) => S_AXI_HP2_BRESP(1 downto 0), SAXIHP2BVALID => S_AXI_HP2_BVALID, SAXIHP2RACOUNT(2 downto 0) => S_AXI_HP2_RACOUNT(2 downto 0), SAXIHP2RCOUNT(7 downto 0) => S_AXI_HP2_RCOUNT(7 downto 0), SAXIHP2RDATA(63 downto 0) => S_AXI_HP2_RDATA(63 downto 0), SAXIHP2RDISSUECAP1EN => S_AXI_HP2_RDISSUECAP1_EN, SAXIHP2RID(5 downto 0) => S_AXI_HP2_RID(5 downto 0), SAXIHP2RLAST => S_AXI_HP2_RLAST, SAXIHP2RREADY => S_AXI_HP2_RREADY, SAXIHP2RRESP(1 downto 0) => S_AXI_HP2_RRESP(1 downto 0), SAXIHP2RVALID => S_AXI_HP2_RVALID, SAXIHP2WACOUNT(5 downto 0) => S_AXI_HP2_WACOUNT(5 downto 0), SAXIHP2WCOUNT(7 downto 0) => S_AXI_HP2_WCOUNT(7 downto 0), SAXIHP2WDATA(63 downto 0) => S_AXI_HP2_WDATA(63 downto 0), SAXIHP2WID(5 downto 0) => S_AXI_HP2_WID(5 downto 0), SAXIHP2WLAST => S_AXI_HP2_WLAST, SAXIHP2WREADY => S_AXI_HP2_WREADY, SAXIHP2WRISSUECAP1EN => S_AXI_HP2_WRISSUECAP1_EN, SAXIHP2WSTRB(7 downto 0) => S_AXI_HP2_WSTRB(7 downto 0), SAXIHP2WVALID => S_AXI_HP2_WVALID, SAXIHP3ACLK => S_AXI_HP3_ACLK, SAXIHP3ARADDR(31 downto 0) => S_AXI_HP3_ARADDR(31 downto 0), SAXIHP3ARBURST(1 downto 0) => S_AXI_HP3_ARBURST(1 downto 0), SAXIHP3ARCACHE(3 downto 0) => S_AXI_HP3_ARCACHE(3 downto 0), SAXIHP3ARESETN => S_AXI_HP3_ARESETN, SAXIHP3ARID(5 downto 0) => S_AXI_HP3_ARID(5 downto 0), SAXIHP3ARLEN(3 downto 0) => S_AXI_HP3_ARLEN(3 downto 0), SAXIHP3ARLOCK(1 downto 0) => S_AXI_HP3_ARLOCK(1 downto 0), SAXIHP3ARPROT(2 downto 0) => S_AXI_HP3_ARPROT(2 downto 0), SAXIHP3ARQOS(3 downto 0) => S_AXI_HP3_ARQOS(3 downto 0), SAXIHP3ARREADY => S_AXI_HP3_ARREADY, SAXIHP3ARSIZE(1 downto 0) => S_AXI_HP3_ARSIZE(1 downto 0), SAXIHP3ARVALID => S_AXI_HP3_ARVALID, SAXIHP3AWADDR(31 downto 0) => S_AXI_HP3_AWADDR(31 downto 0), SAXIHP3AWBURST(1 downto 0) => S_AXI_HP3_AWBURST(1 downto 0), SAXIHP3AWCACHE(3 downto 0) => S_AXI_HP3_AWCACHE(3 downto 0), SAXIHP3AWID(5 downto 0) => S_AXI_HP3_AWID(5 downto 0), SAXIHP3AWLEN(3 downto 0) => S_AXI_HP3_AWLEN(3 downto 0), SAXIHP3AWLOCK(1 downto 0) => S_AXI_HP3_AWLOCK(1 downto 0), SAXIHP3AWPROT(2 downto 0) => S_AXI_HP3_AWPROT(2 downto 0), SAXIHP3AWQOS(3 downto 0) => S_AXI_HP3_AWQOS(3 downto 0), SAXIHP3AWREADY => S_AXI_HP3_AWREADY, SAXIHP3AWSIZE(1 downto 0) => S_AXI_HP3_AWSIZE(1 downto 0), SAXIHP3AWVALID => S_AXI_HP3_AWVALID, SAXIHP3BID(5 downto 0) => S_AXI_HP3_BID(5 downto 0), SAXIHP3BREADY => S_AXI_HP3_BREADY, SAXIHP3BRESP(1 downto 0) => S_AXI_HP3_BRESP(1 downto 0), SAXIHP3BVALID => S_AXI_HP3_BVALID, SAXIHP3RACOUNT(2 downto 0) => S_AXI_HP3_RACOUNT(2 downto 0), SAXIHP3RCOUNT(7 downto 0) => S_AXI_HP3_RCOUNT(7 downto 0), SAXIHP3RDATA(63 downto 0) => S_AXI_HP3_RDATA(63 downto 0), SAXIHP3RDISSUECAP1EN => S_AXI_HP3_RDISSUECAP1_EN, SAXIHP3RID(5 downto 0) => S_AXI_HP3_RID(5 downto 0), SAXIHP3RLAST => S_AXI_HP3_RLAST, SAXIHP3RREADY => S_AXI_HP3_RREADY, SAXIHP3RRESP(1 downto 0) => S_AXI_HP3_RRESP(1 downto 0), SAXIHP3RVALID => S_AXI_HP3_RVALID, SAXIHP3WACOUNT(5 downto 0) => S_AXI_HP3_WACOUNT(5 downto 0), SAXIHP3WCOUNT(7 downto 0) => S_AXI_HP3_WCOUNT(7 downto 0), SAXIHP3WDATA(63 downto 0) => S_AXI_HP3_WDATA(63 downto 0), SAXIHP3WID(5 downto 0) => S_AXI_HP3_WID(5 downto 0), SAXIHP3WLAST => S_AXI_HP3_WLAST, SAXIHP3WREADY => S_AXI_HP3_WREADY, SAXIHP3WRISSUECAP1EN => S_AXI_HP3_WRISSUECAP1_EN, SAXIHP3WSTRB(7 downto 0) => S_AXI_HP3_WSTRB(7 downto 0), SAXIHP3WVALID => S_AXI_HP3_WVALID ); PS_CLK_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_PS_CLK, PAD => PS_CLK ); PS_PORB_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_PS_PORB, PAD => PS_PORB ); PS_SRSTB_BIBUF: unisim.vcomponents.BIBUF port map ( IO => buffered_PS_SRSTB, PAD => PS_SRSTB ); SDIO0_CMD_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO0_CMD_T_n, O => SDIO0_CMD_T ); \SDIO0_DATA_T[0]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO0_DATA_T_n(0), O => SDIO0_DATA_T(0) ); \SDIO0_DATA_T[1]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO0_DATA_T_n(1), O => SDIO0_DATA_T(1) ); \SDIO0_DATA_T[2]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO0_DATA_T_n(2), O => SDIO0_DATA_T(2) ); \SDIO0_DATA_T[3]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO0_DATA_T_n(3), O => SDIO0_DATA_T(3) ); SDIO1_CMD_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO1_CMD_T_n, O => SDIO1_CMD_T ); \SDIO1_DATA_T[0]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO1_DATA_T_n(0), O => SDIO1_DATA_T(0) ); \SDIO1_DATA_T[1]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO1_DATA_T_n(1), O => SDIO1_DATA_T(1) ); \SDIO1_DATA_T[2]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO1_DATA_T_n(2), O => SDIO1_DATA_T(2) ); \SDIO1_DATA_T[3]_INST_0\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SDIO1_DATA_T_n(3), O => SDIO1_DATA_T(3) ); SPI0_MISO_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI0_MISO_T_n, O => SPI0_MISO_T ); SPI0_MOSI_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI0_MOSI_T_n, O => SPI0_MOSI_T ); SPI0_SCLK_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI0_SCLK_T_n, O => SPI0_SCLK_T ); SPI0_SS_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI0_SS_T_n, O => SPI0_SS_T ); SPI1_MISO_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI1_MISO_T_n, O => SPI1_MISO_T ); SPI1_MOSI_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI1_MOSI_T_n, O => SPI1_MOSI_T ); SPI1_SCLK_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI1_SCLK_T_n, O => SPI1_SCLK_T ); SPI1_SS_T_INST_0: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => SPI1_SS_T_n, O => SPI1_SS_T ); VCC: unisim.vcomponents.VCC port map ( P => \<const1>\ ); \buffer_fclk_clk_0.FCLK_CLK_0_BUFG\: unisim.vcomponents.BUFG port map ( I => FCLK_CLK_unbuffered(0), O => FCLK_CLK0 ); \genblk13[0].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(0), PAD => MIO(0) ); \genblk13[10].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(10), PAD => MIO(10) ); \genblk13[11].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(11), PAD => MIO(11) ); \genblk13[12].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(12), PAD => MIO(12) ); \genblk13[13].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(13), PAD => MIO(13) ); \genblk13[14].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(14), PAD => MIO(14) ); \genblk13[15].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(15), PAD => MIO(15) ); \genblk13[16].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(16), PAD => MIO(16) ); \genblk13[17].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(17), PAD => MIO(17) ); \genblk13[18].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(18), PAD => MIO(18) ); \genblk13[19].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(19), PAD => MIO(19) ); \genblk13[1].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(1), PAD => MIO(1) ); \genblk13[20].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(20), PAD => MIO(20) ); \genblk13[21].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(21), PAD => MIO(21) ); \genblk13[22].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(22), PAD => MIO(22) ); \genblk13[23].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(23), PAD => MIO(23) ); \genblk13[24].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(24), PAD => MIO(24) ); \genblk13[25].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(25), PAD => MIO(25) ); \genblk13[26].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(26), PAD => MIO(26) ); \genblk13[27].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(27), PAD => MIO(27) ); \genblk13[28].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(28), PAD => MIO(28) ); \genblk13[29].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(29), PAD => MIO(29) ); \genblk13[2].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(2), PAD => MIO(2) ); \genblk13[30].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(30), PAD => MIO(30) ); \genblk13[31].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(31), PAD => MIO(31) ); \genblk13[32].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(32), PAD => MIO(32) ); \genblk13[33].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(33), PAD => MIO(33) ); \genblk13[34].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(34), PAD => MIO(34) ); \genblk13[35].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(35), PAD => MIO(35) ); \genblk13[36].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(36), PAD => MIO(36) ); \genblk13[37].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(37), PAD => MIO(37) ); \genblk13[38].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(38), PAD => MIO(38) ); \genblk13[39].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(39), PAD => MIO(39) ); \genblk13[3].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(3), PAD => MIO(3) ); \genblk13[40].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(40), PAD => MIO(40) ); \genblk13[41].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(41), PAD => MIO(41) ); \genblk13[42].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(42), PAD => MIO(42) ); \genblk13[43].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(43), PAD => MIO(43) ); \genblk13[44].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(44), PAD => MIO(44) ); \genblk13[45].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(45), PAD => MIO(45) ); \genblk13[46].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(46), PAD => MIO(46) ); \genblk13[47].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(47), PAD => MIO(47) ); \genblk13[48].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(48), PAD => MIO(48) ); \genblk13[49].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(49), PAD => MIO(49) ); \genblk13[4].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(4), PAD => MIO(4) ); \genblk13[50].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(50), PAD => MIO(50) ); \genblk13[51].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(51), PAD => MIO(51) ); \genblk13[52].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(52), PAD => MIO(52) ); \genblk13[53].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(53), PAD => MIO(53) ); \genblk13[5].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(5), PAD => MIO(5) ); \genblk13[6].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(6), PAD => MIO(6) ); \genblk13[7].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(7), PAD => MIO(7) ); \genblk13[8].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(8), PAD => MIO(8) ); \genblk13[9].MIO_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_MIO(9), PAD => MIO(9) ); \genblk14[0].DDR_BankAddr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_BankAddr(0), PAD => DDR_BankAddr(0) ); \genblk14[1].DDR_BankAddr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_BankAddr(1), PAD => DDR_BankAddr(1) ); \genblk14[2].DDR_BankAddr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_BankAddr(2), PAD => DDR_BankAddr(2) ); \genblk15[0].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(0), PAD => DDR_Addr(0) ); \genblk15[10].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(10), PAD => DDR_Addr(10) ); \genblk15[11].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(11), PAD => DDR_Addr(11) ); \genblk15[12].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(12), PAD => DDR_Addr(12) ); \genblk15[13].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(13), PAD => DDR_Addr(13) ); \genblk15[14].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(14), PAD => DDR_Addr(14) ); \genblk15[1].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(1), PAD => DDR_Addr(1) ); \genblk15[2].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(2), PAD => DDR_Addr(2) ); \genblk15[3].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(3), PAD => DDR_Addr(3) ); \genblk15[4].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(4), PAD => DDR_Addr(4) ); \genblk15[5].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(5), PAD => DDR_Addr(5) ); \genblk15[6].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(6), PAD => DDR_Addr(6) ); \genblk15[7].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(7), PAD => DDR_Addr(7) ); \genblk15[8].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(8), PAD => DDR_Addr(8) ); \genblk15[9].DDR_Addr_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_Addr(9), PAD => DDR_Addr(9) ); \genblk16[0].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DM(0), PAD => DDR_DM(0) ); \genblk16[1].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DM(1), PAD => DDR_DM(1) ); \genblk16[2].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DM(2), PAD => DDR_DM(2) ); \genblk16[3].DDR_DM_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DM(3), PAD => DDR_DM(3) ); \genblk17[0].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(0), PAD => DDR_DQ(0) ); \genblk17[10].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(10), PAD => DDR_DQ(10) ); \genblk17[11].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(11), PAD => DDR_DQ(11) ); \genblk17[12].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(12), PAD => DDR_DQ(12) ); \genblk17[13].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(13), PAD => DDR_DQ(13) ); \genblk17[14].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(14), PAD => DDR_DQ(14) ); \genblk17[15].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(15), PAD => DDR_DQ(15) ); \genblk17[16].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(16), PAD => DDR_DQ(16) ); \genblk17[17].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(17), PAD => DDR_DQ(17) ); \genblk17[18].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(18), PAD => DDR_DQ(18) ); \genblk17[19].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(19), PAD => DDR_DQ(19) ); \genblk17[1].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(1), PAD => DDR_DQ(1) ); \genblk17[20].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(20), PAD => DDR_DQ(20) ); \genblk17[21].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(21), PAD => DDR_DQ(21) ); \genblk17[22].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(22), PAD => DDR_DQ(22) ); \genblk17[23].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(23), PAD => DDR_DQ(23) ); \genblk17[24].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(24), PAD => DDR_DQ(24) ); \genblk17[25].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(25), PAD => DDR_DQ(25) ); \genblk17[26].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(26), PAD => DDR_DQ(26) ); \genblk17[27].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(27), PAD => DDR_DQ(27) ); \genblk17[28].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(28), PAD => DDR_DQ(28) ); \genblk17[29].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(29), PAD => DDR_DQ(29) ); \genblk17[2].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(2), PAD => DDR_DQ(2) ); \genblk17[30].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(30), PAD => DDR_DQ(30) ); \genblk17[31].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(31), PAD => DDR_DQ(31) ); \genblk17[3].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(3), PAD => DDR_DQ(3) ); \genblk17[4].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(4), PAD => DDR_DQ(4) ); \genblk17[5].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(5), PAD => DDR_DQ(5) ); \genblk17[6].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(6), PAD => DDR_DQ(6) ); \genblk17[7].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(7), PAD => DDR_DQ(7) ); \genblk17[8].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(8), PAD => DDR_DQ(8) ); \genblk17[9].DDR_DQ_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQ(9), PAD => DDR_DQ(9) ); \genblk18[0].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS_n(0), PAD => DDR_DQS_n(0) ); \genblk18[1].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS_n(1), PAD => DDR_DQS_n(1) ); \genblk18[2].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS_n(2), PAD => DDR_DQS_n(2) ); \genblk18[3].DDR_DQS_n_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS_n(3), PAD => DDR_DQS_n(3) ); \genblk19[0].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS(0), PAD => DDR_DQS(0) ); \genblk19[1].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS(1), PAD => DDR_DQS(1) ); \genblk19[2].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS(2), PAD => DDR_DQS(2) ); \genblk19[3].DDR_DQS_BIBUF\: unisim.vcomponents.BIBUF port map ( IO => buffered_DDR_DQS(3), PAD => DDR_DQS(3) ); i_0: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[0]\ ); i_1: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[0]\(1) ); i_10: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[7]\(1) ); i_11: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[7]\(0) ); i_12: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[6]\(1) ); i_13: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[6]\(0) ); i_14: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[5]\(1) ); i_15: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[5]\(0) ); i_16: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[4]\(1) ); i_17: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[4]\(0) ); i_18: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[3]\(1) ); i_19: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[3]\(0) ); i_2: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[0]\(0) ); i_20: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[2]\(1) ); i_21: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[2]\(0) ); i_22: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[1]\(1) ); i_23: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_DATA_PIPE[1]\(0) ); i_3: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[7]\ ); i_4: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[6]\ ); i_5: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[5]\ ); i_6: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[4]\ ); i_7: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[3]\ ); i_8: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[2]\ ); i_9: unisim.vcomponents.LUT1 generic map( INIT => X"2" ) port map ( I0 => '0', O => \TRACE_CTL_PIPE[1]\ ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity design_1_processing_system7_0_2 is port ( USB0_PORT_INDCTL : out STD_LOGIC_VECTOR ( 1 downto 0 ); USB0_VBUS_PWRSELECT : out STD_LOGIC; USB0_VBUS_PWRFAULT : in STD_LOGIC; M_AXI_GP0_ARVALID : out STD_LOGIC; M_AXI_GP0_AWVALID : out STD_LOGIC; M_AXI_GP0_BREADY : out STD_LOGIC; M_AXI_GP0_RREADY : out STD_LOGIC; M_AXI_GP0_WLAST : out STD_LOGIC; M_AXI_GP0_WVALID : out STD_LOGIC; M_AXI_GP0_ARID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_AWID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_WID : out STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 ); M_AXI_GP0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); M_AXI_GP0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 ); M_AXI_GP0_ACLK : in STD_LOGIC; M_AXI_GP0_ARREADY : in STD_LOGIC; M_AXI_GP0_AWREADY : in STD_LOGIC; M_AXI_GP0_BVALID : in STD_LOGIC; M_AXI_GP0_RLAST : in STD_LOGIC; M_AXI_GP0_RVALID : in STD_LOGIC; M_AXI_GP0_WREADY : in STD_LOGIC; M_AXI_GP0_BID : in STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_RID : in STD_LOGIC_VECTOR ( 11 downto 0 ); M_AXI_GP0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 ); M_AXI_GP0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); IRQ_F2P : in STD_LOGIC_VECTOR ( 0 to 0 ); FCLK_CLK0 : out STD_LOGIC; FCLK_RESET0_N : out STD_LOGIC; MIO : inout STD_LOGIC_VECTOR ( 53 downto 0 ); DDR_CAS_n : inout STD_LOGIC; DDR_CKE : inout STD_LOGIC; DDR_Clk_n : inout STD_LOGIC; DDR_Clk : inout STD_LOGIC; DDR_CS_n : inout STD_LOGIC; DDR_DRSTB : inout STD_LOGIC; DDR_ODT : inout STD_LOGIC; DDR_RAS_n : inout STD_LOGIC; DDR_WEB : inout STD_LOGIC; DDR_BankAddr : inout STD_LOGIC_VECTOR ( 2 downto 0 ); DDR_Addr : inout STD_LOGIC_VECTOR ( 14 downto 0 ); DDR_VRN : inout STD_LOGIC; DDR_VRP : inout STD_LOGIC; DDR_DM : inout STD_LOGIC_VECTOR ( 3 downto 0 ); DDR_DQ : inout STD_LOGIC_VECTOR ( 31 downto 0 ); DDR_DQS_n : inout STD_LOGIC_VECTOR ( 3 downto 0 ); DDR_DQS : inout STD_LOGIC_VECTOR ( 3 downto 0 ); PS_SRSTB : inout STD_LOGIC; PS_CLK : inout STD_LOGIC; PS_PORB : inout STD_LOGIC ); attribute NotValidForBitStream : boolean; attribute NotValidForBitStream of design_1_processing_system7_0_2 : entity is true; attribute CHECK_LICENSE_TYPE : string; attribute CHECK_LICENSE_TYPE of design_1_processing_system7_0_2 : entity is "design_1_processing_system7_0_2,processing_system7_v5_5_processing_system7,{}"; attribute DowngradeIPIdentifiedWarnings : string; attribute DowngradeIPIdentifiedWarnings of design_1_processing_system7_0_2 : entity is "yes"; attribute X_CORE_INFO : string; attribute X_CORE_INFO of design_1_processing_system7_0_2 : entity is "processing_system7_v5_5_processing_system7,Vivado 2018.2"; end design_1_processing_system7_0_2; architecture STRUCTURE of design_1_processing_system7_0_2 is signal NLW_inst_CAN0_PHY_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_CAN1_PHY_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA0_DAVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA0_DRREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA0_RSTN_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA1_DAVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA1_DRREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA1_RSTN_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA2_DAVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA2_DRREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA2_RSTN_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA3_DAVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA3_DRREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA3_RSTN_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_MDIO_MDC_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_MDIO_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_MDIO_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_SOF_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET0_SOF_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_MDIO_MDC_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_MDIO_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_MDIO_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_SOF_RX_UNCONNECTED : STD_LOGIC; signal NLW_inst_ENET1_SOF_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_EVENT_EVENTO_UNCONNECTED : STD_LOGIC; signal NLW_inst_FCLK_CLK1_UNCONNECTED : STD_LOGIC; signal NLW_inst_FCLK_CLK2_UNCONNECTED : STD_LOGIC; signal NLW_inst_FCLK_CLK3_UNCONNECTED : STD_LOGIC; signal NLW_inst_FCLK_RESET1_N_UNCONNECTED : STD_LOGIC; signal NLW_inst_FCLK_RESET2_N_UNCONNECTED : STD_LOGIC; signal NLW_inst_FCLK_RESET3_N_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED : STD_LOGIC; signal NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C0_SCL_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C0_SCL_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C0_SDA_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C0_SDA_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C1_SCL_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C1_SCL_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C1_SDA_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_I2C1_SDA_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_CAN0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_CAN1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_CTI_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_ENET0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_ENET1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_GPIO_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_I2C0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_I2C1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_QSPI_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_SMC_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_SPI0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_SPI1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_UART0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_UART1_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_USB0_UNCONNECTED : STD_LOGIC; signal NLW_inst_IRQ_P2F_USB1_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_PJTAG_TDO_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO0_BUSPOW_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO0_CLK_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO0_CMD_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO0_CMD_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO0_LED_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO1_BUSPOW_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO1_CLK_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO1_CMD_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO1_CMD_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SDIO1_LED_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_MISO_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_MISO_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_MOSI_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_MOSI_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_SCLK_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_SCLK_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_SS1_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_SS2_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_SS_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI0_SS_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_MISO_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_MISO_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_MOSI_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_MOSI_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_SCLK_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_SCLK_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_SS1_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_SS2_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_SS_O_UNCONNECTED : STD_LOGIC; signal NLW_inst_SPI1_SS_T_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED : STD_LOGIC; signal NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED : STD_LOGIC; signal NLW_inst_TRACE_CLK_OUT_UNCONNECTED : STD_LOGIC; signal NLW_inst_TRACE_CTL_UNCONNECTED : STD_LOGIC; signal NLW_inst_TTC0_WAVE0_OUT_UNCONNECTED : STD_LOGIC; signal NLW_inst_TTC0_WAVE1_OUT_UNCONNECTED : STD_LOGIC; signal NLW_inst_TTC0_WAVE2_OUT_UNCONNECTED : STD_LOGIC; signal NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED : STD_LOGIC; signal NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED : STD_LOGIC; signal NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED : STD_LOGIC; signal NLW_inst_UART0_DTRN_UNCONNECTED : STD_LOGIC; signal NLW_inst_UART0_RTSN_UNCONNECTED : STD_LOGIC; signal NLW_inst_UART0_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_UART1_DTRN_UNCONNECTED : STD_LOGIC; signal NLW_inst_UART1_RTSN_UNCONNECTED : STD_LOGIC; signal NLW_inst_UART1_TX_UNCONNECTED : STD_LOGIC; signal NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED : STD_LOGIC; signal NLW_inst_WDT_RST_OUT_UNCONNECTED : STD_LOGIC; signal NLW_inst_DMA0_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_DMA1_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_DMA2_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_DMA3_DATYPE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_ENET0_GMII_TXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_ENET1_GMII_TXD_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_EVENT_STANDBYWFE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_EVENT_STANDBYWFI_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 ); signal NLW_inst_GPIO_O_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_inst_GPIO_T_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 ); signal NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_M_AXI_GP1_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 ); signal NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 ); signal NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_M_AXI_GP1_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 ); signal NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 ); signal NLW_inst_M_AXI_GP1_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 ); signal NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_SDIO0_BUSVOLT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_SDIO0_DATA_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_SDIO0_DATA_T_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_SDIO1_BUSVOLT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_SDIO1_DATA_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_SDIO1_DATA_T_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_S_AXI_ACP_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_inst_S_AXI_ACP_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_GP0_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 ); signal NLW_inst_S_AXI_GP0_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_GP1_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 ); signal NLW_inst_S_AXI_GP1_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP0_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_inst_S_AXI_HP0_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_S_AXI_HP1_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_inst_S_AXI_HP1_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_S_AXI_HP2_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_inst_S_AXI_HP2_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_S_AXI_HP3_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 ); signal NLW_inst_S_AXI_HP3_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 ); signal NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_TRACE_DATA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_USB1_PORT_INDCTL_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute C_DM_WIDTH : integer; attribute C_DM_WIDTH of inst : label is 4; attribute C_DQS_WIDTH : integer; attribute C_DQS_WIDTH of inst : label is 4; attribute C_DQ_WIDTH : integer; attribute C_DQ_WIDTH of inst : label is 32; attribute C_EMIO_GPIO_WIDTH : integer; attribute C_EMIO_GPIO_WIDTH of inst : label is 64; attribute C_EN_EMIO_ENET0 : integer; attribute C_EN_EMIO_ENET0 of inst : label is 0; attribute C_EN_EMIO_ENET1 : integer; attribute C_EN_EMIO_ENET1 of inst : label is 0; attribute C_EN_EMIO_PJTAG : integer; attribute C_EN_EMIO_PJTAG of inst : label is 0; attribute C_EN_EMIO_TRACE : integer; attribute C_EN_EMIO_TRACE of inst : label is 0; attribute C_FCLK_CLK0_BUF : string; attribute C_FCLK_CLK0_BUF of inst : label is "TRUE"; attribute C_FCLK_CLK1_BUF : string; attribute C_FCLK_CLK1_BUF of inst : label is "FALSE"; attribute C_FCLK_CLK2_BUF : string; attribute C_FCLK_CLK2_BUF of inst : label is "FALSE"; attribute C_FCLK_CLK3_BUF : string; attribute C_FCLK_CLK3_BUF of inst : label is "FALSE"; attribute C_GP0_EN_MODIFIABLE_TXN : integer; attribute C_GP0_EN_MODIFIABLE_TXN of inst : label is 1; attribute C_GP1_EN_MODIFIABLE_TXN : integer; attribute C_GP1_EN_MODIFIABLE_TXN of inst : label is 1; attribute C_INCLUDE_ACP_TRANS_CHECK : integer; attribute C_INCLUDE_ACP_TRANS_CHECK of inst : label is 0; attribute C_INCLUDE_TRACE_BUFFER : integer; attribute C_INCLUDE_TRACE_BUFFER of inst : label is 0; attribute C_IRQ_F2P_MODE : string; attribute C_IRQ_F2P_MODE of inst : label is "DIRECT"; attribute C_MIO_PRIMITIVE : integer; attribute C_MIO_PRIMITIVE of inst : label is 54; attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP : integer; attribute C_M_AXI_GP0_ENABLE_STATIC_REMAP of inst : label is 0; attribute C_M_AXI_GP0_ID_WIDTH : integer; attribute C_M_AXI_GP0_ID_WIDTH of inst : label is 12; attribute C_M_AXI_GP0_THREAD_ID_WIDTH : integer; attribute C_M_AXI_GP0_THREAD_ID_WIDTH of inst : label is 12; attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP : integer; attribute C_M_AXI_GP1_ENABLE_STATIC_REMAP of inst : label is 0; attribute C_M_AXI_GP1_ID_WIDTH : integer; attribute C_M_AXI_GP1_ID_WIDTH of inst : label is 12; attribute C_M_AXI_GP1_THREAD_ID_WIDTH : integer; attribute C_M_AXI_GP1_THREAD_ID_WIDTH of inst : label is 12; attribute C_NUM_F2P_INTR_INPUTS : integer; attribute C_NUM_F2P_INTR_INPUTS of inst : label is 1; attribute C_PACKAGE_NAME : string; attribute C_PACKAGE_NAME of inst : label is "clg400"; attribute C_PS7_SI_REV : string; attribute C_PS7_SI_REV of inst : label is "PRODUCTION"; attribute C_S_AXI_ACP_ARUSER_VAL : integer; attribute C_S_AXI_ACP_ARUSER_VAL of inst : label is 31; attribute C_S_AXI_ACP_AWUSER_VAL : integer; attribute C_S_AXI_ACP_AWUSER_VAL of inst : label is 31; attribute C_S_AXI_ACP_ID_WIDTH : integer; attribute C_S_AXI_ACP_ID_WIDTH of inst : label is 3; attribute C_S_AXI_GP0_ID_WIDTH : integer; attribute C_S_AXI_GP0_ID_WIDTH of inst : label is 6; attribute C_S_AXI_GP1_ID_WIDTH : integer; attribute C_S_AXI_GP1_ID_WIDTH of inst : label is 6; attribute C_S_AXI_HP0_DATA_WIDTH : integer; attribute C_S_AXI_HP0_DATA_WIDTH of inst : label is 64; attribute C_S_AXI_HP0_ID_WIDTH : integer; attribute C_S_AXI_HP0_ID_WIDTH of inst : label is 6; attribute C_S_AXI_HP1_DATA_WIDTH : integer; attribute C_S_AXI_HP1_DATA_WIDTH of inst : label is 64; attribute C_S_AXI_HP1_ID_WIDTH : integer; attribute C_S_AXI_HP1_ID_WIDTH of inst : label is 6; attribute C_S_AXI_HP2_DATA_WIDTH : integer; attribute C_S_AXI_HP2_DATA_WIDTH of inst : label is 64; attribute C_S_AXI_HP2_ID_WIDTH : integer; attribute C_S_AXI_HP2_ID_WIDTH of inst : label is 6; attribute C_S_AXI_HP3_DATA_WIDTH : integer; attribute C_S_AXI_HP3_DATA_WIDTH of inst : label is 64; attribute C_S_AXI_HP3_ID_WIDTH : integer; attribute C_S_AXI_HP3_ID_WIDTH of inst : label is 6; attribute C_TRACE_BUFFER_CLOCK_DELAY : integer; attribute C_TRACE_BUFFER_CLOCK_DELAY of inst : label is 12; attribute C_TRACE_BUFFER_FIFO_SIZE : integer; attribute C_TRACE_BUFFER_FIFO_SIZE of inst : label is 128; attribute C_TRACE_INTERNAL_WIDTH : integer; attribute C_TRACE_INTERNAL_WIDTH of inst : label is 2; attribute C_TRACE_PIPELINE_WIDTH : integer; attribute C_TRACE_PIPELINE_WIDTH of inst : label is 8; attribute C_USE_AXI_NONSECURE : integer; attribute C_USE_AXI_NONSECURE of inst : label is 0; attribute C_USE_DEFAULT_ACP_USER_VAL : integer; attribute C_USE_DEFAULT_ACP_USER_VAL of inst : label is 0; attribute C_USE_M_AXI_GP0 : integer; attribute C_USE_M_AXI_GP0 of inst : label is 1; attribute C_USE_M_AXI_GP1 : integer; attribute C_USE_M_AXI_GP1 of inst : label is 0; attribute C_USE_S_AXI_ACP : integer; attribute C_USE_S_AXI_ACP of inst : label is 0; attribute C_USE_S_AXI_GP0 : integer; attribute C_USE_S_AXI_GP0 of inst : label is 0; attribute C_USE_S_AXI_GP1 : integer; attribute C_USE_S_AXI_GP1 of inst : label is 0; attribute C_USE_S_AXI_HP0 : integer; attribute C_USE_S_AXI_HP0 of inst : label is 0; attribute C_USE_S_AXI_HP1 : integer; attribute C_USE_S_AXI_HP1 of inst : label is 0; attribute C_USE_S_AXI_HP2 : integer; attribute C_USE_S_AXI_HP2 of inst : label is 0; attribute C_USE_S_AXI_HP3 : integer; attribute C_USE_S_AXI_HP3 of inst : label is 0; attribute HW_HANDOFF : string; attribute HW_HANDOFF of inst : label is "design_1_processing_system7_0_2.hwdef"; attribute POWER : string; attribute POWER of inst : label is "<PROCESSOR name={system} numA9Cores={2} clockFreq={667} load={0.5} /><MEMORY name={code} memType={DDR3(LowVoltage)} dataWidth={32} clockFreq={533.333333} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={9} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={100.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={7} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={LVCMOS18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={50} usageRate={0.5} />/>"; attribute USE_TRACE_DATA_EDGE_DETECTOR : integer; attribute USE_TRACE_DATA_EDGE_DETECTOR of inst : label is 0; attribute X_INTERFACE_INFO : string; attribute X_INTERFACE_INFO of DDR_CAS_n : signal is "xilinx.com:interface:ddrx:1.0 DDR CAS_N"; attribute X_INTERFACE_INFO of DDR_CKE : signal is "xilinx.com:interface:ddrx:1.0 DDR CKE"; attribute X_INTERFACE_INFO of DDR_CS_n : signal is "xilinx.com:interface:ddrx:1.0 DDR CS_N"; attribute X_INTERFACE_INFO of DDR_Clk : signal is "xilinx.com:interface:ddrx:1.0 DDR CK_P"; attribute X_INTERFACE_INFO of DDR_Clk_n : signal is "xilinx.com:interface:ddrx:1.0 DDR CK_N"; attribute X_INTERFACE_INFO of DDR_DRSTB : signal is "xilinx.com:interface:ddrx:1.0 DDR RESET_N"; attribute X_INTERFACE_INFO of DDR_ODT : signal is "xilinx.com:interface:ddrx:1.0 DDR ODT"; attribute X_INTERFACE_INFO of DDR_RAS_n : signal is "xilinx.com:interface:ddrx:1.0 DDR RAS_N"; attribute X_INTERFACE_INFO of DDR_VRN : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN"; attribute X_INTERFACE_INFO of DDR_VRP : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP"; attribute X_INTERFACE_INFO of DDR_WEB : signal is "xilinx.com:interface:ddrx:1.0 DDR WE_N"; attribute X_INTERFACE_INFO of FCLK_CLK0 : signal is "xilinx.com:signal:clock:1.0 FCLK_CLK0 CLK"; attribute X_INTERFACE_PARAMETER : string; attribute X_INTERFACE_PARAMETER of FCLK_CLK0 : signal is "XIL_INTERFACENAME FCLK_CLK0, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_2_FCLK_CLK0"; attribute X_INTERFACE_INFO of FCLK_RESET0_N : signal is "xilinx.com:signal:reset:1.0 FCLK_RESET0_N RST"; attribute X_INTERFACE_PARAMETER of FCLK_RESET0_N : signal is "XIL_INTERFACENAME FCLK_RESET0_N, POLARITY ACTIVE_LOW"; attribute X_INTERFACE_INFO of M_AXI_GP0_ACLK : signal is "xilinx.com:signal:clock:1.0 M_AXI_GP0_ACLK CLK"; attribute X_INTERFACE_PARAMETER of M_AXI_GP0_ACLK : signal is "XIL_INTERFACENAME M_AXI_GP0_ACLK, ASSOCIATED_BUSIF M_AXI_GP0, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_2_FCLK_CLK0"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARREADY"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARVALID"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWREADY"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWVALID"; attribute X_INTERFACE_INFO of M_AXI_GP0_BREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BREADY"; attribute X_INTERFACE_INFO of M_AXI_GP0_BVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BVALID"; attribute X_INTERFACE_INFO of M_AXI_GP0_RLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RLAST"; attribute X_INTERFACE_INFO of M_AXI_GP0_RREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RREADY"; attribute X_INTERFACE_INFO of M_AXI_GP0_RVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RVALID"; attribute X_INTERFACE_INFO of M_AXI_GP0_WLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WLAST"; attribute X_INTERFACE_INFO of M_AXI_GP0_WREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WREADY"; attribute X_INTERFACE_INFO of M_AXI_GP0_WVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WVALID"; attribute X_INTERFACE_INFO of PS_CLK : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK"; attribute X_INTERFACE_INFO of PS_PORB : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB"; attribute X_INTERFACE_PARAMETER of PS_PORB : signal is "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false"; attribute X_INTERFACE_INFO of PS_SRSTB : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB"; attribute X_INTERFACE_INFO of USB0_VBUS_PWRFAULT : signal is "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRFAULT"; attribute X_INTERFACE_INFO of USB0_VBUS_PWRSELECT : signal is "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRSELECT"; attribute X_INTERFACE_INFO of DDR_Addr : signal is "xilinx.com:interface:ddrx:1.0 DDR ADDR"; attribute X_INTERFACE_INFO of DDR_BankAddr : signal is "xilinx.com:interface:ddrx:1.0 DDR BA"; attribute X_INTERFACE_INFO of DDR_DM : signal is "xilinx.com:interface:ddrx:1.0 DDR DM"; attribute X_INTERFACE_INFO of DDR_DQ : signal is "xilinx.com:interface:ddrx:1.0 DDR DQ"; attribute X_INTERFACE_INFO of DDR_DQS : signal is "xilinx.com:interface:ddrx:1.0 DDR DQS_P"; attribute X_INTERFACE_PARAMETER of DDR_DQS : signal is "XIL_INTERFACENAME DDR, CAN_DEBUG false, TIMEPERIOD_PS 1250, MEMORY_TYPE COMPONENTS, DATA_WIDTH 8, CS_ENABLED true, DATA_MASK_ENABLED true, SLOT Single, MEM_ADDR_MAP ROW_COLUMN_BANK, BURST_LENGTH 8, AXI_ARBITRATION_SCHEME TDM, CAS_LATENCY 11, CAS_WRITE_LATENCY 11"; attribute X_INTERFACE_INFO of DDR_DQS_n : signal is "xilinx.com:interface:ddrx:1.0 DDR DQS_N"; attribute X_INTERFACE_INFO of IRQ_F2P : signal is "xilinx.com:signal:interrupt:1.0 IRQ_F2P INTERRUPT"; attribute X_INTERFACE_PARAMETER of IRQ_F2P : signal is "XIL_INTERFACENAME IRQ_F2P, SENSITIVITY LEVEL_HIGH, PortWidth 1"; attribute X_INTERFACE_INFO of MIO : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARADDR"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARBURST"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARCACHE"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARID"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLEN"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLOCK"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARPROT"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARQOS"; attribute X_INTERFACE_INFO of M_AXI_GP0_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARSIZE"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWADDR"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWBURST"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWCACHE"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWID"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLEN"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLOCK"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWPROT"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWQOS"; attribute X_INTERFACE_INFO of M_AXI_GP0_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWSIZE"; attribute X_INTERFACE_INFO of M_AXI_GP0_BID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BID"; attribute X_INTERFACE_INFO of M_AXI_GP0_BRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BRESP"; attribute X_INTERFACE_INFO of M_AXI_GP0_RDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RDATA"; attribute X_INTERFACE_PARAMETER of M_AXI_GP0_RDATA : signal is "XIL_INTERFACENAME M_AXI_GP0, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 8, NUM_READ_OUTSTANDING 8, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 50000000, ID_WIDTH 12, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_2_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0"; attribute X_INTERFACE_INFO of M_AXI_GP0_RID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RID"; attribute X_INTERFACE_INFO of M_AXI_GP0_RRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RRESP"; attribute X_INTERFACE_INFO of M_AXI_GP0_WDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WDATA"; attribute X_INTERFACE_INFO of M_AXI_GP0_WID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WID"; attribute X_INTERFACE_INFO of M_AXI_GP0_WSTRB : signal is "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WSTRB"; attribute X_INTERFACE_INFO of USB0_PORT_INDCTL : signal is "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 PORT_INDCTL"; begin inst: entity work.design_1_processing_system7_0_2_processing_system7_v5_5_processing_system7 port map ( CAN0_PHY_RX => '0', CAN0_PHY_TX => NLW_inst_CAN0_PHY_TX_UNCONNECTED, CAN1_PHY_RX => '0', CAN1_PHY_TX => NLW_inst_CAN1_PHY_TX_UNCONNECTED, Core0_nFIQ => '0', Core0_nIRQ => '0', Core1_nFIQ => '0', Core1_nIRQ => '0', DDR_ARB(3 downto 0) => B"0000", DDR_Addr(14 downto 0) => DDR_Addr(14 downto 0), DDR_BankAddr(2 downto 0) => DDR_BankAddr(2 downto 0), DDR_CAS_n => DDR_CAS_n, DDR_CKE => DDR_CKE, DDR_CS_n => DDR_CS_n, DDR_Clk => DDR_Clk, DDR_Clk_n => DDR_Clk_n, DDR_DM(3 downto 0) => DDR_DM(3 downto 0), DDR_DQ(31 downto 0) => DDR_DQ(31 downto 0), DDR_DQS(3 downto 0) => DDR_DQS(3 downto 0), DDR_DQS_n(3 downto 0) => DDR_DQS_n(3 downto 0), DDR_DRSTB => DDR_DRSTB, DDR_ODT => DDR_ODT, DDR_RAS_n => DDR_RAS_n, DDR_VRN => DDR_VRN, DDR_VRP => DDR_VRP, DDR_WEB => DDR_WEB, DMA0_ACLK => '0', DMA0_DAREADY => '0', DMA0_DATYPE(1 downto 0) => NLW_inst_DMA0_DATYPE_UNCONNECTED(1 downto 0), DMA0_DAVALID => NLW_inst_DMA0_DAVALID_UNCONNECTED, DMA0_DRLAST => '0', DMA0_DRREADY => NLW_inst_DMA0_DRREADY_UNCONNECTED, DMA0_DRTYPE(1 downto 0) => B"00", DMA0_DRVALID => '0', DMA0_RSTN => NLW_inst_DMA0_RSTN_UNCONNECTED, DMA1_ACLK => '0', DMA1_DAREADY => '0', DMA1_DATYPE(1 downto 0) => NLW_inst_DMA1_DATYPE_UNCONNECTED(1 downto 0), DMA1_DAVALID => NLW_inst_DMA1_DAVALID_UNCONNECTED, DMA1_DRLAST => '0', DMA1_DRREADY => NLW_inst_DMA1_DRREADY_UNCONNECTED, DMA1_DRTYPE(1 downto 0) => B"00", DMA1_DRVALID => '0', DMA1_RSTN => NLW_inst_DMA1_RSTN_UNCONNECTED, DMA2_ACLK => '0', DMA2_DAREADY => '0', DMA2_DATYPE(1 downto 0) => NLW_inst_DMA2_DATYPE_UNCONNECTED(1 downto 0), DMA2_DAVALID => NLW_inst_DMA2_DAVALID_UNCONNECTED, DMA2_DRLAST => '0', DMA2_DRREADY => NLW_inst_DMA2_DRREADY_UNCONNECTED, DMA2_DRTYPE(1 downto 0) => B"00", DMA2_DRVALID => '0', DMA2_RSTN => NLW_inst_DMA2_RSTN_UNCONNECTED, DMA3_ACLK => '0', DMA3_DAREADY => '0', DMA3_DATYPE(1 downto 0) => NLW_inst_DMA3_DATYPE_UNCONNECTED(1 downto 0), DMA3_DAVALID => NLW_inst_DMA3_DAVALID_UNCONNECTED, DMA3_DRLAST => '0', DMA3_DRREADY => NLW_inst_DMA3_DRREADY_UNCONNECTED, DMA3_DRTYPE(1 downto 0) => B"00", DMA3_DRVALID => '0', DMA3_RSTN => NLW_inst_DMA3_RSTN_UNCONNECTED, ENET0_EXT_INTIN => '0', ENET0_GMII_COL => '0', ENET0_GMII_CRS => '0', ENET0_GMII_RXD(7 downto 0) => B"00000000", ENET0_GMII_RX_CLK => '0', ENET0_GMII_RX_DV => '0', ENET0_GMII_RX_ER => '0', ENET0_GMII_TXD(7 downto 0) => NLW_inst_ENET0_GMII_TXD_UNCONNECTED(7 downto 0), ENET0_GMII_TX_CLK => '0', ENET0_GMII_TX_EN => NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED, ENET0_GMII_TX_ER => NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED, ENET0_MDIO_I => '0', ENET0_MDIO_MDC => NLW_inst_ENET0_MDIO_MDC_UNCONNECTED, ENET0_MDIO_O => NLW_inst_ENET0_MDIO_O_UNCONNECTED, ENET0_MDIO_T => NLW_inst_ENET0_MDIO_T_UNCONNECTED, ENET0_PTP_DELAY_REQ_RX => NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED, ENET0_PTP_DELAY_REQ_TX => NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED, ENET0_PTP_PDELAY_REQ_RX => NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED, ENET0_PTP_PDELAY_REQ_TX => NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED, ENET0_PTP_PDELAY_RESP_RX => NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED, ENET0_PTP_PDELAY_RESP_TX => NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED, ENET0_PTP_SYNC_FRAME_RX => NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED, ENET0_PTP_SYNC_FRAME_TX => NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED, ENET0_SOF_RX => NLW_inst_ENET0_SOF_RX_UNCONNECTED, ENET0_SOF_TX => NLW_inst_ENET0_SOF_TX_UNCONNECTED, ENET1_EXT_INTIN => '0', ENET1_GMII_COL => '0', ENET1_GMII_CRS => '0', ENET1_GMII_RXD(7 downto 0) => B"00000000", ENET1_GMII_RX_CLK => '0', ENET1_GMII_RX_DV => '0', ENET1_GMII_RX_ER => '0', ENET1_GMII_TXD(7 downto 0) => NLW_inst_ENET1_GMII_TXD_UNCONNECTED(7 downto 0), ENET1_GMII_TX_CLK => '0', ENET1_GMII_TX_EN => NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED, ENET1_GMII_TX_ER => NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED, ENET1_MDIO_I => '0', ENET1_MDIO_MDC => NLW_inst_ENET1_MDIO_MDC_UNCONNECTED, ENET1_MDIO_O => NLW_inst_ENET1_MDIO_O_UNCONNECTED, ENET1_MDIO_T => NLW_inst_ENET1_MDIO_T_UNCONNECTED, ENET1_PTP_DELAY_REQ_RX => NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED, ENET1_PTP_DELAY_REQ_TX => NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED, ENET1_PTP_PDELAY_REQ_RX => NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED, ENET1_PTP_PDELAY_REQ_TX => NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED, ENET1_PTP_PDELAY_RESP_RX => NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED, ENET1_PTP_PDELAY_RESP_TX => NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED, ENET1_PTP_SYNC_FRAME_RX => NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED, ENET1_PTP_SYNC_FRAME_TX => NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED, ENET1_SOF_RX => NLW_inst_ENET1_SOF_RX_UNCONNECTED, ENET1_SOF_TX => NLW_inst_ENET1_SOF_TX_UNCONNECTED, EVENT_EVENTI => '0', EVENT_EVENTO => NLW_inst_EVENT_EVENTO_UNCONNECTED, EVENT_STANDBYWFE(1 downto 0) => NLW_inst_EVENT_STANDBYWFE_UNCONNECTED(1 downto 0), EVENT_STANDBYWFI(1 downto 0) => NLW_inst_EVENT_STANDBYWFI_UNCONNECTED(1 downto 0), FCLK_CLK0 => FCLK_CLK0, FCLK_CLK1 => NLW_inst_FCLK_CLK1_UNCONNECTED, FCLK_CLK2 => NLW_inst_FCLK_CLK2_UNCONNECTED, FCLK_CLK3 => NLW_inst_FCLK_CLK3_UNCONNECTED, FCLK_CLKTRIG0_N => '0', FCLK_CLKTRIG1_N => '0', FCLK_CLKTRIG2_N => '0', FCLK_CLKTRIG3_N => '0', FCLK_RESET0_N => FCLK_RESET0_N, FCLK_RESET1_N => NLW_inst_FCLK_RESET1_N_UNCONNECTED, FCLK_RESET2_N => NLW_inst_FCLK_RESET2_N_UNCONNECTED, FCLK_RESET3_N => NLW_inst_FCLK_RESET3_N_UNCONNECTED, FPGA_IDLE_N => '0', FTMD_TRACEIN_ATID(3 downto 0) => B"0000", FTMD_TRACEIN_CLK => '0', FTMD_TRACEIN_DATA(31 downto 0) => B"00000000000000000000000000000000", FTMD_TRACEIN_VALID => '0', FTMT_F2P_DEBUG(31 downto 0) => B"00000000000000000000000000000000", FTMT_F2P_TRIGACK_0 => NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED, FTMT_F2P_TRIGACK_1 => NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED, FTMT_F2P_TRIGACK_2 => NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED, FTMT_F2P_TRIGACK_3 => NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED, FTMT_F2P_TRIG_0 => '0', FTMT_F2P_TRIG_1 => '0', FTMT_F2P_TRIG_2 => '0', FTMT_F2P_TRIG_3 => '0', FTMT_P2F_DEBUG(31 downto 0) => NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED(31 downto 0), FTMT_P2F_TRIGACK_0 => '0', FTMT_P2F_TRIGACK_1 => '0', FTMT_P2F_TRIGACK_2 => '0', FTMT_P2F_TRIGACK_3 => '0', FTMT_P2F_TRIG_0 => NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED, FTMT_P2F_TRIG_1 => NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED, FTMT_P2F_TRIG_2 => NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED, FTMT_P2F_TRIG_3 => NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED, GPIO_I(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000", GPIO_O(63 downto 0) => NLW_inst_GPIO_O_UNCONNECTED(63 downto 0), GPIO_T(63 downto 0) => NLW_inst_GPIO_T_UNCONNECTED(63 downto 0), I2C0_SCL_I => '0', I2C0_SCL_O => NLW_inst_I2C0_SCL_O_UNCONNECTED, I2C0_SCL_T => NLW_inst_I2C0_SCL_T_UNCONNECTED, I2C0_SDA_I => '0', I2C0_SDA_O => NLW_inst_I2C0_SDA_O_UNCONNECTED, I2C0_SDA_T => NLW_inst_I2C0_SDA_T_UNCONNECTED, I2C1_SCL_I => '0', I2C1_SCL_O => NLW_inst_I2C1_SCL_O_UNCONNECTED, I2C1_SCL_T => NLW_inst_I2C1_SCL_T_UNCONNECTED, I2C1_SDA_I => '0', I2C1_SDA_O => NLW_inst_I2C1_SDA_O_UNCONNECTED, I2C1_SDA_T => NLW_inst_I2C1_SDA_T_UNCONNECTED, IRQ_F2P(0) => IRQ_F2P(0), IRQ_P2F_CAN0 => NLW_inst_IRQ_P2F_CAN0_UNCONNECTED, IRQ_P2F_CAN1 => NLW_inst_IRQ_P2F_CAN1_UNCONNECTED, IRQ_P2F_CTI => NLW_inst_IRQ_P2F_CTI_UNCONNECTED, IRQ_P2F_DMAC0 => NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED, IRQ_P2F_DMAC1 => NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED, IRQ_P2F_DMAC2 => NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED, IRQ_P2F_DMAC3 => NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED, IRQ_P2F_DMAC4 => NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED, IRQ_P2F_DMAC5 => NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED, IRQ_P2F_DMAC6 => NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED, IRQ_P2F_DMAC7 => NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED, IRQ_P2F_DMAC_ABORT => NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED, IRQ_P2F_ENET0 => NLW_inst_IRQ_P2F_ENET0_UNCONNECTED, IRQ_P2F_ENET1 => NLW_inst_IRQ_P2F_ENET1_UNCONNECTED, IRQ_P2F_ENET_WAKE0 => NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED, IRQ_P2F_ENET_WAKE1 => NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED, IRQ_P2F_GPIO => NLW_inst_IRQ_P2F_GPIO_UNCONNECTED, IRQ_P2F_I2C0 => NLW_inst_IRQ_P2F_I2C0_UNCONNECTED, IRQ_P2F_I2C1 => NLW_inst_IRQ_P2F_I2C1_UNCONNECTED, IRQ_P2F_QSPI => NLW_inst_IRQ_P2F_QSPI_UNCONNECTED, IRQ_P2F_SDIO0 => NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED, IRQ_P2F_SDIO1 => NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED, IRQ_P2F_SMC => NLW_inst_IRQ_P2F_SMC_UNCONNECTED, IRQ_P2F_SPI0 => NLW_inst_IRQ_P2F_SPI0_UNCONNECTED, IRQ_P2F_SPI1 => NLW_inst_IRQ_P2F_SPI1_UNCONNECTED, IRQ_P2F_UART0 => NLW_inst_IRQ_P2F_UART0_UNCONNECTED, IRQ_P2F_UART1 => NLW_inst_IRQ_P2F_UART1_UNCONNECTED, IRQ_P2F_USB0 => NLW_inst_IRQ_P2F_USB0_UNCONNECTED, IRQ_P2F_USB1 => NLW_inst_IRQ_P2F_USB1_UNCONNECTED, MIO(53 downto 0) => MIO(53 downto 0), M_AXI_GP0_ACLK => M_AXI_GP0_ACLK, M_AXI_GP0_ARADDR(31 downto 0) => M_AXI_GP0_ARADDR(31 downto 0), M_AXI_GP0_ARBURST(1 downto 0) => M_AXI_GP0_ARBURST(1 downto 0), M_AXI_GP0_ARCACHE(3 downto 0) => M_AXI_GP0_ARCACHE(3 downto 0), M_AXI_GP0_ARESETN => NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED, M_AXI_GP0_ARID(11 downto 0) => M_AXI_GP0_ARID(11 downto 0), M_AXI_GP0_ARLEN(3 downto 0) => M_AXI_GP0_ARLEN(3 downto 0), M_AXI_GP0_ARLOCK(1 downto 0) => M_AXI_GP0_ARLOCK(1 downto 0), M_AXI_GP0_ARPROT(2 downto 0) => M_AXI_GP0_ARPROT(2 downto 0), M_AXI_GP0_ARQOS(3 downto 0) => M_AXI_GP0_ARQOS(3 downto 0), M_AXI_GP0_ARREADY => M_AXI_GP0_ARREADY, M_AXI_GP0_ARSIZE(2 downto 0) => M_AXI_GP0_ARSIZE(2 downto 0), M_AXI_GP0_ARVALID => M_AXI_GP0_ARVALID, M_AXI_GP0_AWADDR(31 downto 0) => M_AXI_GP0_AWADDR(31 downto 0), M_AXI_GP0_AWBURST(1 downto 0) => M_AXI_GP0_AWBURST(1 downto 0), M_AXI_GP0_AWCACHE(3 downto 0) => M_AXI_GP0_AWCACHE(3 downto 0), M_AXI_GP0_AWID(11 downto 0) => M_AXI_GP0_AWID(11 downto 0), M_AXI_GP0_AWLEN(3 downto 0) => M_AXI_GP0_AWLEN(3 downto 0), M_AXI_GP0_AWLOCK(1 downto 0) => M_AXI_GP0_AWLOCK(1 downto 0), M_AXI_GP0_AWPROT(2 downto 0) => M_AXI_GP0_AWPROT(2 downto 0), M_AXI_GP0_AWQOS(3 downto 0) => M_AXI_GP0_AWQOS(3 downto 0), M_AXI_GP0_AWREADY => M_AXI_GP0_AWREADY, M_AXI_GP0_AWSIZE(2 downto 0) => M_AXI_GP0_AWSIZE(2 downto 0), M_AXI_GP0_AWVALID => M_AXI_GP0_AWVALID, M_AXI_GP0_BID(11 downto 0) => M_AXI_GP0_BID(11 downto 0), M_AXI_GP0_BREADY => M_AXI_GP0_BREADY, M_AXI_GP0_BRESP(1 downto 0) => M_AXI_GP0_BRESP(1 downto 0), M_AXI_GP0_BVALID => M_AXI_GP0_BVALID, M_AXI_GP0_RDATA(31 downto 0) => M_AXI_GP0_RDATA(31 downto 0), M_AXI_GP0_RID(11 downto 0) => M_AXI_GP0_RID(11 downto 0), M_AXI_GP0_RLAST => M_AXI_GP0_RLAST, M_AXI_GP0_RREADY => M_AXI_GP0_RREADY, M_AXI_GP0_RRESP(1 downto 0) => M_AXI_GP0_RRESP(1 downto 0), M_AXI_GP0_RVALID => M_AXI_GP0_RVALID, M_AXI_GP0_WDATA(31 downto 0) => M_AXI_GP0_WDATA(31 downto 0), M_AXI_GP0_WID(11 downto 0) => M_AXI_GP0_WID(11 downto 0), M_AXI_GP0_WLAST => M_AXI_GP0_WLAST, M_AXI_GP0_WREADY => M_AXI_GP0_WREADY, M_AXI_GP0_WSTRB(3 downto 0) => M_AXI_GP0_WSTRB(3 downto 0), M_AXI_GP0_WVALID => M_AXI_GP0_WVALID, M_AXI_GP1_ACLK => '0', M_AXI_GP1_ARADDR(31 downto 0) => NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED(31 downto 0), M_AXI_GP1_ARBURST(1 downto 0) => NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED(1 downto 0), M_AXI_GP1_ARCACHE(3 downto 0) => NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED(3 downto 0), M_AXI_GP1_ARESETN => NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED, M_AXI_GP1_ARID(11 downto 0) => NLW_inst_M_AXI_GP1_ARID_UNCONNECTED(11 downto 0), M_AXI_GP1_ARLEN(3 downto 0) => NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED(3 downto 0), M_AXI_GP1_ARLOCK(1 downto 0) => NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED(1 downto 0), M_AXI_GP1_ARPROT(2 downto 0) => NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED(2 downto 0), M_AXI_GP1_ARQOS(3 downto 0) => NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED(3 downto 0), M_AXI_GP1_ARREADY => '0', M_AXI_GP1_ARSIZE(2 downto 0) => NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED(2 downto 0), M_AXI_GP1_ARVALID => NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED, M_AXI_GP1_AWADDR(31 downto 0) => NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED(31 downto 0), M_AXI_GP1_AWBURST(1 downto 0) => NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED(1 downto 0), M_AXI_GP1_AWCACHE(3 downto 0) => NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED(3 downto 0), M_AXI_GP1_AWID(11 downto 0) => NLW_inst_M_AXI_GP1_AWID_UNCONNECTED(11 downto 0), M_AXI_GP1_AWLEN(3 downto 0) => NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED(3 downto 0), M_AXI_GP1_AWLOCK(1 downto 0) => NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED(1 downto 0), M_AXI_GP1_AWPROT(2 downto 0) => NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED(2 downto 0), M_AXI_GP1_AWQOS(3 downto 0) => NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED(3 downto 0), M_AXI_GP1_AWREADY => '0', M_AXI_GP1_AWSIZE(2 downto 0) => NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED(2 downto 0), M_AXI_GP1_AWVALID => NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED, M_AXI_GP1_BID(11 downto 0) => B"000000000000", M_AXI_GP1_BREADY => NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED, M_AXI_GP1_BRESP(1 downto 0) => B"00", M_AXI_GP1_BVALID => '0', M_AXI_GP1_RDATA(31 downto 0) => B"00000000000000000000000000000000", M_AXI_GP1_RID(11 downto 0) => B"000000000000", M_AXI_GP1_RLAST => '0', M_AXI_GP1_RREADY => NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED, M_AXI_GP1_RRESP(1 downto 0) => B"00", M_AXI_GP1_RVALID => '0', M_AXI_GP1_WDATA(31 downto 0) => NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED(31 downto 0), M_AXI_GP1_WID(11 downto 0) => NLW_inst_M_AXI_GP1_WID_UNCONNECTED(11 downto 0), M_AXI_GP1_WLAST => NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED, M_AXI_GP1_WREADY => '0', M_AXI_GP1_WSTRB(3 downto 0) => NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED(3 downto 0), M_AXI_GP1_WVALID => NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED, PJTAG_TCK => '0', PJTAG_TDI => '0', PJTAG_TDO => NLW_inst_PJTAG_TDO_UNCONNECTED, PJTAG_TMS => '0', PS_CLK => PS_CLK, PS_PORB => PS_PORB, PS_SRSTB => PS_SRSTB, SDIO0_BUSPOW => NLW_inst_SDIO0_BUSPOW_UNCONNECTED, SDIO0_BUSVOLT(2 downto 0) => NLW_inst_SDIO0_BUSVOLT_UNCONNECTED(2 downto 0), SDIO0_CDN => '0', SDIO0_CLK => NLW_inst_SDIO0_CLK_UNCONNECTED, SDIO0_CLK_FB => '0', SDIO0_CMD_I => '0', SDIO0_CMD_O => NLW_inst_SDIO0_CMD_O_UNCONNECTED, SDIO0_CMD_T => NLW_inst_SDIO0_CMD_T_UNCONNECTED, SDIO0_DATA_I(3 downto 0) => B"0000", SDIO0_DATA_O(3 downto 0) => NLW_inst_SDIO0_DATA_O_UNCONNECTED(3 downto 0), SDIO0_DATA_T(3 downto 0) => NLW_inst_SDIO0_DATA_T_UNCONNECTED(3 downto 0), SDIO0_LED => NLW_inst_SDIO0_LED_UNCONNECTED, SDIO0_WP => '0', SDIO1_BUSPOW => NLW_inst_SDIO1_BUSPOW_UNCONNECTED, SDIO1_BUSVOLT(2 downto 0) => NLW_inst_SDIO1_BUSVOLT_UNCONNECTED(2 downto 0), SDIO1_CDN => '0', SDIO1_CLK => NLW_inst_SDIO1_CLK_UNCONNECTED, SDIO1_CLK_FB => '0', SDIO1_CMD_I => '0', SDIO1_CMD_O => NLW_inst_SDIO1_CMD_O_UNCONNECTED, SDIO1_CMD_T => NLW_inst_SDIO1_CMD_T_UNCONNECTED, SDIO1_DATA_I(3 downto 0) => B"0000", SDIO1_DATA_O(3 downto 0) => NLW_inst_SDIO1_DATA_O_UNCONNECTED(3 downto 0), SDIO1_DATA_T(3 downto 0) => NLW_inst_SDIO1_DATA_T_UNCONNECTED(3 downto 0), SDIO1_LED => NLW_inst_SDIO1_LED_UNCONNECTED, SDIO1_WP => '0', SPI0_MISO_I => '0', SPI0_MISO_O => NLW_inst_SPI0_MISO_O_UNCONNECTED, SPI0_MISO_T => NLW_inst_SPI0_MISO_T_UNCONNECTED, SPI0_MOSI_I => '0', SPI0_MOSI_O => NLW_inst_SPI0_MOSI_O_UNCONNECTED, SPI0_MOSI_T => NLW_inst_SPI0_MOSI_T_UNCONNECTED, SPI0_SCLK_I => '0', SPI0_SCLK_O => NLW_inst_SPI0_SCLK_O_UNCONNECTED, SPI0_SCLK_T => NLW_inst_SPI0_SCLK_T_UNCONNECTED, SPI0_SS1_O => NLW_inst_SPI0_SS1_O_UNCONNECTED, SPI0_SS2_O => NLW_inst_SPI0_SS2_O_UNCONNECTED, SPI0_SS_I => '0', SPI0_SS_O => NLW_inst_SPI0_SS_O_UNCONNECTED, SPI0_SS_T => NLW_inst_SPI0_SS_T_UNCONNECTED, SPI1_MISO_I => '0', SPI1_MISO_O => NLW_inst_SPI1_MISO_O_UNCONNECTED, SPI1_MISO_T => NLW_inst_SPI1_MISO_T_UNCONNECTED, SPI1_MOSI_I => '0', SPI1_MOSI_O => NLW_inst_SPI1_MOSI_O_UNCONNECTED, SPI1_MOSI_T => NLW_inst_SPI1_MOSI_T_UNCONNECTED, SPI1_SCLK_I => '0', SPI1_SCLK_O => NLW_inst_SPI1_SCLK_O_UNCONNECTED, SPI1_SCLK_T => NLW_inst_SPI1_SCLK_T_UNCONNECTED, SPI1_SS1_O => NLW_inst_SPI1_SS1_O_UNCONNECTED, SPI1_SS2_O => NLW_inst_SPI1_SS2_O_UNCONNECTED, SPI1_SS_I => '0', SPI1_SS_O => NLW_inst_SPI1_SS_O_UNCONNECTED, SPI1_SS_T => NLW_inst_SPI1_SS_T_UNCONNECTED, SRAM_INTIN => '0', S_AXI_ACP_ACLK => '0', S_AXI_ACP_ARADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_ACP_ARBURST(1 downto 0) => B"00", S_AXI_ACP_ARCACHE(3 downto 0) => B"0000", S_AXI_ACP_ARESETN => NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED, S_AXI_ACP_ARID(2 downto 0) => B"000", S_AXI_ACP_ARLEN(3 downto 0) => B"0000", S_AXI_ACP_ARLOCK(1 downto 0) => B"00", S_AXI_ACP_ARPROT(2 downto 0) => B"000", S_AXI_ACP_ARQOS(3 downto 0) => B"0000", S_AXI_ACP_ARREADY => NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED, S_AXI_ACP_ARSIZE(2 downto 0) => B"000", S_AXI_ACP_ARUSER(4 downto 0) => B"00000", S_AXI_ACP_ARVALID => '0', S_AXI_ACP_AWADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_ACP_AWBURST(1 downto 0) => B"00", S_AXI_ACP_AWCACHE(3 downto 0) => B"0000", S_AXI_ACP_AWID(2 downto 0) => B"000", S_AXI_ACP_AWLEN(3 downto 0) => B"0000", S_AXI_ACP_AWLOCK(1 downto 0) => B"00", S_AXI_ACP_AWPROT(2 downto 0) => B"000", S_AXI_ACP_AWQOS(3 downto 0) => B"0000", S_AXI_ACP_AWREADY => NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED, S_AXI_ACP_AWSIZE(2 downto 0) => B"000", S_AXI_ACP_AWUSER(4 downto 0) => B"00000", S_AXI_ACP_AWVALID => '0', S_AXI_ACP_BID(2 downto 0) => NLW_inst_S_AXI_ACP_BID_UNCONNECTED(2 downto 0), S_AXI_ACP_BREADY => '0', S_AXI_ACP_BRESP(1 downto 0) => NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED(1 downto 0), S_AXI_ACP_BVALID => NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED, S_AXI_ACP_RDATA(63 downto 0) => NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED(63 downto 0), S_AXI_ACP_RID(2 downto 0) => NLW_inst_S_AXI_ACP_RID_UNCONNECTED(2 downto 0), S_AXI_ACP_RLAST => NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED, S_AXI_ACP_RREADY => '0', S_AXI_ACP_RRESP(1 downto 0) => NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED(1 downto 0), S_AXI_ACP_RVALID => NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED, S_AXI_ACP_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000", S_AXI_ACP_WID(2 downto 0) => B"000", S_AXI_ACP_WLAST => '0', S_AXI_ACP_WREADY => NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED, S_AXI_ACP_WSTRB(7 downto 0) => B"00000000", S_AXI_ACP_WVALID => '0', S_AXI_GP0_ACLK => '0', S_AXI_GP0_ARADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_GP0_ARBURST(1 downto 0) => B"00", S_AXI_GP0_ARCACHE(3 downto 0) => B"0000", S_AXI_GP0_ARESETN => NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED, S_AXI_GP0_ARID(5 downto 0) => B"000000", S_AXI_GP0_ARLEN(3 downto 0) => B"0000", S_AXI_GP0_ARLOCK(1 downto 0) => B"00", S_AXI_GP0_ARPROT(2 downto 0) => B"000", S_AXI_GP0_ARQOS(3 downto 0) => B"0000", S_AXI_GP0_ARREADY => NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED, S_AXI_GP0_ARSIZE(2 downto 0) => B"000", S_AXI_GP0_ARVALID => '0', S_AXI_GP0_AWADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_GP0_AWBURST(1 downto 0) => B"00", S_AXI_GP0_AWCACHE(3 downto 0) => B"0000", S_AXI_GP0_AWID(5 downto 0) => B"000000", S_AXI_GP0_AWLEN(3 downto 0) => B"0000", S_AXI_GP0_AWLOCK(1 downto 0) => B"00", S_AXI_GP0_AWPROT(2 downto 0) => B"000", S_AXI_GP0_AWQOS(3 downto 0) => B"0000", S_AXI_GP0_AWREADY => NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED, S_AXI_GP0_AWSIZE(2 downto 0) => B"000", S_AXI_GP0_AWVALID => '0', S_AXI_GP0_BID(5 downto 0) => NLW_inst_S_AXI_GP0_BID_UNCONNECTED(5 downto 0), S_AXI_GP0_BREADY => '0', S_AXI_GP0_BRESP(1 downto 0) => NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED(1 downto 0), S_AXI_GP0_BVALID => NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED, S_AXI_GP0_RDATA(31 downto 0) => NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED(31 downto 0), S_AXI_GP0_RID(5 downto 0) => NLW_inst_S_AXI_GP0_RID_UNCONNECTED(5 downto 0), S_AXI_GP0_RLAST => NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED, S_AXI_GP0_RREADY => '0', S_AXI_GP0_RRESP(1 downto 0) => NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED(1 downto 0), S_AXI_GP0_RVALID => NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED, S_AXI_GP0_WDATA(31 downto 0) => B"00000000000000000000000000000000", S_AXI_GP0_WID(5 downto 0) => B"000000", S_AXI_GP0_WLAST => '0', S_AXI_GP0_WREADY => NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED, S_AXI_GP0_WSTRB(3 downto 0) => B"0000", S_AXI_GP0_WVALID => '0', S_AXI_GP1_ACLK => '0', S_AXI_GP1_ARADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_GP1_ARBURST(1 downto 0) => B"00", S_AXI_GP1_ARCACHE(3 downto 0) => B"0000", S_AXI_GP1_ARESETN => NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED, S_AXI_GP1_ARID(5 downto 0) => B"000000", S_AXI_GP1_ARLEN(3 downto 0) => B"0000", S_AXI_GP1_ARLOCK(1 downto 0) => B"00", S_AXI_GP1_ARPROT(2 downto 0) => B"000", S_AXI_GP1_ARQOS(3 downto 0) => B"0000", S_AXI_GP1_ARREADY => NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED, S_AXI_GP1_ARSIZE(2 downto 0) => B"000", S_AXI_GP1_ARVALID => '0', S_AXI_GP1_AWADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_GP1_AWBURST(1 downto 0) => B"00", S_AXI_GP1_AWCACHE(3 downto 0) => B"0000", S_AXI_GP1_AWID(5 downto 0) => B"000000", S_AXI_GP1_AWLEN(3 downto 0) => B"0000", S_AXI_GP1_AWLOCK(1 downto 0) => B"00", S_AXI_GP1_AWPROT(2 downto 0) => B"000", S_AXI_GP1_AWQOS(3 downto 0) => B"0000", S_AXI_GP1_AWREADY => NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED, S_AXI_GP1_AWSIZE(2 downto 0) => B"000", S_AXI_GP1_AWVALID => '0', S_AXI_GP1_BID(5 downto 0) => NLW_inst_S_AXI_GP1_BID_UNCONNECTED(5 downto 0), S_AXI_GP1_BREADY => '0', S_AXI_GP1_BRESP(1 downto 0) => NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED(1 downto 0), S_AXI_GP1_BVALID => NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED, S_AXI_GP1_RDATA(31 downto 0) => NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED(31 downto 0), S_AXI_GP1_RID(5 downto 0) => NLW_inst_S_AXI_GP1_RID_UNCONNECTED(5 downto 0), S_AXI_GP1_RLAST => NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED, S_AXI_GP1_RREADY => '0', S_AXI_GP1_RRESP(1 downto 0) => NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED(1 downto 0), S_AXI_GP1_RVALID => NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED, S_AXI_GP1_WDATA(31 downto 0) => B"00000000000000000000000000000000", S_AXI_GP1_WID(5 downto 0) => B"000000", S_AXI_GP1_WLAST => '0', S_AXI_GP1_WREADY => NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED, S_AXI_GP1_WSTRB(3 downto 0) => B"0000", S_AXI_GP1_WVALID => '0', S_AXI_HP0_ACLK => '0', S_AXI_HP0_ARADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP0_ARBURST(1 downto 0) => B"00", S_AXI_HP0_ARCACHE(3 downto 0) => B"0000", S_AXI_HP0_ARESETN => NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED, S_AXI_HP0_ARID(5 downto 0) => B"000000", S_AXI_HP0_ARLEN(3 downto 0) => B"0000", S_AXI_HP0_ARLOCK(1 downto 0) => B"00", S_AXI_HP0_ARPROT(2 downto 0) => B"000", S_AXI_HP0_ARQOS(3 downto 0) => B"0000", S_AXI_HP0_ARREADY => NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED, S_AXI_HP0_ARSIZE(2 downto 0) => B"000", S_AXI_HP0_ARVALID => '0', S_AXI_HP0_AWADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP0_AWBURST(1 downto 0) => B"00", S_AXI_HP0_AWCACHE(3 downto 0) => B"0000", S_AXI_HP0_AWID(5 downto 0) => B"000000", S_AXI_HP0_AWLEN(3 downto 0) => B"0000", S_AXI_HP0_AWLOCK(1 downto 0) => B"00", S_AXI_HP0_AWPROT(2 downto 0) => B"000", S_AXI_HP0_AWQOS(3 downto 0) => B"0000", S_AXI_HP0_AWREADY => NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED, S_AXI_HP0_AWSIZE(2 downto 0) => B"000", S_AXI_HP0_AWVALID => '0', S_AXI_HP0_BID(5 downto 0) => NLW_inst_S_AXI_HP0_BID_UNCONNECTED(5 downto 0), S_AXI_HP0_BREADY => '0', S_AXI_HP0_BRESP(1 downto 0) => NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED(1 downto 0), S_AXI_HP0_BVALID => NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED, S_AXI_HP0_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED(2 downto 0), S_AXI_HP0_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP0_RDATA(63 downto 0) => NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED(63 downto 0), S_AXI_HP0_RDISSUECAP1_EN => '0', S_AXI_HP0_RID(5 downto 0) => NLW_inst_S_AXI_HP0_RID_UNCONNECTED(5 downto 0), S_AXI_HP0_RLAST => NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED, S_AXI_HP0_RREADY => '0', S_AXI_HP0_RRESP(1 downto 0) => NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED(1 downto 0), S_AXI_HP0_RVALID => NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED, S_AXI_HP0_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED(5 downto 0), S_AXI_HP0_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP0_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000", S_AXI_HP0_WID(5 downto 0) => B"000000", S_AXI_HP0_WLAST => '0', S_AXI_HP0_WREADY => NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED, S_AXI_HP0_WRISSUECAP1_EN => '0', S_AXI_HP0_WSTRB(7 downto 0) => B"00000000", S_AXI_HP0_WVALID => '0', S_AXI_HP1_ACLK => '0', S_AXI_HP1_ARADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP1_ARBURST(1 downto 0) => B"00", S_AXI_HP1_ARCACHE(3 downto 0) => B"0000", S_AXI_HP1_ARESETN => NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED, S_AXI_HP1_ARID(5 downto 0) => B"000000", S_AXI_HP1_ARLEN(3 downto 0) => B"0000", S_AXI_HP1_ARLOCK(1 downto 0) => B"00", S_AXI_HP1_ARPROT(2 downto 0) => B"000", S_AXI_HP1_ARQOS(3 downto 0) => B"0000", S_AXI_HP1_ARREADY => NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED, S_AXI_HP1_ARSIZE(2 downto 0) => B"000", S_AXI_HP1_ARVALID => '0', S_AXI_HP1_AWADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP1_AWBURST(1 downto 0) => B"00", S_AXI_HP1_AWCACHE(3 downto 0) => B"0000", S_AXI_HP1_AWID(5 downto 0) => B"000000", S_AXI_HP1_AWLEN(3 downto 0) => B"0000", S_AXI_HP1_AWLOCK(1 downto 0) => B"00", S_AXI_HP1_AWPROT(2 downto 0) => B"000", S_AXI_HP1_AWQOS(3 downto 0) => B"0000", S_AXI_HP1_AWREADY => NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED, S_AXI_HP1_AWSIZE(2 downto 0) => B"000", S_AXI_HP1_AWVALID => '0', S_AXI_HP1_BID(5 downto 0) => NLW_inst_S_AXI_HP1_BID_UNCONNECTED(5 downto 0), S_AXI_HP1_BREADY => '0', S_AXI_HP1_BRESP(1 downto 0) => NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED(1 downto 0), S_AXI_HP1_BVALID => NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED, S_AXI_HP1_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED(2 downto 0), S_AXI_HP1_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP1_RDATA(63 downto 0) => NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED(63 downto 0), S_AXI_HP1_RDISSUECAP1_EN => '0', S_AXI_HP1_RID(5 downto 0) => NLW_inst_S_AXI_HP1_RID_UNCONNECTED(5 downto 0), S_AXI_HP1_RLAST => NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED, S_AXI_HP1_RREADY => '0', S_AXI_HP1_RRESP(1 downto 0) => NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED(1 downto 0), S_AXI_HP1_RVALID => NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED, S_AXI_HP1_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED(5 downto 0), S_AXI_HP1_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP1_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000", S_AXI_HP1_WID(5 downto 0) => B"000000", S_AXI_HP1_WLAST => '0', S_AXI_HP1_WREADY => NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED, S_AXI_HP1_WRISSUECAP1_EN => '0', S_AXI_HP1_WSTRB(7 downto 0) => B"00000000", S_AXI_HP1_WVALID => '0', S_AXI_HP2_ACLK => '0', S_AXI_HP2_ARADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP2_ARBURST(1 downto 0) => B"00", S_AXI_HP2_ARCACHE(3 downto 0) => B"0000", S_AXI_HP2_ARESETN => NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED, S_AXI_HP2_ARID(5 downto 0) => B"000000", S_AXI_HP2_ARLEN(3 downto 0) => B"0000", S_AXI_HP2_ARLOCK(1 downto 0) => B"00", S_AXI_HP2_ARPROT(2 downto 0) => B"000", S_AXI_HP2_ARQOS(3 downto 0) => B"0000", S_AXI_HP2_ARREADY => NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED, S_AXI_HP2_ARSIZE(2 downto 0) => B"000", S_AXI_HP2_ARVALID => '0', S_AXI_HP2_AWADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP2_AWBURST(1 downto 0) => B"00", S_AXI_HP2_AWCACHE(3 downto 0) => B"0000", S_AXI_HP2_AWID(5 downto 0) => B"000000", S_AXI_HP2_AWLEN(3 downto 0) => B"0000", S_AXI_HP2_AWLOCK(1 downto 0) => B"00", S_AXI_HP2_AWPROT(2 downto 0) => B"000", S_AXI_HP2_AWQOS(3 downto 0) => B"0000", S_AXI_HP2_AWREADY => NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED, S_AXI_HP2_AWSIZE(2 downto 0) => B"000", S_AXI_HP2_AWVALID => '0', S_AXI_HP2_BID(5 downto 0) => NLW_inst_S_AXI_HP2_BID_UNCONNECTED(5 downto 0), S_AXI_HP2_BREADY => '0', S_AXI_HP2_BRESP(1 downto 0) => NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED(1 downto 0), S_AXI_HP2_BVALID => NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED, S_AXI_HP2_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED(2 downto 0), S_AXI_HP2_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP2_RDATA(63 downto 0) => NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED(63 downto 0), S_AXI_HP2_RDISSUECAP1_EN => '0', S_AXI_HP2_RID(5 downto 0) => NLW_inst_S_AXI_HP2_RID_UNCONNECTED(5 downto 0), S_AXI_HP2_RLAST => NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED, S_AXI_HP2_RREADY => '0', S_AXI_HP2_RRESP(1 downto 0) => NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED(1 downto 0), S_AXI_HP2_RVALID => NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED, S_AXI_HP2_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED(5 downto 0), S_AXI_HP2_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP2_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000", S_AXI_HP2_WID(5 downto 0) => B"000000", S_AXI_HP2_WLAST => '0', S_AXI_HP2_WREADY => NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED, S_AXI_HP2_WRISSUECAP1_EN => '0', S_AXI_HP2_WSTRB(7 downto 0) => B"00000000", S_AXI_HP2_WVALID => '0', S_AXI_HP3_ACLK => '0', S_AXI_HP3_ARADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP3_ARBURST(1 downto 0) => B"00", S_AXI_HP3_ARCACHE(3 downto 0) => B"0000", S_AXI_HP3_ARESETN => NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED, S_AXI_HP3_ARID(5 downto 0) => B"000000", S_AXI_HP3_ARLEN(3 downto 0) => B"0000", S_AXI_HP3_ARLOCK(1 downto 0) => B"00", S_AXI_HP3_ARPROT(2 downto 0) => B"000", S_AXI_HP3_ARQOS(3 downto 0) => B"0000", S_AXI_HP3_ARREADY => NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED, S_AXI_HP3_ARSIZE(2 downto 0) => B"000", S_AXI_HP3_ARVALID => '0', S_AXI_HP3_AWADDR(31 downto 0) => B"00000000000000000000000000000000", S_AXI_HP3_AWBURST(1 downto 0) => B"00", S_AXI_HP3_AWCACHE(3 downto 0) => B"0000", S_AXI_HP3_AWID(5 downto 0) => B"000000", S_AXI_HP3_AWLEN(3 downto 0) => B"0000", S_AXI_HP3_AWLOCK(1 downto 0) => B"00", S_AXI_HP3_AWPROT(2 downto 0) => B"000", S_AXI_HP3_AWQOS(3 downto 0) => B"0000", S_AXI_HP3_AWREADY => NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED, S_AXI_HP3_AWSIZE(2 downto 0) => B"000", S_AXI_HP3_AWVALID => '0', S_AXI_HP3_BID(5 downto 0) => NLW_inst_S_AXI_HP3_BID_UNCONNECTED(5 downto 0), S_AXI_HP3_BREADY => '0', S_AXI_HP3_BRESP(1 downto 0) => NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED(1 downto 0), S_AXI_HP3_BVALID => NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED, S_AXI_HP3_RACOUNT(2 downto 0) => NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED(2 downto 0), S_AXI_HP3_RCOUNT(7 downto 0) => NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP3_RDATA(63 downto 0) => NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED(63 downto 0), S_AXI_HP3_RDISSUECAP1_EN => '0', S_AXI_HP3_RID(5 downto 0) => NLW_inst_S_AXI_HP3_RID_UNCONNECTED(5 downto 0), S_AXI_HP3_RLAST => NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED, S_AXI_HP3_RREADY => '0', S_AXI_HP3_RRESP(1 downto 0) => NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED(1 downto 0), S_AXI_HP3_RVALID => NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED, S_AXI_HP3_WACOUNT(5 downto 0) => NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED(5 downto 0), S_AXI_HP3_WCOUNT(7 downto 0) => NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED(7 downto 0), S_AXI_HP3_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000", S_AXI_HP3_WID(5 downto 0) => B"000000", S_AXI_HP3_WLAST => '0', S_AXI_HP3_WREADY => NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED, S_AXI_HP3_WRISSUECAP1_EN => '0', S_AXI_HP3_WSTRB(7 downto 0) => B"00000000", S_AXI_HP3_WVALID => '0', TRACE_CLK => '0', TRACE_CLK_OUT => NLW_inst_TRACE_CLK_OUT_UNCONNECTED, TRACE_CTL => NLW_inst_TRACE_CTL_UNCONNECTED, TRACE_DATA(1 downto 0) => NLW_inst_TRACE_DATA_UNCONNECTED(1 downto 0), TTC0_CLK0_IN => '0', TTC0_CLK1_IN => '0', TTC0_CLK2_IN => '0', TTC0_WAVE0_OUT => NLW_inst_TTC0_WAVE0_OUT_UNCONNECTED, TTC0_WAVE1_OUT => NLW_inst_TTC0_WAVE1_OUT_UNCONNECTED, TTC0_WAVE2_OUT => NLW_inst_TTC0_WAVE2_OUT_UNCONNECTED, TTC1_CLK0_IN => '0', TTC1_CLK1_IN => '0', TTC1_CLK2_IN => '0', TTC1_WAVE0_OUT => NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED, TTC1_WAVE1_OUT => NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED, TTC1_WAVE2_OUT => NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED, UART0_CTSN => '0', UART0_DCDN => '0', UART0_DSRN => '0', UART0_DTRN => NLW_inst_UART0_DTRN_UNCONNECTED, UART0_RIN => '0', UART0_RTSN => NLW_inst_UART0_RTSN_UNCONNECTED, UART0_RX => '1', UART0_TX => NLW_inst_UART0_TX_UNCONNECTED, UART1_CTSN => '0', UART1_DCDN => '0', UART1_DSRN => '0', UART1_DTRN => NLW_inst_UART1_DTRN_UNCONNECTED, UART1_RIN => '0', UART1_RTSN => NLW_inst_UART1_RTSN_UNCONNECTED, UART1_RX => '1', UART1_TX => NLW_inst_UART1_TX_UNCONNECTED, USB0_PORT_INDCTL(1 downto 0) => USB0_PORT_INDCTL(1 downto 0), USB0_VBUS_PWRFAULT => USB0_VBUS_PWRFAULT, USB0_VBUS_PWRSELECT => USB0_VBUS_PWRSELECT, USB1_PORT_INDCTL(1 downto 0) => NLW_inst_USB1_PORT_INDCTL_UNCONNECTED(1 downto 0), USB1_VBUS_PWRFAULT => '0', USB1_VBUS_PWRSELECT => NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED, WDT_CLK_IN => '0', WDT_RST_OUT => NLW_inst_WDT_RST_OUT_UNCONNECTED ); end STRUCTURE;
mit
ceb1472f799e7bceace4caf86be23ded
0.63915
2.765088
false
false
false
false
natsutan/NPU
fpga_implement/npu8/npu8.srcs/sources_1/ip/mult16_16/synth/mult16_16.vhd
1
5,681
-- (c) Copyright 1995-2017 Xilinx, Inc. All rights reserved. -- -- This file contains confidential and proprietary information -- of Xilinx, Inc. and is protected under U.S. and -- international copyright and other intellectual property -- laws. -- -- DISCLAIMER -- This disclaimer is not a license and does not grant any -- rights to the materials distributed herewith. Except as -- otherwise provided in a valid license issued to you by -- Xilinx, and to the maximum extent permitted by applicable -- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND -- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES -- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING -- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- -- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and -- (2) Xilinx shall not be liable (whether in contract or tort, -- including negligence, or under any other theory of -- liability) for any loss or damage of any kind or nature -- related to, arising under or in connection with these -- materials, including for any direct, or any indirect, -- special, incidental, or consequential loss or damage -- (including loss of data, profits, goodwill, or any type of -- loss or damage suffered as a result of any action brought -- by a third party) even if such damage or loss was -- reasonably foreseeable or Xilinx had been advised of the -- possibility of the same. -- -- CRITICAL APPLICATIONS -- Xilinx products are not designed or intended to be fail- -- safe, or for use in any application requiring fail-safe -- performance, such as life-support or safety devices or -- systems, Class III medical devices, nuclear facilities, -- applications related to the deployment of airbags, or any -- other applications that could lead to death, personal -- injury, or severe property or environmental damage -- (individually and collectively, "Critical -- Applications"). Customer assumes the sole risk and -- liability of any use of Xilinx products in Critical -- Applications, subject only to applicable laws and -- regulations governing limitations on product liability. -- -- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS -- PART OF THIS FILE AT ALL TIMES. -- -- DO NOT MODIFY THIS FILE. -- IP VLNV: xilinx.com:ip:mult_gen:12.0 -- IP Revision: 12 LIBRARY ieee; USE ieee.std_logic_1164.ALL; USE ieee.numeric_std.ALL; LIBRARY mult_gen_v12_0_12; USE mult_gen_v12_0_12.mult_gen_v12_0_12; ENTITY mult16_16 IS PORT ( CLK : IN STD_LOGIC; A : IN STD_LOGIC_VECTOR(15 DOWNTO 0); B : IN STD_LOGIC_VECTOR(15 DOWNTO 0); P : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) ); END mult16_16; ARCHITECTURE mult16_16_arch OF mult16_16 IS ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING; ATTRIBUTE DowngradeIPIdentifiedWarnings OF mult16_16_arch: ARCHITECTURE IS "yes"; COMPONENT mult_gen_v12_0_12 IS GENERIC ( C_VERBOSITY : INTEGER; C_MODEL_TYPE : INTEGER; C_OPTIMIZE_GOAL : INTEGER; C_XDEVICEFAMILY : STRING; C_HAS_CE : INTEGER; C_HAS_SCLR : INTEGER; C_LATENCY : INTEGER; C_A_WIDTH : INTEGER; C_A_TYPE : INTEGER; C_B_WIDTH : INTEGER; C_B_TYPE : INTEGER; C_OUT_HIGH : INTEGER; C_OUT_LOW : INTEGER; C_MULT_TYPE : INTEGER; C_CE_OVERRIDES_SCLR : INTEGER; C_CCM_IMP : INTEGER; C_B_VALUE : STRING; C_HAS_ZERO_DETECT : INTEGER; C_ROUND_OUTPUT : INTEGER; C_ROUND_PT : INTEGER ); PORT ( CLK : IN STD_LOGIC; A : IN STD_LOGIC_VECTOR(15 DOWNTO 0); B : IN STD_LOGIC_VECTOR(15 DOWNTO 0); CE : IN STD_LOGIC; SCLR : IN STD_LOGIC; P : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) ); END COMPONENT mult_gen_v12_0_12; ATTRIBUTE X_CORE_INFO : STRING; ATTRIBUTE X_CORE_INFO OF mult16_16_arch: ARCHITECTURE IS "mult_gen_v12_0_12,Vivado 2016.4"; ATTRIBUTE CHECK_LICENSE_TYPE : STRING; ATTRIBUTE CHECK_LICENSE_TYPE OF mult16_16_arch : ARCHITECTURE IS "mult16_16,mult_gen_v12_0_12,{}"; ATTRIBUTE CORE_GENERATION_INFO : STRING; ATTRIBUTE CORE_GENERATION_INFO OF mult16_16_arch: ARCHITECTURE IS "mult16_16,mult_gen_v12_0_12,{x_ipProduct=Vivado 2016.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=mult_gen,x_ipVersion=12.0,x_ipCoreRevision=12,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_VERBOSITY=0,C_MODEL_TYPE=0,C_OPTIMIZE_GOAL=1,C_XDEVICEFAMILY=kintexu,C_HAS_CE=0,C_HAS_SCLR=0,C_LATENCY=4,C_A_WIDTH=16,C_A_TYPE=1,C_B_WIDTH=16,C_B_TYPE=1,C_OUT_HIGH=31,C_OUT_LOW=24,C_MULT_TYPE=0,C_CE_OVERRIDES_SCLR=0,C_CCM_IMP=0,C_B_VALUE=10000001,C_HAS_ZERO_DETECT=0,C_ROUND_OUTPUT=0,C_ROUND_PT=0}"; ATTRIBUTE X_INTERFACE_INFO : STRING; ATTRIBUTE X_INTERFACE_INFO OF CLK: SIGNAL IS "xilinx.com:signal:clock:1.0 clk_intf CLK"; ATTRIBUTE X_INTERFACE_INFO OF A: SIGNAL IS "xilinx.com:signal:data:1.0 a_intf DATA"; ATTRIBUTE X_INTERFACE_INFO OF B: SIGNAL IS "xilinx.com:signal:data:1.0 b_intf DATA"; ATTRIBUTE X_INTERFACE_INFO OF P: SIGNAL IS "xilinx.com:signal:data:1.0 p_intf DATA"; BEGIN U0 : mult_gen_v12_0_12 GENERIC MAP ( C_VERBOSITY => 0, C_MODEL_TYPE => 0, C_OPTIMIZE_GOAL => 1, C_XDEVICEFAMILY => "kintexu", C_HAS_CE => 0, C_HAS_SCLR => 0, C_LATENCY => 4, C_A_WIDTH => 16, C_A_TYPE => 1, C_B_WIDTH => 16, C_B_TYPE => 1, C_OUT_HIGH => 31, C_OUT_LOW => 24, C_MULT_TYPE => 0, C_CE_OVERRIDES_SCLR => 0, C_CCM_IMP => 0, C_B_VALUE => "10000001", C_HAS_ZERO_DETECT => 0, C_ROUND_OUTPUT => 0, C_ROUND_PT => 0 ) PORT MAP ( CLK => CLK, A => A, B => B, CE => '1', SCLR => '0', P => P ); END mult16_16_arch;
bsd-3-clause
74ea9071f4514bb118475ef0a6c828e2
0.67981
3.363529
false
false
false
false
natsutan/NPU
fpga_implement/npu8/npu8.srcs/sources_1/ip/mul16_16/sim/mul16_16.vhd
1
4,803
-- (c) Copyright 1995-2017 Xilinx, Inc. All rights reserved. -- -- This file contains confidential and proprietary information -- of Xilinx, Inc. and is protected under U.S. and -- international copyright and other intellectual property -- laws. -- -- DISCLAIMER -- This disclaimer is not a license and does not grant any -- rights to the materials distributed herewith. Except as -- otherwise provided in a valid license issued to you by -- Xilinx, and to the maximum extent permitted by applicable -- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND -- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES -- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING -- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- -- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and -- (2) Xilinx shall not be liable (whether in contract or tort, -- including negligence, or under any other theory of -- liability) for any loss or damage of any kind or nature -- related to, arising under or in connection with these -- materials, including for any direct, or any indirect, -- special, incidental, or consequential loss or damage -- (including loss of data, profits, goodwill, or any type of -- loss or damage suffered as a result of any action brought -- by a third party) even if such damage or loss was -- reasonably foreseeable or Xilinx had been advised of the -- possibility of the same. -- -- CRITICAL APPLICATIONS -- Xilinx products are not designed or intended to be fail- -- safe, or for use in any application requiring fail-safe -- performance, such as life-support or safety devices or -- systems, Class III medical devices, nuclear facilities, -- applications related to the deployment of airbags, or any -- other applications that could lead to death, personal -- injury, or severe property or environmental damage -- (individually and collectively, "Critical -- Applications"). Customer assumes the sole risk and -- liability of any use of Xilinx products in Critical -- Applications, subject only to applicable laws and -- regulations governing limitations on product liability. -- -- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS -- PART OF THIS FILE AT ALL TIMES. -- -- DO NOT MODIFY THIS FILE. -- IP VLNV: xilinx.com:ip:mult_gen:12.0 -- IP Revision: 12 LIBRARY ieee; USE ieee.std_logic_1164.ALL; USE ieee.numeric_std.ALL; LIBRARY mult_gen_v12_0_12; USE mult_gen_v12_0_12.mult_gen_v12_0_12; ENTITY mul16_16 IS PORT ( CLK : IN STD_LOGIC; A : IN STD_LOGIC_VECTOR(15 DOWNTO 0); B : IN STD_LOGIC_VECTOR(15 DOWNTO 0); P : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ); END mul16_16; ARCHITECTURE mul16_16_arch OF mul16_16 IS ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING; ATTRIBUTE DowngradeIPIdentifiedWarnings OF mul16_16_arch: ARCHITECTURE IS "yes"; COMPONENT mult_gen_v12_0_12 IS GENERIC ( C_VERBOSITY : INTEGER; C_MODEL_TYPE : INTEGER; C_OPTIMIZE_GOAL : INTEGER; C_XDEVICEFAMILY : STRING; C_HAS_CE : INTEGER; C_HAS_SCLR : INTEGER; C_LATENCY : INTEGER; C_A_WIDTH : INTEGER; C_A_TYPE : INTEGER; C_B_WIDTH : INTEGER; C_B_TYPE : INTEGER; C_OUT_HIGH : INTEGER; C_OUT_LOW : INTEGER; C_MULT_TYPE : INTEGER; C_CE_OVERRIDES_SCLR : INTEGER; C_CCM_IMP : INTEGER; C_B_VALUE : STRING; C_HAS_ZERO_DETECT : INTEGER; C_ROUND_OUTPUT : INTEGER; C_ROUND_PT : INTEGER ); PORT ( CLK : IN STD_LOGIC; A : IN STD_LOGIC_VECTOR(15 DOWNTO 0); B : IN STD_LOGIC_VECTOR(15 DOWNTO 0); CE : IN STD_LOGIC; SCLR : IN STD_LOGIC; P : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ); END COMPONENT mult_gen_v12_0_12; ATTRIBUTE X_INTERFACE_INFO : STRING; ATTRIBUTE X_INTERFACE_INFO OF CLK: SIGNAL IS "xilinx.com:signal:clock:1.0 clk_intf CLK"; ATTRIBUTE X_INTERFACE_INFO OF A: SIGNAL IS "xilinx.com:signal:data:1.0 a_intf DATA"; ATTRIBUTE X_INTERFACE_INFO OF B: SIGNAL IS "xilinx.com:signal:data:1.0 b_intf DATA"; ATTRIBUTE X_INTERFACE_INFO OF P: SIGNAL IS "xilinx.com:signal:data:1.0 p_intf DATA"; BEGIN U0 : mult_gen_v12_0_12 GENERIC MAP ( C_VERBOSITY => 0, C_MODEL_TYPE => 0, C_OPTIMIZE_GOAL => 1, C_XDEVICEFAMILY => "kintexu", C_HAS_CE => 0, C_HAS_SCLR => 0, C_LATENCY => 4, C_A_WIDTH => 16, C_A_TYPE => 1, C_B_WIDTH => 16, C_B_TYPE => 1, C_OUT_HIGH => 31, C_OUT_LOW => 16, C_MULT_TYPE => 0, C_CE_OVERRIDES_SCLR => 0, C_CCM_IMP => 0, C_B_VALUE => "10000001", C_HAS_ZERO_DETECT => 0, C_ROUND_OUTPUT => 0, C_ROUND_PT => 0 ) PORT MAP ( CLK => CLK, A => A, B => B, CE => '1', SCLR => '0', P => P ); END mul16_16_arch;
bsd-3-clause
1cc178688259da9fa9b0d6dbdb7dfa00
0.665834
3.578987
false
false
false
false
drhodes/jade2hdl
app-data/vhdl/prelude.vhdl
1
10,183
------------------------------------------------------------------ -- VHDL PRELUDE -------------------------------------------------- -- /modmem1 ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_textio.all; use ieee.numeric_std.all; use ieee.numeric_std_unsigned.all; use std.textio.all; -- modmem2 -- this is a prototype, eventually will be generated from JADE -- memory unit parameters, but for now, it works for testing. entity modmem2 is port (ADDR_PORT1 : in std_logic_vector(1 downto 0); OE_PORT1 : in std_logic_vector(0 downto 0); WE_PORT1 : in std_logic_vector(0 downto 0); CLK_PORT1 : in std_logic_vector(0 downto 0); DATA_PORT1 : out std_logic_vector(1 downto 0)); end entity modmem2 ; architecture behavioral of modmem2 is type rom_array is array (NATURAL range <>) of std_logic_vector(1 downto 0); constant data0: std_logic_vector (1 downto 0) := "00"; constant data1: std_logic_vector (1 downto 0) := "01"; constant data2: std_logic_vector (1 downto 0) := "10"; constant data3: std_logic_vector (1 downto 0) := "11"; constant rom: rom_array := (data0, data1, data2, data3); begin process (CLK_PORT1, OE_PORT1) variable j: integer; begin j := to_integer(unsigned(ADDR_PORT1)); if falling_edge(CLK_PORT1(0)) then DATA_PORT1 <= rom(j) when (OE_PORT1 = "1") else "UU"; end if; end process; end architecture behavioral ; -- modmem1 -- this is a prototype, eventually will be generated from JADE -- memory unit parameters, but for now, it works for testing. library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; entity modmem1 is port (ADDR_PORT1 : in std_logic_vector(0 downto 0); OE_PORT1 : in std_logic_vector(0 downto 0); WE_PORT1 : in std_logic_vector(0 downto 0); CLK_PORT1 : in std_logic_vector(0 downto 0); DATA_PORT1 : out std_logic_vector(0 downto 0)); end entity modmem1 ; architecture behavioral of modmem1 is type rom_array is array (NATURAL range <>) of std_logic_vector(0 downto 0); constant data0: std_logic_vector (0 downto 0) := "0"; constant data1: std_logic_vector (0 downto 0) := "1"; constant rom: rom_array := (data0, data1); begin process (CLK_PORT1, OE_PORT1) variable j: integer; begin j := to_integer(unsigned(ADDR_PORT1)); if falling_edge(CLK_PORT1(0)) then DATA_PORT1 <= rom(j) when (OE_PORT1 = "1") else "U"; end if; end process; end architecture behavioral ; -- /gates/mod_gates_dreg ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_dreg is port (D : in std_logic_vector(0 downto 0); CLK : in std_logic_vector(0 downto 0); Q : out std_logic_vector(0 downto 0)); end entity mod_gates_dreg ; architecture behavioral of mod_gates_dreg is begin process begin wait until CLK="1"; Q <= D; end process; end architecture behavioral ; -- /gates/mod_gates_tristate ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_tristate is port (A : in std_logic_vector(0 downto 0); E : in std_logic_vector(0 downto 0); vout : out std_logic_vector(0 downto 0)); end entity mod_gates_tristate ; architecture behavioral of mod_gates_tristate is begin vout <= A when (E = "1") else "U"; end architecture behavioral ; -- /gates/and4 ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_and4 is port (a : in std_logic_vector(0 downto 0); b : in std_logic_vector(0 downto 0); c : in std_logic_vector(0 downto 0); d : in std_logic_vector(0 downto 0); vout : out std_logic_vector(0 downto 0)); end entity mod_gates_and4 ; architecture behavioral of mod_gates_and4 is begin vout <= a and b and c and d; end architecture behavioral ; -- /gates/nand4 ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_nand4 is port (a : in std_logic_vector(0 downto 0); b : in std_logic_vector(0 downto 0); c : in std_logic_vector(0 downto 0); d : in std_logic_vector(0 downto 0); vout : out std_logic_vector(0 downto 0)); end entity mod_gates_nand4 ; architecture behavioral of mod_gates_nand4 is begin vout <= not (a and b and c and d); end architecture behavioral ; -- /gates/nor4 ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_nor4 is port (a : in std_logic_vector(0 downto 0); b : in std_logic_vector(0 downto 0); c : in std_logic_vector(0 downto 0); d : in std_logic_vector(0 downto 0); vout : out std_logic_vector(0 downto 0)); end entity mod_gates_nor4 ; architecture behavioral of mod_gates_nor4 is begin vout <= not (a or b or c or d); end architecture behavioral ; -- /gates/and3 ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_and3 is port (a : in std_logic_vector(0 downto 0); b : in std_logic_vector(0 downto 0); c : in std_logic_vector(0 downto 0); vout : out std_logic_vector(0 downto 0)); end entity mod_gates_and3 ; architecture behavioral of mod_gates_and3 is begin vout <= a and b and c; end architecture behavioral ; -- /gates/nand2 ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_nand2 is port (a : in std_logic_vector(0 downto 0); b : in std_logic_vector(0 downto 0); vout : out std_logic_vector(0 downto 0)); end entity mod_gates_nand2 ; architecture behavioral of mod_gates_nand2 is begin vout <= a nand b; end architecture behavioral ; -- /gates/nor2 ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_nor2 is port (a : in std_logic_vector(0 downto 0); b : in std_logic_vector(0 downto 0); vout : out std_logic_vector(0 downto 0)); end entity mod_gates_nor2 ; architecture behavioral of mod_gates_nor2 is begin vout <= a nor b; end architecture behavioral ; -- /gates/mux2 ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_mux2 is port (D0 : in std_logic_vector(0 downto 0); D1 : in std_logic_vector(0 downto 0); S : in std_logic_vector(0 downto 0); Y : out std_logic_vector(0 downto 0)) ; end entity mod_gates_mux2 ; architecture behavioral of mod_gates_mux2 is begin Y <= D1 when (S = "1") else D0; end architecture behavioral ; -- /gates/mux4 ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_mux4 is port (D0 : in std_logic_vector(0 downto 0); D1 : in std_logic_vector(0 downto 0); D2 : in std_logic_vector(0 downto 0); D3 : in std_logic_vector(0 downto 0); S : in std_logic_vector(1 downto 0); Y : out std_logic_vector(0 downto 0)) ; end entity mod_gates_mux4 ; architecture behavioral of mod_gates_mux4 is begin process (D0, D1, D2, D3, S, Y) is begin if (S="00") then Y <= D0; elsif (S="01") then Y <= D1; elsif (S="10") then Y <= D2; elsif (S="11") then Y <= D3; else Y <= "X"; end if; end process; end architecture behavioral ; -- /gates/xor2 ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_xor2 is port (a : in std_logic_vector(0 downto 0); b : in std_logic_vector(0 downto 0); vout : out std_logic_vector(0 downto 0)) ; end entity mod_gates_xor2 ; architecture behavioral of mod_gates_xor2 is begin vout <= a xor b; end architecture behavioral ; -- /gates/and2 ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_and2 is port (a : in std_logic_vector(0 downto 0); b : in std_logic_vector(0 downto 0); vout : out std_logic_vector(0 downto 0)) ; end entity mod_gates_and2 ; architecture behavioral of mod_gates_and2 is begin vout <= a and b; end architecture behavioral ; -- /gates/inverter ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_inverter is port (a : in std_logic_vector(0 downto 0); vout : out std_logic_vector(0 downto 0)) ; end entity mod_gates_inverter ; architecture behavioral of mod_gates_inverter is begin vout <= not a; end architecture behavioral ; -- /gates/buffer ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_buffer is port (a : in std_logic_vector(0 downto 0); vout : out std_logic_vector(0 downto 0)) ; end entity mod_gates_buffer ; architecture behavioral of mod_gates_buffer is begin vout <= a; end architecture behavioral ; -- /gates/buffer_h ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_buffer_h is port (a : in std_logic_vector(0 downto 0); vout : out std_logic_vector(0 downto 0)) ; end entity mod_gates_buffer_h ; architecture behavioral of mod_gates_buffer_h is begin vout <= a; end architecture behavioral ; -- /gates/or2 ------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; entity mod_gates_or2 is port (a : in std_logic_vector(0 downto 0); b : in std_logic_vector(0 downto 0); vout : out std_logic_vector(0 downto 0)) ; end entity mod_gates_or2 ; architecture behavioral of mod_gates_or2 is begin vout <= a or b; end architecture behavioral ; -- END VHDL PRELUDE ---------------------------------------------- ------------------------------------------------------------------
bsd-3-clause
688bcb47550aad6b73db5d6e9ebfed04
0.581656
3.579262
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
vhdl/filter/iir/bq/filter_device_memory_blocks.vhdl
1
955
library ieee; use ieee.std_logic_1164.all; entity device_ram_blocks is generic ( INTENDED_DEVICE_FAMILY : string := "SmartFusion"; -- or "ZynqSoC" WIDTH_AD : natural := 10; -- WIDTH_RDAD = WIDTH_WRAD WIDTH_DATA : natural := 66; -- WIDTH_DATAIN = WIDTH_DATAOUT OUP_REG : string := "UNREGISTERED" -- Set to "CLOCK0" if ouput data is to be registered ); port( clock : in std_logic := '1'; aclr : in std_logic := '0'; rden : in std_logic := '1'; rdaddress : in std_logic_vector(WIDTH_AD-1 downto 0); data_in : in std_logic_vector(WIDTH_DATA-1 downto 0); wren : in std_logic := '0'; wraddress : in std_logic_vector(WIDTH_AD-1 downto 0); data_out : out std_logic_vector(WIDTH_DATA-1 downto 0) ); end entity device_ram_blocks; architecture arch of device_ram_blocks is begin end arch;
mit
5c0aae2a833e0161b27f1e98587e8dd2
0.567539
3.183333
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
vhdl/filter/moving-avg/tb_fir_moving_avg_time_mux_multiple.vhdl
1
6,024
library IEEE; use ieee.std_logic_1164.all; use ieee.numeric_std.all; use ieee.math_real.all; use ieee.std_logic_unsigned.all; -- Testbench for FIR Moving Average filter which averages L points entity Testbench is end Testbench; architecture test of Testbench is -- Constants to initialize generics of DUT constant L : natural := 256; constant L_BW : natural := natural(ceil(log2(real(L)))); constant R : natural := 16; constant R_BW : natural := natural(ceil(log2(real(R)))); constant M : natural := 16; constant M_BW : natural := natural(ceil(log2(real(M)))); constant W : natural := 16; -- Simulation control constant CLK_CYCLE_TIME : time := 10 ns; signal sim_end : boolean := false; signal sample_cnt : natural := 256;--natural(2**(W-1)); -- Signals to connect ports of DUT signal clk : std_logic := '0'; -- clock signal reset_n : std_logic := '0'; -- active low asynchronous reset signal fir_en : std_logic := '0'; -- handshake signal signal fir_in : std_logic_vector( W-1 downto 0 ) := ( others => '0' ); -- sample inout x[n] signal fir_out : std_logic_vector( W-1 downto 0 ) := ( others => '0' ); -- sample output y[n] signal fir_rdy : std_logic := '0'; -- handshake signal begin -- create instance of FIR Filter (DUT) DUT: entity work.fir(rtl) generic map ( L => L, -- L = Filter length or number of points to be averaged L_BW => L_BW, -- L_BW = Ceil(Log2(L)) R => R, -- R = Number of resources (adders and multiplexers) R_BW => R_BW, -- R_BW = Ceil(Log2(R)) M => M, -- M = L/R = Samples to be processed per resource (adder) M_BW => M_BW, -- M_BW = Ceil(Log2(M)) = number of select bits for M samples W => W -- W = Bit width of input and output sample data (signed) ) port map ( clk => clk, -- clock reset_n => reset_n, -- active low asynchronous reset fir_en => fir_en, -- handshake signal fir_in => fir_in, -- sample inout x[n] fir_out => fir_out, -- sample output y[n] fir_rdy => fir_rdy -- handshake signal ); -- Clock generation clk_gen: process begin if( not sim_end ) then clk <= '0'; wait for CLK_CYCLE_TIME/2; clk <= '1'; wait for CLK_CYCLE_TIME/2; else wait; end if; end process clk_gen; -- Reset generation reset_n <= '0', '1' after 1.3*CLK_CYCLE_TIME; -- test vectors stimulus : process variable seed1, seed2 : positive := 1; variable x: real := 0.0; variable en: std_logic := '0'; procedure apply_stimulus( constant en : in std_logic; constant x : in integer; constant DELAY: in time ) is begin fir_en <= en; fir_in <= std_logic_vector( to_signed( x, fir_in'LENGTH ) ); wait for DELAY; end procedure apply_stimulus; procedure apply_stimulus( constant en : in std_logic; constant x : in integer ) is begin fir_en <= en; fir_in <= std_logic_vector( to_signed( x, fir_in'LENGTH ) ); end procedure apply_stimulus; begin -- Reset en := '0'; x := 0.0; apply_stimulus( en, integer(x) ); wait until reset_n = '1'; for i in 1 to 4 loop wait until falling_edge( clk ); end loop; -- Enable filter and wait for M clock cycles (falling edges) en := '1'; apply_stimulus( en, integer(x) ); for i in 1 to M loop wait until falling_edge( clk ); end loop; -- Apply simple increasing stimulus for i in 0 to (sample_cnt-1) loop apply_stimulus( en, i+1, M*CLK_CYCLE_TIME ); end loop; -- Apply random stimulus for i in 0 to (sample_cnt-1) loop -- x = random number between 0.0 and 1.0 (exclusive) uniform( seed1, seed2, x ); apply_stimulus( en, integer(floor(x * real(2**W - 1))), M*CLK_CYCLE_TIME ); end loop; -- Apply upward trend stimulus for i in 0 to (sample_cnt-1) loop if ( i rem 4 = 0 ) then -- x = random number between 0.0 and 1.0 (exclusive) uniform( seed1, seed2, x ); apply_stimulus( en, integer(floor(x * real(2**W - 1))), M*CLK_CYCLE_TIME ); else apply_stimulus( en, i, M*CLK_CYCLE_TIME ); end if; end loop; -- Apply downward trend stimulus for i in (sample_cnt-1) downto 0 loop wait until falling_edge( clk ); if ( i rem 4 = 0 ) then -- x = random number between 0.0 and 1.0 (exclusive) uniform( seed1, seed2, x ); apply_stimulus( en, integer(floor(x * real(2**W - 1))), M*CLK_CYCLE_TIME ); else apply_stimulus( en, i, M*CLK_CYCLE_TIME ); end if; end loop; -- Disable the filter en := '0'; apply_stimulus( en, 0, M*CLK_CYCLE_TIME ); -- End simulation sim_end <= true; wait; end process stimulus; end architecture test;
mit
e97ba8d7696e91d3149f41e0f81aaaa6
0.473108
4.075778
false
false
false
false
MartinCura/SistDig-TP4
src/comps/adder.vhd
1
917
-- Sumador/Restador de N bits (A+-B) -- Implementado con N full adders en cascada. Si control = '1', resta. library ieee; use ieee.std_logic_1164.all; entity adder is generic (N:natural:=8); port( A: in std_logic_vector(N-1 downto 0); B: in std_logic_vector(N-1 downto 0); control: in std_logic; S: out std_logic_vector(N-1 downto 0); Cout: out std_logic ); end; architecture adder_beh of adder is signal Coutput: std_logic_vector(N downto 0); signal B_aux: std_logic_vector(N-1 downto 0); begin Coutput(0) <= control; ciclo: for i in 1 to N generate B_aux(i-1) <= B(i-1) XOR control; full_addr_1_bit_inst: entity work.full_addr_1_bit port map( A(i-1), B_aux(i-1), Coutput(i-1), S(i-1), Coutput(i) ); end generate; Cout <= Coutput(N); end;
gpl-3.0
c7a98e5a4e349dc3b8280f318978865c
0.559433
3.06689
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
xilinx-vivado/hls_tutorial_lab1/hls_tutorial_lab1.srcs/sources_1/bd/zybo_zynq_design/ip/zybo_zynq_design_auto_pc_0/zybo_zynq_design_auto_pc_0_sim_netlist.vhdl
1
518,793
-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved. -- -------------------------------------------------------------------------------- -- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018 -- Date : Sun Sep 22 02:35:49 2019 -- Host : varun-laptop running 64-bit Service Pack 1 (build 7601) -- Command : write_vhdl -force -mode funcsim -- d:/github/Digital-Hardware-Modelling/xilinx-vivado/hls_tutorial_lab1/hls_tutorial_lab1.srcs/sources_1/bd/zybo_zynq_design/ip/zybo_zynq_design_auto_pc_0/zybo_zynq_design_auto_pc_0_sim_netlist.vhdl -- Design : zybo_zynq_design_auto_pc_0 -- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or -- synthesized. This netlist cannot be used for SDF annotated simulation. -- Device : xc7z010clg400-1 -- -------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd is port ( next_pending_r_reg_0 : out STD_LOGIC; \axaddr_incr_reg[0]_0\ : out STD_LOGIC; Q : out STD_LOGIC_VECTOR ( 0 to 0 ); \axlen_cnt_reg[2]_0\ : out STD_LOGIC; \axaddr_incr_reg[11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 ); \m_axi_awaddr[11]\ : out STD_LOGIC; \m_axi_awaddr[5]\ : out STD_LOGIC; S : out STD_LOGIC_VECTOR ( 3 downto 0 ); incr_next_pending : in STD_LOGIC; aclk : in STD_LOGIC; sel_first_reg_0 : in STD_LOGIC; E : in STD_LOGIC_VECTOR ( 0 to 0 ); \m_payload_i_reg[46]\ : in STD_LOGIC_VECTOR ( 9 downto 0 ); \m_payload_i_reg[47]\ : in STD_LOGIC; \next\ : in STD_LOGIC; axaddr_incr : in STD_LOGIC_VECTOR ( 11 downto 0 ); \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 ); \state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 ); \state_reg[0]_rep\ : in STD_LOGIC ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd : entity is "axi_protocol_converter_v2_1_17_b2s_incr_cmd"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd is signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 ); signal \axaddr_incr[0]_i_1_n_0\ : STD_LOGIC; signal \axaddr_incr[10]_i_1_n_0\ : STD_LOGIC; signal \axaddr_incr[11]_i_1_n_0\ : STD_LOGIC; signal \axaddr_incr[11]_i_2_n_0\ : STD_LOGIC; signal \axaddr_incr[1]_i_1_n_0\ : STD_LOGIC; signal \axaddr_incr[2]_i_1_n_0\ : STD_LOGIC; signal \axaddr_incr[3]_i_11_n_0\ : STD_LOGIC; signal \axaddr_incr[3]_i_12_n_0\ : STD_LOGIC; signal \axaddr_incr[3]_i_13_n_0\ : STD_LOGIC; signal \axaddr_incr[3]_i_14_n_0\ : STD_LOGIC; signal \axaddr_incr[3]_i_1_n_0\ : STD_LOGIC; signal \axaddr_incr[4]_i_1_n_0\ : STD_LOGIC; signal \axaddr_incr[5]_i_1_n_0\ : STD_LOGIC; signal \axaddr_incr[6]_i_1_n_0\ : STD_LOGIC; signal \axaddr_incr[7]_i_1_n_0\ : STD_LOGIC; signal \axaddr_incr[8]_i_1_n_0\ : STD_LOGIC; signal \axaddr_incr[9]_i_1_n_0\ : STD_LOGIC; signal \^axaddr_incr_reg[0]_0\ : STD_LOGIC; signal \^axaddr_incr_reg[11]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 ); signal \axaddr_incr_reg[11]_i_4_n_1\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_4_n_2\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_4_n_3\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_4_n_4\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_4_n_5\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_4_n_6\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_4_n_7\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3_n_0\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3_n_1\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3_n_2\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3_n_3\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3_n_4\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3_n_5\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3_n_6\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3_n_7\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3_n_0\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3_n_1\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3_n_2\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3_n_3\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3_n_4\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3_n_5\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3_n_6\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3_n_7\ : STD_LOGIC; signal \axaddr_incr_reg_n_0_[5]\ : STD_LOGIC; signal \axlen_cnt[1]_i_1__0_n_0\ : STD_LOGIC; signal \axlen_cnt[2]_i_1_n_0\ : STD_LOGIC; signal \axlen_cnt[3]_i_2_n_0\ : STD_LOGIC; signal \axlen_cnt[4]_i_1_n_0\ : STD_LOGIC; signal \axlen_cnt[5]_i_1_n_0\ : STD_LOGIC; signal \axlen_cnt[6]_i_1_n_0\ : STD_LOGIC; signal \axlen_cnt[7]_i_2_n_0\ : STD_LOGIC; signal \axlen_cnt[7]_i_3_n_0\ : STD_LOGIC; signal \^axlen_cnt_reg[2]_0\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[1]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[2]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[3]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[4]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[5]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[6]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[7]\ : STD_LOGIC; signal next_pending_r_i_5_n_0 : STD_LOGIC; signal \NLW_axaddr_incr_reg[11]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \axaddr_incr[0]_i_1\ : label is "soft_lutpair116"; attribute SOFT_HLUTNM of \axaddr_incr[10]_i_1\ : label is "soft_lutpair117"; attribute SOFT_HLUTNM of \axaddr_incr[11]_i_2\ : label is "soft_lutpair116"; attribute SOFT_HLUTNM of \axaddr_incr[1]_i_1\ : label is "soft_lutpair117"; attribute SOFT_HLUTNM of \axaddr_incr[2]_i_1\ : label is "soft_lutpair115"; attribute SOFT_HLUTNM of \axaddr_incr[3]_i_1\ : label is "soft_lutpair120"; attribute SOFT_HLUTNM of \axaddr_incr[4]_i_1\ : label is "soft_lutpair118"; attribute SOFT_HLUTNM of \axaddr_incr[5]_i_1\ : label is "soft_lutpair119"; attribute SOFT_HLUTNM of \axaddr_incr[6]_i_1\ : label is "soft_lutpair119"; attribute SOFT_HLUTNM of \axaddr_incr[7]_i_1\ : label is "soft_lutpair120"; attribute SOFT_HLUTNM of \axaddr_incr[8]_i_1\ : label is "soft_lutpair118"; attribute SOFT_HLUTNM of \axaddr_incr[9]_i_1\ : label is "soft_lutpair115"; attribute SOFT_HLUTNM of \axlen_cnt[4]_i_1\ : label is "soft_lutpair112"; attribute SOFT_HLUTNM of \axlen_cnt[6]_i_1\ : label is "soft_lutpair114"; attribute SOFT_HLUTNM of \axlen_cnt[7]_i_2\ : label is "soft_lutpair114"; attribute SOFT_HLUTNM of \axlen_cnt[7]_i_3\ : label is "soft_lutpair112"; attribute SOFT_HLUTNM of \m_axi_awaddr[11]_INST_0_i_1\ : label is "soft_lutpair113"; attribute SOFT_HLUTNM of \m_axi_awaddr[5]_INST_0_i_1\ : label is "soft_lutpair113"; begin Q(0) <= \^q\(0); \axaddr_incr_reg[0]_0\ <= \^axaddr_incr_reg[0]_0\; \axaddr_incr_reg[11]_0\(10 downto 0) <= \^axaddr_incr_reg[11]_0\(10 downto 0); \axlen_cnt_reg[2]_0\ <= \^axlen_cnt_reg[2]_0\; \axaddr_incr[0]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => axaddr_incr(0), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[3]_i_3_n_7\, O => \axaddr_incr[0]_i_1_n_0\ ); \axaddr_incr[10]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => axaddr_incr(10), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[11]_i_4_n_5\, O => \axaddr_incr[10]_i_1_n_0\ ); \axaddr_incr[11]_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"E" ) port map ( I0 => \^axaddr_incr_reg[0]_0\, I1 => \next\, O => \axaddr_incr[11]_i_1_n_0\ ); \axaddr_incr[11]_i_2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => axaddr_incr(11), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[11]_i_4_n_4\, O => \axaddr_incr[11]_i_2_n_0\ ); \axaddr_incr[1]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => axaddr_incr(1), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[3]_i_3_n_6\, O => \axaddr_incr[1]_i_1_n_0\ ); \axaddr_incr[2]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => axaddr_incr(2), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[3]_i_3_n_5\, O => \axaddr_incr[2]_i_1_n_0\ ); \axaddr_incr[3]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => axaddr_incr(3), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[3]_i_3_n_4\, O => \axaddr_incr[3]_i_1_n_0\ ); \axaddr_incr[3]_i_10\: unisim.vcomponents.LUT4 generic map( INIT => X"0102" ) port map ( I0 => \m_payload_i_reg[46]\(0), I1 => \m_payload_i_reg[46]\(6), I2 => \m_payload_i_reg[46]\(5), I3 => \next\, O => S(0) ); \axaddr_incr[3]_i_11\: unisim.vcomponents.LUT3 generic map( INIT => X"6A" ) port map ( I0 => \^axaddr_incr_reg[11]_0\(3), I1 => \m_payload_i_reg[46]\(5), I2 => \m_payload_i_reg[46]\(6), O => \axaddr_incr[3]_i_11_n_0\ ); \axaddr_incr[3]_i_12\: unisim.vcomponents.LUT3 generic map( INIT => X"9A" ) port map ( I0 => \^axaddr_incr_reg[11]_0\(2), I1 => \m_payload_i_reg[46]\(5), I2 => \m_payload_i_reg[46]\(6), O => \axaddr_incr[3]_i_12_n_0\ ); \axaddr_incr[3]_i_13\: unisim.vcomponents.LUT3 generic map( INIT => X"9A" ) port map ( I0 => \^axaddr_incr_reg[11]_0\(1), I1 => \m_payload_i_reg[46]\(6), I2 => \m_payload_i_reg[46]\(5), O => \axaddr_incr[3]_i_13_n_0\ ); \axaddr_incr[3]_i_14\: unisim.vcomponents.LUT3 generic map( INIT => X"A9" ) port map ( I0 => \^axaddr_incr_reg[11]_0\(0), I1 => \m_payload_i_reg[46]\(5), I2 => \m_payload_i_reg[46]\(6), O => \axaddr_incr[3]_i_14_n_0\ ); \axaddr_incr[3]_i_7\: unisim.vcomponents.LUT4 generic map( INIT => X"6AAA" ) port map ( I0 => \m_payload_i_reg[46]\(3), I1 => \m_payload_i_reg[46]\(6), I2 => \m_payload_i_reg[46]\(5), I3 => \next\, O => S(3) ); \axaddr_incr[3]_i_8\: unisim.vcomponents.LUT4 generic map( INIT => X"262A" ) port map ( I0 => \m_payload_i_reg[46]\(2), I1 => \m_payload_i_reg[46]\(6), I2 => \m_payload_i_reg[46]\(5), I3 => \next\, O => S(2) ); \axaddr_incr[3]_i_9\: unisim.vcomponents.LUT4 generic map( INIT => X"060A" ) port map ( I0 => \m_payload_i_reg[46]\(1), I1 => \m_payload_i_reg[46]\(5), I2 => \m_payload_i_reg[46]\(6), I3 => \next\, O => S(1) ); \axaddr_incr[4]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => axaddr_incr(4), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[7]_i_3_n_7\, O => \axaddr_incr[4]_i_1_n_0\ ); \axaddr_incr[5]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => axaddr_incr(5), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[7]_i_3_n_6\, O => \axaddr_incr[5]_i_1_n_0\ ); \axaddr_incr[6]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => axaddr_incr(6), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[7]_i_3_n_5\, O => \axaddr_incr[6]_i_1_n_0\ ); \axaddr_incr[7]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => axaddr_incr(7), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[7]_i_3_n_4\, O => \axaddr_incr[7]_i_1_n_0\ ); \axaddr_incr[8]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => axaddr_incr(8), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[11]_i_4_n_7\, O => \axaddr_incr[8]_i_1_n_0\ ); \axaddr_incr[9]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => axaddr_incr(9), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[11]_i_4_n_6\, O => \axaddr_incr[9]_i_1_n_0\ ); \axaddr_incr_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \axaddr_incr[11]_i_1_n_0\, D => \axaddr_incr[0]_i_1_n_0\, Q => \^axaddr_incr_reg[11]_0\(0), R => '0' ); \axaddr_incr_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \axaddr_incr[11]_i_1_n_0\, D => \axaddr_incr[10]_i_1_n_0\, Q => \^axaddr_incr_reg[11]_0\(9), R => '0' ); \axaddr_incr_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \axaddr_incr[11]_i_1_n_0\, D => \axaddr_incr[11]_i_2_n_0\, Q => \^axaddr_incr_reg[11]_0\(10), R => '0' ); \axaddr_incr_reg[11]_i_4\: unisim.vcomponents.CARRY4 port map ( CI => \axaddr_incr_reg[7]_i_3_n_0\, CO(3) => \NLW_axaddr_incr_reg[11]_i_4_CO_UNCONNECTED\(3), CO(2) => \axaddr_incr_reg[11]_i_4_n_1\, CO(1) => \axaddr_incr_reg[11]_i_4_n_2\, CO(0) => \axaddr_incr_reg[11]_i_4_n_3\, CYINIT => '0', DI(3 downto 0) => B"0000", O(3) => \axaddr_incr_reg[11]_i_4_n_4\, O(2) => \axaddr_incr_reg[11]_i_4_n_5\, O(1) => \axaddr_incr_reg[11]_i_4_n_6\, O(0) => \axaddr_incr_reg[11]_i_4_n_7\, S(3 downto 0) => \^axaddr_incr_reg[11]_0\(10 downto 7) ); \axaddr_incr_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \axaddr_incr[11]_i_1_n_0\, D => \axaddr_incr[1]_i_1_n_0\, Q => \^axaddr_incr_reg[11]_0\(1), R => '0' ); \axaddr_incr_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \axaddr_incr[11]_i_1_n_0\, D => \axaddr_incr[2]_i_1_n_0\, Q => \^axaddr_incr_reg[11]_0\(2), R => '0' ); \axaddr_incr_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \axaddr_incr[11]_i_1_n_0\, D => \axaddr_incr[3]_i_1_n_0\, Q => \^axaddr_incr_reg[11]_0\(3), R => '0' ); \axaddr_incr_reg[3]_i_3\: unisim.vcomponents.CARRY4 port map ( CI => '0', CO(3) => \axaddr_incr_reg[3]_i_3_n_0\, CO(2) => \axaddr_incr_reg[3]_i_3_n_1\, CO(1) => \axaddr_incr_reg[3]_i_3_n_2\, CO(0) => \axaddr_incr_reg[3]_i_3_n_3\, CYINIT => '0', DI(3 downto 0) => \^axaddr_incr_reg[11]_0\(3 downto 0), O(3) => \axaddr_incr_reg[3]_i_3_n_4\, O(2) => \axaddr_incr_reg[3]_i_3_n_5\, O(1) => \axaddr_incr_reg[3]_i_3_n_6\, O(0) => \axaddr_incr_reg[3]_i_3_n_7\, S(3) => \axaddr_incr[3]_i_11_n_0\, S(2) => \axaddr_incr[3]_i_12_n_0\, S(1) => \axaddr_incr[3]_i_13_n_0\, S(0) => \axaddr_incr[3]_i_14_n_0\ ); \axaddr_incr_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \axaddr_incr[11]_i_1_n_0\, D => \axaddr_incr[4]_i_1_n_0\, Q => \^axaddr_incr_reg[11]_0\(4), R => '0' ); \axaddr_incr_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \axaddr_incr[11]_i_1_n_0\, D => \axaddr_incr[5]_i_1_n_0\, Q => \axaddr_incr_reg_n_0_[5]\, R => '0' ); \axaddr_incr_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \axaddr_incr[11]_i_1_n_0\, D => \axaddr_incr[6]_i_1_n_0\, Q => \^axaddr_incr_reg[11]_0\(5), R => '0' ); \axaddr_incr_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \axaddr_incr[11]_i_1_n_0\, D => \axaddr_incr[7]_i_1_n_0\, Q => \^axaddr_incr_reg[11]_0\(6), R => '0' ); \axaddr_incr_reg[7]_i_3\: unisim.vcomponents.CARRY4 port map ( CI => \axaddr_incr_reg[3]_i_3_n_0\, CO(3) => \axaddr_incr_reg[7]_i_3_n_0\, CO(2) => \axaddr_incr_reg[7]_i_3_n_1\, CO(1) => \axaddr_incr_reg[7]_i_3_n_2\, CO(0) => \axaddr_incr_reg[7]_i_3_n_3\, CYINIT => '0', DI(3 downto 0) => B"0000", O(3) => \axaddr_incr_reg[7]_i_3_n_4\, O(2) => \axaddr_incr_reg[7]_i_3_n_5\, O(1) => \axaddr_incr_reg[7]_i_3_n_6\, O(0) => \axaddr_incr_reg[7]_i_3_n_7\, S(3 downto 2) => \^axaddr_incr_reg[11]_0\(6 downto 5), S(1) => \axaddr_incr_reg_n_0_[5]\, S(0) => \^axaddr_incr_reg[11]_0\(4) ); \axaddr_incr_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \axaddr_incr[11]_i_1_n_0\, D => \axaddr_incr[8]_i_1_n_0\, Q => \^axaddr_incr_reg[11]_0\(7), R => '0' ); \axaddr_incr_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \axaddr_incr[11]_i_1_n_0\, D => \axaddr_incr[9]_i_1_n_0\, Q => \^axaddr_incr_reg[11]_0\(8), R => '0' ); \axlen_cnt[1]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"F88F8888" ) port map ( I0 => E(0), I1 => \m_payload_i_reg[46]\(8), I2 => \axlen_cnt_reg_n_0_[1]\, I3 => \^q\(0), I4 => \^axlen_cnt_reg[2]_0\, O => \axlen_cnt[1]_i_1__0_n_0\ ); \axlen_cnt[2]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFA900A900A900" ) port map ( I0 => \axlen_cnt_reg_n_0_[2]\, I1 => \^q\(0), I2 => \axlen_cnt_reg_n_0_[1]\, I3 => \^axlen_cnt_reg[2]_0\, I4 => E(0), I5 => \m_payload_i_reg[46]\(9), O => \axlen_cnt[2]_i_1_n_0\ ); \axlen_cnt[3]_i_2\: unisim.vcomponents.LUT6 generic map( INIT => X"EEEEEEEBAAAAAAAA" ) port map ( I0 => \m_payload_i_reg[47]\, I1 => \axlen_cnt_reg_n_0_[3]\, I2 => \axlen_cnt_reg_n_0_[2]\, I3 => \axlen_cnt_reg_n_0_[1]\, I4 => \^q\(0), I5 => \^axlen_cnt_reg[2]_0\, O => \axlen_cnt[3]_i_2_n_0\ ); \axlen_cnt[4]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"AAAAAAA9" ) port map ( I0 => \axlen_cnt_reg_n_0_[4]\, I1 => \axlen_cnt_reg_n_0_[3]\, I2 => \axlen_cnt_reg_n_0_[2]\, I3 => \axlen_cnt_reg_n_0_[1]\, I4 => \^q\(0), O => \axlen_cnt[4]_i_1_n_0\ ); \axlen_cnt[5]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"AAAAAAAAAAAAAAA9" ) port map ( I0 => \axlen_cnt_reg_n_0_[5]\, I1 => \axlen_cnt_reg_n_0_[4]\, I2 => \^q\(0), I3 => \axlen_cnt_reg_n_0_[1]\, I4 => \axlen_cnt_reg_n_0_[2]\, I5 => \axlen_cnt_reg_n_0_[3]\, O => \axlen_cnt[5]_i_1_n_0\ ); \axlen_cnt[6]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"9A" ) port map ( I0 => \axlen_cnt_reg_n_0_[6]\, I1 => \axlen_cnt_reg_n_0_[5]\, I2 => \axlen_cnt[7]_i_3_n_0\, O => \axlen_cnt[6]_i_1_n_0\ ); \axlen_cnt[7]_i_2\: unisim.vcomponents.LUT4 generic map( INIT => X"A9AA" ) port map ( I0 => \axlen_cnt_reg_n_0_[7]\, I1 => \axlen_cnt_reg_n_0_[6]\, I2 => \axlen_cnt_reg_n_0_[5]\, I3 => \axlen_cnt[7]_i_3_n_0\, O => \axlen_cnt[7]_i_2_n_0\ ); \axlen_cnt[7]_i_3\: unisim.vcomponents.LUT5 generic map( INIT => X"00000001" ) port map ( I0 => \axlen_cnt_reg_n_0_[3]\, I1 => \axlen_cnt_reg_n_0_[2]\, I2 => \axlen_cnt_reg_n_0_[1]\, I3 => \^q\(0), I4 => \axlen_cnt_reg_n_0_[4]\, O => \axlen_cnt[7]_i_3_n_0\ ); \axlen_cnt_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \state_reg[1]\(0), Q => \^q\(0), R => '0' ); \axlen_cnt_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axlen_cnt[1]_i_1__0_n_0\, Q => \axlen_cnt_reg_n_0_[1]\, R => '0' ); \axlen_cnt_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axlen_cnt[2]_i_1_n_0\, Q => \axlen_cnt_reg_n_0_[2]\, R => '0' ); \axlen_cnt_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axlen_cnt[3]_i_2_n_0\, Q => \axlen_cnt_reg_n_0_[3]\, R => '0' ); \axlen_cnt_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axlen_cnt[4]_i_1_n_0\, Q => \axlen_cnt_reg_n_0_[4]\, R => \state_reg[0]_rep\ ); \axlen_cnt_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axlen_cnt[5]_i_1_n_0\, Q => \axlen_cnt_reg_n_0_[5]\, R => \state_reg[0]_rep\ ); \axlen_cnt_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axlen_cnt[6]_i_1_n_0\, Q => \axlen_cnt_reg_n_0_[6]\, R => \state_reg[0]_rep\ ); \axlen_cnt_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axlen_cnt[7]_i_2_n_0\, Q => \axlen_cnt_reg_n_0_[7]\, R => \state_reg[0]_rep\ ); \m_axi_awaddr[11]_INST_0_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"B" ) port map ( I0 => \^axaddr_incr_reg[0]_0\, I1 => \m_payload_i_reg[46]\(7), O => \m_axi_awaddr[11]\ ); \m_axi_awaddr[5]_INST_0_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"EF40" ) port map ( I0 => \^axaddr_incr_reg[0]_0\, I1 => \axaddr_incr_reg_n_0_[5]\, I2 => \m_payload_i_reg[46]\(7), I3 => \m_payload_i_reg[46]\(4), O => \m_axi_awaddr[5]\ ); \next_pending_r_i_3__0\: unisim.vcomponents.LUT5 generic map( INIT => X"55545555" ) port map ( I0 => E(0), I1 => \axlen_cnt_reg_n_0_[7]\, I2 => \axlen_cnt_reg_n_0_[5]\, I3 => \axlen_cnt_reg_n_0_[6]\, I4 => next_pending_r_i_5_n_0, O => \^axlen_cnt_reg[2]_0\ ); next_pending_r_i_5: unisim.vcomponents.LUT4 generic map( INIT => X"0001" ) port map ( I0 => \axlen_cnt_reg_n_0_[1]\, I1 => \axlen_cnt_reg_n_0_[4]\, I2 => \axlen_cnt_reg_n_0_[2]\, I3 => \axlen_cnt_reg_n_0_[3]\, O => next_pending_r_i_5_n_0 ); next_pending_r_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => incr_next_pending, Q => next_pending_r_reg_0, R => '0' ); sel_first_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => sel_first_reg_0, Q => \^axaddr_incr_reg[0]_0\, R => '0' ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd_2 is port ( incr_next_pending : out STD_LOGIC; \axaddr_incr_reg[0]_0\ : out STD_LOGIC; \axlen_cnt_reg[0]_0\ : out STD_LOGIC; \axaddr_incr_reg[11]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 ); \m_axi_araddr[11]\ : out STD_LOGIC; \m_axi_araddr[5]\ : out STD_LOGIC; \m_axi_araddr[3]\ : out STD_LOGIC; \m_axi_araddr[2]\ : out STD_LOGIC; \m_axi_araddr[1]\ : out STD_LOGIC; S : out STD_LOGIC_VECTOR ( 3 downto 0 ); aclk : in STD_LOGIC; sel_first_reg_0 : in STD_LOGIC; E : in STD_LOGIC_VECTOR ( 0 to 0 ); Q : in STD_LOGIC_VECTOR ( 10 downto 0 ); \m_payload_i_reg[47]\ : in STD_LOGIC; \state_reg[1]_rep\ : in STD_LOGIC; \m_payload_i_reg[47]_0\ : in STD_LOGIC; O : in STD_LOGIC_VECTOR ( 3 downto 0 ); \m_payload_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); \m_payload_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); si_rs_arvalid : in STD_LOGIC; \state_reg[0]_rep\ : in STD_LOGIC; m_valid_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 ); \state_reg[1]\ : in STD_LOGIC; sel_first_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 ); \state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 ); m_axi_arready : in STD_LOGIC ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd_2 : entity is "axi_protocol_converter_v2_1_17_b2s_incr_cmd"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd_2; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd_2 is signal \axaddr_incr[0]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_incr[10]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_incr[11]_i_2__0_n_0\ : STD_LOGIC; signal \axaddr_incr[1]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_incr[2]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_incr[3]_i_11_n_0\ : STD_LOGIC; signal \axaddr_incr[3]_i_12_n_0\ : STD_LOGIC; signal \axaddr_incr[3]_i_13_n_0\ : STD_LOGIC; signal \axaddr_incr[3]_i_14_n_0\ : STD_LOGIC; signal \axaddr_incr[3]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_incr[4]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_incr[5]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_incr[6]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_incr[7]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_incr[8]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_incr[9]_i_1__0_n_0\ : STD_LOGIC; signal \^axaddr_incr_reg[0]_0\ : STD_LOGIC; signal \^axaddr_incr_reg[11]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 ); signal \axaddr_incr_reg[11]_i_4__0_n_1\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_4__0_n_2\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_4__0_n_3\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_4__0_n_4\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_4__0_n_5\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_4__0_n_6\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_4__0_n_7\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3__0_n_0\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3__0_n_1\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3__0_n_2\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3__0_n_3\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3__0_n_4\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3__0_n_5\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3__0_n_6\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_3__0_n_7\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3__0_n_0\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3__0_n_1\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3__0_n_2\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3__0_n_3\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3__0_n_4\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3__0_n_5\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3__0_n_6\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_3__0_n_7\ : STD_LOGIC; signal \axaddr_incr_reg_n_0_[1]\ : STD_LOGIC; signal \axaddr_incr_reg_n_0_[2]\ : STD_LOGIC; signal \axaddr_incr_reg_n_0_[3]\ : STD_LOGIC; signal \axaddr_incr_reg_n_0_[5]\ : STD_LOGIC; signal \axlen_cnt[0]_i_1__2_n_0\ : STD_LOGIC; signal \axlen_cnt[1]_i_1__1_n_0\ : STD_LOGIC; signal \axlen_cnt[2]_i_1__1_n_0\ : STD_LOGIC; signal \axlen_cnt[3]_i_2__0_n_0\ : STD_LOGIC; signal \axlen_cnt[4]_i_1__0_n_0\ : STD_LOGIC; signal \axlen_cnt[5]_i_1__0_n_0\ : STD_LOGIC; signal \axlen_cnt[6]_i_1__0_n_0\ : STD_LOGIC; signal \axlen_cnt[7]_i_2__0_n_0\ : STD_LOGIC; signal \axlen_cnt[7]_i_3__0_n_0\ : STD_LOGIC; signal \^axlen_cnt_reg[0]_0\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[0]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[1]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[2]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[3]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[4]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[5]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[6]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[7]\ : STD_LOGIC; signal \^incr_next_pending\ : STD_LOGIC; signal \next_pending_r_i_2__0_n_0\ : STD_LOGIC; signal \next_pending_r_i_4__0_n_0\ : STD_LOGIC; signal next_pending_r_reg_n_0 : STD_LOGIC; signal \NLW_axaddr_incr_reg[11]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \axaddr_incr[0]_i_1__0\ : label is "soft_lutpair12"; attribute SOFT_HLUTNM of \axaddr_incr[10]_i_1__0\ : label is "soft_lutpair12"; attribute SOFT_HLUTNM of \axaddr_incr[11]_i_2__0\ : label is "soft_lutpair11"; attribute SOFT_HLUTNM of \axaddr_incr[1]_i_1__0\ : label is "soft_lutpair15"; attribute SOFT_HLUTNM of \axaddr_incr[2]_i_1__0\ : label is "soft_lutpair15"; attribute SOFT_HLUTNM of \axaddr_incr[3]_i_1__0\ : label is "soft_lutpair13"; attribute SOFT_HLUTNM of \axaddr_incr[4]_i_1__0\ : label is "soft_lutpair14"; attribute SOFT_HLUTNM of \axaddr_incr[5]_i_1__0\ : label is "soft_lutpair11"; attribute SOFT_HLUTNM of \axaddr_incr[6]_i_1__0\ : label is "soft_lutpair14"; attribute SOFT_HLUTNM of \axaddr_incr[7]_i_1__0\ : label is "soft_lutpair10"; attribute SOFT_HLUTNM of \axaddr_incr[8]_i_1__0\ : label is "soft_lutpair13"; attribute SOFT_HLUTNM of \axaddr_incr[9]_i_1__0\ : label is "soft_lutpair10"; attribute SOFT_HLUTNM of \axlen_cnt[3]_i_4\ : label is "soft_lutpair7"; attribute SOFT_HLUTNM of \axlen_cnt[4]_i_1__0\ : label is "soft_lutpair6"; attribute SOFT_HLUTNM of \axlen_cnt[6]_i_1__0\ : label is "soft_lutpair9"; attribute SOFT_HLUTNM of \axlen_cnt[7]_i_2__0\ : label is "soft_lutpair9"; attribute SOFT_HLUTNM of \axlen_cnt[7]_i_3__0\ : label is "soft_lutpair6"; attribute SOFT_HLUTNM of \m_axi_araddr[11]_INST_0_i_1\ : label is "soft_lutpair8"; attribute SOFT_HLUTNM of \m_axi_araddr[1]_INST_0_i_1\ : label is "soft_lutpair8"; attribute SOFT_HLUTNM of \next_pending_r_i_2__0\ : label is "soft_lutpair7"; begin \axaddr_incr_reg[0]_0\ <= \^axaddr_incr_reg[0]_0\; \axaddr_incr_reg[11]_0\(7 downto 0) <= \^axaddr_incr_reg[11]_0\(7 downto 0); \axlen_cnt_reg[0]_0\ <= \^axlen_cnt_reg[0]_0\; incr_next_pending <= \^incr_next_pending\; \axaddr_incr[0]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \m_payload_i_reg[3]\(0), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[3]_i_3__0_n_7\, O => \axaddr_incr[0]_i_1__0_n_0\ ); \axaddr_incr[10]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => O(2), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[11]_i_4__0_n_5\, O => \axaddr_incr[10]_i_1__0_n_0\ ); \axaddr_incr[11]_i_2__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => O(3), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[11]_i_4__0_n_4\, O => \axaddr_incr[11]_i_2__0_n_0\ ); \axaddr_incr[1]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \m_payload_i_reg[3]\(1), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[3]_i_3__0_n_6\, O => \axaddr_incr[1]_i_1__0_n_0\ ); \axaddr_incr[2]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \m_payload_i_reg[3]\(2), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[3]_i_3__0_n_5\, O => \axaddr_incr[2]_i_1__0_n_0\ ); \axaddr_incr[3]_i_10\: unisim.vcomponents.LUT6 generic map( INIT => X"0201020202020202" ) port map ( I0 => Q(0), I1 => Q(6), I2 => Q(5), I3 => \state_reg[1]_0\(1), I4 => \state_reg[1]_0\(0), I5 => m_axi_arready, O => S(0) ); \axaddr_incr[3]_i_11\: unisim.vcomponents.LUT3 generic map( INIT => X"6A" ) port map ( I0 => \axaddr_incr_reg_n_0_[3]\, I1 => Q(5), I2 => Q(6), O => \axaddr_incr[3]_i_11_n_0\ ); \axaddr_incr[3]_i_12\: unisim.vcomponents.LUT3 generic map( INIT => X"9A" ) port map ( I0 => \axaddr_incr_reg_n_0_[2]\, I1 => Q(5), I2 => Q(6), O => \axaddr_incr[3]_i_12_n_0\ ); \axaddr_incr[3]_i_13\: unisim.vcomponents.LUT3 generic map( INIT => X"9A" ) port map ( I0 => \axaddr_incr_reg_n_0_[1]\, I1 => Q(6), I2 => Q(5), O => \axaddr_incr[3]_i_13_n_0\ ); \axaddr_incr[3]_i_14\: unisim.vcomponents.LUT3 generic map( INIT => X"A9" ) port map ( I0 => \^axaddr_incr_reg[11]_0\(0), I1 => Q(5), I2 => Q(6), O => \axaddr_incr[3]_i_14_n_0\ ); \axaddr_incr[3]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \m_payload_i_reg[3]\(3), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[3]_i_3__0_n_4\, O => \axaddr_incr[3]_i_1__0_n_0\ ); \axaddr_incr[3]_i_7\: unisim.vcomponents.LUT6 generic map( INIT => X"AA6AAAAAAAAAAAAA" ) port map ( I0 => Q(3), I1 => Q(6), I2 => Q(5), I3 => \state_reg[1]_0\(1), I4 => \state_reg[1]_0\(0), I5 => m_axi_arready, O => S(3) ); \axaddr_incr[3]_i_8\: unisim.vcomponents.LUT6 generic map( INIT => X"2A262A2A2A2A2A2A" ) port map ( I0 => Q(2), I1 => Q(6), I2 => Q(5), I3 => \state_reg[1]_0\(1), I4 => \state_reg[1]_0\(0), I5 => m_axi_arready, O => S(2) ); \axaddr_incr[3]_i_9\: unisim.vcomponents.LUT6 generic map( INIT => X"0A060A0A0A0A0A0A" ) port map ( I0 => Q(1), I1 => Q(5), I2 => Q(6), I3 => \state_reg[1]_0\(1), I4 => \state_reg[1]_0\(0), I5 => m_axi_arready, O => S(1) ); \axaddr_incr[4]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \m_payload_i_reg[7]\(0), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[7]_i_3__0_n_7\, O => \axaddr_incr[4]_i_1__0_n_0\ ); \axaddr_incr[5]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \m_payload_i_reg[7]\(1), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[7]_i_3__0_n_6\, O => \axaddr_incr[5]_i_1__0_n_0\ ); \axaddr_incr[6]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \m_payload_i_reg[7]\(2), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[7]_i_3__0_n_5\, O => \axaddr_incr[6]_i_1__0_n_0\ ); \axaddr_incr[7]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \m_payload_i_reg[7]\(3), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[7]_i_3__0_n_4\, O => \axaddr_incr[7]_i_1__0_n_0\ ); \axaddr_incr[8]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => O(0), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[11]_i_4__0_n_7\, O => \axaddr_incr[8]_i_1__0_n_0\ ); \axaddr_incr[9]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => O(1), I1 => \^axaddr_incr_reg[0]_0\, I2 => \axaddr_incr_reg[11]_i_4__0_n_6\, O => \axaddr_incr[9]_i_1__0_n_0\ ); \axaddr_incr_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => sel_first_reg_1(0), D => \axaddr_incr[0]_i_1__0_n_0\, Q => \^axaddr_incr_reg[11]_0\(0), R => '0' ); \axaddr_incr_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => sel_first_reg_1(0), D => \axaddr_incr[10]_i_1__0_n_0\, Q => \^axaddr_incr_reg[11]_0\(6), R => '0' ); \axaddr_incr_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => sel_first_reg_1(0), D => \axaddr_incr[11]_i_2__0_n_0\, Q => \^axaddr_incr_reg[11]_0\(7), R => '0' ); \axaddr_incr_reg[11]_i_4__0\: unisim.vcomponents.CARRY4 port map ( CI => \axaddr_incr_reg[7]_i_3__0_n_0\, CO(3) => \NLW_axaddr_incr_reg[11]_i_4__0_CO_UNCONNECTED\(3), CO(2) => \axaddr_incr_reg[11]_i_4__0_n_1\, CO(1) => \axaddr_incr_reg[11]_i_4__0_n_2\, CO(0) => \axaddr_incr_reg[11]_i_4__0_n_3\, CYINIT => '0', DI(3 downto 0) => B"0000", O(3) => \axaddr_incr_reg[11]_i_4__0_n_4\, O(2) => \axaddr_incr_reg[11]_i_4__0_n_5\, O(1) => \axaddr_incr_reg[11]_i_4__0_n_6\, O(0) => \axaddr_incr_reg[11]_i_4__0_n_7\, S(3 downto 0) => \^axaddr_incr_reg[11]_0\(7 downto 4) ); \axaddr_incr_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => sel_first_reg_1(0), D => \axaddr_incr[1]_i_1__0_n_0\, Q => \axaddr_incr_reg_n_0_[1]\, R => '0' ); \axaddr_incr_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => sel_first_reg_1(0), D => \axaddr_incr[2]_i_1__0_n_0\, Q => \axaddr_incr_reg_n_0_[2]\, R => '0' ); \axaddr_incr_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => sel_first_reg_1(0), D => \axaddr_incr[3]_i_1__0_n_0\, Q => \axaddr_incr_reg_n_0_[3]\, R => '0' ); \axaddr_incr_reg[3]_i_3__0\: unisim.vcomponents.CARRY4 port map ( CI => '0', CO(3) => \axaddr_incr_reg[3]_i_3__0_n_0\, CO(2) => \axaddr_incr_reg[3]_i_3__0_n_1\, CO(1) => \axaddr_incr_reg[3]_i_3__0_n_2\, CO(0) => \axaddr_incr_reg[3]_i_3__0_n_3\, CYINIT => '0', DI(3) => \axaddr_incr_reg_n_0_[3]\, DI(2) => \axaddr_incr_reg_n_0_[2]\, DI(1) => \axaddr_incr_reg_n_0_[1]\, DI(0) => \^axaddr_incr_reg[11]_0\(0), O(3) => \axaddr_incr_reg[3]_i_3__0_n_4\, O(2) => \axaddr_incr_reg[3]_i_3__0_n_5\, O(1) => \axaddr_incr_reg[3]_i_3__0_n_6\, O(0) => \axaddr_incr_reg[3]_i_3__0_n_7\, S(3) => \axaddr_incr[3]_i_11_n_0\, S(2) => \axaddr_incr[3]_i_12_n_0\, S(1) => \axaddr_incr[3]_i_13_n_0\, S(0) => \axaddr_incr[3]_i_14_n_0\ ); \axaddr_incr_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => sel_first_reg_1(0), D => \axaddr_incr[4]_i_1__0_n_0\, Q => \^axaddr_incr_reg[11]_0\(1), R => '0' ); \axaddr_incr_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => sel_first_reg_1(0), D => \axaddr_incr[5]_i_1__0_n_0\, Q => \axaddr_incr_reg_n_0_[5]\, R => '0' ); \axaddr_incr_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => sel_first_reg_1(0), D => \axaddr_incr[6]_i_1__0_n_0\, Q => \^axaddr_incr_reg[11]_0\(2), R => '0' ); \axaddr_incr_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => sel_first_reg_1(0), D => \axaddr_incr[7]_i_1__0_n_0\, Q => \^axaddr_incr_reg[11]_0\(3), R => '0' ); \axaddr_incr_reg[7]_i_3__0\: unisim.vcomponents.CARRY4 port map ( CI => \axaddr_incr_reg[3]_i_3__0_n_0\, CO(3) => \axaddr_incr_reg[7]_i_3__0_n_0\, CO(2) => \axaddr_incr_reg[7]_i_3__0_n_1\, CO(1) => \axaddr_incr_reg[7]_i_3__0_n_2\, CO(0) => \axaddr_incr_reg[7]_i_3__0_n_3\, CYINIT => '0', DI(3 downto 0) => B"0000", O(3) => \axaddr_incr_reg[7]_i_3__0_n_4\, O(2) => \axaddr_incr_reg[7]_i_3__0_n_5\, O(1) => \axaddr_incr_reg[7]_i_3__0_n_6\, O(0) => \axaddr_incr_reg[7]_i_3__0_n_7\, S(3 downto 2) => \^axaddr_incr_reg[11]_0\(3 downto 2), S(1) => \axaddr_incr_reg_n_0_[5]\, S(0) => \^axaddr_incr_reg[11]_0\(1) ); \axaddr_incr_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => sel_first_reg_1(0), D => \axaddr_incr[8]_i_1__0_n_0\, Q => \^axaddr_incr_reg[11]_0\(4), R => '0' ); \axaddr_incr_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => sel_first_reg_1(0), D => \axaddr_incr[9]_i_1__0_n_0\, Q => \^axaddr_incr_reg[11]_0\(5), R => '0' ); \axlen_cnt[0]_i_1__2\: unisim.vcomponents.LUT5 generic map( INIT => X"20FF2020" ) port map ( I0 => si_rs_arvalid, I1 => \state_reg[0]_rep\, I2 => Q(8), I3 => \axlen_cnt_reg_n_0_[0]\, I4 => \^axlen_cnt_reg[0]_0\, O => \axlen_cnt[0]_i_1__2_n_0\ ); \axlen_cnt[1]_i_1__1\: unisim.vcomponents.LUT5 generic map( INIT => X"F88F8888" ) port map ( I0 => E(0), I1 => Q(9), I2 => \axlen_cnt_reg_n_0_[1]\, I3 => \axlen_cnt_reg_n_0_[0]\, I4 => \^axlen_cnt_reg[0]_0\, O => \axlen_cnt[1]_i_1__1_n_0\ ); \axlen_cnt[2]_i_1__1\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFA900A900A900" ) port map ( I0 => \axlen_cnt_reg_n_0_[2]\, I1 => \axlen_cnt_reg_n_0_[0]\, I2 => \axlen_cnt_reg_n_0_[1]\, I3 => \^axlen_cnt_reg[0]_0\, I4 => E(0), I5 => Q(10), O => \axlen_cnt[2]_i_1__1_n_0\ ); \axlen_cnt[3]_i_2__0\: unisim.vcomponents.LUT6 generic map( INIT => X"EEEEEEEBAAAAAAAA" ) port map ( I0 => \m_payload_i_reg[47]\, I1 => \axlen_cnt_reg_n_0_[3]\, I2 => \axlen_cnt_reg_n_0_[1]\, I3 => \axlen_cnt_reg_n_0_[0]\, I4 => \axlen_cnt_reg_n_0_[2]\, I5 => \^axlen_cnt_reg[0]_0\, O => \axlen_cnt[3]_i_2__0_n_0\ ); \axlen_cnt[3]_i_4\: unisim.vcomponents.LUT5 generic map( INIT => X"55545555" ) port map ( I0 => E(0), I1 => \axlen_cnt_reg_n_0_[7]\, I2 => \axlen_cnt_reg_n_0_[5]\, I3 => \axlen_cnt_reg_n_0_[6]\, I4 => \next_pending_r_i_4__0_n_0\, O => \^axlen_cnt_reg[0]_0\ ); \axlen_cnt[4]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"AAAAAAA9" ) port map ( I0 => \axlen_cnt_reg_n_0_[4]\, I1 => \axlen_cnt_reg_n_0_[1]\, I2 => \axlen_cnt_reg_n_0_[0]\, I3 => \axlen_cnt_reg_n_0_[3]\, I4 => \axlen_cnt_reg_n_0_[2]\, O => \axlen_cnt[4]_i_1__0_n_0\ ); \axlen_cnt[5]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"AAAAAAAAAAAAAAA9" ) port map ( I0 => \axlen_cnt_reg_n_0_[5]\, I1 => \axlen_cnt_reg_n_0_[0]\, I2 => \axlen_cnt_reg_n_0_[2]\, I3 => \axlen_cnt_reg_n_0_[3]\, I4 => \axlen_cnt_reg_n_0_[1]\, I5 => \axlen_cnt_reg_n_0_[4]\, O => \axlen_cnt[5]_i_1__0_n_0\ ); \axlen_cnt[6]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"9A" ) port map ( I0 => \axlen_cnt_reg_n_0_[6]\, I1 => \axlen_cnt_reg_n_0_[5]\, I2 => \axlen_cnt[7]_i_3__0_n_0\, O => \axlen_cnt[6]_i_1__0_n_0\ ); \axlen_cnt[7]_i_2__0\: unisim.vcomponents.LUT4 generic map( INIT => X"A9AA" ) port map ( I0 => \axlen_cnt_reg_n_0_[7]\, I1 => \axlen_cnt_reg_n_0_[6]\, I2 => \axlen_cnt_reg_n_0_[5]\, I3 => \axlen_cnt[7]_i_3__0_n_0\, O => \axlen_cnt[7]_i_2__0_n_0\ ); \axlen_cnt[7]_i_3__0\: unisim.vcomponents.LUT5 generic map( INIT => X"00000001" ) port map ( I0 => \axlen_cnt_reg_n_0_[4]\, I1 => \axlen_cnt_reg_n_0_[1]\, I2 => \axlen_cnt_reg_n_0_[3]\, I3 => \axlen_cnt_reg_n_0_[2]\, I4 => \axlen_cnt_reg_n_0_[0]\, O => \axlen_cnt[7]_i_3__0_n_0\ ); \axlen_cnt_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axlen_cnt[0]_i_1__2_n_0\, Q => \axlen_cnt_reg_n_0_[0]\, R => '0' ); \axlen_cnt_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axlen_cnt[1]_i_1__1_n_0\, Q => \axlen_cnt_reg_n_0_[1]\, R => '0' ); \axlen_cnt_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axlen_cnt[2]_i_1__1_n_0\, Q => \axlen_cnt_reg_n_0_[2]\, R => '0' ); \axlen_cnt_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axlen_cnt[3]_i_2__0_n_0\, Q => \axlen_cnt_reg_n_0_[3]\, R => '0' ); \axlen_cnt_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axlen_cnt[4]_i_1__0_n_0\, Q => \axlen_cnt_reg_n_0_[4]\, R => \state_reg[1]\ ); \axlen_cnt_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axlen_cnt[5]_i_1__0_n_0\, Q => \axlen_cnt_reg_n_0_[5]\, R => \state_reg[1]\ ); \axlen_cnt_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axlen_cnt[6]_i_1__0_n_0\, Q => \axlen_cnt_reg_n_0_[6]\, R => \state_reg[1]\ ); \axlen_cnt_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axlen_cnt[7]_i_2__0_n_0\, Q => \axlen_cnt_reg_n_0_[7]\, R => \state_reg[1]\ ); \m_axi_araddr[11]_INST_0_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"B" ) port map ( I0 => \^axaddr_incr_reg[0]_0\, I1 => Q(7), O => \m_axi_araddr[11]\ ); \m_axi_araddr[1]_INST_0_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"EF40" ) port map ( I0 => \^axaddr_incr_reg[0]_0\, I1 => \axaddr_incr_reg_n_0_[1]\, I2 => Q(7), I3 => Q(1), O => \m_axi_araddr[1]\ ); \m_axi_araddr[2]_INST_0_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"EF40" ) port map ( I0 => \^axaddr_incr_reg[0]_0\, I1 => \axaddr_incr_reg_n_0_[2]\, I2 => Q(7), I3 => Q(2), O => \m_axi_araddr[2]\ ); \m_axi_araddr[3]_INST_0_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"EF40" ) port map ( I0 => \^axaddr_incr_reg[0]_0\, I1 => \axaddr_incr_reg_n_0_[3]\, I2 => Q(7), I3 => Q(3), O => \m_axi_araddr[3]\ ); \m_axi_araddr[5]_INST_0_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"EF40" ) port map ( I0 => \^axaddr_incr_reg[0]_0\, I1 => \axaddr_incr_reg_n_0_[5]\, I2 => Q(7), I3 => Q(4), O => \m_axi_araddr[5]\ ); \next_pending_r_i_1__2\: unisim.vcomponents.LUT5 generic map( INIT => X"FFFF505C" ) port map ( I0 => \next_pending_r_i_2__0_n_0\, I1 => next_pending_r_reg_n_0, I2 => \state_reg[1]_rep\, I3 => E(0), I4 => \m_payload_i_reg[47]_0\, O => \^incr_next_pending\ ); \next_pending_r_i_2__0\: unisim.vcomponents.LUT4 generic map( INIT => X"0002" ) port map ( I0 => \next_pending_r_i_4__0_n_0\, I1 => \axlen_cnt_reg_n_0_[6]\, I2 => \axlen_cnt_reg_n_0_[5]\, I3 => \axlen_cnt_reg_n_0_[7]\, O => \next_pending_r_i_2__0_n_0\ ); \next_pending_r_i_4__0\: unisim.vcomponents.LUT4 generic map( INIT => X"0001" ) port map ( I0 => \axlen_cnt_reg_n_0_[2]\, I1 => \axlen_cnt_reg_n_0_[3]\, I2 => \axlen_cnt_reg_n_0_[1]\, I3 => \axlen_cnt_reg_n_0_[4]\, O => \next_pending_r_i_4__0_n_0\ ); next_pending_r_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \^incr_next_pending\, Q => next_pending_r_reg_n_0, R => '0' ); sel_first_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => sel_first_reg_0, Q => \^axaddr_incr_reg[0]_0\, R => '0' ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm is port ( \axlen_cnt_reg[7]\ : out STD_LOGIC; Q : out STD_LOGIC_VECTOR ( 1 downto 0 ); r_push_r_reg : out STD_LOGIC; \m_payload_i_reg[0]\ : out STD_LOGIC; \m_payload_i_reg[0]_0\ : out STD_LOGIC; D : out STD_LOGIC_VECTOR ( 0 to 0 ); \wrap_second_len_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 ); E : out STD_LOGIC_VECTOR ( 0 to 0 ); sel_first_reg : out STD_LOGIC; sel_first_reg_0 : out STD_LOGIC; sel_first_i : out STD_LOGIC; \wrap_cnt_r_reg[3]\ : out STD_LOGIC; \axaddr_offset_r_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 ); \wrap_cnt_r_reg[3]_0\ : out STD_LOGIC; \wrap_boundary_axaddr_r_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 ); \axaddr_incr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 ); m_axi_arvalid : out STD_LOGIC; m_valid_i0 : out STD_LOGIC; s_ready_i0 : out STD_LOGIC; \m_payload_i_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 ); m_axi_arready : in STD_LOGIC; si_rs_arvalid : in STD_LOGIC; \axlen_cnt_reg[7]_0\ : in STD_LOGIC; s_axburst_eq1_reg : in STD_LOGIC; \cnt_read_reg[2]_rep__0\ : in STD_LOGIC; \wrap_second_len_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 ); \axaddr_offset_r_reg[3]\ : in STD_LOGIC; axaddr_offset : in STD_LOGIC_VECTOR ( 0 to 0 ); sel_first_reg_1 : in STD_LOGIC; areset_d1 : in STD_LOGIC; sel_first : in STD_LOGIC; sel_first_reg_2 : in STD_LOGIC; \axaddr_offset_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 ); \m_payload_i_reg[46]\ : in STD_LOGIC_VECTOR ( 0 to 0 ); \m_payload_i_reg[5]\ : in STD_LOGIC; s_axi_arvalid : in STD_LOGIC; s_ready_i_reg : in STD_LOGIC; aclk : in STD_LOGIC ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm : entity is "axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm is signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal \^m_payload_i_reg[0]\ : STD_LOGIC; signal \^m_payload_i_reg[0]_0\ : STD_LOGIC; signal \next_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 ); attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \axaddr_incr[11]_i_1__0\ : label is "soft_lutpair5"; attribute SOFT_HLUTNM of \axlen_cnt[3]_i_1__2\ : label is "soft_lutpair1"; attribute SOFT_HLUTNM of \axlen_cnt[7]_i_1\ : label is "soft_lutpair1"; attribute SOFT_HLUTNM of m_axi_arvalid_INST_0 : label is "soft_lutpair5"; attribute SOFT_HLUTNM of \m_payload_i[31]_i_1__0\ : label is "soft_lutpair4"; attribute SOFT_HLUTNM of \m_valid_i_i_1__1\ : label is "soft_lutpair0"; attribute SOFT_HLUTNM of r_push_r_i_1 : label is "soft_lutpair2"; attribute SOFT_HLUTNM of \s_ready_i_i_1__0\ : label is "soft_lutpair0"; attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair2"; attribute FSM_ENCODED_STATES : string; attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "SM_IDLE:00,SM_CMD_EN:01,SM_CMD_ACCEPTED:10,SM_DONE:11"; attribute KEEP : string; attribute KEEP of \state_reg[0]\ : label is "yes"; attribute ORIG_CELL_NAME : string; attribute ORIG_CELL_NAME of \state_reg[0]\ : label is "state_reg[0]"; attribute FSM_ENCODED_STATES of \state_reg[0]_rep\ : label is "SM_IDLE:00,SM_CMD_EN:01,SM_CMD_ACCEPTED:10,SM_DONE:11"; attribute IS_FANOUT_CONSTRAINED : integer; attribute IS_FANOUT_CONSTRAINED of \state_reg[0]_rep\ : label is 1; attribute KEEP of \state_reg[0]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \state_reg[0]_rep\ : label is "state_reg[0]"; attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "SM_IDLE:00,SM_CMD_EN:01,SM_CMD_ACCEPTED:10,SM_DONE:11"; attribute KEEP of \state_reg[1]\ : label is "yes"; attribute ORIG_CELL_NAME of \state_reg[1]\ : label is "state_reg[1]"; attribute FSM_ENCODED_STATES of \state_reg[1]_rep\ : label is "SM_IDLE:00,SM_CMD_EN:01,SM_CMD_ACCEPTED:10,SM_DONE:11"; attribute IS_FANOUT_CONSTRAINED of \state_reg[1]_rep\ : label is 1; attribute KEEP of \state_reg[1]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \state_reg[1]_rep\ : label is "state_reg[1]"; attribute SOFT_HLUTNM of \wrap_boundary_axaddr_r[11]_i_1__0\ : label is "soft_lutpair3"; attribute SOFT_HLUTNM of \wrap_cnt_r[3]_i_4__0\ : label is "soft_lutpair3"; attribute SOFT_HLUTNM of \wrap_cnt_r[3]_i_6__0\ : label is "soft_lutpair4"; begin Q(1 downto 0) <= \^q\(1 downto 0); \m_payload_i_reg[0]\ <= \^m_payload_i_reg[0]\; \m_payload_i_reg[0]_0\ <= \^m_payload_i_reg[0]_0\; \axaddr_incr[11]_i_1__0\: unisim.vcomponents.LUT4 generic map( INIT => X"AAEA" ) port map ( I0 => sel_first, I1 => m_axi_arready, I2 => \^m_payload_i_reg[0]_0\, I3 => \^m_payload_i_reg[0]\, O => \axaddr_incr_reg[0]\(0) ); \axaddr_offset_r[2]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"AAAAACAAAAAAA0AA" ) port map ( I0 => \axaddr_offset_r_reg[3]_0\(0), I1 => \m_payload_i_reg[46]\(0), I2 => \^m_payload_i_reg[0]_0\, I3 => si_rs_arvalid, I4 => \^m_payload_i_reg[0]\, I5 => \m_payload_i_reg[5]\, O => \axaddr_offset_r_reg[2]\(0) ); \axlen_cnt[3]_i_1__2\: unisim.vcomponents.LUT4 generic map( INIT => X"00CA" ) port map ( I0 => si_rs_arvalid, I1 => m_axi_arready, I2 => \^q\(0), I3 => \^q\(1), O => E(0) ); \axlen_cnt[7]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"00005140" ) port map ( I0 => \^q\(1), I1 => \^q\(0), I2 => m_axi_arready, I3 => si_rs_arvalid, I4 => \axlen_cnt_reg[7]_0\, O => \axlen_cnt_reg[7]\ ); m_axi_arvalid_INST_0: unisim.vcomponents.LUT2 generic map( INIT => X"2" ) port map ( I0 => \^m_payload_i_reg[0]_0\, I1 => \^m_payload_i_reg[0]\, O => m_axi_arvalid ); \m_payload_i[31]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"D5" ) port map ( I0 => si_rs_arvalid, I1 => \^m_payload_i_reg[0]\, I2 => \^m_payload_i_reg[0]_0\, O => \m_payload_i_reg[0]_1\(0) ); \m_valid_i_i_1__1\: unisim.vcomponents.LUT5 generic map( INIT => X"FF70FFFF" ) port map ( I0 => \^m_payload_i_reg[0]_0\, I1 => \^m_payload_i_reg[0]\, I2 => si_rs_arvalid, I3 => s_axi_arvalid, I4 => s_ready_i_reg, O => m_valid_i0 ); r_push_r_i_1: unisim.vcomponents.LUT3 generic map( INIT => X"40" ) port map ( I0 => \^m_payload_i_reg[0]\, I1 => \^m_payload_i_reg[0]_0\, I2 => m_axi_arready, O => r_push_r_reg ); \s_ready_i_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"8FFF8F8F" ) port map ( I0 => \^m_payload_i_reg[0]_0\, I1 => \^m_payload_i_reg[0]\, I2 => si_rs_arvalid, I3 => s_axi_arvalid, I4 => s_ready_i_reg, O => s_ready_i0 ); \sel_first_i_1__2\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFFFFFC4C4CFCC" ) port map ( I0 => m_axi_arready, I1 => sel_first_reg_1, I2 => \^q\(1), I3 => si_rs_arvalid, I4 => \^q\(0), I5 => areset_d1, O => sel_first_reg ); \sel_first_i_1__3\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFFFFFC4C4CFCC" ) port map ( I0 => m_axi_arready, I1 => sel_first, I2 => \^m_payload_i_reg[0]\, I3 => si_rs_arvalid, I4 => \^m_payload_i_reg[0]_0\, I5 => areset_d1, O => sel_first_reg_0 ); \sel_first_i_1__4\: unisim.vcomponents.LUT6 generic map( INIT => X"FCFFFFFFCCCECCCE" ) port map ( I0 => si_rs_arvalid, I1 => areset_d1, I2 => \^m_payload_i_reg[0]\, I3 => \^m_payload_i_reg[0]_0\, I4 => m_axi_arready, I5 => sel_first_reg_2, O => sel_first_i ); \state[0]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"003030303E3E3E3E" ) port map ( I0 => si_rs_arvalid, I1 => \^q\(1), I2 => \^q\(0), I3 => m_axi_arready, I4 => s_axburst_eq1_reg, I5 => \cnt_read_reg[2]_rep__0\, O => \next_state__0\(0) ); \state[1]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"00AAB000" ) port map ( I0 => \cnt_read_reg[2]_rep__0\, I1 => s_axburst_eq1_reg, I2 => m_axi_arready, I3 => \^m_payload_i_reg[0]_0\, I4 => \^m_payload_i_reg[0]\, O => \next_state__0\(1) ); \state_reg[0]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => \next_state__0\(0), Q => \^q\(0), R => areset_d1 ); \state_reg[0]_rep\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => \next_state__0\(0), Q => \^m_payload_i_reg[0]_0\, R => areset_d1 ); \state_reg[1]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => \next_state__0\(1), Q => \^q\(1), R => areset_d1 ); \state_reg[1]_rep\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => \next_state__0\(1), Q => \^m_payload_i_reg[0]\, R => areset_d1 ); \wrap_boundary_axaddr_r[11]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"04" ) port map ( I0 => \^m_payload_i_reg[0]\, I1 => si_rs_arvalid, I2 => \^m_payload_i_reg[0]_0\, O => \wrap_boundary_axaddr_r_reg[11]\(0) ); \wrap_cnt_r[0]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"AA8A5575AA8A5545" ) port map ( I0 => \wrap_second_len_r_reg[0]_0\(0), I1 => \^q\(0), I2 => si_rs_arvalid, I3 => \^q\(1), I4 => \axaddr_offset_r_reg[3]\, I5 => axaddr_offset(0), O => D(0) ); \wrap_cnt_r[3]_i_4__0\: unisim.vcomponents.LUT4 generic map( INIT => X"AA8A" ) port map ( I0 => \axaddr_offset_r_reg[3]_0\(1), I1 => \^m_payload_i_reg[0]_0\, I2 => si_rs_arvalid, I3 => \^m_payload_i_reg[0]\, O => \wrap_cnt_r_reg[3]\ ); \wrap_cnt_r[3]_i_6__0\: unisim.vcomponents.LUT4 generic map( INIT => X"AA8A" ) port map ( I0 => \axaddr_offset_r_reg[3]_0\(0), I1 => \^m_payload_i_reg[0]_0\, I2 => si_rs_arvalid, I3 => \^m_payload_i_reg[0]\, O => \wrap_cnt_r_reg[3]_0\ ); \wrap_second_len_r[0]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"AA8AAA8AAA8AAABA" ) port map ( I0 => \wrap_second_len_r_reg[0]_0\(0), I1 => \^q\(0), I2 => si_rs_arvalid, I3 => \^q\(1), I4 => \axaddr_offset_r_reg[3]\, I5 => axaddr_offset(0), O => \wrap_second_len_r_reg[0]\(0) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo is port ( \cnt_read_reg[0]_rep__0_0\ : out STD_LOGIC; \cnt_read_reg[1]_rep__0_0\ : out STD_LOGIC; SR : out STD_LOGIC_VECTOR ( 0 to 0 ); D : out STD_LOGIC_VECTOR ( 0 to 0 ); bresp_push : out STD_LOGIC; bvalid_i_reg : out STD_LOGIC; \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 ); b_push : in STD_LOGIC; shandshake_r : in STD_LOGIC; areset_d1 : in STD_LOGIC; Q : in STD_LOGIC_VECTOR ( 1 downto 0 ); \bresp_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 ); mhandshake_r : in STD_LOGIC; si_rs_bready : in STD_LOGIC; bvalid_i_reg_0 : in STD_LOGIC; \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 ); aclk : in STD_LOGIC ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo : entity is "axi_protocol_converter_v2_1_17_b2s_simple_fifo"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo is signal \bresp_cnt[7]_i_3_n_0\ : STD_LOGIC; signal \bresp_cnt[7]_i_4_n_0\ : STD_LOGIC; signal \bresp_cnt[7]_i_5_n_0\ : STD_LOGIC; signal \^bresp_push\ : STD_LOGIC; signal bvalid_i_i_2_n_0 : STD_LOGIC; signal cnt_read : STD_LOGIC_VECTOR ( 1 downto 0 ); signal \cnt_read[0]_i_1__2_n_0\ : STD_LOGIC; signal \cnt_read[1]_i_1_n_0\ : STD_LOGIC; signal \^cnt_read_reg[0]_rep__0_0\ : STD_LOGIC; signal \cnt_read_reg[0]_rep_n_0\ : STD_LOGIC; signal \^cnt_read_reg[1]_rep__0_0\ : STD_LOGIC; signal \cnt_read_reg[1]_rep_n_0\ : STD_LOGIC; signal \memory_reg[3][0]_srl4_i_2__0_n_0\ : STD_LOGIC; signal \memory_reg[3][0]_srl4_i_3_n_0\ : STD_LOGIC; signal \memory_reg[3][0]_srl4_n_0\ : STD_LOGIC; signal \memory_reg[3][1]_srl4_n_0\ : STD_LOGIC; signal \memory_reg[3][2]_srl4_n_0\ : STD_LOGIC; signal \memory_reg[3][3]_srl4_n_0\ : STD_LOGIC; attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \cnt_read[0]_i_1__2\ : label is "soft_lutpair121"; attribute SOFT_HLUTNM of \cnt_read[1]_i_1\ : label is "soft_lutpair121"; attribute KEEP : string; attribute KEEP of \cnt_read_reg[0]\ : label is "yes"; attribute ORIG_CELL_NAME : string; attribute ORIG_CELL_NAME of \cnt_read_reg[0]\ : label is "cnt_read_reg[0]"; attribute IS_FANOUT_CONSTRAINED : integer; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[0]_rep\ : label is 1; attribute KEEP of \cnt_read_reg[0]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[0]_rep\ : label is "cnt_read_reg[0]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[0]_rep__0\ : label is 1; attribute KEEP of \cnt_read_reg[0]_rep__0\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[0]_rep__0\ : label is "cnt_read_reg[0]"; attribute KEEP of \cnt_read_reg[1]\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[1]\ : label is "cnt_read_reg[1]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[1]_rep\ : label is 1; attribute KEEP of \cnt_read_reg[1]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[1]_rep\ : label is "cnt_read_reg[1]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[1]_rep__0\ : label is 1; attribute KEEP of \cnt_read_reg[1]_rep__0\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[1]_rep__0\ : label is "cnt_read_reg[1]"; attribute srl_bus_name : string; attribute srl_bus_name of \memory_reg[3][0]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name : string; attribute srl_name of \memory_reg[3][0]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 "; attribute srl_bus_name of \memory_reg[3][10]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][10]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 "; attribute srl_bus_name of \memory_reg[3][11]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][11]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 "; attribute srl_bus_name of \memory_reg[3][12]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][12]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 "; attribute srl_bus_name of \memory_reg[3][13]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][13]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 "; attribute srl_bus_name of \memory_reg[3][14]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][14]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 "; attribute srl_bus_name of \memory_reg[3][15]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][15]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 "; attribute srl_bus_name of \memory_reg[3][16]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][16]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 "; attribute srl_bus_name of \memory_reg[3][17]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][17]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 "; attribute srl_bus_name of \memory_reg[3][18]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][18]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 "; attribute srl_bus_name of \memory_reg[3][19]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][19]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 "; attribute srl_bus_name of \memory_reg[3][1]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][1]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 "; attribute srl_bus_name of \memory_reg[3][2]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][2]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 "; attribute srl_bus_name of \memory_reg[3][3]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][3]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 "; attribute srl_bus_name of \memory_reg[3][8]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][8]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 "; attribute srl_bus_name of \memory_reg[3][9]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][9]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 "; begin bresp_push <= \^bresp_push\; \cnt_read_reg[0]_rep__0_0\ <= \^cnt_read_reg[0]_rep__0_0\; \cnt_read_reg[1]_rep__0_0\ <= \^cnt_read_reg[1]_rep__0_0\; \bresp_cnt[7]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"ABAA" ) port map ( I0 => areset_d1, I1 => \bresp_cnt[7]_i_3_n_0\, I2 => \bresp_cnt[7]_i_4_n_0\, I3 => \bresp_cnt[7]_i_5_n_0\, O => SR(0) ); \bresp_cnt[7]_i_3\: unisim.vcomponents.LUT6 generic map( INIT => X"EEFEFFFFFFFFEEFE" ) port map ( I0 => \bresp_cnt_reg[7]\(7), I1 => \bresp_cnt_reg[7]\(6), I2 => \bresp_cnt_reg[7]\(0), I3 => \memory_reg[3][0]_srl4_n_0\, I4 => \bresp_cnt_reg[7]\(3), I5 => \memory_reg[3][3]_srl4_n_0\, O => \bresp_cnt[7]_i_3_n_0\ ); \bresp_cnt[7]_i_4\: unisim.vcomponents.LUT5 generic map( INIT => X"FFF6FFFF" ) port map ( I0 => \bresp_cnt_reg[7]\(1), I1 => \memory_reg[3][1]_srl4_n_0\, I2 => \bresp_cnt_reg[7]\(4), I3 => \bresp_cnt_reg[7]\(5), I4 => mhandshake_r, O => \bresp_cnt[7]_i_4_n_0\ ); \bresp_cnt[7]_i_5\: unisim.vcomponents.LUT6 generic map( INIT => X"0000D00DD00DD00D" ) port map ( I0 => \memory_reg[3][0]_srl4_n_0\, I1 => \bresp_cnt_reg[7]\(0), I2 => \bresp_cnt_reg[7]\(2), I3 => \memory_reg[3][2]_srl4_n_0\, I4 => \^cnt_read_reg[1]_rep__0_0\, I5 => \^cnt_read_reg[0]_rep__0_0\, O => \bresp_cnt[7]_i_5_n_0\ ); bvalid_i_i_1: unisim.vcomponents.LUT4 generic map( INIT => X"0444" ) port map ( I0 => areset_d1, I1 => bvalid_i_i_2_n_0, I2 => si_rs_bready, I3 => bvalid_i_reg_0, O => bvalid_i_reg ); bvalid_i_i_2: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFFFFF00070707" ) port map ( I0 => \^cnt_read_reg[1]_rep__0_0\, I1 => \^cnt_read_reg[0]_rep__0_0\, I2 => shandshake_r, I3 => Q(1), I4 => Q(0), I5 => bvalid_i_reg_0, O => bvalid_i_i_2_n_0 ); \cnt_read[0]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"96" ) port map ( I0 => \^bresp_push\, I1 => shandshake_r, I2 => Q(0), O => D(0) ); \cnt_read[0]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"96" ) port map ( I0 => \^cnt_read_reg[0]_rep__0_0\, I1 => b_push, I2 => shandshake_r, O => \cnt_read[0]_i_1__2_n_0\ ); \cnt_read[1]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"E718" ) port map ( I0 => \^cnt_read_reg[0]_rep__0_0\, I1 => b_push, I2 => shandshake_r, I3 => \^cnt_read_reg[1]_rep__0_0\, O => \cnt_read[1]_i_1_n_0\ ); \cnt_read_reg[0]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[0]_i_1__2_n_0\, Q => cnt_read(0), S => areset_d1 ); \cnt_read_reg[0]_rep\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[0]_i_1__2_n_0\, Q => \cnt_read_reg[0]_rep_n_0\, S => areset_d1 ); \cnt_read_reg[0]_rep__0\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[0]_i_1__2_n_0\, Q => \^cnt_read_reg[0]_rep__0_0\, S => areset_d1 ); \cnt_read_reg[1]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[1]_i_1_n_0\, Q => cnt_read(1), S => areset_d1 ); \cnt_read_reg[1]_rep\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[1]_i_1_n_0\, Q => \cnt_read_reg[1]_rep_n_0\, S => areset_d1 ); \cnt_read_reg[1]_rep__0\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[1]_i_1_n_0\, Q => \^cnt_read_reg[1]_rep__0_0\, S => areset_d1 ); \memory_reg[3][0]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => \cnt_read_reg[0]_rep_n_0\, A1 => \cnt_read_reg[1]_rep_n_0\, A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(0), Q => \memory_reg[3][0]_srl4_n_0\ ); \memory_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"0000000041004141" ) port map ( I0 => \memory_reg[3][0]_srl4_i_2__0_n_0\, I1 => \memory_reg[3][2]_srl4_n_0\, I2 => \bresp_cnt_reg[7]\(2), I3 => \bresp_cnt_reg[7]\(0), I4 => \memory_reg[3][0]_srl4_n_0\, I5 => \memory_reg[3][0]_srl4_i_3_n_0\, O => \^bresp_push\ ); \memory_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT2 generic map( INIT => X"8" ) port map ( I0 => \^cnt_read_reg[1]_rep__0_0\, I1 => \^cnt_read_reg[0]_rep__0_0\, O => \memory_reg[3][0]_srl4_i_2__0_n_0\ ); \memory_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFBFFFFFFFFFFFB" ) port map ( I0 => \bresp_cnt[7]_i_3_n_0\, I1 => mhandshake_r, I2 => \bresp_cnt_reg[7]\(5), I3 => \bresp_cnt_reg[7]\(4), I4 => \memory_reg[3][1]_srl4_n_0\, I5 => \bresp_cnt_reg[7]\(1), O => \memory_reg[3][0]_srl4_i_3_n_0\ ); \memory_reg[3][10]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => \cnt_read_reg[0]_rep_n_0\, A1 => \cnt_read_reg[1]_rep_n_0\, A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(6), Q => \out\(2) ); \memory_reg[3][11]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => \cnt_read_reg[0]_rep_n_0\, A1 => \cnt_read_reg[1]_rep_n_0\, A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(7), Q => \out\(3) ); \memory_reg[3][12]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => cnt_read(0), A1 => cnt_read(1), A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(8), Q => \out\(4) ); \memory_reg[3][13]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => cnt_read(0), A1 => cnt_read(1), A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(9), Q => \out\(5) ); \memory_reg[3][14]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => cnt_read(0), A1 => cnt_read(1), A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(10), Q => \out\(6) ); \memory_reg[3][15]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => cnt_read(0), A1 => cnt_read(1), A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(11), Q => \out\(7) ); \memory_reg[3][16]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => cnt_read(0), A1 => cnt_read(1), A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(12), Q => \out\(8) ); \memory_reg[3][17]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => cnt_read(0), A1 => cnt_read(1), A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(13), Q => \out\(9) ); \memory_reg[3][18]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => cnt_read(0), A1 => cnt_read(1), A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(14), Q => \out\(10) ); \memory_reg[3][19]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => cnt_read(0), A1 => cnt_read(1), A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(15), Q => \out\(11) ); \memory_reg[3][1]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => \cnt_read_reg[0]_rep_n_0\, A1 => \cnt_read_reg[1]_rep_n_0\, A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(1), Q => \memory_reg[3][1]_srl4_n_0\ ); \memory_reg[3][2]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => \cnt_read_reg[0]_rep_n_0\, A1 => \cnt_read_reg[1]_rep_n_0\, A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(2), Q => \memory_reg[3][2]_srl4_n_0\ ); \memory_reg[3][3]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => \cnt_read_reg[0]_rep_n_0\, A1 => \cnt_read_reg[1]_rep_n_0\, A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(3), Q => \memory_reg[3][3]_srl4_n_0\ ); \memory_reg[3][8]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => \cnt_read_reg[0]_rep_n_0\, A1 => \cnt_read_reg[1]_rep_n_0\, A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(4), Q => \out\(0) ); \memory_reg[3][9]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => \cnt_read_reg[0]_rep_n_0\, A1 => \cnt_read_reg[1]_rep_n_0\, A2 => '0', A3 => '0', CE => b_push, CLK => aclk, D => \in\(5), Q => \out\(1) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity \zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0\ is port ( Q : out STD_LOGIC_VECTOR ( 1 downto 0 ); mhandshake : out STD_LOGIC; m_axi_bready : out STD_LOGIC; \skid_buffer_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 ); shandshake_r : in STD_LOGIC; sel : in STD_LOGIC; m_axi_bvalid : in STD_LOGIC; mhandshake_r : in STD_LOGIC; \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 ); aclk : in STD_LOGIC; areset_d1 : in STD_LOGIC; D : in STD_LOGIC_VECTOR ( 0 to 0 ) ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of \zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0\ : entity is "axi_protocol_converter_v2_1_17_b2s_simple_fifo"; end \zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0\; architecture STRUCTURE of \zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0\ is signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal \cnt_read[1]_i_1__0_n_0\ : STD_LOGIC; attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \cnt_read[1]_i_1__0\ : label is "soft_lutpair122"; attribute KEEP : string; attribute KEEP of \cnt_read_reg[0]\ : label is "yes"; attribute KEEP of \cnt_read_reg[1]\ : label is "yes"; attribute SOFT_HLUTNM of m_axi_bready_INST_0 : label is "soft_lutpair122"; attribute srl_bus_name : string; attribute srl_bus_name of \memory_reg[3][0]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] "; attribute srl_name : string; attribute srl_name of \memory_reg[3][0]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 "; attribute srl_bus_name of \memory_reg[3][1]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] "; attribute srl_name of \memory_reg[3][1]_srl4\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 "; begin Q(1 downto 0) <= \^q\(1 downto 0); \cnt_read[1]_i_1__0\: unisim.vcomponents.LUT4 generic map( INIT => X"A69A" ) port map ( I0 => \^q\(1), I1 => \^q\(0), I2 => shandshake_r, I3 => sel, O => \cnt_read[1]_i_1__0_n_0\ ); \cnt_read_reg[0]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => D(0), Q => \^q\(0), S => areset_d1 ); \cnt_read_reg[1]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[1]_i_1__0_n_0\, Q => \^q\(1), S => areset_d1 ); m_axi_bready_INST_0: unisim.vcomponents.LUT3 generic map( INIT => X"08" ) port map ( I0 => \^q\(1), I1 => \^q\(0), I2 => mhandshake_r, O => m_axi_bready ); \memory_reg[3][0]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => \^q\(0), A1 => \^q\(1), A2 => '0', A3 => '0', CE => sel, CLK => aclk, D => \in\(0), Q => \skid_buffer_reg[1]\(0) ); \memory_reg[3][1]_srl4\: unisim.vcomponents.SRL16E generic map( INIT => X"0000" ) port map ( A0 => \^q\(0), A1 => \^q\(1), A2 => '0', A3 => '0', CE => sel, CLK => aclk, D => \in\(1), Q => \skid_buffer_reg[1]\(1) ); mhandshake_r_i_1: unisim.vcomponents.LUT4 generic map( INIT => X"2000" ) port map ( I0 => m_axi_bvalid, I1 => mhandshake_r, I2 => \^q\(0), I3 => \^q\(1), O => mhandshake ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity \zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1\ is port ( \cnt_read_reg[4]_rep__2_0\ : out STD_LOGIC; \cnt_read_reg[4]_rep__2_1\ : out STD_LOGIC; \cnt_read_reg[4]_rep__2_2\ : out STD_LOGIC; m_axi_rready : out STD_LOGIC; \state_reg[1]_rep\ : out STD_LOGIC; \out\ : out STD_LOGIC_VECTOR ( 33 downto 0 ); s_ready_i_reg : in STD_LOGIC; \cnt_read_reg[4]_rep__0_0\ : in STD_LOGIC; si_rs_rready : in STD_LOGIC; m_axi_rvalid : in STD_LOGIC; \in\ : in STD_LOGIC_VECTOR ( 33 downto 0 ); aclk : in STD_LOGIC; areset_d1 : in STD_LOGIC ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of \zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1\ : entity is "axi_protocol_converter_v2_1_17_b2s_simple_fifo"; end \zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1\; architecture STRUCTURE of \zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1\ is signal cnt_read : STD_LOGIC_VECTOR ( 4 downto 0 ); signal \cnt_read[0]_i_1__1_n_0\ : STD_LOGIC; signal \cnt_read[1]_i_1__2_n_0\ : STD_LOGIC; signal \cnt_read[2]_i_1_n_0\ : STD_LOGIC; signal \cnt_read[3]_i_1__0_n_0\ : STD_LOGIC; signal \cnt_read[4]_i_1_n_0\ : STD_LOGIC; signal \cnt_read[4]_i_3__0_n_0\ : STD_LOGIC; signal \cnt_read[4]_i_5_n_0\ : STD_LOGIC; signal \cnt_read_reg[0]_rep__0_n_0\ : STD_LOGIC; signal \cnt_read_reg[0]_rep__1_n_0\ : STD_LOGIC; signal \cnt_read_reg[0]_rep__2_n_0\ : STD_LOGIC; signal \cnt_read_reg[0]_rep__3_n_0\ : STD_LOGIC; signal \cnt_read_reg[0]_rep_n_0\ : STD_LOGIC; signal \cnt_read_reg[1]_rep__0_n_0\ : STD_LOGIC; signal \cnt_read_reg[1]_rep__1_n_0\ : STD_LOGIC; signal \cnt_read_reg[1]_rep__2_n_0\ : STD_LOGIC; signal \cnt_read_reg[1]_rep_n_0\ : STD_LOGIC; signal \cnt_read_reg[2]_rep__0_n_0\ : STD_LOGIC; signal \cnt_read_reg[2]_rep__1_n_0\ : STD_LOGIC; signal \cnt_read_reg[2]_rep__2_n_0\ : STD_LOGIC; signal \cnt_read_reg[2]_rep_n_0\ : STD_LOGIC; signal \cnt_read_reg[3]_rep__0_n_0\ : STD_LOGIC; signal \cnt_read_reg[3]_rep__1_n_0\ : STD_LOGIC; signal \cnt_read_reg[3]_rep_n_0\ : STD_LOGIC; signal \cnt_read_reg[4]_rep__0_n_0\ : STD_LOGIC; signal \cnt_read_reg[4]_rep__1_n_0\ : STD_LOGIC; signal \^cnt_read_reg[4]_rep__2_0\ : STD_LOGIC; signal \^cnt_read_reg[4]_rep__2_1\ : STD_LOGIC; signal \^cnt_read_reg[4]_rep__2_2\ : STD_LOGIC; signal \cnt_read_reg[4]_rep_n_0\ : STD_LOGIC; signal wr_en0 : STD_LOGIC; signal \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \cnt_read[1]_i_1__2\ : label is "soft_lutpair18"; attribute SOFT_HLUTNM of \cnt_read[2]_i_1\ : label is "soft_lutpair18"; attribute KEEP : string; attribute KEEP of \cnt_read_reg[0]\ : label is "yes"; attribute ORIG_CELL_NAME : string; attribute ORIG_CELL_NAME of \cnt_read_reg[0]\ : label is "cnt_read_reg[0]"; attribute IS_FANOUT_CONSTRAINED : integer; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[0]_rep\ : label is 1; attribute KEEP of \cnt_read_reg[0]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[0]_rep\ : label is "cnt_read_reg[0]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[0]_rep__0\ : label is 1; attribute KEEP of \cnt_read_reg[0]_rep__0\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[0]_rep__0\ : label is "cnt_read_reg[0]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[0]_rep__1\ : label is 1; attribute KEEP of \cnt_read_reg[0]_rep__1\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[0]_rep__1\ : label is "cnt_read_reg[0]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[0]_rep__2\ : label is 1; attribute KEEP of \cnt_read_reg[0]_rep__2\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[0]_rep__2\ : label is "cnt_read_reg[0]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[0]_rep__3\ : label is 1; attribute KEEP of \cnt_read_reg[0]_rep__3\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[0]_rep__3\ : label is "cnt_read_reg[0]"; attribute KEEP of \cnt_read_reg[1]\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[1]\ : label is "cnt_read_reg[1]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[1]_rep\ : label is 1; attribute KEEP of \cnt_read_reg[1]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[1]_rep\ : label is "cnt_read_reg[1]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[1]_rep__0\ : label is 1; attribute KEEP of \cnt_read_reg[1]_rep__0\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[1]_rep__0\ : label is "cnt_read_reg[1]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[1]_rep__1\ : label is 1; attribute KEEP of \cnt_read_reg[1]_rep__1\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[1]_rep__1\ : label is "cnt_read_reg[1]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[1]_rep__2\ : label is 1; attribute KEEP of \cnt_read_reg[1]_rep__2\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[1]_rep__2\ : label is "cnt_read_reg[1]"; attribute KEEP of \cnt_read_reg[2]\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[2]\ : label is "cnt_read_reg[2]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[2]_rep\ : label is 1; attribute KEEP of \cnt_read_reg[2]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[2]_rep\ : label is "cnt_read_reg[2]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[2]_rep__0\ : label is 1; attribute KEEP of \cnt_read_reg[2]_rep__0\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[2]_rep__0\ : label is "cnt_read_reg[2]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[2]_rep__1\ : label is 1; attribute KEEP of \cnt_read_reg[2]_rep__1\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[2]_rep__1\ : label is "cnt_read_reg[2]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[2]_rep__2\ : label is 1; attribute KEEP of \cnt_read_reg[2]_rep__2\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[2]_rep__2\ : label is "cnt_read_reg[2]"; attribute KEEP of \cnt_read_reg[3]\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[3]\ : label is "cnt_read_reg[3]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[3]_rep\ : label is 1; attribute KEEP of \cnt_read_reg[3]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[3]_rep\ : label is "cnt_read_reg[3]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[3]_rep__0\ : label is 1; attribute KEEP of \cnt_read_reg[3]_rep__0\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[3]_rep__0\ : label is "cnt_read_reg[3]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[3]_rep__1\ : label is 1; attribute KEEP of \cnt_read_reg[3]_rep__1\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[3]_rep__1\ : label is "cnt_read_reg[3]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[3]_rep__2\ : label is 1; attribute KEEP of \cnt_read_reg[3]_rep__2\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[3]_rep__2\ : label is "cnt_read_reg[3]"; attribute KEEP of \cnt_read_reg[4]\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[4]\ : label is "cnt_read_reg[4]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[4]_rep\ : label is 1; attribute KEEP of \cnt_read_reg[4]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[4]_rep\ : label is "cnt_read_reg[4]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[4]_rep__0\ : label is 1; attribute KEEP of \cnt_read_reg[4]_rep__0\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[4]_rep__0\ : label is "cnt_read_reg[4]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[4]_rep__1\ : label is 1; attribute KEEP of \cnt_read_reg[4]_rep__1\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[4]_rep__1\ : label is "cnt_read_reg[4]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[4]_rep__2\ : label is 1; attribute KEEP of \cnt_read_reg[4]_rep__2\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[4]_rep__2\ : label is "cnt_read_reg[4]"; attribute SOFT_HLUTNM of m_axi_rready_INST_0 : label is "soft_lutpair19"; attribute srl_bus_name : string; attribute srl_bus_name of \memory_reg[31][0]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name : string; attribute srl_name of \memory_reg[31][0]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 "; attribute srl_bus_name of \memory_reg[31][10]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][10]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 "; attribute srl_bus_name of \memory_reg[31][11]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][11]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 "; attribute srl_bus_name of \memory_reg[31][12]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][12]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 "; attribute srl_bus_name of \memory_reg[31][13]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][13]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 "; attribute srl_bus_name of \memory_reg[31][14]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][14]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 "; attribute srl_bus_name of \memory_reg[31][15]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][15]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 "; attribute srl_bus_name of \memory_reg[31][16]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][16]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 "; attribute srl_bus_name of \memory_reg[31][17]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][17]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 "; attribute srl_bus_name of \memory_reg[31][18]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][18]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 "; attribute srl_bus_name of \memory_reg[31][19]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][19]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 "; attribute srl_bus_name of \memory_reg[31][1]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][1]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 "; attribute srl_bus_name of \memory_reg[31][20]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][20]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 "; attribute srl_bus_name of \memory_reg[31][21]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][21]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 "; attribute srl_bus_name of \memory_reg[31][22]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][22]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 "; attribute srl_bus_name of \memory_reg[31][23]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][23]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 "; attribute srl_bus_name of \memory_reg[31][24]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][24]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 "; attribute srl_bus_name of \memory_reg[31][25]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][25]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 "; attribute srl_bus_name of \memory_reg[31][26]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][26]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 "; attribute srl_bus_name of \memory_reg[31][27]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][27]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 "; attribute srl_bus_name of \memory_reg[31][28]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][28]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 "; attribute srl_bus_name of \memory_reg[31][29]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][29]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 "; attribute srl_bus_name of \memory_reg[31][2]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][2]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 "; attribute srl_bus_name of \memory_reg[31][30]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][30]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 "; attribute srl_bus_name of \memory_reg[31][31]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][31]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 "; attribute srl_bus_name of \memory_reg[31][32]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][32]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 "; attribute srl_bus_name of \memory_reg[31][33]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][33]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 "; attribute srl_bus_name of \memory_reg[31][3]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][3]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 "; attribute srl_bus_name of \memory_reg[31][4]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][4]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 "; attribute srl_bus_name of \memory_reg[31][5]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][5]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 "; attribute srl_bus_name of \memory_reg[31][6]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][6]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 "; attribute srl_bus_name of \memory_reg[31][7]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][7]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 "; attribute srl_bus_name of \memory_reg[31][8]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][8]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 "; attribute srl_bus_name of \memory_reg[31][9]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][9]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 "; attribute SOFT_HLUTNM of \state[1]_i_4\ : label is "soft_lutpair19"; begin \cnt_read_reg[4]_rep__2_0\ <= \^cnt_read_reg[4]_rep__2_0\; \cnt_read_reg[4]_rep__2_1\ <= \^cnt_read_reg[4]_rep__2_1\; \cnt_read_reg[4]_rep__2_2\ <= \^cnt_read_reg[4]_rep__2_2\; \cnt_read[0]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"69" ) port map ( I0 => \cnt_read_reg[0]_rep__2_n_0\, I1 => s_ready_i_reg, I2 => \cnt_read[4]_i_5_n_0\, O => \cnt_read[0]_i_1__1_n_0\ ); \cnt_read[1]_i_1__2\: unisim.vcomponents.LUT4 generic map( INIT => X"9AA6" ) port map ( I0 => \cnt_read_reg[1]_rep__2_n_0\, I1 => \cnt_read_reg[0]_rep__2_n_0\, I2 => s_ready_i_reg, I3 => \cnt_read[4]_i_5_n_0\, O => \cnt_read[1]_i_1__2_n_0\ ); \cnt_read[2]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"A9AAAA6A" ) port map ( I0 => \cnt_read_reg[2]_rep__2_n_0\, I1 => \cnt_read_reg[1]_rep__2_n_0\, I2 => \cnt_read_reg[0]_rep__2_n_0\, I3 => \cnt_read[4]_i_5_n_0\, I4 => s_ready_i_reg, O => \cnt_read[2]_i_1_n_0\ ); \cnt_read[3]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"AAAAAA6AA9AAAAAA" ) port map ( I0 => \^cnt_read_reg[4]_rep__2_0\, I1 => \cnt_read_reg[2]_rep__2_n_0\, I2 => \cnt_read_reg[1]_rep__2_n_0\, I3 => \cnt_read[4]_i_5_n_0\, I4 => s_ready_i_reg, I5 => \cnt_read_reg[0]_rep__2_n_0\, O => \cnt_read[3]_i_1__0_n_0\ ); \cnt_read[4]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"99AA99AA99AA55A6" ) port map ( I0 => \^cnt_read_reg[4]_rep__2_1\, I1 => \^cnt_read_reg[4]_rep__2_0\, I2 => \^cnt_read_reg[4]_rep__2_2\, I3 => \cnt_read[4]_i_3__0_n_0\, I4 => s_ready_i_reg, I5 => \cnt_read[4]_i_5_n_0\, O => \cnt_read[4]_i_1_n_0\ ); \cnt_read[4]_i_2__0\: unisim.vcomponents.LUT3 generic map( INIT => X"7F" ) port map ( I0 => \cnt_read_reg[0]_rep__3_n_0\, I1 => \cnt_read_reg[1]_rep__2_n_0\, I2 => \cnt_read_reg[2]_rep__2_n_0\, O => \^cnt_read_reg[4]_rep__2_2\ ); \cnt_read[4]_i_3__0\: unisim.vcomponents.LUT6 generic map( INIT => X"0000000000100000" ) port map ( I0 => \cnt_read_reg[2]_rep__2_n_0\, I1 => \cnt_read_reg[1]_rep__2_n_0\, I2 => \cnt_read[4]_i_5_n_0\, I3 => \cnt_read_reg[4]_rep__0_0\, I4 => si_rs_rready, I5 => \cnt_read_reg[0]_rep__2_n_0\, O => \cnt_read[4]_i_3__0_n_0\ ); \cnt_read[4]_i_5\: unisim.vcomponents.LUT6 generic map( INIT => X"6000E000FFFFFFFF" ) port map ( I0 => \cnt_read_reg[2]_rep__2_n_0\, I1 => \cnt_read_reg[1]_rep__2_n_0\, I2 => \^cnt_read_reg[4]_rep__2_1\, I3 => \^cnt_read_reg[4]_rep__2_0\, I4 => \cnt_read_reg[0]_rep__3_n_0\, I5 => m_axi_rvalid, O => \cnt_read[4]_i_5_n_0\ ); \cnt_read_reg[0]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[0]_i_1__1_n_0\, Q => cnt_read(0), S => areset_d1 ); \cnt_read_reg[0]_rep\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[0]_i_1__1_n_0\, Q => \cnt_read_reg[0]_rep_n_0\, S => areset_d1 ); \cnt_read_reg[0]_rep__0\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[0]_i_1__1_n_0\, Q => \cnt_read_reg[0]_rep__0_n_0\, S => areset_d1 ); \cnt_read_reg[0]_rep__1\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[0]_i_1__1_n_0\, Q => \cnt_read_reg[0]_rep__1_n_0\, S => areset_d1 ); \cnt_read_reg[0]_rep__2\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[0]_i_1__1_n_0\, Q => \cnt_read_reg[0]_rep__2_n_0\, S => areset_d1 ); \cnt_read_reg[0]_rep__3\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[0]_i_1__1_n_0\, Q => \cnt_read_reg[0]_rep__3_n_0\, S => areset_d1 ); \cnt_read_reg[1]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[1]_i_1__2_n_0\, Q => cnt_read(1), S => areset_d1 ); \cnt_read_reg[1]_rep\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[1]_i_1__2_n_0\, Q => \cnt_read_reg[1]_rep_n_0\, S => areset_d1 ); \cnt_read_reg[1]_rep__0\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[1]_i_1__2_n_0\, Q => \cnt_read_reg[1]_rep__0_n_0\, S => areset_d1 ); \cnt_read_reg[1]_rep__1\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[1]_i_1__2_n_0\, Q => \cnt_read_reg[1]_rep__1_n_0\, S => areset_d1 ); \cnt_read_reg[1]_rep__2\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[1]_i_1__2_n_0\, Q => \cnt_read_reg[1]_rep__2_n_0\, S => areset_d1 ); \cnt_read_reg[2]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[2]_i_1_n_0\, Q => cnt_read(2), S => areset_d1 ); \cnt_read_reg[2]_rep\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[2]_i_1_n_0\, Q => \cnt_read_reg[2]_rep_n_0\, S => areset_d1 ); \cnt_read_reg[2]_rep__0\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[2]_i_1_n_0\, Q => \cnt_read_reg[2]_rep__0_n_0\, S => areset_d1 ); \cnt_read_reg[2]_rep__1\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[2]_i_1_n_0\, Q => \cnt_read_reg[2]_rep__1_n_0\, S => areset_d1 ); \cnt_read_reg[2]_rep__2\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[2]_i_1_n_0\, Q => \cnt_read_reg[2]_rep__2_n_0\, S => areset_d1 ); \cnt_read_reg[3]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[3]_i_1__0_n_0\, Q => cnt_read(3), S => areset_d1 ); \cnt_read_reg[3]_rep\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[3]_i_1__0_n_0\, Q => \cnt_read_reg[3]_rep_n_0\, S => areset_d1 ); \cnt_read_reg[3]_rep__0\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[3]_i_1__0_n_0\, Q => \cnt_read_reg[3]_rep__0_n_0\, S => areset_d1 ); \cnt_read_reg[3]_rep__1\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[3]_i_1__0_n_0\, Q => \cnt_read_reg[3]_rep__1_n_0\, S => areset_d1 ); \cnt_read_reg[3]_rep__2\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[3]_i_1__0_n_0\, Q => \^cnt_read_reg[4]_rep__2_0\, S => areset_d1 ); \cnt_read_reg[4]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[4]_i_1_n_0\, Q => cnt_read(4), S => areset_d1 ); \cnt_read_reg[4]_rep\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[4]_i_1_n_0\, Q => \cnt_read_reg[4]_rep_n_0\, S => areset_d1 ); \cnt_read_reg[4]_rep__0\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[4]_i_1_n_0\, Q => \cnt_read_reg[4]_rep__0_n_0\, S => areset_d1 ); \cnt_read_reg[4]_rep__1\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[4]_i_1_n_0\, Q => \cnt_read_reg[4]_rep__1_n_0\, S => areset_d1 ); \cnt_read_reg[4]_rep__2\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[4]_i_1_n_0\, Q => \^cnt_read_reg[4]_rep__2_1\, S => areset_d1 ); m_axi_rready_INST_0: unisim.vcomponents.LUT5 generic map( INIT => X"9FFF1FFF" ) port map ( I0 => \cnt_read_reg[2]_rep__2_n_0\, I1 => \cnt_read_reg[1]_rep__2_n_0\, I2 => \^cnt_read_reg[4]_rep__2_1\, I3 => \^cnt_read_reg[4]_rep__2_0\, I4 => \cnt_read_reg[0]_rep__3_n_0\, O => m_axi_rready ); \memory_reg[31][0]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__1_n_0\, A(3) => \cnt_read_reg[3]_rep__1_n_0\, A(2) => \cnt_read_reg[2]_rep__1_n_0\, A(1) => \cnt_read_reg[1]_rep__1_n_0\, A(0) => \cnt_read_reg[0]_rep__1_n_0\, CE => wr_en0, CLK => aclk, D => \in\(0), Q => \out\(0), Q31 => \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][0]_srl32_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"8AAA0AAA0AAAAAAA" ) port map ( I0 => m_axi_rvalid, I1 => \cnt_read_reg[0]_rep__3_n_0\, I2 => \^cnt_read_reg[4]_rep__2_0\, I3 => \^cnt_read_reg[4]_rep__2_1\, I4 => \cnt_read_reg[1]_rep__2_n_0\, I5 => \cnt_read_reg[2]_rep__2_n_0\, O => wr_en0 ); \memory_reg[31][10]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__0_n_0\, A(3) => \cnt_read_reg[3]_rep__0_n_0\, A(2) => \cnt_read_reg[2]_rep__0_n_0\, A(1) => \cnt_read_reg[1]_rep__0_n_0\, A(0) => \cnt_read_reg[0]_rep__0_n_0\, CE => wr_en0, CLK => aclk, D => \in\(10), Q => \out\(10), Q31 => \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][11]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__0_n_0\, A(3) => \cnt_read_reg[3]_rep__0_n_0\, A(2) => \cnt_read_reg[2]_rep__0_n_0\, A(1) => \cnt_read_reg[1]_rep__0_n_0\, A(0) => \cnt_read_reg[0]_rep__0_n_0\, CE => wr_en0, CLK => aclk, D => \in\(11), Q => \out\(11), Q31 => \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][12]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__0_n_0\, A(3) => \cnt_read_reg[3]_rep__0_n_0\, A(2) => \cnt_read_reg[2]_rep__0_n_0\, A(1) => \cnt_read_reg[1]_rep__0_n_0\, A(0) => \cnt_read_reg[0]_rep__0_n_0\, CE => wr_en0, CLK => aclk, D => \in\(12), Q => \out\(12), Q31 => \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][13]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__0_n_0\, A(3) => \cnt_read_reg[3]_rep__0_n_0\, A(2) => \cnt_read_reg[2]_rep__0_n_0\, A(1) => \cnt_read_reg[1]_rep__0_n_0\, A(0) => \cnt_read_reg[0]_rep__0_n_0\, CE => wr_en0, CLK => aclk, D => \in\(13), Q => \out\(13), Q31 => \NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][14]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__0_n_0\, A(3) => \cnt_read_reg[3]_rep__0_n_0\, A(2) => \cnt_read_reg[2]_rep__0_n_0\, A(1) => \cnt_read_reg[1]_rep__0_n_0\, A(0) => \cnt_read_reg[0]_rep__0_n_0\, CE => wr_en0, CLK => aclk, D => \in\(14), Q => \out\(14), Q31 => \NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][15]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__0_n_0\, A(3) => \cnt_read_reg[3]_rep__0_n_0\, A(2) => \cnt_read_reg[2]_rep__0_n_0\, A(1) => \cnt_read_reg[1]_rep__0_n_0\, A(0) => \cnt_read_reg[0]_rep__0_n_0\, CE => wr_en0, CLK => aclk, D => \in\(15), Q => \out\(15), Q31 => \NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][16]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => wr_en0, CLK => aclk, D => \in\(16), Q => \out\(16), Q31 => \NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][17]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => wr_en0, CLK => aclk, D => \in\(17), Q => \out\(17), Q31 => \NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][18]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => wr_en0, CLK => aclk, D => \in\(18), Q => \out\(18), Q31 => \NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][19]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => wr_en0, CLK => aclk, D => \in\(19), Q => \out\(19), Q31 => \NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][1]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__1_n_0\, A(3) => \cnt_read_reg[3]_rep__1_n_0\, A(2) => \cnt_read_reg[2]_rep__1_n_0\, A(1) => \cnt_read_reg[1]_rep__1_n_0\, A(0) => \cnt_read_reg[0]_rep__1_n_0\, CE => wr_en0, CLK => aclk, D => \in\(1), Q => \out\(1), Q31 => \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][20]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => wr_en0, CLK => aclk, D => \in\(20), Q => \out\(20), Q31 => \NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][21]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => wr_en0, CLK => aclk, D => \in\(21), Q => \out\(21), Q31 => \NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][22]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => wr_en0, CLK => aclk, D => \in\(22), Q => \out\(22), Q31 => \NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][23]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => wr_en0, CLK => aclk, D => \in\(23), Q => \out\(23), Q31 => \NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][24]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => wr_en0, CLK => aclk, D => \in\(24), Q => \out\(24), Q31 => \NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][25]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => wr_en0, CLK => aclk, D => \in\(25), Q => \out\(25), Q31 => \NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][26]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => wr_en0, CLK => aclk, D => \in\(26), Q => \out\(26), Q31 => \NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][27]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => wr_en0, CLK => aclk, D => \in\(27), Q => \out\(27), Q31 => \NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][28]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => wr_en0, CLK => aclk, D => \in\(28), Q => \out\(28), Q31 => \NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][29]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => wr_en0, CLK => aclk, D => \in\(29), Q => \out\(29), Q31 => \NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][2]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__1_n_0\, A(3) => \cnt_read_reg[3]_rep__1_n_0\, A(2) => \cnt_read_reg[2]_rep__1_n_0\, A(1) => \cnt_read_reg[1]_rep__1_n_0\, A(0) => \cnt_read_reg[0]_rep__1_n_0\, CE => wr_en0, CLK => aclk, D => \in\(2), Q => \out\(2), Q31 => \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][30]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => wr_en0, CLK => aclk, D => \in\(30), Q => \out\(30), Q31 => \NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][31]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => wr_en0, CLK => aclk, D => \in\(31), Q => \out\(31), Q31 => \NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][32]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => wr_en0, CLK => aclk, D => \in\(32), Q => \out\(32), Q31 => \NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][33]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => wr_en0, CLK => aclk, D => \in\(33), Q => \out\(33), Q31 => \NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][3]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__1_n_0\, A(3) => \cnt_read_reg[3]_rep__1_n_0\, A(2) => \cnt_read_reg[2]_rep__1_n_0\, A(1) => \cnt_read_reg[1]_rep__1_n_0\, A(0) => \cnt_read_reg[0]_rep__1_n_0\, CE => wr_en0, CLK => aclk, D => \in\(3), Q => \out\(3), Q31 => \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][4]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__1_n_0\, A(3) => \cnt_read_reg[3]_rep__1_n_0\, A(2) => \cnt_read_reg[2]_rep__1_n_0\, A(1) => \cnt_read_reg[1]_rep__1_n_0\, A(0) => \cnt_read_reg[0]_rep__1_n_0\, CE => wr_en0, CLK => aclk, D => \in\(4), Q => \out\(4), Q31 => \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][5]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__1_n_0\, A(3) => \cnt_read_reg[3]_rep__1_n_0\, A(2) => \cnt_read_reg[2]_rep__1_n_0\, A(1) => \cnt_read_reg[1]_rep__1_n_0\, A(0) => \cnt_read_reg[0]_rep__1_n_0\, CE => wr_en0, CLK => aclk, D => \in\(5), Q => \out\(5), Q31 => \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][6]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__1_n_0\, A(3) => \cnt_read_reg[3]_rep__1_n_0\, A(2) => \cnt_read_reg[2]_rep__1_n_0\, A(1) => \cnt_read_reg[1]_rep__1_n_0\, A(0) => \cnt_read_reg[0]_rep__1_n_0\, CE => wr_en0, CLK => aclk, D => \in\(6), Q => \out\(6), Q31 => \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][7]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__0_n_0\, A(3) => \cnt_read_reg[3]_rep__0_n_0\, A(2) => \cnt_read_reg[2]_rep__0_n_0\, A(1) => \cnt_read_reg[1]_rep__0_n_0\, A(0) => \cnt_read_reg[0]_rep__0_n_0\, CE => wr_en0, CLK => aclk, D => \in\(7), Q => \out\(7), Q31 => \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][8]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__0_n_0\, A(3) => \cnt_read_reg[3]_rep__0_n_0\, A(2) => \cnt_read_reg[2]_rep__0_n_0\, A(1) => \cnt_read_reg[1]_rep__0_n_0\, A(0) => \cnt_read_reg[0]_rep__0_n_0\, CE => wr_en0, CLK => aclk, D => \in\(8), Q => \out\(8), Q31 => \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][9]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep__0_n_0\, A(3) => \cnt_read_reg[3]_rep__0_n_0\, A(2) => \cnt_read_reg[2]_rep__0_n_0\, A(1) => \cnt_read_reg[1]_rep__0_n_0\, A(0) => \cnt_read_reg[0]_rep__0_n_0\, CE => wr_en0, CLK => aclk, D => \in\(9), Q => \out\(9), Q31 => \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED\ ); \state[1]_i_4\: unisim.vcomponents.LUT5 generic map( INIT => X"40C0C000" ) port map ( I0 => \cnt_read_reg[0]_rep__3_n_0\, I1 => \^cnt_read_reg[4]_rep__2_0\, I2 => \^cnt_read_reg[4]_rep__2_1\, I3 => \cnt_read_reg[1]_rep__2_n_0\, I4 => \cnt_read_reg[2]_rep__2_n_0\, O => \state_reg[1]_rep\ ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity \zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2\ is port ( m_valid_i_reg : out STD_LOGIC; \state_reg[1]_rep\ : out STD_LOGIC; \skid_buffer_reg[46]\ : out STD_LOGIC_VECTOR ( 12 downto 0 ); s_ready_i_reg : in STD_LOGIC; r_push_r : in STD_LOGIC; si_rs_rready : in STD_LOGIC; \cnt_read_reg[3]_rep__2\ : in STD_LOGIC; \cnt_read_reg[4]_rep__2\ : in STD_LOGIC; \cnt_read_reg[0]_rep__3\ : in STD_LOGIC; \cnt_read_reg[0]_rep__3_0\ : in STD_LOGIC; \in\ : in STD_LOGIC_VECTOR ( 12 downto 0 ); aclk : in STD_LOGIC; areset_d1 : in STD_LOGIC ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of \zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2\ : entity is "axi_protocol_converter_v2_1_17_b2s_simple_fifo"; end \zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2\; architecture STRUCTURE of \zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2\ is signal cnt_read : STD_LOGIC_VECTOR ( 4 downto 0 ); signal \cnt_read[0]_i_1__0_n_0\ : STD_LOGIC; signal \cnt_read[1]_i_1__1_n_0\ : STD_LOGIC; signal \cnt_read[2]_i_1__0_n_0\ : STD_LOGIC; signal \cnt_read[3]_i_1_n_0\ : STD_LOGIC; signal \cnt_read[4]_i_1__0_n_0\ : STD_LOGIC; signal \cnt_read[4]_i_2_n_0\ : STD_LOGIC; signal \cnt_read[4]_i_3_n_0\ : STD_LOGIC; signal \cnt_read_reg[0]_rep__0_n_0\ : STD_LOGIC; signal \cnt_read_reg[0]_rep__1_n_0\ : STD_LOGIC; signal \cnt_read_reg[0]_rep_n_0\ : STD_LOGIC; signal \cnt_read_reg[1]_rep__0_n_0\ : STD_LOGIC; signal \cnt_read_reg[1]_rep_n_0\ : STD_LOGIC; signal \cnt_read_reg[2]_rep__0_n_0\ : STD_LOGIC; signal \cnt_read_reg[2]_rep_n_0\ : STD_LOGIC; signal \cnt_read_reg[3]_rep__0_n_0\ : STD_LOGIC; signal \cnt_read_reg[3]_rep_n_0\ : STD_LOGIC; signal \cnt_read_reg[4]_rep__0_n_0\ : STD_LOGIC; signal \cnt_read_reg[4]_rep_n_0\ : STD_LOGIC; signal m_valid_i_i_3_n_0 : STD_LOGIC; signal \^m_valid_i_reg\ : STD_LOGIC; signal \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; signal \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED\ : STD_LOGIC; attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \cnt_read[1]_i_1__1\ : label is "soft_lutpair20"; attribute SOFT_HLUTNM of \cnt_read[2]_i_1__0\ : label is "soft_lutpair20"; attribute KEEP : string; attribute KEEP of \cnt_read_reg[0]\ : label is "yes"; attribute ORIG_CELL_NAME : string; attribute ORIG_CELL_NAME of \cnt_read_reg[0]\ : label is "cnt_read_reg[0]"; attribute IS_FANOUT_CONSTRAINED : integer; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[0]_rep\ : label is 1; attribute KEEP of \cnt_read_reg[0]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[0]_rep\ : label is "cnt_read_reg[0]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[0]_rep__0\ : label is 1; attribute KEEP of \cnt_read_reg[0]_rep__0\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[0]_rep__0\ : label is "cnt_read_reg[0]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[0]_rep__1\ : label is 1; attribute KEEP of \cnt_read_reg[0]_rep__1\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[0]_rep__1\ : label is "cnt_read_reg[0]"; attribute KEEP of \cnt_read_reg[1]\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[1]\ : label is "cnt_read_reg[1]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[1]_rep\ : label is 1; attribute KEEP of \cnt_read_reg[1]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[1]_rep\ : label is "cnt_read_reg[1]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[1]_rep__0\ : label is 1; attribute KEEP of \cnt_read_reg[1]_rep__0\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[1]_rep__0\ : label is "cnt_read_reg[1]"; attribute KEEP of \cnt_read_reg[2]\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[2]\ : label is "cnt_read_reg[2]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[2]_rep\ : label is 1; attribute KEEP of \cnt_read_reg[2]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[2]_rep\ : label is "cnt_read_reg[2]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[2]_rep__0\ : label is 1; attribute KEEP of \cnt_read_reg[2]_rep__0\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[2]_rep__0\ : label is "cnt_read_reg[2]"; attribute KEEP of \cnt_read_reg[3]\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[3]\ : label is "cnt_read_reg[3]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[3]_rep\ : label is 1; attribute KEEP of \cnt_read_reg[3]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[3]_rep\ : label is "cnt_read_reg[3]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[3]_rep__0\ : label is 1; attribute KEEP of \cnt_read_reg[3]_rep__0\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[3]_rep__0\ : label is "cnt_read_reg[3]"; attribute KEEP of \cnt_read_reg[4]\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[4]\ : label is "cnt_read_reg[4]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[4]_rep\ : label is 1; attribute KEEP of \cnt_read_reg[4]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[4]_rep\ : label is "cnt_read_reg[4]"; attribute IS_FANOUT_CONSTRAINED of \cnt_read_reg[4]_rep__0\ : label is 1; attribute KEEP of \cnt_read_reg[4]_rep__0\ : label is "yes"; attribute ORIG_CELL_NAME of \cnt_read_reg[4]_rep__0\ : label is "cnt_read_reg[4]"; attribute srl_bus_name : string; attribute srl_bus_name of \memory_reg[31][0]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] "; attribute srl_name : string; attribute srl_name of \memory_reg[31][0]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 "; attribute srl_bus_name of \memory_reg[31][10]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][10]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 "; attribute srl_bus_name of \memory_reg[31][11]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][11]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 "; attribute srl_bus_name of \memory_reg[31][12]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][12]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 "; attribute srl_bus_name of \memory_reg[31][1]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][1]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 "; attribute srl_bus_name of \memory_reg[31][2]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][2]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 "; attribute srl_bus_name of \memory_reg[31][3]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][3]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 "; attribute srl_bus_name of \memory_reg[31][4]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][4]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 "; attribute srl_bus_name of \memory_reg[31][5]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][5]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 "; attribute srl_bus_name of \memory_reg[31][6]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][6]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 "; attribute srl_bus_name of \memory_reg[31][7]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][7]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 "; attribute srl_bus_name of \memory_reg[31][8]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][8]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 "; attribute srl_bus_name of \memory_reg[31][9]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] "; attribute srl_name of \memory_reg[31][9]_srl32\ : label is "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 "; begin m_valid_i_reg <= \^m_valid_i_reg\; \cnt_read[0]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"96" ) port map ( I0 => \cnt_read_reg[0]_rep__0_n_0\, I1 => r_push_r, I2 => s_ready_i_reg, O => \cnt_read[0]_i_1__0_n_0\ ); \cnt_read[1]_i_1__1\: unisim.vcomponents.LUT4 generic map( INIT => X"DB24" ) port map ( I0 => \cnt_read_reg[0]_rep__0_n_0\, I1 => s_ready_i_reg, I2 => r_push_r, I3 => \cnt_read_reg[1]_rep__0_n_0\, O => \cnt_read[1]_i_1__1_n_0\ ); \cnt_read[2]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"9AAAAAA6" ) port map ( I0 => \cnt_read_reg[2]_rep__0_n_0\, I1 => s_ready_i_reg, I2 => r_push_r, I3 => \cnt_read_reg[0]_rep__0_n_0\, I4 => \cnt_read_reg[1]_rep__0_n_0\, O => \cnt_read[2]_i_1__0_n_0\ ); \cnt_read[3]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"FF7F0080FEFF0100" ) port map ( I0 => \cnt_read_reg[1]_rep__0_n_0\, I1 => \cnt_read_reg[0]_rep__0_n_0\, I2 => r_push_r, I3 => s_ready_i_reg, I4 => \cnt_read_reg[3]_rep__0_n_0\, I5 => \cnt_read_reg[2]_rep__0_n_0\, O => \cnt_read[3]_i_1_n_0\ ); \cnt_read[4]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"9A999AAA" ) port map ( I0 => \cnt_read_reg[4]_rep__0_n_0\, I1 => \cnt_read[4]_i_2_n_0\, I2 => \cnt_read_reg[2]_rep__0_n_0\, I3 => \cnt_read_reg[3]_rep__0_n_0\, I4 => \cnt_read[4]_i_3_n_0\, O => \cnt_read[4]_i_1__0_n_0\ ); \cnt_read[4]_i_2\: unisim.vcomponents.LUT6 generic map( INIT => X"2AAAAAAA2AAA2AAA" ) port map ( I0 => \cnt_read_reg[2]_rep__0_n_0\, I1 => \cnt_read_reg[1]_rep__0_n_0\, I2 => \cnt_read_reg[0]_rep__1_n_0\, I3 => r_push_r, I4 => \^m_valid_i_reg\, I5 => si_rs_rready, O => \cnt_read[4]_i_2_n_0\ ); \cnt_read[4]_i_3\: unisim.vcomponents.LUT5 generic map( INIT => X"00000004" ) port map ( I0 => r_push_r, I1 => si_rs_rready, I2 => \^m_valid_i_reg\, I3 => \cnt_read_reg[0]_rep__1_n_0\, I4 => \cnt_read_reg[1]_rep__0_n_0\, O => \cnt_read[4]_i_3_n_0\ ); \cnt_read_reg[0]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[0]_i_1__0_n_0\, Q => cnt_read(0), S => areset_d1 ); \cnt_read_reg[0]_rep\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[0]_i_1__0_n_0\, Q => \cnt_read_reg[0]_rep_n_0\, S => areset_d1 ); \cnt_read_reg[0]_rep__0\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[0]_i_1__0_n_0\, Q => \cnt_read_reg[0]_rep__0_n_0\, S => areset_d1 ); \cnt_read_reg[0]_rep__1\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[0]_i_1__0_n_0\, Q => \cnt_read_reg[0]_rep__1_n_0\, S => areset_d1 ); \cnt_read_reg[1]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[1]_i_1__1_n_0\, Q => cnt_read(1), S => areset_d1 ); \cnt_read_reg[1]_rep\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[1]_i_1__1_n_0\, Q => \cnt_read_reg[1]_rep_n_0\, S => areset_d1 ); \cnt_read_reg[1]_rep__0\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[1]_i_1__1_n_0\, Q => \cnt_read_reg[1]_rep__0_n_0\, S => areset_d1 ); \cnt_read_reg[2]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[2]_i_1__0_n_0\, Q => cnt_read(2), S => areset_d1 ); \cnt_read_reg[2]_rep\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[2]_i_1__0_n_0\, Q => \cnt_read_reg[2]_rep_n_0\, S => areset_d1 ); \cnt_read_reg[2]_rep__0\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[2]_i_1__0_n_0\, Q => \cnt_read_reg[2]_rep__0_n_0\, S => areset_d1 ); \cnt_read_reg[3]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[3]_i_1_n_0\, Q => cnt_read(3), S => areset_d1 ); \cnt_read_reg[3]_rep\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[3]_i_1_n_0\, Q => \cnt_read_reg[3]_rep_n_0\, S => areset_d1 ); \cnt_read_reg[3]_rep__0\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[3]_i_1_n_0\, Q => \cnt_read_reg[3]_rep__0_n_0\, S => areset_d1 ); \cnt_read_reg[4]\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[4]_i_1__0_n_0\, Q => cnt_read(4), S => areset_d1 ); \cnt_read_reg[4]_rep\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[4]_i_1__0_n_0\, Q => \cnt_read_reg[4]_rep_n_0\, S => areset_d1 ); \cnt_read_reg[4]_rep__0\: unisim.vcomponents.FDSE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \cnt_read[4]_i_1__0_n_0\, Q => \cnt_read_reg[4]_rep__0_n_0\, S => areset_d1 ); m_valid_i_i_2: unisim.vcomponents.LUT6 generic map( INIT => X"80808080FF808080" ) port map ( I0 => \cnt_read_reg[4]_rep__0_n_0\, I1 => \cnt_read_reg[3]_rep__0_n_0\, I2 => m_valid_i_i_3_n_0, I3 => \cnt_read_reg[3]_rep__2\, I4 => \cnt_read_reg[4]_rep__2\, I5 => \cnt_read_reg[0]_rep__3\, O => \^m_valid_i_reg\ ); m_valid_i_i_3: unisim.vcomponents.LUT3 generic map( INIT => X"80" ) port map ( I0 => \cnt_read_reg[2]_rep__0_n_0\, I1 => \cnt_read_reg[0]_rep__1_n_0\, I2 => \cnt_read_reg[1]_rep__0_n_0\, O => m_valid_i_i_3_n_0 ); \memory_reg[31][0]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => r_push_r, CLK => aclk, D => \in\(0), Q => \skid_buffer_reg[46]\(0), Q31 => \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][10]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => r_push_r, CLK => aclk, D => \in\(10), Q => \skid_buffer_reg[46]\(10), Q31 => \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][11]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => r_push_r, CLK => aclk, D => \in\(11), Q => \skid_buffer_reg[46]\(11), Q31 => \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][12]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => r_push_r, CLK => aclk, D => \in\(12), Q => \skid_buffer_reg[46]\(12), Q31 => \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][1]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => r_push_r, CLK => aclk, D => \in\(1), Q => \skid_buffer_reg[46]\(1), Q31 => \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][2]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => r_push_r, CLK => aclk, D => \in\(2), Q => \skid_buffer_reg[46]\(2), Q31 => \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][3]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => r_push_r, CLK => aclk, D => \in\(3), Q => \skid_buffer_reg[46]\(3), Q31 => \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][4]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => r_push_r, CLK => aclk, D => \in\(4), Q => \skid_buffer_reg[46]\(4), Q31 => \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][5]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4) => \cnt_read_reg[4]_rep_n_0\, A(3) => \cnt_read_reg[3]_rep_n_0\, A(2) => \cnt_read_reg[2]_rep_n_0\, A(1) => \cnt_read_reg[1]_rep_n_0\, A(0) => \cnt_read_reg[0]_rep_n_0\, CE => r_push_r, CLK => aclk, D => \in\(5), Q => \skid_buffer_reg[46]\(5), Q31 => \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][6]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => r_push_r, CLK => aclk, D => \in\(6), Q => \skid_buffer_reg[46]\(6), Q31 => \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][7]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => r_push_r, CLK => aclk, D => \in\(7), Q => \skid_buffer_reg[46]\(7), Q31 => \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][8]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => r_push_r, CLK => aclk, D => \in\(8), Q => \skid_buffer_reg[46]\(8), Q31 => \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED\ ); \memory_reg[31][9]_srl32\: unisim.vcomponents.SRLC32E generic map( INIT => X"00000000" ) port map ( A(4 downto 0) => cnt_read(4 downto 0), CE => r_push_r, CLK => aclk, D => \in\(9), Q => \skid_buffer_reg[46]\(9), Q31 => \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED\ ); \state[1]_i_2\: unisim.vcomponents.LUT6 generic map( INIT => X"BFEEAAAAAAAAAAAA" ) port map ( I0 => \cnt_read_reg[0]_rep__3_0\, I1 => \cnt_read_reg[2]_rep__0_n_0\, I2 => \cnt_read_reg[0]_rep__1_n_0\, I3 => \cnt_read_reg[1]_rep__0_n_0\, I4 => \cnt_read_reg[3]_rep__0_n_0\, I5 => \cnt_read_reg[4]_rep__0_n_0\, O => \state_reg[1]_rep\ ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm is port ( \axlen_cnt_reg[7]\ : out STD_LOGIC; \axlen_cnt_reg[7]_0\ : out STD_LOGIC; \axlen_cnt_reg[7]_1\ : out STD_LOGIC; \next\ : out STD_LOGIC; Q : out STD_LOGIC_VECTOR ( 1 downto 0 ); D : out STD_LOGIC_VECTOR ( 0 to 0 ); \wrap_second_len_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 ); \axlen_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 ); s_axburst_eq0_reg : out STD_LOGIC; incr_next_pending : out STD_LOGIC; sel_first_i : out STD_LOGIC; s_axburst_eq1_reg : out STD_LOGIC; E : out STD_LOGIC_VECTOR ( 0 to 0 ); \axaddr_wrap_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 ); sel_first_reg : out STD_LOGIC; sel_first_reg_0 : out STD_LOGIC; \wrap_cnt_r_reg[3]\ : out STD_LOGIC; \axaddr_offset_r_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 ); \wrap_cnt_r_reg[3]_0\ : out STD_LOGIC; \m_payload_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 ); b_push : out STD_LOGIC; m_axi_awvalid : out STD_LOGIC; s_axburst_eq1_reg_0 : in STD_LOGIC; \cnt_read_reg[1]_rep__0\ : in STD_LOGIC; \cnt_read_reg[0]_rep__0\ : in STD_LOGIC; m_axi_awready : in STD_LOGIC; si_rs_awvalid : in STD_LOGIC; \axlen_cnt_reg[7]_2\ : in STD_LOGIC; \wrap_second_len_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 ); \axaddr_offset_r_reg[3]\ : in STD_LOGIC; axaddr_offset : in STD_LOGIC_VECTOR ( 0 to 0 ); \m_payload_i_reg[46]\ : in STD_LOGIC_VECTOR ( 2 downto 0 ); \axlen_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 ); wrap_next_pending : in STD_LOGIC; next_pending_r_reg : in STD_LOGIC; \m_payload_i_reg[47]\ : in STD_LOGIC; sel_first : in STD_LOGIC; areset_d1 : in STD_LOGIC; sel_first_0 : in STD_LOGIC; sel_first_reg_1 : in STD_LOGIC; \axaddr_offset_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 ); \m_payload_i_reg[5]\ : in STD_LOGIC; aclk : in STD_LOGIC ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm : entity is "axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm is signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 ); signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal \^axlen_cnt_reg[7]\ : STD_LOGIC; signal \^axlen_cnt_reg[7]_0\ : STD_LOGIC; signal \^b_push\ : STD_LOGIC; signal \^incr_next_pending\ : STD_LOGIC; signal \^next\ : STD_LOGIC; signal \^sel_first_i\ : STD_LOGIC; signal \state[0]_i_1_n_0\ : STD_LOGIC; signal \state[0]_i_2_n_0\ : STD_LOGIC; signal \state[1]_i_1__0_n_0\ : STD_LOGIC; attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \axlen_cnt[3]_i_1__0\ : label is "soft_lutpair109"; attribute SOFT_HLUTNM of \axlen_cnt[7]_i_1__0\ : label is "soft_lutpair108"; attribute SOFT_HLUTNM of s_axburst_eq0_i_1 : label is "soft_lutpair110"; attribute SOFT_HLUTNM of s_axburst_eq1_i_1 : label is "soft_lutpair110"; attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair109"; attribute KEEP : string; attribute KEEP of \state_reg[0]\ : label is "yes"; attribute ORIG_CELL_NAME : string; attribute ORIG_CELL_NAME of \state_reg[0]\ : label is "state_reg[0]"; attribute IS_FANOUT_CONSTRAINED : integer; attribute IS_FANOUT_CONSTRAINED of \state_reg[0]_rep\ : label is 1; attribute KEEP of \state_reg[0]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \state_reg[0]_rep\ : label is "state_reg[0]"; attribute KEEP of \state_reg[1]\ : label is "yes"; attribute ORIG_CELL_NAME of \state_reg[1]\ : label is "state_reg[1]"; attribute IS_FANOUT_CONSTRAINED of \state_reg[1]_rep\ : label is 1; attribute KEEP of \state_reg[1]_rep\ : label is "yes"; attribute ORIG_CELL_NAME of \state_reg[1]_rep\ : label is "state_reg[1]"; attribute SOFT_HLUTNM of \wrap_boundary_axaddr_r[11]_i_1\ : label is "soft_lutpair108"; attribute SOFT_HLUTNM of \wrap_cnt_r[3]_i_4\ : label is "soft_lutpair111"; attribute SOFT_HLUTNM of \wrap_cnt_r[3]_i_6\ : label is "soft_lutpair111"; begin E(0) <= \^e\(0); Q(1 downto 0) <= \^q\(1 downto 0); \axlen_cnt_reg[7]\ <= \^axlen_cnt_reg[7]\; \axlen_cnt_reg[7]_0\ <= \^axlen_cnt_reg[7]_0\; b_push <= \^b_push\; incr_next_pending <= \^incr_next_pending\; \next\ <= \^next\; sel_first_i <= \^sel_first_i\; \axaddr_offset_r[2]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"AAAAACAAAAAAA0AA" ) port map ( I0 => \axaddr_offset_r_reg[3]_0\(0), I1 => \m_payload_i_reg[46]\(2), I2 => \^axlen_cnt_reg[7]_0\, I3 => si_rs_awvalid, I4 => \^axlen_cnt_reg[7]\, I5 => \m_payload_i_reg[5]\, O => \axaddr_offset_r_reg[2]\(0) ); \axlen_cnt[0]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"0400FFFF04000400" ) port map ( I0 => \^q\(1), I1 => si_rs_awvalid, I2 => \^q\(0), I3 => \m_payload_i_reg[46]\(1), I4 => \axlen_cnt_reg[0]_0\(0), I5 => \axlen_cnt_reg[7]_2\, O => \axlen_cnt_reg[0]\(0) ); \axlen_cnt[3]_i_1__0\: unisim.vcomponents.LUT4 generic map( INIT => X"FF04" ) port map ( I0 => \^q\(0), I1 => si_rs_awvalid, I2 => \^q\(1), I3 => \^next\, O => \axaddr_wrap_reg[11]\(0) ); \axlen_cnt[7]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"0000FF04" ) port map ( I0 => \^axlen_cnt_reg[7]_0\, I1 => si_rs_awvalid, I2 => \^axlen_cnt_reg[7]\, I3 => \^next\, I4 => \axlen_cnt_reg[7]_2\, O => \axlen_cnt_reg[7]_1\ ); m_axi_awvalid_INST_0: unisim.vcomponents.LUT2 generic map( INIT => X"2" ) port map ( I0 => \^axlen_cnt_reg[7]_0\, I1 => \^axlen_cnt_reg[7]\, O => m_axi_awvalid ); \m_payload_i[31]_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"B" ) port map ( I0 => \^b_push\, I1 => si_rs_awvalid, O => \m_payload_i_reg[0]\(0) ); \memory_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"88008888A800A8A8" ) port map ( I0 => \^axlen_cnt_reg[7]_0\, I1 => \^axlen_cnt_reg[7]\, I2 => m_axi_awready, I3 => \cnt_read_reg[0]_rep__0\, I4 => \cnt_read_reg[1]_rep__0\, I5 => s_axburst_eq1_reg_0, O => \^b_push\ ); next_pending_r_i_1: unisim.vcomponents.LUT5 generic map( INIT => X"FFFFF404" ) port map ( I0 => \^e\(0), I1 => next_pending_r_reg, I2 => \^next\, I3 => \axlen_cnt_reg[7]_2\, I4 => \m_payload_i_reg[47]\, O => \^incr_next_pending\ ); next_pending_r_i_2: unisim.vcomponents.LUT6 generic map( INIT => X"F3F3FFFF51000000" ) port map ( I0 => s_axburst_eq1_reg_0, I1 => \cnt_read_reg[1]_rep__0\, I2 => \cnt_read_reg[0]_rep__0\, I3 => m_axi_awready, I4 => \^axlen_cnt_reg[7]_0\, I5 => \^axlen_cnt_reg[7]\, O => \^next\ ); s_axburst_eq0_i_1: unisim.vcomponents.LUT4 generic map( INIT => X"BA8A" ) port map ( I0 => \^incr_next_pending\, I1 => \^sel_first_i\, I2 => \m_payload_i_reg[46]\(0), I3 => wrap_next_pending, O => s_axburst_eq0_reg ); s_axburst_eq1_i_1: unisim.vcomponents.LUT4 generic map( INIT => X"FE02" ) port map ( I0 => \^incr_next_pending\, I1 => \m_payload_i_reg[46]\(0), I2 => \^sel_first_i\, I3 => wrap_next_pending, O => s_axburst_eq1_reg ); sel_first_i_1: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFFFFF44444F44" ) port map ( I0 => \^next\, I1 => sel_first, I2 => \^q\(1), I3 => si_rs_awvalid, I4 => \^q\(0), I5 => areset_d1, O => sel_first_reg ); \sel_first_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFFFFF44444F44" ) port map ( I0 => \^next\, I1 => sel_first_0, I2 => \^q\(1), I3 => si_rs_awvalid, I4 => \^q\(0), I5 => areset_d1, O => sel_first_reg_0 ); \sel_first_i_1__1\: unisim.vcomponents.LUT6 generic map( INIT => X"FF04FFFFFF04FF04" ) port map ( I0 => \^axlen_cnt_reg[7]\, I1 => si_rs_awvalid, I2 => \^axlen_cnt_reg[7]_0\, I3 => areset_d1, I4 => \^next\, I5 => sel_first_reg_1, O => \^sel_first_i\ ); \state[0]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"BBBA" ) port map ( I0 => \state[0]_i_2_n_0\, I1 => \^q\(0), I2 => si_rs_awvalid, I3 => \^q\(1), O => \state[0]_i_1_n_0\ ); \state[0]_i_2\: unisim.vcomponents.LUT6 generic map( INIT => X"00F000F055750000" ) port map ( I0 => m_axi_awready, I1 => s_axburst_eq1_reg_0, I2 => \cnt_read_reg[1]_rep__0\, I3 => \cnt_read_reg[0]_rep__0\, I4 => \^axlen_cnt_reg[7]_0\, I5 => \^axlen_cnt_reg[7]\, O => \state[0]_i_2_n_0\ ); \state[1]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"0C0CAE0000000000" ) port map ( I0 => s_axburst_eq1_reg_0, I1 => \cnt_read_reg[1]_rep__0\, I2 => \cnt_read_reg[0]_rep__0\, I3 => m_axi_awready, I4 => \^axlen_cnt_reg[7]\, I5 => \^axlen_cnt_reg[7]_0\, O => \state[1]_i_1__0_n_0\ ); \state_reg[0]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => \state[0]_i_1_n_0\, Q => \^q\(0), R => areset_d1 ); \state_reg[0]_rep\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => \state[0]_i_1_n_0\, Q => \^axlen_cnt_reg[7]_0\, R => areset_d1 ); \state_reg[1]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => \state[1]_i_1__0_n_0\, Q => \^q\(1), R => areset_d1 ); \state_reg[1]_rep\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => \state[1]_i_1__0_n_0\, Q => \^axlen_cnt_reg[7]\, R => areset_d1 ); \wrap_boundary_axaddr_r[11]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"04" ) port map ( I0 => \^axlen_cnt_reg[7]\, I1 => si_rs_awvalid, I2 => \^axlen_cnt_reg[7]_0\, O => \^e\(0) ); \wrap_cnt_r[0]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"AA8A5575AA8A5545" ) port map ( I0 => \wrap_second_len_r_reg[0]_0\(0), I1 => \^q\(0), I2 => si_rs_awvalid, I3 => \^q\(1), I4 => \axaddr_offset_r_reg[3]\, I5 => axaddr_offset(0), O => D(0) ); \wrap_cnt_r[3]_i_4\: unisim.vcomponents.LUT4 generic map( INIT => X"AA8A" ) port map ( I0 => \axaddr_offset_r_reg[3]_0\(1), I1 => \^axlen_cnt_reg[7]_0\, I2 => si_rs_awvalid, I3 => \^axlen_cnt_reg[7]\, O => \wrap_cnt_r_reg[3]\ ); \wrap_cnt_r[3]_i_6\: unisim.vcomponents.LUT4 generic map( INIT => X"AA8A" ) port map ( I0 => \axaddr_offset_r_reg[3]_0\(0), I1 => \^axlen_cnt_reg[7]_0\, I2 => si_rs_awvalid, I3 => \^axlen_cnt_reg[7]\, O => \wrap_cnt_r_reg[3]_0\ ); \wrap_second_len_r[0]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"AA8AAA8AAA8AAABA" ) port map ( I0 => \wrap_second_len_r_reg[0]_0\(0), I1 => \^q\(0), I2 => si_rs_awvalid, I3 => \^q\(1), I4 => \axaddr_offset_r_reg[3]\, I5 => axaddr_offset(0), O => \wrap_second_len_r_reg[0]\(0) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd is port ( wrap_next_pending : out STD_LOGIC; sel_first_reg_0 : out STD_LOGIC; \wrap_cnt_r_reg[3]_0\ : out STD_LOGIC; \wrap_second_len_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 ); m_axi_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 ); \axaddr_offset_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 ); aclk : in STD_LOGIC; sel_first_reg_1 : in STD_LOGIC; E : in STD_LOGIC_VECTOR ( 0 to 0 ); \m_payload_i_reg[47]\ : in STD_LOGIC_VECTOR ( 18 downto 0 ); \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 ); si_rs_awvalid : in STD_LOGIC; \axaddr_offset_r_reg[3]_1\ : in STD_LOGIC; D : in STD_LOGIC_VECTOR ( 3 downto 0 ); \m_payload_i_reg[47]_0\ : in STD_LOGIC; \next\ : in STD_LOGIC; sel_first_reg_2 : in STD_LOGIC; \axaddr_incr_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 ); sel_first_reg_3 : in STD_LOGIC; \axaddr_offset_r_reg[3]_2\ : in STD_LOGIC; \wrap_second_len_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 ); \wrap_second_len_r_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 ); \m_payload_i_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 ) ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd : entity is "axi_protocol_converter_v2_1_17_b2s_wrap_cmd"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd is signal axaddr_wrap : STD_LOGIC_VECTOR ( 11 downto 0 ); signal axaddr_wrap0 : STD_LOGIC_VECTOR ( 11 downto 0 ); signal \axaddr_wrap[0]_i_1_n_0\ : STD_LOGIC; signal \axaddr_wrap[10]_i_1_n_0\ : STD_LOGIC; signal \axaddr_wrap[11]_i_1_n_0\ : STD_LOGIC; signal \axaddr_wrap[11]_i_2_n_0\ : STD_LOGIC; signal \axaddr_wrap[11]_i_4_n_0\ : STD_LOGIC; signal \axaddr_wrap[1]_i_1_n_0\ : STD_LOGIC; signal \axaddr_wrap[2]_i_1_n_0\ : STD_LOGIC; signal \axaddr_wrap[3]_i_1_n_0\ : STD_LOGIC; signal \axaddr_wrap[3]_i_3_n_0\ : STD_LOGIC; signal \axaddr_wrap[3]_i_4_n_0\ : STD_LOGIC; signal \axaddr_wrap[3]_i_5_n_0\ : STD_LOGIC; signal \axaddr_wrap[3]_i_6_n_0\ : STD_LOGIC; signal \axaddr_wrap[4]_i_1_n_0\ : STD_LOGIC; signal \axaddr_wrap[5]_i_1_n_0\ : STD_LOGIC; signal \axaddr_wrap[6]_i_1_n_0\ : STD_LOGIC; signal \axaddr_wrap[7]_i_1_n_0\ : STD_LOGIC; signal \axaddr_wrap[8]_i_1_n_0\ : STD_LOGIC; signal \axaddr_wrap[9]_i_1_n_0\ : STD_LOGIC; signal \axaddr_wrap_reg[11]_i_3_n_1\ : STD_LOGIC; signal \axaddr_wrap_reg[11]_i_3_n_2\ : STD_LOGIC; signal \axaddr_wrap_reg[11]_i_3_n_3\ : STD_LOGIC; signal \axaddr_wrap_reg[3]_i_2_n_0\ : STD_LOGIC; signal \axaddr_wrap_reg[3]_i_2_n_1\ : STD_LOGIC; signal \axaddr_wrap_reg[3]_i_2_n_2\ : STD_LOGIC; signal \axaddr_wrap_reg[3]_i_2_n_3\ : STD_LOGIC; signal \axaddr_wrap_reg[7]_i_2_n_0\ : STD_LOGIC; signal \axaddr_wrap_reg[7]_i_2_n_1\ : STD_LOGIC; signal \axaddr_wrap_reg[7]_i_2_n_2\ : STD_LOGIC; signal \axaddr_wrap_reg[7]_i_2_n_3\ : STD_LOGIC; signal \axlen_cnt[0]_i_1_n_0\ : STD_LOGIC; signal \axlen_cnt[1]_i_1_n_0\ : STD_LOGIC; signal \axlen_cnt[2]_i_1__0_n_0\ : STD_LOGIC; signal \axlen_cnt[3]_i_1_n_0\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[0]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[1]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[2]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[3]\ : STD_LOGIC; signal \next_pending_r_i_2__1_n_0\ : STD_LOGIC; signal next_pending_r_reg_n_0 : STD_LOGIC; signal \^sel_first_reg_0\ : STD_LOGIC; signal wrap_boundary_axaddr_r : STD_LOGIC_VECTOR ( 11 downto 0 ); signal wrap_cnt : STD_LOGIC_VECTOR ( 1 to 1 ); signal wrap_cnt_r : STD_LOGIC_VECTOR ( 3 downto 0 ); signal \^wrap_next_pending\ : STD_LOGIC; signal \^wrap_second_len_r_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 ); signal \NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); begin sel_first_reg_0 <= \^sel_first_reg_0\; wrap_next_pending <= \^wrap_next_pending\; \wrap_second_len_r_reg[3]_0\(3 downto 0) <= \^wrap_second_len_r_reg[3]_0\(3 downto 0); \axaddr_offset_r_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(0), Q => \axaddr_offset_r_reg[3]_0\(0), R => '0' ); \axaddr_offset_r_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(1), Q => \axaddr_offset_r_reg[3]_0\(1), R => '0' ); \axaddr_offset_r_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(2), Q => \axaddr_offset_r_reg[3]_0\(2), R => '0' ); \axaddr_offset_r_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(3), Q => \axaddr_offset_r_reg[3]_0\(3), R => '0' ); \axaddr_wrap[0]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => wrap_boundary_axaddr_r(0), I1 => \axaddr_wrap[11]_i_2_n_0\, I2 => axaddr_wrap0(0), I3 => \next\, I4 => \m_payload_i_reg[47]\(0), O => \axaddr_wrap[0]_i_1_n_0\ ); \axaddr_wrap[10]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => wrap_boundary_axaddr_r(10), I1 => \axaddr_wrap[11]_i_2_n_0\, I2 => axaddr_wrap0(10), I3 => \next\, I4 => \m_payload_i_reg[47]\(10), O => \axaddr_wrap[10]_i_1_n_0\ ); \axaddr_wrap[11]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => wrap_boundary_axaddr_r(11), I1 => \axaddr_wrap[11]_i_2_n_0\, I2 => axaddr_wrap0(11), I3 => \next\, I4 => \m_payload_i_reg[47]\(11), O => \axaddr_wrap[11]_i_1_n_0\ ); \axaddr_wrap[11]_i_2\: unisim.vcomponents.LUT3 generic map( INIT => X"41" ) port map ( I0 => \axaddr_wrap[11]_i_4_n_0\, I1 => wrap_cnt_r(3), I2 => \axlen_cnt_reg_n_0_[3]\, O => \axaddr_wrap[11]_i_2_n_0\ ); \axaddr_wrap[11]_i_4\: unisim.vcomponents.LUT6 generic map( INIT => X"6FF6FFFFFFFF6FF6" ) port map ( I0 => wrap_cnt_r(0), I1 => \axlen_cnt_reg_n_0_[0]\, I2 => \axlen_cnt_reg_n_0_[1]\, I3 => wrap_cnt_r(1), I4 => \axlen_cnt_reg_n_0_[2]\, I5 => wrap_cnt_r(2), O => \axaddr_wrap[11]_i_4_n_0\ ); \axaddr_wrap[1]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => wrap_boundary_axaddr_r(1), I1 => \axaddr_wrap[11]_i_2_n_0\, I2 => axaddr_wrap0(1), I3 => \next\, I4 => \m_payload_i_reg[47]\(1), O => \axaddr_wrap[1]_i_1_n_0\ ); \axaddr_wrap[2]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => wrap_boundary_axaddr_r(2), I1 => \axaddr_wrap[11]_i_2_n_0\, I2 => axaddr_wrap0(2), I3 => \next\, I4 => \m_payload_i_reg[47]\(2), O => \axaddr_wrap[2]_i_1_n_0\ ); \axaddr_wrap[3]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => wrap_boundary_axaddr_r(3), I1 => \axaddr_wrap[11]_i_2_n_0\, I2 => axaddr_wrap0(3), I3 => \next\, I4 => \m_payload_i_reg[47]\(3), O => \axaddr_wrap[3]_i_1_n_0\ ); \axaddr_wrap[3]_i_3\: unisim.vcomponents.LUT3 generic map( INIT => X"6A" ) port map ( I0 => axaddr_wrap(3), I1 => \m_payload_i_reg[47]\(12), I2 => \m_payload_i_reg[47]\(13), O => \axaddr_wrap[3]_i_3_n_0\ ); \axaddr_wrap[3]_i_4\: unisim.vcomponents.LUT3 generic map( INIT => X"9A" ) port map ( I0 => axaddr_wrap(2), I1 => \m_payload_i_reg[47]\(12), I2 => \m_payload_i_reg[47]\(13), O => \axaddr_wrap[3]_i_4_n_0\ ); \axaddr_wrap[3]_i_5\: unisim.vcomponents.LUT3 generic map( INIT => X"9A" ) port map ( I0 => axaddr_wrap(1), I1 => \m_payload_i_reg[47]\(13), I2 => \m_payload_i_reg[47]\(12), O => \axaddr_wrap[3]_i_5_n_0\ ); \axaddr_wrap[3]_i_6\: unisim.vcomponents.LUT3 generic map( INIT => X"A9" ) port map ( I0 => axaddr_wrap(0), I1 => \m_payload_i_reg[47]\(12), I2 => \m_payload_i_reg[47]\(13), O => \axaddr_wrap[3]_i_6_n_0\ ); \axaddr_wrap[4]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => wrap_boundary_axaddr_r(4), I1 => \axaddr_wrap[11]_i_2_n_0\, I2 => axaddr_wrap0(4), I3 => \next\, I4 => \m_payload_i_reg[47]\(4), O => \axaddr_wrap[4]_i_1_n_0\ ); \axaddr_wrap[5]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => wrap_boundary_axaddr_r(5), I1 => \axaddr_wrap[11]_i_2_n_0\, I2 => axaddr_wrap0(5), I3 => \next\, I4 => \m_payload_i_reg[47]\(5), O => \axaddr_wrap[5]_i_1_n_0\ ); \axaddr_wrap[6]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => wrap_boundary_axaddr_r(6), I1 => \axaddr_wrap[11]_i_2_n_0\, I2 => axaddr_wrap0(6), I3 => \next\, I4 => \m_payload_i_reg[47]\(6), O => \axaddr_wrap[6]_i_1_n_0\ ); \axaddr_wrap[7]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => wrap_boundary_axaddr_r(7), I1 => \axaddr_wrap[11]_i_2_n_0\, I2 => axaddr_wrap0(7), I3 => \next\, I4 => \m_payload_i_reg[47]\(7), O => \axaddr_wrap[7]_i_1_n_0\ ); \axaddr_wrap[8]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => wrap_boundary_axaddr_r(8), I1 => \axaddr_wrap[11]_i_2_n_0\, I2 => axaddr_wrap0(8), I3 => \next\, I4 => \m_payload_i_reg[47]\(8), O => \axaddr_wrap[8]_i_1_n_0\ ); \axaddr_wrap[9]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => wrap_boundary_axaddr_r(9), I1 => \axaddr_wrap[11]_i_2_n_0\, I2 => axaddr_wrap0(9), I3 => \next\, I4 => \m_payload_i_reg[47]\(9), O => \axaddr_wrap[9]_i_1_n_0\ ); \axaddr_wrap_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axaddr_wrap[0]_i_1_n_0\, Q => axaddr_wrap(0), R => '0' ); \axaddr_wrap_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axaddr_wrap[10]_i_1_n_0\, Q => axaddr_wrap(10), R => '0' ); \axaddr_wrap_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axaddr_wrap[11]_i_1_n_0\, Q => axaddr_wrap(11), R => '0' ); \axaddr_wrap_reg[11]_i_3\: unisim.vcomponents.CARRY4 port map ( CI => \axaddr_wrap_reg[7]_i_2_n_0\, CO(3) => \NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED\(3), CO(2) => \axaddr_wrap_reg[11]_i_3_n_1\, CO(1) => \axaddr_wrap_reg[11]_i_3_n_2\, CO(0) => \axaddr_wrap_reg[11]_i_3_n_3\, CYINIT => '0', DI(3 downto 0) => B"0000", O(3 downto 0) => axaddr_wrap0(11 downto 8), S(3 downto 0) => axaddr_wrap(11 downto 8) ); \axaddr_wrap_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axaddr_wrap[1]_i_1_n_0\, Q => axaddr_wrap(1), R => '0' ); \axaddr_wrap_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axaddr_wrap[2]_i_1_n_0\, Q => axaddr_wrap(2), R => '0' ); \axaddr_wrap_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axaddr_wrap[3]_i_1_n_0\, Q => axaddr_wrap(3), R => '0' ); \axaddr_wrap_reg[3]_i_2\: unisim.vcomponents.CARRY4 port map ( CI => '0', CO(3) => \axaddr_wrap_reg[3]_i_2_n_0\, CO(2) => \axaddr_wrap_reg[3]_i_2_n_1\, CO(1) => \axaddr_wrap_reg[3]_i_2_n_2\, CO(0) => \axaddr_wrap_reg[3]_i_2_n_3\, CYINIT => '0', DI(3 downto 0) => axaddr_wrap(3 downto 0), O(3 downto 0) => axaddr_wrap0(3 downto 0), S(3) => \axaddr_wrap[3]_i_3_n_0\, S(2) => \axaddr_wrap[3]_i_4_n_0\, S(1) => \axaddr_wrap[3]_i_5_n_0\, S(0) => \axaddr_wrap[3]_i_6_n_0\ ); \axaddr_wrap_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axaddr_wrap[4]_i_1_n_0\, Q => axaddr_wrap(4), R => '0' ); \axaddr_wrap_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axaddr_wrap[5]_i_1_n_0\, Q => axaddr_wrap(5), R => '0' ); \axaddr_wrap_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axaddr_wrap[6]_i_1_n_0\, Q => axaddr_wrap(6), R => '0' ); \axaddr_wrap_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axaddr_wrap[7]_i_1_n_0\, Q => axaddr_wrap(7), R => '0' ); \axaddr_wrap_reg[7]_i_2\: unisim.vcomponents.CARRY4 port map ( CI => \axaddr_wrap_reg[3]_i_2_n_0\, CO(3) => \axaddr_wrap_reg[7]_i_2_n_0\, CO(2) => \axaddr_wrap_reg[7]_i_2_n_1\, CO(1) => \axaddr_wrap_reg[7]_i_2_n_2\, CO(0) => \axaddr_wrap_reg[7]_i_2_n_3\, CYINIT => '0', DI(3 downto 0) => B"0000", O(3 downto 0) => axaddr_wrap0(7 downto 4), S(3 downto 0) => axaddr_wrap(7 downto 4) ); \axaddr_wrap_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axaddr_wrap[8]_i_1_n_0\, Q => axaddr_wrap(8), R => '0' ); \axaddr_wrap_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axaddr_wrap[9]_i_1_n_0\, Q => axaddr_wrap(9), R => '0' ); \axlen_cnt[0]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"A3A3A3A3A3A3A3A0" ) port map ( I0 => \m_payload_i_reg[47]\(15), I1 => \axlen_cnt_reg_n_0_[0]\, I2 => E(0), I3 => \axlen_cnt_reg_n_0_[3]\, I4 => \axlen_cnt_reg_n_0_[2]\, I5 => \axlen_cnt_reg_n_0_[1]\, O => \axlen_cnt[0]_i_1_n_0\ ); \axlen_cnt[1]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"AAC3AAC3AAC3AAC0" ) port map ( I0 => \m_payload_i_reg[47]\(16), I1 => \axlen_cnt_reg_n_0_[1]\, I2 => \axlen_cnt_reg_n_0_[0]\, I3 => E(0), I4 => \axlen_cnt_reg_n_0_[3]\, I5 => \axlen_cnt_reg_n_0_[2]\, O => \axlen_cnt[1]_i_1_n_0\ ); \axlen_cnt[2]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFA9A80000A9A8" ) port map ( I0 => \axlen_cnt_reg_n_0_[2]\, I1 => \axlen_cnt_reg_n_0_[0]\, I2 => \axlen_cnt_reg_n_0_[1]\, I3 => \axlen_cnt_reg_n_0_[3]\, I4 => E(0), I5 => \m_payload_i_reg[47]\(17), O => \axlen_cnt[2]_i_1__0_n_0\ ); \axlen_cnt[3]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"AAAAAAAACCCCCCC0" ) port map ( I0 => \m_payload_i_reg[47]\(18), I1 => \axlen_cnt_reg_n_0_[3]\, I2 => \axlen_cnt_reg_n_0_[2]\, I3 => \axlen_cnt_reg_n_0_[1]\, I4 => \axlen_cnt_reg_n_0_[0]\, I5 => E(0), O => \axlen_cnt[3]_i_1_n_0\ ); \axlen_cnt_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axlen_cnt[0]_i_1_n_0\, Q => \axlen_cnt_reg_n_0_[0]\, R => '0' ); \axlen_cnt_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axlen_cnt[1]_i_1_n_0\, Q => \axlen_cnt_reg_n_0_[1]\, R => '0' ); \axlen_cnt_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axlen_cnt[2]_i_1__0_n_0\, Q => \axlen_cnt_reg_n_0_[2]\, R => '0' ); \axlen_cnt_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \state_reg[0]\(0), D => \axlen_cnt[3]_i_1_n_0\, Q => \axlen_cnt_reg_n_0_[3]\, R => '0' ); \m_axi_awaddr[0]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => axaddr_wrap(0), I2 => \m_payload_i_reg[47]\(14), I3 => \m_payload_i_reg[47]\(0), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(0), O => m_axi_awaddr(0) ); \m_axi_awaddr[10]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => axaddr_wrap(10), I2 => \m_payload_i_reg[47]\(14), I3 => \m_payload_i_reg[47]\(10), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(9), O => m_axi_awaddr(10) ); \m_axi_awaddr[11]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => axaddr_wrap(11), I2 => \m_payload_i_reg[47]\(14), I3 => \m_payload_i_reg[47]\(11), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(10), O => m_axi_awaddr(11) ); \m_axi_awaddr[1]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => axaddr_wrap(1), I2 => \m_payload_i_reg[47]\(14), I3 => \m_payload_i_reg[47]\(1), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(1), O => m_axi_awaddr(1) ); \m_axi_awaddr[2]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => axaddr_wrap(2), I2 => \m_payload_i_reg[47]\(14), I3 => \m_payload_i_reg[47]\(2), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(2), O => m_axi_awaddr(2) ); \m_axi_awaddr[3]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => axaddr_wrap(3), I2 => \m_payload_i_reg[47]\(14), I3 => \m_payload_i_reg[47]\(3), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(3), O => m_axi_awaddr(3) ); \m_axi_awaddr[4]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => axaddr_wrap(4), I2 => \m_payload_i_reg[47]\(14), I3 => \m_payload_i_reg[47]\(4), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(4), O => m_axi_awaddr(4) ); \m_axi_awaddr[5]_INST_0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => \m_payload_i_reg[47]\(5), I1 => \^sel_first_reg_0\, I2 => axaddr_wrap(5), I3 => \m_payload_i_reg[47]\(14), I4 => sel_first_reg_3, O => m_axi_awaddr(5) ); \m_axi_awaddr[6]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => axaddr_wrap(6), I2 => \m_payload_i_reg[47]\(14), I3 => \m_payload_i_reg[47]\(6), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(5), O => m_axi_awaddr(6) ); \m_axi_awaddr[7]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => axaddr_wrap(7), I2 => \m_payload_i_reg[47]\(14), I3 => \m_payload_i_reg[47]\(7), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(6), O => m_axi_awaddr(7) ); \m_axi_awaddr[8]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => axaddr_wrap(8), I2 => \m_payload_i_reg[47]\(14), I3 => \m_payload_i_reg[47]\(8), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(7), O => m_axi_awaddr(8) ); \m_axi_awaddr[9]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => axaddr_wrap(9), I2 => \m_payload_i_reg[47]\(14), I3 => \m_payload_i_reg[47]\(9), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(8), O => m_axi_awaddr(9) ); \next_pending_r_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"FEAAFEAE" ) port map ( I0 => \m_payload_i_reg[47]_0\, I1 => next_pending_r_reg_n_0, I2 => \next\, I3 => \next_pending_r_i_2__1_n_0\, I4 => E(0), O => \^wrap_next_pending\ ); \next_pending_r_i_2__1\: unisim.vcomponents.LUT6 generic map( INIT => X"FBFBFBFBFBFBFB00" ) port map ( I0 => \state_reg[1]\(0), I1 => si_rs_awvalid, I2 => \state_reg[1]\(1), I3 => \axlen_cnt_reg_n_0_[3]\, I4 => \axlen_cnt_reg_n_0_[2]\, I5 => \axlen_cnt_reg_n_0_[1]\, O => \next_pending_r_i_2__1_n_0\ ); next_pending_r_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \^wrap_next_pending\, Q => next_pending_r_reg_n_0, R => '0' ); sel_first_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => sel_first_reg_1, Q => \^sel_first_reg_0\, R => '0' ); \wrap_boundary_axaddr_r_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[6]\(0), Q => wrap_boundary_axaddr_r(0), R => '0' ); \wrap_boundary_axaddr_r_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[47]\(10), Q => wrap_boundary_axaddr_r(10), R => '0' ); \wrap_boundary_axaddr_r_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[47]\(11), Q => wrap_boundary_axaddr_r(11), R => '0' ); \wrap_boundary_axaddr_r_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[6]\(1), Q => wrap_boundary_axaddr_r(1), R => '0' ); \wrap_boundary_axaddr_r_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[6]\(2), Q => wrap_boundary_axaddr_r(2), R => '0' ); \wrap_boundary_axaddr_r_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[6]\(3), Q => wrap_boundary_axaddr_r(3), R => '0' ); \wrap_boundary_axaddr_r_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[6]\(4), Q => wrap_boundary_axaddr_r(4), R => '0' ); \wrap_boundary_axaddr_r_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[6]\(5), Q => wrap_boundary_axaddr_r(5), R => '0' ); \wrap_boundary_axaddr_r_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[6]\(6), Q => wrap_boundary_axaddr_r(6), R => '0' ); \wrap_boundary_axaddr_r_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[47]\(7), Q => wrap_boundary_axaddr_r(7), R => '0' ); \wrap_boundary_axaddr_r_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[47]\(8), Q => wrap_boundary_axaddr_r(8), R => '0' ); \wrap_boundary_axaddr_r_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[47]\(9), Q => wrap_boundary_axaddr_r(9), R => '0' ); \wrap_cnt_r[1]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"3D310E02" ) port map ( I0 => \^wrap_second_len_r_reg[3]_0\(0), I1 => E(0), I2 => \axaddr_offset_r_reg[3]_2\, I3 => D(1), I4 => \^wrap_second_len_r_reg[3]_0\(1), O => wrap_cnt(1) ); \wrap_cnt_r[3]_i_2\: unisim.vcomponents.LUT6 generic map( INIT => X"000CAAA8000C0000" ) port map ( I0 => \^wrap_second_len_r_reg[3]_0\(1), I1 => \axaddr_offset_r_reg[3]_1\, I2 => D(1), I3 => D(0), I4 => E(0), I5 => \^wrap_second_len_r_reg[3]_0\(0), O => \wrap_cnt_r_reg[3]_0\ ); \wrap_cnt_r_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_second_len_r_reg[3]_2\(0), Q => wrap_cnt_r(0), R => '0' ); \wrap_cnt_r_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => wrap_cnt(1), Q => wrap_cnt_r(1), R => '0' ); \wrap_cnt_r_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_second_len_r_reg[3]_2\(1), Q => wrap_cnt_r(2), R => '0' ); \wrap_cnt_r_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_second_len_r_reg[3]_2\(2), Q => wrap_cnt_r(3), R => '0' ); \wrap_second_len_r_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_second_len_r_reg[3]_1\(0), Q => \^wrap_second_len_r_reg[3]_0\(0), R => '0' ); \wrap_second_len_r_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_second_len_r_reg[3]_1\(1), Q => \^wrap_second_len_r_reg[3]_0\(1), R => '0' ); \wrap_second_len_r_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_second_len_r_reg[3]_1\(2), Q => \^wrap_second_len_r_reg[3]_0\(2), R => '0' ); \wrap_second_len_r_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_second_len_r_reg[3]_1\(3), Q => \^wrap_second_len_r_reg[3]_0\(3), R => '0' ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd_3 is port ( sel_first_reg_0 : out STD_LOGIC; \wrap_cnt_r_reg[3]_0\ : out STD_LOGIC; \wrap_second_len_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 ); s_axburst_eq0_reg : out STD_LOGIC; s_axburst_eq1_reg : out STD_LOGIC; m_axi_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 ); \axaddr_offset_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 ); aclk : in STD_LOGIC; sel_first_reg_1 : in STD_LOGIC; E : in STD_LOGIC_VECTOR ( 0 to 0 ); Q : in STD_LOGIC_VECTOR ( 18 downto 0 ); \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 ); si_rs_arvalid : in STD_LOGIC; \axaddr_offset_r_reg[3]_1\ : in STD_LOGIC; D : in STD_LOGIC_VECTOR ( 3 downto 0 ); sel_first_i : in STD_LOGIC; incr_next_pending : in STD_LOGIC; \m_payload_i_reg[47]\ : in STD_LOGIC; \state_reg[1]_rep\ : in STD_LOGIC; sel_first_reg_2 : in STD_LOGIC; \axaddr_incr_reg[11]\ : in STD_LOGIC_VECTOR ( 7 downto 0 ); sel_first_reg_3 : in STD_LOGIC; sel_first_reg_4 : in STD_LOGIC; sel_first_reg_5 : in STD_LOGIC; sel_first_reg_6 : in STD_LOGIC; \axaddr_offset_r_reg[3]_2\ : in STD_LOGIC; \wrap_second_len_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); m_valid_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 ); \wrap_second_len_r_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 ); \m_payload_i_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 ) ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd_3 : entity is "axi_protocol_converter_v2_1_17_b2s_wrap_cmd"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd_3; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd_3 is signal \axaddr_wrap[0]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_wrap[10]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_wrap[11]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_wrap[11]_i_2__0_n_0\ : STD_LOGIC; signal \axaddr_wrap[11]_i_4__0_n_0\ : STD_LOGIC; signal \axaddr_wrap[1]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_wrap[2]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_wrap[3]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_wrap[3]_i_3_n_0\ : STD_LOGIC; signal \axaddr_wrap[3]_i_4_n_0\ : STD_LOGIC; signal \axaddr_wrap[3]_i_5_n_0\ : STD_LOGIC; signal \axaddr_wrap[3]_i_6_n_0\ : STD_LOGIC; signal \axaddr_wrap[4]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_wrap[5]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_wrap[6]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_wrap[7]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_wrap[8]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_wrap[9]_i_1__0_n_0\ : STD_LOGIC; signal \axaddr_wrap_reg[11]_i_3__0_n_1\ : STD_LOGIC; signal \axaddr_wrap_reg[11]_i_3__0_n_2\ : STD_LOGIC; signal \axaddr_wrap_reg[11]_i_3__0_n_3\ : STD_LOGIC; signal \axaddr_wrap_reg[11]_i_3__0_n_4\ : STD_LOGIC; signal \axaddr_wrap_reg[11]_i_3__0_n_5\ : STD_LOGIC; signal \axaddr_wrap_reg[11]_i_3__0_n_6\ : STD_LOGIC; signal \axaddr_wrap_reg[11]_i_3__0_n_7\ : STD_LOGIC; signal \axaddr_wrap_reg[3]_i_2__0_n_0\ : STD_LOGIC; signal \axaddr_wrap_reg[3]_i_2__0_n_1\ : STD_LOGIC; signal \axaddr_wrap_reg[3]_i_2__0_n_2\ : STD_LOGIC; signal \axaddr_wrap_reg[3]_i_2__0_n_3\ : STD_LOGIC; signal \axaddr_wrap_reg[3]_i_2__0_n_4\ : STD_LOGIC; signal \axaddr_wrap_reg[3]_i_2__0_n_5\ : STD_LOGIC; signal \axaddr_wrap_reg[3]_i_2__0_n_6\ : STD_LOGIC; signal \axaddr_wrap_reg[3]_i_2__0_n_7\ : STD_LOGIC; signal \axaddr_wrap_reg[7]_i_2__0_n_0\ : STD_LOGIC; signal \axaddr_wrap_reg[7]_i_2__0_n_1\ : STD_LOGIC; signal \axaddr_wrap_reg[7]_i_2__0_n_2\ : STD_LOGIC; signal \axaddr_wrap_reg[7]_i_2__0_n_3\ : STD_LOGIC; signal \axaddr_wrap_reg[7]_i_2__0_n_4\ : STD_LOGIC; signal \axaddr_wrap_reg[7]_i_2__0_n_5\ : STD_LOGIC; signal \axaddr_wrap_reg[7]_i_2__0_n_6\ : STD_LOGIC; signal \axaddr_wrap_reg[7]_i_2__0_n_7\ : STD_LOGIC; signal \axaddr_wrap_reg_n_0_[0]\ : STD_LOGIC; signal \axaddr_wrap_reg_n_0_[10]\ : STD_LOGIC; signal \axaddr_wrap_reg_n_0_[11]\ : STD_LOGIC; signal \axaddr_wrap_reg_n_0_[1]\ : STD_LOGIC; signal \axaddr_wrap_reg_n_0_[2]\ : STD_LOGIC; signal \axaddr_wrap_reg_n_0_[3]\ : STD_LOGIC; signal \axaddr_wrap_reg_n_0_[4]\ : STD_LOGIC; signal \axaddr_wrap_reg_n_0_[5]\ : STD_LOGIC; signal \axaddr_wrap_reg_n_0_[6]\ : STD_LOGIC; signal \axaddr_wrap_reg_n_0_[7]\ : STD_LOGIC; signal \axaddr_wrap_reg_n_0_[8]\ : STD_LOGIC; signal \axaddr_wrap_reg_n_0_[9]\ : STD_LOGIC; signal \axlen_cnt[0]_i_1__1_n_0\ : STD_LOGIC; signal \axlen_cnt[1]_i_1__2_n_0\ : STD_LOGIC; signal \axlen_cnt[2]_i_1__2_n_0\ : STD_LOGIC; signal \axlen_cnt[3]_i_1__1_n_0\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[0]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[1]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[2]\ : STD_LOGIC; signal \axlen_cnt_reg_n_0_[3]\ : STD_LOGIC; signal \next_pending_r_i_2__2_n_0\ : STD_LOGIC; signal next_pending_r_reg_n_0 : STD_LOGIC; signal \^sel_first_reg_0\ : STD_LOGIC; signal \wrap_boundary_axaddr_r_reg_n_0_[0]\ : STD_LOGIC; signal \wrap_boundary_axaddr_r_reg_n_0_[10]\ : STD_LOGIC; signal \wrap_boundary_axaddr_r_reg_n_0_[11]\ : STD_LOGIC; signal \wrap_boundary_axaddr_r_reg_n_0_[1]\ : STD_LOGIC; signal \wrap_boundary_axaddr_r_reg_n_0_[2]\ : STD_LOGIC; signal \wrap_boundary_axaddr_r_reg_n_0_[3]\ : STD_LOGIC; signal \wrap_boundary_axaddr_r_reg_n_0_[4]\ : STD_LOGIC; signal \wrap_boundary_axaddr_r_reg_n_0_[5]\ : STD_LOGIC; signal \wrap_boundary_axaddr_r_reg_n_0_[6]\ : STD_LOGIC; signal \wrap_boundary_axaddr_r_reg_n_0_[7]\ : STD_LOGIC; signal \wrap_boundary_axaddr_r_reg_n_0_[8]\ : STD_LOGIC; signal \wrap_boundary_axaddr_r_reg_n_0_[9]\ : STD_LOGIC; signal \wrap_cnt_r[1]_i_1__0_n_0\ : STD_LOGIC; signal \wrap_cnt_r_reg_n_0_[0]\ : STD_LOGIC; signal \wrap_cnt_r_reg_n_0_[1]\ : STD_LOGIC; signal \wrap_cnt_r_reg_n_0_[2]\ : STD_LOGIC; signal \wrap_cnt_r_reg_n_0_[3]\ : STD_LOGIC; signal wrap_next_pending : STD_LOGIC; signal \^wrap_second_len_r_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 ); signal \NLW_axaddr_wrap_reg[11]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \s_axburst_eq0_i_1__0\ : label is "soft_lutpair16"; attribute SOFT_HLUTNM of \s_axburst_eq1_i_1__0\ : label is "soft_lutpair16"; begin sel_first_reg_0 <= \^sel_first_reg_0\; \wrap_second_len_r_reg[3]_0\(3 downto 0) <= \^wrap_second_len_r_reg[3]_0\(3 downto 0); \axaddr_offset_r_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(0), Q => \axaddr_offset_r_reg[3]_0\(0), R => '0' ); \axaddr_offset_r_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(1), Q => \axaddr_offset_r_reg[3]_0\(1), R => '0' ); \axaddr_offset_r_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(2), Q => \axaddr_offset_r_reg[3]_0\(2), R => '0' ); \axaddr_offset_r_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(3), Q => \axaddr_offset_r_reg[3]_0\(3), R => '0' ); \axaddr_wrap[0]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => \wrap_boundary_axaddr_r_reg_n_0_[0]\, I1 => \axaddr_wrap[11]_i_2__0_n_0\, I2 => \axaddr_wrap_reg[3]_i_2__0_n_7\, I3 => \state_reg[1]_rep\, I4 => Q(0), O => \axaddr_wrap[0]_i_1__0_n_0\ ); \axaddr_wrap[10]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => \wrap_boundary_axaddr_r_reg_n_0_[10]\, I1 => \axaddr_wrap[11]_i_2__0_n_0\, I2 => \axaddr_wrap_reg[11]_i_3__0_n_5\, I3 => \state_reg[1]_rep\, I4 => Q(10), O => \axaddr_wrap[10]_i_1__0_n_0\ ); \axaddr_wrap[11]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => \wrap_boundary_axaddr_r_reg_n_0_[11]\, I1 => \axaddr_wrap[11]_i_2__0_n_0\, I2 => \axaddr_wrap_reg[11]_i_3__0_n_4\, I3 => \state_reg[1]_rep\, I4 => Q(11), O => \axaddr_wrap[11]_i_1__0_n_0\ ); \axaddr_wrap[11]_i_2__0\: unisim.vcomponents.LUT3 generic map( INIT => X"41" ) port map ( I0 => \axaddr_wrap[11]_i_4__0_n_0\, I1 => \wrap_cnt_r_reg_n_0_[3]\, I2 => \axlen_cnt_reg_n_0_[3]\, O => \axaddr_wrap[11]_i_2__0_n_0\ ); \axaddr_wrap[11]_i_4__0\: unisim.vcomponents.LUT6 generic map( INIT => X"6FF6FFFFFFFF6FF6" ) port map ( I0 => \wrap_cnt_r_reg_n_0_[0]\, I1 => \axlen_cnt_reg_n_0_[0]\, I2 => \axlen_cnt_reg_n_0_[2]\, I3 => \wrap_cnt_r_reg_n_0_[2]\, I4 => \axlen_cnt_reg_n_0_[1]\, I5 => \wrap_cnt_r_reg_n_0_[1]\, O => \axaddr_wrap[11]_i_4__0_n_0\ ); \axaddr_wrap[1]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => \wrap_boundary_axaddr_r_reg_n_0_[1]\, I1 => \axaddr_wrap[11]_i_2__0_n_0\, I2 => \axaddr_wrap_reg[3]_i_2__0_n_6\, I3 => \state_reg[1]_rep\, I4 => Q(1), O => \axaddr_wrap[1]_i_1__0_n_0\ ); \axaddr_wrap[2]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => \wrap_boundary_axaddr_r_reg_n_0_[2]\, I1 => \axaddr_wrap[11]_i_2__0_n_0\, I2 => \axaddr_wrap_reg[3]_i_2__0_n_5\, I3 => \state_reg[1]_rep\, I4 => Q(2), O => \axaddr_wrap[2]_i_1__0_n_0\ ); \axaddr_wrap[3]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => \wrap_boundary_axaddr_r_reg_n_0_[3]\, I1 => \axaddr_wrap[11]_i_2__0_n_0\, I2 => \axaddr_wrap_reg[3]_i_2__0_n_4\, I3 => \state_reg[1]_rep\, I4 => Q(3), O => \axaddr_wrap[3]_i_1__0_n_0\ ); \axaddr_wrap[3]_i_3\: unisim.vcomponents.LUT3 generic map( INIT => X"6A" ) port map ( I0 => \axaddr_wrap_reg_n_0_[3]\, I1 => Q(12), I2 => Q(13), O => \axaddr_wrap[3]_i_3_n_0\ ); \axaddr_wrap[3]_i_4\: unisim.vcomponents.LUT3 generic map( INIT => X"9A" ) port map ( I0 => \axaddr_wrap_reg_n_0_[2]\, I1 => Q(12), I2 => Q(13), O => \axaddr_wrap[3]_i_4_n_0\ ); \axaddr_wrap[3]_i_5\: unisim.vcomponents.LUT3 generic map( INIT => X"9A" ) port map ( I0 => \axaddr_wrap_reg_n_0_[1]\, I1 => Q(13), I2 => Q(12), O => \axaddr_wrap[3]_i_5_n_0\ ); \axaddr_wrap[3]_i_6\: unisim.vcomponents.LUT3 generic map( INIT => X"A9" ) port map ( I0 => \axaddr_wrap_reg_n_0_[0]\, I1 => Q(12), I2 => Q(13), O => \axaddr_wrap[3]_i_6_n_0\ ); \axaddr_wrap[4]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => \wrap_boundary_axaddr_r_reg_n_0_[4]\, I1 => \axaddr_wrap[11]_i_2__0_n_0\, I2 => \axaddr_wrap_reg[7]_i_2__0_n_7\, I3 => \state_reg[1]_rep\, I4 => Q(4), O => \axaddr_wrap[4]_i_1__0_n_0\ ); \axaddr_wrap[5]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => \wrap_boundary_axaddr_r_reg_n_0_[5]\, I1 => \axaddr_wrap[11]_i_2__0_n_0\, I2 => \axaddr_wrap_reg[7]_i_2__0_n_6\, I3 => \state_reg[1]_rep\, I4 => Q(5), O => \axaddr_wrap[5]_i_1__0_n_0\ ); \axaddr_wrap[6]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => \wrap_boundary_axaddr_r_reg_n_0_[6]\, I1 => \axaddr_wrap[11]_i_2__0_n_0\, I2 => \axaddr_wrap_reg[7]_i_2__0_n_5\, I3 => \state_reg[1]_rep\, I4 => Q(6), O => \axaddr_wrap[6]_i_1__0_n_0\ ); \axaddr_wrap[7]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => \wrap_boundary_axaddr_r_reg_n_0_[7]\, I1 => \axaddr_wrap[11]_i_2__0_n_0\, I2 => \axaddr_wrap_reg[7]_i_2__0_n_4\, I3 => \state_reg[1]_rep\, I4 => Q(7), O => \axaddr_wrap[7]_i_1__0_n_0\ ); \axaddr_wrap[8]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => \wrap_boundary_axaddr_r_reg_n_0_[8]\, I1 => \axaddr_wrap[11]_i_2__0_n_0\, I2 => \axaddr_wrap_reg[11]_i_3__0_n_7\, I3 => \state_reg[1]_rep\, I4 => Q(8), O => \axaddr_wrap[8]_i_1__0_n_0\ ); \axaddr_wrap[9]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => \wrap_boundary_axaddr_r_reg_n_0_[9]\, I1 => \axaddr_wrap[11]_i_2__0_n_0\, I2 => \axaddr_wrap_reg[11]_i_3__0_n_6\, I3 => \state_reg[1]_rep\, I4 => Q(9), O => \axaddr_wrap[9]_i_1__0_n_0\ ); \axaddr_wrap_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axaddr_wrap[0]_i_1__0_n_0\, Q => \axaddr_wrap_reg_n_0_[0]\, R => '0' ); \axaddr_wrap_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axaddr_wrap[10]_i_1__0_n_0\, Q => \axaddr_wrap_reg_n_0_[10]\, R => '0' ); \axaddr_wrap_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axaddr_wrap[11]_i_1__0_n_0\, Q => \axaddr_wrap_reg_n_0_[11]\, R => '0' ); \axaddr_wrap_reg[11]_i_3__0\: unisim.vcomponents.CARRY4 port map ( CI => \axaddr_wrap_reg[7]_i_2__0_n_0\, CO(3) => \NLW_axaddr_wrap_reg[11]_i_3__0_CO_UNCONNECTED\(3), CO(2) => \axaddr_wrap_reg[11]_i_3__0_n_1\, CO(1) => \axaddr_wrap_reg[11]_i_3__0_n_2\, CO(0) => \axaddr_wrap_reg[11]_i_3__0_n_3\, CYINIT => '0', DI(3 downto 0) => B"0000", O(3) => \axaddr_wrap_reg[11]_i_3__0_n_4\, O(2) => \axaddr_wrap_reg[11]_i_3__0_n_5\, O(1) => \axaddr_wrap_reg[11]_i_3__0_n_6\, O(0) => \axaddr_wrap_reg[11]_i_3__0_n_7\, S(3) => \axaddr_wrap_reg_n_0_[11]\, S(2) => \axaddr_wrap_reg_n_0_[10]\, S(1) => \axaddr_wrap_reg_n_0_[9]\, S(0) => \axaddr_wrap_reg_n_0_[8]\ ); \axaddr_wrap_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axaddr_wrap[1]_i_1__0_n_0\, Q => \axaddr_wrap_reg_n_0_[1]\, R => '0' ); \axaddr_wrap_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axaddr_wrap[2]_i_1__0_n_0\, Q => \axaddr_wrap_reg_n_0_[2]\, R => '0' ); \axaddr_wrap_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axaddr_wrap[3]_i_1__0_n_0\, Q => \axaddr_wrap_reg_n_0_[3]\, R => '0' ); \axaddr_wrap_reg[3]_i_2__0\: unisim.vcomponents.CARRY4 port map ( CI => '0', CO(3) => \axaddr_wrap_reg[3]_i_2__0_n_0\, CO(2) => \axaddr_wrap_reg[3]_i_2__0_n_1\, CO(1) => \axaddr_wrap_reg[3]_i_2__0_n_2\, CO(0) => \axaddr_wrap_reg[3]_i_2__0_n_3\, CYINIT => '0', DI(3) => \axaddr_wrap_reg_n_0_[3]\, DI(2) => \axaddr_wrap_reg_n_0_[2]\, DI(1) => \axaddr_wrap_reg_n_0_[1]\, DI(0) => \axaddr_wrap_reg_n_0_[0]\, O(3) => \axaddr_wrap_reg[3]_i_2__0_n_4\, O(2) => \axaddr_wrap_reg[3]_i_2__0_n_5\, O(1) => \axaddr_wrap_reg[3]_i_2__0_n_6\, O(0) => \axaddr_wrap_reg[3]_i_2__0_n_7\, S(3) => \axaddr_wrap[3]_i_3_n_0\, S(2) => \axaddr_wrap[3]_i_4_n_0\, S(1) => \axaddr_wrap[3]_i_5_n_0\, S(0) => \axaddr_wrap[3]_i_6_n_0\ ); \axaddr_wrap_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axaddr_wrap[4]_i_1__0_n_0\, Q => \axaddr_wrap_reg_n_0_[4]\, R => '0' ); \axaddr_wrap_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axaddr_wrap[5]_i_1__0_n_0\, Q => \axaddr_wrap_reg_n_0_[5]\, R => '0' ); \axaddr_wrap_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axaddr_wrap[6]_i_1__0_n_0\, Q => \axaddr_wrap_reg_n_0_[6]\, R => '0' ); \axaddr_wrap_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axaddr_wrap[7]_i_1__0_n_0\, Q => \axaddr_wrap_reg_n_0_[7]\, R => '0' ); \axaddr_wrap_reg[7]_i_2__0\: unisim.vcomponents.CARRY4 port map ( CI => \axaddr_wrap_reg[3]_i_2__0_n_0\, CO(3) => \axaddr_wrap_reg[7]_i_2__0_n_0\, CO(2) => \axaddr_wrap_reg[7]_i_2__0_n_1\, CO(1) => \axaddr_wrap_reg[7]_i_2__0_n_2\, CO(0) => \axaddr_wrap_reg[7]_i_2__0_n_3\, CYINIT => '0', DI(3 downto 0) => B"0000", O(3) => \axaddr_wrap_reg[7]_i_2__0_n_4\, O(2) => \axaddr_wrap_reg[7]_i_2__0_n_5\, O(1) => \axaddr_wrap_reg[7]_i_2__0_n_6\, O(0) => \axaddr_wrap_reg[7]_i_2__0_n_7\, S(3) => \axaddr_wrap_reg_n_0_[7]\, S(2) => \axaddr_wrap_reg_n_0_[6]\, S(1) => \axaddr_wrap_reg_n_0_[5]\, S(0) => \axaddr_wrap_reg_n_0_[4]\ ); \axaddr_wrap_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axaddr_wrap[8]_i_1__0_n_0\, Q => \axaddr_wrap_reg_n_0_[8]\, R => '0' ); \axaddr_wrap_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axaddr_wrap[9]_i_1__0_n_0\, Q => \axaddr_wrap_reg_n_0_[9]\, R => '0' ); \axlen_cnt[0]_i_1__1\: unisim.vcomponents.LUT6 generic map( INIT => X"A3A3A3A3A3A3A3A0" ) port map ( I0 => Q(15), I1 => \axlen_cnt_reg_n_0_[0]\, I2 => E(0), I3 => \axlen_cnt_reg_n_0_[3]\, I4 => \axlen_cnt_reg_n_0_[2]\, I5 => \axlen_cnt_reg_n_0_[1]\, O => \axlen_cnt[0]_i_1__1_n_0\ ); \axlen_cnt[1]_i_1__2\: unisim.vcomponents.LUT6 generic map( INIT => X"AAC3AAC3AAC3AAC0" ) port map ( I0 => Q(16), I1 => \axlen_cnt_reg_n_0_[1]\, I2 => \axlen_cnt_reg_n_0_[0]\, I3 => E(0), I4 => \axlen_cnt_reg_n_0_[3]\, I5 => \axlen_cnt_reg_n_0_[2]\, O => \axlen_cnt[1]_i_1__2_n_0\ ); \axlen_cnt[2]_i_1__2\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFA9A80000A9A8" ) port map ( I0 => \axlen_cnt_reg_n_0_[2]\, I1 => \axlen_cnt_reg_n_0_[0]\, I2 => \axlen_cnt_reg_n_0_[1]\, I3 => \axlen_cnt_reg_n_0_[3]\, I4 => E(0), I5 => Q(17), O => \axlen_cnt[2]_i_1__2_n_0\ ); \axlen_cnt[3]_i_1__1\: unisim.vcomponents.LUT6 generic map( INIT => X"AAAAAAAACCCCCCC0" ) port map ( I0 => Q(18), I1 => \axlen_cnt_reg_n_0_[3]\, I2 => \axlen_cnt_reg_n_0_[2]\, I3 => \axlen_cnt_reg_n_0_[1]\, I4 => \axlen_cnt_reg_n_0_[0]\, I5 => E(0), O => \axlen_cnt[3]_i_1__1_n_0\ ); \axlen_cnt_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axlen_cnt[0]_i_1__1_n_0\, Q => \axlen_cnt_reg_n_0_[0]\, R => '0' ); \axlen_cnt_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axlen_cnt[1]_i_1__2_n_0\, Q => \axlen_cnt_reg_n_0_[1]\, R => '0' ); \axlen_cnt_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axlen_cnt[2]_i_1__2_n_0\, Q => \axlen_cnt_reg_n_0_[2]\, R => '0' ); \axlen_cnt_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg(0), D => \axlen_cnt[3]_i_1__1_n_0\, Q => \axlen_cnt_reg_n_0_[3]\, R => '0' ); \m_axi_araddr[0]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => \axaddr_wrap_reg_n_0_[0]\, I2 => Q(14), I3 => Q(0), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(0), O => m_axi_araddr(0) ); \m_axi_araddr[10]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => \axaddr_wrap_reg_n_0_[10]\, I2 => Q(14), I3 => Q(10), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(6), O => m_axi_araddr(10) ); \m_axi_araddr[11]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => \axaddr_wrap_reg_n_0_[11]\, I2 => Q(14), I3 => Q(11), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(7), O => m_axi_araddr(11) ); \m_axi_araddr[1]_INST_0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => Q(1), I1 => \^sel_first_reg_0\, I2 => \axaddr_wrap_reg_n_0_[1]\, I3 => Q(14), I4 => sel_first_reg_6, O => m_axi_araddr(1) ); \m_axi_araddr[2]_INST_0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => Q(2), I1 => \^sel_first_reg_0\, I2 => \axaddr_wrap_reg_n_0_[2]\, I3 => Q(14), I4 => sel_first_reg_5, O => m_axi_araddr(2) ); \m_axi_araddr[3]_INST_0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => Q(3), I1 => \^sel_first_reg_0\, I2 => \axaddr_wrap_reg_n_0_[3]\, I3 => Q(14), I4 => sel_first_reg_4, O => m_axi_araddr(3) ); \m_axi_araddr[4]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => \axaddr_wrap_reg_n_0_[4]\, I2 => Q(14), I3 => Q(4), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(1), O => m_axi_araddr(4) ); \m_axi_araddr[5]_INST_0\: unisim.vcomponents.LUT5 generic map( INIT => X"B8FFB800" ) port map ( I0 => Q(5), I1 => \^sel_first_reg_0\, I2 => \axaddr_wrap_reg_n_0_[5]\, I3 => Q(14), I4 => sel_first_reg_3, O => m_axi_araddr(5) ); \m_axi_araddr[6]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => \axaddr_wrap_reg_n_0_[6]\, I2 => Q(14), I3 => Q(6), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(2), O => m_axi_araddr(6) ); \m_axi_araddr[7]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => \axaddr_wrap_reg_n_0_[7]\, I2 => Q(14), I3 => Q(7), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(3), O => m_axi_araddr(7) ); \m_axi_araddr[8]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => \axaddr_wrap_reg_n_0_[8]\, I2 => Q(14), I3 => Q(8), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(4), O => m_axi_araddr(8) ); \m_axi_araddr[9]_INST_0\: unisim.vcomponents.LUT6 generic map( INIT => X"EF40EF4FEF40E040" ) port map ( I0 => \^sel_first_reg_0\, I1 => \axaddr_wrap_reg_n_0_[9]\, I2 => Q(14), I3 => Q(9), I4 => sel_first_reg_2, I5 => \axaddr_incr_reg[11]\(5), O => m_axi_araddr(9) ); \next_pending_r_i_1__1\: unisim.vcomponents.LUT5 generic map( INIT => X"FEAAFEAE" ) port map ( I0 => \m_payload_i_reg[47]\, I1 => next_pending_r_reg_n_0, I2 => \state_reg[1]_rep\, I3 => \next_pending_r_i_2__2_n_0\, I4 => E(0), O => wrap_next_pending ); \next_pending_r_i_2__2\: unisim.vcomponents.LUT6 generic map( INIT => X"FBFBFBFBFBFBFB00" ) port map ( I0 => \state_reg[1]\(0), I1 => si_rs_arvalid, I2 => \state_reg[1]\(1), I3 => \axlen_cnt_reg_n_0_[3]\, I4 => \axlen_cnt_reg_n_0_[2]\, I5 => \axlen_cnt_reg_n_0_[1]\, O => \next_pending_r_i_2__2_n_0\ ); next_pending_r_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => wrap_next_pending, Q => next_pending_r_reg_n_0, R => '0' ); \s_axburst_eq0_i_1__0\: unisim.vcomponents.LUT4 generic map( INIT => X"FB08" ) port map ( I0 => wrap_next_pending, I1 => Q(14), I2 => sel_first_i, I3 => incr_next_pending, O => s_axburst_eq0_reg ); \s_axburst_eq1_i_1__0\: unisim.vcomponents.LUT4 generic map( INIT => X"ABA8" ) port map ( I0 => wrap_next_pending, I1 => Q(14), I2 => sel_first_i, I3 => incr_next_pending, O => s_axburst_eq1_reg ); sel_first_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => sel_first_reg_1, Q => \^sel_first_reg_0\, R => '0' ); \wrap_boundary_axaddr_r_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[6]\(0), Q => \wrap_boundary_axaddr_r_reg_n_0_[0]\, R => '0' ); \wrap_boundary_axaddr_r_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => Q(10), Q => \wrap_boundary_axaddr_r_reg_n_0_[10]\, R => '0' ); \wrap_boundary_axaddr_r_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => Q(11), Q => \wrap_boundary_axaddr_r_reg_n_0_[11]\, R => '0' ); \wrap_boundary_axaddr_r_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[6]\(1), Q => \wrap_boundary_axaddr_r_reg_n_0_[1]\, R => '0' ); \wrap_boundary_axaddr_r_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[6]\(2), Q => \wrap_boundary_axaddr_r_reg_n_0_[2]\, R => '0' ); \wrap_boundary_axaddr_r_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[6]\(3), Q => \wrap_boundary_axaddr_r_reg_n_0_[3]\, R => '0' ); \wrap_boundary_axaddr_r_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[6]\(4), Q => \wrap_boundary_axaddr_r_reg_n_0_[4]\, R => '0' ); \wrap_boundary_axaddr_r_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[6]\(5), Q => \wrap_boundary_axaddr_r_reg_n_0_[5]\, R => '0' ); \wrap_boundary_axaddr_r_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => \m_payload_i_reg[6]\(6), Q => \wrap_boundary_axaddr_r_reg_n_0_[6]\, R => '0' ); \wrap_boundary_axaddr_r_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => Q(7), Q => \wrap_boundary_axaddr_r_reg_n_0_[7]\, R => '0' ); \wrap_boundary_axaddr_r_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => Q(8), Q => \wrap_boundary_axaddr_r_reg_n_0_[8]\, R => '0' ); \wrap_boundary_axaddr_r_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => Q(9), Q => \wrap_boundary_axaddr_r_reg_n_0_[9]\, R => '0' ); \wrap_cnt_r[1]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"3D310E02" ) port map ( I0 => \^wrap_second_len_r_reg[3]_0\(0), I1 => E(0), I2 => \axaddr_offset_r_reg[3]_2\, I3 => D(1), I4 => \^wrap_second_len_r_reg[3]_0\(1), O => \wrap_cnt_r[1]_i_1__0_n_0\ ); \wrap_cnt_r[3]_i_2__0\: unisim.vcomponents.LUT6 generic map( INIT => X"000CAAA8000C0000" ) port map ( I0 => \^wrap_second_len_r_reg[3]_0\(1), I1 => \axaddr_offset_r_reg[3]_1\, I2 => D(1), I3 => D(0), I4 => E(0), I5 => \^wrap_second_len_r_reg[3]_0\(0), O => \wrap_cnt_r_reg[3]_0\ ); \wrap_cnt_r_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_second_len_r_reg[3]_2\(0), Q => \wrap_cnt_r_reg_n_0_[0]\, R => '0' ); \wrap_cnt_r_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_cnt_r[1]_i_1__0_n_0\, Q => \wrap_cnt_r_reg_n_0_[1]\, R => '0' ); \wrap_cnt_r_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_second_len_r_reg[3]_2\(1), Q => \wrap_cnt_r_reg_n_0_[2]\, R => '0' ); \wrap_cnt_r_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_second_len_r_reg[3]_2\(2), Q => \wrap_cnt_r_reg_n_0_[3]\, R => '0' ); \wrap_second_len_r_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_second_len_r_reg[3]_1\(0), Q => \^wrap_second_len_r_reg[3]_0\(0), R => '0' ); \wrap_second_len_r_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_second_len_r_reg[3]_1\(1), Q => \^wrap_second_len_r_reg[3]_0\(1), R => '0' ); \wrap_second_len_r_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_second_len_r_reg[3]_1\(2), Q => \^wrap_second_len_r_reg[3]_0\(2), R => '0' ); \wrap_second_len_r_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \wrap_second_len_r_reg[3]_1\(3), Q => \^wrap_second_len_r_reg[3]_0\(3), R => '0' ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice is port ( s_axi_arready : out STD_LOGIC; \axaddr_offset_r_reg[3]\ : out STD_LOGIC; m_valid_i_reg_0 : out STD_LOGIC; \axlen_cnt_reg[3]\ : out STD_LOGIC; Q : out STD_LOGIC_VECTOR ( 54 downto 0 ); \axaddr_incr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 ); \axaddr_incr_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 ); O : out STD_LOGIC_VECTOR ( 3 downto 0 ); \wrap_cnt_r_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 ); \wrap_second_len_r_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 ); \wrap_cnt_r_reg[2]\ : out STD_LOGIC; \axaddr_offset_r_reg[0]\ : out STD_LOGIC; axaddr_offset_0 : out STD_LOGIC_VECTOR ( 1 downto 0 ); \wrap_cnt_r_reg[3]_0\ : out STD_LOGIC; \axaddr_offset_r_reg[2]\ : out STD_LOGIC; next_pending_r_reg : out STD_LOGIC; \wrap_boundary_axaddr_r_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 ); \aresetn_d_reg[0]\ : in STD_LOGIC; s_ready_i0 : in STD_LOGIC; aclk : in STD_LOGIC; m_valid_i0 : in STD_LOGIC; \aresetn_d_reg[0]_0\ : in STD_LOGIC; \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 ); \m_payload_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); \wrap_second_len_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); \state_reg[1]_rep\ : in STD_LOGIC; \wrap_second_len_r_reg[1]\ : in STD_LOGIC; \axaddr_offset_r_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 ); \axaddr_offset_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 ); \axaddr_offset_r_reg[3]_1\ : in STD_LOGIC; \axaddr_offset_r_reg[2]_1\ : in STD_LOGIC; \state_reg[0]_rep\ : in STD_LOGIC; \state_reg[1]_rep_0\ : in STD_LOGIC; s_axi_arid : in STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_arsize : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 ); m_valid_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 ) ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice : entity is "axi_register_slice_v2_1_17_axic_register_slice"; end zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice is signal \^q\ : STD_LOGIC_VECTOR ( 54 downto 0 ); signal \axaddr_incr[3]_i_4__0_n_0\ : STD_LOGIC; signal \axaddr_incr[3]_i_5__0_n_0\ : STD_LOGIC; signal \axaddr_incr[3]_i_6__0_n_0\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_3__0_n_1\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_3__0_n_2\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_3__0_n_3\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_2__0_n_0\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_2__0_n_1\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_2__0_n_2\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_2__0_n_3\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_2__0_n_0\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_2__0_n_1\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_2__0_n_2\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_2__0_n_3\ : STD_LOGIC; signal \^axaddr_offset_0\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal \axaddr_offset_r[0]_i_2__0_n_0\ : STD_LOGIC; signal \axaddr_offset_r[1]_i_2__0_n_0\ : STD_LOGIC; signal \axaddr_offset_r[3]_i_2__0_n_0\ : STD_LOGIC; signal \^axaddr_offset_r_reg[0]\ : STD_LOGIC; signal \^axaddr_offset_r_reg[2]\ : STD_LOGIC; signal \^axaddr_offset_r_reg[3]\ : STD_LOGIC; signal \^axlen_cnt_reg[3]\ : STD_LOGIC; signal \m_payload_i[0]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[10]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[11]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[12]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[13]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[14]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[15]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[16]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[17]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[18]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[19]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[1]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[20]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[21]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[22]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[23]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[24]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[25]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[26]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[27]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[28]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[29]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[2]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[30]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[31]_i_2__0_n_0\ : STD_LOGIC; signal \m_payload_i[32]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[33]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[34]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[35]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[36]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[38]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[39]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[3]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[44]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[45]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[46]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[47]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[4]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[50]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[51]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[52]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[53]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[54]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[55]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[56]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[57]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[58]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[59]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[5]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[60]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[61]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[6]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[7]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[8]_i_1__0_n_0\ : STD_LOGIC; signal \m_payload_i[9]_i_1__0_n_0\ : STD_LOGIC; signal \^m_valid_i_reg_0\ : STD_LOGIC; signal \^s_axi_arready\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[0]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[10]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[11]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[12]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[13]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[14]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[15]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[16]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[17]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[18]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[19]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[1]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[20]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[21]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[22]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[23]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[24]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[25]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[26]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[27]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[28]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[29]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[2]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[30]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[31]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[32]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[33]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[34]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[35]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[36]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[38]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[39]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[3]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[44]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[45]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[46]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[47]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[4]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[50]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[51]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[52]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[53]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[54]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[55]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[56]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[57]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[58]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[59]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[5]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[60]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[61]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[6]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[7]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[8]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[9]\ : STD_LOGIC; signal \wrap_boundary_axaddr_r[3]_i_2__0_n_0\ : STD_LOGIC; signal \wrap_cnt_r[3]_i_5__0_n_0\ : STD_LOGIC; signal \^wrap_cnt_r_reg[2]\ : STD_LOGIC; signal \wrap_second_len_r[3]_i_2__0_n_0\ : STD_LOGIC; signal \wrap_second_len_r[3]_i_3__0_n_0\ : STD_LOGIC; signal \^wrap_second_len_r_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 ); signal \NLW_axaddr_incr_reg[11]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \m_payload_i[10]_i_1__0\ : label is "soft_lutpair44"; attribute SOFT_HLUTNM of \m_payload_i[11]_i_1__0\ : label is "soft_lutpair43"; attribute SOFT_HLUTNM of \m_payload_i[12]_i_1__0\ : label is "soft_lutpair43"; attribute SOFT_HLUTNM of \m_payload_i[13]_i_1__1\ : label is "soft_lutpair42"; attribute SOFT_HLUTNM of \m_payload_i[14]_i_1__0\ : label is "soft_lutpair42"; attribute SOFT_HLUTNM of \m_payload_i[15]_i_1__0\ : label is "soft_lutpair41"; attribute SOFT_HLUTNM of \m_payload_i[16]_i_1__0\ : label is "soft_lutpair41"; attribute SOFT_HLUTNM of \m_payload_i[17]_i_1__0\ : label is "soft_lutpair40"; attribute SOFT_HLUTNM of \m_payload_i[18]_i_1__0\ : label is "soft_lutpair40"; attribute SOFT_HLUTNM of \m_payload_i[19]_i_1__0\ : label is "soft_lutpair39"; attribute SOFT_HLUTNM of \m_payload_i[1]_i_1__0\ : label is "soft_lutpair48"; attribute SOFT_HLUTNM of \m_payload_i[20]_i_1__0\ : label is "soft_lutpair39"; attribute SOFT_HLUTNM of \m_payload_i[21]_i_1__0\ : label is "soft_lutpair38"; attribute SOFT_HLUTNM of \m_payload_i[22]_i_1__0\ : label is "soft_lutpair38"; attribute SOFT_HLUTNM of \m_payload_i[23]_i_1__0\ : label is "soft_lutpair37"; attribute SOFT_HLUTNM of \m_payload_i[24]_i_1__0\ : label is "soft_lutpair37"; attribute SOFT_HLUTNM of \m_payload_i[25]_i_1__0\ : label is "soft_lutpair36"; attribute SOFT_HLUTNM of \m_payload_i[26]_i_1__0\ : label is "soft_lutpair36"; attribute SOFT_HLUTNM of \m_payload_i[27]_i_1__0\ : label is "soft_lutpair35"; attribute SOFT_HLUTNM of \m_payload_i[28]_i_1__0\ : label is "soft_lutpair35"; attribute SOFT_HLUTNM of \m_payload_i[29]_i_1__0\ : label is "soft_lutpair34"; attribute SOFT_HLUTNM of \m_payload_i[2]_i_1__0\ : label is "soft_lutpair48"; attribute SOFT_HLUTNM of \m_payload_i[30]_i_1__0\ : label is "soft_lutpair34"; attribute SOFT_HLUTNM of \m_payload_i[31]_i_2__0\ : label is "soft_lutpair33"; attribute SOFT_HLUTNM of \m_payload_i[32]_i_1__0\ : label is "soft_lutpair33"; attribute SOFT_HLUTNM of \m_payload_i[33]_i_1__0\ : label is "soft_lutpair32"; attribute SOFT_HLUTNM of \m_payload_i[34]_i_1__0\ : label is "soft_lutpair32"; attribute SOFT_HLUTNM of \m_payload_i[35]_i_1__0\ : label is "soft_lutpair31"; attribute SOFT_HLUTNM of \m_payload_i[36]_i_1__0\ : label is "soft_lutpair31"; attribute SOFT_HLUTNM of \m_payload_i[38]_i_1__0\ : label is "soft_lutpair30"; attribute SOFT_HLUTNM of \m_payload_i[39]_i_1__0\ : label is "soft_lutpair30"; attribute SOFT_HLUTNM of \m_payload_i[3]_i_1__0\ : label is "soft_lutpair47"; attribute SOFT_HLUTNM of \m_payload_i[44]_i_1__0\ : label is "soft_lutpair29"; attribute SOFT_HLUTNM of \m_payload_i[45]_i_1__0\ : label is "soft_lutpair29"; attribute SOFT_HLUTNM of \m_payload_i[46]_i_1__1\ : label is "soft_lutpair28"; attribute SOFT_HLUTNM of \m_payload_i[47]_i_1__0\ : label is "soft_lutpair28"; attribute SOFT_HLUTNM of \m_payload_i[4]_i_1__0\ : label is "soft_lutpair47"; attribute SOFT_HLUTNM of \m_payload_i[50]_i_1__0\ : label is "soft_lutpair27"; attribute SOFT_HLUTNM of \m_payload_i[51]_i_1__0\ : label is "soft_lutpair27"; attribute SOFT_HLUTNM of \m_payload_i[52]_i_1__0\ : label is "soft_lutpair26"; attribute SOFT_HLUTNM of \m_payload_i[53]_i_1__0\ : label is "soft_lutpair26"; attribute SOFT_HLUTNM of \m_payload_i[54]_i_1__0\ : label is "soft_lutpair25"; attribute SOFT_HLUTNM of \m_payload_i[55]_i_1__0\ : label is "soft_lutpair25"; attribute SOFT_HLUTNM of \m_payload_i[56]_i_1__0\ : label is "soft_lutpair24"; attribute SOFT_HLUTNM of \m_payload_i[57]_i_1__0\ : label is "soft_lutpair24"; attribute SOFT_HLUTNM of \m_payload_i[58]_i_1__0\ : label is "soft_lutpair23"; attribute SOFT_HLUTNM of \m_payload_i[59]_i_1__0\ : label is "soft_lutpair23"; attribute SOFT_HLUTNM of \m_payload_i[5]_i_1__0\ : label is "soft_lutpair46"; attribute SOFT_HLUTNM of \m_payload_i[60]_i_1__0\ : label is "soft_lutpair22"; attribute SOFT_HLUTNM of \m_payload_i[61]_i_1__0\ : label is "soft_lutpair22"; attribute SOFT_HLUTNM of \m_payload_i[6]_i_1__0\ : label is "soft_lutpair46"; attribute SOFT_HLUTNM of \m_payload_i[7]_i_1__0\ : label is "soft_lutpair45"; attribute SOFT_HLUTNM of \m_payload_i[8]_i_1__0\ : label is "soft_lutpair45"; attribute SOFT_HLUTNM of \m_payload_i[9]_i_1__0\ : label is "soft_lutpair44"; attribute SOFT_HLUTNM of \wrap_boundary_axaddr_r[3]_i_2__0\ : label is "soft_lutpair21"; attribute SOFT_HLUTNM of \wrap_boundary_axaddr_r[5]_i_1__0\ : label is "soft_lutpair21"; begin Q(54 downto 0) <= \^q\(54 downto 0); axaddr_offset_0(1 downto 0) <= \^axaddr_offset_0\(1 downto 0); \axaddr_offset_r_reg[0]\ <= \^axaddr_offset_r_reg[0]\; \axaddr_offset_r_reg[2]\ <= \^axaddr_offset_r_reg[2]\; \axaddr_offset_r_reg[3]\ <= \^axaddr_offset_r_reg[3]\; \axlen_cnt_reg[3]\ <= \^axlen_cnt_reg[3]\; m_valid_i_reg_0 <= \^m_valid_i_reg_0\; s_axi_arready <= \^s_axi_arready\; \wrap_cnt_r_reg[2]\ <= \^wrap_cnt_r_reg[2]\; \wrap_second_len_r_reg[3]\(2 downto 0) <= \^wrap_second_len_r_reg[3]\(2 downto 0); \aresetn_d_reg[1]_inv\: unisim.vcomponents.FDRE generic map( INIT => '1' ) port map ( C => aclk, CE => '1', D => \aresetn_d_reg[0]_0\, Q => \^m_valid_i_reg_0\, R => '0' ); \axaddr_incr[3]_i_4__0\: unisim.vcomponents.LUT3 generic map( INIT => X"2A" ) port map ( I0 => \^q\(2), I1 => \^q\(35), I2 => \^q\(36), O => \axaddr_incr[3]_i_4__0_n_0\ ); \axaddr_incr[3]_i_5__0\: unisim.vcomponents.LUT2 generic map( INIT => X"2" ) port map ( I0 => \^q\(1), I1 => \^q\(36), O => \axaddr_incr[3]_i_5__0_n_0\ ); \axaddr_incr[3]_i_6__0\: unisim.vcomponents.LUT3 generic map( INIT => X"02" ) port map ( I0 => \^q\(0), I1 => \^q\(35), I2 => \^q\(36), O => \axaddr_incr[3]_i_6__0_n_0\ ); \axaddr_incr_reg[11]_i_3__0\: unisim.vcomponents.CARRY4 port map ( CI => \axaddr_incr_reg[7]_i_2__0_n_0\, CO(3) => \NLW_axaddr_incr_reg[11]_i_3__0_CO_UNCONNECTED\(3), CO(2) => \axaddr_incr_reg[11]_i_3__0_n_1\, CO(1) => \axaddr_incr_reg[11]_i_3__0_n_2\, CO(0) => \axaddr_incr_reg[11]_i_3__0_n_3\, CYINIT => '0', DI(3 downto 0) => B"0000", O(3 downto 0) => O(3 downto 0), S(3 downto 0) => \^q\(11 downto 8) ); \axaddr_incr_reg[3]_i_2__0\: unisim.vcomponents.CARRY4 port map ( CI => '0', CO(3) => \axaddr_incr_reg[3]_i_2__0_n_0\, CO(2) => \axaddr_incr_reg[3]_i_2__0_n_1\, CO(1) => \axaddr_incr_reg[3]_i_2__0_n_2\, CO(0) => \axaddr_incr_reg[3]_i_2__0_n_3\, CYINIT => '0', DI(3) => \^q\(3), DI(2) => \axaddr_incr[3]_i_4__0_n_0\, DI(1) => \axaddr_incr[3]_i_5__0_n_0\, DI(0) => \axaddr_incr[3]_i_6__0_n_0\, O(3 downto 0) => \axaddr_incr_reg[3]\(3 downto 0), S(3 downto 0) => \m_payload_i_reg[3]_0\(3 downto 0) ); \axaddr_incr_reg[7]_i_2__0\: unisim.vcomponents.CARRY4 port map ( CI => \axaddr_incr_reg[3]_i_2__0_n_0\, CO(3) => \axaddr_incr_reg[7]_i_2__0_n_0\, CO(2) => \axaddr_incr_reg[7]_i_2__0_n_1\, CO(1) => \axaddr_incr_reg[7]_i_2__0_n_2\, CO(0) => \axaddr_incr_reg[7]_i_2__0_n_3\, CYINIT => '0', DI(3 downto 0) => B"0000", O(3 downto 0) => \axaddr_incr_reg[7]\(3 downto 0), S(3 downto 0) => \^q\(7 downto 4) ); \axaddr_offset_r[0]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFF8FF00000800" ) port map ( I0 => \axaddr_offset_r[0]_i_2__0_n_0\, I1 => \^q\(39), I2 => \state_reg[1]\(1), I3 => \^axaddr_offset_r_reg[3]\, I4 => \state_reg[1]\(0), I5 => \axaddr_offset_r_reg[3]_0\(0), O => \^axaddr_offset_r_reg[0]\ ); \axaddr_offset_r[0]_i_2__0\: unisim.vcomponents.LUT6 generic map( INIT => X"AFA0CFCFAFA0C0C0" ) port map ( I0 => \^q\(3), I1 => \^q\(2), I2 => \^q\(36), I3 => \^q\(1), I4 => \^q\(35), I5 => \^q\(0), O => \axaddr_offset_r[0]_i_2__0_n_0\ ); \axaddr_offset_r[1]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFF8FF00000800" ) port map ( I0 => \axaddr_offset_r[1]_i_2__0_n_0\, I1 => \^q\(40), I2 => \state_reg[1]\(1), I3 => \^axaddr_offset_r_reg[3]\, I4 => \state_reg[1]\(0), I5 => \axaddr_offset_r_reg[3]_0\(1), O => \^axaddr_offset_0\(0) ); \axaddr_offset_r[1]_i_2__0\: unisim.vcomponents.LUT6 generic map( INIT => X"AFA0CFCFAFA0C0C0" ) port map ( I0 => \^q\(4), I1 => \^q\(3), I2 => \^q\(36), I3 => \^q\(2), I4 => \^q\(35), I5 => \^q\(1), O => \axaddr_offset_r[1]_i_2__0_n_0\ ); \axaddr_offset_r[2]_i_2__0\: unisim.vcomponents.LUT6 generic map( INIT => X"AFA0CFCFAFA0C0C0" ) port map ( I0 => \^q\(5), I1 => \^q\(4), I2 => \^q\(36), I3 => \^q\(3), I4 => \^q\(35), I5 => \^q\(2), O => \^axaddr_offset_r_reg[2]\ ); \axaddr_offset_r[3]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFF8FF00000800" ) port map ( I0 => \axaddr_offset_r[3]_i_2__0_n_0\, I1 => \^q\(42), I2 => \state_reg[1]\(1), I3 => \^axaddr_offset_r_reg[3]\, I4 => \state_reg[1]\(0), I5 => \axaddr_offset_r_reg[3]_0\(2), O => \^axaddr_offset_0\(1) ); \axaddr_offset_r[3]_i_2__0\: unisim.vcomponents.LUT6 generic map( INIT => X"AFA0CFCFAFA0C0C0" ) port map ( I0 => \^q\(6), I1 => \^q\(5), I2 => \^q\(36), I3 => \^q\(4), I4 => \^q\(35), I5 => \^q\(3), O => \axaddr_offset_r[3]_i_2__0_n_0\ ); \axlen_cnt[3]_i_3__0\: unisim.vcomponents.LUT4 generic map( INIT => X"0020" ) port map ( I0 => \^q\(42), I1 => \state_reg[1]\(0), I2 => \^axaddr_offset_r_reg[3]\, I3 => \state_reg[1]\(1), O => \^axlen_cnt_reg[3]\ ); \m_payload_i[0]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(0), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[0]\, O => \m_payload_i[0]_i_1__0_n_0\ ); \m_payload_i[10]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(10), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[10]\, O => \m_payload_i[10]_i_1__0_n_0\ ); \m_payload_i[11]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(11), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[11]\, O => \m_payload_i[11]_i_1__0_n_0\ ); \m_payload_i[12]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(12), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[12]\, O => \m_payload_i[12]_i_1__0_n_0\ ); \m_payload_i[13]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(13), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[13]\, O => \m_payload_i[13]_i_1__1_n_0\ ); \m_payload_i[14]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(14), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[14]\, O => \m_payload_i[14]_i_1__0_n_0\ ); \m_payload_i[15]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(15), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[15]\, O => \m_payload_i[15]_i_1__0_n_0\ ); \m_payload_i[16]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(16), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[16]\, O => \m_payload_i[16]_i_1__0_n_0\ ); \m_payload_i[17]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(17), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[17]\, O => \m_payload_i[17]_i_1__0_n_0\ ); \m_payload_i[18]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(18), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[18]\, O => \m_payload_i[18]_i_1__0_n_0\ ); \m_payload_i[19]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(19), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[19]\, O => \m_payload_i[19]_i_1__0_n_0\ ); \m_payload_i[1]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(1), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[1]\, O => \m_payload_i[1]_i_1__0_n_0\ ); \m_payload_i[20]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(20), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[20]\, O => \m_payload_i[20]_i_1__0_n_0\ ); \m_payload_i[21]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(21), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[21]\, O => \m_payload_i[21]_i_1__0_n_0\ ); \m_payload_i[22]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(22), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[22]\, O => \m_payload_i[22]_i_1__0_n_0\ ); \m_payload_i[23]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(23), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[23]\, O => \m_payload_i[23]_i_1__0_n_0\ ); \m_payload_i[24]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(24), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[24]\, O => \m_payload_i[24]_i_1__0_n_0\ ); \m_payload_i[25]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(25), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[25]\, O => \m_payload_i[25]_i_1__0_n_0\ ); \m_payload_i[26]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(26), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[26]\, O => \m_payload_i[26]_i_1__0_n_0\ ); \m_payload_i[27]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(27), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[27]\, O => \m_payload_i[27]_i_1__0_n_0\ ); \m_payload_i[28]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(28), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[28]\, O => \m_payload_i[28]_i_1__0_n_0\ ); \m_payload_i[29]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(29), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[29]\, O => \m_payload_i[29]_i_1__0_n_0\ ); \m_payload_i[2]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(2), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[2]\, O => \m_payload_i[2]_i_1__0_n_0\ ); \m_payload_i[30]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(30), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[30]\, O => \m_payload_i[30]_i_1__0_n_0\ ); \m_payload_i[31]_i_2__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(31), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[31]\, O => \m_payload_i[31]_i_2__0_n_0\ ); \m_payload_i[32]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arprot(0), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[32]\, O => \m_payload_i[32]_i_1__0_n_0\ ); \m_payload_i[33]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arprot(1), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[33]\, O => \m_payload_i[33]_i_1__0_n_0\ ); \m_payload_i[34]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arprot(2), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[34]\, O => \m_payload_i[34]_i_1__0_n_0\ ); \m_payload_i[35]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arsize(0), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[35]\, O => \m_payload_i[35]_i_1__0_n_0\ ); \m_payload_i[36]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arsize(1), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[36]\, O => \m_payload_i[36]_i_1__0_n_0\ ); \m_payload_i[38]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arburst(0), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[38]\, O => \m_payload_i[38]_i_1__0_n_0\ ); \m_payload_i[39]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arburst(1), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[39]\, O => \m_payload_i[39]_i_1__0_n_0\ ); \m_payload_i[3]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(3), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[3]\, O => \m_payload_i[3]_i_1__0_n_0\ ); \m_payload_i[44]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arlen(0), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[44]\, O => \m_payload_i[44]_i_1__0_n_0\ ); \m_payload_i[45]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arlen(1), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[45]\, O => \m_payload_i[45]_i_1__0_n_0\ ); \m_payload_i[46]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arlen(2), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[46]\, O => \m_payload_i[46]_i_1__1_n_0\ ); \m_payload_i[47]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arlen(3), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[47]\, O => \m_payload_i[47]_i_1__0_n_0\ ); \m_payload_i[4]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(4), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[4]\, O => \m_payload_i[4]_i_1__0_n_0\ ); \m_payload_i[50]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arid(0), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[50]\, O => \m_payload_i[50]_i_1__0_n_0\ ); \m_payload_i[51]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arid(1), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[51]\, O => \m_payload_i[51]_i_1__0_n_0\ ); \m_payload_i[52]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arid(2), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[52]\, O => \m_payload_i[52]_i_1__0_n_0\ ); \m_payload_i[53]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arid(3), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[53]\, O => \m_payload_i[53]_i_1__0_n_0\ ); \m_payload_i[54]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arid(4), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[54]\, O => \m_payload_i[54]_i_1__0_n_0\ ); \m_payload_i[55]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arid(5), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[55]\, O => \m_payload_i[55]_i_1__0_n_0\ ); \m_payload_i[56]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arid(6), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[56]\, O => \m_payload_i[56]_i_1__0_n_0\ ); \m_payload_i[57]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arid(7), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[57]\, O => \m_payload_i[57]_i_1__0_n_0\ ); \m_payload_i[58]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arid(8), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[58]\, O => \m_payload_i[58]_i_1__0_n_0\ ); \m_payload_i[59]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arid(9), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[59]\, O => \m_payload_i[59]_i_1__0_n_0\ ); \m_payload_i[5]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(5), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[5]\, O => \m_payload_i[5]_i_1__0_n_0\ ); \m_payload_i[60]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arid(10), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[60]\, O => \m_payload_i[60]_i_1__0_n_0\ ); \m_payload_i[61]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_arid(11), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[61]\, O => \m_payload_i[61]_i_1__0_n_0\ ); \m_payload_i[6]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(6), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[6]\, O => \m_payload_i[6]_i_1__0_n_0\ ); \m_payload_i[7]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(7), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[7]\, O => \m_payload_i[7]_i_1__0_n_0\ ); \m_payload_i[8]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(8), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[8]\, O => \m_payload_i[8]_i_1__0_n_0\ ); \m_payload_i[9]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_araddr(9), I1 => \^s_axi_arready\, I2 => \skid_buffer_reg_n_0_[9]\, O => \m_payload_i[9]_i_1__0_n_0\ ); \m_payload_i_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[0]_i_1__0_n_0\, Q => \^q\(0), R => '0' ); \m_payload_i_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[10]_i_1__0_n_0\, Q => \^q\(10), R => '0' ); \m_payload_i_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[11]_i_1__0_n_0\, Q => \^q\(11), R => '0' ); \m_payload_i_reg[12]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[12]_i_1__0_n_0\, Q => \^q\(12), R => '0' ); \m_payload_i_reg[13]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[13]_i_1__1_n_0\, Q => \^q\(13), R => '0' ); \m_payload_i_reg[14]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[14]_i_1__0_n_0\, Q => \^q\(14), R => '0' ); \m_payload_i_reg[15]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[15]_i_1__0_n_0\, Q => \^q\(15), R => '0' ); \m_payload_i_reg[16]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[16]_i_1__0_n_0\, Q => \^q\(16), R => '0' ); \m_payload_i_reg[17]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[17]_i_1__0_n_0\, Q => \^q\(17), R => '0' ); \m_payload_i_reg[18]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[18]_i_1__0_n_0\, Q => \^q\(18), R => '0' ); \m_payload_i_reg[19]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[19]_i_1__0_n_0\, Q => \^q\(19), R => '0' ); \m_payload_i_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[1]_i_1__0_n_0\, Q => \^q\(1), R => '0' ); \m_payload_i_reg[20]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[20]_i_1__0_n_0\, Q => \^q\(20), R => '0' ); \m_payload_i_reg[21]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[21]_i_1__0_n_0\, Q => \^q\(21), R => '0' ); \m_payload_i_reg[22]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[22]_i_1__0_n_0\, Q => \^q\(22), R => '0' ); \m_payload_i_reg[23]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[23]_i_1__0_n_0\, Q => \^q\(23), R => '0' ); \m_payload_i_reg[24]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[24]_i_1__0_n_0\, Q => \^q\(24), R => '0' ); \m_payload_i_reg[25]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[25]_i_1__0_n_0\, Q => \^q\(25), R => '0' ); \m_payload_i_reg[26]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[26]_i_1__0_n_0\, Q => \^q\(26), R => '0' ); \m_payload_i_reg[27]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[27]_i_1__0_n_0\, Q => \^q\(27), R => '0' ); \m_payload_i_reg[28]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[28]_i_1__0_n_0\, Q => \^q\(28), R => '0' ); \m_payload_i_reg[29]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[29]_i_1__0_n_0\, Q => \^q\(29), R => '0' ); \m_payload_i_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[2]_i_1__0_n_0\, Q => \^q\(2), R => '0' ); \m_payload_i_reg[30]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[30]_i_1__0_n_0\, Q => \^q\(30), R => '0' ); \m_payload_i_reg[31]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[31]_i_2__0_n_0\, Q => \^q\(31), R => '0' ); \m_payload_i_reg[32]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[32]_i_1__0_n_0\, Q => \^q\(32), R => '0' ); \m_payload_i_reg[33]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[33]_i_1__0_n_0\, Q => \^q\(33), R => '0' ); \m_payload_i_reg[34]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[34]_i_1__0_n_0\, Q => \^q\(34), R => '0' ); \m_payload_i_reg[35]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[35]_i_1__0_n_0\, Q => \^q\(35), R => '0' ); \m_payload_i_reg[36]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[36]_i_1__0_n_0\, Q => \^q\(36), R => '0' ); \m_payload_i_reg[38]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[38]_i_1__0_n_0\, Q => \^q\(37), R => '0' ); \m_payload_i_reg[39]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[39]_i_1__0_n_0\, Q => \^q\(38), R => '0' ); \m_payload_i_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[3]_i_1__0_n_0\, Q => \^q\(3), R => '0' ); \m_payload_i_reg[44]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[44]_i_1__0_n_0\, Q => \^q\(39), R => '0' ); \m_payload_i_reg[45]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[45]_i_1__0_n_0\, Q => \^q\(40), R => '0' ); \m_payload_i_reg[46]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[46]_i_1__1_n_0\, Q => \^q\(41), R => '0' ); \m_payload_i_reg[47]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[47]_i_1__0_n_0\, Q => \^q\(42), R => '0' ); \m_payload_i_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[4]_i_1__0_n_0\, Q => \^q\(4), R => '0' ); \m_payload_i_reg[50]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[50]_i_1__0_n_0\, Q => \^q\(43), R => '0' ); \m_payload_i_reg[51]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[51]_i_1__0_n_0\, Q => \^q\(44), R => '0' ); \m_payload_i_reg[52]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[52]_i_1__0_n_0\, Q => \^q\(45), R => '0' ); \m_payload_i_reg[53]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[53]_i_1__0_n_0\, Q => \^q\(46), R => '0' ); \m_payload_i_reg[54]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[54]_i_1__0_n_0\, Q => \^q\(47), R => '0' ); \m_payload_i_reg[55]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[55]_i_1__0_n_0\, Q => \^q\(48), R => '0' ); \m_payload_i_reg[56]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[56]_i_1__0_n_0\, Q => \^q\(49), R => '0' ); \m_payload_i_reg[57]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[57]_i_1__0_n_0\, Q => \^q\(50), R => '0' ); \m_payload_i_reg[58]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[58]_i_1__0_n_0\, Q => \^q\(51), R => '0' ); \m_payload_i_reg[59]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[59]_i_1__0_n_0\, Q => \^q\(52), R => '0' ); \m_payload_i_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[5]_i_1__0_n_0\, Q => \^q\(5), R => '0' ); \m_payload_i_reg[60]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[60]_i_1__0_n_0\, Q => \^q\(53), R => '0' ); \m_payload_i_reg[61]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[61]_i_1__0_n_0\, Q => \^q\(54), R => '0' ); \m_payload_i_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[6]_i_1__0_n_0\, Q => \^q\(6), R => '0' ); \m_payload_i_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[7]_i_1__0_n_0\, Q => \^q\(7), R => '0' ); \m_payload_i_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[8]_i_1__0_n_0\, Q => \^q\(8), R => '0' ); \m_payload_i_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => m_valid_i_reg_1(0), D => \m_payload_i[9]_i_1__0_n_0\, Q => \^q\(9), R => '0' ); m_valid_i_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => m_valid_i0, Q => \^axaddr_offset_r_reg[3]\, R => \^m_valid_i_reg_0\ ); next_pending_r_i_3: unisim.vcomponents.LUT5 generic map( INIT => X"AAAAAAA8" ) port map ( I0 => \state_reg[1]_rep\, I1 => \^q\(42), I2 => \^q\(40), I3 => \^q\(39), I4 => \^q\(41), O => next_pending_r_reg ); s_ready_i_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => s_ready_i0, Q => \^s_axi_arready\, R => \aresetn_d_reg[0]\ ); \skid_buffer_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(0), Q => \skid_buffer_reg_n_0_[0]\, R => '0' ); \skid_buffer_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(10), Q => \skid_buffer_reg_n_0_[10]\, R => '0' ); \skid_buffer_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(11), Q => \skid_buffer_reg_n_0_[11]\, R => '0' ); \skid_buffer_reg[12]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(12), Q => \skid_buffer_reg_n_0_[12]\, R => '0' ); \skid_buffer_reg[13]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(13), Q => \skid_buffer_reg_n_0_[13]\, R => '0' ); \skid_buffer_reg[14]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(14), Q => \skid_buffer_reg_n_0_[14]\, R => '0' ); \skid_buffer_reg[15]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(15), Q => \skid_buffer_reg_n_0_[15]\, R => '0' ); \skid_buffer_reg[16]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(16), Q => \skid_buffer_reg_n_0_[16]\, R => '0' ); \skid_buffer_reg[17]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(17), Q => \skid_buffer_reg_n_0_[17]\, R => '0' ); \skid_buffer_reg[18]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(18), Q => \skid_buffer_reg_n_0_[18]\, R => '0' ); \skid_buffer_reg[19]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(19), Q => \skid_buffer_reg_n_0_[19]\, R => '0' ); \skid_buffer_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(1), Q => \skid_buffer_reg_n_0_[1]\, R => '0' ); \skid_buffer_reg[20]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(20), Q => \skid_buffer_reg_n_0_[20]\, R => '0' ); \skid_buffer_reg[21]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(21), Q => \skid_buffer_reg_n_0_[21]\, R => '0' ); \skid_buffer_reg[22]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(22), Q => \skid_buffer_reg_n_0_[22]\, R => '0' ); \skid_buffer_reg[23]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(23), Q => \skid_buffer_reg_n_0_[23]\, R => '0' ); \skid_buffer_reg[24]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(24), Q => \skid_buffer_reg_n_0_[24]\, R => '0' ); \skid_buffer_reg[25]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(25), Q => \skid_buffer_reg_n_0_[25]\, R => '0' ); \skid_buffer_reg[26]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(26), Q => \skid_buffer_reg_n_0_[26]\, R => '0' ); \skid_buffer_reg[27]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(27), Q => \skid_buffer_reg_n_0_[27]\, R => '0' ); \skid_buffer_reg[28]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(28), Q => \skid_buffer_reg_n_0_[28]\, R => '0' ); \skid_buffer_reg[29]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(29), Q => \skid_buffer_reg_n_0_[29]\, R => '0' ); \skid_buffer_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(2), Q => \skid_buffer_reg_n_0_[2]\, R => '0' ); \skid_buffer_reg[30]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(30), Q => \skid_buffer_reg_n_0_[30]\, R => '0' ); \skid_buffer_reg[31]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(31), Q => \skid_buffer_reg_n_0_[31]\, R => '0' ); \skid_buffer_reg[32]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arprot(0), Q => \skid_buffer_reg_n_0_[32]\, R => '0' ); \skid_buffer_reg[33]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arprot(1), Q => \skid_buffer_reg_n_0_[33]\, R => '0' ); \skid_buffer_reg[34]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arprot(2), Q => \skid_buffer_reg_n_0_[34]\, R => '0' ); \skid_buffer_reg[35]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arsize(0), Q => \skid_buffer_reg_n_0_[35]\, R => '0' ); \skid_buffer_reg[36]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arsize(1), Q => \skid_buffer_reg_n_0_[36]\, R => '0' ); \skid_buffer_reg[38]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arburst(0), Q => \skid_buffer_reg_n_0_[38]\, R => '0' ); \skid_buffer_reg[39]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arburst(1), Q => \skid_buffer_reg_n_0_[39]\, R => '0' ); \skid_buffer_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(3), Q => \skid_buffer_reg_n_0_[3]\, R => '0' ); \skid_buffer_reg[44]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arlen(0), Q => \skid_buffer_reg_n_0_[44]\, R => '0' ); \skid_buffer_reg[45]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arlen(1), Q => \skid_buffer_reg_n_0_[45]\, R => '0' ); \skid_buffer_reg[46]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arlen(2), Q => \skid_buffer_reg_n_0_[46]\, R => '0' ); \skid_buffer_reg[47]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arlen(3), Q => \skid_buffer_reg_n_0_[47]\, R => '0' ); \skid_buffer_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(4), Q => \skid_buffer_reg_n_0_[4]\, R => '0' ); \skid_buffer_reg[50]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arid(0), Q => \skid_buffer_reg_n_0_[50]\, R => '0' ); \skid_buffer_reg[51]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arid(1), Q => \skid_buffer_reg_n_0_[51]\, R => '0' ); \skid_buffer_reg[52]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arid(2), Q => \skid_buffer_reg_n_0_[52]\, R => '0' ); \skid_buffer_reg[53]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arid(3), Q => \skid_buffer_reg_n_0_[53]\, R => '0' ); \skid_buffer_reg[54]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arid(4), Q => \skid_buffer_reg_n_0_[54]\, R => '0' ); \skid_buffer_reg[55]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arid(5), Q => \skid_buffer_reg_n_0_[55]\, R => '0' ); \skid_buffer_reg[56]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arid(6), Q => \skid_buffer_reg_n_0_[56]\, R => '0' ); \skid_buffer_reg[57]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arid(7), Q => \skid_buffer_reg_n_0_[57]\, R => '0' ); \skid_buffer_reg[58]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arid(8), Q => \skid_buffer_reg_n_0_[58]\, R => '0' ); \skid_buffer_reg[59]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arid(9), Q => \skid_buffer_reg_n_0_[59]\, R => '0' ); \skid_buffer_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(5), Q => \skid_buffer_reg_n_0_[5]\, R => '0' ); \skid_buffer_reg[60]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arid(10), Q => \skid_buffer_reg_n_0_[60]\, R => '0' ); \skid_buffer_reg[61]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_arid(11), Q => \skid_buffer_reg_n_0_[61]\, R => '0' ); \skid_buffer_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(6), Q => \skid_buffer_reg_n_0_[6]\, R => '0' ); \skid_buffer_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(7), Q => \skid_buffer_reg_n_0_[7]\, R => '0' ); \skid_buffer_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(8), Q => \skid_buffer_reg_n_0_[8]\, R => '0' ); \skid_buffer_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_arready\, D => s_axi_araddr(9), Q => \skid_buffer_reg_n_0_[9]\, R => '0' ); \wrap_boundary_axaddr_r[0]_i_1__0\: unisim.vcomponents.LUT4 generic map( INIT => X"AA8A" ) port map ( I0 => \^q\(0), I1 => \^q\(35), I2 => \^q\(39), I3 => \^q\(36), O => \wrap_boundary_axaddr_r_reg[6]\(0) ); \wrap_boundary_axaddr_r[1]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"8A888AAA" ) port map ( I0 => \^q\(1), I1 => \^q\(36), I2 => \^q\(39), I3 => \^q\(35), I4 => \^q\(40), O => \wrap_boundary_axaddr_r_reg[6]\(1) ); \wrap_boundary_axaddr_r[2]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"FF0F553300000000" ) port map ( I0 => \^q\(40), I1 => \^q\(41), I2 => \^q\(39), I3 => \^q\(35), I4 => \^q\(36), I5 => \^q\(2), O => \wrap_boundary_axaddr_r_reg[6]\(2) ); \wrap_boundary_axaddr_r[3]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"020202A2A2A202A2" ) port map ( I0 => \^q\(3), I1 => \wrap_boundary_axaddr_r[3]_i_2__0_n_0\, I2 => \^q\(36), I3 => \^q\(40), I4 => \^q\(35), I5 => \^q\(39), O => \wrap_boundary_axaddr_r_reg[6]\(3) ); \wrap_boundary_axaddr_r[3]_i_2__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \^q\(41), I1 => \^q\(35), I2 => \^q\(42), O => \wrap_boundary_axaddr_r[3]_i_2__0_n_0\ ); \wrap_boundary_axaddr_r[4]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"503F5F3F00000000" ) port map ( I0 => \^q\(40), I1 => \^q\(41), I2 => \^q\(36), I3 => \^q\(35), I4 => \^q\(42), I5 => \^q\(4), O => \wrap_boundary_axaddr_r_reg[6]\(4) ); \wrap_boundary_axaddr_r[5]_i_1__0\: unisim.vcomponents.LUT5 generic map( INIT => X"2A222AAA" ) port map ( I0 => \^q\(5), I1 => \^q\(36), I2 => \^q\(41), I3 => \^q\(35), I4 => \^q\(42), O => \wrap_boundary_axaddr_r_reg[6]\(5) ); \wrap_boundary_axaddr_r[6]_i_1__0\: unisim.vcomponents.LUT4 generic map( INIT => X"2AAA" ) port map ( I0 => \^q\(6), I1 => \^q\(42), I2 => \^q\(35), I3 => \^q\(36), O => \wrap_boundary_axaddr_r_reg[6]\(6) ); \wrap_cnt_r[2]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"AAA6AA56AAAAAAAA" ) port map ( I0 => \^wrap_second_len_r_reg[3]\(1), I1 => \wrap_second_len_r_reg[3]_0\(0), I2 => \state_reg[1]_rep\, I3 => \^wrap_cnt_r_reg[2]\, I4 => \^axaddr_offset_r_reg[0]\, I5 => \^wrap_second_len_r_reg[3]\(0), O => \wrap_cnt_r_reg[3]\(0) ); \wrap_cnt_r[3]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"6A" ) port map ( I0 => \^wrap_second_len_r_reg[3]\(2), I1 => \wrap_second_len_r_reg[1]\, I2 => \^wrap_second_len_r_reg[3]\(1), O => \wrap_cnt_r_reg[3]\(1) ); \wrap_cnt_r[3]_i_3__0\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFFFFFEAEAFFEA" ) port map ( I0 => \axaddr_offset_r_reg[3]_1\, I1 => \^axlen_cnt_reg[3]\, I2 => \axaddr_offset_r[3]_i_2__0_n_0\, I3 => \^axaddr_offset_r_reg[2]\, I4 => \wrap_cnt_r[3]_i_5__0_n_0\, I5 => \axaddr_offset_r_reg[2]_1\, O => \wrap_cnt_r_reg[3]_0\ ); \wrap_cnt_r[3]_i_5__0\: unisim.vcomponents.LUT4 generic map( INIT => X"FFDF" ) port map ( I0 => \^q\(41), I1 => \state_reg[0]_rep\, I2 => \^axaddr_offset_r_reg[3]\, I3 => \state_reg[1]_rep_0\, O => \wrap_cnt_r[3]_i_5__0_n_0\ ); \wrap_second_len_r[0]_i_2__0\: unisim.vcomponents.LUT6 generic map( INIT => X"0001000000010001" ) port map ( I0 => \^axaddr_offset_r_reg[0]\, I1 => \^axaddr_offset_0\(0), I2 => \axaddr_offset_r_reg[2]_0\(0), I3 => \wrap_second_len_r[3]_i_2__0_n_0\, I4 => \state_reg[1]_rep\, I5 => \axaddr_offset_r_reg[3]_0\(2), O => \^wrap_cnt_r_reg[2]\ ); \wrap_second_len_r[1]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"F00EFFFFF00E0000" ) port map ( I0 => \^axaddr_offset_0\(1), I1 => \axaddr_offset_r_reg[2]_0\(0), I2 => \^axaddr_offset_r_reg[0]\, I3 => \^axaddr_offset_0\(0), I4 => \state_reg[1]_rep\, I5 => \wrap_second_len_r_reg[3]_0\(1), O => \^wrap_second_len_r_reg[3]\(0) ); \wrap_second_len_r[2]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"CCC2FFFFCCC20000" ) port map ( I0 => \^axaddr_offset_0\(1), I1 => \axaddr_offset_r_reg[2]_0\(0), I2 => \^axaddr_offset_0\(0), I3 => \^axaddr_offset_r_reg[0]\, I4 => \state_reg[1]_rep\, I5 => \wrap_second_len_r_reg[3]_0\(2), O => \^wrap_second_len_r_reg[3]\(1) ); \wrap_second_len_r[3]_i_1__0\: unisim.vcomponents.LUT6 generic map( INIT => X"FE00FFFFFE00FE00" ) port map ( I0 => \^axaddr_offset_r_reg[0]\, I1 => \^axaddr_offset_0\(0), I2 => \axaddr_offset_r_reg[2]_0\(0), I3 => \wrap_second_len_r[3]_i_2__0_n_0\, I4 => \state_reg[1]_rep\, I5 => \wrap_second_len_r_reg[3]_0\(3), O => \^wrap_second_len_r_reg[3]\(2) ); \wrap_second_len_r[3]_i_2__0\: unisim.vcomponents.LUT6 generic map( INIT => X"A8A8A8080808A808" ) port map ( I0 => \^axlen_cnt_reg[3]\, I1 => \wrap_second_len_r[3]_i_3__0_n_0\, I2 => \^q\(36), I3 => \^q\(5), I4 => \^q\(35), I5 => \^q\(6), O => \wrap_second_len_r[3]_i_2__0_n_0\ ); \wrap_second_len_r[3]_i_3__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \^q\(4), I1 => \^q\(35), I2 => \^q\(3), O => \wrap_second_len_r[3]_i_3__0_n_0\ ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice_0 is port ( s_axi_awready : out STD_LOGIC; s_ready_i_reg_0 : out STD_LOGIC; m_valid_i_reg_0 : out STD_LOGIC; \axlen_cnt_reg[3]\ : out STD_LOGIC; Q : out STD_LOGIC_VECTOR ( 54 downto 0 ); axaddr_incr : out STD_LOGIC_VECTOR ( 11 downto 0 ); D : out STD_LOGIC_VECTOR ( 1 downto 0 ); \wrap_second_len_r_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 ); \wrap_cnt_r_reg[2]\ : out STD_LOGIC; \axaddr_offset_r_reg[0]\ : out STD_LOGIC; axaddr_offset : out STD_LOGIC_VECTOR ( 1 downto 0 ); \wrap_cnt_r_reg[3]\ : out STD_LOGIC; \axaddr_offset_r_reg[2]\ : out STD_LOGIC; next_pending_r_reg : out STD_LOGIC; \wrap_boundary_axaddr_r_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 ); \aresetn_d_reg[1]_inv\ : out STD_LOGIC; aclk : in STD_LOGIC; \aresetn_d_reg[1]_inv_0\ : in STD_LOGIC; aresetn : in STD_LOGIC; \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 ); S : in STD_LOGIC_VECTOR ( 3 downto 0 ); \wrap_second_len_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); \state_reg[1]_rep\ : in STD_LOGIC; \wrap_second_len_r_reg[1]\ : in STD_LOGIC; \axaddr_offset_r_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 ); \axaddr_offset_r_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 ); \axaddr_offset_r_reg[3]_0\ : in STD_LOGIC; \axaddr_offset_r_reg[2]_1\ : in STD_LOGIC; \state_reg[0]_rep\ : in STD_LOGIC; \state_reg[1]_rep_0\ : in STD_LOGIC; s_axi_awvalid : in STD_LOGIC; b_push : in STD_LOGIC; s_axi_awid : in STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_awsize : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 ); E : in STD_LOGIC_VECTOR ( 0 to 0 ) ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice_0 : entity is "axi_register_slice_v2_1_17_axic_register_slice"; end zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice_0; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice_0 is signal \^q\ : STD_LOGIC_VECTOR ( 54 downto 0 ); signal \aresetn_d_reg_n_0_[0]\ : STD_LOGIC; signal \axaddr_incr[3]_i_4_n_0\ : STD_LOGIC; signal \axaddr_incr[3]_i_5_n_0\ : STD_LOGIC; signal \axaddr_incr[3]_i_6_n_0\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_3_n_1\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_3_n_2\ : STD_LOGIC; signal \axaddr_incr_reg[11]_i_3_n_3\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_2_n_0\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_2_n_1\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_2_n_2\ : STD_LOGIC; signal \axaddr_incr_reg[3]_i_2_n_3\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_2_n_0\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_2_n_1\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_2_n_2\ : STD_LOGIC; signal \axaddr_incr_reg[7]_i_2_n_3\ : STD_LOGIC; signal \^axaddr_offset\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal \axaddr_offset_r[0]_i_2_n_0\ : STD_LOGIC; signal \axaddr_offset_r[1]_i_2_n_0\ : STD_LOGIC; signal \axaddr_offset_r[3]_i_2_n_0\ : STD_LOGIC; signal \^axaddr_offset_r_reg[0]\ : STD_LOGIC; signal \^axaddr_offset_r_reg[2]\ : STD_LOGIC; signal \^axlen_cnt_reg[3]\ : STD_LOGIC; signal m_valid_i0 : STD_LOGIC; signal \^m_valid_i_reg_0\ : STD_LOGIC; signal \^s_axi_awready\ : STD_LOGIC; signal s_ready_i0 : STD_LOGIC; signal \^s_ready_i_reg_0\ : STD_LOGIC; signal skid_buffer : STD_LOGIC_VECTOR ( 61 downto 0 ); signal \skid_buffer_reg_n_0_[0]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[10]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[11]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[12]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[13]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[14]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[15]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[16]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[17]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[18]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[19]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[1]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[20]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[21]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[22]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[23]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[24]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[25]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[26]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[27]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[28]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[29]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[2]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[30]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[31]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[32]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[33]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[34]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[35]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[36]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[38]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[39]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[3]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[44]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[45]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[46]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[47]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[4]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[50]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[51]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[52]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[53]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[54]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[55]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[56]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[57]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[58]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[59]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[5]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[60]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[61]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[6]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[7]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[8]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[9]\ : STD_LOGIC; signal \wrap_boundary_axaddr_r[3]_i_2_n_0\ : STD_LOGIC; signal \wrap_cnt_r[3]_i_5_n_0\ : STD_LOGIC; signal \^wrap_cnt_r_reg[2]\ : STD_LOGIC; signal \wrap_second_len_r[3]_i_2_n_0\ : STD_LOGIC; signal \wrap_second_len_r[3]_i_3_n_0\ : STD_LOGIC; signal \^wrap_second_len_r_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 ); signal \NLW_axaddr_incr_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 ); attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \m_payload_i[10]_i_1\ : label is "soft_lutpair72"; attribute SOFT_HLUTNM of \m_payload_i[11]_i_1\ : label is "soft_lutpair71"; attribute SOFT_HLUTNM of \m_payload_i[12]_i_1\ : label is "soft_lutpair71"; attribute SOFT_HLUTNM of \m_payload_i[13]_i_1__0\ : label is "soft_lutpair70"; attribute SOFT_HLUTNM of \m_payload_i[14]_i_1\ : label is "soft_lutpair70"; attribute SOFT_HLUTNM of \m_payload_i[15]_i_1\ : label is "soft_lutpair69"; attribute SOFT_HLUTNM of \m_payload_i[16]_i_1\ : label is "soft_lutpair69"; attribute SOFT_HLUTNM of \m_payload_i[17]_i_1\ : label is "soft_lutpair68"; attribute SOFT_HLUTNM of \m_payload_i[18]_i_1\ : label is "soft_lutpair68"; attribute SOFT_HLUTNM of \m_payload_i[19]_i_1\ : label is "soft_lutpair67"; attribute SOFT_HLUTNM of \m_payload_i[1]_i_1\ : label is "soft_lutpair76"; attribute SOFT_HLUTNM of \m_payload_i[20]_i_1\ : label is "soft_lutpair67"; attribute SOFT_HLUTNM of \m_payload_i[21]_i_1\ : label is "soft_lutpair66"; attribute SOFT_HLUTNM of \m_payload_i[22]_i_1\ : label is "soft_lutpair66"; attribute SOFT_HLUTNM of \m_payload_i[23]_i_1\ : label is "soft_lutpair65"; attribute SOFT_HLUTNM of \m_payload_i[24]_i_1\ : label is "soft_lutpair65"; attribute SOFT_HLUTNM of \m_payload_i[25]_i_1\ : label is "soft_lutpair64"; attribute SOFT_HLUTNM of \m_payload_i[26]_i_1\ : label is "soft_lutpair64"; attribute SOFT_HLUTNM of \m_payload_i[27]_i_1\ : label is "soft_lutpair63"; attribute SOFT_HLUTNM of \m_payload_i[28]_i_1\ : label is "soft_lutpair63"; attribute SOFT_HLUTNM of \m_payload_i[29]_i_1\ : label is "soft_lutpair62"; attribute SOFT_HLUTNM of \m_payload_i[2]_i_1\ : label is "soft_lutpair76"; attribute SOFT_HLUTNM of \m_payload_i[30]_i_1\ : label is "soft_lutpair62"; attribute SOFT_HLUTNM of \m_payload_i[31]_i_2\ : label is "soft_lutpair61"; attribute SOFT_HLUTNM of \m_payload_i[32]_i_1\ : label is "soft_lutpair61"; attribute SOFT_HLUTNM of \m_payload_i[33]_i_1\ : label is "soft_lutpair60"; attribute SOFT_HLUTNM of \m_payload_i[34]_i_1\ : label is "soft_lutpair60"; attribute SOFT_HLUTNM of \m_payload_i[35]_i_1\ : label is "soft_lutpair59"; attribute SOFT_HLUTNM of \m_payload_i[36]_i_1\ : label is "soft_lutpair59"; attribute SOFT_HLUTNM of \m_payload_i[38]_i_1\ : label is "soft_lutpair58"; attribute SOFT_HLUTNM of \m_payload_i[39]_i_1\ : label is "soft_lutpair58"; attribute SOFT_HLUTNM of \m_payload_i[3]_i_1\ : label is "soft_lutpair75"; attribute SOFT_HLUTNM of \m_payload_i[44]_i_1\ : label is "soft_lutpair57"; attribute SOFT_HLUTNM of \m_payload_i[45]_i_1\ : label is "soft_lutpair57"; attribute SOFT_HLUTNM of \m_payload_i[46]_i_1__0\ : label is "soft_lutpair56"; attribute SOFT_HLUTNM of \m_payload_i[47]_i_1\ : label is "soft_lutpair56"; attribute SOFT_HLUTNM of \m_payload_i[4]_i_1\ : label is "soft_lutpair75"; attribute SOFT_HLUTNM of \m_payload_i[50]_i_1\ : label is "soft_lutpair55"; attribute SOFT_HLUTNM of \m_payload_i[51]_i_1\ : label is "soft_lutpair55"; attribute SOFT_HLUTNM of \m_payload_i[52]_i_1\ : label is "soft_lutpair54"; attribute SOFT_HLUTNM of \m_payload_i[53]_i_1\ : label is "soft_lutpair54"; attribute SOFT_HLUTNM of \m_payload_i[54]_i_1\ : label is "soft_lutpair53"; attribute SOFT_HLUTNM of \m_payload_i[55]_i_1\ : label is "soft_lutpair53"; attribute SOFT_HLUTNM of \m_payload_i[56]_i_1\ : label is "soft_lutpair52"; attribute SOFT_HLUTNM of \m_payload_i[57]_i_1\ : label is "soft_lutpair52"; attribute SOFT_HLUTNM of \m_payload_i[58]_i_1\ : label is "soft_lutpair51"; attribute SOFT_HLUTNM of \m_payload_i[59]_i_1\ : label is "soft_lutpair51"; attribute SOFT_HLUTNM of \m_payload_i[5]_i_1\ : label is "soft_lutpair74"; attribute SOFT_HLUTNM of \m_payload_i[60]_i_1\ : label is "soft_lutpair50"; attribute SOFT_HLUTNM of \m_payload_i[61]_i_1\ : label is "soft_lutpair50"; attribute SOFT_HLUTNM of \m_payload_i[6]_i_1\ : label is "soft_lutpair74"; attribute SOFT_HLUTNM of \m_payload_i[7]_i_1\ : label is "soft_lutpair73"; attribute SOFT_HLUTNM of \m_payload_i[8]_i_1\ : label is "soft_lutpair73"; attribute SOFT_HLUTNM of \m_payload_i[9]_i_1\ : label is "soft_lutpair72"; attribute SOFT_HLUTNM of \wrap_boundary_axaddr_r[3]_i_2\ : label is "soft_lutpair49"; attribute SOFT_HLUTNM of \wrap_boundary_axaddr_r[5]_i_1\ : label is "soft_lutpair49"; begin Q(54 downto 0) <= \^q\(54 downto 0); axaddr_offset(1 downto 0) <= \^axaddr_offset\(1 downto 0); \axaddr_offset_r_reg[0]\ <= \^axaddr_offset_r_reg[0]\; \axaddr_offset_r_reg[2]\ <= \^axaddr_offset_r_reg[2]\; \axlen_cnt_reg[3]\ <= \^axlen_cnt_reg[3]\; m_valid_i_reg_0 <= \^m_valid_i_reg_0\; s_axi_awready <= \^s_axi_awready\; s_ready_i_reg_0 <= \^s_ready_i_reg_0\; \wrap_cnt_r_reg[2]\ <= \^wrap_cnt_r_reg[2]\; \wrap_second_len_r_reg[3]\(2 downto 0) <= \^wrap_second_len_r_reg[3]\(2 downto 0); \aresetn_d[1]_inv_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"7" ) port map ( I0 => \aresetn_d_reg_n_0_[0]\, I1 => aresetn, O => \aresetn_d_reg[1]_inv\ ); \aresetn_d_reg[0]\: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => aresetn, Q => \aresetn_d_reg_n_0_[0]\, R => '0' ); \axaddr_incr[3]_i_4\: unisim.vcomponents.LUT3 generic map( INIT => X"2A" ) port map ( I0 => \^q\(2), I1 => \^q\(35), I2 => \^q\(36), O => \axaddr_incr[3]_i_4_n_0\ ); \axaddr_incr[3]_i_5\: unisim.vcomponents.LUT2 generic map( INIT => X"2" ) port map ( I0 => \^q\(1), I1 => \^q\(36), O => \axaddr_incr[3]_i_5_n_0\ ); \axaddr_incr[3]_i_6\: unisim.vcomponents.LUT3 generic map( INIT => X"02" ) port map ( I0 => \^q\(0), I1 => \^q\(35), I2 => \^q\(36), O => \axaddr_incr[3]_i_6_n_0\ ); \axaddr_incr_reg[11]_i_3\: unisim.vcomponents.CARRY4 port map ( CI => \axaddr_incr_reg[7]_i_2_n_0\, CO(3) => \NLW_axaddr_incr_reg[11]_i_3_CO_UNCONNECTED\(3), CO(2) => \axaddr_incr_reg[11]_i_3_n_1\, CO(1) => \axaddr_incr_reg[11]_i_3_n_2\, CO(0) => \axaddr_incr_reg[11]_i_3_n_3\, CYINIT => '0', DI(3 downto 0) => B"0000", O(3 downto 0) => axaddr_incr(11 downto 8), S(3 downto 0) => \^q\(11 downto 8) ); \axaddr_incr_reg[3]_i_2\: unisim.vcomponents.CARRY4 port map ( CI => '0', CO(3) => \axaddr_incr_reg[3]_i_2_n_0\, CO(2) => \axaddr_incr_reg[3]_i_2_n_1\, CO(1) => \axaddr_incr_reg[3]_i_2_n_2\, CO(0) => \axaddr_incr_reg[3]_i_2_n_3\, CYINIT => '0', DI(3) => \^q\(3), DI(2) => \axaddr_incr[3]_i_4_n_0\, DI(1) => \axaddr_incr[3]_i_5_n_0\, DI(0) => \axaddr_incr[3]_i_6_n_0\, O(3 downto 0) => axaddr_incr(3 downto 0), S(3 downto 0) => S(3 downto 0) ); \axaddr_incr_reg[7]_i_2\: unisim.vcomponents.CARRY4 port map ( CI => \axaddr_incr_reg[3]_i_2_n_0\, CO(3) => \axaddr_incr_reg[7]_i_2_n_0\, CO(2) => \axaddr_incr_reg[7]_i_2_n_1\, CO(1) => \axaddr_incr_reg[7]_i_2_n_2\, CO(0) => \axaddr_incr_reg[7]_i_2_n_3\, CYINIT => '0', DI(3 downto 0) => B"0000", O(3 downto 0) => axaddr_incr(7 downto 4), S(3 downto 0) => \^q\(7 downto 4) ); \axaddr_offset_r[0]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFF8FF00000800" ) port map ( I0 => \axaddr_offset_r[0]_i_2_n_0\, I1 => \^q\(39), I2 => \state_reg[1]\(1), I3 => \^m_valid_i_reg_0\, I4 => \state_reg[1]\(0), I5 => \axaddr_offset_r_reg[3]\(0), O => \^axaddr_offset_r_reg[0]\ ); \axaddr_offset_r[0]_i_2\: unisim.vcomponents.LUT6 generic map( INIT => X"AFA0CFCFAFA0C0C0" ) port map ( I0 => \^q\(3), I1 => \^q\(2), I2 => \^q\(36), I3 => \^q\(1), I4 => \^q\(35), I5 => \^q\(0), O => \axaddr_offset_r[0]_i_2_n_0\ ); \axaddr_offset_r[1]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFF8FF00000800" ) port map ( I0 => \axaddr_offset_r[1]_i_2_n_0\, I1 => \^q\(40), I2 => \state_reg[1]\(1), I3 => \^m_valid_i_reg_0\, I4 => \state_reg[1]\(0), I5 => \axaddr_offset_r_reg[3]\(1), O => \^axaddr_offset\(0) ); \axaddr_offset_r[1]_i_2\: unisim.vcomponents.LUT6 generic map( INIT => X"AFA0CFCFAFA0C0C0" ) port map ( I0 => \^q\(4), I1 => \^q\(3), I2 => \^q\(36), I3 => \^q\(2), I4 => \^q\(35), I5 => \^q\(1), O => \axaddr_offset_r[1]_i_2_n_0\ ); \axaddr_offset_r[2]_i_2\: unisim.vcomponents.LUT6 generic map( INIT => X"AFA0CFCFAFA0C0C0" ) port map ( I0 => \^q\(5), I1 => \^q\(4), I2 => \^q\(36), I3 => \^q\(3), I4 => \^q\(35), I5 => \^q\(2), O => \^axaddr_offset_r_reg[2]\ ); \axaddr_offset_r[3]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFF8FF00000800" ) port map ( I0 => \axaddr_offset_r[3]_i_2_n_0\, I1 => \^q\(42), I2 => \state_reg[1]\(1), I3 => \^m_valid_i_reg_0\, I4 => \state_reg[1]\(0), I5 => \axaddr_offset_r_reg[3]\(2), O => \^axaddr_offset\(1) ); \axaddr_offset_r[3]_i_2\: unisim.vcomponents.LUT6 generic map( INIT => X"AFA0CFCFAFA0C0C0" ) port map ( I0 => \^q\(6), I1 => \^q\(5), I2 => \^q\(36), I3 => \^q\(4), I4 => \^q\(35), I5 => \^q\(3), O => \axaddr_offset_r[3]_i_2_n_0\ ); \axlen_cnt[3]_i_3\: unisim.vcomponents.LUT4 generic map( INIT => X"0020" ) port map ( I0 => \^q\(42), I1 => \state_reg[1]\(0), I2 => \^m_valid_i_reg_0\, I3 => \state_reg[1]\(1), O => \^axlen_cnt_reg[3]\ ); \m_payload_i[0]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(0), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[0]\, O => skid_buffer(0) ); \m_payload_i[10]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(10), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[10]\, O => skid_buffer(10) ); \m_payload_i[11]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(11), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[11]\, O => skid_buffer(11) ); \m_payload_i[12]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(12), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[12]\, O => skid_buffer(12) ); \m_payload_i[13]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(13), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[13]\, O => skid_buffer(13) ); \m_payload_i[14]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(14), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[14]\, O => skid_buffer(14) ); \m_payload_i[15]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(15), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[15]\, O => skid_buffer(15) ); \m_payload_i[16]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(16), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[16]\, O => skid_buffer(16) ); \m_payload_i[17]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(17), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[17]\, O => skid_buffer(17) ); \m_payload_i[18]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(18), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[18]\, O => skid_buffer(18) ); \m_payload_i[19]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(19), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[19]\, O => skid_buffer(19) ); \m_payload_i[1]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(1), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[1]\, O => skid_buffer(1) ); \m_payload_i[20]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(20), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[20]\, O => skid_buffer(20) ); \m_payload_i[21]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(21), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[21]\, O => skid_buffer(21) ); \m_payload_i[22]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(22), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[22]\, O => skid_buffer(22) ); \m_payload_i[23]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(23), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[23]\, O => skid_buffer(23) ); \m_payload_i[24]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(24), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[24]\, O => skid_buffer(24) ); \m_payload_i[25]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(25), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[25]\, O => skid_buffer(25) ); \m_payload_i[26]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(26), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[26]\, O => skid_buffer(26) ); \m_payload_i[27]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(27), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[27]\, O => skid_buffer(27) ); \m_payload_i[28]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(28), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[28]\, O => skid_buffer(28) ); \m_payload_i[29]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(29), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[29]\, O => skid_buffer(29) ); \m_payload_i[2]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(2), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[2]\, O => skid_buffer(2) ); \m_payload_i[30]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(30), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[30]\, O => skid_buffer(30) ); \m_payload_i[31]_i_2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(31), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[31]\, O => skid_buffer(31) ); \m_payload_i[32]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awprot(0), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[32]\, O => skid_buffer(32) ); \m_payload_i[33]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awprot(1), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[33]\, O => skid_buffer(33) ); \m_payload_i[34]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awprot(2), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[34]\, O => skid_buffer(34) ); \m_payload_i[35]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awsize(0), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[35]\, O => skid_buffer(35) ); \m_payload_i[36]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awsize(1), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[36]\, O => skid_buffer(36) ); \m_payload_i[38]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awburst(0), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[38]\, O => skid_buffer(38) ); \m_payload_i[39]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awburst(1), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[39]\, O => skid_buffer(39) ); \m_payload_i[3]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(3), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[3]\, O => skid_buffer(3) ); \m_payload_i[44]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awlen(0), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[44]\, O => skid_buffer(44) ); \m_payload_i[45]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awlen(1), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[45]\, O => skid_buffer(45) ); \m_payload_i[46]_i_1__0\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awlen(2), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[46]\, O => skid_buffer(46) ); \m_payload_i[47]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awlen(3), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[47]\, O => skid_buffer(47) ); \m_payload_i[4]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(4), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[4]\, O => skid_buffer(4) ); \m_payload_i[50]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awid(0), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[50]\, O => skid_buffer(50) ); \m_payload_i[51]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awid(1), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[51]\, O => skid_buffer(51) ); \m_payload_i[52]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awid(2), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[52]\, O => skid_buffer(52) ); \m_payload_i[53]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awid(3), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[53]\, O => skid_buffer(53) ); \m_payload_i[54]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awid(4), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[54]\, O => skid_buffer(54) ); \m_payload_i[55]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awid(5), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[55]\, O => skid_buffer(55) ); \m_payload_i[56]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awid(6), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[56]\, O => skid_buffer(56) ); \m_payload_i[57]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awid(7), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[57]\, O => skid_buffer(57) ); \m_payload_i[58]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awid(8), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[58]\, O => skid_buffer(58) ); \m_payload_i[59]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awid(9), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[59]\, O => skid_buffer(59) ); \m_payload_i[5]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(5), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[5]\, O => skid_buffer(5) ); \m_payload_i[60]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awid(10), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[60]\, O => skid_buffer(60) ); \m_payload_i[61]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awid(11), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[61]\, O => skid_buffer(61) ); \m_payload_i[6]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(6), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[6]\, O => skid_buffer(6) ); \m_payload_i[7]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(7), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[7]\, O => skid_buffer(7) ); \m_payload_i[8]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(8), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[8]\, O => skid_buffer(8) ); \m_payload_i[9]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axi_awaddr(9), I1 => \^s_axi_awready\, I2 => \skid_buffer_reg_n_0_[9]\, O => skid_buffer(9) ); \m_payload_i_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(0), Q => \^q\(0), R => '0' ); \m_payload_i_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(10), Q => \^q\(10), R => '0' ); \m_payload_i_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(11), Q => \^q\(11), R => '0' ); \m_payload_i_reg[12]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(12), Q => \^q\(12), R => '0' ); \m_payload_i_reg[13]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(13), Q => \^q\(13), R => '0' ); \m_payload_i_reg[14]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(14), Q => \^q\(14), R => '0' ); \m_payload_i_reg[15]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(15), Q => \^q\(15), R => '0' ); \m_payload_i_reg[16]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(16), Q => \^q\(16), R => '0' ); \m_payload_i_reg[17]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(17), Q => \^q\(17), R => '0' ); \m_payload_i_reg[18]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(18), Q => \^q\(18), R => '0' ); \m_payload_i_reg[19]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(19), Q => \^q\(19), R => '0' ); \m_payload_i_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(1), Q => \^q\(1), R => '0' ); \m_payload_i_reg[20]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(20), Q => \^q\(20), R => '0' ); \m_payload_i_reg[21]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(21), Q => \^q\(21), R => '0' ); \m_payload_i_reg[22]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(22), Q => \^q\(22), R => '0' ); \m_payload_i_reg[23]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(23), Q => \^q\(23), R => '0' ); \m_payload_i_reg[24]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(24), Q => \^q\(24), R => '0' ); \m_payload_i_reg[25]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(25), Q => \^q\(25), R => '0' ); \m_payload_i_reg[26]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(26), Q => \^q\(26), R => '0' ); \m_payload_i_reg[27]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(27), Q => \^q\(27), R => '0' ); \m_payload_i_reg[28]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(28), Q => \^q\(28), R => '0' ); \m_payload_i_reg[29]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(29), Q => \^q\(29), R => '0' ); \m_payload_i_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(2), Q => \^q\(2), R => '0' ); \m_payload_i_reg[30]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(30), Q => \^q\(30), R => '0' ); \m_payload_i_reg[31]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(31), Q => \^q\(31), R => '0' ); \m_payload_i_reg[32]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(32), Q => \^q\(32), R => '0' ); \m_payload_i_reg[33]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(33), Q => \^q\(33), R => '0' ); \m_payload_i_reg[34]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(34), Q => \^q\(34), R => '0' ); \m_payload_i_reg[35]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(35), Q => \^q\(35), R => '0' ); \m_payload_i_reg[36]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(36), Q => \^q\(36), R => '0' ); \m_payload_i_reg[38]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(38), Q => \^q\(37), R => '0' ); \m_payload_i_reg[39]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(39), Q => \^q\(38), R => '0' ); \m_payload_i_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(3), Q => \^q\(3), R => '0' ); \m_payload_i_reg[44]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(44), Q => \^q\(39), R => '0' ); \m_payload_i_reg[45]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(45), Q => \^q\(40), R => '0' ); \m_payload_i_reg[46]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(46), Q => \^q\(41), R => '0' ); \m_payload_i_reg[47]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(47), Q => \^q\(42), R => '0' ); \m_payload_i_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(4), Q => \^q\(4), R => '0' ); \m_payload_i_reg[50]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(50), Q => \^q\(43), R => '0' ); \m_payload_i_reg[51]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(51), Q => \^q\(44), R => '0' ); \m_payload_i_reg[52]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(52), Q => \^q\(45), R => '0' ); \m_payload_i_reg[53]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(53), Q => \^q\(46), R => '0' ); \m_payload_i_reg[54]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(54), Q => \^q\(47), R => '0' ); \m_payload_i_reg[55]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(55), Q => \^q\(48), R => '0' ); \m_payload_i_reg[56]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(56), Q => \^q\(49), R => '0' ); \m_payload_i_reg[57]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(57), Q => \^q\(50), R => '0' ); \m_payload_i_reg[58]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(58), Q => \^q\(51), R => '0' ); \m_payload_i_reg[59]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(59), Q => \^q\(52), R => '0' ); \m_payload_i_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(5), Q => \^q\(5), R => '0' ); \m_payload_i_reg[60]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(60), Q => \^q\(53), R => '0' ); \m_payload_i_reg[61]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(61), Q => \^q\(54), R => '0' ); \m_payload_i_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(6), Q => \^q\(6), R => '0' ); \m_payload_i_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(7), Q => \^q\(7), R => '0' ); \m_payload_i_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(8), Q => \^q\(8), R => '0' ); \m_payload_i_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => E(0), D => skid_buffer(9), Q => \^q\(9), R => '0' ); m_valid_i_i_1: unisim.vcomponents.LUT4 generic map( INIT => X"F4FF" ) port map ( I0 => b_push, I1 => \^m_valid_i_reg_0\, I2 => s_axi_awvalid, I3 => \^s_axi_awready\, O => m_valid_i0 ); m_valid_i_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => m_valid_i0, Q => \^m_valid_i_reg_0\, R => \aresetn_d_reg[1]_inv_0\ ); next_pending_r_i_4: unisim.vcomponents.LUT5 generic map( INIT => X"AAAAAAA8" ) port map ( I0 => \state_reg[1]_rep\, I1 => \^q\(42), I2 => \^q\(40), I3 => \^q\(39), I4 => \^q\(41), O => next_pending_r_reg ); \s_ready_i_i_1__1\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => \aresetn_d_reg_n_0_[0]\, O => \^s_ready_i_reg_0\ ); s_ready_i_i_2: unisim.vcomponents.LUT4 generic map( INIT => X"F4FF" ) port map ( I0 => s_axi_awvalid, I1 => \^s_axi_awready\, I2 => b_push, I3 => \^m_valid_i_reg_0\, O => s_ready_i0 ); s_ready_i_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => s_ready_i0, Q => \^s_axi_awready\, R => \^s_ready_i_reg_0\ ); \skid_buffer_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(0), Q => \skid_buffer_reg_n_0_[0]\, R => '0' ); \skid_buffer_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(10), Q => \skid_buffer_reg_n_0_[10]\, R => '0' ); \skid_buffer_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(11), Q => \skid_buffer_reg_n_0_[11]\, R => '0' ); \skid_buffer_reg[12]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(12), Q => \skid_buffer_reg_n_0_[12]\, R => '0' ); \skid_buffer_reg[13]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(13), Q => \skid_buffer_reg_n_0_[13]\, R => '0' ); \skid_buffer_reg[14]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(14), Q => \skid_buffer_reg_n_0_[14]\, R => '0' ); \skid_buffer_reg[15]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(15), Q => \skid_buffer_reg_n_0_[15]\, R => '0' ); \skid_buffer_reg[16]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(16), Q => \skid_buffer_reg_n_0_[16]\, R => '0' ); \skid_buffer_reg[17]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(17), Q => \skid_buffer_reg_n_0_[17]\, R => '0' ); \skid_buffer_reg[18]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(18), Q => \skid_buffer_reg_n_0_[18]\, R => '0' ); \skid_buffer_reg[19]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(19), Q => \skid_buffer_reg_n_0_[19]\, R => '0' ); \skid_buffer_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(1), Q => \skid_buffer_reg_n_0_[1]\, R => '0' ); \skid_buffer_reg[20]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(20), Q => \skid_buffer_reg_n_0_[20]\, R => '0' ); \skid_buffer_reg[21]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(21), Q => \skid_buffer_reg_n_0_[21]\, R => '0' ); \skid_buffer_reg[22]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(22), Q => \skid_buffer_reg_n_0_[22]\, R => '0' ); \skid_buffer_reg[23]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(23), Q => \skid_buffer_reg_n_0_[23]\, R => '0' ); \skid_buffer_reg[24]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(24), Q => \skid_buffer_reg_n_0_[24]\, R => '0' ); \skid_buffer_reg[25]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(25), Q => \skid_buffer_reg_n_0_[25]\, R => '0' ); \skid_buffer_reg[26]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(26), Q => \skid_buffer_reg_n_0_[26]\, R => '0' ); \skid_buffer_reg[27]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(27), Q => \skid_buffer_reg_n_0_[27]\, R => '0' ); \skid_buffer_reg[28]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(28), Q => \skid_buffer_reg_n_0_[28]\, R => '0' ); \skid_buffer_reg[29]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(29), Q => \skid_buffer_reg_n_0_[29]\, R => '0' ); \skid_buffer_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(2), Q => \skid_buffer_reg_n_0_[2]\, R => '0' ); \skid_buffer_reg[30]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(30), Q => \skid_buffer_reg_n_0_[30]\, R => '0' ); \skid_buffer_reg[31]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(31), Q => \skid_buffer_reg_n_0_[31]\, R => '0' ); \skid_buffer_reg[32]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awprot(0), Q => \skid_buffer_reg_n_0_[32]\, R => '0' ); \skid_buffer_reg[33]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awprot(1), Q => \skid_buffer_reg_n_0_[33]\, R => '0' ); \skid_buffer_reg[34]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awprot(2), Q => \skid_buffer_reg_n_0_[34]\, R => '0' ); \skid_buffer_reg[35]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awsize(0), Q => \skid_buffer_reg_n_0_[35]\, R => '0' ); \skid_buffer_reg[36]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awsize(1), Q => \skid_buffer_reg_n_0_[36]\, R => '0' ); \skid_buffer_reg[38]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awburst(0), Q => \skid_buffer_reg_n_0_[38]\, R => '0' ); \skid_buffer_reg[39]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awburst(1), Q => \skid_buffer_reg_n_0_[39]\, R => '0' ); \skid_buffer_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(3), Q => \skid_buffer_reg_n_0_[3]\, R => '0' ); \skid_buffer_reg[44]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awlen(0), Q => \skid_buffer_reg_n_0_[44]\, R => '0' ); \skid_buffer_reg[45]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awlen(1), Q => \skid_buffer_reg_n_0_[45]\, R => '0' ); \skid_buffer_reg[46]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awlen(2), Q => \skid_buffer_reg_n_0_[46]\, R => '0' ); \skid_buffer_reg[47]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awlen(3), Q => \skid_buffer_reg_n_0_[47]\, R => '0' ); \skid_buffer_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(4), Q => \skid_buffer_reg_n_0_[4]\, R => '0' ); \skid_buffer_reg[50]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awid(0), Q => \skid_buffer_reg_n_0_[50]\, R => '0' ); \skid_buffer_reg[51]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awid(1), Q => \skid_buffer_reg_n_0_[51]\, R => '0' ); \skid_buffer_reg[52]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awid(2), Q => \skid_buffer_reg_n_0_[52]\, R => '0' ); \skid_buffer_reg[53]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awid(3), Q => \skid_buffer_reg_n_0_[53]\, R => '0' ); \skid_buffer_reg[54]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awid(4), Q => \skid_buffer_reg_n_0_[54]\, R => '0' ); \skid_buffer_reg[55]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awid(5), Q => \skid_buffer_reg_n_0_[55]\, R => '0' ); \skid_buffer_reg[56]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awid(6), Q => \skid_buffer_reg_n_0_[56]\, R => '0' ); \skid_buffer_reg[57]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awid(7), Q => \skid_buffer_reg_n_0_[57]\, R => '0' ); \skid_buffer_reg[58]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awid(8), Q => \skid_buffer_reg_n_0_[58]\, R => '0' ); \skid_buffer_reg[59]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awid(9), Q => \skid_buffer_reg_n_0_[59]\, R => '0' ); \skid_buffer_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(5), Q => \skid_buffer_reg_n_0_[5]\, R => '0' ); \skid_buffer_reg[60]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awid(10), Q => \skid_buffer_reg_n_0_[60]\, R => '0' ); \skid_buffer_reg[61]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awid(11), Q => \skid_buffer_reg_n_0_[61]\, R => '0' ); \skid_buffer_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(6), Q => \skid_buffer_reg_n_0_[6]\, R => '0' ); \skid_buffer_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(7), Q => \skid_buffer_reg_n_0_[7]\, R => '0' ); \skid_buffer_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(8), Q => \skid_buffer_reg_n_0_[8]\, R => '0' ); \skid_buffer_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^s_axi_awready\, D => s_axi_awaddr(9), Q => \skid_buffer_reg_n_0_[9]\, R => '0' ); \wrap_boundary_axaddr_r[0]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"AA8A" ) port map ( I0 => \^q\(0), I1 => \^q\(35), I2 => \^q\(39), I3 => \^q\(36), O => \wrap_boundary_axaddr_r_reg[6]\(0) ); \wrap_boundary_axaddr_r[1]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"8A888AAA" ) port map ( I0 => \^q\(1), I1 => \^q\(36), I2 => \^q\(39), I3 => \^q\(35), I4 => \^q\(40), O => \wrap_boundary_axaddr_r_reg[6]\(1) ); \wrap_boundary_axaddr_r[2]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"FF0F553300000000" ) port map ( I0 => \^q\(40), I1 => \^q\(41), I2 => \^q\(39), I3 => \^q\(35), I4 => \^q\(36), I5 => \^q\(2), O => \wrap_boundary_axaddr_r_reg[6]\(2) ); \wrap_boundary_axaddr_r[3]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"020202A2A2A202A2" ) port map ( I0 => \^q\(3), I1 => \wrap_boundary_axaddr_r[3]_i_2_n_0\, I2 => \^q\(36), I3 => \^q\(40), I4 => \^q\(35), I5 => \^q\(39), O => \wrap_boundary_axaddr_r_reg[6]\(3) ); \wrap_boundary_axaddr_r[3]_i_2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \^q\(41), I1 => \^q\(35), I2 => \^q\(42), O => \wrap_boundary_axaddr_r[3]_i_2_n_0\ ); \wrap_boundary_axaddr_r[4]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"503F5F3F00000000" ) port map ( I0 => \^q\(40), I1 => \^q\(41), I2 => \^q\(36), I3 => \^q\(35), I4 => \^q\(42), I5 => \^q\(4), O => \wrap_boundary_axaddr_r_reg[6]\(4) ); \wrap_boundary_axaddr_r[5]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"2A222AAA" ) port map ( I0 => \^q\(5), I1 => \^q\(36), I2 => \^q\(41), I3 => \^q\(35), I4 => \^q\(42), O => \wrap_boundary_axaddr_r_reg[6]\(5) ); \wrap_boundary_axaddr_r[6]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"2AAA" ) port map ( I0 => \^q\(6), I1 => \^q\(42), I2 => \^q\(35), I3 => \^q\(36), O => \wrap_boundary_axaddr_r_reg[6]\(6) ); \wrap_cnt_r[2]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"AAA6AA56AAAAAAAA" ) port map ( I0 => \^wrap_second_len_r_reg[3]\(1), I1 => \wrap_second_len_r_reg[3]_0\(0), I2 => \state_reg[1]_rep\, I3 => \^wrap_cnt_r_reg[2]\, I4 => \^axaddr_offset_r_reg[0]\, I5 => \^wrap_second_len_r_reg[3]\(0), O => D(0) ); \wrap_cnt_r[3]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"6A" ) port map ( I0 => \^wrap_second_len_r_reg[3]\(2), I1 => \wrap_second_len_r_reg[1]\, I2 => \^wrap_second_len_r_reg[3]\(1), O => D(1) ); \wrap_cnt_r[3]_i_3\: unisim.vcomponents.LUT6 generic map( INIT => X"FFFFFFFFEAEAFFEA" ) port map ( I0 => \axaddr_offset_r_reg[3]_0\, I1 => \^axlen_cnt_reg[3]\, I2 => \axaddr_offset_r[3]_i_2_n_0\, I3 => \^axaddr_offset_r_reg[2]\, I4 => \wrap_cnt_r[3]_i_5_n_0\, I5 => \axaddr_offset_r_reg[2]_1\, O => \wrap_cnt_r_reg[3]\ ); \wrap_cnt_r[3]_i_5\: unisim.vcomponents.LUT4 generic map( INIT => X"FFDF" ) port map ( I0 => \^q\(41), I1 => \state_reg[0]_rep\, I2 => \^m_valid_i_reg_0\, I3 => \state_reg[1]_rep_0\, O => \wrap_cnt_r[3]_i_5_n_0\ ); \wrap_second_len_r[0]_i_2\: unisim.vcomponents.LUT6 generic map( INIT => X"0001000000010001" ) port map ( I0 => \^axaddr_offset_r_reg[0]\, I1 => \^axaddr_offset\(0), I2 => \axaddr_offset_r_reg[2]_0\(0), I3 => \wrap_second_len_r[3]_i_2_n_0\, I4 => \state_reg[1]_rep\, I5 => \axaddr_offset_r_reg[3]\(2), O => \^wrap_cnt_r_reg[2]\ ); \wrap_second_len_r[1]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"F00EFFFFF00E0000" ) port map ( I0 => \^axaddr_offset\(1), I1 => \axaddr_offset_r_reg[2]_0\(0), I2 => \^axaddr_offset_r_reg[0]\, I3 => \^axaddr_offset\(0), I4 => \state_reg[1]_rep\, I5 => \wrap_second_len_r_reg[3]_0\(1), O => \^wrap_second_len_r_reg[3]\(0) ); \wrap_second_len_r[2]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"CCC2FFFFCCC20000" ) port map ( I0 => \^axaddr_offset\(1), I1 => \axaddr_offset_r_reg[2]_0\(0), I2 => \^axaddr_offset\(0), I3 => \^axaddr_offset_r_reg[0]\, I4 => \state_reg[1]_rep\, I5 => \wrap_second_len_r_reg[3]_0\(2), O => \^wrap_second_len_r_reg[3]\(1) ); \wrap_second_len_r[3]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"FE00FFFFFE00FE00" ) port map ( I0 => \^axaddr_offset_r_reg[0]\, I1 => \^axaddr_offset\(0), I2 => \axaddr_offset_r_reg[2]_0\(0), I3 => \wrap_second_len_r[3]_i_2_n_0\, I4 => \state_reg[1]_rep\, I5 => \wrap_second_len_r_reg[3]_0\(3), O => \^wrap_second_len_r_reg[3]\(2) ); \wrap_second_len_r[3]_i_2\: unisim.vcomponents.LUT6 generic map( INIT => X"A8A8A8080808A808" ) port map ( I0 => \^axlen_cnt_reg[3]\, I1 => \wrap_second_len_r[3]_i_3_n_0\, I2 => \^q\(36), I3 => \^q\(5), I4 => \^q\(35), I5 => \^q\(6), O => \wrap_second_len_r[3]_i_2_n_0\ ); \wrap_second_len_r[3]_i_3\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \^q\(4), I1 => \^q\(35), I2 => \^q\(3), O => \wrap_second_len_r[3]_i_3_n_0\ ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity \zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized1\ is port ( s_axi_bvalid : out STD_LOGIC; \skid_buffer_reg[0]_0\ : out STD_LOGIC; \s_axi_bid[11]\ : out STD_LOGIC_VECTOR ( 13 downto 0 ); \aresetn_d_reg[1]_inv\ : in STD_LOGIC; aclk : in STD_LOGIC; \aresetn_d_reg[0]\ : in STD_LOGIC; si_rs_bvalid : in STD_LOGIC; s_axi_bready : in STD_LOGIC; \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 ); \s_bresp_acc_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 ) ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of \zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized1\ : entity is "axi_register_slice_v2_1_17_axic_register_slice"; end \zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized1\; architecture STRUCTURE of \zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized1\ is signal \m_payload_i[0]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[10]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[11]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[12]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[13]_i_2_n_0\ : STD_LOGIC; signal \m_payload_i[1]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[2]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[3]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[4]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[5]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[6]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[7]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[8]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[9]_i_1__1_n_0\ : STD_LOGIC; signal m_valid_i0 : STD_LOGIC; signal p_1_in : STD_LOGIC; signal \^s_axi_bvalid\ : STD_LOGIC; signal s_ready_i0 : STD_LOGIC; signal \^skid_buffer_reg[0]_0\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[0]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[10]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[11]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[12]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[13]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[1]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[2]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[3]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[4]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[5]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[6]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[7]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[8]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[9]\ : STD_LOGIC; attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \m_payload_i[0]_i_1__1\ : label is "soft_lutpair83"; attribute SOFT_HLUTNM of \m_payload_i[10]_i_1__1\ : label is "soft_lutpair78"; attribute SOFT_HLUTNM of \m_payload_i[11]_i_1__1\ : label is "soft_lutpair77"; attribute SOFT_HLUTNM of \m_payload_i[12]_i_1__1\ : label is "soft_lutpair78"; attribute SOFT_HLUTNM of \m_payload_i[13]_i_2\ : label is "soft_lutpair77"; attribute SOFT_HLUTNM of \m_payload_i[1]_i_1__1\ : label is "soft_lutpair83"; attribute SOFT_HLUTNM of \m_payload_i[2]_i_1__1\ : label is "soft_lutpair82"; attribute SOFT_HLUTNM of \m_payload_i[3]_i_1__1\ : label is "soft_lutpair82"; attribute SOFT_HLUTNM of \m_payload_i[4]_i_1__1\ : label is "soft_lutpair81"; attribute SOFT_HLUTNM of \m_payload_i[5]_i_1__1\ : label is "soft_lutpair81"; attribute SOFT_HLUTNM of \m_payload_i[6]_i_1__1\ : label is "soft_lutpair80"; attribute SOFT_HLUTNM of \m_payload_i[7]_i_1__1\ : label is "soft_lutpair80"; attribute SOFT_HLUTNM of \m_payload_i[8]_i_1__1\ : label is "soft_lutpair79"; attribute SOFT_HLUTNM of \m_payload_i[9]_i_1__1\ : label is "soft_lutpair79"; begin s_axi_bvalid <= \^s_axi_bvalid\; \skid_buffer_reg[0]_0\ <= \^skid_buffer_reg[0]_0\; \m_payload_i[0]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \s_bresp_acc_reg[1]\(0), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[0]\, O => \m_payload_i[0]_i_1__1_n_0\ ); \m_payload_i[10]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \out\(8), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[10]\, O => \m_payload_i[10]_i_1__1_n_0\ ); \m_payload_i[11]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \out\(9), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[11]\, O => \m_payload_i[11]_i_1__1_n_0\ ); \m_payload_i[12]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \out\(10), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[12]\, O => \m_payload_i[12]_i_1__1_n_0\ ); \m_payload_i[13]_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"B" ) port map ( I0 => s_axi_bready, I1 => \^s_axi_bvalid\, O => p_1_in ); \m_payload_i[13]_i_2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \out\(11), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[13]\, O => \m_payload_i[13]_i_2_n_0\ ); \m_payload_i[1]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \s_bresp_acc_reg[1]\(1), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[1]\, O => \m_payload_i[1]_i_1__1_n_0\ ); \m_payload_i[2]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \out\(0), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[2]\, O => \m_payload_i[2]_i_1__1_n_0\ ); \m_payload_i[3]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \out\(1), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[3]\, O => \m_payload_i[3]_i_1__1_n_0\ ); \m_payload_i[4]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \out\(2), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[4]\, O => \m_payload_i[4]_i_1__1_n_0\ ); \m_payload_i[5]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \out\(3), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[5]\, O => \m_payload_i[5]_i_1__1_n_0\ ); \m_payload_i[6]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \out\(4), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[6]\, O => \m_payload_i[6]_i_1__1_n_0\ ); \m_payload_i[7]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \out\(5), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[7]\, O => \m_payload_i[7]_i_1__1_n_0\ ); \m_payload_i[8]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \out\(6), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[8]\, O => \m_payload_i[8]_i_1__1_n_0\ ); \m_payload_i[9]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \out\(7), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[9]\, O => \m_payload_i[9]_i_1__1_n_0\ ); \m_payload_i_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[0]_i_1__1_n_0\, Q => \s_axi_bid[11]\(0), R => '0' ); \m_payload_i_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[10]_i_1__1_n_0\, Q => \s_axi_bid[11]\(10), R => '0' ); \m_payload_i_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[11]_i_1__1_n_0\, Q => \s_axi_bid[11]\(11), R => '0' ); \m_payload_i_reg[12]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[12]_i_1__1_n_0\, Q => \s_axi_bid[11]\(12), R => '0' ); \m_payload_i_reg[13]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[13]_i_2_n_0\, Q => \s_axi_bid[11]\(13), R => '0' ); \m_payload_i_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[1]_i_1__1_n_0\, Q => \s_axi_bid[11]\(1), R => '0' ); \m_payload_i_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[2]_i_1__1_n_0\, Q => \s_axi_bid[11]\(2), R => '0' ); \m_payload_i_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[3]_i_1__1_n_0\, Q => \s_axi_bid[11]\(3), R => '0' ); \m_payload_i_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[4]_i_1__1_n_0\, Q => \s_axi_bid[11]\(4), R => '0' ); \m_payload_i_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[5]_i_1__1_n_0\, Q => \s_axi_bid[11]\(5), R => '0' ); \m_payload_i_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[6]_i_1__1_n_0\, Q => \s_axi_bid[11]\(6), R => '0' ); \m_payload_i_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[7]_i_1__1_n_0\, Q => \s_axi_bid[11]\(7), R => '0' ); \m_payload_i_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[8]_i_1__1_n_0\, Q => \s_axi_bid[11]\(8), R => '0' ); \m_payload_i_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[9]_i_1__1_n_0\, Q => \s_axi_bid[11]\(9), R => '0' ); \m_valid_i_i_1__0\: unisim.vcomponents.LUT4 generic map( INIT => X"F4FF" ) port map ( I0 => s_axi_bready, I1 => \^s_axi_bvalid\, I2 => si_rs_bvalid, I3 => \^skid_buffer_reg[0]_0\, O => m_valid_i0 ); m_valid_i_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => m_valid_i0, Q => \^s_axi_bvalid\, R => \aresetn_d_reg[1]_inv\ ); s_ready_i_i_1: unisim.vcomponents.LUT4 generic map( INIT => X"F4FF" ) port map ( I0 => si_rs_bvalid, I1 => \^skid_buffer_reg[0]_0\, I2 => s_axi_bready, I3 => \^s_axi_bvalid\, O => s_ready_i0 ); s_ready_i_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => s_ready_i0, Q => \^skid_buffer_reg[0]_0\, R => \aresetn_d_reg[0]\ ); \skid_buffer_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \s_bresp_acc_reg[1]\(0), Q => \skid_buffer_reg_n_0_[0]\, R => '0' ); \skid_buffer_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \out\(8), Q => \skid_buffer_reg_n_0_[10]\, R => '0' ); \skid_buffer_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \out\(9), Q => \skid_buffer_reg_n_0_[11]\, R => '0' ); \skid_buffer_reg[12]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \out\(10), Q => \skid_buffer_reg_n_0_[12]\, R => '0' ); \skid_buffer_reg[13]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \out\(11), Q => \skid_buffer_reg_n_0_[13]\, R => '0' ); \skid_buffer_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \s_bresp_acc_reg[1]\(1), Q => \skid_buffer_reg_n_0_[1]\, R => '0' ); \skid_buffer_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \out\(0), Q => \skid_buffer_reg_n_0_[2]\, R => '0' ); \skid_buffer_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \out\(1), Q => \skid_buffer_reg_n_0_[3]\, R => '0' ); \skid_buffer_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \out\(2), Q => \skid_buffer_reg_n_0_[4]\, R => '0' ); \skid_buffer_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \out\(3), Q => \skid_buffer_reg_n_0_[5]\, R => '0' ); \skid_buffer_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \out\(4), Q => \skid_buffer_reg_n_0_[6]\, R => '0' ); \skid_buffer_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \out\(5), Q => \skid_buffer_reg_n_0_[7]\, R => '0' ); \skid_buffer_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \out\(6), Q => \skid_buffer_reg_n_0_[8]\, R => '0' ); \skid_buffer_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \out\(7), Q => \skid_buffer_reg_n_0_[9]\, R => '0' ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity \zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized2\ is port ( s_axi_rvalid : out STD_LOGIC; \skid_buffer_reg[0]_0\ : out STD_LOGIC; \cnt_read_reg[2]_rep__0\ : out STD_LOGIC; \s_axi_rid[11]\ : out STD_LOGIC_VECTOR ( 46 downto 0 ); \aresetn_d_reg[1]_inv\ : in STD_LOGIC; aclk : in STD_LOGIC; \aresetn_d_reg[0]\ : in STD_LOGIC; \cnt_read_reg[4]_rep__0\ : in STD_LOGIC; s_axi_rready : in STD_LOGIC; r_push_r_reg : in STD_LOGIC_VECTOR ( 12 downto 0 ); \cnt_read_reg[4]\ : in STD_LOGIC_VECTOR ( 33 downto 0 ) ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of \zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized2\ : entity is "axi_register_slice_v2_1_17_axic_register_slice"; end \zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized2\; architecture STRUCTURE of \zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized2\ is signal \m_payload_i[0]_i_1__2_n_0\ : STD_LOGIC; signal \m_payload_i[10]_i_1__2_n_0\ : STD_LOGIC; signal \m_payload_i[11]_i_1__2_n_0\ : STD_LOGIC; signal \m_payload_i[12]_i_1__2_n_0\ : STD_LOGIC; signal \m_payload_i[13]_i_1__2_n_0\ : STD_LOGIC; signal \m_payload_i[14]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[15]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[16]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[17]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[18]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[19]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[1]_i_1__2_n_0\ : STD_LOGIC; signal \m_payload_i[20]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[21]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[22]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[23]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[24]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[25]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[26]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[27]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[28]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[29]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[2]_i_1__2_n_0\ : STD_LOGIC; signal \m_payload_i[30]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[31]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[32]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[33]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[34]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[35]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[36]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[37]_i_1_n_0\ : STD_LOGIC; signal \m_payload_i[38]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[39]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[3]_i_1__2_n_0\ : STD_LOGIC; signal \m_payload_i[40]_i_1_n_0\ : STD_LOGIC; signal \m_payload_i[41]_i_1_n_0\ : STD_LOGIC; signal \m_payload_i[42]_i_1_n_0\ : STD_LOGIC; signal \m_payload_i[43]_i_1_n_0\ : STD_LOGIC; signal \m_payload_i[44]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[45]_i_1__1_n_0\ : STD_LOGIC; signal \m_payload_i[46]_i_2_n_0\ : STD_LOGIC; signal \m_payload_i[4]_i_1__2_n_0\ : STD_LOGIC; signal \m_payload_i[5]_i_1__2_n_0\ : STD_LOGIC; signal \m_payload_i[6]_i_1__2_n_0\ : STD_LOGIC; signal \m_payload_i[7]_i_1__2_n_0\ : STD_LOGIC; signal \m_payload_i[8]_i_1__2_n_0\ : STD_LOGIC; signal \m_payload_i[9]_i_1__2_n_0\ : STD_LOGIC; signal \m_valid_i_i_1__2_n_0\ : STD_LOGIC; signal p_1_in : STD_LOGIC; signal \^s_axi_rvalid\ : STD_LOGIC; signal \s_ready_i_i_1__2_n_0\ : STD_LOGIC; signal \^skid_buffer_reg[0]_0\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[0]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[10]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[11]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[12]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[13]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[14]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[15]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[16]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[17]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[18]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[19]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[1]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[20]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[21]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[22]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[23]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[24]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[25]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[26]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[27]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[28]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[29]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[2]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[30]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[31]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[32]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[33]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[34]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[35]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[36]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[37]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[38]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[39]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[3]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[40]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[41]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[42]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[43]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[44]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[45]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[46]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[4]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[5]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[6]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[7]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[8]\ : STD_LOGIC; signal \skid_buffer_reg_n_0_[9]\ : STD_LOGIC; attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \cnt_read[4]_i_4\ : label is "soft_lutpair84"; attribute SOFT_HLUTNM of \m_payload_i[10]_i_1__2\ : label is "soft_lutpair103"; attribute SOFT_HLUTNM of \m_payload_i[11]_i_1__2\ : label is "soft_lutpair102"; attribute SOFT_HLUTNM of \m_payload_i[12]_i_1__2\ : label is "soft_lutpair102"; attribute SOFT_HLUTNM of \m_payload_i[13]_i_1__2\ : label is "soft_lutpair101"; attribute SOFT_HLUTNM of \m_payload_i[14]_i_1__1\ : label is "soft_lutpair101"; attribute SOFT_HLUTNM of \m_payload_i[15]_i_1__1\ : label is "soft_lutpair100"; attribute SOFT_HLUTNM of \m_payload_i[16]_i_1__1\ : label is "soft_lutpair100"; attribute SOFT_HLUTNM of \m_payload_i[17]_i_1__1\ : label is "soft_lutpair99"; attribute SOFT_HLUTNM of \m_payload_i[18]_i_1__1\ : label is "soft_lutpair99"; attribute SOFT_HLUTNM of \m_payload_i[19]_i_1__1\ : label is "soft_lutpair98"; attribute SOFT_HLUTNM of \m_payload_i[1]_i_1__2\ : label is "soft_lutpair107"; attribute SOFT_HLUTNM of \m_payload_i[20]_i_1__1\ : label is "soft_lutpair98"; attribute SOFT_HLUTNM of \m_payload_i[21]_i_1__1\ : label is "soft_lutpair97"; attribute SOFT_HLUTNM of \m_payload_i[22]_i_1__1\ : label is "soft_lutpair97"; attribute SOFT_HLUTNM of \m_payload_i[23]_i_1__1\ : label is "soft_lutpair96"; attribute SOFT_HLUTNM of \m_payload_i[24]_i_1__1\ : label is "soft_lutpair96"; attribute SOFT_HLUTNM of \m_payload_i[25]_i_1__1\ : label is "soft_lutpair95"; attribute SOFT_HLUTNM of \m_payload_i[26]_i_1__1\ : label is "soft_lutpair95"; attribute SOFT_HLUTNM of \m_payload_i[27]_i_1__1\ : label is "soft_lutpair94"; attribute SOFT_HLUTNM of \m_payload_i[28]_i_1__1\ : label is "soft_lutpair94"; attribute SOFT_HLUTNM of \m_payload_i[29]_i_1__1\ : label is "soft_lutpair93"; attribute SOFT_HLUTNM of \m_payload_i[2]_i_1__2\ : label is "soft_lutpair107"; attribute SOFT_HLUTNM of \m_payload_i[30]_i_1__1\ : label is "soft_lutpair93"; attribute SOFT_HLUTNM of \m_payload_i[31]_i_1__1\ : label is "soft_lutpair92"; attribute SOFT_HLUTNM of \m_payload_i[32]_i_1__1\ : label is "soft_lutpair92"; attribute SOFT_HLUTNM of \m_payload_i[33]_i_1__1\ : label is "soft_lutpair91"; attribute SOFT_HLUTNM of \m_payload_i[34]_i_1__1\ : label is "soft_lutpair91"; attribute SOFT_HLUTNM of \m_payload_i[35]_i_1__1\ : label is "soft_lutpair90"; attribute SOFT_HLUTNM of \m_payload_i[36]_i_1__1\ : label is "soft_lutpair90"; attribute SOFT_HLUTNM of \m_payload_i[37]_i_1\ : label is "soft_lutpair89"; attribute SOFT_HLUTNM of \m_payload_i[38]_i_1__1\ : label is "soft_lutpair89"; attribute SOFT_HLUTNM of \m_payload_i[39]_i_1__1\ : label is "soft_lutpair88"; attribute SOFT_HLUTNM of \m_payload_i[3]_i_1__2\ : label is "soft_lutpair106"; attribute SOFT_HLUTNM of \m_payload_i[40]_i_1\ : label is "soft_lutpair88"; attribute SOFT_HLUTNM of \m_payload_i[41]_i_1\ : label is "soft_lutpair87"; attribute SOFT_HLUTNM of \m_payload_i[42]_i_1\ : label is "soft_lutpair87"; attribute SOFT_HLUTNM of \m_payload_i[43]_i_1\ : label is "soft_lutpair86"; attribute SOFT_HLUTNM of \m_payload_i[44]_i_1__1\ : label is "soft_lutpair85"; attribute SOFT_HLUTNM of \m_payload_i[45]_i_1__1\ : label is "soft_lutpair86"; attribute SOFT_HLUTNM of \m_payload_i[46]_i_2\ : label is "soft_lutpair85"; attribute SOFT_HLUTNM of \m_payload_i[4]_i_1__2\ : label is "soft_lutpair106"; attribute SOFT_HLUTNM of \m_payload_i[5]_i_1__2\ : label is "soft_lutpair105"; attribute SOFT_HLUTNM of \m_payload_i[6]_i_1__2\ : label is "soft_lutpair105"; attribute SOFT_HLUTNM of \m_payload_i[7]_i_1__2\ : label is "soft_lutpair104"; attribute SOFT_HLUTNM of \m_payload_i[8]_i_1__2\ : label is "soft_lutpair104"; attribute SOFT_HLUTNM of \m_payload_i[9]_i_1__2\ : label is "soft_lutpair103"; attribute SOFT_HLUTNM of \s_ready_i_i_1__2\ : label is "soft_lutpair84"; begin s_axi_rvalid <= \^s_axi_rvalid\; \skid_buffer_reg[0]_0\ <= \^skid_buffer_reg[0]_0\; \cnt_read[4]_i_4\: unisim.vcomponents.LUT2 generic map( INIT => X"2" ) port map ( I0 => \^skid_buffer_reg[0]_0\, I1 => \cnt_read_reg[4]_rep__0\, O => \cnt_read_reg[2]_rep__0\ ); \m_payload_i[0]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(0), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[0]\, O => \m_payload_i[0]_i_1__2_n_0\ ); \m_payload_i[10]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(10), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[10]\, O => \m_payload_i[10]_i_1__2_n_0\ ); \m_payload_i[11]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(11), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[11]\, O => \m_payload_i[11]_i_1__2_n_0\ ); \m_payload_i[12]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(12), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[12]\, O => \m_payload_i[12]_i_1__2_n_0\ ); \m_payload_i[13]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(13), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[13]\, O => \m_payload_i[13]_i_1__2_n_0\ ); \m_payload_i[14]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(14), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[14]\, O => \m_payload_i[14]_i_1__1_n_0\ ); \m_payload_i[15]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(15), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[15]\, O => \m_payload_i[15]_i_1__1_n_0\ ); \m_payload_i[16]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(16), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[16]\, O => \m_payload_i[16]_i_1__1_n_0\ ); \m_payload_i[17]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(17), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[17]\, O => \m_payload_i[17]_i_1__1_n_0\ ); \m_payload_i[18]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(18), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[18]\, O => \m_payload_i[18]_i_1__1_n_0\ ); \m_payload_i[19]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(19), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[19]\, O => \m_payload_i[19]_i_1__1_n_0\ ); \m_payload_i[1]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(1), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[1]\, O => \m_payload_i[1]_i_1__2_n_0\ ); \m_payload_i[20]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(20), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[20]\, O => \m_payload_i[20]_i_1__1_n_0\ ); \m_payload_i[21]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(21), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[21]\, O => \m_payload_i[21]_i_1__1_n_0\ ); \m_payload_i[22]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(22), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[22]\, O => \m_payload_i[22]_i_1__1_n_0\ ); \m_payload_i[23]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(23), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[23]\, O => \m_payload_i[23]_i_1__1_n_0\ ); \m_payload_i[24]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(24), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[24]\, O => \m_payload_i[24]_i_1__1_n_0\ ); \m_payload_i[25]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(25), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[25]\, O => \m_payload_i[25]_i_1__1_n_0\ ); \m_payload_i[26]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(26), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[26]\, O => \m_payload_i[26]_i_1__1_n_0\ ); \m_payload_i[27]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(27), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[27]\, O => \m_payload_i[27]_i_1__1_n_0\ ); \m_payload_i[28]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(28), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[28]\, O => \m_payload_i[28]_i_1__1_n_0\ ); \m_payload_i[29]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(29), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[29]\, O => \m_payload_i[29]_i_1__1_n_0\ ); \m_payload_i[2]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(2), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[2]\, O => \m_payload_i[2]_i_1__2_n_0\ ); \m_payload_i[30]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(30), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[30]\, O => \m_payload_i[30]_i_1__1_n_0\ ); \m_payload_i[31]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(31), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[31]\, O => \m_payload_i[31]_i_1__1_n_0\ ); \m_payload_i[32]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(32), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[32]\, O => \m_payload_i[32]_i_1__1_n_0\ ); \m_payload_i[33]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(33), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[33]\, O => \m_payload_i[33]_i_1__1_n_0\ ); \m_payload_i[34]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => r_push_r_reg(0), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[34]\, O => \m_payload_i[34]_i_1__1_n_0\ ); \m_payload_i[35]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => r_push_r_reg(1), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[35]\, O => \m_payload_i[35]_i_1__1_n_0\ ); \m_payload_i[36]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => r_push_r_reg(2), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[36]\, O => \m_payload_i[36]_i_1__1_n_0\ ); \m_payload_i[37]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => r_push_r_reg(3), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[37]\, O => \m_payload_i[37]_i_1_n_0\ ); \m_payload_i[38]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => r_push_r_reg(4), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[38]\, O => \m_payload_i[38]_i_1__1_n_0\ ); \m_payload_i[39]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => r_push_r_reg(5), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[39]\, O => \m_payload_i[39]_i_1__1_n_0\ ); \m_payload_i[3]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(3), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[3]\, O => \m_payload_i[3]_i_1__2_n_0\ ); \m_payload_i[40]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => r_push_r_reg(6), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[40]\, O => \m_payload_i[40]_i_1_n_0\ ); \m_payload_i[41]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => r_push_r_reg(7), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[41]\, O => \m_payload_i[41]_i_1_n_0\ ); \m_payload_i[42]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => r_push_r_reg(8), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[42]\, O => \m_payload_i[42]_i_1_n_0\ ); \m_payload_i[43]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => r_push_r_reg(9), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[43]\, O => \m_payload_i[43]_i_1_n_0\ ); \m_payload_i[44]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => r_push_r_reg(10), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[44]\, O => \m_payload_i[44]_i_1__1_n_0\ ); \m_payload_i[45]_i_1__1\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => r_push_r_reg(11), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[45]\, O => \m_payload_i[45]_i_1__1_n_0\ ); \m_payload_i[46]_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"B" ) port map ( I0 => s_axi_rready, I1 => \^s_axi_rvalid\, O => p_1_in ); \m_payload_i[46]_i_2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => r_push_r_reg(12), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[46]\, O => \m_payload_i[46]_i_2_n_0\ ); \m_payload_i[4]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(4), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[4]\, O => \m_payload_i[4]_i_1__2_n_0\ ); \m_payload_i[5]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(5), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[5]\, O => \m_payload_i[5]_i_1__2_n_0\ ); \m_payload_i[6]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(6), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[6]\, O => \m_payload_i[6]_i_1__2_n_0\ ); \m_payload_i[7]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(7), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[7]\, O => \m_payload_i[7]_i_1__2_n_0\ ); \m_payload_i[8]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(8), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[8]\, O => \m_payload_i[8]_i_1__2_n_0\ ); \m_payload_i[9]_i_1__2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => \cnt_read_reg[4]\(9), I1 => \^skid_buffer_reg[0]_0\, I2 => \skid_buffer_reg_n_0_[9]\, O => \m_payload_i[9]_i_1__2_n_0\ ); \m_payload_i_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[0]_i_1__2_n_0\, Q => \s_axi_rid[11]\(0), R => '0' ); \m_payload_i_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[10]_i_1__2_n_0\, Q => \s_axi_rid[11]\(10), R => '0' ); \m_payload_i_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[11]_i_1__2_n_0\, Q => \s_axi_rid[11]\(11), R => '0' ); \m_payload_i_reg[12]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[12]_i_1__2_n_0\, Q => \s_axi_rid[11]\(12), R => '0' ); \m_payload_i_reg[13]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[13]_i_1__2_n_0\, Q => \s_axi_rid[11]\(13), R => '0' ); \m_payload_i_reg[14]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[14]_i_1__1_n_0\, Q => \s_axi_rid[11]\(14), R => '0' ); \m_payload_i_reg[15]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[15]_i_1__1_n_0\, Q => \s_axi_rid[11]\(15), R => '0' ); \m_payload_i_reg[16]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[16]_i_1__1_n_0\, Q => \s_axi_rid[11]\(16), R => '0' ); \m_payload_i_reg[17]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[17]_i_1__1_n_0\, Q => \s_axi_rid[11]\(17), R => '0' ); \m_payload_i_reg[18]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[18]_i_1__1_n_0\, Q => \s_axi_rid[11]\(18), R => '0' ); \m_payload_i_reg[19]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[19]_i_1__1_n_0\, Q => \s_axi_rid[11]\(19), R => '0' ); \m_payload_i_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[1]_i_1__2_n_0\, Q => \s_axi_rid[11]\(1), R => '0' ); \m_payload_i_reg[20]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[20]_i_1__1_n_0\, Q => \s_axi_rid[11]\(20), R => '0' ); \m_payload_i_reg[21]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[21]_i_1__1_n_0\, Q => \s_axi_rid[11]\(21), R => '0' ); \m_payload_i_reg[22]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[22]_i_1__1_n_0\, Q => \s_axi_rid[11]\(22), R => '0' ); \m_payload_i_reg[23]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[23]_i_1__1_n_0\, Q => \s_axi_rid[11]\(23), R => '0' ); \m_payload_i_reg[24]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[24]_i_1__1_n_0\, Q => \s_axi_rid[11]\(24), R => '0' ); \m_payload_i_reg[25]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[25]_i_1__1_n_0\, Q => \s_axi_rid[11]\(25), R => '0' ); \m_payload_i_reg[26]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[26]_i_1__1_n_0\, Q => \s_axi_rid[11]\(26), R => '0' ); \m_payload_i_reg[27]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[27]_i_1__1_n_0\, Q => \s_axi_rid[11]\(27), R => '0' ); \m_payload_i_reg[28]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[28]_i_1__1_n_0\, Q => \s_axi_rid[11]\(28), R => '0' ); \m_payload_i_reg[29]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[29]_i_1__1_n_0\, Q => \s_axi_rid[11]\(29), R => '0' ); \m_payload_i_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[2]_i_1__2_n_0\, Q => \s_axi_rid[11]\(2), R => '0' ); \m_payload_i_reg[30]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[30]_i_1__1_n_0\, Q => \s_axi_rid[11]\(30), R => '0' ); \m_payload_i_reg[31]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[31]_i_1__1_n_0\, Q => \s_axi_rid[11]\(31), R => '0' ); \m_payload_i_reg[32]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[32]_i_1__1_n_0\, Q => \s_axi_rid[11]\(32), R => '0' ); \m_payload_i_reg[33]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[33]_i_1__1_n_0\, Q => \s_axi_rid[11]\(33), R => '0' ); \m_payload_i_reg[34]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[34]_i_1__1_n_0\, Q => \s_axi_rid[11]\(34), R => '0' ); \m_payload_i_reg[35]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[35]_i_1__1_n_0\, Q => \s_axi_rid[11]\(35), R => '0' ); \m_payload_i_reg[36]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[36]_i_1__1_n_0\, Q => \s_axi_rid[11]\(36), R => '0' ); \m_payload_i_reg[37]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[37]_i_1_n_0\, Q => \s_axi_rid[11]\(37), R => '0' ); \m_payload_i_reg[38]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[38]_i_1__1_n_0\, Q => \s_axi_rid[11]\(38), R => '0' ); \m_payload_i_reg[39]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[39]_i_1__1_n_0\, Q => \s_axi_rid[11]\(39), R => '0' ); \m_payload_i_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[3]_i_1__2_n_0\, Q => \s_axi_rid[11]\(3), R => '0' ); \m_payload_i_reg[40]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[40]_i_1_n_0\, Q => \s_axi_rid[11]\(40), R => '0' ); \m_payload_i_reg[41]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[41]_i_1_n_0\, Q => \s_axi_rid[11]\(41), R => '0' ); \m_payload_i_reg[42]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[42]_i_1_n_0\, Q => \s_axi_rid[11]\(42), R => '0' ); \m_payload_i_reg[43]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[43]_i_1_n_0\, Q => \s_axi_rid[11]\(43), R => '0' ); \m_payload_i_reg[44]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[44]_i_1__1_n_0\, Q => \s_axi_rid[11]\(44), R => '0' ); \m_payload_i_reg[45]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[45]_i_1__1_n_0\, Q => \s_axi_rid[11]\(45), R => '0' ); \m_payload_i_reg[46]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[46]_i_2_n_0\, Q => \s_axi_rid[11]\(46), R => '0' ); \m_payload_i_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[4]_i_1__2_n_0\, Q => \s_axi_rid[11]\(4), R => '0' ); \m_payload_i_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[5]_i_1__2_n_0\, Q => \s_axi_rid[11]\(5), R => '0' ); \m_payload_i_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[6]_i_1__2_n_0\, Q => \s_axi_rid[11]\(6), R => '0' ); \m_payload_i_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[7]_i_1__2_n_0\, Q => \s_axi_rid[11]\(7), R => '0' ); \m_payload_i_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[8]_i_1__2_n_0\, Q => \s_axi_rid[11]\(8), R => '0' ); \m_payload_i_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => p_1_in, D => \m_payload_i[9]_i_1__2_n_0\, Q => \s_axi_rid[11]\(9), R => '0' ); \m_valid_i_i_1__2\: unisim.vcomponents.LUT4 generic map( INIT => X"4FFF" ) port map ( I0 => s_axi_rready, I1 => \^s_axi_rvalid\, I2 => \cnt_read_reg[4]_rep__0\, I3 => \^skid_buffer_reg[0]_0\, O => \m_valid_i_i_1__2_n_0\ ); m_valid_i_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => \m_valid_i_i_1__2_n_0\, Q => \^s_axi_rvalid\, R => \aresetn_d_reg[1]_inv\ ); \s_ready_i_i_1__2\: unisim.vcomponents.LUT4 generic map( INIT => X"F8FF" ) port map ( I0 => \cnt_read_reg[4]_rep__0\, I1 => \^skid_buffer_reg[0]_0\, I2 => s_axi_rready, I3 => \^s_axi_rvalid\, O => \s_ready_i_i_1__2_n_0\ ); s_ready_i_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => \s_ready_i_i_1__2_n_0\, Q => \^skid_buffer_reg[0]_0\, R => \aresetn_d_reg[0]\ ); \skid_buffer_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(0), Q => \skid_buffer_reg_n_0_[0]\, R => '0' ); \skid_buffer_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(10), Q => \skid_buffer_reg_n_0_[10]\, R => '0' ); \skid_buffer_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(11), Q => \skid_buffer_reg_n_0_[11]\, R => '0' ); \skid_buffer_reg[12]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(12), Q => \skid_buffer_reg_n_0_[12]\, R => '0' ); \skid_buffer_reg[13]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(13), Q => \skid_buffer_reg_n_0_[13]\, R => '0' ); \skid_buffer_reg[14]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(14), Q => \skid_buffer_reg_n_0_[14]\, R => '0' ); \skid_buffer_reg[15]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(15), Q => \skid_buffer_reg_n_0_[15]\, R => '0' ); \skid_buffer_reg[16]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(16), Q => \skid_buffer_reg_n_0_[16]\, R => '0' ); \skid_buffer_reg[17]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(17), Q => \skid_buffer_reg_n_0_[17]\, R => '0' ); \skid_buffer_reg[18]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(18), Q => \skid_buffer_reg_n_0_[18]\, R => '0' ); \skid_buffer_reg[19]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(19), Q => \skid_buffer_reg_n_0_[19]\, R => '0' ); \skid_buffer_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(1), Q => \skid_buffer_reg_n_0_[1]\, R => '0' ); \skid_buffer_reg[20]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(20), Q => \skid_buffer_reg_n_0_[20]\, R => '0' ); \skid_buffer_reg[21]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(21), Q => \skid_buffer_reg_n_0_[21]\, R => '0' ); \skid_buffer_reg[22]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(22), Q => \skid_buffer_reg_n_0_[22]\, R => '0' ); \skid_buffer_reg[23]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(23), Q => \skid_buffer_reg_n_0_[23]\, R => '0' ); \skid_buffer_reg[24]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(24), Q => \skid_buffer_reg_n_0_[24]\, R => '0' ); \skid_buffer_reg[25]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(25), Q => \skid_buffer_reg_n_0_[25]\, R => '0' ); \skid_buffer_reg[26]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(26), Q => \skid_buffer_reg_n_0_[26]\, R => '0' ); \skid_buffer_reg[27]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(27), Q => \skid_buffer_reg_n_0_[27]\, R => '0' ); \skid_buffer_reg[28]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(28), Q => \skid_buffer_reg_n_0_[28]\, R => '0' ); \skid_buffer_reg[29]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(29), Q => \skid_buffer_reg_n_0_[29]\, R => '0' ); \skid_buffer_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(2), Q => \skid_buffer_reg_n_0_[2]\, R => '0' ); \skid_buffer_reg[30]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(30), Q => \skid_buffer_reg_n_0_[30]\, R => '0' ); \skid_buffer_reg[31]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(31), Q => \skid_buffer_reg_n_0_[31]\, R => '0' ); \skid_buffer_reg[32]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(32), Q => \skid_buffer_reg_n_0_[32]\, R => '0' ); \skid_buffer_reg[33]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(33), Q => \skid_buffer_reg_n_0_[33]\, R => '0' ); \skid_buffer_reg[34]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => r_push_r_reg(0), Q => \skid_buffer_reg_n_0_[34]\, R => '0' ); \skid_buffer_reg[35]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => r_push_r_reg(1), Q => \skid_buffer_reg_n_0_[35]\, R => '0' ); \skid_buffer_reg[36]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => r_push_r_reg(2), Q => \skid_buffer_reg_n_0_[36]\, R => '0' ); \skid_buffer_reg[37]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => r_push_r_reg(3), Q => \skid_buffer_reg_n_0_[37]\, R => '0' ); \skid_buffer_reg[38]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => r_push_r_reg(4), Q => \skid_buffer_reg_n_0_[38]\, R => '0' ); \skid_buffer_reg[39]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => r_push_r_reg(5), Q => \skid_buffer_reg_n_0_[39]\, R => '0' ); \skid_buffer_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(3), Q => \skid_buffer_reg_n_0_[3]\, R => '0' ); \skid_buffer_reg[40]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => r_push_r_reg(6), Q => \skid_buffer_reg_n_0_[40]\, R => '0' ); \skid_buffer_reg[41]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => r_push_r_reg(7), Q => \skid_buffer_reg_n_0_[41]\, R => '0' ); \skid_buffer_reg[42]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => r_push_r_reg(8), Q => \skid_buffer_reg_n_0_[42]\, R => '0' ); \skid_buffer_reg[43]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => r_push_r_reg(9), Q => \skid_buffer_reg_n_0_[43]\, R => '0' ); \skid_buffer_reg[44]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => r_push_r_reg(10), Q => \skid_buffer_reg_n_0_[44]\, R => '0' ); \skid_buffer_reg[45]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => r_push_r_reg(11), Q => \skid_buffer_reg_n_0_[45]\, R => '0' ); \skid_buffer_reg[46]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => r_push_r_reg(12), Q => \skid_buffer_reg_n_0_[46]\, R => '0' ); \skid_buffer_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(4), Q => \skid_buffer_reg_n_0_[4]\, R => '0' ); \skid_buffer_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(5), Q => \skid_buffer_reg_n_0_[5]\, R => '0' ); \skid_buffer_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(6), Q => \skid_buffer_reg_n_0_[6]\, R => '0' ); \skid_buffer_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(7), Q => \skid_buffer_reg_n_0_[7]\, R => '0' ); \skid_buffer_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(8), Q => \skid_buffer_reg_n_0_[8]\, R => '0' ); \skid_buffer_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => \^skid_buffer_reg[0]_0\, D => \cnt_read_reg[4]\(9), Q => \skid_buffer_reg_n_0_[9]\, R => '0' ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_b_channel is port ( si_rs_bvalid : out STD_LOGIC; \cnt_read_reg[0]_rep__0\ : out STD_LOGIC; \cnt_read_reg[1]_rep__0\ : out STD_LOGIC; m_axi_bready : out STD_LOGIC; \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 ); \skid_buffer_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 ); areset_d1 : in STD_LOGIC; aclk : in STD_LOGIC; b_push : in STD_LOGIC; si_rs_bready : in STD_LOGIC; m_axi_bvalid : in STD_LOGIC; \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 ); m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 ) ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_b_channel : entity is "axi_protocol_converter_v2_1_17_b2s_b_channel"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_b_channel; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_b_channel is signal bid_fifo_0_n_3 : STD_LOGIC; signal bid_fifo_0_n_5 : STD_LOGIC; signal \bresp_cnt[7]_i_6_n_0\ : STD_LOGIC; signal \bresp_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 ); signal bresp_push : STD_LOGIC; signal cnt_read : STD_LOGIC_VECTOR ( 1 downto 0 ); signal mhandshake : STD_LOGIC; signal mhandshake_r : STD_LOGIC; signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 ); signal s_bresp_acc0 : STD_LOGIC; signal \s_bresp_acc[0]_i_1_n_0\ : STD_LOGIC; signal \s_bresp_acc[1]_i_1_n_0\ : STD_LOGIC; signal \s_bresp_acc_reg_n_0_[0]\ : STD_LOGIC; signal \s_bresp_acc_reg_n_0_[1]\ : STD_LOGIC; signal shandshake : STD_LOGIC; signal shandshake_r : STD_LOGIC; signal \^si_rs_bvalid\ : STD_LOGIC; attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of \bresp_cnt[1]_i_1\ : label is "soft_lutpair125"; attribute SOFT_HLUTNM of \bresp_cnt[2]_i_1\ : label is "soft_lutpair125"; attribute SOFT_HLUTNM of \bresp_cnt[3]_i_1\ : label is "soft_lutpair123"; attribute SOFT_HLUTNM of \bresp_cnt[4]_i_1\ : label is "soft_lutpair123"; attribute SOFT_HLUTNM of \bresp_cnt[6]_i_1\ : label is "soft_lutpair124"; attribute SOFT_HLUTNM of \bresp_cnt[7]_i_2\ : label is "soft_lutpair124"; begin si_rs_bvalid <= \^si_rs_bvalid\; bid_fifo_0: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo port map ( D(0) => bid_fifo_0_n_3, Q(1 downto 0) => cnt_read(1 downto 0), SR(0) => s_bresp_acc0, aclk => aclk, areset_d1 => areset_d1, b_push => b_push, \bresp_cnt_reg[7]\(7 downto 0) => \bresp_cnt_reg__0\(7 downto 0), bresp_push => bresp_push, bvalid_i_reg => bid_fifo_0_n_5, bvalid_i_reg_0 => \^si_rs_bvalid\, \cnt_read_reg[0]_rep__0_0\ => \cnt_read_reg[0]_rep__0\, \cnt_read_reg[1]_rep__0_0\ => \cnt_read_reg[1]_rep__0\, \in\(15 downto 0) => \in\(15 downto 0), mhandshake_r => mhandshake_r, \out\(11 downto 0) => \out\(11 downto 0), shandshake_r => shandshake_r, si_rs_bready => si_rs_bready ); \bresp_cnt[0]_i_1\: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => \bresp_cnt_reg__0\(0), O => p_0_in(0) ); \bresp_cnt[1]_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => \bresp_cnt_reg__0\(1), I1 => \bresp_cnt_reg__0\(0), O => p_0_in(1) ); \bresp_cnt[2]_i_1\: unisim.vcomponents.LUT3 generic map( INIT => X"6A" ) port map ( I0 => \bresp_cnt_reg__0\(2), I1 => \bresp_cnt_reg__0\(0), I2 => \bresp_cnt_reg__0\(1), O => p_0_in(2) ); \bresp_cnt[3]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"6AAA" ) port map ( I0 => \bresp_cnt_reg__0\(3), I1 => \bresp_cnt_reg__0\(1), I2 => \bresp_cnt_reg__0\(0), I3 => \bresp_cnt_reg__0\(2), O => p_0_in(3) ); \bresp_cnt[4]_i_1\: unisim.vcomponents.LUT5 generic map( INIT => X"6AAAAAAA" ) port map ( I0 => \bresp_cnt_reg__0\(4), I1 => \bresp_cnt_reg__0\(2), I2 => \bresp_cnt_reg__0\(0), I3 => \bresp_cnt_reg__0\(1), I4 => \bresp_cnt_reg__0\(3), O => p_0_in(4) ); \bresp_cnt[5]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"6AAAAAAAAAAAAAAA" ) port map ( I0 => \bresp_cnt_reg__0\(5), I1 => \bresp_cnt_reg__0\(3), I2 => \bresp_cnt_reg__0\(1), I3 => \bresp_cnt_reg__0\(0), I4 => \bresp_cnt_reg__0\(2), I5 => \bresp_cnt_reg__0\(4), O => p_0_in(5) ); \bresp_cnt[6]_i_1\: unisim.vcomponents.LUT2 generic map( INIT => X"6" ) port map ( I0 => \bresp_cnt_reg__0\(6), I1 => \bresp_cnt[7]_i_6_n_0\, O => p_0_in(6) ); \bresp_cnt[7]_i_2\: unisim.vcomponents.LUT3 generic map( INIT => X"6A" ) port map ( I0 => \bresp_cnt_reg__0\(7), I1 => \bresp_cnt[7]_i_6_n_0\, I2 => \bresp_cnt_reg__0\(6), O => p_0_in(7) ); \bresp_cnt[7]_i_6\: unisim.vcomponents.LUT6 generic map( INIT => X"8000000000000000" ) port map ( I0 => \bresp_cnt_reg__0\(5), I1 => \bresp_cnt_reg__0\(3), I2 => \bresp_cnt_reg__0\(1), I3 => \bresp_cnt_reg__0\(0), I4 => \bresp_cnt_reg__0\(2), I5 => \bresp_cnt_reg__0\(4), O => \bresp_cnt[7]_i_6_n_0\ ); \bresp_cnt_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => mhandshake_r, D => p_0_in(0), Q => \bresp_cnt_reg__0\(0), R => s_bresp_acc0 ); \bresp_cnt_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => mhandshake_r, D => p_0_in(1), Q => \bresp_cnt_reg__0\(1), R => s_bresp_acc0 ); \bresp_cnt_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => mhandshake_r, D => p_0_in(2), Q => \bresp_cnt_reg__0\(2), R => s_bresp_acc0 ); \bresp_cnt_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => mhandshake_r, D => p_0_in(3), Q => \bresp_cnt_reg__0\(3), R => s_bresp_acc0 ); \bresp_cnt_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => mhandshake_r, D => p_0_in(4), Q => \bresp_cnt_reg__0\(4), R => s_bresp_acc0 ); \bresp_cnt_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => mhandshake_r, D => p_0_in(5), Q => \bresp_cnt_reg__0\(5), R => s_bresp_acc0 ); \bresp_cnt_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => mhandshake_r, D => p_0_in(6), Q => \bresp_cnt_reg__0\(6), R => s_bresp_acc0 ); \bresp_cnt_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => mhandshake_r, D => p_0_in(7), Q => \bresp_cnt_reg__0\(7), R => s_bresp_acc0 ); bresp_fifo_0: entity work.\zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0\ port map ( D(0) => bid_fifo_0_n_3, Q(1 downto 0) => cnt_read(1 downto 0), aclk => aclk, areset_d1 => areset_d1, \in\(1) => \s_bresp_acc_reg_n_0_[1]\, \in\(0) => \s_bresp_acc_reg_n_0_[0]\, m_axi_bready => m_axi_bready, m_axi_bvalid => m_axi_bvalid, mhandshake => mhandshake, mhandshake_r => mhandshake_r, sel => bresp_push, shandshake_r => shandshake_r, \skid_buffer_reg[1]\(1 downto 0) => \skid_buffer_reg[1]\(1 downto 0) ); bvalid_i_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => bid_fifo_0_n_5, Q => \^si_rs_bvalid\, R => '0' ); mhandshake_r_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => mhandshake, Q => mhandshake_r, R => areset_d1 ); \s_bresp_acc[0]_i_1\: unisim.vcomponents.LUT6 generic map( INIT => X"00000000EACEAAAA" ) port map ( I0 => \s_bresp_acc_reg_n_0_[0]\, I1 => m_axi_bresp(0), I2 => m_axi_bresp(1), I3 => \s_bresp_acc_reg_n_0_[1]\, I4 => mhandshake, I5 => s_bresp_acc0, O => \s_bresp_acc[0]_i_1_n_0\ ); \s_bresp_acc[1]_i_1\: unisim.vcomponents.LUT4 generic map( INIT => X"00EC" ) port map ( I0 => m_axi_bresp(1), I1 => \s_bresp_acc_reg_n_0_[1]\, I2 => mhandshake, I3 => s_bresp_acc0, O => \s_bresp_acc[1]_i_1_n_0\ ); \s_bresp_acc_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \s_bresp_acc[0]_i_1_n_0\, Q => \s_bresp_acc_reg_n_0_[0]\, R => '0' ); \s_bresp_acc_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \s_bresp_acc[1]_i_1_n_0\, Q => \s_bresp_acc_reg_n_0_[1]\, R => '0' ); shandshake_r_i_1: unisim.vcomponents.LUT2 generic map( INIT => X"8" ) port map ( I0 => \^si_rs_bvalid\, I1 => si_rs_bready, O => shandshake ); shandshake_r_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => shandshake, Q => shandshake_r, R => areset_d1 ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator is port ( next_pending_r_reg : out STD_LOGIC; wrap_next_pending : out STD_LOGIC; sel_first_reg_0 : out STD_LOGIC; sel_first_0 : out STD_LOGIC; sel_first : out STD_LOGIC; Q : out STD_LOGIC_VECTOR ( 0 to 0 ); \axlen_cnt_reg[2]\ : out STD_LOGIC; \wrap_cnt_r_reg[3]\ : out STD_LOGIC; \wrap_second_len_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 ); \state_reg[1]_rep\ : out STD_LOGIC; m_axi_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 ); \axaddr_offset_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 ); S : out STD_LOGIC_VECTOR ( 3 downto 0 ); incr_next_pending : in STD_LOGIC; aclk : in STD_LOGIC; sel_first_i : in STD_LOGIC; \m_payload_i_reg[39]\ : in STD_LOGIC; \m_payload_i_reg[39]_0\ : in STD_LOGIC; sel_first_reg_1 : in STD_LOGIC; sel_first_reg_2 : in STD_LOGIC; E : in STD_LOGIC_VECTOR ( 0 to 0 ); \m_payload_i_reg[47]\ : in STD_LOGIC_VECTOR ( 19 downto 0 ); \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 ); si_rs_awvalid : in STD_LOGIC; \axaddr_offset_r_reg[3]_0\ : in STD_LOGIC; D : in STD_LOGIC_VECTOR ( 3 downto 0 ); \m_payload_i_reg[47]_0\ : in STD_LOGIC; \m_payload_i_reg[47]_1\ : in STD_LOGIC; \next\ : in STD_LOGIC; axaddr_incr : in STD_LOGIC_VECTOR ( 11 downto 0 ); \wrap_second_len_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 ); \axaddr_offset_r_reg[3]_1\ : in STD_LOGIC; \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 ); \state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 ); \state_reg[0]_rep\ : in STD_LOGIC; \wrap_second_len_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); \m_payload_i_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 ) ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator : entity is "axi_protocol_converter_v2_1_17_b2s_cmd_translator"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator is signal incr_cmd_0_n_10 : STD_LOGIC; signal incr_cmd_0_n_11 : STD_LOGIC; signal incr_cmd_0_n_12 : STD_LOGIC; signal incr_cmd_0_n_13 : STD_LOGIC; signal incr_cmd_0_n_14 : STD_LOGIC; signal incr_cmd_0_n_15 : STD_LOGIC; signal incr_cmd_0_n_16 : STD_LOGIC; signal incr_cmd_0_n_4 : STD_LOGIC; signal incr_cmd_0_n_5 : STD_LOGIC; signal incr_cmd_0_n_6 : STD_LOGIC; signal incr_cmd_0_n_7 : STD_LOGIC; signal incr_cmd_0_n_8 : STD_LOGIC; signal incr_cmd_0_n_9 : STD_LOGIC; signal s_axburst_eq0 : STD_LOGIC; signal s_axburst_eq1 : STD_LOGIC; begin incr_cmd_0: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd port map ( E(0) => E(0), Q(0) => Q(0), S(3 downto 0) => S(3 downto 0), aclk => aclk, axaddr_incr(11 downto 0) => axaddr_incr(11 downto 0), \axaddr_incr_reg[0]_0\ => sel_first_0, \axaddr_incr_reg[11]_0\(10) => incr_cmd_0_n_4, \axaddr_incr_reg[11]_0\(9) => incr_cmd_0_n_5, \axaddr_incr_reg[11]_0\(8) => incr_cmd_0_n_6, \axaddr_incr_reg[11]_0\(7) => incr_cmd_0_n_7, \axaddr_incr_reg[11]_0\(6) => incr_cmd_0_n_8, \axaddr_incr_reg[11]_0\(5) => incr_cmd_0_n_9, \axaddr_incr_reg[11]_0\(4) => incr_cmd_0_n_10, \axaddr_incr_reg[11]_0\(3) => incr_cmd_0_n_11, \axaddr_incr_reg[11]_0\(2) => incr_cmd_0_n_12, \axaddr_incr_reg[11]_0\(1) => incr_cmd_0_n_13, \axaddr_incr_reg[11]_0\(0) => incr_cmd_0_n_14, \axlen_cnt_reg[2]_0\ => \axlen_cnt_reg[2]\, incr_next_pending => incr_next_pending, \m_axi_awaddr[11]\ => incr_cmd_0_n_15, \m_axi_awaddr[5]\ => incr_cmd_0_n_16, \m_payload_i_reg[46]\(9 downto 8) => \m_payload_i_reg[47]\(18 downto 17), \m_payload_i_reg[46]\(7 downto 5) => \m_payload_i_reg[47]\(14 downto 12), \m_payload_i_reg[46]\(4) => \m_payload_i_reg[47]\(5), \m_payload_i_reg[46]\(3 downto 0) => \m_payload_i_reg[47]\(3 downto 0), \m_payload_i_reg[47]\ => \m_payload_i_reg[47]_0\, \next\ => \next\, next_pending_r_reg_0 => next_pending_r_reg, sel_first_reg_0 => sel_first_reg_1, \state_reg[0]\(0) => \state_reg[0]\(0), \state_reg[0]_rep\ => \state_reg[0]_rep\, \state_reg[1]\(0) => \state_reg[1]_0\(0) ); \memory_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axburst_eq1, I1 => \m_payload_i_reg[47]\(15), I2 => s_axburst_eq0, O => \state_reg[1]_rep\ ); s_axburst_eq0_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \m_payload_i_reg[39]\, Q => s_axburst_eq0, R => '0' ); s_axburst_eq1_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \m_payload_i_reg[39]_0\, Q => s_axburst_eq1, R => '0' ); sel_first_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => sel_first_i, Q => sel_first_reg_0, R => '0' ); wrap_cmd_0: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd port map ( D(3 downto 0) => D(3 downto 0), E(0) => E(0), aclk => aclk, \axaddr_incr_reg[11]\(10) => incr_cmd_0_n_4, \axaddr_incr_reg[11]\(9) => incr_cmd_0_n_5, \axaddr_incr_reg[11]\(8) => incr_cmd_0_n_6, \axaddr_incr_reg[11]\(7) => incr_cmd_0_n_7, \axaddr_incr_reg[11]\(6) => incr_cmd_0_n_8, \axaddr_incr_reg[11]\(5) => incr_cmd_0_n_9, \axaddr_incr_reg[11]\(4) => incr_cmd_0_n_10, \axaddr_incr_reg[11]\(3) => incr_cmd_0_n_11, \axaddr_incr_reg[11]\(2) => incr_cmd_0_n_12, \axaddr_incr_reg[11]\(1) => incr_cmd_0_n_13, \axaddr_incr_reg[11]\(0) => incr_cmd_0_n_14, \axaddr_offset_r_reg[3]_0\(3 downto 0) => \axaddr_offset_r_reg[3]\(3 downto 0), \axaddr_offset_r_reg[3]_1\ => \axaddr_offset_r_reg[3]_0\, \axaddr_offset_r_reg[3]_2\ => \axaddr_offset_r_reg[3]_1\, m_axi_awaddr(11 downto 0) => m_axi_awaddr(11 downto 0), \m_payload_i_reg[47]\(18 downto 14) => \m_payload_i_reg[47]\(19 downto 15), \m_payload_i_reg[47]\(13 downto 0) => \m_payload_i_reg[47]\(13 downto 0), \m_payload_i_reg[47]_0\ => \m_payload_i_reg[47]_1\, \m_payload_i_reg[6]\(6 downto 0) => \m_payload_i_reg[6]\(6 downto 0), \next\ => \next\, sel_first_reg_0 => sel_first, sel_first_reg_1 => sel_first_reg_2, sel_first_reg_2 => incr_cmd_0_n_15, sel_first_reg_3 => incr_cmd_0_n_16, si_rs_awvalid => si_rs_awvalid, \state_reg[0]\(0) => \state_reg[0]\(0), \state_reg[1]\(1 downto 0) => \state_reg[1]\(1 downto 0), \wrap_cnt_r_reg[3]_0\ => \wrap_cnt_r_reg[3]\, wrap_next_pending => wrap_next_pending, \wrap_second_len_r_reg[3]_0\(3 downto 0) => \wrap_second_len_r_reg[3]\(3 downto 0), \wrap_second_len_r_reg[3]_1\(3 downto 0) => \wrap_second_len_r_reg[3]_1\(3 downto 0), \wrap_second_len_r_reg[3]_2\(2 downto 0) => \wrap_second_len_r_reg[3]_0\(2 downto 0) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator_1 is port ( sel_first_reg_0 : out STD_LOGIC; sel_first : out STD_LOGIC; sel_first_reg_1 : out STD_LOGIC; \axlen_cnt_reg[0]\ : out STD_LOGIC; \wrap_cnt_r_reg[3]\ : out STD_LOGIC; \wrap_second_len_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 ); r_rlast : out STD_LOGIC; \state_reg[0]_rep\ : out STD_LOGIC; m_axi_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 ); \axaddr_offset_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 ); S : out STD_LOGIC_VECTOR ( 3 downto 0 ); aclk : in STD_LOGIC; sel_first_i : in STD_LOGIC; sel_first_reg_2 : in STD_LOGIC; sel_first_reg_3 : in STD_LOGIC; E : in STD_LOGIC_VECTOR ( 0 to 0 ); Q : in STD_LOGIC_VECTOR ( 19 downto 0 ); \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 ); si_rs_arvalid : in STD_LOGIC; \m_payload_i_reg[47]\ : in STD_LOGIC; \axaddr_offset_r_reg[3]_0\ : in STD_LOGIC; D : in STD_LOGIC_VECTOR ( 3 downto 0 ); \m_payload_i_reg[47]_0\ : in STD_LOGIC; \state_reg[1]_rep\ : in STD_LOGIC; O : in STD_LOGIC_VECTOR ( 3 downto 0 ); \m_payload_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); \m_payload_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); \state_reg[0]_rep_0\ : in STD_LOGIC; \axaddr_offset_r_reg[3]_1\ : in STD_LOGIC; m_valid_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 ); \state_reg[1]_0\ : in STD_LOGIC; \wrap_second_len_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); \wrap_second_len_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 ); \m_payload_i_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 ); sel_first_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 ); m_axi_arready : in STD_LOGIC ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator_1 : entity is "axi_protocol_converter_v2_1_17_b2s_cmd_translator"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator_1; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator_1 is signal incr_cmd_0_n_10 : STD_LOGIC; signal incr_cmd_0_n_11 : STD_LOGIC; signal incr_cmd_0_n_12 : STD_LOGIC; signal incr_cmd_0_n_13 : STD_LOGIC; signal incr_cmd_0_n_14 : STD_LOGIC; signal incr_cmd_0_n_15 : STD_LOGIC; signal incr_cmd_0_n_3 : STD_LOGIC; signal incr_cmd_0_n_4 : STD_LOGIC; signal incr_cmd_0_n_5 : STD_LOGIC; signal incr_cmd_0_n_6 : STD_LOGIC; signal incr_cmd_0_n_7 : STD_LOGIC; signal incr_cmd_0_n_8 : STD_LOGIC; signal incr_cmd_0_n_9 : STD_LOGIC; signal incr_next_pending : STD_LOGIC; signal s_axburst_eq0 : STD_LOGIC; signal s_axburst_eq1 : STD_LOGIC; signal wrap_cmd_0_n_6 : STD_LOGIC; signal wrap_cmd_0_n_7 : STD_LOGIC; attribute SOFT_HLUTNM : string; attribute SOFT_HLUTNM of r_rlast_r_i_1 : label is "soft_lutpair17"; attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair17"; begin incr_cmd_0: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd_2 port map ( E(0) => E(0), O(3 downto 0) => O(3 downto 0), Q(10 downto 8) => Q(18 downto 16), Q(7 downto 5) => Q(14 downto 12), Q(4) => Q(5), Q(3 downto 0) => Q(3 downto 0), S(3 downto 0) => S(3 downto 0), aclk => aclk, \axaddr_incr_reg[0]_0\ => sel_first, \axaddr_incr_reg[11]_0\(7) => incr_cmd_0_n_3, \axaddr_incr_reg[11]_0\(6) => incr_cmd_0_n_4, \axaddr_incr_reg[11]_0\(5) => incr_cmd_0_n_5, \axaddr_incr_reg[11]_0\(4) => incr_cmd_0_n_6, \axaddr_incr_reg[11]_0\(3) => incr_cmd_0_n_7, \axaddr_incr_reg[11]_0\(2) => incr_cmd_0_n_8, \axaddr_incr_reg[11]_0\(1) => incr_cmd_0_n_9, \axaddr_incr_reg[11]_0\(0) => incr_cmd_0_n_10, \axlen_cnt_reg[0]_0\ => \axlen_cnt_reg[0]\, incr_next_pending => incr_next_pending, \m_axi_araddr[11]\ => incr_cmd_0_n_11, \m_axi_araddr[1]\ => incr_cmd_0_n_15, \m_axi_araddr[2]\ => incr_cmd_0_n_14, \m_axi_araddr[3]\ => incr_cmd_0_n_13, \m_axi_araddr[5]\ => incr_cmd_0_n_12, m_axi_arready => m_axi_arready, \m_payload_i_reg[3]\(3 downto 0) => \m_payload_i_reg[3]\(3 downto 0), \m_payload_i_reg[47]\ => \m_payload_i_reg[47]\, \m_payload_i_reg[47]_0\ => \m_payload_i_reg[47]_0\, \m_payload_i_reg[7]\(3 downto 0) => \m_payload_i_reg[7]\(3 downto 0), m_valid_i_reg(0) => m_valid_i_reg(0), sel_first_reg_0 => sel_first_reg_2, sel_first_reg_1(0) => sel_first_reg_4(0), si_rs_arvalid => si_rs_arvalid, \state_reg[0]_rep\ => \state_reg[0]_rep_0\, \state_reg[1]\ => \state_reg[1]_0\, \state_reg[1]_0\(1 downto 0) => \state_reg[1]\(1 downto 0), \state_reg[1]_rep\ => \state_reg[1]_rep\ ); r_rlast_r_i_1: unisim.vcomponents.LUT3 generic map( INIT => X"1D" ) port map ( I0 => s_axburst_eq0, I1 => Q(15), I2 => s_axburst_eq1, O => r_rlast ); s_axburst_eq0_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => wrap_cmd_0_n_6, Q => s_axburst_eq0, R => '0' ); s_axburst_eq1_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => wrap_cmd_0_n_7, Q => s_axburst_eq1, R => '0' ); sel_first_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => sel_first_i, Q => sel_first_reg_0, R => '0' ); \state[1]_i_3\: unisim.vcomponents.LUT3 generic map( INIT => X"B8" ) port map ( I0 => s_axburst_eq1, I1 => Q(15), I2 => s_axburst_eq0, O => \state_reg[0]_rep\ ); wrap_cmd_0: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd_3 port map ( D(3 downto 0) => D(3 downto 0), E(0) => E(0), Q(18 downto 14) => Q(19 downto 15), Q(13 downto 0) => Q(13 downto 0), aclk => aclk, \axaddr_incr_reg[11]\(7) => incr_cmd_0_n_3, \axaddr_incr_reg[11]\(6) => incr_cmd_0_n_4, \axaddr_incr_reg[11]\(5) => incr_cmd_0_n_5, \axaddr_incr_reg[11]\(4) => incr_cmd_0_n_6, \axaddr_incr_reg[11]\(3) => incr_cmd_0_n_7, \axaddr_incr_reg[11]\(2) => incr_cmd_0_n_8, \axaddr_incr_reg[11]\(1) => incr_cmd_0_n_9, \axaddr_incr_reg[11]\(0) => incr_cmd_0_n_10, \axaddr_offset_r_reg[3]_0\(3 downto 0) => \axaddr_offset_r_reg[3]\(3 downto 0), \axaddr_offset_r_reg[3]_1\ => \axaddr_offset_r_reg[3]_0\, \axaddr_offset_r_reg[3]_2\ => \axaddr_offset_r_reg[3]_1\, incr_next_pending => incr_next_pending, m_axi_araddr(11 downto 0) => m_axi_araddr(11 downto 0), \m_payload_i_reg[47]\ => \m_payload_i_reg[47]_0\, \m_payload_i_reg[6]\(6 downto 0) => \m_payload_i_reg[6]\(6 downto 0), m_valid_i_reg(0) => m_valid_i_reg(0), s_axburst_eq0_reg => wrap_cmd_0_n_6, s_axburst_eq1_reg => wrap_cmd_0_n_7, sel_first_i => sel_first_i, sel_first_reg_0 => sel_first_reg_1, sel_first_reg_1 => sel_first_reg_3, sel_first_reg_2 => incr_cmd_0_n_11, sel_first_reg_3 => incr_cmd_0_n_12, sel_first_reg_4 => incr_cmd_0_n_13, sel_first_reg_5 => incr_cmd_0_n_14, sel_first_reg_6 => incr_cmd_0_n_15, si_rs_arvalid => si_rs_arvalid, \state_reg[1]\(1 downto 0) => \state_reg[1]\(1 downto 0), \state_reg[1]_rep\ => \state_reg[1]_rep\, \wrap_cnt_r_reg[3]_0\ => \wrap_cnt_r_reg[3]\, \wrap_second_len_r_reg[3]_0\(3 downto 0) => \wrap_second_len_r_reg[3]\(3 downto 0), \wrap_second_len_r_reg[3]_1\(3 downto 0) => \wrap_second_len_r_reg[3]_0\(3 downto 0), \wrap_second_len_r_reg[3]_2\(2 downto 0) => \wrap_second_len_r_reg[3]_1\(2 downto 0) ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_r_channel is port ( m_valid_i_reg : out STD_LOGIC; \state_reg[1]_rep\ : out STD_LOGIC; m_axi_rready : out STD_LOGIC; \out\ : out STD_LOGIC_VECTOR ( 33 downto 0 ); \skid_buffer_reg[46]\ : out STD_LOGIC_VECTOR ( 12 downto 0 ); \state_reg[1]_rep_0\ : in STD_LOGIC; aclk : in STD_LOGIC; r_rlast : in STD_LOGIC; s_ready_i_reg : in STD_LOGIC; si_rs_rready : in STD_LOGIC; m_axi_rvalid : in STD_LOGIC; \in\ : in STD_LOGIC_VECTOR ( 33 downto 0 ); areset_d1 : in STD_LOGIC; D : in STD_LOGIC_VECTOR ( 11 downto 0 ) ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_r_channel : entity is "axi_protocol_converter_v2_1_17_b2s_r_channel"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_r_channel; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_r_channel is signal \^m_valid_i_reg\ : STD_LOGIC; signal r_push_r : STD_LOGIC; signal rd_data_fifo_0_n_0 : STD_LOGIC; signal rd_data_fifo_0_n_1 : STD_LOGIC; signal rd_data_fifo_0_n_2 : STD_LOGIC; signal rd_data_fifo_0_n_4 : STD_LOGIC; signal trans_in : STD_LOGIC_VECTOR ( 12 downto 0 ); begin m_valid_i_reg <= \^m_valid_i_reg\; \r_arid_r_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(0), Q => trans_in(1), R => '0' ); \r_arid_r_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(10), Q => trans_in(11), R => '0' ); \r_arid_r_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(11), Q => trans_in(12), R => '0' ); \r_arid_r_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(1), Q => trans_in(2), R => '0' ); \r_arid_r_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(2), Q => trans_in(3), R => '0' ); \r_arid_r_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(3), Q => trans_in(4), R => '0' ); \r_arid_r_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(4), Q => trans_in(5), R => '0' ); \r_arid_r_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(5), Q => trans_in(6), R => '0' ); \r_arid_r_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(6), Q => trans_in(7), R => '0' ); \r_arid_r_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(7), Q => trans_in(8), R => '0' ); \r_arid_r_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(8), Q => trans_in(9), R => '0' ); \r_arid_r_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => D(9), Q => trans_in(10), R => '0' ); r_push_r_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => \state_reg[1]_rep_0\, Q => r_push_r, R => '0' ); r_rlast_r_reg: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => r_rlast, Q => trans_in(0), R => '0' ); rd_data_fifo_0: entity work.\zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1\ port map ( aclk => aclk, areset_d1 => areset_d1, \cnt_read_reg[4]_rep__0_0\ => \^m_valid_i_reg\, \cnt_read_reg[4]_rep__2_0\ => rd_data_fifo_0_n_0, \cnt_read_reg[4]_rep__2_1\ => rd_data_fifo_0_n_1, \cnt_read_reg[4]_rep__2_2\ => rd_data_fifo_0_n_2, \in\(33 downto 0) => \in\(33 downto 0), m_axi_rready => m_axi_rready, m_axi_rvalid => m_axi_rvalid, \out\(33 downto 0) => \out\(33 downto 0), s_ready_i_reg => s_ready_i_reg, si_rs_rready => si_rs_rready, \state_reg[1]_rep\ => rd_data_fifo_0_n_4 ); transaction_fifo_0: entity work.\zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2\ port map ( aclk => aclk, areset_d1 => areset_d1, \cnt_read_reg[0]_rep__3\ => rd_data_fifo_0_n_2, \cnt_read_reg[0]_rep__3_0\ => rd_data_fifo_0_n_4, \cnt_read_reg[3]_rep__2\ => rd_data_fifo_0_n_0, \cnt_read_reg[4]_rep__2\ => rd_data_fifo_0_n_1, \in\(12 downto 0) => trans_in(12 downto 0), m_valid_i_reg => \^m_valid_i_reg\, r_push_r => r_push_r, s_ready_i_reg => s_ready_i_reg, si_rs_rready => si_rs_rready, \skid_buffer_reg[46]\(12 downto 0) => \skid_buffer_reg[46]\(12 downto 0), \state_reg[1]_rep\ => \state_reg[1]_rep\ ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axi_register_slice is port ( s_axi_awready : out STD_LOGIC; s_axi_arready : out STD_LOGIC; si_rs_awvalid : out STD_LOGIC; s_axi_bvalid : out STD_LOGIC; si_rs_bready : out STD_LOGIC; si_rs_arvalid : out STD_LOGIC; s_axi_rvalid : out STD_LOGIC; si_rs_rready : out STD_LOGIC; \axlen_cnt_reg[3]\ : out STD_LOGIC; Q : out STD_LOGIC_VECTOR ( 54 downto 0 ); \axlen_cnt_reg[3]_0\ : out STD_LOGIC; \s_arid_r_reg[11]\ : out STD_LOGIC_VECTOR ( 54 downto 0 ); axaddr_incr : out STD_LOGIC_VECTOR ( 11 downto 0 ); \axaddr_incr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 ); \axaddr_incr_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 ); O : out STD_LOGIC_VECTOR ( 3 downto 0 ); D : out STD_LOGIC_VECTOR ( 1 downto 0 ); \wrap_second_len_r_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 ); \wrap_cnt_r_reg[2]\ : out STD_LOGIC; axaddr_offset : out STD_LOGIC_VECTOR ( 2 downto 0 ); \wrap_cnt_r_reg[3]\ : out STD_LOGIC; \axaddr_offset_r_reg[2]\ : out STD_LOGIC; next_pending_r_reg : out STD_LOGIC; \wrap_cnt_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 ); \wrap_second_len_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 ); \wrap_cnt_r_reg[2]_0\ : out STD_LOGIC; axaddr_offset_0 : out STD_LOGIC_VECTOR ( 2 downto 0 ); \wrap_cnt_r_reg[3]_1\ : out STD_LOGIC; \axaddr_offset_r_reg[2]_0\ : out STD_LOGIC; next_pending_r_reg_0 : out STD_LOGIC; \cnt_read_reg[2]_rep__0\ : out STD_LOGIC; \wrap_boundary_axaddr_r_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 ); \wrap_boundary_axaddr_r_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 ); \s_axi_bid[11]\ : out STD_LOGIC_VECTOR ( 13 downto 0 ); \s_axi_rid[11]\ : out STD_LOGIC_VECTOR ( 46 downto 0 ); aclk : in STD_LOGIC; s_ready_i0 : in STD_LOGIC; m_valid_i0 : in STD_LOGIC; aresetn : in STD_LOGIC; \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 ); \state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 ); \cnt_read_reg[4]_rep__0\ : in STD_LOGIC; s_axi_rready : in STD_LOGIC; S : in STD_LOGIC_VECTOR ( 3 downto 0 ); \m_payload_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); \wrap_second_len_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); \state_reg[1]_rep\ : in STD_LOGIC; \wrap_second_len_r_reg[1]\ : in STD_LOGIC; \axaddr_offset_r_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 ); \axaddr_offset_r_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 ); \axaddr_offset_r_reg[3]_0\ : in STD_LOGIC; \axaddr_offset_r_reg[2]_2\ : in STD_LOGIC; \state_reg[0]_rep\ : in STD_LOGIC; \state_reg[1]_rep_0\ : in STD_LOGIC; s_axi_awvalid : in STD_LOGIC; b_push : in STD_LOGIC; \wrap_second_len_r_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); \state_reg[1]_rep_1\ : in STD_LOGIC; \wrap_second_len_r_reg[1]_0\ : in STD_LOGIC; \axaddr_offset_r_reg[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 ); \axaddr_offset_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 ); \axaddr_offset_r_reg[3]_2\ : in STD_LOGIC; \axaddr_offset_r_reg[2]_4\ : in STD_LOGIC; \state_reg[0]_rep_0\ : in STD_LOGIC; \state_reg[1]_rep_2\ : in STD_LOGIC; si_rs_bvalid : in STD_LOGIC; s_axi_bready : in STD_LOGIC; s_axi_awid : in STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_awsize : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_arid : in STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_arsize : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 ); \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 ); \s_bresp_acc_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 ); r_push_r_reg : in STD_LOGIC_VECTOR ( 12 downto 0 ); \cnt_read_reg[4]\ : in STD_LOGIC_VECTOR ( 33 downto 0 ); E : in STD_LOGIC_VECTOR ( 0 to 0 ); m_valid_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 ) ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axi_register_slice : entity is "axi_register_slice_v2_1_17_axi_register_slice"; end zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axi_register_slice; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axi_register_slice is signal \ar.ar_pipe_n_2\ : STD_LOGIC; signal \aw.aw_pipe_n_1\ : STD_LOGIC; signal \aw.aw_pipe_n_90\ : STD_LOGIC; begin \ar.ar_pipe\: entity work.zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice port map ( O(3 downto 0) => O(3 downto 0), Q(54 downto 0) => \s_arid_r_reg[11]\(54 downto 0), aclk => aclk, \aresetn_d_reg[0]\ => \aw.aw_pipe_n_1\, \aresetn_d_reg[0]_0\ => \aw.aw_pipe_n_90\, \axaddr_incr_reg[3]\(3 downto 0) => \axaddr_incr_reg[3]\(3 downto 0), \axaddr_incr_reg[7]\(3 downto 0) => \axaddr_incr_reg[7]\(3 downto 0), axaddr_offset_0(1 downto 0) => axaddr_offset_0(2 downto 1), \axaddr_offset_r_reg[0]\ => axaddr_offset_0(0), \axaddr_offset_r_reg[2]\ => \axaddr_offset_r_reg[2]_0\, \axaddr_offset_r_reg[2]_0\(0) => \axaddr_offset_r_reg[2]_3\(0), \axaddr_offset_r_reg[2]_1\ => \axaddr_offset_r_reg[2]_4\, \axaddr_offset_r_reg[3]\ => si_rs_arvalid, \axaddr_offset_r_reg[3]_0\(2 downto 0) => \axaddr_offset_r_reg[3]_1\(2 downto 0), \axaddr_offset_r_reg[3]_1\ => \axaddr_offset_r_reg[3]_2\, \axlen_cnt_reg[3]\ => \axlen_cnt_reg[3]_0\, \m_payload_i_reg[3]_0\(3 downto 0) => \m_payload_i_reg[3]\(3 downto 0), m_valid_i0 => m_valid_i0, m_valid_i_reg_0 => \ar.ar_pipe_n_2\, m_valid_i_reg_1(0) => m_valid_i_reg(0), next_pending_r_reg => next_pending_r_reg_0, s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0), s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0), s_axi_arid(11 downto 0) => s_axi_arid(11 downto 0), s_axi_arlen(3 downto 0) => s_axi_arlen(3 downto 0), s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0), s_axi_arready => s_axi_arready, s_axi_arsize(1 downto 0) => s_axi_arsize(1 downto 0), s_ready_i0 => s_ready_i0, \state_reg[0]_rep\ => \state_reg[0]_rep_0\, \state_reg[1]\(1 downto 0) => \state_reg[1]_0\(1 downto 0), \state_reg[1]_rep\ => \state_reg[1]_rep_1\, \state_reg[1]_rep_0\ => \state_reg[1]_rep_2\, \wrap_boundary_axaddr_r_reg[6]\(6 downto 0) => \wrap_boundary_axaddr_r_reg[6]_0\(6 downto 0), \wrap_cnt_r_reg[2]\ => \wrap_cnt_r_reg[2]_0\, \wrap_cnt_r_reg[3]\(1 downto 0) => \wrap_cnt_r_reg[3]_0\(1 downto 0), \wrap_cnt_r_reg[3]_0\ => \wrap_cnt_r_reg[3]_1\, \wrap_second_len_r_reg[1]\ => \wrap_second_len_r_reg[1]_0\, \wrap_second_len_r_reg[3]\(2 downto 0) => \wrap_second_len_r_reg[3]_0\(2 downto 0), \wrap_second_len_r_reg[3]_0\(3 downto 0) => \wrap_second_len_r_reg[3]_2\(3 downto 0) ); \aw.aw_pipe\: entity work.zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice_0 port map ( D(1 downto 0) => D(1 downto 0), E(0) => E(0), Q(54 downto 0) => Q(54 downto 0), S(3 downto 0) => S(3 downto 0), aclk => aclk, aresetn => aresetn, \aresetn_d_reg[1]_inv\ => \aw.aw_pipe_n_90\, \aresetn_d_reg[1]_inv_0\ => \ar.ar_pipe_n_2\, axaddr_incr(11 downto 0) => axaddr_incr(11 downto 0), axaddr_offset(1 downto 0) => axaddr_offset(2 downto 1), \axaddr_offset_r_reg[0]\ => axaddr_offset(0), \axaddr_offset_r_reg[2]\ => \axaddr_offset_r_reg[2]\, \axaddr_offset_r_reg[2]_0\(0) => \axaddr_offset_r_reg[2]_1\(0), \axaddr_offset_r_reg[2]_1\ => \axaddr_offset_r_reg[2]_2\, \axaddr_offset_r_reg[3]\(2 downto 0) => \axaddr_offset_r_reg[3]\(2 downto 0), \axaddr_offset_r_reg[3]_0\ => \axaddr_offset_r_reg[3]_0\, \axlen_cnt_reg[3]\ => \axlen_cnt_reg[3]\, b_push => b_push, m_valid_i_reg_0 => si_rs_awvalid, next_pending_r_reg => next_pending_r_reg, s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0), s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0), s_axi_awid(11 downto 0) => s_axi_awid(11 downto 0), s_axi_awlen(3 downto 0) => s_axi_awlen(3 downto 0), s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0), s_axi_awready => s_axi_awready, s_axi_awsize(1 downto 0) => s_axi_awsize(1 downto 0), s_axi_awvalid => s_axi_awvalid, s_ready_i_reg_0 => \aw.aw_pipe_n_1\, \state_reg[0]_rep\ => \state_reg[0]_rep\, \state_reg[1]\(1 downto 0) => \state_reg[1]\(1 downto 0), \state_reg[1]_rep\ => \state_reg[1]_rep\, \state_reg[1]_rep_0\ => \state_reg[1]_rep_0\, \wrap_boundary_axaddr_r_reg[6]\(6 downto 0) => \wrap_boundary_axaddr_r_reg[6]\(6 downto 0), \wrap_cnt_r_reg[2]\ => \wrap_cnt_r_reg[2]\, \wrap_cnt_r_reg[3]\ => \wrap_cnt_r_reg[3]\, \wrap_second_len_r_reg[1]\ => \wrap_second_len_r_reg[1]\, \wrap_second_len_r_reg[3]\(2 downto 0) => \wrap_second_len_r_reg[3]\(2 downto 0), \wrap_second_len_r_reg[3]_0\(3 downto 0) => \wrap_second_len_r_reg[3]_1\(3 downto 0) ); \b.b_pipe\: entity work.\zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized1\ port map ( aclk => aclk, \aresetn_d_reg[0]\ => \aw.aw_pipe_n_1\, \aresetn_d_reg[1]_inv\ => \ar.ar_pipe_n_2\, \out\(11 downto 0) => \out\(11 downto 0), \s_axi_bid[11]\(13 downto 0) => \s_axi_bid[11]\(13 downto 0), s_axi_bready => s_axi_bready, s_axi_bvalid => s_axi_bvalid, \s_bresp_acc_reg[1]\(1 downto 0) => \s_bresp_acc_reg[1]\(1 downto 0), si_rs_bvalid => si_rs_bvalid, \skid_buffer_reg[0]_0\ => si_rs_bready ); \r.r_pipe\: entity work.\zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized2\ port map ( aclk => aclk, \aresetn_d_reg[0]\ => \aw.aw_pipe_n_1\, \aresetn_d_reg[1]_inv\ => \ar.ar_pipe_n_2\, \cnt_read_reg[2]_rep__0\ => \cnt_read_reg[2]_rep__0\, \cnt_read_reg[4]\(33 downto 0) => \cnt_read_reg[4]\(33 downto 0), \cnt_read_reg[4]_rep__0\ => \cnt_read_reg[4]_rep__0\, r_push_r_reg(12 downto 0) => r_push_r_reg(12 downto 0), \s_axi_rid[11]\(46 downto 0) => \s_axi_rid[11]\(46 downto 0), s_axi_rready => s_axi_rready, s_axi_rvalid => s_axi_rvalid, \skid_buffer_reg[0]_0\ => si_rs_rready ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_ar_channel is port ( \wrap_boundary_axaddr_r_reg[11]\ : out STD_LOGIC; \state_reg[0]_rep\ : out STD_LOGIC_VECTOR ( 1 downto 0 ); r_push_r_reg : out STD_LOGIC; \m_payload_i_reg[0]\ : out STD_LOGIC; \m_payload_i_reg[0]_0\ : out STD_LOGIC; \wrap_second_len_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 ); \wrap_cnt_r_reg[3]\ : out STD_LOGIC; \wrap_cnt_r_reg[3]_0\ : out STD_LOGIC; \axaddr_offset_r_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 ); \axaddr_offset_r_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 ); \wrap_cnt_r_reg[3]_1\ : out STD_LOGIC; m_axi_arvalid : out STD_LOGIC; m_valid_i0 : out STD_LOGIC; s_ready_i0 : out STD_LOGIC; E : out STD_LOGIC_VECTOR ( 0 to 0 ); r_rlast : out STD_LOGIC; m_axi_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 ); \r_arid_r_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 ); S : out STD_LOGIC_VECTOR ( 3 downto 0 ); aclk : in STD_LOGIC; Q : in STD_LOGIC_VECTOR ( 31 downto 0 ); m_axi_arready : in STD_LOGIC; si_rs_arvalid : in STD_LOGIC; \cnt_read_reg[2]_rep__0\ : in STD_LOGIC; \m_payload_i_reg[47]\ : in STD_LOGIC; \axaddr_offset_r_reg[3]_0\ : in STD_LOGIC; axaddr_offset : in STD_LOGIC_VECTOR ( 2 downto 0 ); \axaddr_offset_r_reg[3]_1\ : in STD_LOGIC; D : in STD_LOGIC_VECTOR ( 2 downto 0 ); \m_payload_i_reg[47]_0\ : in STD_LOGIC; areset_d1 : in STD_LOGIC; \m_payload_i_reg[5]\ : in STD_LOGIC; s_axi_arvalid : in STD_LOGIC; s_ready_i_reg : in STD_LOGIC; O : in STD_LOGIC_VECTOR ( 3 downto 0 ); \m_payload_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); \m_payload_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 ); \wrap_second_len_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 ); \m_payload_i_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 ) ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_ar_channel : entity is "axi_protocol_converter_v2_1_17_b2s_ar_channel"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_ar_channel; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_ar_channel is signal ar_cmd_fsm_0_n_0 : STD_LOGIC; signal ar_cmd_fsm_0_n_10 : STD_LOGIC; signal ar_cmd_fsm_0_n_16 : STD_LOGIC; signal ar_cmd_fsm_0_n_6 : STD_LOGIC; signal ar_cmd_fsm_0_n_8 : STD_LOGIC; signal ar_cmd_fsm_0_n_9 : STD_LOGIC; signal \^axaddr_offset_r_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 ); signal \^axaddr_offset_r_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 ); signal cmd_translator_0_n_0 : STD_LOGIC; signal cmd_translator_0_n_10 : STD_LOGIC; signal cmd_translator_0_n_2 : STD_LOGIC; signal cmd_translator_0_n_3 : STD_LOGIC; signal \incr_cmd_0/sel_first\ : STD_LOGIC; signal \^m_payload_i_reg[0]_0\ : STD_LOGIC; signal \^r_push_r_reg\ : STD_LOGIC; signal sel_first_i : STD_LOGIC; signal \^state_reg[0]_rep\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal \^wrap_boundary_axaddr_r_reg[11]\ : STD_LOGIC; signal \wrap_cmd_0/axaddr_offset_r\ : STD_LOGIC_VECTOR ( 2 to 2 ); signal \wrap_cmd_0/wrap_second_len\ : STD_LOGIC_VECTOR ( 0 to 0 ); signal \^wrap_second_len_r_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 ); begin \axaddr_offset_r_reg[2]\(0) <= \^axaddr_offset_r_reg[2]\(0); \axaddr_offset_r_reg[3]\(2 downto 0) <= \^axaddr_offset_r_reg[3]\(2 downto 0); \m_payload_i_reg[0]_0\ <= \^m_payload_i_reg[0]_0\; r_push_r_reg <= \^r_push_r_reg\; \state_reg[0]_rep\(1 downto 0) <= \^state_reg[0]_rep\(1 downto 0); \wrap_boundary_axaddr_r_reg[11]\ <= \^wrap_boundary_axaddr_r_reg[11]\; \wrap_second_len_r_reg[3]\(3 downto 0) <= \^wrap_second_len_r_reg[3]\(3 downto 0); ar_cmd_fsm_0: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm port map ( D(0) => ar_cmd_fsm_0_n_6, E(0) => ar_cmd_fsm_0_n_8, Q(1 downto 0) => \^state_reg[0]_rep\(1 downto 0), aclk => aclk, areset_d1 => areset_d1, \axaddr_incr_reg[0]\(0) => ar_cmd_fsm_0_n_16, axaddr_offset(0) => axaddr_offset(0), \axaddr_offset_r_reg[2]\(0) => \^axaddr_offset_r_reg[2]\(0), \axaddr_offset_r_reg[3]\ => \axaddr_offset_r_reg[3]_0\, \axaddr_offset_r_reg[3]_0\(1) => \^axaddr_offset_r_reg[3]\(2), \axaddr_offset_r_reg[3]_0\(0) => \wrap_cmd_0/axaddr_offset_r\(2), \axlen_cnt_reg[7]\ => ar_cmd_fsm_0_n_0, \axlen_cnt_reg[7]_0\ => cmd_translator_0_n_3, \cnt_read_reg[2]_rep__0\ => \cnt_read_reg[2]_rep__0\, m_axi_arready => m_axi_arready, m_axi_arvalid => m_axi_arvalid, \m_payload_i_reg[0]\ => \m_payload_i_reg[0]\, \m_payload_i_reg[0]_0\ => \^m_payload_i_reg[0]_0\, \m_payload_i_reg[0]_1\(0) => E(0), \m_payload_i_reg[46]\(0) => Q(18), \m_payload_i_reg[5]\ => \m_payload_i_reg[5]\, m_valid_i0 => m_valid_i0, r_push_r_reg => \^r_push_r_reg\, s_axburst_eq1_reg => cmd_translator_0_n_10, s_axi_arvalid => s_axi_arvalid, s_ready_i0 => s_ready_i0, s_ready_i_reg => s_ready_i_reg, sel_first => \incr_cmd_0/sel_first\, sel_first_i => sel_first_i, sel_first_reg => ar_cmd_fsm_0_n_9, sel_first_reg_0 => ar_cmd_fsm_0_n_10, sel_first_reg_1 => cmd_translator_0_n_2, sel_first_reg_2 => cmd_translator_0_n_0, si_rs_arvalid => si_rs_arvalid, \wrap_boundary_axaddr_r_reg[11]\(0) => \^wrap_boundary_axaddr_r_reg[11]\, \wrap_cnt_r_reg[3]\ => \wrap_cnt_r_reg[3]_0\, \wrap_cnt_r_reg[3]_0\ => \wrap_cnt_r_reg[3]_1\, \wrap_second_len_r_reg[0]\(0) => \wrap_cmd_0/wrap_second_len\(0), \wrap_second_len_r_reg[0]_0\(0) => \^wrap_second_len_r_reg[3]\(0) ); cmd_translator_0: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator_1 port map ( D(3) => axaddr_offset(2), D(2) => \^axaddr_offset_r_reg[2]\(0), D(1 downto 0) => axaddr_offset(1 downto 0), E(0) => \^wrap_boundary_axaddr_r_reg[11]\, O(3 downto 0) => O(3 downto 0), Q(19 downto 0) => Q(19 downto 0), S(3 downto 0) => S(3 downto 0), aclk => aclk, \axaddr_offset_r_reg[3]\(3) => \^axaddr_offset_r_reg[3]\(2), \axaddr_offset_r_reg[3]\(2) => \wrap_cmd_0/axaddr_offset_r\(2), \axaddr_offset_r_reg[3]\(1 downto 0) => \^axaddr_offset_r_reg[3]\(1 downto 0), \axaddr_offset_r_reg[3]_0\ => \axaddr_offset_r_reg[3]_1\, \axaddr_offset_r_reg[3]_1\ => \axaddr_offset_r_reg[3]_0\, \axlen_cnt_reg[0]\ => cmd_translator_0_n_3, m_axi_araddr(11 downto 0) => m_axi_araddr(11 downto 0), m_axi_arready => m_axi_arready, \m_payload_i_reg[3]\(3 downto 0) => \m_payload_i_reg[3]\(3 downto 0), \m_payload_i_reg[47]\ => \m_payload_i_reg[47]\, \m_payload_i_reg[47]_0\ => \m_payload_i_reg[47]_0\, \m_payload_i_reg[6]\(6 downto 0) => \m_payload_i_reg[6]\(6 downto 0), \m_payload_i_reg[7]\(3 downto 0) => \m_payload_i_reg[7]\(3 downto 0), m_valid_i_reg(0) => ar_cmd_fsm_0_n_8, r_rlast => r_rlast, sel_first => \incr_cmd_0/sel_first\, sel_first_i => sel_first_i, sel_first_reg_0 => cmd_translator_0_n_0, sel_first_reg_1 => cmd_translator_0_n_2, sel_first_reg_2 => ar_cmd_fsm_0_n_10, sel_first_reg_3 => ar_cmd_fsm_0_n_9, sel_first_reg_4(0) => ar_cmd_fsm_0_n_16, si_rs_arvalid => si_rs_arvalid, \state_reg[0]_rep\ => cmd_translator_0_n_10, \state_reg[0]_rep_0\ => \^m_payload_i_reg[0]_0\, \state_reg[1]\(1 downto 0) => \^state_reg[0]_rep\(1 downto 0), \state_reg[1]_0\ => ar_cmd_fsm_0_n_0, \state_reg[1]_rep\ => \^r_push_r_reg\, \wrap_cnt_r_reg[3]\ => \wrap_cnt_r_reg[3]\, \wrap_second_len_r_reg[3]\(3 downto 0) => \^wrap_second_len_r_reg[3]\(3 downto 0), \wrap_second_len_r_reg[3]_0\(3 downto 1) => D(2 downto 0), \wrap_second_len_r_reg[3]_0\(0) => \wrap_cmd_0/wrap_second_len\(0), \wrap_second_len_r_reg[3]_1\(2 downto 1) => \wrap_second_len_r_reg[3]_0\(1 downto 0), \wrap_second_len_r_reg[3]_1\(0) => ar_cmd_fsm_0_n_6 ); \s_arid_r_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(20), Q => \r_arid_r_reg[11]\(0), R => '0' ); \s_arid_r_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(30), Q => \r_arid_r_reg[11]\(10), R => '0' ); \s_arid_r_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(31), Q => \r_arid_r_reg[11]\(11), R => '0' ); \s_arid_r_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(21), Q => \r_arid_r_reg[11]\(1), R => '0' ); \s_arid_r_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(22), Q => \r_arid_r_reg[11]\(2), R => '0' ); \s_arid_r_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(23), Q => \r_arid_r_reg[11]\(3), R => '0' ); \s_arid_r_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(24), Q => \r_arid_r_reg[11]\(4), R => '0' ); \s_arid_r_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(25), Q => \r_arid_r_reg[11]\(5), R => '0' ); \s_arid_r_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(26), Q => \r_arid_r_reg[11]\(6), R => '0' ); \s_arid_r_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(27), Q => \r_arid_r_reg[11]\(7), R => '0' ); \s_arid_r_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(28), Q => \r_arid_r_reg[11]\(8), R => '0' ); \s_arid_r_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(29), Q => \r_arid_r_reg[11]\(9), R => '0' ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_aw_channel is port ( \wrap_boundary_axaddr_r_reg[11]\ : out STD_LOGIC; \state_reg[0]_rep\ : out STD_LOGIC_VECTOR ( 1 downto 0 ); \axlen_cnt_reg[7]\ : out STD_LOGIC; \axlen_cnt_reg[7]_0\ : out STD_LOGIC; \wrap_second_len_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 ); \wrap_cnt_r_reg[3]\ : out STD_LOGIC; \wrap_cnt_r_reg[3]_0\ : out STD_LOGIC; \axaddr_offset_r_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 ); \axaddr_offset_r_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 ); \wrap_cnt_r_reg[3]_1\ : out STD_LOGIC; E : out STD_LOGIC_VECTOR ( 0 to 0 ); b_push : out STD_LOGIC; m_axi_awvalid : out STD_LOGIC; m_axi_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 ); \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 ); S : out STD_LOGIC_VECTOR ( 3 downto 0 ); aclk : in STD_LOGIC; Q : in STD_LOGIC_VECTOR ( 31 downto 0 ); si_rs_awvalid : in STD_LOGIC; \cnt_read_reg[1]_rep__0\ : in STD_LOGIC; \cnt_read_reg[0]_rep__0\ : in STD_LOGIC; m_axi_awready : in STD_LOGIC; D : in STD_LOGIC_VECTOR ( 1 downto 0 ); \axaddr_offset_r_reg[3]_0\ : in STD_LOGIC; axaddr_offset : in STD_LOGIC_VECTOR ( 2 downto 0 ); \axaddr_offset_r_reg[3]_1\ : in STD_LOGIC; \wrap_second_len_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 ); \m_payload_i_reg[47]\ : in STD_LOGIC; \m_payload_i_reg[47]_0\ : in STD_LOGIC; areset_d1 : in STD_LOGIC; \m_payload_i_reg[5]\ : in STD_LOGIC; axaddr_incr : in STD_LOGIC_VECTOR ( 11 downto 0 ); \m_payload_i_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 ) ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_aw_channel : entity is "axi_protocol_converter_v2_1_17_b2s_aw_channel"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_aw_channel; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_aw_channel is signal aw_cmd_fsm_0_n_12 : STD_LOGIC; signal aw_cmd_fsm_0_n_14 : STD_LOGIC; signal aw_cmd_fsm_0_n_15 : STD_LOGIC; signal aw_cmd_fsm_0_n_16 : STD_LOGIC; signal aw_cmd_fsm_0_n_2 : STD_LOGIC; signal aw_cmd_fsm_0_n_8 : STD_LOGIC; signal aw_cmd_fsm_0_n_9 : STD_LOGIC; signal \^axaddr_offset_r_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 ); signal \^axaddr_offset_r_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 ); signal cmd_translator_0_n_0 : STD_LOGIC; signal cmd_translator_0_n_12 : STD_LOGIC; signal cmd_translator_0_n_2 : STD_LOGIC; signal cmd_translator_0_n_5 : STD_LOGIC; signal cmd_translator_0_n_6 : STD_LOGIC; signal \incr_cmd_0/sel_first\ : STD_LOGIC; signal incr_next_pending : STD_LOGIC; signal \next\ : STD_LOGIC; signal sel_first : STD_LOGIC; signal sel_first_i : STD_LOGIC; signal \^state_reg[0]_rep\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal \^wrap_boundary_axaddr_r_reg[11]\ : STD_LOGIC; signal \wrap_cmd_0/axaddr_offset_r\ : STD_LOGIC_VECTOR ( 2 to 2 ); signal \wrap_cmd_0/wrap_second_len\ : STD_LOGIC_VECTOR ( 0 to 0 ); signal wrap_cnt : STD_LOGIC_VECTOR ( 0 to 0 ); signal wrap_next_pending : STD_LOGIC; signal \^wrap_second_len_r_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 ); begin \axaddr_offset_r_reg[2]\(0) <= \^axaddr_offset_r_reg[2]\(0); \axaddr_offset_r_reg[3]\(2 downto 0) <= \^axaddr_offset_r_reg[3]\(2 downto 0); \state_reg[0]_rep\(1 downto 0) <= \^state_reg[0]_rep\(1 downto 0); \wrap_boundary_axaddr_r_reg[11]\ <= \^wrap_boundary_axaddr_r_reg[11]\; \wrap_second_len_r_reg[3]\(3 downto 0) <= \^wrap_second_len_r_reg[3]\(3 downto 0); aw_cmd_fsm_0: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm port map ( D(0) => wrap_cnt(0), E(0) => \^wrap_boundary_axaddr_r_reg[11]\, Q(1 downto 0) => \^state_reg[0]_rep\(1 downto 0), aclk => aclk, areset_d1 => areset_d1, axaddr_offset(0) => axaddr_offset(0), \axaddr_offset_r_reg[2]\(0) => \^axaddr_offset_r_reg[2]\(0), \axaddr_offset_r_reg[3]\ => \axaddr_offset_r_reg[3]_0\, \axaddr_offset_r_reg[3]_0\(1) => \^axaddr_offset_r_reg[3]\(2), \axaddr_offset_r_reg[3]_0\(0) => \wrap_cmd_0/axaddr_offset_r\(2), \axaddr_wrap_reg[11]\(0) => aw_cmd_fsm_0_n_14, \axlen_cnt_reg[0]\(0) => aw_cmd_fsm_0_n_8, \axlen_cnt_reg[0]_0\(0) => cmd_translator_0_n_5, \axlen_cnt_reg[7]\ => \axlen_cnt_reg[7]\, \axlen_cnt_reg[7]_0\ => \axlen_cnt_reg[7]_0\, \axlen_cnt_reg[7]_1\ => aw_cmd_fsm_0_n_2, \axlen_cnt_reg[7]_2\ => cmd_translator_0_n_6, b_push => b_push, \cnt_read_reg[0]_rep__0\ => \cnt_read_reg[0]_rep__0\, \cnt_read_reg[1]_rep__0\ => \cnt_read_reg[1]_rep__0\, incr_next_pending => incr_next_pending, m_axi_awready => m_axi_awready, m_axi_awvalid => m_axi_awvalid, \m_payload_i_reg[0]\(0) => E(0), \m_payload_i_reg[46]\(2) => Q(18), \m_payload_i_reg[46]\(1 downto 0) => Q(16 downto 15), \m_payload_i_reg[47]\ => \m_payload_i_reg[47]_0\, \m_payload_i_reg[5]\ => \m_payload_i_reg[5]\, \next\ => \next\, next_pending_r_reg => cmd_translator_0_n_0, s_axburst_eq0_reg => aw_cmd_fsm_0_n_9, s_axburst_eq1_reg => aw_cmd_fsm_0_n_12, s_axburst_eq1_reg_0 => cmd_translator_0_n_12, sel_first => sel_first, sel_first_0 => \incr_cmd_0/sel_first\, sel_first_i => sel_first_i, sel_first_reg => aw_cmd_fsm_0_n_15, sel_first_reg_0 => aw_cmd_fsm_0_n_16, sel_first_reg_1 => cmd_translator_0_n_2, si_rs_awvalid => si_rs_awvalid, \wrap_cnt_r_reg[3]\ => \wrap_cnt_r_reg[3]_0\, \wrap_cnt_r_reg[3]_0\ => \wrap_cnt_r_reg[3]_1\, wrap_next_pending => wrap_next_pending, \wrap_second_len_r_reg[0]\(0) => \wrap_cmd_0/wrap_second_len\(0), \wrap_second_len_r_reg[0]_0\(0) => \^wrap_second_len_r_reg[3]\(0) ); cmd_translator_0: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator port map ( D(3) => axaddr_offset(2), D(2) => \^axaddr_offset_r_reg[2]\(0), D(1 downto 0) => axaddr_offset(1 downto 0), E(0) => \^wrap_boundary_axaddr_r_reg[11]\, Q(0) => cmd_translator_0_n_5, S(3 downto 0) => S(3 downto 0), aclk => aclk, axaddr_incr(11 downto 0) => axaddr_incr(11 downto 0), \axaddr_offset_r_reg[3]\(3) => \^axaddr_offset_r_reg[3]\(2), \axaddr_offset_r_reg[3]\(2) => \wrap_cmd_0/axaddr_offset_r\(2), \axaddr_offset_r_reg[3]\(1 downto 0) => \^axaddr_offset_r_reg[3]\(1 downto 0), \axaddr_offset_r_reg[3]_0\ => \axaddr_offset_r_reg[3]_1\, \axaddr_offset_r_reg[3]_1\ => \axaddr_offset_r_reg[3]_0\, \axlen_cnt_reg[2]\ => cmd_translator_0_n_6, incr_next_pending => incr_next_pending, m_axi_awaddr(11 downto 0) => m_axi_awaddr(11 downto 0), \m_payload_i_reg[39]\ => aw_cmd_fsm_0_n_9, \m_payload_i_reg[39]_0\ => aw_cmd_fsm_0_n_12, \m_payload_i_reg[47]\(19 downto 0) => Q(19 downto 0), \m_payload_i_reg[47]_0\ => \m_payload_i_reg[47]\, \m_payload_i_reg[47]_1\ => \m_payload_i_reg[47]_0\, \m_payload_i_reg[6]\(6 downto 0) => \m_payload_i_reg[6]\(6 downto 0), \next\ => \next\, next_pending_r_reg => cmd_translator_0_n_0, sel_first => sel_first, sel_first_0 => \incr_cmd_0/sel_first\, sel_first_i => sel_first_i, sel_first_reg_0 => cmd_translator_0_n_2, sel_first_reg_1 => aw_cmd_fsm_0_n_16, sel_first_reg_2 => aw_cmd_fsm_0_n_15, si_rs_awvalid => si_rs_awvalid, \state_reg[0]\(0) => aw_cmd_fsm_0_n_14, \state_reg[0]_rep\ => aw_cmd_fsm_0_n_2, \state_reg[1]\(1 downto 0) => \^state_reg[0]_rep\(1 downto 0), \state_reg[1]_0\(0) => aw_cmd_fsm_0_n_8, \state_reg[1]_rep\ => cmd_translator_0_n_12, \wrap_cnt_r_reg[3]\ => \wrap_cnt_r_reg[3]\, wrap_next_pending => wrap_next_pending, \wrap_second_len_r_reg[3]\(3 downto 0) => \^wrap_second_len_r_reg[3]\(3 downto 0), \wrap_second_len_r_reg[3]_0\(2 downto 1) => D(1 downto 0), \wrap_second_len_r_reg[3]_0\(0) => wrap_cnt(0), \wrap_second_len_r_reg[3]_1\(3 downto 1) => \wrap_second_len_r_reg[3]_0\(2 downto 0), \wrap_second_len_r_reg[3]_1\(0) => \wrap_cmd_0/wrap_second_len\(0) ); \s_awid_r_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(20), Q => \in\(4), R => '0' ); \s_awid_r_reg[10]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(30), Q => \in\(14), R => '0' ); \s_awid_r_reg[11]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(31), Q => \in\(15), R => '0' ); \s_awid_r_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(21), Q => \in\(5), R => '0' ); \s_awid_r_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(22), Q => \in\(6), R => '0' ); \s_awid_r_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(23), Q => \in\(7), R => '0' ); \s_awid_r_reg[4]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(24), Q => \in\(8), R => '0' ); \s_awid_r_reg[5]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(25), Q => \in\(9), R => '0' ); \s_awid_r_reg[6]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(26), Q => \in\(10), R => '0' ); \s_awid_r_reg[7]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(27), Q => \in\(11), R => '0' ); \s_awid_r_reg[8]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(28), Q => \in\(12), R => '0' ); \s_awid_r_reg[9]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(29), Q => \in\(13), R => '0' ); \s_awlen_r_reg[0]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(16), Q => \in\(0), R => '0' ); \s_awlen_r_reg[1]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(17), Q => \in\(1), R => '0' ); \s_awlen_r_reg[2]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(18), Q => \in\(2), R => '0' ); \s_awlen_r_reg[3]\: unisim.vcomponents.FDRE port map ( C => aclk, CE => '1', D => Q(19), Q => \in\(3), R => '0' ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s is port ( s_axi_rvalid : out STD_LOGIC; s_axi_awready : out STD_LOGIC; Q : out STD_LOGIC_VECTOR ( 22 downto 0 ); s_axi_arready : out STD_LOGIC; \m_axi_arprot[2]\ : out STD_LOGIC_VECTOR ( 22 downto 0 ); s_axi_bvalid : out STD_LOGIC; \s_axi_bid[11]\ : out STD_LOGIC_VECTOR ( 13 downto 0 ); \s_axi_rid[11]\ : out STD_LOGIC_VECTOR ( 46 downto 0 ); m_axi_awvalid : out STD_LOGIC; m_axi_bready : out STD_LOGIC; m_axi_arvalid : out STD_LOGIC; m_axi_rready : out STD_LOGIC; m_axi_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 ); m_axi_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 ); m_axi_awready : in STD_LOGIC; m_axi_arready : in STD_LOGIC; s_axi_rready : in STD_LOGIC; aclk : in STD_LOGIC; \in\ : in STD_LOGIC_VECTOR ( 33 downto 0 ); s_axi_awid : in STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_awsize : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 ); m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_arid : in STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_arsize : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_awvalid : in STD_LOGIC; m_axi_bvalid : in STD_LOGIC; m_axi_rvalid : in STD_LOGIC; s_axi_bready : in STD_LOGIC; s_axi_arvalid : in STD_LOGIC; aresetn : in STD_LOGIC ); attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s : entity is "axi_protocol_converter_v2_1_17_b2s"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s is signal \RD.ar_channel_0_n_0\ : STD_LOGIC; signal \RD.ar_channel_0_n_10\ : STD_LOGIC; signal \RD.ar_channel_0_n_11\ : STD_LOGIC; signal \RD.ar_channel_0_n_16\ : STD_LOGIC; signal \RD.ar_channel_0_n_3\ : STD_LOGIC; signal \RD.ar_channel_0_n_4\ : STD_LOGIC; signal \RD.ar_channel_0_n_46\ : STD_LOGIC; signal \RD.ar_channel_0_n_47\ : STD_LOGIC; signal \RD.ar_channel_0_n_48\ : STD_LOGIC; signal \RD.ar_channel_0_n_49\ : STD_LOGIC; signal \RD.ar_channel_0_n_5\ : STD_LOGIC; signal \RD.r_channel_0_n_0\ : STD_LOGIC; signal \RD.r_channel_0_n_1\ : STD_LOGIC; signal SI_REG_n_132 : STD_LOGIC; signal SI_REG_n_133 : STD_LOGIC; signal SI_REG_n_134 : STD_LOGIC; signal SI_REG_n_135 : STD_LOGIC; signal SI_REG_n_136 : STD_LOGIC; signal SI_REG_n_137 : STD_LOGIC; signal SI_REG_n_138 : STD_LOGIC; signal SI_REG_n_139 : STD_LOGIC; signal SI_REG_n_140 : STD_LOGIC; signal SI_REG_n_141 : STD_LOGIC; signal SI_REG_n_142 : STD_LOGIC; signal SI_REG_n_143 : STD_LOGIC; signal SI_REG_n_149 : STD_LOGIC; signal SI_REG_n_153 : STD_LOGIC; signal SI_REG_n_154 : STD_LOGIC; signal SI_REG_n_155 : STD_LOGIC; signal SI_REG_n_156 : STD_LOGIC; signal SI_REG_n_157 : STD_LOGIC; signal SI_REG_n_161 : STD_LOGIC; signal SI_REG_n_165 : STD_LOGIC; signal SI_REG_n_166 : STD_LOGIC; signal SI_REG_n_167 : STD_LOGIC; signal SI_REG_n_168 : STD_LOGIC; signal SI_REG_n_169 : STD_LOGIC; signal SI_REG_n_170 : STD_LOGIC; signal SI_REG_n_171 : STD_LOGIC; signal SI_REG_n_172 : STD_LOGIC; signal SI_REG_n_173 : STD_LOGIC; signal SI_REG_n_174 : STD_LOGIC; signal SI_REG_n_175 : STD_LOGIC; signal SI_REG_n_176 : STD_LOGIC; signal SI_REG_n_177 : STD_LOGIC; signal SI_REG_n_178 : STD_LOGIC; signal SI_REG_n_179 : STD_LOGIC; signal SI_REG_n_180 : STD_LOGIC; signal SI_REG_n_181 : STD_LOGIC; signal SI_REG_n_182 : STD_LOGIC; signal SI_REG_n_26 : STD_LOGIC; signal SI_REG_n_64 : STD_LOGIC; signal SI_REG_n_8 : STD_LOGIC; signal SI_REG_n_82 : STD_LOGIC; signal \WR.aw_channel_0_n_0\ : STD_LOGIC; signal \WR.aw_channel_0_n_10\ : STD_LOGIC; signal \WR.aw_channel_0_n_15\ : STD_LOGIC; signal \WR.aw_channel_0_n_3\ : STD_LOGIC; signal \WR.aw_channel_0_n_4\ : STD_LOGIC; signal \WR.aw_channel_0_n_47\ : STD_LOGIC; signal \WR.aw_channel_0_n_48\ : STD_LOGIC; signal \WR.aw_channel_0_n_49\ : STD_LOGIC; signal \WR.aw_channel_0_n_50\ : STD_LOGIC; signal \WR.aw_channel_0_n_9\ : STD_LOGIC; signal \WR.b_channel_0_n_1\ : STD_LOGIC; signal \WR.b_channel_0_n_2\ : STD_LOGIC; signal \ar.ar_pipe/m_valid_i0\ : STD_LOGIC; signal \ar.ar_pipe/p_1_in\ : STD_LOGIC; signal \ar.ar_pipe/s_ready_i0\ : STD_LOGIC; signal \ar_cmd_fsm_0/state\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal areset_d1 : STD_LOGIC; signal areset_d1_i_1_n_0 : STD_LOGIC; signal \aw.aw_pipe/p_1_in\ : STD_LOGIC; signal \aw_cmd_fsm_0/state\ : STD_LOGIC_VECTOR ( 1 downto 0 ); signal axaddr_incr : STD_LOGIC_VECTOR ( 11 downto 0 ); signal b_awid : STD_LOGIC_VECTOR ( 11 downto 0 ); signal b_awlen : STD_LOGIC_VECTOR ( 3 downto 0 ); signal b_push : STD_LOGIC; signal \cmd_translator_0/wrap_cmd_0/axaddr_offset\ : STD_LOGIC_VECTOR ( 3 downto 0 ); signal \cmd_translator_0/wrap_cmd_0/axaddr_offset_0\ : STD_LOGIC_VECTOR ( 3 downto 0 ); signal \cmd_translator_0/wrap_cmd_0/axaddr_offset_r\ : STD_LOGIC_VECTOR ( 3 downto 0 ); signal \cmd_translator_0/wrap_cmd_0/axaddr_offset_r_2\ : STD_LOGIC_VECTOR ( 3 downto 0 ); signal \cmd_translator_0/wrap_cmd_0/wrap_second_len\ : STD_LOGIC_VECTOR ( 3 downto 1 ); signal \cmd_translator_0/wrap_cmd_0/wrap_second_len_1\ : STD_LOGIC_VECTOR ( 3 downto 1 ); signal \cmd_translator_0/wrap_cmd_0/wrap_second_len_r\ : STD_LOGIC_VECTOR ( 3 downto 0 ); signal \cmd_translator_0/wrap_cmd_0/wrap_second_len_r_3\ : STD_LOGIC_VECTOR ( 3 downto 0 ); signal r_rlast : STD_LOGIC; signal s_arid : STD_LOGIC_VECTOR ( 11 downto 0 ); signal s_arid_r : STD_LOGIC_VECTOR ( 11 downto 0 ); signal s_awid : STD_LOGIC_VECTOR ( 11 downto 0 ); signal \^s_axi_arready\ : STD_LOGIC; signal si_rs_araddr : STD_LOGIC_VECTOR ( 11 downto 0 ); signal si_rs_arburst : STD_LOGIC_VECTOR ( 1 to 1 ); signal si_rs_arlen : STD_LOGIC_VECTOR ( 3 downto 0 ); signal si_rs_arsize : STD_LOGIC_VECTOR ( 1 downto 0 ); signal si_rs_arvalid : STD_LOGIC; signal si_rs_awaddr : STD_LOGIC_VECTOR ( 11 downto 0 ); signal si_rs_awburst : STD_LOGIC_VECTOR ( 1 to 1 ); signal si_rs_awlen : STD_LOGIC_VECTOR ( 3 downto 0 ); signal si_rs_awsize : STD_LOGIC_VECTOR ( 1 downto 0 ); signal si_rs_awvalid : STD_LOGIC; signal si_rs_bid : STD_LOGIC_VECTOR ( 11 downto 0 ); signal si_rs_bready : STD_LOGIC; signal si_rs_bresp : STD_LOGIC_VECTOR ( 1 downto 0 ); signal si_rs_bvalid : STD_LOGIC; signal si_rs_rdata : STD_LOGIC_VECTOR ( 31 downto 0 ); signal si_rs_rid : STD_LOGIC_VECTOR ( 11 downto 0 ); signal si_rs_rlast : STD_LOGIC; signal si_rs_rready : STD_LOGIC; signal si_rs_rresp : STD_LOGIC_VECTOR ( 1 downto 0 ); signal wrap_cnt : STD_LOGIC_VECTOR ( 3 downto 2 ); begin s_axi_arready <= \^s_axi_arready\; \RD.ar_channel_0\: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_ar_channel port map ( D(2 downto 0) => \cmd_translator_0/wrap_cmd_0/wrap_second_len\(3 downto 1), E(0) => \ar.ar_pipe/p_1_in\, O(3) => SI_REG_n_140, O(2) => SI_REG_n_141, O(1) => SI_REG_n_142, O(0) => SI_REG_n_143, Q(31 downto 20) => s_arid(11 downto 0), Q(19 downto 16) => si_rs_arlen(3 downto 0), Q(15) => si_rs_arburst(1), Q(14) => SI_REG_n_82, Q(13 downto 12) => si_rs_arsize(1 downto 0), Q(11 downto 0) => si_rs_araddr(11 downto 0), S(3) => \RD.ar_channel_0_n_46\, S(2) => \RD.ar_channel_0_n_47\, S(1) => \RD.ar_channel_0_n_48\, S(0) => \RD.ar_channel_0_n_49\, aclk => aclk, areset_d1 => areset_d1, axaddr_offset(2) => \cmd_translator_0/wrap_cmd_0/axaddr_offset\(3), axaddr_offset(1 downto 0) => \cmd_translator_0/wrap_cmd_0/axaddr_offset\(1 downto 0), \axaddr_offset_r_reg[2]\(0) => \cmd_translator_0/wrap_cmd_0/axaddr_offset\(2), \axaddr_offset_r_reg[3]\(2) => \cmd_translator_0/wrap_cmd_0/axaddr_offset_r\(3), \axaddr_offset_r_reg[3]\(1 downto 0) => \cmd_translator_0/wrap_cmd_0/axaddr_offset_r\(1 downto 0), \axaddr_offset_r_reg[3]_0\ => SI_REG_n_161, \axaddr_offset_r_reg[3]_1\ => SI_REG_n_165, \cnt_read_reg[2]_rep__0\ => \RD.r_channel_0_n_1\, m_axi_araddr(11 downto 0) => m_axi_araddr(11 downto 0), m_axi_arready => m_axi_arready, m_axi_arvalid => m_axi_arvalid, \m_payload_i_reg[0]\ => \RD.ar_channel_0_n_4\, \m_payload_i_reg[0]_0\ => \RD.ar_channel_0_n_5\, \m_payload_i_reg[3]\(3) => SI_REG_n_132, \m_payload_i_reg[3]\(2) => SI_REG_n_133, \m_payload_i_reg[3]\(1) => SI_REG_n_134, \m_payload_i_reg[3]\(0) => SI_REG_n_135, \m_payload_i_reg[47]\ => SI_REG_n_64, \m_payload_i_reg[47]_0\ => SI_REG_n_167, \m_payload_i_reg[5]\ => SI_REG_n_166, \m_payload_i_reg[6]\(6) => SI_REG_n_176, \m_payload_i_reg[6]\(5) => SI_REG_n_177, \m_payload_i_reg[6]\(4) => SI_REG_n_178, \m_payload_i_reg[6]\(3) => SI_REG_n_179, \m_payload_i_reg[6]\(2) => SI_REG_n_180, \m_payload_i_reg[6]\(1) => SI_REG_n_181, \m_payload_i_reg[6]\(0) => SI_REG_n_182, \m_payload_i_reg[7]\(3) => SI_REG_n_136, \m_payload_i_reg[7]\(2) => SI_REG_n_137, \m_payload_i_reg[7]\(1) => SI_REG_n_138, \m_payload_i_reg[7]\(0) => SI_REG_n_139, m_valid_i0 => \ar.ar_pipe/m_valid_i0\, \r_arid_r_reg[11]\(11 downto 0) => s_arid_r(11 downto 0), r_push_r_reg => \RD.ar_channel_0_n_3\, r_rlast => r_rlast, s_axi_arvalid => s_axi_arvalid, s_ready_i0 => \ar.ar_pipe/s_ready_i0\, s_ready_i_reg => \^s_axi_arready\, si_rs_arvalid => si_rs_arvalid, \state_reg[0]_rep\(1 downto 0) => \ar_cmd_fsm_0/state\(1 downto 0), \wrap_boundary_axaddr_r_reg[11]\ => \RD.ar_channel_0_n_0\, \wrap_cnt_r_reg[3]\ => \RD.ar_channel_0_n_10\, \wrap_cnt_r_reg[3]_0\ => \RD.ar_channel_0_n_11\, \wrap_cnt_r_reg[3]_1\ => \RD.ar_channel_0_n_16\, \wrap_second_len_r_reg[3]\(3 downto 0) => \cmd_translator_0/wrap_cmd_0/wrap_second_len_r\(3 downto 0), \wrap_second_len_r_reg[3]_0\(1) => SI_REG_n_156, \wrap_second_len_r_reg[3]_0\(0) => SI_REG_n_157 ); \RD.r_channel_0\: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_r_channel port map ( D(11 downto 0) => s_arid_r(11 downto 0), aclk => aclk, areset_d1 => areset_d1, \in\(33 downto 0) => \in\(33 downto 0), m_axi_rready => m_axi_rready, m_axi_rvalid => m_axi_rvalid, m_valid_i_reg => \RD.r_channel_0_n_0\, \out\(33 downto 32) => si_rs_rresp(1 downto 0), \out\(31 downto 0) => si_rs_rdata(31 downto 0), r_rlast => r_rlast, s_ready_i_reg => SI_REG_n_168, si_rs_rready => si_rs_rready, \skid_buffer_reg[46]\(12 downto 1) => si_rs_rid(11 downto 0), \skid_buffer_reg[46]\(0) => si_rs_rlast, \state_reg[1]_rep\ => \RD.r_channel_0_n_1\, \state_reg[1]_rep_0\ => \RD.ar_channel_0_n_3\ ); SI_REG: entity work.zybo_zynq_design_auto_pc_0_axi_register_slice_v2_1_17_axi_register_slice port map ( D(1 downto 0) => wrap_cnt(3 downto 2), E(0) => \aw.aw_pipe/p_1_in\, O(3) => SI_REG_n_140, O(2) => SI_REG_n_141, O(1) => SI_REG_n_142, O(0) => SI_REG_n_143, Q(54 downto 43) => s_awid(11 downto 0), Q(42 downto 39) => si_rs_awlen(3 downto 0), Q(38) => si_rs_awburst(1), Q(37) => SI_REG_n_26, Q(36 downto 35) => si_rs_awsize(1 downto 0), Q(34 downto 12) => Q(22 downto 0), Q(11 downto 0) => si_rs_awaddr(11 downto 0), S(3) => \WR.aw_channel_0_n_47\, S(2) => \WR.aw_channel_0_n_48\, S(1) => \WR.aw_channel_0_n_49\, S(0) => \WR.aw_channel_0_n_50\, aclk => aclk, aresetn => aresetn, axaddr_incr(11 downto 0) => axaddr_incr(11 downto 0), \axaddr_incr_reg[3]\(3) => SI_REG_n_132, \axaddr_incr_reg[3]\(2) => SI_REG_n_133, \axaddr_incr_reg[3]\(1) => SI_REG_n_134, \axaddr_incr_reg[3]\(0) => SI_REG_n_135, \axaddr_incr_reg[7]\(3) => SI_REG_n_136, \axaddr_incr_reg[7]\(2) => SI_REG_n_137, \axaddr_incr_reg[7]\(1) => SI_REG_n_138, \axaddr_incr_reg[7]\(0) => SI_REG_n_139, axaddr_offset(2) => \cmd_translator_0/wrap_cmd_0/axaddr_offset_0\(3), axaddr_offset(1 downto 0) => \cmd_translator_0/wrap_cmd_0/axaddr_offset_0\(1 downto 0), axaddr_offset_0(2) => \cmd_translator_0/wrap_cmd_0/axaddr_offset\(3), axaddr_offset_0(1 downto 0) => \cmd_translator_0/wrap_cmd_0/axaddr_offset\(1 downto 0), \axaddr_offset_r_reg[2]\ => SI_REG_n_154, \axaddr_offset_r_reg[2]_0\ => SI_REG_n_166, \axaddr_offset_r_reg[2]_1\(0) => \cmd_translator_0/wrap_cmd_0/axaddr_offset_0\(2), \axaddr_offset_r_reg[2]_2\ => \WR.aw_channel_0_n_15\, \axaddr_offset_r_reg[2]_3\(0) => \cmd_translator_0/wrap_cmd_0/axaddr_offset\(2), \axaddr_offset_r_reg[2]_4\ => \RD.ar_channel_0_n_16\, \axaddr_offset_r_reg[3]\(2) => \cmd_translator_0/wrap_cmd_0/axaddr_offset_r_2\(3), \axaddr_offset_r_reg[3]\(1 downto 0) => \cmd_translator_0/wrap_cmd_0/axaddr_offset_r_2\(1 downto 0), \axaddr_offset_r_reg[3]_0\ => \WR.aw_channel_0_n_10\, \axaddr_offset_r_reg[3]_1\(2) => \cmd_translator_0/wrap_cmd_0/axaddr_offset_r\(3), \axaddr_offset_r_reg[3]_1\(1 downto 0) => \cmd_translator_0/wrap_cmd_0/axaddr_offset_r\(1 downto 0), \axaddr_offset_r_reg[3]_2\ => \RD.ar_channel_0_n_11\, \axlen_cnt_reg[3]\ => SI_REG_n_8, \axlen_cnt_reg[3]_0\ => SI_REG_n_64, b_push => b_push, \cnt_read_reg[2]_rep__0\ => SI_REG_n_168, \cnt_read_reg[4]\(33 downto 32) => si_rs_rresp(1 downto 0), \cnt_read_reg[4]\(31 downto 0) => si_rs_rdata(31 downto 0), \cnt_read_reg[4]_rep__0\ => \RD.r_channel_0_n_0\, \m_payload_i_reg[3]\(3) => \RD.ar_channel_0_n_46\, \m_payload_i_reg[3]\(2) => \RD.ar_channel_0_n_47\, \m_payload_i_reg[3]\(1) => \RD.ar_channel_0_n_48\, \m_payload_i_reg[3]\(0) => \RD.ar_channel_0_n_49\, m_valid_i0 => \ar.ar_pipe/m_valid_i0\, m_valid_i_reg(0) => \ar.ar_pipe/p_1_in\, next_pending_r_reg => SI_REG_n_155, next_pending_r_reg_0 => SI_REG_n_167, \out\(11 downto 0) => si_rs_bid(11 downto 0), r_push_r_reg(12 downto 1) => si_rs_rid(11 downto 0), r_push_r_reg(0) => si_rs_rlast, \s_arid_r_reg[11]\(54 downto 43) => s_arid(11 downto 0), \s_arid_r_reg[11]\(42 downto 39) => si_rs_arlen(3 downto 0), \s_arid_r_reg[11]\(38) => si_rs_arburst(1), \s_arid_r_reg[11]\(37) => SI_REG_n_82, \s_arid_r_reg[11]\(36 downto 35) => si_rs_arsize(1 downto 0), \s_arid_r_reg[11]\(34 downto 12) => \m_axi_arprot[2]\(22 downto 0), \s_arid_r_reg[11]\(11 downto 0) => si_rs_araddr(11 downto 0), s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0), s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0), s_axi_arid(11 downto 0) => s_axi_arid(11 downto 0), s_axi_arlen(3 downto 0) => s_axi_arlen(3 downto 0), s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0), s_axi_arready => \^s_axi_arready\, s_axi_arsize(1 downto 0) => s_axi_arsize(1 downto 0), s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0), s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0), s_axi_awid(11 downto 0) => s_axi_awid(11 downto 0), s_axi_awlen(3 downto 0) => s_axi_awlen(3 downto 0), s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0), s_axi_awready => s_axi_awready, s_axi_awsize(1 downto 0) => s_axi_awsize(1 downto 0), s_axi_awvalid => s_axi_awvalid, \s_axi_bid[11]\(13 downto 0) => \s_axi_bid[11]\(13 downto 0), s_axi_bready => s_axi_bready, s_axi_bvalid => s_axi_bvalid, \s_axi_rid[11]\(46 downto 0) => \s_axi_rid[11]\(46 downto 0), s_axi_rready => s_axi_rready, s_axi_rvalid => s_axi_rvalid, \s_bresp_acc_reg[1]\(1 downto 0) => si_rs_bresp(1 downto 0), s_ready_i0 => \ar.ar_pipe/s_ready_i0\, si_rs_arvalid => si_rs_arvalid, si_rs_awvalid => si_rs_awvalid, si_rs_bready => si_rs_bready, si_rs_bvalid => si_rs_bvalid, si_rs_rready => si_rs_rready, \state_reg[0]_rep\ => \WR.aw_channel_0_n_4\, \state_reg[0]_rep_0\ => \RD.ar_channel_0_n_5\, \state_reg[1]\(1 downto 0) => \aw_cmd_fsm_0/state\(1 downto 0), \state_reg[1]_0\(1 downto 0) => \ar_cmd_fsm_0/state\(1 downto 0), \state_reg[1]_rep\ => \WR.aw_channel_0_n_0\, \state_reg[1]_rep_0\ => \WR.aw_channel_0_n_3\, \state_reg[1]_rep_1\ => \RD.ar_channel_0_n_0\, \state_reg[1]_rep_2\ => \RD.ar_channel_0_n_4\, \wrap_boundary_axaddr_r_reg[6]\(6) => SI_REG_n_169, \wrap_boundary_axaddr_r_reg[6]\(5) => SI_REG_n_170, \wrap_boundary_axaddr_r_reg[6]\(4) => SI_REG_n_171, \wrap_boundary_axaddr_r_reg[6]\(3) => SI_REG_n_172, \wrap_boundary_axaddr_r_reg[6]\(2) => SI_REG_n_173, \wrap_boundary_axaddr_r_reg[6]\(1) => SI_REG_n_174, \wrap_boundary_axaddr_r_reg[6]\(0) => SI_REG_n_175, \wrap_boundary_axaddr_r_reg[6]_0\(6) => SI_REG_n_176, \wrap_boundary_axaddr_r_reg[6]_0\(5) => SI_REG_n_177, \wrap_boundary_axaddr_r_reg[6]_0\(4) => SI_REG_n_178, \wrap_boundary_axaddr_r_reg[6]_0\(3) => SI_REG_n_179, \wrap_boundary_axaddr_r_reg[6]_0\(2) => SI_REG_n_180, \wrap_boundary_axaddr_r_reg[6]_0\(1) => SI_REG_n_181, \wrap_boundary_axaddr_r_reg[6]_0\(0) => SI_REG_n_182, \wrap_cnt_r_reg[2]\ => SI_REG_n_149, \wrap_cnt_r_reg[2]_0\ => SI_REG_n_161, \wrap_cnt_r_reg[3]\ => SI_REG_n_153, \wrap_cnt_r_reg[3]_0\(1) => SI_REG_n_156, \wrap_cnt_r_reg[3]_0\(0) => SI_REG_n_157, \wrap_cnt_r_reg[3]_1\ => SI_REG_n_165, \wrap_second_len_r_reg[1]\ => \WR.aw_channel_0_n_9\, \wrap_second_len_r_reg[1]_0\ => \RD.ar_channel_0_n_10\, \wrap_second_len_r_reg[3]\(2 downto 0) => \cmd_translator_0/wrap_cmd_0/wrap_second_len_1\(3 downto 1), \wrap_second_len_r_reg[3]_0\(2 downto 0) => \cmd_translator_0/wrap_cmd_0/wrap_second_len\(3 downto 1), \wrap_second_len_r_reg[3]_1\(3 downto 0) => \cmd_translator_0/wrap_cmd_0/wrap_second_len_r_3\(3 downto 0), \wrap_second_len_r_reg[3]_2\(3 downto 0) => \cmd_translator_0/wrap_cmd_0/wrap_second_len_r\(3 downto 0) ); \WR.aw_channel_0\: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_aw_channel port map ( D(1 downto 0) => wrap_cnt(3 downto 2), E(0) => \aw.aw_pipe/p_1_in\, Q(31 downto 20) => s_awid(11 downto 0), Q(19 downto 16) => si_rs_awlen(3 downto 0), Q(15) => si_rs_awburst(1), Q(14) => SI_REG_n_26, Q(13 downto 12) => si_rs_awsize(1 downto 0), Q(11 downto 0) => si_rs_awaddr(11 downto 0), S(3) => \WR.aw_channel_0_n_47\, S(2) => \WR.aw_channel_0_n_48\, S(1) => \WR.aw_channel_0_n_49\, S(0) => \WR.aw_channel_0_n_50\, aclk => aclk, areset_d1 => areset_d1, axaddr_incr(11 downto 0) => axaddr_incr(11 downto 0), axaddr_offset(2) => \cmd_translator_0/wrap_cmd_0/axaddr_offset_0\(3), axaddr_offset(1 downto 0) => \cmd_translator_0/wrap_cmd_0/axaddr_offset_0\(1 downto 0), \axaddr_offset_r_reg[2]\(0) => \cmd_translator_0/wrap_cmd_0/axaddr_offset_0\(2), \axaddr_offset_r_reg[3]\(2) => \cmd_translator_0/wrap_cmd_0/axaddr_offset_r_2\(3), \axaddr_offset_r_reg[3]\(1 downto 0) => \cmd_translator_0/wrap_cmd_0/axaddr_offset_r_2\(1 downto 0), \axaddr_offset_r_reg[3]_0\ => SI_REG_n_149, \axaddr_offset_r_reg[3]_1\ => SI_REG_n_153, \axlen_cnt_reg[7]\ => \WR.aw_channel_0_n_3\, \axlen_cnt_reg[7]_0\ => \WR.aw_channel_0_n_4\, b_push => b_push, \cnt_read_reg[0]_rep__0\ => \WR.b_channel_0_n_1\, \cnt_read_reg[1]_rep__0\ => \WR.b_channel_0_n_2\, \in\(15 downto 4) => b_awid(11 downto 0), \in\(3 downto 0) => b_awlen(3 downto 0), m_axi_awaddr(11 downto 0) => m_axi_awaddr(11 downto 0), m_axi_awready => m_axi_awready, m_axi_awvalid => m_axi_awvalid, \m_payload_i_reg[47]\ => SI_REG_n_8, \m_payload_i_reg[47]_0\ => SI_REG_n_155, \m_payload_i_reg[5]\ => SI_REG_n_154, \m_payload_i_reg[6]\(6) => SI_REG_n_169, \m_payload_i_reg[6]\(5) => SI_REG_n_170, \m_payload_i_reg[6]\(4) => SI_REG_n_171, \m_payload_i_reg[6]\(3) => SI_REG_n_172, \m_payload_i_reg[6]\(2) => SI_REG_n_173, \m_payload_i_reg[6]\(1) => SI_REG_n_174, \m_payload_i_reg[6]\(0) => SI_REG_n_175, si_rs_awvalid => si_rs_awvalid, \state_reg[0]_rep\(1 downto 0) => \aw_cmd_fsm_0/state\(1 downto 0), \wrap_boundary_axaddr_r_reg[11]\ => \WR.aw_channel_0_n_0\, \wrap_cnt_r_reg[3]\ => \WR.aw_channel_0_n_9\, \wrap_cnt_r_reg[3]_0\ => \WR.aw_channel_0_n_10\, \wrap_cnt_r_reg[3]_1\ => \WR.aw_channel_0_n_15\, \wrap_second_len_r_reg[3]\(3 downto 0) => \cmd_translator_0/wrap_cmd_0/wrap_second_len_r_3\(3 downto 0), \wrap_second_len_r_reg[3]_0\(2 downto 0) => \cmd_translator_0/wrap_cmd_0/wrap_second_len_1\(3 downto 1) ); \WR.b_channel_0\: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_b_channel port map ( aclk => aclk, areset_d1 => areset_d1, b_push => b_push, \cnt_read_reg[0]_rep__0\ => \WR.b_channel_0_n_1\, \cnt_read_reg[1]_rep__0\ => \WR.b_channel_0_n_2\, \in\(15 downto 4) => b_awid(11 downto 0), \in\(3 downto 0) => b_awlen(3 downto 0), m_axi_bready => m_axi_bready, m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0), m_axi_bvalid => m_axi_bvalid, \out\(11 downto 0) => si_rs_bid(11 downto 0), si_rs_bready => si_rs_bready, si_rs_bvalid => si_rs_bvalid, \skid_buffer_reg[1]\(1 downto 0) => si_rs_bresp(1 downto 0) ); areset_d1_i_1: unisim.vcomponents.LUT1 generic map( INIT => X"1" ) port map ( I0 => aresetn, O => areset_d1_i_1_n_0 ); areset_d1_reg: unisim.vcomponents.FDRE generic map( INIT => '0' ) port map ( C => aclk, CE => '1', D => areset_d1_i_1_n_0, Q => areset_d1, R => '0' ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter is port ( aclk : in STD_LOGIC; aresetn : in STD_LOGIC; s_axi_awid : in STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 ); s_axi_awvalid : in STD_LOGIC; s_axi_awready : out STD_LOGIC; s_axi_wid : in STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_wlast : in STD_LOGIC; s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 ); s_axi_wvalid : in STD_LOGIC; s_axi_wready : out STD_LOGIC; s_axi_bid : out STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 ); s_axi_bvalid : out STD_LOGIC; s_axi_bready : in STD_LOGIC; s_axi_arid : in STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 ); s_axi_arvalid : in STD_LOGIC; s_axi_arready : out STD_LOGIC; s_axi_rid : out STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_rlast : out STD_LOGIC; s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 ); s_axi_rvalid : out STD_LOGIC; s_axi_rready : in STD_LOGIC; m_axi_awid : out STD_LOGIC_VECTOR ( 11 downto 0 ); m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 ); m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 ); m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 ); m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 ); m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 ); m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 ); m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 ); m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 ); m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 ); m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 ); m_axi_awvalid : out STD_LOGIC; m_axi_awready : in STD_LOGIC; m_axi_wid : out STD_LOGIC_VECTOR ( 11 downto 0 ); m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 ); m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 ); m_axi_wlast : out STD_LOGIC; m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 ); m_axi_wvalid : out STD_LOGIC; m_axi_wready : in STD_LOGIC; m_axi_bid : in STD_LOGIC_VECTOR ( 11 downto 0 ); m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 ); m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 ); m_axi_bvalid : in STD_LOGIC; m_axi_bready : out STD_LOGIC; m_axi_arid : out STD_LOGIC_VECTOR ( 11 downto 0 ); m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 ); m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 ); m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 ); m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 ); m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 ); m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 ); m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 ); m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 ); m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 ); m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 ); m_axi_arvalid : out STD_LOGIC; m_axi_arready : in STD_LOGIC; m_axi_rid : in STD_LOGIC_VECTOR ( 11 downto 0 ); m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 ); m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 ); m_axi_rlast : in STD_LOGIC; m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 ); m_axi_rvalid : in STD_LOGIC; m_axi_rready : out STD_LOGIC ); attribute C_AXI_ADDR_WIDTH : integer; attribute C_AXI_ADDR_WIDTH of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 32; attribute C_AXI_ARUSER_WIDTH : integer; attribute C_AXI_ARUSER_WIDTH of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 1; attribute C_AXI_AWUSER_WIDTH : integer; attribute C_AXI_AWUSER_WIDTH of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 1; attribute C_AXI_BUSER_WIDTH : integer; attribute C_AXI_BUSER_WIDTH of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 1; attribute C_AXI_DATA_WIDTH : integer; attribute C_AXI_DATA_WIDTH of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 32; attribute C_AXI_ID_WIDTH : integer; attribute C_AXI_ID_WIDTH of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 12; attribute C_AXI_RUSER_WIDTH : integer; attribute C_AXI_RUSER_WIDTH of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 1; attribute C_AXI_SUPPORTS_READ : integer; attribute C_AXI_SUPPORTS_READ of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 1; attribute C_AXI_SUPPORTS_USER_SIGNALS : integer; attribute C_AXI_SUPPORTS_USER_SIGNALS of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 0; attribute C_AXI_SUPPORTS_WRITE : integer; attribute C_AXI_SUPPORTS_WRITE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 1; attribute C_AXI_WUSER_WIDTH : integer; attribute C_AXI_WUSER_WIDTH of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 1; attribute C_FAMILY : string; attribute C_FAMILY of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is "zynq"; attribute C_IGNORE_ID : integer; attribute C_IGNORE_ID of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 0; attribute C_M_AXI_PROTOCOL : integer; attribute C_M_AXI_PROTOCOL of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 2; attribute C_S_AXI_PROTOCOL : integer; attribute C_S_AXI_PROTOCOL of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 1; attribute C_TRANSLATION_MODE : integer; attribute C_TRANSLATION_MODE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 2; attribute DowngradeIPIdentifiedWarnings : string; attribute DowngradeIPIdentifiedWarnings of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is "yes"; attribute ORIG_REF_NAME : string; attribute ORIG_REF_NAME of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is "axi_protocol_converter_v2_1_17_axi_protocol_converter"; attribute P_AXI3 : integer; attribute P_AXI3 of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 1; attribute P_AXI4 : integer; attribute P_AXI4 of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 0; attribute P_AXILITE : integer; attribute P_AXILITE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 2; attribute P_AXILITE_SIZE : string; attribute P_AXILITE_SIZE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is "3'b010"; attribute P_CONVERSION : integer; attribute P_CONVERSION of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 2; attribute P_DECERR : string; attribute P_DECERR of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is "2'b11"; attribute P_INCR : string; attribute P_INCR of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is "2'b01"; attribute P_PROTECTION : integer; attribute P_PROTECTION of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is 1; attribute P_SLVERR : string; attribute P_SLVERR of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter : entity is "2'b10"; end zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter; architecture STRUCTURE of zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter is signal \<const0>\ : STD_LOGIC; signal \<const1>\ : STD_LOGIC; signal \^m_axi_wready\ : STD_LOGIC; signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 ); signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 ); signal \^s_axi_wvalid\ : STD_LOGIC; begin \^m_axi_wready\ <= m_axi_wready; \^s_axi_wdata\(31 downto 0) <= s_axi_wdata(31 downto 0); \^s_axi_wstrb\(3 downto 0) <= s_axi_wstrb(3 downto 0); \^s_axi_wvalid\ <= s_axi_wvalid; m_axi_arburst(1) <= \<const0>\; m_axi_arburst(0) <= \<const1>\; m_axi_arcache(3) <= \<const0>\; m_axi_arcache(2) <= \<const0>\; m_axi_arcache(1) <= \<const0>\; m_axi_arcache(0) <= \<const0>\; m_axi_arid(11) <= \<const0>\; m_axi_arid(10) <= \<const0>\; m_axi_arid(9) <= \<const0>\; m_axi_arid(8) <= \<const0>\; m_axi_arid(7) <= \<const0>\; m_axi_arid(6) <= \<const0>\; m_axi_arid(5) <= \<const0>\; m_axi_arid(4) <= \<const0>\; m_axi_arid(3) <= \<const0>\; m_axi_arid(2) <= \<const0>\; m_axi_arid(1) <= \<const0>\; m_axi_arid(0) <= \<const0>\; m_axi_arlen(7) <= \<const0>\; m_axi_arlen(6) <= \<const0>\; m_axi_arlen(5) <= \<const0>\; m_axi_arlen(4) <= \<const0>\; m_axi_arlen(3) <= \<const0>\; m_axi_arlen(2) <= \<const0>\; m_axi_arlen(1) <= \<const0>\; m_axi_arlen(0) <= \<const0>\; m_axi_arlock(0) <= \<const0>\; m_axi_arqos(3) <= \<const0>\; m_axi_arqos(2) <= \<const0>\; m_axi_arqos(1) <= \<const0>\; m_axi_arqos(0) <= \<const0>\; m_axi_arregion(3) <= \<const0>\; m_axi_arregion(2) <= \<const0>\; m_axi_arregion(1) <= \<const0>\; m_axi_arregion(0) <= \<const0>\; m_axi_arsize(2) <= \<const0>\; m_axi_arsize(1) <= \<const1>\; m_axi_arsize(0) <= \<const0>\; m_axi_aruser(0) <= \<const0>\; m_axi_awburst(1) <= \<const0>\; m_axi_awburst(0) <= \<const1>\; m_axi_awcache(3) <= \<const0>\; m_axi_awcache(2) <= \<const0>\; m_axi_awcache(1) <= \<const0>\; m_axi_awcache(0) <= \<const0>\; m_axi_awid(11) <= \<const0>\; m_axi_awid(10) <= \<const0>\; m_axi_awid(9) <= \<const0>\; m_axi_awid(8) <= \<const0>\; m_axi_awid(7) <= \<const0>\; m_axi_awid(6) <= \<const0>\; m_axi_awid(5) <= \<const0>\; m_axi_awid(4) <= \<const0>\; m_axi_awid(3) <= \<const0>\; m_axi_awid(2) <= \<const0>\; m_axi_awid(1) <= \<const0>\; m_axi_awid(0) <= \<const0>\; m_axi_awlen(7) <= \<const0>\; m_axi_awlen(6) <= \<const0>\; m_axi_awlen(5) <= \<const0>\; m_axi_awlen(4) <= \<const0>\; m_axi_awlen(3) <= \<const0>\; m_axi_awlen(2) <= \<const0>\; m_axi_awlen(1) <= \<const0>\; m_axi_awlen(0) <= \<const0>\; m_axi_awlock(0) <= \<const0>\; m_axi_awqos(3) <= \<const0>\; m_axi_awqos(2) <= \<const0>\; m_axi_awqos(1) <= \<const0>\; m_axi_awqos(0) <= \<const0>\; m_axi_awregion(3) <= \<const0>\; m_axi_awregion(2) <= \<const0>\; m_axi_awregion(1) <= \<const0>\; m_axi_awregion(0) <= \<const0>\; m_axi_awsize(2) <= \<const0>\; m_axi_awsize(1) <= \<const1>\; m_axi_awsize(0) <= \<const0>\; m_axi_awuser(0) <= \<const0>\; m_axi_wdata(31 downto 0) <= \^s_axi_wdata\(31 downto 0); m_axi_wid(11) <= \<const0>\; m_axi_wid(10) <= \<const0>\; m_axi_wid(9) <= \<const0>\; m_axi_wid(8) <= \<const0>\; m_axi_wid(7) <= \<const0>\; m_axi_wid(6) <= \<const0>\; m_axi_wid(5) <= \<const0>\; m_axi_wid(4) <= \<const0>\; m_axi_wid(3) <= \<const0>\; m_axi_wid(2) <= \<const0>\; m_axi_wid(1) <= \<const0>\; m_axi_wid(0) <= \<const0>\; m_axi_wlast <= \<const1>\; m_axi_wstrb(3 downto 0) <= \^s_axi_wstrb\(3 downto 0); m_axi_wuser(0) <= \<const0>\; m_axi_wvalid <= \^s_axi_wvalid\; s_axi_buser(0) <= \<const0>\; s_axi_ruser(0) <= \<const0>\; s_axi_wready <= \^m_axi_wready\; GND: unisim.vcomponents.GND port map ( G => \<const0>\ ); VCC: unisim.vcomponents.VCC port map ( P => \<const1>\ ); \gen_axilite.gen_b2s_conv.axilite_b2s\: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_b2s port map ( Q(22 downto 20) => m_axi_awprot(2 downto 0), Q(19 downto 0) => m_axi_awaddr(31 downto 12), aclk => aclk, aresetn => aresetn, \in\(33 downto 32) => m_axi_rresp(1 downto 0), \in\(31 downto 0) => m_axi_rdata(31 downto 0), m_axi_araddr(11 downto 0) => m_axi_araddr(11 downto 0), \m_axi_arprot[2]\(22 downto 20) => m_axi_arprot(2 downto 0), \m_axi_arprot[2]\(19 downto 0) => m_axi_araddr(31 downto 12), m_axi_arready => m_axi_arready, m_axi_arvalid => m_axi_arvalid, m_axi_awaddr(11 downto 0) => m_axi_awaddr(11 downto 0), m_axi_awready => m_axi_awready, m_axi_awvalid => m_axi_awvalid, m_axi_bready => m_axi_bready, m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0), m_axi_bvalid => m_axi_bvalid, m_axi_rready => m_axi_rready, m_axi_rvalid => m_axi_rvalid, s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0), s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0), s_axi_arid(11 downto 0) => s_axi_arid(11 downto 0), s_axi_arlen(3 downto 0) => s_axi_arlen(3 downto 0), s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0), s_axi_arready => s_axi_arready, s_axi_arsize(1 downto 0) => s_axi_arsize(1 downto 0), s_axi_arvalid => s_axi_arvalid, s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0), s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0), s_axi_awid(11 downto 0) => s_axi_awid(11 downto 0), s_axi_awlen(3 downto 0) => s_axi_awlen(3 downto 0), s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0), s_axi_awready => s_axi_awready, s_axi_awsize(1 downto 0) => s_axi_awsize(1 downto 0), s_axi_awvalid => s_axi_awvalid, \s_axi_bid[11]\(13 downto 2) => s_axi_bid(11 downto 0), \s_axi_bid[11]\(1 downto 0) => s_axi_bresp(1 downto 0), s_axi_bready => s_axi_bready, s_axi_bvalid => s_axi_bvalid, \s_axi_rid[11]\(46 downto 35) => s_axi_rid(11 downto 0), \s_axi_rid[11]\(34) => s_axi_rlast, \s_axi_rid[11]\(33 downto 32) => s_axi_rresp(1 downto 0), \s_axi_rid[11]\(31 downto 0) => s_axi_rdata(31 downto 0), s_axi_rready => s_axi_rready, s_axi_rvalid => s_axi_rvalid ); end STRUCTURE; library IEEE; use IEEE.STD_LOGIC_1164.ALL; library UNISIM; use UNISIM.VCOMPONENTS.ALL; entity zybo_zynq_design_auto_pc_0 is port ( aclk : in STD_LOGIC; aresetn : in STD_LOGIC; s_axi_awid : in STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_awvalid : in STD_LOGIC; s_axi_awready : out STD_LOGIC; s_axi_wid : in STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_wlast : in STD_LOGIC; s_axi_wvalid : in STD_LOGIC; s_axi_wready : out STD_LOGIC; s_axi_bid : out STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_bvalid : out STD_LOGIC; s_axi_bready : in STD_LOGIC; s_axi_arid : in STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 ); s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 ); s_axi_arvalid : in STD_LOGIC; s_axi_arready : out STD_LOGIC; s_axi_rid : out STD_LOGIC_VECTOR ( 11 downto 0 ); s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 ); s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 ); s_axi_rlast : out STD_LOGIC; s_axi_rvalid : out STD_LOGIC; s_axi_rready : in STD_LOGIC; m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 ); m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 ); m_axi_awvalid : out STD_LOGIC; m_axi_awready : in STD_LOGIC; m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 ); m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 ); m_axi_wvalid : out STD_LOGIC; m_axi_wready : in STD_LOGIC; m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 ); m_axi_bvalid : in STD_LOGIC; m_axi_bready : out STD_LOGIC; m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 ); m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 ); m_axi_arvalid : out STD_LOGIC; m_axi_arready : in STD_LOGIC; m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 ); m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 ); m_axi_rvalid : in STD_LOGIC; m_axi_rready : out STD_LOGIC ); attribute NotValidForBitStream : boolean; attribute NotValidForBitStream of zybo_zynq_design_auto_pc_0 : entity is true; attribute CHECK_LICENSE_TYPE : string; attribute CHECK_LICENSE_TYPE of zybo_zynq_design_auto_pc_0 : entity is "zybo_zynq_design_auto_pc_0,axi_protocol_converter_v2_1_17_axi_protocol_converter,{}"; attribute DowngradeIPIdentifiedWarnings : string; attribute DowngradeIPIdentifiedWarnings of zybo_zynq_design_auto_pc_0 : entity is "yes"; attribute X_CORE_INFO : string; attribute X_CORE_INFO of zybo_zynq_design_auto_pc_0 : entity is "axi_protocol_converter_v2_1_17_axi_protocol_converter,Vivado 2018.2"; end zybo_zynq_design_auto_pc_0; architecture STRUCTURE of zybo_zynq_design_auto_pc_0 is signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC; signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 ); signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 ); signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 ); signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 ); signal NLW_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 ); signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 ); signal NLW_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 ); signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 ); signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 ); signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 ); signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 ); signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 ); signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 ); signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 ); attribute C_AXI_ADDR_WIDTH : integer; attribute C_AXI_ADDR_WIDTH of inst : label is 32; attribute C_AXI_ARUSER_WIDTH : integer; attribute C_AXI_ARUSER_WIDTH of inst : label is 1; attribute C_AXI_AWUSER_WIDTH : integer; attribute C_AXI_AWUSER_WIDTH of inst : label is 1; attribute C_AXI_BUSER_WIDTH : integer; attribute C_AXI_BUSER_WIDTH of inst : label is 1; attribute C_AXI_DATA_WIDTH : integer; attribute C_AXI_DATA_WIDTH of inst : label is 32; attribute C_AXI_ID_WIDTH : integer; attribute C_AXI_ID_WIDTH of inst : label is 12; attribute C_AXI_RUSER_WIDTH : integer; attribute C_AXI_RUSER_WIDTH of inst : label is 1; attribute C_AXI_SUPPORTS_READ : integer; attribute C_AXI_SUPPORTS_READ of inst : label is 1; attribute C_AXI_SUPPORTS_USER_SIGNALS : integer; attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0; attribute C_AXI_SUPPORTS_WRITE : integer; attribute C_AXI_SUPPORTS_WRITE of inst : label is 1; attribute C_AXI_WUSER_WIDTH : integer; attribute C_AXI_WUSER_WIDTH of inst : label is 1; attribute C_FAMILY : string; attribute C_FAMILY of inst : label is "zynq"; attribute C_IGNORE_ID : integer; attribute C_IGNORE_ID of inst : label is 0; attribute C_M_AXI_PROTOCOL : integer; attribute C_M_AXI_PROTOCOL of inst : label is 2; attribute C_S_AXI_PROTOCOL : integer; attribute C_S_AXI_PROTOCOL of inst : label is 1; attribute C_TRANSLATION_MODE : integer; attribute C_TRANSLATION_MODE of inst : label is 2; attribute DowngradeIPIdentifiedWarnings of inst : label is "yes"; attribute P_AXI3 : integer; attribute P_AXI3 of inst : label is 1; attribute P_AXI4 : integer; attribute P_AXI4 of inst : label is 0; attribute P_AXILITE : integer; attribute P_AXILITE of inst : label is 2; attribute P_AXILITE_SIZE : string; attribute P_AXILITE_SIZE of inst : label is "3'b010"; attribute P_CONVERSION : integer; attribute P_CONVERSION of inst : label is 2; attribute P_DECERR : string; attribute P_DECERR of inst : label is "2'b11"; attribute P_INCR : string; attribute P_INCR of inst : label is "2'b01"; attribute P_PROTECTION : integer; attribute P_PROTECTION of inst : label is 1; attribute P_SLVERR : string; attribute P_SLVERR of inst : label is "2'b10"; attribute X_INTERFACE_INFO : string; attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK"; attribute X_INTERFACE_PARAMETER : string; attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN zybo_zynq_design_processing_system7_0_0_FCLK_CLK0, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN"; attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST"; attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, TYPE INTERCONNECT"; attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY"; attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID"; attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY"; attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID"; attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY"; attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID"; attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY"; attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN zybo_zynq_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0"; attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID"; attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY"; attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID"; attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY"; attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID"; attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY"; attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID"; attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY"; attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID"; attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST"; attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY"; attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 12, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN zybo_zynq_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0"; attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID"; attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST"; attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY"; attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID"; attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR"; attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT"; attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR"; attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT"; attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP"; attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA"; attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP"; attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA"; attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB"; attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR"; attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST"; attribute X_INTERFACE_INFO of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE"; attribute X_INTERFACE_INFO of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID"; attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN"; attribute X_INTERFACE_INFO of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK"; attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT"; attribute X_INTERFACE_INFO of s_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARQOS"; attribute X_INTERFACE_INFO of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE"; attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR"; attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST"; attribute X_INTERFACE_INFO of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE"; attribute X_INTERFACE_INFO of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID"; attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN"; attribute X_INTERFACE_INFO of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK"; attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT"; attribute X_INTERFACE_INFO of s_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWQOS"; attribute X_INTERFACE_INFO of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE"; attribute X_INTERFACE_INFO of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID"; attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP"; attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA"; attribute X_INTERFACE_INFO of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID"; attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP"; attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA"; attribute X_INTERFACE_INFO of s_axi_wid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WID"; attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB"; begin inst: entity work.zybo_zynq_design_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter port map ( aclk => aclk, aresetn => aresetn, m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0), m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0), m_axi_arcache(3 downto 0) => NLW_inst_m_axi_arcache_UNCONNECTED(3 downto 0), m_axi_arid(11 downto 0) => NLW_inst_m_axi_arid_UNCONNECTED(11 downto 0), m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0), m_axi_arlock(0) => NLW_inst_m_axi_arlock_UNCONNECTED(0), m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0), m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0), m_axi_arready => m_axi_arready, m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0), m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0), m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0), m_axi_arvalid => m_axi_arvalid, m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0), m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0), m_axi_awcache(3 downto 0) => NLW_inst_m_axi_awcache_UNCONNECTED(3 downto 0), m_axi_awid(11 downto 0) => NLW_inst_m_axi_awid_UNCONNECTED(11 downto 0), m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0), m_axi_awlock(0) => NLW_inst_m_axi_awlock_UNCONNECTED(0), m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0), m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0), m_axi_awready => m_axi_awready, m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0), m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0), m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0), m_axi_awvalid => m_axi_awvalid, m_axi_bid(11 downto 0) => B"000000000000", m_axi_bready => m_axi_bready, m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0), m_axi_buser(0) => '0', m_axi_bvalid => m_axi_bvalid, m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0), m_axi_rid(11 downto 0) => B"000000000000", m_axi_rlast => '1', m_axi_rready => m_axi_rready, m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0), m_axi_ruser(0) => '0', m_axi_rvalid => m_axi_rvalid, m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0), m_axi_wid(11 downto 0) => NLW_inst_m_axi_wid_UNCONNECTED(11 downto 0), m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED, m_axi_wready => m_axi_wready, m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0), m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0), m_axi_wvalid => m_axi_wvalid, s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0), s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0), s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0), s_axi_arid(11 downto 0) => s_axi_arid(11 downto 0), s_axi_arlen(3 downto 0) => s_axi_arlen(3 downto 0), s_axi_arlock(1 downto 0) => s_axi_arlock(1 downto 0), s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0), s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0), s_axi_arready => s_axi_arready, s_axi_arregion(3 downto 0) => B"0000", s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0), s_axi_aruser(0) => '0', s_axi_arvalid => s_axi_arvalid, s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0), s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0), s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0), s_axi_awid(11 downto 0) => s_axi_awid(11 downto 0), s_axi_awlen(3 downto 0) => s_axi_awlen(3 downto 0), s_axi_awlock(1 downto 0) => s_axi_awlock(1 downto 0), s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0), s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0), s_axi_awready => s_axi_awready, s_axi_awregion(3 downto 0) => B"0000", s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0), s_axi_awuser(0) => '0', s_axi_awvalid => s_axi_awvalid, s_axi_bid(11 downto 0) => s_axi_bid(11 downto 0), s_axi_bready => s_axi_bready, s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0), s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0), s_axi_bvalid => s_axi_bvalid, s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0), s_axi_rid(11 downto 0) => s_axi_rid(11 downto 0), s_axi_rlast => s_axi_rlast, s_axi_rready => s_axi_rready, s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0), s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0), s_axi_rvalid => s_axi_rvalid, s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0), s_axi_wid(11 downto 0) => s_axi_wid(11 downto 0), s_axi_wlast => s_axi_wlast, s_axi_wready => s_axi_wready, s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0), s_axi_wuser(0) => '0', s_axi_wvalid => s_axi_wvalid ); end STRUCTURE;
mit
8d6f7f19aa1e780e1b3a65499935f99d
0.536355
2.547661
false
false
false
false
MartinCura/SistDig-TP4
old/testers/det_angulos_tb.vhd
1
2,715
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; library work; use work.cordic_lib.all; --library ieee_proposed; --use ieee_proposed.float_pkg.all; library floatfixlib; use floatfixlib.float_pkg.all; entity det_angulos_tb is generic( N_BITS_COORD : integer := 32 --- REVISAR ); port( --clk_i: in std_logic; -- Clock general alfa, beta, gama: out t_float := CERO ); --attribute loc: string; --attribute loc of clk_i: signal is "B8"; end; architecture det_angulos_tb_arq of det_angulos_tb is constant PASO_ANG : t_float := "00111111001101000000000000000000"; -- Paso angular ∆φ: 0.703125 grados constant PASO_ANG_R : t_float := PI_PF * PASO_ANG / 180; -- Paso angular en radianes -- Entrada signal clk_t : std_logic := '1'; signal rot_x_ng, rot_y_ng, rot_z_ng, inc_alfa, inc_beta, inc_gama, rst_angs_t, rst_t : std_logic := '0'; -- Salida -- signal rot_ena: std_logic := '0'; -- Enable de rotar signal ena_o: std_logic := '1'; signal rst_angs: std_logic := '0'; signal alfa_aux, beta_aux, gama_aux: t_float := CERO; signal off : std_logic := '0'; begin clk_t <= not clk_t after 5 ns; inc_alfa <= '1' after 20 ns, '0' after 25 ns, '1' after 100 ns, '0' after 105 ns, '1' after 160 ns, '0' after 165 ns; inc_beta <= '1' after 40 ns, '0' after 45 ns, '1' after 100 ns, '0' after 115 ns, '1' after 220 ns, '0' after 225 ns; inc_gama <= '1' after 60 ns, '0' after 65 ns, '1' after 100 ns, '0' after 105 ns, '1' after 160 ns, '0' after 175 ns; rot_x_ng <= '1' after 150 ns; ---rot_y_ng <= ---rot_z_ng <= ena_o <= '0' after 105 ns; rst_angs_t <= '1' after 200 ns, '0' after 205 ns; rst_t <= '1' after 240 ns; off <= '1' after 260 ns; -- *** LEER Y ROTAR *** --- Si hiciéramos rotación constante: --- 3 contadores de pasos angulares en cada eje, --- se multiplican a la velocidad de rotación (lenta o rápida según rot_vel), --- y eso son los 3 ángulos: alfa, beta, gama. rst_angs <= rst_angs_t or rst_t; -- Obtengo los ángulos de rotación para cada eje angles: entity work.det_angulos generic map( C => 1 ) port map( clk_t, ena_o, -- and rot_ena, rst_angs, inc_alfa, inc_beta, inc_gama, rot_x_ng, rot_y_ng, rot_z_ng, alfa_aux, beta_aux, gama_aux ); alfa <= alfa_aux; beta <= beta_aux; gama <= gama_aux; process(clk_t) begin if rising_edge(clk_t) then if off = '0' then report "alfa: " & integer'image(to_integer(to_signed(alfa_aux/PASO_ANG,32))) & " beta: " & integer'image(to_integer(to_signed(beta_aux/PASO_ANG,32))) & " gama: " & integer'image(to_integer(to_signed(gama_aux/PASO_ANG,32))) severity note; end if; end if; end process; end;
gpl-3.0
2ae8ae340fd8e61ad47866ccd4eaca28
0.62574
2.42947
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
vhdl/filter/fir/header.vhdl
1
3,465
library IEEE; use IEEE.std_logic_1164.all; entity inv is port(inb: in STD_logic; outb: out STD_Logic); end inv; architecture structure of inv is begin outb <= not (inb); end structure; library IEEE; use IEEE.std_logic_1164.all; entity nand2 is port(a, b: in STD_logic; outb: out STD_Logic); end nand2; architecture structure of nand2 is begin outb <= not(a and b); end structure; library IEEE; use IEEE.std_logic_1164.all; entity nand3 is port(a, b, c: in STD_logic; outb: out STD_Logic); end nand3 ; architecture structure of nand3 is begin outb <= not(a and b and c); end structure; library IEEE; use IEEE.std_logic_1164.all; entity nand4 is port(a, b, c, d: in STD_logic; outb: out STD_Logic); end nand4 ; architecture structure of nand4 is begin outb <= not(a and b and c and d); end structure; library IEEE; use IEEE.std_logic_1164.all; entity nor2 is port(a, b: in STD_logic; outb: out STD_Logic); end nor2 ; architecture structure of nor2 is begin outb <= not(a or b); end structure; library IEEE; use IEEE.std_logic_1164.all; entity nor3 is port(a, b, c: in STD_logic; outb: out STD_Logic); end nor3 ; architecture structure of nor3 is begin outb <= not(a or b or c); end structure; library IEEE; use IEEE.std_logic_1164.all; entity xor2 is port(a, b: in STD_logic; outb: out STD_Logic); end xor2 ; architecture structure of xor2 is begin outb <= (a xor b); end structure; library IEEE; use IEEE.std_logic_1164.all; entity aoi12 is port(a, b, c: in STD_logic; outb: out STD_Logic); end aoi12 ; architecture structure of aoi12 is begin outb <= not(a or (b and c)); end structure; library IEEE; use IEEE.std_logic_1164.all; entity aoi22 is port(a, b, c, d: in STD_logic; outb: out STD_Logic); end aoi22 ; architecture structure of aoi22 is begin outb <= not((a and b) or (c and d)); end structure; library IEEE; use IEEE.std_logic_1164.all; entity oai12 is port(a, b, c: in STD_logic; outb: out STD_Logic); end oai12; architecture structure of oai12 is begin outb <= not(a and (b or c)); end structure; library IEEE; use IEEE.std_logic_1164.all; entity oai22 is port(a, b, c, d: in STD_logic; outb: out STD_Logic); end oai22; architecture structure of oai22 is begin outb <= not((a or b) and (c or d)); end structure; library IEEE; use IEEE.std_logic_1164.all; entity dff is port(d, gclk, rnot: in STD_logic; q: out STD_Logic); end dff; architecture structure of dff is begin dff_mem: process(gclk,rnot) begin if ( rnot = '0' ) then q <= '0'; elsif ( rising_edge(gclk) ) then q <= d; end if; end process dff_mem; end structure; library IEEE; use IEEE.std_logic_1164.all; entity dff_asyncrsthl is port(d, gclk, asyncrsthl: in STD_logic; q: out STD_Logic); end dff_asyncrsthl; architecture structure of dff_asyncrsthl is begin dff_asyncrsthl_mem: process(gclk, asyncrsthl) begin if( asyncrsthl = '1' ) then q <= '0'; elsif ( rising_edge(gclk) ) then q <= d; end if; end process dff_asyncrsthl_mem; end structure; library IEEE; use IEEE.std_logic_1164.all; entity dff_asyncprehh is port(d, gclk, asyncprehh: in STD_logic; q: out STD_Logic); end dff_asyncprehh; architecture structure of dff_asyncprehh is begin dff_asyncprehh_mem: process(gclk, asyncprehh) begin if( asyncprehh = '1' ) then q <= '1'; elsif ( rising_edge(gclk) ) then q <= d; end if; end process dff_asyncprehh_mem; end structure;
mit
cb880bdf47e03017bf2db69263941fe9
0.689177
2.734807
false
false
false
false
kuba-moo/VHDL-lib
mod_uart_regs.vhd
2
3,969
-- This program is free software: you can redistribute it and/or modify -- it under the terms of the GNU General Public License as published by -- the Free Software Foundation, either version 3 of the License, or -- (at your option) any later version. -- -- This program is distributed in the hope that it will be useful, -- but WITHOUT ANY WARRANTY; without even the implied warranty of -- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the -- GNU General Public License for more details. -- -- You should have received a copy of the GNU General Public License -- along with this program. If not, see <http://www.gnu.org/licenses/> -- -- Copyright (C) 2014 Jakub Kicinski <[email protected]> library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all; use IEEE.STD_LOGIC_UNSIGNED.all; use work.globals.all; -- bundle of uart rx/tx and reg master entity mod_uart_regs is generic (UART_RATE : integer; REQ_SIZE : integer); port (Clk : in std_logic; Rst : in std_logic; RsRx : in std_logic; RsTx : out std_logic; RegBusStart : out reg_bus_t; RegBusEnd : in reg_bus_t); end mod_uart_regs; -- Dependencies: -- uart_rx, freq_generator, uart_tx, reg_master_uart -- -- Operation: -- Create register bus master on UART. -- This is a bundle created for convenience. architecture Behavioral of mod_uart_regs is component uart_rx is generic (FREQUENCY : integer); port (Clk : in std_logic; Rst : in std_logic; RsRx : in std_logic; Byte : out byte_t; Valid : out std_logic); end component; signal RxByte : byte_t; signal RxValid : std_logic; component freq_generator is generic (FREQUENCY : integer; -- target freq CLK_FREQUENCY : integer := FPGA_CLK_FREQ); port (Clk : in std_logic; Rst : in std_logic; Output : out std_logic); end component; signal enTxFreq : std_logic; component uart_tx is port (Clk : in std_logic; Rst : in std_logic; FreqEn : in std_logic; Byte : in std_logic_vector(7 downto 0); Kick : in std_logic; RsTx : out std_logic; Busy : out std_logic); end component; signal TxKick, TxBusy : std_logic; signal TxByte : byte_t; component reg_master_uart is generic (REQ_SIZE : integer); -- #bytes per req port (Clk : in std_logic; Rst : in std_logic; RxByte : in byte_t; RxValid : in std_logic; TxByte : out byte_t; TxKick : out std_logic; TxBusy : in std_logic; BusO : out reg_bus_t; BusI : in reg_bus_t); end component; begin rx : uart_rx generic map(FREQUENCY => UART_RATE) port map(Clk => Clk, Rst => Rst, RsRx => RsRx, Byte => RxByte, Valid => RxValid); tx_freq : freq_generator generic map(FREQUENCY => UART_RATE) port map(Clk, Rst, enTxFreq); tx : uart_tx port map(Clk => Clk, Rst => Rst, FreqEn => enTxFreq, Byte => TxByte, Kick => TxKick, RsTx => RsTx, Busy => TxBusy); master : reg_master_uart generic map(REQ_SIZE => REQ_SIZE) port map(Clk => Clk, Rst => Rst, RxByte => RxByte, RxValid => RxValid, TxByte => TxByte, TxKick => TxKick, TxBusy => TxBusy, BusO => RegBusStart, BusI => RegBusEnd); end Behavioral;
gpl-3.0
aadf862468fa52c8243ca4d30fb0a7dc
0.529101
3.949254
false
false
false
false
varunnagpaal/Digital-Hardware-Modelling
xilinx-vivado-hls/gcd/solution1/syn/vhdl/gcd.vhd
3
12,561
-- ============================================================== -- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC -- Version: 2018.2 -- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved. -- -- =========================================================== library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all; entity gcd is generic ( C_S_AXI_GCD_BUS_ADDR_WIDTH : INTEGER := 6; C_S_AXI_GCD_BUS_DATA_WIDTH : INTEGER := 32 ); port ( ap_clk : IN STD_LOGIC; ap_rst_n : IN STD_LOGIC; s_axi_gcd_bus_AWVALID : IN STD_LOGIC; s_axi_gcd_bus_AWREADY : OUT STD_LOGIC; s_axi_gcd_bus_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_GCD_BUS_ADDR_WIDTH-1 downto 0); s_axi_gcd_bus_WVALID : IN STD_LOGIC; s_axi_gcd_bus_WREADY : OUT STD_LOGIC; s_axi_gcd_bus_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_GCD_BUS_DATA_WIDTH-1 downto 0); s_axi_gcd_bus_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_GCD_BUS_DATA_WIDTH/8-1 downto 0); s_axi_gcd_bus_ARVALID : IN STD_LOGIC; s_axi_gcd_bus_ARREADY : OUT STD_LOGIC; s_axi_gcd_bus_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_GCD_BUS_ADDR_WIDTH-1 downto 0); s_axi_gcd_bus_RVALID : OUT STD_LOGIC; s_axi_gcd_bus_RREADY : IN STD_LOGIC; s_axi_gcd_bus_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_GCD_BUS_DATA_WIDTH-1 downto 0); s_axi_gcd_bus_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0); s_axi_gcd_bus_BVALID : OUT STD_LOGIC; s_axi_gcd_bus_BREADY : IN STD_LOGIC; s_axi_gcd_bus_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0); interrupt : OUT STD_LOGIC ); end; architecture behav of gcd is attribute CORE_GENERATION_INFO : STRING; attribute CORE_GENERATION_INFO of behav : architecture is "gcd,hls_ip_2018_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z010clg400-1,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.429000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=203,HLS_SYN_LUT=285,HLS_VERSION=2018_2}"; constant ap_const_logic_1 : STD_LOGIC := '1'; constant ap_const_logic_0 : STD_LOGIC := '0'; constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001"; constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010"; constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100"; constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000"; constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000"; constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20; constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010"; constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0"; constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011"; constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001"; constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1"; constant ap_const_boolean_1 : BOOLEAN := true; signal ap_rst_n_inv : STD_LOGIC; signal ap_start : STD_LOGIC; signal ap_done : STD_LOGIC; signal ap_idle : STD_LOGIC; signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001"; attribute fsm_encoding : string; attribute fsm_encoding of ap_CS_fsm : signal is "none"; signal ap_CS_fsm_state1 : STD_LOGIC; attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none"; signal ap_ready : STD_LOGIC; signal a : STD_LOGIC_VECTOR (15 downto 0); signal b : STD_LOGIC_VECTOR (15 downto 0); signal pResult_ap_vld : STD_LOGIC; signal b_read_reg_102 : STD_LOGIC_VECTOR (15 downto 0); signal a_read_reg_107 : STD_LOGIC_VECTOR (15 downto 0); signal tmp_3_fu_72_p2 : STD_LOGIC_VECTOR (0 downto 0); signal tmp_3_reg_115 : STD_LOGIC_VECTOR (0 downto 0); signal ap_CS_fsm_state3 : STD_LOGIC; attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none"; signal tmp_2_fu_66_p2 : STD_LOGIC_VECTOR (0 downto 0); signal a_assign_fu_78_p2 : STD_LOGIC_VECTOR (15 downto 0); signal a_assign_reg_121 : STD_LOGIC_VECTOR (15 downto 0); signal b_assign_fu_84_p2 : STD_LOGIC_VECTOR (15 downto 0); signal b_assign_reg_126 : STD_LOGIC_VECTOR (15 downto 0); signal b_assign_1_fu_90_p3 : STD_LOGIC_VECTOR (15 downto 0); signal ap_CS_fsm_state4 : STD_LOGIC; attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none"; signal a_assign_1_fu_96_p3 : STD_LOGIC_VECTOR (15 downto 0); signal p_s_reg_45 : STD_LOGIC_VECTOR (15 downto 0); signal ap_CS_fsm_state2 : STD_LOGIC; attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none"; signal result_reg_56 : STD_LOGIC_VECTOR (15 downto 0); signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0); component gcd_gcd_bus_s_axi IS generic ( C_S_AXI_ADDR_WIDTH : INTEGER; C_S_AXI_DATA_WIDTH : INTEGER ); port ( AWVALID : IN STD_LOGIC; AWREADY : OUT STD_LOGIC; AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0); WVALID : IN STD_LOGIC; WREADY : OUT STD_LOGIC; WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0); WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0); ARVALID : IN STD_LOGIC; ARREADY : OUT STD_LOGIC; ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0); RVALID : OUT STD_LOGIC; RREADY : IN STD_LOGIC; RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0); RRESP : OUT STD_LOGIC_VECTOR (1 downto 0); BVALID : OUT STD_LOGIC; BREADY : IN STD_LOGIC; BRESP : OUT STD_LOGIC_VECTOR (1 downto 0); ACLK : IN STD_LOGIC; ARESET : IN STD_LOGIC; ACLK_EN : IN STD_LOGIC; ap_start : OUT STD_LOGIC; interrupt : OUT STD_LOGIC; ap_ready : IN STD_LOGIC; ap_done : IN STD_LOGIC; ap_idle : IN STD_LOGIC; a : OUT STD_LOGIC_VECTOR (15 downto 0); b : OUT STD_LOGIC_VECTOR (15 downto 0); pResult : IN STD_LOGIC_VECTOR (15 downto 0); pResult_ap_vld : IN STD_LOGIC ); end component; begin gcd_gcd_bus_s_axi_U : component gcd_gcd_bus_s_axi generic map ( C_S_AXI_ADDR_WIDTH => C_S_AXI_GCD_BUS_ADDR_WIDTH, C_S_AXI_DATA_WIDTH => C_S_AXI_GCD_BUS_DATA_WIDTH) port map ( AWVALID => s_axi_gcd_bus_AWVALID, AWREADY => s_axi_gcd_bus_AWREADY, AWADDR => s_axi_gcd_bus_AWADDR, WVALID => s_axi_gcd_bus_WVALID, WREADY => s_axi_gcd_bus_WREADY, WDATA => s_axi_gcd_bus_WDATA, WSTRB => s_axi_gcd_bus_WSTRB, ARVALID => s_axi_gcd_bus_ARVALID, ARREADY => s_axi_gcd_bus_ARREADY, ARADDR => s_axi_gcd_bus_ARADDR, RVALID => s_axi_gcd_bus_RVALID, RREADY => s_axi_gcd_bus_RREADY, RDATA => s_axi_gcd_bus_RDATA, RRESP => s_axi_gcd_bus_RRESP, BVALID => s_axi_gcd_bus_BVALID, BREADY => s_axi_gcd_bus_BREADY, BRESP => s_axi_gcd_bus_BRESP, ACLK => ap_clk, ARESET => ap_rst_n_inv, ACLK_EN => ap_const_logic_1, ap_start => ap_start, interrupt => interrupt, ap_ready => ap_ready, ap_done => ap_done, ap_idle => ap_idle, a => a, b => b, pResult => p_s_reg_45, pResult_ap_vld => pResult_ap_vld); ap_CS_fsm_assign_proc : process(ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (ap_rst_n_inv = '1') then ap_CS_fsm <= ap_ST_fsm_state1; else ap_CS_fsm <= ap_NS_fsm; end if; end if; end process; p_s_reg_45_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_const_logic_1 = ap_CS_fsm_state4)) then p_s_reg_45 <= b_assign_1_fu_90_p3; elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then p_s_reg_45 <= b_read_reg_102; end if; end if; end process; result_reg_56_assign_proc : process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if ((ap_const_logic_1 = ap_CS_fsm_state4)) then result_reg_56 <= a_assign_1_fu_96_p3; elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then result_reg_56 <= a_read_reg_107; end if; end if; end process; process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((tmp_2_fu_66_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then a_assign_reg_121 <= a_assign_fu_78_p2; b_assign_reg_126 <= b_assign_fu_84_p2; tmp_3_reg_115 <= tmp_3_fu_72_p2; end if; end if; end process; process (ap_clk) begin if (ap_clk'event and ap_clk = '1') then if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then a_read_reg_107 <= a; b_read_reg_102 <= b; end if; end if; end process; ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, tmp_2_fu_66_p2) begin case ap_CS_fsm is when ap_ST_fsm_state1 => if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then ap_NS_fsm <= ap_ST_fsm_state2; else ap_NS_fsm <= ap_ST_fsm_state1; end if; when ap_ST_fsm_state2 => ap_NS_fsm <= ap_ST_fsm_state3; when ap_ST_fsm_state3 => if (((tmp_2_fu_66_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then ap_NS_fsm <= ap_ST_fsm_state1; else ap_NS_fsm <= ap_ST_fsm_state4; end if; when ap_ST_fsm_state4 => ap_NS_fsm <= ap_ST_fsm_state3; when others => ap_NS_fsm <= "XXXX"; end case; end process; a_assign_1_fu_96_p3 <= a_assign_reg_121 when (tmp_3_reg_115(0) = '1') else result_reg_56; a_assign_fu_78_p2 <= std_logic_vector(unsigned(result_reg_56) - unsigned(p_s_reg_45)); ap_CS_fsm_state1 <= ap_CS_fsm(0); ap_CS_fsm_state2 <= ap_CS_fsm(1); ap_CS_fsm_state3 <= ap_CS_fsm(2); ap_CS_fsm_state4 <= ap_CS_fsm(3); ap_done_assign_proc : process(ap_CS_fsm_state3, tmp_2_fu_66_p2) begin if (((tmp_2_fu_66_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then ap_done <= ap_const_logic_1; else ap_done <= ap_const_logic_0; end if; end process; ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1) begin if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then ap_idle <= ap_const_logic_1; else ap_idle <= ap_const_logic_0; end if; end process; ap_ready_assign_proc : process(ap_CS_fsm_state3, tmp_2_fu_66_p2) begin if (((tmp_2_fu_66_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then ap_ready <= ap_const_logic_1; else ap_ready <= ap_const_logic_0; end if; end process; ap_rst_n_inv_assign_proc : process(ap_rst_n) begin ap_rst_n_inv <= not(ap_rst_n); end process; b_assign_1_fu_90_p3 <= p_s_reg_45 when (tmp_3_reg_115(0) = '1') else b_assign_reg_126; b_assign_fu_84_p2 <= std_logic_vector(unsigned(p_s_reg_45) - unsigned(result_reg_56)); pResult_ap_vld_assign_proc : process(ap_CS_fsm_state3, tmp_2_fu_66_p2) begin if (((tmp_2_fu_66_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then pResult_ap_vld <= ap_const_logic_1; else pResult_ap_vld <= ap_const_logic_0; end if; end process; tmp_2_fu_66_p2 <= "1" when (result_reg_56 = p_s_reg_45) else "0"; tmp_3_fu_72_p2 <= "1" when (signed(result_reg_56) > signed(p_s_reg_45)) else "0"; end behav;
mit
5b6cddfaac86ec2a53e5a8d9c8978243
0.558077
3.025289
false
false
false
false
natsutan/NPU
fpga_implement/npu8/npu8.srcs/sources_1/ip/mul16_16/synth/mul16_16.vhd
1
5,672
-- (c) Copyright 1995-2017 Xilinx, Inc. All rights reserved. -- -- This file contains confidential and proprietary information -- of Xilinx, Inc. and is protected under U.S. and -- international copyright and other intellectual property -- laws. -- -- DISCLAIMER -- This disclaimer is not a license and does not grant any -- rights to the materials distributed herewith. Except as -- otherwise provided in a valid license issued to you by -- Xilinx, and to the maximum extent permitted by applicable -- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND -- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES -- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING -- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- -- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and -- (2) Xilinx shall not be liable (whether in contract or tort, -- including negligence, or under any other theory of -- liability) for any loss or damage of any kind or nature -- related to, arising under or in connection with these -- materials, including for any direct, or any indirect, -- special, incidental, or consequential loss or damage -- (including loss of data, profits, goodwill, or any type of -- loss or damage suffered as a result of any action brought -- by a third party) even if such damage or loss was -- reasonably foreseeable or Xilinx had been advised of the -- possibility of the same. -- -- CRITICAL APPLICATIONS -- Xilinx products are not designed or intended to be fail- -- safe, or for use in any application requiring fail-safe -- performance, such as life-support or safety devices or -- systems, Class III medical devices, nuclear facilities, -- applications related to the deployment of airbags, or any -- other applications that could lead to death, personal -- injury, or severe property or environmental damage -- (individually and collectively, "Critical -- Applications"). Customer assumes the sole risk and -- liability of any use of Xilinx products in Critical -- Applications, subject only to applicable laws and -- regulations governing limitations on product liability. -- -- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS -- PART OF THIS FILE AT ALL TIMES. -- -- DO NOT MODIFY THIS FILE. -- IP VLNV: xilinx.com:ip:mult_gen:12.0 -- IP Revision: 12 LIBRARY ieee; USE ieee.std_logic_1164.ALL; USE ieee.numeric_std.ALL; LIBRARY mult_gen_v12_0_12; USE mult_gen_v12_0_12.mult_gen_v12_0_12; ENTITY mul16_16 IS PORT ( CLK : IN STD_LOGIC; A : IN STD_LOGIC_VECTOR(15 DOWNTO 0); B : IN STD_LOGIC_VECTOR(15 DOWNTO 0); P : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ); END mul16_16; ARCHITECTURE mul16_16_arch OF mul16_16 IS ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING; ATTRIBUTE DowngradeIPIdentifiedWarnings OF mul16_16_arch: ARCHITECTURE IS "yes"; COMPONENT mult_gen_v12_0_12 IS GENERIC ( C_VERBOSITY : INTEGER; C_MODEL_TYPE : INTEGER; C_OPTIMIZE_GOAL : INTEGER; C_XDEVICEFAMILY : STRING; C_HAS_CE : INTEGER; C_HAS_SCLR : INTEGER; C_LATENCY : INTEGER; C_A_WIDTH : INTEGER; C_A_TYPE : INTEGER; C_B_WIDTH : INTEGER; C_B_TYPE : INTEGER; C_OUT_HIGH : INTEGER; C_OUT_LOW : INTEGER; C_MULT_TYPE : INTEGER; C_CE_OVERRIDES_SCLR : INTEGER; C_CCM_IMP : INTEGER; C_B_VALUE : STRING; C_HAS_ZERO_DETECT : INTEGER; C_ROUND_OUTPUT : INTEGER; C_ROUND_PT : INTEGER ); PORT ( CLK : IN STD_LOGIC; A : IN STD_LOGIC_VECTOR(15 DOWNTO 0); B : IN STD_LOGIC_VECTOR(15 DOWNTO 0); CE : IN STD_LOGIC; SCLR : IN STD_LOGIC; P : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ); END COMPONENT mult_gen_v12_0_12; ATTRIBUTE X_CORE_INFO : STRING; ATTRIBUTE X_CORE_INFO OF mul16_16_arch: ARCHITECTURE IS "mult_gen_v12_0_12,Vivado 2016.4"; ATTRIBUTE CHECK_LICENSE_TYPE : STRING; ATTRIBUTE CHECK_LICENSE_TYPE OF mul16_16_arch : ARCHITECTURE IS "mul16_16,mult_gen_v12_0_12,{}"; ATTRIBUTE CORE_GENERATION_INFO : STRING; ATTRIBUTE CORE_GENERATION_INFO OF mul16_16_arch: ARCHITECTURE IS "mul16_16,mult_gen_v12_0_12,{x_ipProduct=Vivado 2016.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=mult_gen,x_ipVersion=12.0,x_ipCoreRevision=12,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_VERBOSITY=0,C_MODEL_TYPE=0,C_OPTIMIZE_GOAL=1,C_XDEVICEFAMILY=kintexu,C_HAS_CE=0,C_HAS_SCLR=0,C_LATENCY=4,C_A_WIDTH=16,C_A_TYPE=1,C_B_WIDTH=16,C_B_TYPE=1,C_OUT_HIGH=31,C_OUT_LOW=16,C_MULT_TYPE=0,C_CE_OVERRIDES_SCLR=0,C_CCM_IMP=0,C_B_VALUE=10000001,C_HAS_ZERO_DETECT=0,C_ROUND_OUTPUT=0,C_ROUND_PT=0}"; ATTRIBUTE X_INTERFACE_INFO : STRING; ATTRIBUTE X_INTERFACE_INFO OF CLK: SIGNAL IS "xilinx.com:signal:clock:1.0 clk_intf CLK"; ATTRIBUTE X_INTERFACE_INFO OF A: SIGNAL IS "xilinx.com:signal:data:1.0 a_intf DATA"; ATTRIBUTE X_INTERFACE_INFO OF B: SIGNAL IS "xilinx.com:signal:data:1.0 b_intf DATA"; ATTRIBUTE X_INTERFACE_INFO OF P: SIGNAL IS "xilinx.com:signal:data:1.0 p_intf DATA"; BEGIN U0 : mult_gen_v12_0_12 GENERIC MAP ( C_VERBOSITY => 0, C_MODEL_TYPE => 0, C_OPTIMIZE_GOAL => 1, C_XDEVICEFAMILY => "kintexu", C_HAS_CE => 0, C_HAS_SCLR => 0, C_LATENCY => 4, C_A_WIDTH => 16, C_A_TYPE => 1, C_B_WIDTH => 16, C_B_TYPE => 1, C_OUT_HIGH => 31, C_OUT_LOW => 16, C_MULT_TYPE => 0, C_CE_OVERRIDES_SCLR => 0, C_CCM_IMP => 0, C_B_VALUE => "10000001", C_HAS_ZERO_DETECT => 0, C_ROUND_OUTPUT => 0, C_ROUND_PT => 0 ) PORT MAP ( CLK => CLK, A => A, B => B, CE => '1', SCLR => '0', P => P ); END mul16_16_arch;
bsd-3-clause
2c99ba1d793cb477859c306bf2aad0aa
0.679302
3.3582
false
false
false
false