Hugging Face
Models
Datasets
Spaces
Community
Docs
Enterprise
Pricing
Log In
Sign Up
Nellyw888
/
VeriReason-codeLlama-7b-RTLCoder-Verilog-GRPO-reasoning-tb
like
1
Reinforcement Learning
Transformers
Safetensors
llama
text-generation
verilog
reasoning
rtl
text-generation-inference
arxiv:
2505.11849
Model card
Files
Files and versions
Community
Train
Deploy
Use this model
main
VeriReason-codeLlama-7b-RTLCoder-Verilog-GRPO-reasoning-tb
Ctrl+K
Ctrl+K
1 contributor
History:
10 commits
Nellyw888
Update README.md
abb76e1
verified
2 days ago
.gitattributes
Safe
1.52 kB
initial commit
20 days ago
README.md
Safe
4.32 kB
Update README.md
2 days ago
config.json
Safe
679 Bytes
Upload LlamaForCausalLM
20 days ago
generation_config.json
Safe
133 Bytes
Upload LlamaForCausalLM
20 days ago
model-00001-of-00006.safetensors
Safe
4.84 GB
LFS
Upload LlamaForCausalLM
19 days ago
model-00002-of-00006.safetensors
Safe
4.86 GB
LFS
Upload LlamaForCausalLM
19 days ago
model-00003-of-00006.safetensors
Safe
4.86 GB
LFS
Upload LlamaForCausalLM
19 days ago
model-00004-of-00006.safetensors
Safe
4.86 GB
LFS
Upload LlamaForCausalLM
19 days ago
model-00005-of-00006.safetensors
Safe
4.86 GB
LFS
Upload LlamaForCausalLM
19 days ago
model-00006-of-00006.safetensors
Safe
2.68 GB
LFS
Upload LlamaForCausalLM
19 days ago
model.safetensors.index.json
Safe
24 kB
Upload LlamaForCausalLM
20 days ago
special_tokens_map.json
Safe
411 Bytes
Upload 4 files
18 days ago
tokenizer.json
Safe
1.84 MB
Upload 4 files
18 days ago
tokenizer.model
Safe
500 kB
LFS
Upload 4 files
18 days ago
tokenizer_config.json
Safe
1.59 kB
Upload 4 files
18 days ago