Hugging Face's logo

Nellyw888
/
VeriReason-codeLlama-7b-RTLCoder-Verilog-GRPO-reasoning-tb

Reinforcement Learning
Transformers
Safetensors
llama
text-generation
verilog
reasoning
rtl
text-generation-inference
Model card Files Community
Nellyw888 commited on
Commit
abb76e1
·
verified ·
1 Parent(s): 928a5e8

Update README.md

Browse files
Files changed (1) hide show
  1. README.md +1 -1
README.md CHANGED
@@ -9,7 +9,7 @@ tags:
9
 
10
  # VeriReason-codeLlama-7b-RTLCoder-Verilog-GRPO-reasoning-tb
11
 
12
- For implementation details, visit our GitHub repository: [VeriReason](https://github.com/NellyW8/VeriReason)
13
 
14
  Check out our paper: [VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation](https://arxiv.org/abs/2505.11849)
15
 
 
9
 
10
  # VeriReason-codeLlama-7b-RTLCoder-Verilog-GRPO-reasoning-tb
11
 
12
+ For implementation details, visit our GitHub repository: [VeriReason](https://github.com/NellyW8/VeriReason) and our [page](https://nellyw8.github.io/VeriReason/)
13
 
14
  Check out our paper: [VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation](https://arxiv.org/abs/2505.11849)
15