I teach D-type flip-flops as part of A level computer science in a very basic way. A student asked me today why we don't care about intermediate values inbetween rises of the clock with a D-type flip-flop.

I know we use these circuits in processor caches and registers, but couldn't think of a scenario which would generate an intermediate value which should not be stored. Can anyone help?