The master slave D flip-flop, is it used to prevent glitches in the data signal?
Say, when there is a transition between LOW -> HIGH or HIGH -> LOW in the data signal when clock signal is at level ?

[![enter image description here](https://i.stack.imgur.com/Fw7tv.png)](https://i.stack.imgur.com/Fw7tv.png)