How can I multiply by -1 in system Verilog? Inside an ALU?

I tried:

```
 logic [DPWIDTH-1:0] alu_result;
 always_comb
     case (alusel)
         ALU_REV: alu_result = alu_a * (-1);
     endcase

```

But for some reason it doesn't work as expected.