How do I send data represented by a binary string (e.g. `"01011101000100111"`, length is variable) to an std\_logic signal given either fixed delay or clock signal? I want this for a testbench so I'd want to be able to arbitrarily change the binary string with as little hassle as possible, so I'm thinking of using `generate`.