def METHOD_NAME(file, *, target_modules=None, type_map={}):
    return _from_verilog_file(file, DeclareCircuit,
                              target_modules=target_modules,
                              type_map=type_map)