def METHOD_NAME(platform):
    vdir = os.path.join(
        get_data_mod("cpu", "marocchino").data_location,
        "rtl", "verilog")
    platform.add_source_dir(vdir)
    platform.add_verilog_include_path(vdir)