PR #13360: [oneDNN][BugFix] Fix dtype utility function for F16 AVX2 DL extension
Thanks for your pull request! It looks like this may be your first contribution to a Google open source project. Before we can look at your pull request, you'll need to sign a Contributor License Agreement (CLA).

View this [failed invocation](https://github.com/tensorflow/tensorflow/pull/69133/checks?check_run_id=25779161115) of the CLA check for more information.

For the most up to date status, view the checks section at the bottom of the pull request.
PR #13360: [oneDNN][BugFix] Fix dtype utility function for F16 AVX2 DL extension

Imported from GitHub PR https://github.com/openxla/xla/pull/13360

Intel's Efficiency cores do not support AVX512 instructions. However, some of them do support lower precisions (BF16/FP16) by converting to and from FP32. Due to the lack of Byte and Word instruction set support, the current condition check always returns False, even on supporting E-cores. This PR fixes the condition to correctly return True on all compatible hardware.
Copybara import of the project:

--
d138f97cb5004b199e626d4f705e50269b79e160 by Akhil Goel <akhil.goel@intel.com>:

Fix AVX2 FP16

Merging this change closes #13360

FUTURE_COPYBARA_INTEGRATE_REVIEW=https://github.com/openxla/xla/pull/13360 from Intel-tensorflow:akhil/vnni2_fp16 d138f97cb5004b199e626d4f705e50269b79e160
