{"Template_token": ["<s>", "if", "(", "!", "FS", ".", "empty", "(", ")", ")", "{", "if", "(", "!", "ArchFS", ".", "empty", "(", ")", ")", "ArchFS", "=", "(", "Twine", "(", "ArchFS", ")", "+", "<STR_LIT>", "+", "FS", ")", ".", "str", "(", ")", ";", "else", "ArchFS", "=", "FS"], "ground_truth": [";"], "File": "FPGAMCTargetDesc", "Func": "createFPGAMCSubtargetInfo", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81796, "Length": 41, "Cover_Rate": 0.4019607843137255}
{"Template_token": ["<s>", "<ISA_LIT>Subtarget", "&", "<ISA_LIT>Subtarget", "::", "initializeSubtargetDependencies", "(", "StringRef", "CPU", ",", "StringRef", "FS", ")", "{", "initializeEnvironment", "(", ")", ";", "initSubtargetFeatures", "(", "CPU", ","], "ground_truth": ["FS", ")", ";"], "File": "FPGASubtarget", "Func": "initializeSubtargetDependencies", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81797, "Length": 24, "Cover_Rate": 0.8275862068965517}
{"Template_token": ["<s>", "initSubtargetFeatures", "(", "CPU", ",", "FS", ")", ";", "return", "*", "this"], "ground_truth": [";"], "File": "FPGASubtarget", "Func": "initializeSubtargetDependencies", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81798, "Length": 11, "Cover_Rate": 0.3793103448275862}
{"Template_token": ["<s>", "std", "::", "string", "<ISA_LIT>Name", "=", "CPU", ";", "if", "(", "<ISA_LIT>Name", ".", "empty", "(", ")", ")", "<ISA_LIT>Name", "=", "<STR_LIT>", ";", "std", "::", "string"], "ground_truth": ["FullFS", "=", "FS", ";"], "File": "FPGASubtarget", "Func": "initSubtargetFeatures", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81799, "Length": 26, "Cover_Rate": 0.5652173913043478}
{"Template_token": ["<s>", "void", "<ISA_LIT>Subtarget", "::", "initSubtargetFeatures", "(", "StringRef", "CPU", ",", "StringRef", "FS", ")", "{", "std", "::", "string", "<ISA_LIT>Name", "=", "CPU", ";", "if", "(", "<ISA_LIT>Name", ".", "empty", "(", ")", ")", "<ISA_LIT>Name", "=", "<STR_LIT>", ";", "std", "::", "string", "FullFS", "=", "FS", ";", "ParseSubtargetFeatures", "(", "<ISA_LIT>Name", ",", "FullFS"], "ground_truth": [")", ";"], "File": "FPGASubtarget", "Func": "initSubtargetFeatures", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81800, "Length": 45, "Cover_Rate": 0.9782608695652174}
{"Template_token": ["<s>", "RegisterTarget", "<", "Triple", "::", "fpga32", ",", "false", ">", "X", "("], "ground_truth": ["The<ISA_LIT>32Target", ",", "<STR_LIT>", ",", "<STR_LIT>", ",", "<STR_LIT>", ")", ";"], "File": "FPGATargetInfo", "Func": "LLVMInitializeFPGATargetInfo", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81801, "Length": 19, "Cover_Rate": 0.4318181818181818}
{"Template_token": ["<s>", "void", "LLVMInitialize<ISA_LIT>TargetInfo", "(", ")", "{", "RegisterTarget", "<", "Triple", "::", "fpga32", ",", "false", ">", "X", "(", "The<ISA_LIT>32Target", ",", "<STR_LIT>", ",", "<STR_LIT>", ",", "<STR_LIT>", ")", ";", "RegisterTarget", "<", "Triple", "::", "fpga64", ",", "false", ">", "Y", "("], "ground_truth": ["The<ISA_LIT>64Target", ",", "<STR_LIT>", ",", "<STR_LIT>", ",", "<STR_LIT>", ")", ";"], "File": "FPGATargetInfo", "Func": "LLVMInitializeFPGATargetInfo", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81802, "Length": 43, "Cover_Rate": 0.9772727272727273}
{"Template_token": ["<s>", "if", "(", "TT", ".", "isArch32Bit", "(", ")", ")", "return", "<STR_LIT>", "<STR_LIT>"], "ground_truth": ["<STR_LIT>", "<STR_LIT>", ";"], "File": "FPGATargetMachine", "Func": "computeDataLayout", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81803, "Length": 14, "Cover_Rate": 0.42424242424242425}
{"Template_token": ["<s>", "static", "Reloc", "::", "Model", "getEffectiveRelocModel", "(", "const", "Triple", "&", "TT", ",", "Optional"], "ground_truth": ["<", "Reloc", "::", "Model", ">", "RM", ")", "{"], "File": "FPGATargetMachine", "Func": "getEffectiveRelocModel", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81804, "Length": 20, "Cover_Rate": 0.7692307692307693}
{"Template_token": ["<s>", "static", "Reloc", "::", "Model", "getEffectiveRelocModel", "(", "const", "Triple", "&", "TT", ",", "Optional", "<", "Reloc", "::", "Model", ">"], "ground_truth": ["RM", ")", "{"], "File": "FPGATargetMachine", "Func": "getEffectiveRelocModel", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81805, "Length": 20, "Cover_Rate": 0.7692307692307693}
{"Template_token": ["<s>", "StringRef", "<ISA_LIT>", "=", "!", "<ISA_LIT>Attr", ".", "hasAttribute", "(", "Attribute", "::", "None", ")", "?", "<ISA_LIT>Attr", ".", "getValueAsString", "(", ")", ":", "(", "StringRef", ")", "TargetCPU", ";", "StringRef", "FS", "=", "!", "FSAttr", ".", "hasAttribute", "(", "Attribute", "::", "None", ")", "?", "FSAttr", ".", "getValueAsString", "(", ")", ":", "(", "StringRef", ")", "TargetFS", ";", "SmallString", "<", "<NUM_LIT>", ">", "Key", ";", "Key", ".", "reserve", "(", "<ISA_LIT>", ".", "size", "(", ")", "+", "FS", ".", "size", "(", ")", ")", ";", "Key", "+=", "<ISA_LIT>", ";", "Key", "+=", "FS", ";", "auto", "&", "I", "=", "SubtargetMap", "[", "Key", "]", ";", "if", "(", "!", "I", ")", "{", "resetTargetOptions", "(", "F", ")"], "ground_truth": [";"], "File": "FPGATargetMachine", "Func": "getSubtargetImpl", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81806, "Length": 99, "Cover_Rate": 0.6149068322981367}
{"Template_token": ["<s>", "SmallString", "<", "<NUM_LIT>", ">", "Key", ";", "Key", ".", "reserve", "(", "<ISA_LIT>", ".", "size", "(", ")", "+", "FS", ".", "size", "(", ")", ")", ";", "Key", "+=", "<ISA_LIT>", ";", "Key", "+=", "FS", ";", "auto", "&", "I", "=", "SubtargetMap", "[", "Key", "]", ";", "if", "(", "!", "I", ")", "{", "resetTargetOptions", "(", "F", ")", ";", "I", "=", "llvm", "::", "make_unique", "<", "<ISA_LIT>Subtarget", ">", "(", "TargetTriple", ",", "<ISA_LIT>", ",", "FS"], "ground_truth": [",", "*", "this", ")", ";"], "File": "FPGATargetMachine", "Func": "getSubtargetImpl", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81807, "Length": 70, "Cover_Rate": 0.43478260869565216}
{"Template_token": ["<s>", "return", "TargetTransformInfo", "(", "<ISA_LIT>TTIImpl", "("], "ground_truth": ["this", ",", "F", ")", ")", ";"], "File": "FPGATargetMachine", "Func": "getTargetTransformInfo", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81808, "Length": 11, "Cover_Rate": 0.4782608695652174}
{"Template_token": ["<s>", "RegisterTargetMachine", "<", "<ISA_LIT>TargetMachine", ">", "X", "(", "The<ISA_LIT>32Target", ")", ";", "RegisterTargetMachine", "<", "<ISA_LIT>TargetMachine", ">", "Y", "(", "The<ISA_LIT>64Target", ")", ";", "PassRegistry", "&", "PR", "=", "*", "PassRegistry", "::", "getPassRegistry", "(", ")", ";", "(", "void", ")"], "ground_truth": ["PR", ";"], "File": "FPGATargetMachine", "Func": "LLVMInitializeFPGATarget", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81809, "Length": 34, "Cover_Rate": 0.85}
{"Template_token": ["<s>", "return", "BaseT", "::", "getCallCost", "(", "F", ","], "ground_truth": ["Arguments", ")", ";"], "File": "FPGATargetTransformInfo", "Func": "getCallCost", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81810, "Length": 10, "Cover_Rate": 0.3333333333333333}
{"Template_token": ["<s>", "int", "<ISA_LIT>TTIImpl", "::", "getCastInstrCost", "(", "unsigned", "Opcode", ",", "Type", "*", "Dst", ",", "Type", "*", "Src", ",", "const", "Instruction", "*", "I", ")", "{", "return", "TTI"], "ground_truth": ["::", "TCC_Free", ";"], "File": "FPGATargetTransformInfo", "Func": "getCastInstrCost", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81811, "Length": 27, "Cover_Rate": 0.9642857142857143}
{"Template_token": ["<s>", "int", "<ISA_LIT>TTIImpl", "::", "getCastInstrCost", "(", "unsigned", "Opcode", ",", "Type", "*", "Dst", ",", "Type", "*", "Src"], "ground_truth": [",", "const", "Instruction", "*", "I", ")", "{"], "File": "FPGATargetTransformInfo", "Func": "getCastInstrCost", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81812, "Length": 22, "Cover_Rate": 0.7857142857142857}
{"Template_token": ["<s>", "int", "<ISA_LIT>TTIImpl", "::", "getExtractWithExtendCost", "(", "unsigned", "Opcode", ",", "Type", "*", "Dst", ",", "VectorType", "*", "VecTy", ",", "unsigned", "Index", ")", "{", "return", "TTI", "::"], "ground_truth": ["TCC_Free", ";"], "File": "FPGATargetTransformInfo", "Func": "getExtractWithExtendCost", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81813, "Length": 25, "Cover_Rate": 0.9615384615384616}
{"Template_token": ["<s>", "unsigned", "<ISA_LIT>TTIImpl", "::", "getLoadStoreVecRegBitWidth", "(", "unsigned", "AddrSpace"], "ground_truth": [")", "const", "{"], "File": "FPGATargetTransformInfo", "Func": "getLoadStoreVecRegBitWidth", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81814, "Length": 10, "Cover_Rate": 0.7142857142857143}
{"Template_token": ["<s>", "uint64_t", "Min", "=", "MinAlign", "(", "SrcAlignInBytes", ",", "DestAlignInBytes", ")", ";", "KnownBits", "KB", "=", "computeKnownBits", "(", "LengthInBytes", ",", "getDataLayout", "(", ")", ")", ";", "Min", "=", "MinAlign", "(", "Min", ",", "<NUM_LIT>", "<<", "KB", "."], "ground_truth": ["countMinTrailingZeros", "(", ")", ")", ";"], "File": "FPGATargetTransformInfo", "Func": "getMemcpyLoopLoweringType", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81815, "Length": 37, "Cover_Rate": 0.5138888888888888}
{"Template_token": ["<s>", "unsigned", "<ISA_LIT>TTIImpl", "::", "getNumberOfRegisters", "(", "bool"], "ground_truth": ["Vector", ")", "{"], "File": "FPGATargetTransformInfo", "Func": "getNumberOfRegisters", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81816, "Length": 9, "Cover_Rate": 0.375}
{"Template_token": ["<s>", "return", "std", "::", "numeric_limits", "<", "unsigned", ">", "::", "max"], "ground_truth": ["(", ")", ">>", "<NUM_LIT>", ";"], "File": "FPGATargetTransformInfo", "Func": "getRegisterBitWidth", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81817, "Length": 14, "Cover_Rate": 0.56}
{"Template_token": ["<s>", "int", "<ISA_LIT>TTIImpl", "::", "getShuffleCost", "(", "TTI", "::", "ShuffleKind", "Kind", ",", "Type", "*", "Tp", ",", "int", "Index"], "ground_truth": [",", "Type", "*", "SubTp", ")", "{"], "File": "FPGATargetTransformInfo", "Func": "getShuffleCost", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81818, "Length": 22, "Cover_Rate": 0.7857142857142857}
{"Template_token": ["<s>", "const", "<ISA_LIT>Subtarget", "*", "getST", "("], "ground_truth": [")", "const", "{"], "File": "FPGATargetTransformInfo", "Func": "getST", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81819, "Length": 8, "Cover_Rate": 0.6666666666666666}
{"Template_token": ["<s>", "const", "<ISA_LIT>TargetMachine", "*", "getTM", "(", ")", "const", "{", "return"], "ground_truth": ["TM", ";"], "File": "FPGATargetTransformInfo", "Func": "getTM", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81820, "Length": 11, "Cover_Rate": 0.9166666666666666}
{"Template_token": ["<s>", "UP", ".", "MaxCount", "=", "<NUM_LIT>", ";", "UP", ".", "FullUnrollMaxCount", "=", "<NUM_LIT>", ";", "UP", ".", "Partial", "=", "false", ";", "UP", ".", "Runtime", "=", "false", ";", "UP", ".", "AllowRemainder", "="], "ground_truth": ["false", ";"], "File": "FPGATargetTransformInfo", "Func": "getUnrollingPreferences", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81821, "Length": 30, "Cover_Rate": 0.43478260869565216}
{"Template_token": ["<s>", "void", "<ISA_LIT>TTIImpl", "::", "getUnrollingPreferences", "(", "Loop", "*", "L", ",", "ScalarEvolution", "&", "SE", ",", "TTI", "::", "UnrollingPreferences", "&", "UP", ")", "{", "UP", ".", "Threshold", "=", "<NUM_LIT>", ";", "UP", ".", "PartialThreshold", "=", "<NUM_LIT>", ";", "UP", ".", "Count"], "ground_truth": ["=", "<NUM_LIT>", ";"], "File": "FPGATargetTransformInfo", "Func": "getUnrollingPreferences", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81822, "Length": 38, "Cover_Rate": 0.5507246376811594}
{"Template_token": ["<s>", "int", "<ISA_LIT>TTIImpl", "::", "getUserCost", "(", "const", "User", "*", "U", ",", "ArrayRef", "<", "const", "Value", "*", ">", "Operands", ")", "{", "if", "(", "IsFreeOperator", "(", "U", ")", ")"], "ground_truth": ["return", "TTI", "::", "TCC_Free", ";"], "File": "FPGATargetTransformInfo", "Func": "getUserCost", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81823, "Length": 31, "Cover_Rate": 0.7380952380952381}
{"Template_token": ["<s>", "int", "<ISA_LIT>TTIImpl", "::", "getUserCost", "(", "const", "User", "*", "U", ",", "ArrayRef", "<", "const", "Value", "*", ">", "Operands", ")", "{", "if", "(", "IsFreeOperator", "(", "U", ")", ")", "return", "TTI", "::", "TCC_Free", ";", "return", "BaseT", "::", "getUserCost", "("], "ground_truth": ["U", ",", "Operands", ")", ";"], "File": "FPGATargetTransformInfo", "Func": "getUserCost", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81824, "Length": 41, "Cover_Rate": 0.9761904761904762}
{"Template_token": ["<s>", "int", "<ISA_LIT>TTIImpl", "::", "getVectorInstrCost", "(", "unsigned", "Opcode", ",", "Type", "*", "Val", ",", "unsigned"], "ground_truth": ["Index", ")", "{"], "File": "FPGATargetTransformInfo", "Func": "getVectorInstrCost", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81825, "Length": 16, "Cover_Rate": 0.7272727272727273}
{"Template_token": ["<s>", "bool", "<ISA_LIT>TTIImpl", "::", "hasBranchDivergence", "(", ")", "{", "return"], "ground_truth": ["true", ";"], "File": "FPGATargetTransformInfo", "Func": "hasBranchDivergence", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81826, "Length": 10, "Cover_Rate": 0.9090909090909091}
{"Template_token": ["<s>", "static", "bool", "IsBitwiseBinaryOperator", "(", "unsigned", "Opcode", ")", "{", "switch", "(", "Opcode", ")", "{", "default", ":", "return", "Instruction", "::", "isShift"], "ground_truth": ["(", "Opcode", ")", ";"], "File": "FPGATargetTransformInfo", "Func": "IsBitwiseBinaryOperator", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81827, "Length": 23, "Cover_Rate": 0.36507936507936506}
{"Template_token": ["<s>", "if", "(", "!", "O", ")", "return", "false", ";", "auto", "Opcode", "=", "O", "->", "getOpcode", "(", ")", ";", "Value", "*", "RHS", "=", "*", "std", "::", "prev", "(", "U", "->", "op_end"], "ground_truth": ["(", ")", ")", ";"], "File": "FPGATargetTransformInfo", "Func": "IsFreeOperator", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81828, "Length": 33, "Cover_Rate": 0.36666666666666664}
{"Template_token": ["<s>", "bool", "<ISA_LIT>TTIImpl", "::", "isLegalMaskedStore", "("], "ground_truth": ["Type", "*", "DataType", ")", "{"], "File": "FPGATargetTransformInfo", "Func": "isLegalMaskedStore", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81829, "Length": 10, "Cover_Rate": 0.7142857142857143}
{"Template_token": ["<s>", "bool", "<ISA_LIT>TTIImpl", "::", "isLegalToInferAttributeForFunction", "(", "Function", "*", "F", ")", "const", "{", "if", "(", "F", "->", "isDeclaration", "(", ")", "&&", "!", "F", "->", "hasFnAttribute", "(", "(", "Attribute", "::", "OptimizeNone", ")", ")", "&&", "F", "->", "getName", "(", ")", "==", "<STR_LIT>", ")", "return", "true", ";", "return"], "ground_truth": ["false", ";"], "File": "FPGATargetTransformInfo", "Func": "isLegalToInferAttributeForFunction", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81830, "Length": 45, "Cover_Rate": 0.9782608695652174}
{"Template_token": ["<s>", "bool", "<ISA_LIT>TTIImpl", "::", "isLegalToInferAttributeForFunction", "(", "Function", "*", "F", ")", "const", "{", "if", "(", "F", "->", "isDeclaration", "(", ")", "&&", "!", "F", "->", "hasFnAttribute", "(", "(", "Attribute", "::", "OptimizeNone", ")", ")"], "ground_truth": ["&&", "F", "->", "getName", "(", ")", "==", "<STR_LIT>", ")", "return", "true", ";"], "File": "FPGATargetTransformInfo", "Func": "isLegalToInferAttributeForFunction", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81831, "Length": 42, "Cover_Rate": 0.9130434782608695}
{"Template_token": ["<s>", "bool", "<ISA_LIT>TTIImpl", "::", "isLegalToVectorizeLoadChain", "(", "unsigned", "ChainSizeInBytes", ","], "ground_truth": ["unsigned", "Alignment", ",", "unsigned", "AddrSpace", ")", "const", "{"], "File": "FPGATargetTransformInfo", "Func": "isLegalToVectorizeLoadChain", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81832, "Length": 16, "Cover_Rate": 0.8}
{"Template_token": ["<s>", "bool", "<ISA_LIT>TTIImpl", "::", "isLegalToVectorizeStoreChain", "(", "unsigned", "ChainSizeInBytes", ",", "unsigned", "Alignment", ",", "unsigned", "AddrSpace", ")", "const", "{", "return"], "ground_truth": ["true", ";"], "File": "FPGATargetTransformInfo", "Func": "isLegalToVectorizeStoreChain", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81833, "Length": 19, "Cover_Rate": 0.95}
{"Template_token": ["<s>", "if", "(", "const", "IntrinsicInst", "*", "II", "=", "dyn_cast", "<", "IntrinsicInst", ">", "(", "I", ")", ")", "{", "if", "(", "readsLocalId", "(", "II", ")", ")", "return", "true", ";", "if", "(", "readWorkgroupInvariant", "(", "II", ")", ")", "return", "false", ";", "if", "(", "isPureFunction", "(", "II", ")", ")", "return", "false", ";", "}", "if", "(", "isa", "<", "CallInst", ">", "(", "I"], "ground_truth": [")", ")", "return", "true", ";"], "File": "FPGATargetTransformInfo", "Func": "isSourceOfDivergence", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81834, "Length": 60, "Cover_Rate": 0.30612244897959184}
{"Template_token": ["<s>", "bool", "<ISA_LIT>TTIImpl", "::", "isTypeLegal", "(", "Type", "*", "Ty", ")", "{", "return"], "ground_truth": ["true", ";"], "File": "FPGATargetTransformInfo", "Func": "isTypeLegal", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81835, "Length": 13, "Cover_Rate": 0.9285714285714286}
{"Template_token": ["<s>", "static", "bool", "readsLocalId", "(", "const", "IntrinsicInst", "*", "II", ")", "{", "switch", "(", "II", "->", "getIntrinsicID", "(", ")", ")", "{", "default", ":", "return", "false", ";", "case", "<STR_LIT>", ":", "case", "<STR_LIT>"], "ground_truth": [":"], "File": "FPGATargetTransformInfo", "Func": "readsLocalId", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81836, "Length": 30, "Cover_Rate": 0.6122448979591837}
{"Template_token": ["<s>", "return", "false", ";", "case", "<STR_LIT>", ":", "case", "<STR_LIT>", ":", "case", "<STR_LIT>", ":", "case", "<STR_LIT>", ":", "case", "<STR_LIT>", ":", "case", "<STR_LIT>", ":", "case", "<STR_LIT>", ":", "case", "<STR_LIT>", ":", "return"], "ground_truth": ["true", ";"], "File": "FPGATargetTransformInfo", "Func": "readWorkgroupInvariant", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81837, "Length": 30, "Cover_Rate": 0.43478260869565216}
{"Template_token": ["<s>", "return", "false", ";", "case", "<STR_LIT>", ":", "case", "<STR_LIT>", ":", "case", "<STR_LIT>", ":", "case", "<STR_LIT>", ":", "case", "<STR_LIT>", ":", "case", "<STR_LIT>", ":", "case", "<STR_LIT>", ":", "case", "<STR_LIT>", ":", "return"], "ground_truth": ["true", ";"], "File": "FPGATargetTransformInfo", "Func": "readWorkgroupInvariant", "Target": "FPGA", "Target_Clf": "CPU", "Compiler_Type": "LLVM", "Idx": 81838, "Length": 30, "Cover_Rate": 0.43478260869565216}