In addition to the associative array used in design , SystemVerilog offers static arrays , dynamic arrays and queues .
SystemVerilog also offers static arrays , dynamic arrays and queues in addition to the associative array used in the design .