In addition to the associative array used in design , SystemVerilog offers static arrays , dynamic arrays and queues .
SystemVerilog offers in addition to the associative array used in the design , also static arrays , dynamic arrays and queues .