6eddf37f_ts__SDC__Basics__VLSI_Concepts__Description
[Design object] port [Access command] get_ports all_inputs all_outputs [Description] 
An entry point to or exit point from a design. All entry points to a design. All exit points from a design.
Synopsys Design Constraints (SDC) Basics |VLSI Concepts
Description