b6e4256b_Verilog___Timing_Check_Tasks__Type
[Argument] Data_event [Description] The signal change that initiates the timing check and is monitored for violations. [Type] 
Module input or inout that is scalar or vector net
Verilog - Timing Check Tasks
Type