b6e4256b_Verilog___Timing_Check_Tasks__Type
[Argument] Reference_event [Description] The transition at a control signal that establishes the reference time for tracking timing violations on the data_event [Type] 
Module input or inout that is scalar or vector net
Verilog - Timing Check Tasks
Type