Lattice GALs combine CMOS and electrically erasable ( E ) floating gate technology for a low-speed , high-power logic device .
Lattice GALs combine CMOS and electrically erasable ( E ) floating gate technology for a high-speed , low-power logic device .
This example is paraphrase.