The processors will be connected with a 96 port, 7 stage non-internally blocking crossbar switch.
The theoretical peak performance of a Cyclops64 chip is 80 gigaflops (this assumes a continuous stream of multiply-accumulate instructions, each of which are counted as two floating-point operations).