In order to allow the system to work even with the high inter-unit latencies, each processor used an 8-deep instruction pipeline.
The machine ran an early version of the Mach kernel for multi-processor support.