The PDP-11 processor architecture has a mostly orthogonal instruction set.
An input/output device determined the memory addresses to which it would respond, and specified its own interrupt vector and interrupt priority.