For example, the following is an instruction for the Super Harvard Architecture Single-Chip Computer (SHARC).
A similar problem occurs when the result of a parallelisable instruction is used as input for a branch.