Projections in 2008 suggested that racetrack memory would offer performance on the order of 20-32 ns to read or write a random bit.
In most cases, memory devices store one bit in any given location, so they are typically compared in terms of "cell size", a cell storing one bit.