A pipelined processor may deal with hazards by stalling and creating a bubble in the pipeline, resulting in one or more cycles in which nothing useful happens.
Because of the bubble (the blue ovals in the illustration), the processor's Decode circuitry is idle during cycle 3.