Historically, design verification was a laborious, repetitive loop of writing and running simulation test cases against the design under test.
The assertions do not model circuit activity, but capture and document the designer's intent in the HDL code.