Integrating memory component with neural networks has a long history dating back to early research in distributed representations[REF][REF] and self-organizing maps.
The SDRs used in HTM are binary representations of data consisting of many bits with a small percentage of the bits active (1s); a typical implementation might have 2048 columns and 64K artificial neurons where as few as 40 might be active at once.