Several such instructions, with variants, are supported by several processor instruction set architectures, such as ARM, MIPS, PowerPC, and x86.
This hint is used to prepare cache lines before overwriting the contents completely.