RISC I also featured a two-stage instruction pipeline for additional speed, but without the complex instruction re-ordering of more modern designs.
Had the design worked at full speed, performance would have been excellent.