The design team constructs a description of an ASIC (application specific integrated circuits) to achieve these goals using an HDL.
The gate-level netlist is next processed by a placement tool which places the standard cells onto a region representing the final ASIC.