It is well known that more significant power reductions are possible if optimizations on higher levels of abstraction are made like the architectural and algorithmic level than at the circuit or gate level [REF].
The Register-transfer level(RTL) input description of the design allows the designer to make optimizations and trade-offs very early in the design flow.