@instruction<EOL><INDENT>def STREX(cpu, status, *args):<DEDENT>
<EOL>status.write(<NUM_LIT:0>)<EOL>return cpu._STR(cpu.address_bit_size, *args)<EOL>
STREX performs a conditional store to memory.
:param Armv7Operand status: the destination register for the returned status; register