_:n3b6069976c4547b09a4f9434aef2d0e4xb11
<http://schema.org/text>
"The JTAG/boundary-scan test architecture was initially designed to test the connections between integrated circuits (ICs) on a printed circuit board (PCB) without the need for physical test probes. This is achieved by attaching boundary-scan cells, which are created using multiplexer and latch circuits, to each pin on the device."
<https://www.besterpcba.com/what-is-boundary-scan/>