An electrical engineering student or an electronics engineer with a focus on digital circuit design and analysis, likely studying or working with sequential logic and finite state machines.
Just saw a Moore machine FSM diagram – its output stability, independent of clock edges, is quite aesthetically pleasing.