6. The integrated circuit of claim 1 , wherein the pointer replacement stage and the resolution stage are pipelines.
6. The integrated circuit of claim 1 , wherein the pointer replacement stage and the resolution stage are pipelines. 7. The integrated circuit of claim 6 , wherein the pipeline in the resolution stage has Depth+1 stages, where Depth is a dictionary size in bytes divided by 16.