35. A processor according to claim 33, wherein said controller includes a graphical user interface.
35. A processor according to claim 33, wherein said controller includes a graphical user interface. 41. A processor according to claim 35, wherein said graphical user interface includes means for displaying a state register which displays current status of said controller.