10. The system of claim 9 , wherein the at least one processor is a slave processor.
10. The system of claim 9 , wherein the at least one processor is a slave processor. 12. The system of claim 10 , further comprising a central processor operable to execute instructions stored in memory, comprising instructions to: bring said slave processor on line based on said load value.