13. The system of claim 12 , further comprising generating an assertion for formal.
13. The system of claim 12 , further comprising generating an assertion for formal. 14. The system of claim 13 , wherein either the model for formal and the assertion for simulation indicates a correctness status between two different sub-units of the chip.