9. The processor of claim 1 , wherein the processor comprises a plurality of cores and a ring interconnect to couple the plurality of cores.
9. The processor of claim 1 , wherein the processor comprises a plurality of cores and a ring interconnect to couple the plurality of cores. 10. The processor of claim 9 , wherein a first core is to execute a first instruction set and a second core is to execute a second instruction set.