51. A speech recognition circuit according to claim 50 , a including language model processor providing a language model output for modifying the processing results at a word recognition event by a said processor.
53. A speech recognition circuit according to claim 51 , wherein each processor determines and outputs scores for words in the processing results at word recognition events.