4. The system of claim 1 , comprising a third module configured to, when executed by the processor device element, simplify the intermediate representation using one or more statistical rules.
7. The system of claim 4 , the one or more statistical rules comprising a statistical inequality.