5. A speech recognition circuit according to claim 4 , including language model means for providing a language model output for modifying the processing results at a word recognition event by a said processor.
6. A speech recognition circuit according to claim 5 , wherein each processor is operative to receive said language model output to modify the processing result at a word recognition event determined by said processor and to output the modified processing result to said receiving means.