7. The method for optimizing a digital circuit design as recited in claim 6 , wherein the first and fourth representations comprise netlists.
6. The method for optimizing a digital circuit design as recited in claim 1 , further comprising a step of translating the third representation of the digital circuit design to a fourth representation of the digital circuit design, wherein the first and fourth representations are expressed using the same syntax.