40. A circuit according to claim 35 wherein said feedback means provides signals to said second input of said adder that are in phase with signals applied to said first input of said adder.
35. A circuit according to either of claims 31 or 32 wherein said adder, said delay means, and said multiplier comprise binary digital circuits.