8. The method of claim 1 , wherein the circuit design is to be implemented on a field-programmable gate array (FPGA) type of PLD device.
9. The method of claim 8 , wherein the circuit design is to be implemented on a partially-reconfigurable FPGA.