17. The method of claim 16 , wherein the waveform generator is located on a direct digital synthesis (DDS) device.
16. The method of claim 15 , wherein the phase correction calculator and the phase correction accumulator are located on a programmable logic device comprising one of field programmable gate array (FPGA), a digital signal processor (DSP) device, and an application-specific integrated circuit (ASIC).