3. The memory controller of claim 2 , wherein the LDPC decoding circuit generates the check value according to a plurality of check node messages generated according to the hard information of the first code word.
6. The memory controller of claim 3 , wherein the check node messages of the first code word comprises at least one of a probability, a likelihood, and a posteriori probability.