17. The computer system of claim 12 , wherein generating hardware acceleration logic includes generating HDL.
18. The computer system of claim 17 , wherein generating hardware acceleration logic includes generating a hardware acceleration component for implementation on the programmable device.