6. The system of claim 5 , wherein the at least one processor is configured to iteratively construct the ensemble detector with a boosting algorithm to form a boosted ensemble detector.
7. The system of claim 6 , wherein the at least one processor is configured to simplify the constructed boosted ensemble detector.