16. The computer implemented method of claim 15 , wherein the net or terminal expression is specified at two or more hierarchical levels above a lowest hierarchical level comprising the at least one circuit component.
15. The computer implemented method of claim 14 , wherein the net or terminal expression is specified at a lowest hierarchical level comprising the at least one circuit component.