13. The method of claim 1, wherein said computer system comprises a control processor, the vector processor and a cache memory coupling said control processor to said vector processor.
14. The method of claim 13, wherein the control processor signals the vector processor to start execution, but the vector processor cannot cause the control processor to start execution.