1. A method for providing soft BISR of memories for a slice, comprising: mapping logic memories of an integrated circuit design D to a set of physical memories of a slice; obtaining a vector U indicating usage of said set of physical memories by said integrated circuit design D; and storing said vector U in a ROM module.