1. A semiconductor memory cell comprising: a substrate; a floating body region configured to store volatile memory; a stacked gate nonvolatile memory comprising a floating gate adjacent said substrate and a control gate adjacent said floating gate such that said floating gate is positioned between said control gate and said substrate; and a select gate positioned adjacent said substrate and said floating gate.