1. A chip multiprocessor, comprising: one or more high-speed processor cores disposed on a die and including graphene-containing computing elements; and a plurality of additional processor cores disposed on the die and including a lower percentage of graphene-containing computing elements than the one or more high-speed processor cores, wherein the one or more high-speed processor cores are configured to operate when at least some of the plurality of additional processor cores are configured to be gated.