1. A hybrid memory system, comprising: a memory cell core circuit having an array of electromechanical memory cells, in which each cell is a crossbar junction at least one element of which is a nanotube or a nanotube ribbon; an access circuit for providing array addresses to the memory cell core circuit to select at least one corresponding cell, the access circuit being constructed of semiconductor circuit elements.