1. A memory controller, comprising: a channel, wherein the channel includes: a command queue configured to hold commands; and circuitry configured to: modify at least a number of commands in the queue; and execute the modified commands.