1. A method of transferring architected state, comprising: gathering at least a portion of the architected state associated with a thread executing within a source processing core; transmitting the portion of the architected state directly from the source processing core to a target processing core over a dedicated interconnect that bypasses any memory shared between the source processing core and the target processing core; and storing the portion of the architected state by the target processing core.