1. A method, comprising: applying a voltage across a memory cell of a memory array; charging a capacitor coupled with the memory cell based at least in part on the voltage across the memory cell; adjusting the voltage on an access line coupled with the memory cell and the capacitor; and determining a logic state of the memory cell based at least in part on reducing the voltage on the access line.