1. A semiconductor memory device comprising a plurality of memory cell groups each groups being selectable by an address signal or an internal control signal and a plurality of registers provided such that data input/output modes for respective said memory cell groups are set independently.