1. A method of synthesis of a model representing a design of an integrated circuit, the method comprising: associating a test environment with a first model representing a design of an integrated circuit; translating the first model of the design to a second model of the design; and generating an adaptor that adapts the second model to the test environment.