1. A processor, comprising: a branch predictor to issue a first branch prediction at a branch location in a program; a first circuit to detect an exact convergence point subsequent to said branch location in said program; a scheduler to store instructions of said program subsequent to said branch point when said branch prediction is a misprediction; and a second circuit to track a first set of physical registers written subsequent to said branch point.