1. An equalizer comprising: an analog-to-digital converter (ADC) to sample an analog signal during a given symbol time to produce M speculative samples; select logic to convey a selected one of the M speculative samples as a presently resolved bit; and storage to store at least one previously resolved bit; the select logic to select the presently resolved bit based on a correspondence between the at least one previously resolved bit and the M speculative samples.