1. A non-volatile semiconductor memory circuit comprising: a memory cell array; and a verification sense amplifier controller configured to control a switching device that receives external input data according to a level of the input data such that a distribution voltage is changed when controlling a write operation by comparing the input data with cell data written in the memory cell array, so as to provide cell data, wherein the switching device is selected according to the level of the input data.