1. A processor system comprising: a central processing unit; a graphics unit; a shared cache coupled to the central processing unit and the graphics unit; monitor circuitry to monitor hits or misses in the shared cache resulting from accesses by the graphics unit; and, cache replacement circuitry, responsive to the monitor circuitry, to limit eviction in selected regions of the shared cache based on over-utilization by the graphics unit.