1. An apparatus comprising: a data bus; a core processing circuit; a memory array; logic to store data or instructions transmitted on the data bus to a cache portion of the memory array; and logic to access the stored data or instructions in the cache portion in response to the core processing circuit independently of the data bus.