1. A method comprising: determining, by a processor, that a plurality of dual inline memory modules are populated non-symmetrically across a plurality of memory channels; and dividing, by the processor, the dual inline memory modules by bank to create a plurality of interleave groups, wherein each of the interleave groups spans across all of the memory channels.