1. A processor comprising a subcircuitry configurable to use a multi-byte branch instruction to bypass access to a first byte within a multi-byte memory location to access another byte within the multi-byte memory location.