1. A semiconductor integrated circuit verification system, comprising: a compiler configured to receive circuit descriptions of a semiconductor integrated circuit to be verified and create a circuit database;. a circuit analysis unit configured to receive the circuit database to analyze the circuitry inside the semiconductor integrated circuit based on the circuit database, the circuit analysis unit configured to determine the timing at which the abstraction level of the circuit is switched and generate a simulation object; and a simulation execution unit configured to receive the simulation object and conduct a simulation of the semiconductor integrated circuit based on the simulation object.