1. A method comprising: a look-ahead processor identifying instructions that are at least likely to be executed by a main processor; said look-ahead processor determining a suitable power state for said main processor that is suitable for executing said instructions; and said look-ahead processor signaling said main processor to enter said suitable performance state.