1. A non-volatile memory device, comprising: a word line extending along a first direction; a bit line extending along a second direction; and a memory unit having a read transistor coupled to the bit line, at least one two-terminal memory cell, and a select transistor, the two-terminal memory cell having a first end coupled to the word line and a second end coupled to a gate electrode of the read transistor.