1. An integrated circuit comprising: a plurality of computing nodes, at least one of the plurality computing nodes comprising an execution unit configured to execute tasks; an interconnection network operatively coupled to the plurality of computing nodes, the interconnection network configured to provide interconnections among the plurality of computing nodes; and a hardware task manager in at least one of the plurality of computing nodes, the hardware task manager managing execution of tasks by the execution unit.