1. A processor, comprising: a memory operable to store translated instructions of a target processor; a cache operable to store the address and tags associated with stored translated instructions of the target processor that are not found in the cache, and wherein the cache is further operable to store address and tags associated with stored translated instructions of the target processor when mismatch entries are found in the cache; and a processor unit operable to translate and execute instructions of the target processor.