1. An apparatus comprising: a first cache and a second cache within a graphics logic coherency domain, wherein the first cache is at lower level in a cache hierarchy than the second cache; a central processing unit (CPU) to access information stored in the first cache using a physical address, wherein the CPU is in a different coherency domain than the graphics logic.