1. An instruction fetch unit for a processor, comprising: a first recoder; and a second recoder coupled to the first recoder, wherein the first recoder passes information regarding a first instruction to the second recoder, and the second recoder recodes a second instruction based on the information passed by the first recoder.