1. A processor comprising: a hardware execution unit to execute instructions; a hardware retirement unit to retire executed instructions; and a trace generator having a trace suppressor to output a suppressed address trace of the executed instructions, wherein a first executed instruction accessed a relative address referencing an address register, and the suppressed address trace comprises a register hint packet outputted for the first executed instruction.