1. A reconfigurable processor, comprising: a configuration memory which stores a configuration bit for at least one loop configuration; a valid information memory which stores bit information indicating whether an operation in a loop is a delay operation; and at least one processing unit which determines whether an operation in a next cycle is the delay operation by referring to the bit information from the valid information memory, and selectively executing the operation according to the configuration bit from the configuration memory based on the determination.