1. A method of designing a layout for a plurality of latches in a common clock domain of an integrated circuit, comprising: placing the latches in a first layout; building at least one star object for the latches in the first layout, the star object representing an interim clock structure for the clock domain; weighting the latches based on wire distance from a source of the star object; and placing the latches in a second layout using the latch weighting.