1. A system comprising: a central processing unit; and a hardware accelerator operably connected to the central processing unit, the hardware accelerator adapted to translate stack-based instructions into register-based instructions native to the central processing unit.