1. A method for optimizing a floorplanner for a design netlist representation of an integrated circuit (IC) chip comprising the steps of: a) generating an abstract netlist; b) bundling the abstract netlist resulting in a reduced abstract netlist; c) generating constraints for the floorplanner; and d) modeling the constraints in the floorplanner to place floorplan objects of interest on the chip layout.