1. A processor, comprising: a hierarchical interrupt register structure, comprising: one or more root-level registers configured to indicate an interrupt occurring at a lower level register in the structure; one or more lower levels in the structure, each lower level comprising one or more registers; and one or more error handlers, each error handler assigned to a respective set of registers of the structure; and a system interrupt handler configured to route interrupts to the one or more error handlers.