1. A memory collar comprising: a first circuit configured to generate one or more data sequences in response to one or more test commands, wherein said one or more data sequences are presented to a memory during a test mode; and a second circuit configured to pre-process one or more outputs generated by said memory in response to said one or more data sequences.