1. A specialized processing block for a programmable logic device, said specialized processing block comprising: arithmetic circuitry for providing products of inputs and sums of said products to output a result; and rounding circuitry for selectably rounding said result to one of (a) a nearest integer, and (b) a nearest even integer.