1. An apparatus for FPGA configuration protection comprising: watchdog signal generator circuitry in the FPGA configured to output a watchdog signal when the FPGA is properly configured; and watchdog circuitry configured to receive the watchdog signal and to initiate reconfiguration of the FPGA if the watchdog signal is not received for or within a predetermined time.