1. A multi-thread processor comprising: a plurality of hardware threads each of which generates an independent instruction flow; and an interrupt controller that determines whether or not an input interrupt request signal is associated with and bound to one or more certain hardware threads of the plurality of hardware threads, and when the input interrupt request signal is determined to be associated with and bound to one or more certain hardware threads, the interrupt controller assigns an interrupt request signal to an associated hardware thread.