1. A processor comprising: decode logic to decode an instruction providing a guest address of a virtualization based system, and an address space context corresponding to a page table of the virtualization based system; and execution logic, responsive to the decoded instruction, to invalidate a corresponding Translation Lookaside Buffer (TLB) entry with a mapping from the page table of the virtualization based system for the guest address.