1. A memory controller, comprising: an interface to a first memory; an interface to a bus coupling the memory controller to at least one processor; circuitry, responsive to read and write commands received over the bus from the at least one processor, to shift data by an amount identified by at least some of the read and write commands.