1. A programmable logic device comprising: a multiplier circuit; a plurality of scan chain registers for testing said programmable logic device, at least a portion of said plurality of scan chain registers being located adjacent said multiplier circuit; and input circuitry for inputting data in said scan chain registers into said multiplier circuit.