1. A method for trace data alignment in a processor having an instruction pipeline comprising the steps of: delaying write data a predetermined number of clock cycles; selectively swapping most significant write data and least significant write data dependent upon memory access control data; delaying read data the predetermined number of clock cycles; and selectively swapping most significant read data and least significant read data dependent upon memory access control data.