1. A system for testing an integrated circuit comprising: at least one central processing unit; at least one volatile memory area; an interface, wherein the memory area is configured to be written using the interface; and a test device coupled with the integrated circuit, wherein the test device is configured to stop program execution, write data in the volatile memory area via the interface, and start program execution.