1. A synchronous flash memory device comprising: a first memory array with a first memory array dimensionality; a control circuit; and a synchronous memory interface, wherein the control circuit logically adapts the first memory array dimensionality to a second memory array dimensionality.