1. A method for generating test vectors to analyze cells of electronic gates, comprising: electronically selecting one cell within a cell library; determining input combinations of stimuli for the one cell; removing one or more input combinations that do not affect maximum and minimum signal propagation timing through the one cell; and generating the test vectors for the one cell based upon remaining input combinations.