1. A method for flushing a plurality of cache lines of a processor comprising: receiving a single instruction including a first field that indicates that the plurality of cache lines of the processor are to be flushed; and in response to the single instruction, flushing the plurality of cache lines of the processor.