1. A processor, comprising: a carry save array multiplier comprising an array of cascaded partial product generators configured to: generate a first output value as a product of two operands presented at inputs of the multiplier; and generate a second output value as a sum of two operands presented at inputs of the multiplier, wherein the array of cascaded partial product generators is configured to selectably perform multiplication and addition.