1. A processor comprising: a plurality of logic components organized in a pipeline, wherein one of the logic components is an execute component; a mechanism for indicating that an interrupt is pending; logic capable of determining whether execution of a current instruction within the execute component will impact the execution of the pending interrupt; and logic capable of performing a partial flush of the pipeline, wherein only instructions between the current instruction and a first instruction associated with the pending interrupt are flushed.