1. A processor comprising: a lock manager including a counter to maintain a count of aborted transactions and an inflation logic to control a mode of operation for a transactional memory system, the lock manager to enable a transaction to access data associated with a lock variable without acquiring the lock variable, use the data, commit if a value of the lock variable has not changed from the time of access to the time of commitment, and otherwise abort.