1. An apparatus comprising a processor operable to perform one or more vector operations, wherein the processor comprises a gather logic module comprising a first gather logic unit to identify locality of data elements in response to a first gather instruction; a first memory comprising a plurality of memory rows including a first memory row associated with the first gather instruction; and a second memory to store one or more data element addresses accessed in response to the first gather instruction.