1. An apparatus, comprising: a finite-state machine configured to track a progress of a transaction from one or more functional blocks within an integrated circuit; a processor configured to transmit a plurality of coherence requests dependent upon the transaction; a scoreboard circuit configured to track the plurality of coherence requests and a respective plurality of received responses; wherein the finite-state machine is further configured to detect errors in the respective plurality of received responses.