1. A memory hub, comprising: a memory access device interface structured to interface with a memory access device; a plurality of memory interfaces structured to interface with respective memory devices, each of the memory interfaces including a memory controller and a memory cache; and a switch coupling the memory access device interface to each of the memory interfaces.