1. A method of routing a semiconductor chip's global nets, comprising: identifying a subset of said global nets; dispatching to threads tasks for routing individual nets within said subset; routing said nets using said threads such that a routing of a net by a thread does not include visibility to routing of other nets by other threads within said subset but does include visibility of routes of other nets previously routed within previously identified subsets.