1. A method for simulating logic operations comprising the steps of: simulating one or more time sequential logic functions in each of a plurality of basic processors operating in time unison, and determining a value of a simulated logic function output in each of said plurality of basic processors as a proposed output with a fixed constant delay for the logic function being simulated; and delaying said proposed output from a final output for a delay time specific to said logic function being simulated.