1. A method of erasing a non-volatile memory cell array having a virtual ground array architecture, comprising; applying a hole injection positive voltage to a gate of a selected memory cell through a word line and grounding a source and a drain of the selected memory cell through bit lines to lower an initial threshold voltage of a charge storage layer of the selected memory cell.