1. An apparatus comprising: a processor operative to execute executable instructions that when executed by the processor cause the processor to: store variable length code information among a plurality of general purpose registers; generate decoded variable length code information by decoding the at least one variable length code; and store the decoded variable length code information among the plurality of general purpose registers, wherein the variable length code information is associated with a number of macroblocks.