1. A memory device, comprising: an array of memory cells; control circuitry to read, write and erase the memory cells; address circuitry to latch address signals provided on address input connections; and; a trim setting register having a plurality of individual trim settings, each trim setting comprising a program trim value, a step-up trim value, and a program pulse width.