1. A memory cache bank prediction unit for use in a processor having a plurality of memory cache banks, comprising: an input port configured to receive an instruction; and an evaluation unit coupled to said input port and configured to predict which of the plurality of memory cache banks is associated with the instruction.