1. A processor comprising: a plurality of cores to issue a plurality of mismatched operating requirements for a shared resource that is shared among the plurality of cores; and coordination logic coupled with the plurality of cores, the coordination logic to coordinate a shared resource setting for the shared resource that is shared among the plurality of cores based on the plurality of mismatched operating requirements and based further on which of a power saving policy or a high performance policy is identified as the most important to control.