1. An apparatus comprising: a plurality of processing elements (PE), each element comprising a hardware device providing a runtime mechanism for executing program code instructions including a loop, each PE running multiple concurrent iterations of the same loop; and a load and storage unit (LSU) including multiple banks of load storage queues (LSQ) for storing load instructions and store instructions issued by the PEs associated with the multiple concurrent iterations of the same loop and enabling completion of iterations in order.