1. A processing apparatus for implementing a systolic-array-like structure, said apparatus comprising: a) input means for inputting data; b) register means for storing said input data in a predetermined sequence; c) processing means for processing data received from said register means based on control signals generated from instruction data; and d) register control means for controlling the depth of said register means in accordance with said instruction data.