1. A system for implementing multi-user access to cached parameterized data for an electronic design, comprising: a memory for storing a cached parameterized cell; an index for referencing the cached parameterized cell within the memory; one or more locking structures to lock access to the cached parameterized pcell; an index counter that tracks updates to the index; and a data counter that tracks updates to the cached parameterized cell.