1. A method for use in a pipelined processor including a plurality of stages, the method comprising: storing a first updated data address value in a future file; and generating a second data address value from said first updated data address value.