1. A digital signal processor comprising: a plurality of memory units; a plurality of accelerator units, each configured to perform one or more dedicated functions; a processor core including an execution unit configured to execute instructions associated with datapath flow control; and a programmable network configured to selectively provide connectivity between the plurality of memory units, the plurality of accelerator units, and the processor core in response to execution of the instructions.