1. For use in a processing system containing a plurality of processors coupled to a main memory by a first common bus, a control circuit for perturbing a lock-step sequence of memory requests received from said processors, said control circuit comprising: a memory request generator adapted to be coupled to said first common bus for generating at least one memory request operable to terminate said lock-step sequence of memory requests.