1. A Digital Signal Processing (DSP) architecture comprising: an instruction data pipeline operable to propagate instruction data for multiple programs between multiple data pipeline stages; and a machine state pipeline operable to propagate state data for the multiple programs between multiple machine states in synchronism with the instruction data.