1. A field programmable gate array (FPGA) comprising: an array of programmable logic cells (PLCs) having at least one programmable function unit (PFU) and having associated routing resources; a plurality of programmable input/output cells (PICs); a plurality of programmable memory cells; configuration logic; and a verification unit that verifies whether a bitstream received by said FPGA is intended for said FPGA.