1. An apparatus comprising: a table to store a corresponding entry for each local memory of a plurality of local memories to be mapped into an address space, the corresponding entry for each local memory to store a representation of a logical distance for each memory from a processor based on an access speed of each memory.