1. A glitch block circuit for reducing information leakage due to combinatorial logic glitches, the glitch blocker circuit comprising: a multiplexer having an input signal comprising the glitches to be blocked and an uncorrelated signal that can be fixed or variable; and a glitch block enable signal generator suitable to enable the glitch blocker generator circuit using a glitch blocker enable signal.