1. A processor comprising: a compute array comprising a first plurality of compute engines serially connected along a data flow path such that data flows between successive compute engines at successive times, the first plurality of compute engines comprising an initial compute engine and a final compute engine, wherein the data flow path comprises a recirculation path connecting the final compute engine to the initial compute engine with no compute engine therebetween.