1. A circuit arrangement, comprising: an instruction cache configured to store instructions; and a processor circuit configured to retrieve and execute instructions stored in the instruction cache and defined in an instruction set, wherein the instruction set defines a touch instruction that, when executed by the processor circuit, requests the instruction cache to fetch at least one instruction targeted by the touch instruction into the instruction cache.