1. A method of run-time operation of a modified Harvard Architecture processor having an instruction RAM, a data RAM (D-RAM), data buses, and an arbiter, comprising: detecting available space in an on-chip instruction RAM containing program code instructions; and utilizing the available space of the on-chip instruction RAM as an extension of the data RAM to load and store data during operation of the modified Harvard Architecture processor.