1. A memory device, comprising: address input connections to receive externally provided signals; and control circuitry coupled to the address input connections, wherein the control circuitry is adapted to place the non-volatile memory device in a test mode in response to the externally provided signals.