1. A processor, comprising: a plurality of execution units, at least one of the execution units configured to: repeatedly execute a first instruction based on a first field of the first instruction indicating that the first instruction is to be iteratively executed.