1. A processor configured to execute versioned store instructions of a first thread within a first mode of operation, in which the processor is configured to: retire a versioned store instruction only after a version comparison has been performed for the versioned store instruction; and suppress retirement of instructions in the first thread that are younger than an oldest versioned store instruction of the first thread until the oldest versioned store instruction has retired.