1. A computer implemented method for generating a list of exceptions for use by an electronic design automation (EDA) tool, the method comprising: accessing a first list of exceptions defining non-default timing constraints of a circuit design; and optimizing the first list of exception to generate a second list of exceptions, wherein the second list of exceptions such that the EDA tool operates more efficiently on the circuit design using the second list of exceptions as compared to the first list of exceptions.