1. A method of tracing activity of a data processor comprising the steps of: collecting trace data from the data processor; transmitting collected trace data in a trace data stream; transmitting an epause marker in a trace stream upon detection of an emulation halt; and attaching to a transmitted epause marker a little offset indicating a number of latency instructions within trace collection hardware since a program counter exception.