1. An apparatus comprising: a semiconductor chip having a processor and on-die non-volatile storage, said on-die non-volatile storage to store different, performance related information for different configurations and expected usage cases of said processor for a same performance state of said processor, and circuitry to detect at least one of a configuration change and an expected usage change to the processor and provide an operating performance level to the processor from the different, performance related information.