1. A processor that implements an instruction set, wherein at least some of the instructions thereof are natively executed and at least some instructions thereof are expanded for execution as counterpart sequences of one or more operations, and wherein the set of instructions expanded for execution is modifiable post manufacture using a programmable predecode block of the processor.