1. A memory controller for a flash memory device, the memory controller comprising: a buffer memory configured to store data to be written in the flash memory device; a buffer memory interface configured to control read and write operations of the buffer memory; and an automatic command processing unit configured to receive a data command generated by a host hardware device and wherein the data command includes write information.