1. A circuit analysis method comprising: obtaining a netlist of a circuit; generating a reduced model from the netlist; using the reduced model to synthesize a positive netlist having no controlled current or voltage sources; and unstamping the synthesized positive netlist.