1. A processor comprising: a decoder configured to decode fetched instructions; and a register rename unit configured to: receive decoded instructions; and in response to determining a given instruction qualifies for a zero cycle move operation: assign a rename register identifier associated with a source operand of the given instruction to a destination operand of the given instruction; and prevent the given instruction from proceeding in a pipeline of the processor.