1. A method of computing, comprising: defining plural processor performance bins, each processor performance bin having a processor performance state; assigning at least one processor to each of the plural processor performance bins; monitoring processor performance metrics of at least one of the processors while the at least one of the processors executes an incoming task and modeling processor power based on the monitored performance metrics; and assigning future incoming tasks to one of the processor performance bins based on the modeled processor power.