1. A field-programmable dynamic logic array (FPDLA) comprising: an array of at least one dynamic programmable module (DPM); and at least one micro clock, wherein each of the at least one DPM is controlled by the at least one micro clock.