1. A method for performing logical transformations for global routing in an integrated circuit design, comprising steps of: (a) determining whether homeomorphism exists between logic trees A and B; and (b) when homeomorphism exists between said logic trees A and B, assigning same coordinates to nodes of degree !=2 of said logic trees A and B for optimizing design parameters.