1. A device, comprising: a cache memory to store a plurality of m-dimensional arrays; and an index mapping hardware to communicate with the cache memory and to index the m-dimensional arrays in the cache memory using array attributes, the index mapping hardware to support n-dimensional arrays in a single pass.