1. A method of performing timing analysis for a logic cell receiving an original input signal and generating a final output signal through a coupled network; the method comprising: generating an intermediary signal using a first timing arc based model; and generating an equivalent coupled network output signal using a first channel connected block based current model.