1. A hardware emulator apparatus, comprising: a configurable interconnect circuit configured to, dependent on an emulation cycle, selectively connect one or more sets of data lines from data capture output connections of at least one configurable physical block to one or more scan chain input lines.