1. A system, comprising: read-disturb reduction logic, including: a match circuit configured to compare an address associated to a read access with an address associated with a write access, and to generate a match signal responsive to the comparison; a data selecting circuit configured to select data from two or more data storage locations depending on the match signal; and read-disturb test mode logic configured to identify read disturb failures during wafer sort.