1. A memory structure, comprising: a PPROM cell layer comprising a plurality of diode cells; and a flash memory cell layer, the memory structure configured such that the PPROM cell layer resides on top of the flash memory cell layer.