1. A method of compressing configuration data used in a reconfigurable processor, the method comprising: generating one piece of combined data by combining configuration data used during two or more cycles; and generating a bit table indicating valid operations in each of the two or more cycles from among operations comprised in the combined data.