1. A non-volatile memory array comprising: a first bit line connecting a first plurality of memory cells, wherein the first plurality of memory cells are within a first well and are connected in series; a second bit line connecting a second plurality of memory cells, wherein the second plurality of memory cells are within a second well and are connected in series; and an isolation region separating the first plurality of memory cells from the second plurality of memory cells.