1. A method for evaluating a logic state of a design node comprising: compiling a logic design to generate an annotated symbol table and a levelized design; and computing the logic state of the design node using the annotated symbol table and the levelized design.