1. A controller comprising: a processor configured to be capable of outputting a first command and a first address to a memory when an access command is received from outside, the memory including a first block as an erase unit, the first block including a first string and a second string, the first string and the second string being electrically connected to a word line, the first address designating at least the first string, the second string, and the word line.