1. A debug subsystem for testing a system-on-a-chip including an embedded processor and memory comprising: at least one sub-block operable to: monitor a bus between the processor and the memory to detect selected triggering events; count the number of triggering events detected; and when the number of triggering events reaches a predetermined threshold, generating a debugging signal.