1. A method of fabricating memory cells, comprising: patterning and etching a metal to form a vertical post over a substrate and to form a plurality of holes; depositing a second insulating layer within the plurality of holes; etching the second insulating layer, wherein the etched second insulating layer has a top surface that is slanted; and depositing a conductive material into the plurality of holes.