1. A memory cell array, comprising: a plurality of memory blocks, wherein each memory block comprises: a plurality of bit lines and a plurality of word lines; and a plurality of memory cells arranged at intersections between the plurality of bit lines and word lines; wherein each bit line is connected to at least two memory cells adapted to store different numbers of bits from each other.