1. A nonvolatile memory device, comprising: a plurality of dummy cells connected to a dummy bit line; and a dummy bit line bias circuit providing a dummy bit line voltage to the dummy bit line during a program operation, wherein, due to the dummy bit line voltage, at least one of the plurality of dummy cells is programmed with a threshold voltage lower than the top programmed state and higher than an erased state during the program operation.