1. A circuit comprising: at least one node; a latch to provide logic signals indicative of comparisons on currents sourced into the at least one node; a memory unit to store the logic signals; and a mapping circuit to source at least one feedback current into the at least one node as a function of a subset of the logic signals stored in the memory unit.