1. A pixel processing and storage cell for use with a plurality of like cells in an integrated circuit imaging array, with each cell adapted to be coupled to a sensing unit having a binary output signal, the cell comprising: a digital arithmetic logic processing circuit adapted to receive and process the output signal of an associated sensing unit to a processed multi-bit value, and a memory circuit coupled to the processing circuit and including a plurality of bit storage units for storing the processed value.