1. A method operational in a processing circuit including cache memory, comprising: loading at least portions of an executable code sequence in the cache memory; performing instruction fetches of the executable code sequence from the cache memory; and monitoring the instruction fetches relative to cache misses, where the cache misses are fetched instructions absent from the cache memory on the instruction fetch, in order to dynamically detect anomalous miss activity.