1. An image processing pipeline having a plurality of serially chained stages for image processing in a digital still camera comprising: at least one combination of a line memory and a programmable data processor operable to perform a programmable data processing function upon input data received from said line memory thereby producing output data; and at least one fixed hardware block constructed to perform a fixed data processing function upon input data and thereby producing output data.