1. An integrated circuit comprising a plurality of cores and a functionally reconfigurable module (FRM) that is coupled to said cores, the improvement comprising: a plurality of logic circuit created within said FRM, associated with each of said cores, that is configured to check an assertion pertaining to the associated cores.