1. A memory device comprising: a command interface to receive a command associated with a power down event; non-volatile memory cells coupled to the command interface; and a control circuit operable to perform a fast program operation in response to the command in order to store data in the non-volatile memory cells, wherein the control circuit is operable to perform the fast programming operation in a shorter time compared with a normal programming operation.