1. A method for interfacing a processor to a coprocessor, the coprocessor capable of performing a plurality of coprocessor operations, comprising: the processor performing an instruction fetch from a target address; in response to the processor performing the instruction fetch from the target address, the coprocessor initiating one of the plurality of coprocessor operations, wherein the one of plurality of coprocessor operations is selected based on at least a portion of the target address.