1. A parallel processor, comprising: a cache configured to receive lines of data; and a parallel execution unit associated with said cache and configured to execute parallel counterparts of an operation, said parallel counterparts, when executed, configured to create, in said cache, corresponding aliases of a line of data pertaining to said operation such that said parallel counterparts are operable to invalidate only said corresponding aliases.