1. A field programmable gate array (FPGA), comprising: a first pad; a first delay locked loop; a first global clock driver; general interconnect circuitry; and programmable connections selectively connecting the first pad to the first delay locked loop, the first global clock driver, and the general interconnect circuitry.