1. A method, executed by one or more processors, for optimizing placement of a logic network, the method comprising: determining a resource for placement and a desired location the resource; reserving, via a placement memory accessible to a plurality of placement optimization threads, a plurality of potential locations for the logic element that are proximate to the desired location; determining a best location from the plurality of potential locations; and placing the logic element at the best location.