1. A method comprising: detecting a condition in a processor; calculating adjustment values at stages within a pipeline of the processor; and updating a register with one of the adjustment values when an instruction associated with the condition is terminated within the pipeline.