1. A method comprising: estimating micro-architecture effect from each core in a multi-core system, the micro-architecture effect providing derivation of a cycle per instruction (CPI) related to an actual core architecture excluding memory subsystem; simulating a model of a memory hierarchy associated with each core; and superpositioning the simulated model of the memory hierarchy on the estimated micro-architecture effect to produce a performance figure for the multi-core system.