1. A multi-level cache hierarchy, comprising: a set of L1 caches associated with one or more processor cores; and a set of L2 caches, wherein the set of L1 caches are a subset of the set of L2 caches, wherein the set of L1 caches underneath a given L2 cache are associated with one or more of the processor cores.