1. A circuit for deriving an adder output bit from adder input bits, comprising: first, second and third logic gates that generate intermediate bits based on threshold comparisons of concatenations of said adder input bits; and combinatorial logic that generates said adder output bit from said intermediate bits.