1. A memory array with write feedback, the memory array comprising: a number of row lines intersecting a number of column lines; a memory element connected between one of said row lines and one of said column lines; and an electrical condition supply to be selectively applied to one of said row lines; and a feedback control loop to control an electrical condition supplied by said electrical condition supply.