1. A data processor comprising: an instruction address generator; a cache memory having entries each storing an instruction address and instruction corresponding to the instruction address; and an instruction decoder decoding an instruction from said cache memory or another memory corresponding to an instruction address from said instruction address generator; wherein entries in said cache memory are selected to be made ineffective in response to an output signal of an instruction decoder.