1. A data processing system comprising: a plurality of processing units; a plurality of cache memories, wherein said plurality of cache memories is associated with cache memory controllers; and a plurality of mode registers associated with one of said cache memory controllers, wherein each of said mode registers includes a plurality of processing unit fields associated with processing units to indicate whether or not data from said associated processing unit should be cached by a cache memory associated to a corresponding cache memory controller.