1. A method of designing an integrated circuit, the method comprising: partitioning a chip resource into a plurality of sections; calculating the rank of the sections based on a quality metric; and removing the sections with the lowest ranks from consideration by a placement transform.