1. A method for managing functional verification of a parameterizable design, the method comprising: configuring a testbench using hardware design language configurations, the testbench having one or more parameterizable components, wherein the hardware design language configurations provide an indication of which of the one or more components are used to configure the testbench; observing values in the testbench; and automatically configuring a verification environment based on the observed values.