1. A processor comprising: logic to cause a software transactional memory access corresponding to a thread to be performed after a preceding hardware transactional memory access corresponding to the thread fails to be performed.