1. A method of generating an encrypted hardware sub-design, comprising: generating a first hardware sub-design at a first designer; generating a second hardware sub-design at a second designer; uploading said first hardware sub-design and said second hardware sub-design to an integrated circuit having a trusted host identifier; and enabling said second hardware sub-design by applying a license that is based on said trusted host identifier.