1. An apparatus to compile a shader comprising: logic, at least a portion of which is implemented in hardware, the logic to: determine whether a shader instruction can output a predetermined value; and compile the shader instruction to include an enhanced sub-sequence based on a determination that the shader instruction can output the predetermined value.