1. A method for verifying timing of a circuit having a first portion with a gate-level description and a second portion with a transistor-level description, comprising: accepting both the gate-level and transistor-level descriptions; and using a single tool to perform timing analysis of the circuit using both the gate-level and transistor level descriptions.