1. A memory, comprising: an array of memory cells, each of the cells configured to store a plurality of memory states; and a bit conversion circuit coupled to the array of memory cells, the bit conversion circuit configured to divide bits of original data into sub-groups of bits and further configured to convert the sub-groups of bits into intermediate data corresponding to a respective memory state, the intermediate data stored in the array of memory cells.