1. A system of branch prediction, comprising: a processor core for executing instructions; a branch target buffer for fetching a branch address; and a branch predictor for predicting a branch of a current instruction and indicating to the processor core whether to fetch or not to fetch the branch address from the branch target buffer.