1. A method of modeling designs customized in via-customizable integrated circuits, comprising: placing a model of an unselected via at each customizable via site in a customizable integrated circuit; and replacing each model of an unselected via with a model of a selected via at each customizable via site to be utilized in a design to customize the customizable integrated circuit.