1. A microprocessor architecture comprising: a main instruction pipeline; and an extended instruction pipeline, wherein the main instruction pipeline is configured to issue a begin record instruction to the extended instruction pipeline, causing the extended instruction pipeline to begin recording a sequence of instructions issued by the main instruction pipeline.