1. A microprocessor, comprising: fetch logic for retrieving an instruction; decode logic configured to identify an arithmetic operation specified in the instruction; and execution logic configured to receive operands specified by the instruction and including, a primary logic path configured to perform the arithmetic operation on such operands to produce a primary result, and a secondary logic path, arranged in parallel to the primary logic path, that is configured output metadata associated with the primary result of the operation.