1. A system for managing power in a processor system having a plurality of processing units, comprising: a) a thread monitor that determines, for each thread of a plurality of threads, a cycles per instruction (CPI) characteristic of the thread; and b) a thread scheduler that selectively assigns each of the plurality of threads to a processing unit based on the CPI characteristic of each thread.