1. A system for designating instruction access to data, the system including: A. a data verify bit included in an instruction, the data verify bit being set to a predetermined state by the analysis subsystem when the instruction is to be associated with verified data; and B. an arbitration circuit that issues an instruction after data verification if the state of the associated data verify bit is set.