1. An apparatus, comprising: a processor and a memory communicatively connected to the processor, the processor configured to: receive a representation of pairwise cost information for a set of nodes; and sparsify the representation of pairwise cost information for the set of nodes to form a sparsified representation of the pairwise cost information for the set of nodes.