1. A programmable logic device comprising: an array of configurable logic elements (CLEs); an array of multiplier tiles; and programmable interconnect resources for selectively coupling each multiplier tile to an associated CLE and to adjacent multiplier tiles.