1. A processor comprising: decode logic to decode an instruction specifying: an instruction mode, and one of a context descriptor; and execution logic, responsive to the decoded instruction, to synchronize one or more Translation Lookaside Buffer (TLB) entries with one or more corresponding mappings from the EPT.