1. An apparatus, comprising: host memory controller logic to: send a mode register command to a memory module over a bus, during initialization of the memory module before the bus to the memory module is trained for bus operations, to program one of a plurality of mode registers in the memory module, wherein the mode register command indicates one of the mode registers and includes data for the indicated mode register.