1. A method comprising: selecting a first of a plurality of programmable interrupt enable registers; a controller determining for the first register whether there are interrupts at a queue manager to be processed by a processor; the processor reading an interrupt status register within the queue manager; and the processor processing packets stored at a memory device that correspond to addresses stored in each of a plurality of queues within the queue manager.