1. A computer implemented method for providing simulated faults on a circuit design, the method comprising: receiving a layout and a schematic of a circuit design; using a computer, performing a simulation of the circuit design with a fault; storing a simulation result in a database; editing the layout and the schematic to include the fault; and linking the stored simulation result with the edited layout and the edited schematic.