1. An apparatus for implementing a shared cache architecture, the apparatus comprising: a multi-core processor including a first subset of processor cores and a second subset of processor cores; a first shared cache memory configured to be accessible to the first subset of processor cores; and a second shared cache memory configured to be accessible to the second subset of processor cores, wherein the first subset of processor cores includes different processor cores than the second subset of processor cores.