1. A method of generating a circuit layout of an integrated circuit, the method performed by a hardware controller, the method comprising: generating layout geometry parameters for at least a predetermined portion of an original netlist of the integrated circuit; generating a consolidated netlist according to the original netlist and the layout geometry parameters; and generating the circuit layout based on the consolidated netlist.