1. A processor, comprising: a plurality of registers; circuitry configured to process a plurality of instructions associated with an instruction set including a plurality of branch and non-branch instructions, the plurality of instructions each having a multi-byte length, the plurality of instructions accessible at multi-byte aligned addresses; wherein substantially all multi-byte aligned branch instructions are operable to access the instructions at byte aligned addresses.