1. A memory cache apparatus for use with a processor, comprising: a first memory cache portion in communication with said processor, said first memory cache portion managed by a software process; and a second memory cache portion in communication with said processor, said second memory cache portion managed by a hardware circuit.