1. A semiconductor memory cell comprising: a plurality of word lines; a plurality of first and second wirings intersecting with at least one of said word lines by way of an insulating layer; and a plurality of memory cells formed at intersections of said word lines and said wirings, wherein said memory cell is composed of a vertical transistor with channel sections formed in the depth direction of said memory cell, and a material positioned above, containing at least tellurium.