1. An apparatus comprising: a first interface to communicate with a processing unit; a second interface to communicate with a memory device; and a module coupled to the first and second interfaces and configured to obtain test information stored in the memory device and perform a testing of a memory structure of the memory device based at least in part on the test information.