1. A method for reducing memory latency in a multi-node architecture, comprising: receiving a speculative memory read request at a home node before results of a cache coherence protocol are determined; and initiating a read to memory to complete the speculative memory read request.