1. A bus interface comprising: an interface coupling a bus with at least one processor core; and a queue coupled to the interface and adapted to snoop responses from the at least one processor core and coalesce snoop responses from the at least one processor core into a single snoop response that reflects snoop responses from the at least one processor core.