1. A controller comprising: an interface; a buffer memory; a first set of registers for accessing the buffer memory; a second set of registers independent from the first set of registers for accessing the buffer memory; and a control unit for decoding and executing buffer memory access commands received by the interface to access the buffer memory through either said first or second set of registers.