1. A field-programmable gate array (FPGA) device, comprising: a plurality of programmable logic blocks connected to each other through interconnect resources; a first set of registers connected to the interconnect resources for configuring the programmable logic blocks; and additional logic, coupled to the registers, for selecting an interconnect/logic block testing mode, thereby enabling rapid interconnect/logic testing.