1. A nanoscale computational stage comprising: a nanoscale logic array formed by interconnections between a number of internal signal lines, a number of logic-array input lines, and a number of logic-array output lines; and a number of nanoscale latch arrays interconnected with the nanoscale logic array.