1. A memory device comprising: a block of memory cells that is not a random access memory with multiple ports, said block of memory cells partitioned into subunits that have only a single port; and a cache coupled to said block of memory cells adapted to handle a plurality of accesses to a said subunit of memory cells without a conflict such that said memory device appears to be a random access memory to said plurality of accesses.