1. A method of estimating a circuit delay, the method comprising: receiving device parameters corresponding to a circuit; determining an electrical effort of each stage in the circuit; determining an effective fanout at an input of an initial stage; determining a gate delay based in part on an electrical effort at the output of the initial stage; and determining a gate signal transition time based on an electrical effort of the initial stage and at least one subsequent stage.