1. A semiconductor memory system comprising: a first semiconductor memory device including a first circuit, and a second semiconductor memory device including a second circuit, the second circuit detects a first busy state of the first semiconductor memory device, and the first circuit detects a second busy state of the second semiconductor memory device.