1. An integrated circuit comprising: core logic to provide a prefetch hint; and prefetch logic coupled to the core logic, the prefetch logic to transfer two or more cache lines from an open page in a dynamic random access memory (DRAM) to a static random access memory (SRAM) based, at least in part, on the prefetch hint.