1. A cache memory system comprising: a central processing unit (CPU) and a first memory; a second memory positioned between the CPU and the first memory and storing at least one block of the first memory; and a block quantity determination unit which determines a block quantity indicating a number of blocks of the first memory to be stored in the second memory.