1. An apparatus, comprising: an instruction cache; and control circuitry configured to: detect a pattern of execution of instructions by an instruction processing pipeline, wherein the instructions include a plurality of backward control transfers; and store the instructions in the instruction cache in response to determining that a particular number of iterations of the pattern have occurred; wherein the apparatus is configured to fetch and execute the instructions from the instruction cache.