1. A processor that includes memory configured to store virtual address tag bits and physical address tag bits in a first portion, to store data bits in a second portion, and to store alias way prediction values in a third portion, wherein the third portion is kept up to date based on the way of a last hit line in the second portion with a virtual synonym in the first portion.