1. An arithmetic circuit comprising: a plurality of registers; an arithmetic unit, for regarding, as inputs, values entered in said multiple registers; and a plurality of memories, wherein reading of multiple variables from said plurality of memories to said plurality of registers is performed during the same reading cycle by way of a pipeline process performed by said arithmetic unit.