1. A pipeline processor comprising: a pipeline processing unit to process an instruction according to a plurality of stages; and an equal model compensator to store the results of the processing of some or all of the instructions located in the pipeline processing unit and to write the processing results in a register file based on the latency of each instruction.