1. A prefetcher for predicting accesses to a memory comprising: a prediction generator configured to generate a prediction that is unpatternable to an address; and a target cache coupled to said prediction generator and configured to maintain said prediction in an arrangement that determines a priority for said prediction.