1. A processor, comprising: a fork predictor to issue a prediction whether a fork instruction should be permitted to execute; and an execution unit to execute said fork instruction responsive to said prediction.