1. A processor, comprising: an instruction buffer to hold a first instruction and a second instruction; and an advance data table, indexed by said instruction buffer, to store a first data for a first target register of said first instruction during regular execution, and to supply said first data to said second instruction during re-execution.