1. A processor comprising: computational logic having a plurality of slices, wherein each of the plurality of slices is to comprise a plurality of sub-slices to perform one or more computations; and logic to cause rotation of power-gating amongst single sub-slices within each slice of the plurality of slices based on an indication to reduce power consumption of the computational logic.