1. A computing machine comprising: a memory; a plurality of heterogeneous computational nodes embodied in an integrated circuit and configured to make requests for memory accesses to the memory; and a memory controller embodied in the integrated circuit that allows multiple independent simultaneous requests for memory accesses by the heterogeneous computational nodes to the memory.