1. A computer-implemented method for controlling memory access operations, the method comprising: receiving a stream of graphics commands that includes at least one memory barrier command; and for each memory barrier command in the stream of graphics commands: scheduling the memory command for execution; and delaying memory access operations scheduled for any command specified after the memory barrier command until all memory access operations scheduled for commands specified prior to the memory barrier command have completely executed.