1. A processor comprising: a first central processing unit (CPU); a second central processing unit; a non-CPU functional unit; and interconnect logic coupled to the first central processing unit, the second central processing unit, and the non-CPU functional unit; wherein the interconnect logic enables information sharing between the first central processing unit, the second central processing unit, and the non-CPU functional unit without first resorting to main memory.