1. A process of positioning megacells that are included in an initial integrated circuit layout that violates design rules, the circuit layout having sides defining sides of a chip, the process comprising steps of: inflating a size of at least some of the megacells; placing the megacells in a footprint of the circuit to reduce placement complexity; and permuting megacell placements to reduce placement complexity.