1. An apparatus comprising: a plurality of processor cores; a plurality of caches, each cache associated with a processor core; a control mechanism to operatively couple said plurality of caches to each other cache to allow sharing between said plurality of caches.