1. A data processing system with programmable addressing, comprising: multifunctional input/output devices in a logical partition environment; control bits located in a memory, wherein the control bits allocate the multifunctional input/output devices into memory; an address bus leading the control bits to locations for the multifunctional input/output devices; and a programmable address control, wherein the programmable address control relocates individual functions.