1. A system comprising: a Reduced Instruction Set Computer (RISC) processor adapted to, responsive to a received request to process a Boolean operation, execute a single processor data access instruction addressed to a region of a memory-mapped register corresponding to said Boolean operation.