1. A computer-implemented method comprising: receiving a first plurality of base address bits and a first plurality of offset address bits; pairing each of the first plurality of base address bits with a corresponding bit from the first plurality of offset address bits; generating a plurality of PGZO values for each of the paired bits; evaluating the PGZO values; and selecting a memory array entry from a memory array based on the evaluation.