1. A power circuit for a memory device, comprising: a pulse control circuit, said pulse control circuit receiving a first voltage, a control signal, and producing a pulse signal having at least one parameter controllable via said control signal; a driver, coupled to said pulse control circuit, for driving said produced pulse signal; and a capacitor, electrically coupled to said driver, for storing charges received from said driven pulse signal, and for providing a second voltage based on the stored charge.