1. A microprocessor, comprising: an input port configured to receive a sequence of instructions comprising a terminal flow control instruction for execution in an instruction processing pipeline; a hash generator configured to generate a hash associated with execution of the sequence of instructions within the instruction processing pipeline; a memory configured to receive a reference signature corresponding to a hash of a verified sequence of instructions corresponding to the sequence of instructions; and logic for determining a correspondence between the hash and the reference signature.