1. A computer-implemented method, comprising: generating a synchronous netlist from a synchronous circuit design, the synchronous netlist including combinational logic gates and state-holding elements; and converting the synchronous netlist to an asynchronous circuit design, the converting including grouping the combinational logic gates by operations into functions.