1. A method for testing an address bus in a logic module, the logic module also including a data register, a memory, a data bus and an address decoder, the method comprising: providing on the address bus an address to a location in the memory; decoding the address by the address decoder; writing the decoded address into the data register; and reading out the data register onto the data bus to test operability of the address bus.