1. A multi-port memory device comprising: a first port; a second port; a first dedicated memory area assigned to the first port; a second dedicated memory area assigned to the second port; and a plurality of shared memory units; wherein a respective bank address that specifies each of the shared memory units is received through the first port, and wherein both of a bank address and a respective row address that specify each of the shared memory units is received through the second port.