1. A method of decomposing a layout for triple pattern lithography, which comprises: generating a first conflict graph from the layout; generating, by the processor, a second conflict graph from the first conflict graph, wherein each vertex of the second conflict graph represents a loop in the first conflict graph; and, identifying, by the processor, loops in the second conflict graph as triple patterning decomposition violations.