1. A processor comprising: a plurality of multi-threaded cores configured to execute a plurality of threads, each of the multi-threaded cores includes a single issue pipeline configured to overlap execution of multiple threads; a plurality of cache bank memories configured to store data for the plurality of threads; and an interconnect structure configured to communicate with the multi-threaded cores, the plurality of cache bank memories, and the plurality of threads.