1. A memory, comprising: a metal portion; a first metal oxide layer on the metal element, the first metal oxide layer including N resistance levels; and a second metal oxide layer on the first metal oxide layer, the second metal oxide layer including M resistance levels, wherein the memory has X resistance levels and X is less than the summation of M and N, for minimizing a programming disturbance.