1. A method of improving a synthesized circuit design, comprising: searching said synthesized circuit design for a first instance of a first pattern of gates; removing said first instance from said synthesized circuit design; and, replacing said first instance with a non-synthesized cell.