1. A DMA controller comprising: a plurality of DMA channels, each including a datapath for transferring data from a DMA source to DMA destination and channel control logic for controlling data transfer in response to DMA parameters; and a prioritizer configured to map DMA requests from different DMA requesters to the DMA channels in response to programmable mapping information.