1. A memory device comprising: a sequencer configured to receive a conditional instruction; and an internal processor configured to execute the conditional instruction only when a condition has been met.