1. A circuit comprising: a decode logic circuit; a buffer coupled to the decode logic; a positive level shifter with an input coupled to receive address signals and an output coupled to the buffer, the positive level shifter coupled between a high positive voltage and a reference voltage; and a negative level shifter with an input coupled to receive the address signals and an output coupled to the buffer, the negative level shifter coupled between a low positive voltage and a negative voltage.