1. A computer-implemented method for verifying an integrated circuit design, the method comprising: receiving, with respect to a verification process for the integrated circuit design, a set of design constraints; constructing, based on the set of design constraints, a constraint model; determining, using the constraint model, a new global constraint; and processing, using the new global constraint, the verification process for the integrated circuit design.