1. A method for scheduling processing of a loop in a reconfigurable processor, the method comprising: generating a dependence graph of instructions for the processing of the loop; mapping a first register file of the reconfigurable processor on an arrow of the dependence graph indicating inter-iteration dependence; and searching for schedules of the instructions based on the mapping result.