1. A pipelined processor comprising: an instruction fetcher capable of fetching instructions from an instruction source; a data source coupled to the instruction fetcher and capable of supplying data for execution by the instructions; a branch resolver coupled to the instruction fetcher and capable of resolving conditional branch instructions; and a delay element coupled from the branch resolver to the instruction fetcher, the delay element to allow time for analysis and determine whether the condition branch has resolved correctly.