1. In a computer system having multiple access requesters and shared resources, an arbiter apparatus, comprising: a multiplicity of arbiter cells having inputs and outputs connected in a hierarchy of multiple levels; means for directly receiving and arbitrating the same access request signals in arbiter cells at multiple levels in the hierarchy; and means for outputs from arbiter cells at a higher level in the hierarchy to directly control outputs from arbiter cells at a successively lower level in the hierarchy.