1. An apparatus comprising a block-based processor, the block-based processor comprising: one or more processing cores configured to fetch and execute a plurality of instruction blocks; and a control unit configured, based at least in part on receiving a nullification instruction, to nullify at least two block outputs.