1. A method for determining placement of instances in a layout of electrical or electronic circuits initially represented by a netlist, comprising the steps of: attaching position information to netlist instances in a netlist for identifying their approximate position in a regular structure; using the attached information for defining partitioned areas of said regular structure; generating a circuit layout from the netlist, which layout contains the partitioned areas; and optimizing the circuit layout containing the partitioned areas.