1. A mathematics coprocessor comprising: a register set for selectively storing integer and floating point operands; multiply—accumulate circuitry operable to perform integer and floating point multiply operations on integer and floating point operands retrieved from the register set and integer addition operations on integer operands retrieved from the register set; and a floating point adder circuit for performing floating point addition operations on floating point operands retrieved from the register set.