1. An apparatus comprising: fetch logic to fetch first instruction information for a first thread and to fetch second instruction information for a second thread, the fetch logic further to mark the second instruction information as speculative; and blocker logic to prevent data associated with a store instruction executed by the second thread from being stored in a memory system and to prevent forwarding of the data associated with the store instruction to the first thread.