1. A non-volatile memory circuit, comprising: a memristor pair in electrical communication with a logic gate; a bias voltage source in communication with said memristor pair; and a transmission gate positioned to permit an input signal to pass to said logic gate.