1. A hybrid memory circuit, comprising: a substrate; an electrically conductive trace disposed on the substrate; a deflectable article having at least one nanotube disposed in spaced separation relative to the conductive trace, and wherein the position of the deflectable article represents a memory state of the memory circuit; and an electronic selection circuit for selecting the deflectable article for operation in response to receiving a memory cell address.