1. An apparatus for controlling a data transfer between a data processor and a data unit, comprising: a first control unit that controls the data transfer between the data processor and the data unit, the first control unit including a first memory device; and a second control unit that controls the data transfer between the data processor and the data unit, the second control unit including: a second memory device; and a memory controller that enables the second control unit access to the first and second memory devices.