1. A method comprising: identifying an instruction in a processor pipeline as one dependent on a long-latency operation; based on the identification, causing the instruction to be placed in a data storage area, along with a logical register to physical register mapping for the instruction; re-mapping a physical register of the mapping to another physical register; and after the long-latency operation completes, re-inserting the instruction into the pipeline.