1. An apparatus, comprising: storage including a library to define how a net-list is to be synthesized by a synthesis tool; a data-driven logic verification chip comprising a plurality of logic processors; and a code generator to adopt one or more heuristics to convert the net-list into data driven logic programs and to allocate hardware resources to balance computing and storage loads across the plurality of logic processors of the verification chip.