1. A nonvolatile memory comprising: a plurality of memory blocks; and an address decoder configured to activate a block word line corresponding to the memory blocks in common when one memory block is selected among the memory blocks, supply voltages to word lines of the selected memory block among the memory blocks and float word lines of an unselected memory block among the memory blocks.