1. A method of generating a test bench to verify a processor decoder, the method comprising: receiving an architecture description comprising processor decoder information; parsing the received architecture description into information for verifying the processor decoder; and generating the test bench to verify the processor decoder based on the parsed information.