1. A particularly configurable microprocessor for processing computer programs which are selectively operable on said particularly configurable microprocessor, comprising: an instruction buffer for receiving instructions; destination logic circuitry for evaluating whether predetermined bits in the instruction buffer conform to predetermined criteria; and logic circuitry able to route a subset of instruction bits from selected bit locations in the buffer to the destination logic circuitry.