1. An integrated circuit comprising: a processor configured for fetching and executing opcodes; a system bus; and a memory coupled to the processor via the system bus, the memory including logic circuitry for detecting functional states of the memory and wherein the memory (a) supplies one or more programmed opcodes in response to detection of first functional states of the memory, and (b) supplies a hard coded opcode in response to detection of second functional states of the memory.