1. In a computer system that implements input/output virtual address translation and validation, a method for input/output virtual address translation and validation comprising the steps of: (a) assigning a range of memory to a device driver for its exclusive use, the device driver associated with a peripheral device; and (b) invoking, by the device driver system functionality for receiving a logical address and outputting a physical address, the physical address having a length greater than the logical address.