1. A processor comprising an arithmetic logic unit that co-operates with a stack arrangement, wherein the processor is arranged to execute instructions which include a stack control field and an opcode field for controlling the stack arrangement and the arithmetic logic unit, respectively.