1. A field-programmable gate array comprising: regularly arrayed logic elements; a first group of signal lines regularly disposed and each interconnecting only one logic element and another logic element adjacent to the one logic element; and a second group of signal lines regularly disposed and each interconnecting only one logic element and another logic element not adjacent to the one logic element.