1. An accelerated processor structure on a programmable integrated circuit device, the accelerated processor structure comprising: a processor; a plurality of configurable digital signal processors (DSPs), each configurable DSP including, a circuit block including, a plurality of multipliers; a first bus to transfer data from the processor to the configurable DSPs; and a second bus to transfer data from the configurable DSPs to the processor.