1. An apparatus, comprising: a processor including logic to enable a zeroize state, the zeroize state being a security disabled fault state; logic to enable a clear state, the clear state to enable a non-secure processing function and to disable a security function; and logic to enable a transition from the zeroize state to the clear state.