1. A method of forming a layout definition of a semiconductor integrated circuit, comprising: generating a netlist of functionally committed standard cell instances and the electrical interconnections between the standard cell instances; placing the standard cell instances in a layout pattern; and placing functionally uncommitted base cell instances in the layout pattern, wherein each base cell instance has an uncommitted logical function.