1. A method of forming memory circuitry sequentially comprising: forming a plurality of metal interconnect lines over a semiconductive substrate; and forming a plurality of memory cell storage devices comprising voltage or current controlled resistance setable semiconductive material.