1. A method comprising: allocating, with one or more processors, physical registers to vector virtual registers based on priority information that is indicative of a relative importance of assigning vector physical registers rather than scalar physical registers to respective vector virtual registers.