1. A memory protection unit, comprising: hardware registers for entering address tables; a configuration memory for storing the address tables; a preconfigured hardware logic for managing the configuration memory; a data connection between the configuration memory and the hardware logic for loading the hardware registers; a first interface for controlling the loading by a computing core; and a second interface for writing to the configuration memory by the computing core.