1. An apparatus, comprising: a secure mode flag to indicate a processor is operating in a trusted mode; and a hardware error reporting system to detect and report a hardware error, including a machine state register to store machine state when said hardware error is detected; and a sequencer to mark said machine state register invalid when said secure mode flag is true.