1. A method for sharing an address translation table for memory regions of multiple I/O adaptors, comprising: allocating a memory region for each of the multiple I/O adaptors; building an address translation table to be shared between the memory regions; creating a hardware context for each memory region; and sharing the address translation table across the multiple I/O adaptors using the hardware contexts of the memory regions.