1. A method, comprising: supplying a processor with a first voltage, the first voltage being below a second voltage, the second voltage being the lowest compatible voltage for an enhanced processor halt state; allowing the processor to execute instructions upon waking from the enhanced processor halt state at the first voltage by throttling a maximum throughput rate of instructions being executed in the processor.