1. A computer apparatus comprising: a controller to: map an address range of a data block in a persistent storage medium into an accessible memory address range of at least one processor of a plurality of processors; and ensure that copies of requested portions of the data block cached in a plurality of memories by the plurality of processors are kept consistent.