1. A method comprising: delivering an instruction from a memory to a processor across an instruction bus, the instruction at least partially configures the processor for a secure mode of operation different than privilege modes of the processor; verifying delivery of the instruction across the instruction bus; and checking for proper execution of the instruction using a trace port of the processor.