1. A method of determining high-speed VLSI reduced-order interconnect by non-symmetric Lanczos Algorithm, which includes the following steps: a) input a mesh circuit; b) input an expand frequency point; c) set a state space matrix of circuit; and d) judge the order of reduced model for model reduction as per iteration termination conditions.