1. A method for improving branch instruction target address prediction comprising the steps of: providing a predetermined Hint bit field within said branch instruction; storing Hint bits in said Hint bit field in response to a use of said branch instruction in a software routine; decoding said Hint bits when said branch instruction is subsequently speculatively executed; and executing a hardware action corresponding to said decoding of said Hint bits.