1. A neuron circuit comprising: a synapse circuit block having three transistors, the body of one of said three transistors is controlled by a weighted input; and a neuron body circuit block, coupled to said synapse circuit block for generating an output pulse, includes a current mirror circuit, a summing circuit, and an invertor circuit.