1. A Hardware Abstract Data Structure (HADS), comprising a General Interface (GI), a Control and Configuration Logic (CCL) and a Memory Pool (MP), wherein the GI is arranged to implement intercommunion between the HADS and a processor, wherein the CCL is arranged to, in response to a configuration command received by the GI, configure a hardware data structure for the MP, and wherein the MP is arranged to store data.