1. A processor comprising: a plurality of branch predictors, wherein each branch predictor is adapted to provide a prediction and an override signal; and a branch prediction control circuit to generate a branch prediction based on the prediction and override signal from each predictor.