1. A memristor array comprising a lower layer of crossbars; an upper layer of crossbars intersecting the lower layer of crossbars; memristor cells interposed between intersecting crossbars; and pores separating adjacent memristor cells.