1. A method of circuit design for designing integrated circuits with one or more embedded memories, said method comprising the steps of: a) generating a placement in a logic design for timing critical logic associated with each included embedded memory; and b) generating an augmented memory boundary for said each included memory, each said augmented memory boundary encompassing one said embedded memory and associated said timing critical logic.