1. An apparatus, comprising: comparison logic to compare a threshold voltage of a memory cell to at least one pair of fractional reference voltages to generate comparison results; and read logic to determine a bit value of the memory cell based, at least in part, on the comparison results.