1. Circuitry for carrying out a square root operation, said circuitry comprising: iteration circuitry for carrying out a plurality of iterations, said iteration circuitry comprising means for calculating at least one root multiple from one of a positive quotient value and a negative quotient value, said root multiple being used by said iteration circuitry to modify a current remainder.