1. A synchronous memory device comprising: a memory array; an output buffer to output data from the memory array; a tri-state logic circuit to selectively tri-state the output buffer; and control circuitry to signal the tri-state logic circuit to tri-state the output buffer during memory initialization.