1. A circuit for reducing the power consumption of a graphical display comprising: a memory component having a full display mode corresponding to a first clock cycle and a partial display mode corresponding to a second clock cycle different from the first clock cycle, the memory component being configured to output a single pixel per clock cycle for the full display mode and output a plurality of pixels per clock cycle for the partial display mode.