1. A method of verifying gating rules comprising the steps of generating test bench hardware design language code from the design source hardware design language code, and building a formal verification model comprising the testbench hardware design language code and the hardware design language for the design under test to provide a design verification tool.