1. A method of producing models of a design of an integrated circuit, the method comprising: providing a master model of a design of an integrated circuit; and translating the master model to at least first and second models functionally equivalent to the master model and at different levels of abstraction from each other and wherein each of the first and second models includes timing information of the design accurate for its respective level of abstraction.