1. A hardware simulation system comprising: a software model of at least two hardware design units that communicate together in response to stimulus provided by a stimulation module in the simulation system; and a glitch injection circuit that intercepts communication signals between the hardware design units to inject errors in the communication signals under control of the stimulation module.