1. A direct memory access (DMA) control device comprising: a basic-function setting register used to perform DMA operation; and a scatter-gather setting register including a first register in which a value indicating one of a plurality of operation modes is set for each of a series of DMA tasks to change details of processing for the each task.