1. An apparatus, comprising: a plurality of thread units to concurrently execute a plurality of threads; and a memory buffer storage area to store data for a memory write instruction encountered during execution of an atomic block of instructions for a particular one of the plurality of threads; wherein the memory buffer storage area is part of a persistent state such that precise architected state is defined at the retirement boundary of each instruction of the atomic block.