1. An apparatus, comprising: an instruction cache having two or more cache lines; a first buffer having a defined length to store content of a single cache line; and control logic to compare a first starting address and a first length associated with a current fetch request to a second starting address associated with a next fetch request to eliminate an access to the instruction cache to fulfill the next fetch request based upon the comparison.