1. An apparatus comprising: a first plurality of processors; a plurality of dedicated data buses each coupled to a respective one of the first plurality of processors; a first shared data bus coupled to each of the first plurality of processors, the first plurality of processors processing data received via the plurality of dedicated data buses in a first type of processing task and processing data received via the first shared bus in a second type of processing task.