1. A method comprising: introducing a multi-cycle instruction including two or more sub-instructions into a pipeline; writing a result generated in response to a sub-instruction in a speculative commit register; and writing a value in the speculative commit register to an architectural register in response to the multi-cycle instruction committing.