1. A method for diagnosing faults in an application specific integrated circuit comprising: comparing a complete fail signature for an integrated circuit to at least one predicted fail signature generated using a hardware fault simulator; and compiling fault candidates in said integrated circuit based upon said comparing step.