1. A method for creating a parameterized pattern library for a hierarchical layout of an electronic design, said method comprising: selecting at least one layout generator; creating rules for generating a layout netlist for a specific instance of each layout generator, said rules comprising a topology and node parameters of said layout netlist, said node parameters being calculated as mathematical expressions of netlist parameters of said layout netlist; and calculating matching criteria and parameter derivation rules from said rules.