1. A processor, comprising: a secure memory to contain a secure initialization authenticated code; and secure enter logic responsive to execution of a first instruction to invoke secure operation initialization, and to detect a point in time to proceed with execution of said secure initialization authenticated code.