1. A multi-processor system comprising: a processor that executes program instructions across at least one memory barrier; a request engine that provides an updated data fill corresponding to an invalid cache line, the invalid cache line being associated with at least one executed load instruction; and a load compare component that compares the invalid cache line to the updated data fill to evaluate the consistency of the at least one executed load instruction.