1. A computer-implemented method for analyzing electrical power consumption in a circuit, wherein the analyzing electrical power consumption in a circuit comprises determining a power metric selected from the group consisting of dynamic power, leakage power, and short-circuit power, wherein the circuit comprises a plurality of circuit cells and a plurality of circuit wires, wherein a source netlist includes a plurality of circuit nodes included in the source netlist corresponding to a circuit cell included in the circuit, and a plurality of circuit edges included in the source netlist corresponding to a wire included in the circuit, and wherein the method comprises: forming a compressed circuit node that combines a first circuit node and at least one second circuit node, wherein the first circuit node and the at least one second circuit node are included in the plurality of circuit nodes included in the source netlist, and wherein the forming the compressed circuit node is based, at least in part, on the first circuit node and the at least one second circuit node having a node equivalence, the node equivalence is selected from a group consisting of a logical equivalence and a functional equivalence; wherein the logical equivalence comprises the first circuit node and a first combination of the at least one second circuit node having the same operational activity, the first circuit node and a second combination of the at least one second circuit node having the same input and output states when held in a static state of operation, and the first circuit node and a third combination of the at least one second circuit node being cloned nodes that receive a common signal source, wherein the functional equivalence comprises the first circuit node and the at least one second circuit node producing the same output states upon each of the first circuit node and the at least one second circuit node receiving of the same input states, wherein the compressed circuit node includes a circuit of uncompressed nodes, wherein the uncompressed nodes comprise a series of logic inversion elements, wherein each of the logic inversion elements outputs an at least one logic output having a logic value complementary to a logic value of at least one input to the respective logic inversion element; forming a first compressed circuit edge that combines a first circuit edge and at least one second circuit edge, wherein the first circuit edge and the at least one second circuit edge are included in the plurality of circuit edges included in the source netlist, and wherein the forming the first compressed circuit edge is based, at least in part, on the first circuit edge and the at least one second circuit edge having an edge equivalence, wherein the edge equivalence comprises the at least one second circuit edge having a state equivalent to a state of the first circuit edge; forming a reduced netlist, wherein the reduced netlist includes a first subset of the plurality of circuit nodes included in the source netlist and a second subset of the plurality of circuit edges included in the source netlist, wherein the reduced netlist includes the compressed circuit node in substitution for the first circuit node and the at least one second circuit node, and wherein the reduced netlist includes the first compressed circuit edge in substitution for the first circuit edge and the at least one second circuit edge; associating with the compressed circuit node, in the reduced netlist, a lumped node metric that combines a node metric associated with each of the first circuit node and the at least one second circuit node, the lumped node metric and the node metric are selected from a group consisting of device capacitance, cross-over current capacitance, and leaking width; associating with the first compressed circuit edge, in the reduced netlist, a first lumped edge metric that combines a first edge metric associated with each of the first circuit edge and the at least one second circuit edge, wherein the first lumped edge metric and the first edge metric are wire capacitance; forming a second compressed circuit edge that combines a third circuit edge and a third circuit node, wherein the third circuit edge is selected from a first group consisting of the first compressed circuit edge and an at least one fourth circuit edge included in the plurality of circuit edges included in the source netlist, wherein the third circuit node is selected from a second group consisting of the compressed circuit node and an at least one fourth circuit node included in the plurality of circuit nodes included in the source netlist, wherein the forming the second compressed circuit edge is based, at least in part, on the third circuit edge and the third circuit node having the same output states when receiving the same input states and held in a static state of operation; substituting, in the reduced netlist, the second compressed edge for the third circuit edge and the third circuit node; and associating with the second compressed circuit edge, in the reduced netlist, a second lumped edge metric that combines wire capacitance associated with the third circuit edge and a second edge metric associated with the third circuit node, and wherein the second edge metric is selected from a group consisting of device capacitance, cross-over current capacitance, and leaking width.