1. A method for programming memory cells, in particular of the Flash type, comprising the following steps: a verify step with a first parallelism in which a reading is carried out for determining the state of a group of memory cells; a determination step of a programming parallelism, based on the results of the verify step; and a real programming step of the memory cells carried out with the determined programming parallelism.