1. A stacked semiconductor memory device, comprising: a semiconductor substrate; a functional circuit formed on the semiconductor substrate; a plurality of memory cell array layers stacked above the semiconductor substrate; and at least one connection layer stacked above the semiconductor substrate independent of the memory cell array layers, wherein the at least one connection layer electrically connects memory cell selecting lines of the memory cell array layers to the functional circuit.