1. A performance adder circuit, comprising: a register for storing a performance adder final value; multiplexer logic for providing performance values and a selected event signal based upon performance events occurring within a circuit; and a logic circuit, coupled to the register and the multiplexer logic, for adding the performance values based upon the selected event signal and for storing a resulting signal in the register.