1. A processing unit comprising: a first section for issuing an instruction and for collecting multiple sets of operands associated with said instruction; and a second section including first and second execution pipelines, each including two or more parallel data paths, the operands being supplied to one of the execution pipelines, wherein the first section operates at a first clock rate and the second section operates at a second clock rate that is different from the first clock rate.