1. An information capturing apparatus to capture cycle information on a processor cycle that results in a high level interrupt comprising: a memory controller connected to at least one processor to control a memory in response to instructions from said at least one processor; an I/O controller connected to said memory controller to control data flow to at least one device in response to instructions from said at least one processor; and lock down logic to store captured cycle information on a processor cycle that results in an interrupt.