1. A field programmable gate array (FPGA), comprising: a circuit configured to operate in a sub-threshold voltage range, wherein said circuit has a V DD level that is less than a threshold voltage of transistors in said circuit, wherein said circuit employs a low-swing signaling scheme, and wherein said low-swing signaling scheme is a signaling with a voltage swing that is less than said V DD level.