1. A processor comprising: a plurality of cores to issue a corresponding plurality of operating requirements; and coordination logic coupled to the plurality of cores, the coordination logic to coordinate a shared resource setting of the plurality of cores with the plurality of operating requirements.