1. A general purpose set theoretic processor comprising: input/output; a recognition network having a recognition matrix comprising detection cells and an aggregation network, the aggregation network having an aggregation matrix having aggregation cells; composite Boolean Logic having two-stage programmable composite Boolean Logic functionality; and a re-initialization routing matrix configured to be able to cause at least selected said aggregation cells to be re-initialized.