1. A three-device non-volatile memory cell comprising: a first resistive device; a second resistive device connected to said first resistive device in a mutual complementary manner; and a third resistive device connected to both said first resistive device and said second resistive device in a mutual complementary manner.