1. A method for use in a computer system having an integer execution unit (FXU) having an Instruction Decode and Dispatch Unit (I-Unit) and an integer execution unit (E-unit) of a central processor (CP) of the computer system which contains an arithmetic and logical unit (ALU) which is capable of performing arithmetic functions including binary addition, subtraction, and logical operations such as logical and, logical or, and logical exclusive or, wherein said logical operations are bit maskable to select which bits of the operands participate in the logical operation, comprising the steps of: allowing a partial instruction to be executing during the instruction dispatch cycle of the computer system by providing said integer execution unit (FXU) with a predetermination cycle pipeline stage created to accommodate a timing critical function used for execution of an instruction, and overlapping said predetermination cycle pipeline stage (E-1 stage) with a dispatch cycle of the Instruction Decode and Dispatch Unit (I-Unit) of said integer execution unit (FXU) of a central processor (CP) of the computer system.