1. A data processing system comprising: a central processing unit; a counter which retains the number of times of occurrence of the same interrupt request generation event, counts up at each occurrence of said interrupt request generation event, and counts down at each processing for finishing an interrupt exception handling routine by said central processing unit; and a circuit which asserts an interrupt request signal and outputs the interrupt request signal to said central processing unit if a value of said counter is not zero.