1. A test and debug processor, comprising a. a JTAG-bus controller logic; b. a JTAG port coupled to said JTAG-bus controller logic; c. means to access a memory structure; and, d. an instruction decoding unit connected to said JTAG-bus controller capable of fetching or requesting JTAG instructions from a memory structure.