1. A method of managing state information in a processor, the method comprising: storing soft state information that is non-critical for executing a process in the processor within the processor; and in response to receiving a process interrupt at the processor, preserving at least a portion of the soft state information, at a time that the process interrupt was received, by transmitting the soft state information to a memory.