1. A processor for scheduling an entry to a deterministic finite automata-based graph thread engine (DTE) workstation, the processor comprising: a selector configured to select an entry from an instruction queue; a scheduling table configured to provide deterministic finite automata-based graph thread engine (DTE) placement information based on at least one attribute associated with the entry; and an assigner configured to determine an assignment of the entry based on the DTE placement information.