1. A vector functional unit implemented on a semiconductor to perform vector operations of dimension N, comprising: N functional units, each of the N functional units comprising logic circuitry to perform: a multiply add instruction on respective A, B and C operands; and a leading zeros instruction on a first respective operand.