1. A differential nonvolatile floating gate memory, comprising: a first pFET floating gate transistor having a first floating gate; a second pFET floating gate transistor having a second floating gate; and a differential sense amplifier coupled to receive currents from said first pFET floating gate transistor and said second pFET floating gate transistor.