1. An electronic design automation method, comprising: merging, through a computer system, coverage logs generated by verification of a hardware description language circuit design, as the coverage logs are generated, without waiting for all coverage logs of pending verification; and responsive to said merging, the computer system freeing at least part of mass storage.