1. A memory array comprising: a number of bit lines; a number of word lines; a number of source lines; and a number of memory cells, each memory cell comprising: a switch comprising: a gate; a first terminal connected to a source line; and a second terminal connected to a word line; a resistive switching device connected between the gate of the switch and a bit line; and a conductive path between the gate of the switch and the word line.