1. A mask configurable semiconductor device, comprising: a programmable logic circuit having one or more high impedance nodes; and a read only memory (ROM) element coupled to one of said high impedance node to configure the programmable logic circuit, wherein the ROM element is positioned substantially above or below the programmable logic circuit.