1. An apparatus comprising: processing circuitry to process instructions; address translation circuitry to translate addresses in response to instructions processed by the processing circuitry; and translation latency measuring circuitry to measure a latency of at least part of an address translation process performed by the address translation circuitry in response to a given instruction.