1. A method comprising: generating a placement of at least some elements of a region of an integrated circuit via simultaneous dynamical integration of an analogous system of nodes and forces; and reducing congestion via transiting one or more of the nodes through one or more obstructed areas according to mathematical criteria.