1. A processor, comprising: a translator configured to translate target instructions of a target program into host instructions; an execution pipeline configured to execute the host instructions, wherein at least one of the host instructions are executed speculatively; and a memory cache configured to hold the host instructions, wherein the execution pipeline includes a configuration to re-execute host instructions held in the memory cache without translating the corresponding target instruction of the program to the host instructions held in the memory cache again.