1. A method for testing an electronic memory while the memory is in use, comprising: detecting an access to the electronic memory at a test address; saving, in a register subsystem, write data written to the electronic memory at a location corresponding to the test address; comparing the write data to data read from the electronic memory at the location corresponding to the test address to determine whether the memory has a fault; and generating an error signal if the memory has a fault.