1. A system for hierarchical read-combining memory comprising: a multicore processor operably coupled to a memory controller; wherein the memory controller is configured for receiving a plurality of requests for data from one or more processing cores of the multicore processor, selectively holding a request for data from the plurality of requests for an undetermined amount of time, and selectively combining a plurality of requests for the same data into a single read-combined data request.