1. A processor architecture comprising: a matrix including a plurality of rows and a plurality of columns, wherein each of the plurality of columns include a computational part providing control signals and a plurality of processing elements, the plurality of rows being formed by the plurality of processing elements_associated with each of the plurality of columns, wherein each processing element includes a selectively variable number of associated arithmetic-logic units that receive the same input signals.