1. A method for implementing enhanced scan data testing a chip using an XOR network comprising: applying scan data to scan channels using the XOR network and unloading output scan data to output pins; identifying a list of possible faults based on pin flips, prioritizing the possible faults to be simulated during diagnostic isolation by a number of occurrences in the list; and further grading the possible faults to reduce possible faults requiring re-simulation.