1. In a processor, a method for speculative permission acquisition for access to a shared memory, comprising: receiving a store from a processor core to modify a shared cache line; in response to receiving the store, marking the cache line as speculative; modifying the cache line in accordance with the store; and upon receiving a modification permission, committing modified cache line.