1. An apparatus, comprising: an array of memory cells; and sensing circuitry coupled to the array, the sensing circuitry including a compute component and the sensing circuitry being configured to invert a data value in the compute component.