1. A processor comprising: a decode module to decode an instruction; a first bit associated with the decoded instruction; a second bit associated with the decoded instruction, wherein the second bit to identify a fault on the instruction; and a storage structure, coupled to the decode module, is to detect fault detection on the instruction, wherein the storage structure checks the first bit of the instruction based on the fault detection and if the first bit is set then the second bit is not set.