1. A memory device comprising: a memory controller having at least a first interface to a main memory and at least a second interface to two or more processing entities, wherein said memory controller is capable of enabling said processing entities to access said main memory according to a cache coherency protocol, and wherein at least a portion of said main memory comprises persistent memory.