1. A circuit comprising: a plurality of addressable memory cells; and an access control circuit configured to (i) intercept an access to a faulty cell of said plurality of addressable memory cells, and (ii) redirect said access to a spare cell of said plurality of addressable memory cells.