1. A method for maintaining data accessible by a processor core of a central processing unit (CPU) in cacheable high speed memory internal to the CPU, comprising: reserving a predetermined range of memory addresses for the high speed memory; routing memory access requests involving addresses that fall within the predetermined range to the high speed memory; and routing memory access requests involving addresses that do not fall within the predetermined range to memory external to the CPU.