1. An apparatus comprising: a micro-operation generator to receive a predicated instruction that indicates a plurality of destination registers; the micro-operation generator further to generate a plurality of micro-operations that implement the instruction; the micro-operation generator further to decompose the instruction into the plurality of micro-operations such that each of the micro-operations indicates a single destination register.