1. An exponentiation circuit for computing an exponential power of a finite field element, comprising: combinatory logic circuits configured to receive input digits of a multi-digit field element β of a finite field, the combinatory logic circuits mapping the input digits to output digits of an output multi-digit field element β 2 m , where m is an integer greater than zero.