1. A method for performing a formal verification of a circuit description, the method comprising: capturing state information by using clock edges from clock signals defined in the circuit description; and using the captured states in the formal verification.