1. A decoder having: a memory for receiving and storing an input value having an integer part and a fractional part; and a floating point processor connected with the memory and configured to receive a floating point number having an exponent value mapped from the integer part and a significand value mapped from the fractional part wherein the floating point number approximates the logarithm of the input value.