1. A computer system, comprising: a processor; a cache associated with the processor; system memory; a write tracking buffer external to the processor; wherein the write tracking buffer is operable to hold as entries the addresses of writes to system memory during the period that processor is in a low power state; and wherein the processor is operable to invalidate the lines of cache corresponding to the entries of the write tracking buffer upon the processor exiting its low power state.