1. A method of optimizing a circuit design model during logic synthesis, comprising: creating a structural metric prior to physical design, the structural metric being proportional to the routability of the circuit design model after the physical design; and using the structural metric during logic synthesis to create an optimized circuit design model.