1. A chipset with RAID access, comprising: a Northbridge coupled between a central processing unit and a system memory, having a RAID accelerator for performing RAID operations; and a Southbridge coupled between the Northbridge and a RAID having a plurality of hard disks, for accessing data in the RAID.