1. A processor comprising: a cache including one or more cache lines; a store pipeline to retrieve a tag associated with one of the cache lines, wherein data associated with the cache line is not retrieved and wherein the cache line is to be updated if, based on the tag, the cache line is determined to be in a modified or exclusive state.