1. Apparatus for addressing a plurality of memory banks characterized by a plurality of abbreviated interleaves each addressing a different set of more than one and less than all of the memory banks, the interleaves being so disposed and arranged to collectively address all of the memory banks.