1. A method of forming a memory in logic cell, comprising: forming a first gate structure surrounded by a dielectric on a substrate according to a complementary metal oxide semiconductor (CMOS) process; and flipping the substrate such that the first gate structure is positioned as an isolated back gate to serve as a logical input to the memory in logic cell.