1. An apparatus comprising: marking logic to mark instruction information for an instruction of a speculative thread as speculative; and blocker logic to prevent data associated with a store instruction of the speculative thread from being forwarded to an instruction of a non-speculative thread, the blocker logic further to prevent the data from being stored in a memory system.