1. A stacked integrated circuit, comprising: a first tier wafer; a first extended contact extending through a junction in the first tier wafer for providing electrical connectivity through the first tier wafer; and a second tier wafer attached to the first tier wafer, the second tier wafer including an electrical component electrically coupled to the first extended contact.