1. A memory array comprising: a substrate; an access transistor over the substrate, the access transistor comprising first and second source/drain regions and a channel region vertically stacked over the substrate; and at least one resistance variable memory element electrically connected to the access transistor, the at least one memory element located over at least a portion of the access transistor.