1. A device comprising: an input circuit for receiving data corresponding to a runtime execution of a first instruction by a first processor having a first architecture; and a generator circuit for creating an execution-based optimization profile useable in an execution of a second instruction by a second processor having a second architecture.