1. A method of verifying timing of a circuit having a portion with a transistor-level description, comprising: automatically extracting circuit structures from the transistor-level description; and performing timing analysis based on the extracted circuit structures.