1. An apparatus in a microprocessor for performing branch prediction, comprising: a static branch predictor, configured to provide a predicted outcome for a branch instruction; and a signal, coupled to said static branch predictor, for indicating whether said predicted outcome takes precedence over a dynamic branch prediction for said branch instruction.