1. A reconfigurable processor comprising: a plurality of memories divided into a plurality of different areas, the different divided areas corresponding to respective different threads from a plurality of threads, with corresponding areas of the different divided areas storing context information of the respective different threads; and a plurality of function units to perform a corresponding calculation based on received context information stored in an area, from the different divided areas, corresponding to a respective thread indicated to be executed.