1. A semiconductor system comprising: a first semiconductor device suitable for outputting command signals and setting signals; and a second semiconductor device suitable for decoding the command signals, suitable for extracting setting codes from the setting signals, and suitable for testing a memory cell array accessed by address patterns during at least one operation section corresponding to the setting codes to confirm whether the memory cell array includes at least one failed memory cell.