1. A system for automatically generating and validating a memory test model for an electronic device, the system comprising a memory test model generator for inputting memory characteristics for the electronic device and for outputting a memory primitive; and a memory test model validator for validating the memory primitive for generating a memory test model for the electronic device.