1. An apparatus for efficiently loading scan and non-scan memory elements in a logic circuit simulator, the apparatus comprising: means for clearing a signal distribution network coupled to the scan and non-scan memory elements; means for loading a previously determined set of values into each of the scan memory elements; and means for propagating the values from the scan memory elements to the non-scan memory elements.