1. An area efficient n-bit constant adder/subtractor, comprising: a plurality of look-up tables (LUTs) interconnected to each other, each LUT including a first input coupled to a first data input bit, a second input coupled to a second data input bit that is also coupled to a first input of a previous LUT, and a third input coupled to an output of the previous LUT.