1. A system comprising: a processor; and a plurality of registers, wherein the plurality of registers includes a first set of registers directly accessible by the processor and a second set of registers not directly accessible by the processor, and wherein the system is configured such that the second set of registers is indirectly accessible by the processor via the first set of registers.