1. A cache for operatively coupling a processor with a main memory, the cache comprising: a cache memory; and a cache controller operatively coupled with the cache memory and configured to receive memory requests to be satisfied by the cache memory or the main memory; wherein the cache controller is further configured to process cache activity information to cause at least one of the memory requests to bypass the cache memory.