1. A method of reconfiguring a set of hardware to implement different portions of a circuit, the method comprising the steps of: partitioning a model of the circuit into a plurality of pages, each of the pages corresponding to one of the portions of the circuit; and controlling sequential loading of the pages from a memory into the hardware, such that detection of a condition relating to an unloaded page triggers a subsequent loading of the unloaded page.