1. An apparatus comprising: a first circuit configured to generate context information in response to one or more bins on a binary signal; and a second circuit configured to generate said binary signal in response to (i) one or more input bits on a bitstream signal and (ii) simultaneously performing in a single cycle, (a) an arithmetic decode of said context information and (b) a renormalization of said context information.