1. A method for reducing power consumption at a cache, the method comprising: determining a nonuniform architecture for a cache providing an optimum number of cache ways for each cache set in the cache, the nonuniform architecture allowing cache sets in the cache to have associativity values that differ from each other; and implementing the nonuniform architecture in the cache to reduce power consumption at the cache.