1. A cache, comprising: a plurality of arrays of memory cells, the arrays being arranged in banks, each bank including regular arrays and a redundant array; a bus having sets of data lines for connection to the arrays; circuitry to connect a regular array to either a first set or a second set of the data lines, or to disconnect the regular array from the bus.