1. A method of verifying a circuit design of a network switching logic block comprising: generating a reduced model of the circuit design of the network switching logic block; checking the reduced model by applying at least one property to the reduced model; generating at least one model of a sequential operation of the circuit design; and applying the at least one model to the reduced model to verify the circuit design.