1. A multiprocessor system for processing interrupts by a plurality of processors, wherein a first processor has an accepting unit adapted to accept an interrupt, and an executing unit adapted to execute first interrupt processing in accordance with the interrupt accepted by the accepting unit; and the executing unit assigns second interrupt processing, which corresponds to the interrupt accepted by the accepting unit, to a second processor in the first interrupt processing.