1. A circuit, comprising: a content addressable memory; and a driver to generate a plurality of search line values, wherein different combinations of the values are input into two or more cells of the content addressable memory.