1. A processor comprising: a plurality of cores, a shared cache memory, a memory controller to interface with a memory coupled to the processor, and an integrated input/output (IIO) module to interface between the processor and an IO device coupled to the processor, wherein the processor is to receive an allocation transaction from the IO device and directly store data of the allocation transaction into the shared cache memory.