1. An apparatus comprising: first and second inputs configured to concurrently receive first and second instruction addresses and associated predecode information; a first set of adders configured to add an offset to the first and second instruction addresses to define first and second results in response to the predecode information indicating the first or second instruction address is associated with an implicit subroutine call to a subroutine; and means for selecting a return address from one of the first or second results.