1. An integrated circuit (IC) chip comprising: a shadow logic block; a sequential block, wherein the sequential block with interfaces a plurality of external circuits through the shadow logic block; and a delaying block associated with the sequential block, wherein the delaying block is configured to delay a plurality of test patterns based at least in part on an access time of the sequential block and to provide the delayed test patterns to the shadow logic block for testing.