1. An apparatus, comprising: a first memory comprising a context buffer; a processor core to execute threads based on context information stored in registers of the processor core; and a memory controller to selectively move a subset of the context information between the context buffer and the registers based on one or more latencies of the threads.