1. A method of tracing a data processor comprising the steps of: receiving a data processor reset signal; resetting the data processor in response to receipt of a data processor reset signal; resetting part of trace collection hardware and not resetting remaining parts of trace collection hardware in response to receipt of a data processor reset signal, whereby at least some trace data is generated by trace collection hardware corresponding to reset of said data processor.