1. A computer-implemented method of verifying timing of a circuit having a portion with a transistor-level description, comprising: automatically decomposing the transistor-level description to extract a plurality of decomposed circuit structures; and performing timing analysis using respective pre-characterized timing information for the plurality of extracted circuit structures, wherein one or more of the automatically decomposing and performing steps are implemented by a computer.