1. In a computing environment, a method of using cache resident transaction hardware to accelerate a software transactional memory system, the method comprising: identifying a plurality of atomic operations intended to be performed by a software transactional memory system as transactional operations as part of a software transaction; selecting at least a portion of the plurality of atomic operations; and attempting to perform the portion of the plurality of atomic operations as hardware transactions using cache resident transaction hardware.