1. A field programmable gate array (FPGA) device comprising: a plurality of programmable logic blocks connected to each other through interconnect resources; a first set of registers connected to said interconnect resources for configuring said programmable logic blocks; and additional logic is provided with said registers for selecting an interconnect/logic block testing mode thereby enabling a rapid interconnect/logic testing.