1. A digital processor having programmable exception processing latency, comprising: a central processing unit (CPU) of a digital processor, an exception controller coupled with said CPU, a control register coupled with said CPU, wherein the control register is operable to set the operation mode of said CPU in at least one of two modes, wherein in the first mode the CPU has a fixed exception processing latency time, and in a second mode the CPU has a variable exception processing latency time.