1. A processor comprising: a first processor core including a plurality of first functional units which execute a first instruction set; a second processor core including a plurality of second functional units which execute a second instruction set; and a coarse grained array including a plurality of third functional units which execute a portion of instructions of the first instruction set and/or the second instruction set, instead of the first processor core and/or the second processor core.