1. A logic simulation integrated circuit comprising: a multiplicity of fixed-instruction-width core processors; a multiplicity of local memory blocks, each local memory block associated with one of said core processors; and instruction memory coupled to said core processors, wherein said core processors are to execute instructions in parallel, and wherein said instruction memory is to provide at least one logic instruction to one or more of said core processors, in parallel.