1. A processor comprising: an on-die interconnect that enables receipt of incoming data and transmission of outgoing data; a plurality of core-cache clusters each including a cache memory and one or more processor cores in communication with the cache memory; and a scalability agent coupled to the on-die interconnect, the scalability agent operating in accordance with a protocol to ensure that the plurality of core-cache clusters appear as a single caching agent.