1. A method of generating a logic design for use in designing an integrated circuit (IC), comprising: embedding a combinatorial one-dimensional logic block representing a combinatorial element within a two-dimensional schematic representation of the logic design to produce a unified database representation of the logic design.