1. A method of synthesis of multiple implementations of an integrated circuit design comprising: translating a model of the design to a first output model compliant with a first set of constraints; and translating the input model to a second output model compliant with a second set of constraints.