1. A method of verifying a design of a circuit under verification, the method comprising: transforming an original description of the circuit under verification by adding description of circuitry to inject effects of metastability into the circuit under verification, resulting in a transformed description; analyzing the transformed description to determine a stimulus sequence for the transformed description to violate a pre-determined assertion; and outputting a result of the analysis.