1. A testing harness comprising: a translator to map TTCN-3 language to a SystemVerilog test bench; a Verilog syntax compiler and simulator database, including the mapped TTCN-3 language data; and a run time system using the SystemVerilog test bench with the database including the mapped TTCN-3 language data.