1. An apparatus comprising: a primary hypervisor that is executable on a first set of processors; and a secondary hypervisor that is executable on a second set of processors, wherein the primary hypervisor is configured to program memory address translation mappings, and wherein the secondary hypervisor is configured to use the memory address translation mappings.