1. A memory, comprising: a plurality of content-addressable memory (CAM) cells; and a summary circuit associated with the plurality of CAM cells, the summary circuit comprising: a first level of logic gates having inputs each configured to receive an output of a corresponding one of the plurality of CAM cells; and a second level of logic gates having inputs each configured to receive an output of a corresponding one of the first level of logic gates.