1. A method of preparing a circuit model for simulation comprising: decomposing the circuit model having a number of latches into a plurality of extended latch boundary components; and partitioning the plurality of extended latch boundary components.