1. An interconnect element in a network-processing system on chip, comprising: a plurality of primary input ports and a plurality of primary output ports configured to connect with other interconnect elements; a plurality of PE ports configured to connect with a plurality of local processing engines (PEs); a routing kernel configured to route a plurality of incoming packets; a pool of shared memory tiles configured to form one or more lookup tables utilized by its local PEs.