1. A phase change memory device comprising: a cell array unit including a phase change resistance cell positioned at an intersection of a word line and a bit line; and a write driving unit selectively supplying a write voltage corresponding to a data to be written, wherein the write driving unit generates a single write voltage when the data to be written is a first data and the write driving unit generates a plurality of write voltages when the data to be written is a second data.