1. An integrated circuit comprising: a plurality of memory cells on a substrate comprising a programmable resistance memory material; and a controller configured to apply biasing operations to target memory cells in the plurality of memory cells, and wherein the biasing operations for target memory cells cause the target memory cells to have selected operational characteristics, and to apply a write process to the target memory cells according to the selected operational characteristics.