1. A microprocessor architecture comprising: a microprocessor operably coupled to a plurality of registers and arranged to execute at least one instruction that uses or generates at least one data operand, wherein the microprocessor is arranged to determine a class of operand and the data operand comprises one or more bit fields that indicates whether relative addressing or absolute addressing is used in accessing a register.