1. A processor comprising: a first instruction set engine; a second instruction set engine; a mode identifier; a plurality of floating-point registers shared by the first instruction set engine and the second instruction set engine; and a floating-point unit coupled to the floating-point registers, the floating-point unit processing an input responsive to the mode identifier to produce an output.