1. A processor comprising: control logic to cause a consistency check to be performed on a subset of a plurality of state components during a first context switch, the first context switch including transferring each of the plurality of state elements between the processor and a virtual machine control structure; and a cache to store a dirty entry for each state component to indicate whether the corresponding state component is included in the subset.