1. A digital signal processing (DSP) circuit comprising: a multiplier circuit; a plurality of multiplexers coupled to the multiplier circuit and controlled by a first opcode; and an arithmetic logic unit (ALU) coupled to plurality of multiplexers and controlled by a second opcode.