1. A memory comprising: an active termination control port to receive an active termination control signal; control logic coupled to the active termination control port; and an active termination operatively coupled to the control logic, wherein the control logic includes timing circuitry to turn on and to turn off the active termination.