1. A method of circuit equivalence checking, comprising: solving at least a first equivalence checking problem; storing at least a first solution to at least the first equivalence checking problem; and reusing at least part of the first solution to the first equivalence checking problem for a second equivalence checking problem.