1. A method performed by a data processing system having a memory, comprising the steps of: parsing a text description of a circuit, said text description stored in the memory, said text description including a loop with a delayed signal assignment having a delay value; translating said text description into a digital circuit representation in said memory, said digital circuit representation including a pipeline; and setting a latency of said pipeline equal to said delay value.