1. A memory device comprising an array of memory cells, at least one of the memory cells comprising: a transistor having a first terminal, a second terminal, and a gate structure, the gate structure including a gate dielectric layer; and a resistor in series with the gate structure of the transistor, wherein the gate dielectric is switchable between first and second different resistances associated with respective first and second memory states.