1. A circuit arrangement, comprising: a plurality of hardware threads disposed in a plurality of processing cores, each processing core including a register file and at least one hardware thread among the plurality of hardware threads; and a variable transfer network coupled between the plurality of processing cores, the variable transfer network configured to communicate a variable between a source hardware thread in a source processing core among the plurality of processing cores and a destination hardware thread in a destination processing core among the plurality of processing cores.