1. A multi-processor system comprising: a processor having a processor pipeline that executes program instructions with data from speculative fills that are provided in response to source requests; a first register file that retains register values associated with program instruction employing data from speculative fills; and a second register file that retains register values associated with data from speculative fills that have been determined to be coherent.