1. A memory device comprising: a memory array with a plurality of array partitions; a first address circuit; a second address circuit; and a control circuit to independently couple either the first address circuit or the second address circuit to each of the plurality of array partitions.