1. A processor-executed method of testing comprising: mapping Testing and Test Control Notation Version 3 (TTCN-3) test language to a SystemVerilog test bench; storing the mapped TTCN-3 test language with a SystemVerilog syntax compiler; and running the SystemVerilog test bench, with the mapped TTCN-3 test language.