1. A processor-memory system comprising: a wafer including a memory area; a multitude of specialized processors, each of the specialized processors being embedded within an associated memory domain in the memory area of the wafer, and each of the specialized processors being configured for performing a specified set of operations using said associated memory domain in the memory area of the wafer; a management processor to control operations of an associated set of the specialized processors.