1. An apparatus comprising: a control stage to control execution of a first data path and a second data path of a processor; the first data path having a first register file and a plurality of first execution units coupled to the first register file; and the second data path having a second register file and at least one second execution unit coupled to the second register file.