1. An apparatus with circuit redundancy comprising: a first and second parallel arithmetic logic units (ALUs); a redundant ALU in parallel with said first and second parallel ALUs; and data shifting logic, in response to a defect, operative to shift input data among a plurality of non-defective ALUs and to provide input data to the redundant ALU.