1. A dual-gate memory cell, comprising: a memory device having a channel region provided on a first surface of a semiconductor layer; and an access device having a channel region provided on a second surface of the semiconductor layer wherein, over a predetermined range of voltages applied on a gate electrode of the access device that renders the access device conducting, the access device and the memory device are electrically isolated.