1. A computer-implemented method for processing a virtual interrupt, comprising: selecting one of a plurality of virtual processors for processing the virtual interrupt, based on operating states of the virtual processors that indicate the selected virtual processor may process the virtual interrupt with less delay than another one of the virtual processors; and presenting the virtual interrupt to the selected virtual processor.