1. A computer program product for implementing register comparison for operand store compare (OSC) prediction, the computer program product comprising a computer readable storage medium having program instructions embodied therewith, the program instructions executable by a processor to cause the processor to: for each instruction in an instruction group of a processor pipeline: determine a base register value of the instruction; determine an index register value of the instruction; and determine a displacement of the instruction; mask a set of lowest order bits of the displacement of each instruction, wherein a number of the set of lowest order bits that are masked is four; determine that a first instruction of the instruction group does not have a base register value; based on determining that the first instruction does not have a base register value, set the base register value of the first instruction equal to a default value, wherein the default value is zero; determine that a second instruction of the instruction group does not have an index register value; based on determining that the second instruction does not have an index register value, set the index register value of the instruction equal to a default value, wherein the default value is zero; compare the base register value, the index register value, and the displacement of each instruction in the instruction group to the base register value the index register value, and the displacement of each other instruction in the instruction group; based on the comparison, determine that a first load instruction of the instruction group has a probable OSC conflict with a first store instruction of the instruction group; delay the first load instruction based on the probable OSC conflict with the first store instruction; determine that a prediction override instruction is located between a second load instruction and a second store instruction of the instruction group; turn off OSC prediction for the second load instruction and the second store instruction; compare the base register value, the index register value, and the displacement of each instruction in the instruction group to a base register value, an index register value, and a displacement of each other instruction in another instruction group; based on the comparison to instructions of the another instruction group, determine that a third load instruction of the instruction group has a probable OSC conflict with a store instruction of the another instruction group; and delay the third load instruction based on the probable OSC conflict with the store instruction of the another instruction group.