1. A trigger sequence checker (TSC) comprising: a first interface to a memory containing at least a rule respective of at least a trigger signal; a trigger detector for receiving the at least a trigger signal; a timer for receiving at least a clock signal; and a trigger verifier coupled to the trigger detector and the timer and configured to generate an error signal if a sequence respective of the at least a trigger signal is inconsistent with the at least a rule provided from the memory.