1. A processing system, comprising: a translation lookaside buffer (TLB) configured to map a contiguous block of virtual memory to physical memory, and provide a size attribute indicating the size of the contiguous block of virtual memory; and a processor configured to vary the size of the contiguous block of virtual memory and the corresponding physical memory, and vary the size attribute accordingly.