1. A processor comprising: at least a first processing core, wherein the first processing core includes a memory cache, a store queue, and a post-retirement store queue; wherein the first processing core is configured to: retire a first store in the store queue; and convey the first store to both the memory cache and the post-retirement store queue, in response to retiring the first store.