1. A cascaded interconnect system comprising: one or more memory modules; a memory controller for generating a data frame that includes a plurality of commands; a memory bus, wherein the memory controller and the memory modules are interconnected by a packetized multi-transfer interface via the memory bus and wherein the frame is transmitted to the memory modules via the memory bus.