1. A processor architecture comprising: a plurality of array elements arranged in an array; and at least one switch matrix configured to route data between the array elements; wherein the processor architecture is configured such that the at least one switch matrix is switched to transfer the data in a series of predetermined cyclical patterns, which are repeated, to provide transfer cycles that occur at predetermined times such that the array elements are synchronized to the transfer cycles and to execute instructions as a result of receiving data.