1. A method, comprising: receiving a layout design for an integrated circuit (IC) device; performing a lithography pattern check (LPC) simulation on the layout design, the LPC simulation including a topography-aware simulation model; and identifying potential hot spots of the layout design based on the LPC simulation.