1. An electronic design automation method, comprising: merging, through a computer system, pre-layout coverage logs generated by pre-layout verification of a hardware description language circuit design, as the pre-layout coverage logs are generated, without waiting for all pre-layout coverage logs of currently running pending pre-layout verification continuing to generate pre-layout coverage data; and responsive to said merging, the computer system freeing at least part of mass storage.