1. A resistive-switching memory element comprising: a first electrode adjacent to an interlayer dielectric; a spacer over at least a portion of the interlayer dielectric and over a portion of the first electrode; and a first metal oxide layer over at least a portion of the first electrode such that a first interface between the metal oxide layer and the electrode is smaller than a top surface of the electrode.