1. An apparatus, comprising: a processor having: a) a processing core to execute an instruction that specifies a performance state of an application thread, said instruction belonging to said application thread; b) a register to store said performance state; c) power management control logic coupled to said register to set a performance state of said processing core as a function of said performance state.