1. A formal equivalence verification method comprising: characterizing an output of a circuit as a combinational function of a set of input values, wherein the values of the inputs that flow across signal paths are controlled by other signals.