1. A parallel, multi-threaded processor system, comprising: a plurality of microengines, each including at least one command register; a plurality of system resource interface units connected to the microengines, each including at least one commands queue; and a global command arbiter connected to each of the microengines and to the system resource units for determining whether a particular microengine command request should be granted.