1. A processor comprising: a plurality of processing cores; and a specialized logic engine that is shared by the plurality of processing core, the specialized logic engine including: a translation lookaside buffer to enable the specialized logic engine to directly access a virtual address of a thread executing on one of the plurality of processing cores.