1. A system that facilitates access of at least one memory, comprising: the at least one memory that includes a plurality of memory locations; and a memory controller component that generates a configuration sequence to facilitate the performance of logical block address to physical block address translations associated with the at least one memory based in part on the configuration sequence.