1. A processing core implemented on a semiconductor chip, comprising: comparison circuitry to compare each element in a first input vector against every element of a second input vector to identify elements having a dependency relationship; and logic circuitry to generate a data structure having a plurality of segments, wherein each segment is to store values of the dependency relationship of a corresponding element in the first input vector compared against every element of the second input vector.