1. A base processor, comprising internal registers, a communication interface for receiving data from an external device, and having an internal data path to at least one internal register for inputting data into the at least one internal register, and an instruction decoder having communication receive program logic responsive to execution of a communication receive program instruction to relinquish control over at least one internal register and instruct the communication interface to take control over the at least one internal register.