1. A semiconductor memory device comprising: a power supply voltage; a memory cell; a first driver for supplying the power supply voltage to the memory cell in response to a cell power control signal; and a second driver for supplying a voltage lower than the power supply voltage to the memory cell in response to a cell power down signal.