1. A debug system for processors in a multiprocessor system interconnected by a multi-node communication network, the system comprising: a debug network separate from the communication network, the debug network structured to operate regardless of a state of the processors; and a plurality of slave units coupled to the debug network, each of the plurality of slave units coupled to one of a respective plurality of processors in the multiprocessor system and structured to retrieve information about its respective processor.