1. A method of run-time reconfiguration, comprising the steps of: writing reconfiguration bits into a first storage on a chip at a time of initial configuration; and placing said reconfiguration bits into a second storage on the chip during run-time reconfiguration to configure one or more logic elements (LEs) and one or more switches to implement different logic functionalities and interconnections.