1. A system for selecting processor states on a platform, comprising: a processor having a circuitry for providing hardware feedback related to current processor frequency, processor state, and percentage of time the processor is busy; means for updating the processor state based on the feedback adjusted using processor stall information.