1. A microprocessor, comprising fetch logic operative to: fetch an instruction; hash an address for the instruction to determine whether an alternate version of the instruction which achieves the same functionality as the instruction exists; and if the hashing results in a determination that such an alternate version does exist, abort the fetching and retrieve and execute the alternate version.