1. An apparatus for mapping an architectural register to a physical register, the apparatus comprising: a memory configured to store an intra-core register rename map and an inter-core register rename map, the intra-core register rename map configured to map the architectural register to the physical register of a first core of a multi-core processor, the inter-core register rename map configured to relate the architectural register to an identification of the first core in response to determining that the physical register is a location of a most recent write to the architectural register that has been executed by the first core, is executing on the first core, or is expected to execute on the first core, the most recent write being according to a program order; and control circuitry configured to maintain the intra-core register rename map and the inter-core register rename map.