1. A processor, comprising: a branch prediction unit configured to predict a sequence of instructions to be issued by the processor for execution; a pattern detection unit configured to detect a pattern in the predicted sequence of instructions, wherein the pattern includes a plurality of instructions; wherein, in response to the pattern detection unit detecting the pattern, the processor is configured to switch from issuing instructions predicted by the branch prediction unit to issuing the plurality of instructions.