1. A cache system for multiple processors comprising multiple level two caches, each of the level two caches serving a respective one of the processors, a main memory system, and a bus interconnecting the level two caches and the main memory system, the bus allowing data to be written directly between the level two caches without accessing the main memory system.