1. An integrated circuit comprising: a pad; a high-speed output buffer coupled to the pad; and a low-speed output buffer coupled to the pad, wherein the high-speed output buffer and the low-speed output buffer are selectably activated, and when the high-speed output buffer is active, the low-speed output buffer is inactive, and when the low-speed output buffer is active, the high-speed output buffer is inactive.