1. A cache coherent system comprising: at least one agent that produces an original address including an original number of address bits; and at least one address compression unit that accepts the original address and produces a compressed address including a compressed number of address bits, wherein the compressed number of address bits is less than the original number of address bits.