1. An apparatus for configuring a first programmable device comprising: a microprocessor; a second programmable logic comprising an interface logic, which links the microprocessor and the first programmable logic device; a status check that is linked to the second programmable logic device, the status check determines the condition of the first programmable logic device; and a memory linked to the microprocessor, the memory comprises a configuration code for the first programmable logic device.