1. A method of accessing a shared resource by a processor including a plurality of hardware units, the method comprising: receiving, by a hardware unit in the processor, an instruction for execution that calls for an access request to the shared resource; and providing resource allocation identification information to the instruction as it passes through a plurality of pipelined stages in the hardware unit, the resource allocation identification information accompanying the instruction from pipelined stage to pipelined stage in the hardware unit.