1. A computer-implemented method of optimizing processors, comprising: providing at least one instruction register file; identifying a plurality of frequently-used instructions; storing at least a portion of the identified frequently-used instructions in the instruction register file; specifying a first identifier for identifying each of the instructions stored within the instruction register file; and retrieving at least one packed instruction from an instruction cache, wherein each packed instruction includes at least one first identifier.