1. A processor for executing an instruction, comprising: a plurality of registers; and a store unit configured to store data stored in the plurality of registers into an external memory by executing a multiple store instruction, wherein the multiple store instruction comprises a first address area indicating a plurality of physical addresses corresponding to the plurality of registers respectively, and a second address area indicating a physical address of a register that stores a start address of the external memory in which the data is to be stored.