1. A processing device comprising: a first timer; a processor core configured to execute a first instruction during a debug session of a debug mode of the processor core; and a timer control module configured to selectively enable/disable the first timer based on a comparison of a first characteristic of the first instruction to a criterion, the first characteristic comprising at least one of an instruction type of the first instruction or an instruction source of the first instruction.