1. A computer processor comprising: a plurality of functional units that performs operations specified by the at least one instruction over the multiple machine cycles, wherein the operations produce result operands; and circuitry that generates result tags dynamically according to the number of operations that produce result operands in a given machine cycle; and a bypass network that provides data paths for transfer of result operands between the plurality of functional units according to said result tags.