1. A computer implemented method of instrumentation of an electronic design, comprising: parsing at least one netlist of a representation of said electronic design comprised at least in part of at least one analog portion; determining at least one instrumentation point based on said at least one netlist; generating at least one instrumented netlist based on said at least one instrumentation point; and determining an analog verification coverage utilizing said at least one instrumented netlist.