1. A method for data forwarding within a processor architecture of the type having an array of pipelines and a register file, comprising the steps of writing speculative data from the pipelines to first registers of the register file, reading the speculative data from the first registers, and forwarding the speculative data to the pipelines to bypass data hazards therein.