1. A power-state transitioning circuit arrangement comprising: an instruction set; a power-state-transition script including at least some of the instructions in the instruction set; a memory circuit for storing the power-state-transition script; and a processing circuit that does not include an arithmetic-logic-unit and that facilitates a change in a power-state of another processor circuit using the power-state transition script.