1. An apparatus comprising: protocol layer logic, link layer logic, and physical layer logic; the physical layer logic implemented at least in part in hardware to generate a sequence of bits to comprise two or more immediately repeating instances of a training sequence, wherein the training sequence is to comprise a header, a target latency value, and a scrambler synchronization value.