1 ) A memory controller comprising: a read queue; a write queue; and wherein the memory controller translates a read-modify-write (RMW) command into a read command on the read queue and a write command on the write queue and controls the sequence of executing the read command and the write command.