1. A memory element, comprising: a tunneling barrier having a tunnel barrier width; and a conductive material; wherein a low conductivity region that increases the effective tunnel barrier width can be formed, the low conductivity region being responsive to a voltage across the memory element.