1. An apparatus, comprising: a processor capable of operative communication with a shared memory and including a local memory that is adapted for execution of instructions therein; and a direct memory access controller (DMAC) coupled to the local memory of the processor and operable to facilitate transfer of a plurality of data blocks between the shared memory and the local memory in response to a single DMA command issued by the processor.