1. A content addressable memory, comprising: a plurality of memory storage locations, each comprising a data shift register; a plurality of bit matching circuits respectively coupled to an output stage of said shift registers; a plurality of error shift registers respectively coupled to an output of said bit matching circuits; and a plurality of error detectors respectively coupled to said error shift registers for detecting when a respective error shift register contains no errors.