1. A method for estimating parasitic capacitance for an integrated circuit, the method comprising: reading a technology file, which describes the composition of a vertical cross-section of the integrated circuit; reading a design file, which specifies the layout of the integrated circuit; computing a set of Green's functions based on information contained in the technology file; and estimating a parasitic capacitance using information contained in the design file and using the set of Green's functions.