1. A network processor, comprising: a plurality of microengines each to run one or more microblocks; a core processor connected with the plurality of microengines; and a dynamically alterable topology component running on at least one microengine and on the core processor, the topology component structured to store functional connection information about the microblocks.