1. A memory control apparatus comprising: generation means for generating a plurality of commands whose unit of data transfer is smaller than a unit of data transfer of a memory access request; and issue means for, when the memory access requests are transmitted from a plurality of request sources, issuing the plurality of commands to a memory in alternate order for each request source, wherein the plurality of memory access requests are executed by time division and concurrently.