1. An instruction operation code generation system, comprising: operation code bit width decision means for deciding, according to specification data associated with a processor instruction set, a bit width to be assigned for an operation code of each instruction of the instruction set; instruction classification means for classifying the instructions according to the operation code bit width; and operation code value decision means for deciding the value of the operation code of each instruction according to the classification of the instructions.