1. A processor-implemented method comprising: using a processor: inputting at least one user-supplied assertion, a stimulus, and a test bench; for each of a plurality of different verification tools, simulating the test bench and capturing simulation results; evaluating result differences between the verification tools with an assertion status difference engine that dynamically determines assertion equivalences; and identifying and outputting differences indicating an assertion inconsistency.