1. A method for tracing paths within a circuit comprising: receiving a transistor level netlist; converting the transistor level netlist to a transistor level data structure; converting the transistor level data structure to a set of channel connect groups (CCG); and generating a directed graph of the CCG.