1. A microprocessor apparatus, providing for exclusive prefetch of a cache line from memory, the apparatus comprising: translation logic, configured to translate an extended prefetch instruction into a micro instruction sequence that directs a microprocessor to prefetch a cache line in an exclusive state; and execution logic, coupled to said translation logic, configured to receive said micro instruction sequence, and configured to issue a transaction over a memory bus that requests said cache line in said exclusive state.