1. A semiconductor memory device, comprising: an input circuit configured to input data; a memory cell array which includes memory cells enabling data to be held and to which the input data is written; a control circuit configured to control operation of a memory relating to the data; and a training circuit configured to execute training of the input circuit in parallel with the operation of the memory.