1. A reconfigurable memory controller, comprising: a plurality of communicatively coupled memory controllers implemented as configurable logic, wherein the plurality of communicatively coupled memory controllers are reconfigurable so that the controllers are groupable into a first memory configuration and a second memory configuration, the first memory configuration having a different bandwidth grouping than the second memory configuration.