1. An apparatus comprising: a graphics pipeline comprising multiple programmable shader units to, analyze a set of shader execution threads from a shader unit of the multiple programmable shader units to identify a subset of the set of shader execution threads that write to a common output register; combine the subset of threads, wherein multiple threads in the subset of threads include logic operations that write to the common output register; and group shader unit instructions from the multiple threads into a combined thread.