1. A method comprising: forming, in each memory cell of an array of memory cells, a passive layer adjacent to a first ohmic contact layer; forming an active layer adjacent to the passive layer to create a diodic p/n junction between the active layer and the passive layer; and forming a second ohmic contact layer adjacent to the active layer.