1. A logic design development tool, comprising: a converting unit configured to convert a plurality of different circuit design languages into a common intermediate format; and an executing unit configured to execute the common intermediate format so as to perform a design simulation of a circuit defined by the circuit design languages.