1. An apparatus comprising: a memory configured to store a program including a description of loop processing of iterating a plurality of instructions; and a processor coupled to the memory, configured to: rearrange an execution sequence of the plurality of instructions in the program such that the loop processing is pipelined by software pipeline, and, insert an instruction to use a register for single instruction multiple data (SIMD) extension instruction, into the description of the loop processing in the program.