1. A method of testing a programmable-logic-array having an AND gate matrix and an OR gate matrix comprising: first testing said OR gate matrix to verify each OR gate individually; and second testing said AND gate matrix by individually addressing all of the AND gates and monitoring the output of said OR gate matrix.