1. A method for implementing a programmable chip, the method comprising: receiving first parameter information associated with a first peripheral for implementation on the programmable chip; identifying first port information associated with the first peripheral; receiving second parameter information associated with a first processor core for implementation on the programmable chip; identifying second port information associated with the first processor core; generating interconnection logic and connecting the first peripheral and the first processor core using first port information and second port information.