1. A method comprising: maintaining store addresses of store instructions dispatched during a last predetermined number of cycles in a first data structure of a first processor; determining whether a load address of a first load instruction matches one of the store, addresses in the first data structure; and replaying the first load instruction if the load address of the first load instruction matches one of the store addresses in the first data structure.