1. An apparatus comprising: non-volatile memory to include a first region in a Single Level Cell (SLC) mode a second region in a multiple level cell (MLC) mode, and a third region in the MLC mode, wherein the third region is to be unexposed as user addressable space; and logic to move a portion of the second region from the multiple level cell mode to the SLC mode.