1. A memory control hub suitable for interposition between a central processor and a memory, the memory control hub comprising: a graphics memory management component; and a memory management component.