1. An array architecture for a memory device, comprising a memory cell block comprising an even number of memory cells and a transistor, wherein said memory cells are electrically coupled to said transistor such that at least one of the memory cells is on a first side of said transistor and at least one other memory cell is on a second side of said transistor.