1. An electronic circuit, comprising: multiple computational cores; and a test access protocol machine with a core address register and a signal routing control circuit to address a selected computational core as specified by the core address register and route output test data from the selected computational core in accordance with signal routing control signals from the signal routing control circuit.