1. A method for configuring a field programmable gate array (FPGA) having an embedded non-volatile memory coupled to a configuration access port, the method comprising the steps of: configuring a first portion of the FPGA as a decoder with a first set of configuration data from the embedded non-volatile memory; and configuring a second portion of the FPGA with a second set of configuration data from a configuration device.