1. An apparatus comprising: a message switch module to pass message headers; a cache controller module associated with the message switch module; and shared switch and cache memory to provide shared memory to the message switch module and to the cache controller module, the cache controller module comprising pointer memory to store a plurality of pointers, each pointer being to point to a location in the shared switch and cache memory.