1. A multi-voltage domain control circuit for a memory array comprising: multi-voltage domain decoding logic configured to generate a wordline for the memory array; and multi-voltage domain mimic logic configured to mimic the multi-voltage domain decoding logic to generate a dummy wordline.