1. A processor comprising translation logic to decode an instruction to first micro-operations; extraction logic, coupled to the translation logic, to determine first information about numbers of occurrences of one or more fields in the first micro-operations; and verification logic, coupled to the extraction logic, to indicate whether decoding results of the instruction are accurate based at least on the first information.