1. A method of reducing variations in nanoscale circuit connections, the method comprising: placing a first connector between a first addressing wire and a first nanowire in a partial circuit; and applying bias to the partial circuit so that a second connector is placed between a second addressing wire and a second nanowire, the application of bias permitting a reduction in variance in the number of connectors in each nanowire.