1. A non-volatile memory device comprising: address input connections to receive externally provided signals; and control circuitry coupled to the address input connections to place the non-volatile memory device in a test mode selected by the externally provided signals.