1. A memory system for a processor-based computer, comprising: a set of memory modules, each capable of receiving and portion of a larger block of data; and a central logic unit programmed to calculate parity data associated with input data, to add the parity data to the input data to form a block of data, to distribute the block of data among the memory modules, and to calculate recovery data if one of the memory modules fails.