1. A multiprocessor architecture having a plurality of processors, a memory, and access buses interconnecting the processors and the memory for performing atomic memory references, the architecture comprising: means for accessing a bit mask retained for the memory; means for determining if the bit mask is marked; and means, if the bit mask is not marked, for marking the bit mask and initiating a memory reference.