1. A method for a load address dependency mechanism in a high frequency, low power processor, comprising: receiving a load instruction corresponding to a memory address; identifying at least one unexecuted preceding instruction corresponding to the memory address; storing the load instruction in a miss queue; and tagging the load instruction as a local miss.