1. An apparatus comprising: a watchpoint register adapted to store a watchpoint address; a comparator that compares the watchpoint address to program addresses associated with instructions submitted in a first stage of a processor pipeline; a watchpoint generator that generates a watchpoint match when the program address equals the watchpoint address; and a counter that generates a count value in a second stage of the processor pipeline, the count value representing the number of watchpoint matches.