1. A test system, comprising: a sequencer; a Central Processing Unit (CPU) coupled to the sequencer; and an X-Bus coupled to the deterministic sequencer that can pipeline/burst data in block memory-mapped transfer modes.