1. A timing recovery circuit comprising: an interpolator configured to generate an interpolated signal; an estimator configured to generate a first output signal based on the interpolated signal; and a noise prediction filter configured to generate a compensation signal based on interpolated signal and the first output signal.