1. A central processing unit (CPU) comprising: a translation looksaside buffering; and a mapping logic function to predict a set index value for the TLB prior to the generation of an effective address.