1. An apparatus comprising: a processing core in a multi-processing core system, the processing core being configured to store an atomic program in a cache line; and an atomic program execution unit configured to execute the atomic program as a single atomic memory transaction with a guarantee of forward progress.