1. A synchronization unit with race avoidance capability in a system including multiple-slice, loosely-coupled processors and memory, the synchronization unit comprising: a delegated write engine that receives data and memory address information from the processors and writes data to addressed memory as a delegate for the processors.