1. A method for reducing storage space for instructions, the method comprising: generating within a network adapter chip, MIPS instructions from corresponding new instructions comprising fewer bits than said MIPS instructions; and executing said generated MIPS instructions within said network adapter chip.