1. A memory system comprising: a plurality of memory devices, each comprising a channel control sequencer; and a host connected to the plurality of memory devices, the host comprising a top control sequencer controlling the channel control sequencer of each of the memory devices.