1. A system comprising: a plurality of parallel processors on a single chip; and computer memory located on said chip and accessible by each of said processors, wherein each of said processors is operable to process a de minimis instruction set, and wherein each of said processors comprises local caches dedicated to each of at least three specific registers in said processor.