1. A method of efficiently loading scan and non-scan memory elements in a logic circuit simulator, the method comprising the steps of: clearing the signal distribution network; loading a previously determined set of values into each of the scan memory elements; and propagating the values from the scan memory elements to the non-scan memory elements.