1. A system comprising: a non-volatile memory coupled to a bus; and a low power DRAM (LPDRAM) memory device coupled to the bus; wherein the non-volatile memory is adapted to configure the LPDRAM memory device by, configuring the LPDRAM memory device with a controller of the non-volatile memory.