1. A method, comprising: operating a second hardware representation of a digital circuit design in a time-delayed manner with respect to a first hardware representation of said digital circuit design; and upon occurrence of a predetermined abort state in said first hardware representation, analyzing an operational behavior of said digital circuit design on the basis of a state of said second hardware representation.