1. A digital video processor comprising: an error memory and a merge memory; a half pixel filter communicably coupled to the merge memory; a controller communicably coupled to the error memory, the merge memory and the half pixel filter, the controller executing one or more instructions to provide motion compensation during video decoding; and a sum unit communicably coupled to the error memory and the merge memory.