1. A memristor apparatus, comprising: a plurality of meta-stable switching elements, wherein said plurality of meta-stable switching elements are driven by an AHAH (Anti-Hebbian and Hebbian) rule; and an AHAH feedback mechanism that operates on said plurality of meta-stable switching elements.