1. A cache, having a number of sets and ways, the cache comprising a plurality of addressable banks, each bank populated by clusters of memory cells, wherein the clusters within one of the banks are associated with fewer than the total number of ways in the cache.