1. A method for performing a quiesce operation during a processor recovery action, the method comprising: performing, by a first processor, a processor recovery action; retrieving, by the first processor, a quiesce status of a computer system from a shared cache with a second processor; and determining, by the first processor, a quiesce status of the first processor based, at least in part, on the retrieved quiesce status of the computer system.