1. A method for identifying FETs implemented in a predefined logic equation defined by at least one signal name from a netlist having output nodes, FETs and their connections, said method comprising the steps of: selecting an output node from the netlist; preparing the predefined logic equation for searching FETs in the netlist; and, identifying FETs from the netlist that are implemented in the prepared predefined logic equation.