1. A method of programming a resistance variable memory cell to a given logic state, comprising applying a first programming current to the memory cell, executing a verify read of the memory cell by sensing a logic state of the memory cell, and applying a second programming current to the memory cell when the sensed logic state is different than the given logic state, wherein the second programming current is greater than the first programming current.