1. A method of generating test patterns for testing electronic circuits, the method implemented by one or more computers, the method comprising: from a plurality of algorithms related to test pattern generation, selecting at least two algorithms that can be executed in parallel; and isolating generation of random number sequences associated with the selected algorithms by ensuring that random number sequence generation of at least one of the selected algorithms does not depend on random number sequence generation of other of the selected algorithms.