1. An apparatus, comprising: an array of memory cells; and sensing circuitry coupled to the array, and comprising a sense amplifier coupled to a pair of complementary sense lines; and a compute component coupled to the sense amplifier and comprising a dynamic latch, and wherein the sensing circuitry is configured to perform a logical operation and initially store the result in the sense amplifier.