1. A method comprising: receiving a first memory request associated with a first address; determining a first predicted coherency state of a first cache location associated with the first address based on a first pending bus transaction associated with the first address; determining a first bus transaction based on the first predicted coherency state; and communicating the first bus transaction.