1. A hardware accelerator comprising: a bitmap processor that processes a bitmap structure for multiple list population; and a population count processor that processes population counts for data and aggregates the population counts; wherein the bitmap data structure comprises bitmap bit fields interleaved with aggregated population count fields.