1. A weakly-ordered processing system, comprising: a plurality of slave devices; at least one master device configured to direct data transfer bus transactions to one or more slave devices; and a bus interconnect configured to implement data transfer bus transactions between master and slave devices, and further configured to direct an execution synchronization bus transaction to one or more slave devices that are not globally observable in response to an execution synchronization bus transaction request from a master device.