1. A parallel processor comprising: a global processor interpreting a program and controlling the entirety of the processor; and a processor-element block comprising a plurality of processor elements each comprising a register file and an operation array for processing a plurality of sets of data, wherein said global processor outputs a control signal to said plurality of processor elements, and, thereby, sets processor-element numbers corresponding to said plurality of processor elements as input values of the operation arrays, respectively.