1. A method for allocating core processor bandwidth in a computer between routine processing and interrupt servicing, wherein the core processor includes an instruction queue mechanism staging instructions for processing, the method comprising: detecting an interrupt service request; inserting interrupt servicing instructions responsive to the interrupt service request into the instruction queue mechanism; and processing the instructions within the instruction queue mechanism including the inserted interrupt servicing instructions.