1. An apparatus for abstract memory addressing comprising: a processor for generating an abstract memory address; a base register for storing a base memory address; an adder for adding the base memory address to the abstract memory address and generating a physical address for a device memory; and a pointer register for storing the physical address, wherein the pointer register is coupled to the device memory.