1. A parallel channel timing recovery circuit, comprising: multiple prefilters receiving parallel channel outputs and providing prefilter outputs; multiple sampling filters receiving the prefilter outputs and providing multiple discrete time signal samples; and a self-timing circuit that has multiple inputs receiving the multiple discrete time signal samples and that provides a sampling control output based on a composite of the multiple discrete time signal samples, the sampling control output coupling to the sampling filters to control sampling.