1. A circuit comprising: an input clocked register; a programming circuit having a state indicative of a programming bit; a soft-gate comprising an input variable node coupled to the input clocked register; a programmable variable node responsive to the state of the programming circuit; and an output variable node; and an output clocked register coupled to the output variable node.