1. An apparatus comprising: a queue memory structure configured to queue cache requests that miss a second cache after missing a first cache; and additional memory associated with said queue memory structure configured to record an evict way of said cache requests for said first cache.