1. An integrated circuit comprising: a first interconnect and a second interconnect at the same wiring level over a semiconductor substrate; and a dielectric capping layer over a top surface of the first and second interconnect structures, wherein the first interconnect comprises a first bulk metal layer having a first dopant concentration and the second interconnect comprises a second bulk metal layer having a second dopant concentration different from the first dopant concentration.