1. A device comprising: an array of memory cells; and a controller circuit coupled to the array of memory cells, the controller circuit configured to identify a memory cell of the array of memory cells having a faster programming rate than another memory cell and program the memory cell having the faster programming rate different than the other memory cell.