1. A system comprising: a first processor, wherein the first processor comprises a first translation lookaside buffer (TLB); and a second processor; wherein the first processor is configured to utilize the first TLB for storing virtual-to-physical address translations; and wherein the second processor is configured to manage the first TLB of the first processor.