1. A resistance variable memory element comprising: at least one metal containing layer, at least one chalcogenide glass layer, at least one other glass layer, said metal containing layer being provided between said at least one chalcogenide glass layer and said at least one other glass layer.