1. An apparatus comprising: a charge pump circuit to provide a first voltage and a second voltage, wherein the second voltage is higher than the first voltage; and a two stage level shifter (2SLS) circuit coupled with the charge pump circuit to: provide the second voltage to a word line of a memory array responsive to an access operation of the memory array.