1. A processing system, comprising: a predecoder configured to identify instructions that are combinable to form a single, executable internal instruction; an instruction storage; and a processor configured to merge instructions that are combinable, the processor comprising: an instruction execution unit configured to execute the single, executable internal instruction on a hardware wide datapath; wherein the identified instructions are configured to execute on a legacy system using a smaller architectural width than the processing system.