1. An apparatus comprising: a save area including a plurality of segments to store a plurality of processor context state information, wherein context state information stored in each of the plurality of segments may be restored to a processor context state independently of other context state information stored in the other of the plurality of segments.