1. A method of debugging software code comprising a plurality of instructions on a processor having at least two different instruction set operating modes, comprising: receiving a target instruction set operating mode prior to executing any code instructions; executing code instructions and, for each instruction executed, comparing the current processor instruction set operating mode to the target instruction set operating mode; and triggering an alert if the current processor instruction set operating mode matches the target instruction set operating mode.