1. A processor comprising: an instruction buffer configured to store instructions from a thread being executed by the processor; and a circuit coupled to the instruction buffer, wherein the circuit is configured to select instructions from the instruction buffer to issue for execution, and wherein the circuit is configured to inhibit selection of a delayed control transfer instruction (DCTI) from the instruction buffer in response to an absence of a delay slot instruction of the DCTI.