1. An apparatus comprising: a processing element including a load buffer, the load buffer to include a tail load instruction entry; a head load instruction entry; and a senior head load instruction entry, wherein a plurality of entries between the head load instruction entry and the senior head load instruction entry are to store senior load entries.