1. A system to determine fault tolerance in an integrated circuit comprising: a programmable logic device carried by the integrated circuit; configurable memory carried by the programmable logic device to control at least one of function and connection of a portion of said programmable device; and user logic carried by said programmable logic device and in communication with at least one of a user and said configurable memory, said user logic to identify corrupted data in said configurable memory based upon changing user requirements.