1. An integrated circuit comprising: at least one active memory circuit; and at least one variable resistance state retention circuit operatively coupled to the at least one active memory circuit and operative to save complimentary state information from the at least one active memory circuit.