1. A phase-lock-loop (PLL) architecture comprising: a loop filter having at least one capacitor; a first charge pump coupled to the loop filter; and a second charge pump coupled to the loop filter, said second charge pump operating in substantially opposite phase to said first charge pump in order to reduce the value of the capacitor.