1. A memory element comprising: a substrate; a dielectric layer over and in direct contact with the substrate; a first electrode formed over said substrate and substantially within an opening in said dielectric layer, a first end of the first electrode being larger than a second end of the first electrode; a second electrode; and a resistance variable insulating layer between said first and second electrodes and in said opening, wherein said resistance variable insulating layer is an oxide layer.