1. A method of processing an instruction fetch from an instruction cache, the method comprising: determining for a next instruction fetch whether the next instruction fetch is in a same cache line of the instruction cache as a last instruction fetch from the instruction cache; based, at least in part, on determining that the next instruction fetch is in the same cache line, suppressing for the next instruction fetch one or more instruction cache-related directory accesses, and forcing for the next instruction fetch an address match signal for the same cache line; and wherein suppressing the one or more instruction cache-directory accesses comprises suppressing for the next instruction fetch an instruction directory (IDIR) lookup associated with the instruction cache, and suppressing for the next instruction fetch an instruction address translation directory lookup associated with the instruction cache.