1. An apparatus, comprising: a bi-endian processor having an endian select input, the processor configured to control a first signal; and a circuit coupled to the processor, the circuit configured to generate a second signal in response to the first signal, the endian select input of the processor being configured to receive the second signal.