1. A mask-configurable semiconductor chip comprising an array of logic cells, wherein at least some logic cells in the array comprise: mask-configurable gate array logic; and random access memory (RAM), wherein the RAM in each of the at least some logic cells is connected to common select and read/write lines to form distributed RAM so that the RAM is usable simultaneously with the mask configurable gate array logic.