1. A processor, comprising: an instruction cache; and a loop control circuit configured to detect instruction loops; wherein the loop control circuit is configured to, during execution of an instruction loop, cause the processor to enter one of a plurality of power saving modes based on occurrence of one of a corresponding plurality of conditions during the execution of the instruction loop.