1. A semiconductor memory device having an operation state where a read operation and a write operation for data are executable and a standby state where said data is retained, comprising: a memory cell array including a plurality of memory cells arranged in a matrix; and a complete hidden refresh circuit for performing a refresh operation without being externally commanded for said data stored in said plurality of memory cells, wherein said complete hidden refresh circuit executes said refresh operation according to the condition of said semiconductor memory device.