1. A method for operating a processor coupled to a system bus and having a cache, comprising: receiving an instruction which indicates an effective address; and executing the instruction, wherein executing the instruction comprises: determining if the effective address results in a hit or a miss in the cache; and when the effective address results in a hit, providing data associated with the effective address from the cache to the system bus without modifying a state of the cache.