1. A module for controlling a pipeline register comprising: a flip-flop for indicating whether the pipeline register is occupied or vacant; load means for receiving a load signal when data is available for loading into the pipeline register; and state machine logic responsive to said flip-flop and said load means so as to generate an enable output to the pipeline register when said flip-flop indicates vacant and said load means has received a load signal.