1. A fractal memory system, comprising: a fractal tree comprising at least one fractal trunk; at least one recognition trigger electrode that routes signals in said fractal tree; and at least one object circuit associated with said fractal tree, wherein said object circuit is configured from a plurality of nanotechnology-based components to provide a scalable distributed computing architecture.