1. A method for verifying a path coverage of a circuit design, comprising the steps of: (A) implementing a hardware description language to include a plurality of monitors for a plurality of nodes of said circuit design; (B) monitoring said nodes of a programmable circuit implementing said circuit design in real-time to capture node data; and (C) assessing said node data to determine said path coverage.