1. A method of programming memory cell comprising: providing a row of memory cells having a plurality of gates coupled together and a plurality of source regions coupled together via a common source line; periodically strapping the plurality of source regions to a metal conductor at a plurality of locations along the metal conductor; and selecting memory cells to program to distribute current flow evenly between strapped locations.