1. A stacked memory comprising: at least two semiconductor layers, each of the at least two semiconductor layers including a memory cell array; and a transistor in a peripheral circuit region of an uppermost semiconductor layer of the at least two semiconductor layers