1. A method of assigning group constraints to features in a circuit layout for a multi-patterning process, comprising: determining features within the circuit layout; determining distance constraints for at least one of the features; determining, using a computer, group constraints for the features based on the distance constraints, the group constraints defining equations that logically define limits on groups assignable to each of the features; and assigning the group constraints to the features.