1. A method of performing cache injection in a processor system, comprising: monitoring, at a cache, addresses on a bus in response to a cache injection instruction; and acquiring ownership of input/output data on the bus at the cache when an address on the bus, that is associated with the input/output data, corresponds to an address of a data block associated with the cache injection instruction.