1. A method comprising: providing a processor core architecture having a cluster, said cluster including a register file and predefined functional units having access to said register file; and providing in said processor core architecture an interface to one or more arbitrary functional units external to said processor core, where said interface is to provide said arbitrary functional units with said access to said register file.