1. A processor, comprising: a fetch logic that retrieves a first instruction from a memory; a decode logic coupled to the fetch logic; and a data structure at least partially within the memory; wherein the decode logic decodes the first instruction and triggers execution of a first micro-sequence that writes to the data structure a first value indicative of a type of a parameter that the first instruction would write to the data structure if actually executed.