1. A memory array comprising: memory cell material between bitline pillars and wordlines; access devices between the bitline pillars and the wordlines; and at least one of the structures of the memory cell material and the access devices surrounding the bitline pillars.