1. A method of secure address handling for a processor, the method comprising: detecting an instruction having an operand designating a target address; determining a location of a target instruction associated with the target address; determining a location of a subsequent instruction; encoding the location of the subsequent instruction; and storing the encoded location of the subsequent instruction.