1. A content addressable memory, comprising: a first array of memory cells; a second array of memory cells; a search logic circuit configured to prevent a discharge of the second array of memory cells when a search of the first array of memory cells finds certain data.