1. A processor, comprising: instruction fetch circuitry to fetch an LFENCE instruction; instruction decoder circuitry to decode the LFENCE instruction; memory ordering unit circuitry to: prevent load instructions that follow the LFENCE instruction in program order from being dispatched until load instructions previous to the LFENCE instruction in program order have been performed.