1. A memory device comprising: an array of memory cells arranged in addressable blocks; a programmable status register; and a control circuit to program the status register to indicate if a program operation is being performed on the array.