1. A processor comprising: an instruction unit to receive a first instruction; and an execution unit to execute the first instruction, wherein execution of the first instruction includes evicting a first page from an enclave page cache.