1. A system comprising: a processor comprising a register file including a first packed data register and a second packed data register, a decoder to decode a first instruction, register renaming logic to associate physical registers with architectural registers, and execution logic coupled to the decoder and the register renaming logic, wherein, responsive to the decoder decoding the first instruction, the execution logic is to convert at least four packed signed data elements to at least four unsigned results, wherein the at least four packed signed data elements from the first packed data register is converted to the at least four unsigned results, the unsigned results are saturated if the corresponding signed data elements are beyond a range of the unsigned results and stored in the second packed data register, and each of the first at least four packed signed data elements has a first number of bits, each of the at least four unsigned results has a second number of bits, and the second number of bits is one half the first number of bits; and a memory controller coupled to the processor, wherein the memory controller is integral with the processor.