1. A processor, comprising: a return address prediction unit configured to store return addresses for different ones of a plurality of threads executable on the processor; wherein the return address prediction unit is configured to receive a first request for a predicted return address for one of the plurality of threads, wherein the first request includes an identification of the requesting thread; and wherein the return address prediction unit is configured to provide the predicted return address to the requesting thread.