1. A reconfigurable processor comprising: a processor core to request access to configuration data regarding a schedule of loop operations to be performed in parallel by function units by using virtual addresses; a configuration memory to store the configuration data loaded from a main memory; and a configuration memory management unit to control the access to the configuration data by the processor core to read the configuration data from addresses of the configuration memory mapped to the virtual addresses.