1. A memory device comprising, a programmable conductor memory element; an access circuit for coupling said memory element between an activated word line and an activated bit line during a read operation; a sense amplifier coupled to said activated bit line for sensing a first logical state of said memory element; and writing circuitry for writing said memory element first to a complement sensed logical state in response to said read operation and then writing said memory element back to said first logical state.