1. An LDPC decoder, the LDPC decoder comprising: an arithmetic unit including a reconfigurable hardware circuit, wherein the reconfigurable hardware circuit is selectably operable to perform a row update, a column update and a load/unload function.