1. A device, comprising: a plurality of processors, wherein each of the plurality of processors comprises a chip select input adapted to receive a chip select signal and a universal select input adapted to receive a universal select signal, wherein the chip select signal is one of a plurality of chip select signals, each of which being adapted to activate a respective one of the plurality of processors, and the universal select signal is adapted to activate the plurality of processors concurrently.