1. A system for accessing a multi-way cache formed of single port memory, the system comprising: an address multiplexer that simultaneously addresses a line of data and a line of program instructions in the multi-way cache; and duplicate output way multiplexers that respectively select data and program instructions read from the cache responsive to the address multiplexer of each way of the cache.