1. A synchronous memory device with stored data having read and write operations comprising a clock for timing operations in clock cycles providing a write latency of one or more clock cycles between receipt of a write command and receipt of data; and a command cancel generator which permits cancellation of the write operation, without damage to the existing stored data, when instructed to do so subsequent to the initial write command and prior to the write latency of said memory device.