1. An apparatus to flush cache data, the apparatus comprising: a zero module configured to execute an internal processor instruction to zero out a zero memory segment of a nonvolatile memory and a processor cache in response to a loss of primary power to the processor cache; and a flush module configured to flush modified data from an address in the processor cache to a flush memory segment of the nonvolatile memory before the zero module puts a zero in the address.