1. An electronic computer capable of executing a plurality of instructions simultaneously, comprising: abort condition synthesizing means for judging whether each of a plurality of instructions is one of a delayed branch instruction and a squash branch instruction, and based on the results, producing a flag indicating an abort condition for each instruction; and command execute abort means for aborting execution of each of said instructions on the basis of said flag and whether a branch instruction is completed.