1. An apparatus comprising: a plurality of processor cores, each processor core comprising a private cache; a shared cache; an internal snoop bus coupled to each private cache and the shared cache to communicate data from each private cache to other private caches and the shared cache.