1. A computer-implemented method for instruction execution, the method comprising: detecting, by a computer, an error in a first execution unit among a plurality of execution units of a processing circuit; and adjusting, by the computer, instruction dispatch rules of an instruction issue unit based on detecting the error in the first execution unit to restrict access to the first execution unit while leaving un-restricted access to the remaining execution units of the plurality of execution units.