1. A system comprising: a symbolic encoding component that obtains a symbolic encoding of predicated execution for static verification, based on a plurality of data parallel program instructions; and a static verification component that obtains, via a device processor, a result of static verification of one or more attributes associated with the plurality of data parallel program instructions, based on the symbolic encoding.