1. An apparatus comprising: a processor configured to increment a task counter to indicate that a new one of a plurality of tasks is scheduled; and a direct memory access controller configured to (i) execute said new task to transfer data between a plurality of memory locations in response to said task counter being incremented and (ii) decrement said task counter in response to said executing of said new task.