1. A method comprising: receiving a store instruction at an out-of-order processor, wherein the out-of-order processor enforces in-order requirements for a cache; performing address generation and translation for the store instruction to calculate a physical address of the memory to be accessed by the store instruction; and executing a pre-fetch for a cache line based on the store instruction and the calculated physical address before the store instruction retires.