1. A system, comprising: a first adder, wherein the first adder is configured to determine an address corresponding to a hardware prefetch in response to receiving a hardware prefetch instruction, and wherein the first adder is further configured to perform an arithmetic operation in response to receiving an arithmetic operation instruction; and first control logic configured to select between an output of the first adder, an output of a second adder, and an operand.