1. A processor, comprising: a system interface to cache coherent memory which directs memory access for ordinary load/store instructions executed by the processor to the cache coherent memory; and a low latency memory interface to a non-cache memory which directs memory access for non-ordinary load/store instructions executed by the processor to the non-cache memory, thereby bypassing cache coherent memory.