1. A method for processing an instruction in a superscalar, superpipelined processor that includes a load/store pipe and an execute pipe, the method comprising steps of: providing a capability in the load/store pipe to process instructions for performing addressing operations; identifying the instruction as being among the instructions for performing addressing operations; assigning the instruction to the load/store pipe.