1. A memory control system comprising: a processor for operating upon fetching a program through a system bus and stopping its own operation and outputting an internal power-down signal upon fetching a sleep command; and a power-down control circuit for outputting, upon receiving said internal power-down signal, a control signal to put a volatile semiconductor memory connected to said system bus into a self refresh mode.