1. A system comprising: a shared memory; a plurality of processor cores communicatively coupled to the shared memory; a processor core memory; and a clock subsystem for providing a clock signal to the shared memory and the plurality of processor cores, wherein each of the plurality of processor cores executes instructions stored in the processor core memory for synchronously changing the clock rate provided by the clock subsystem to the plurality of processor cores.