1. An integrated circuit comprising: circuitry formed in a substrate; mechanical relay memory circuits formed in a body dielectric layer on top of the circuitry, wherein at least some of the mechanical relay memory circuits are coupled to the circuitry; and a dielectric stack interposed between the substrate and the body dielectric layer.