1. An apparatus for system design verification, comprising: a test case module for compiling a test case in a scripting language and including at least one stimulus; a testbench including a design under test and operating with a hardware descriptor language; and an interface based on ‘C’ connected between the test case module and the testbench for interfacing stimuli applied to the design under test.