1. A memory system comprising: at least two memory devices operable in a test mode, where a last memory device of the at least two memory devices provides a single-bit global result data indicating a cell defect in any of the at least two memory devices.