1. A memory controller circuit arrangement, comprising: (a) a logic circuit configured to control data transfer with at least one memory storage device by performing first and second memory control operations; and (b) a tuning circuit coupled to the logic circuit and configured to dynamically controlling the delay between the first and second memory control operations.