1. A method for optimizing a plurality of numerically controlled delay lines (NCDLs) in a DDR memory controller, the method comprising: (a) acquiring a plurality of statistics, the plurality of statistics defining an operating region for the DDR memory controller; and (b) calculating optimal values for the plurality of NCDLs, the optimal values calculated using the plurality of statistics.