1. A decoding system comprising: a core decoder processor adapted to perform decoding functions on a coded data stream and having a co-processor interface; and a variable-length decoding accelerator adapted to perform variable-length decoding operations on variable-length code in the data stream and coupled to the co-processor interface of the core decoder processor.