1. A system comprising: a plurality of compute nodes; a routable fabric; and a plurality of chipsets separate and external to the plurality of compute nodes, the plurality of chipsets connected by the routable fabric to the plurality of compute nodes, the chipsets having range registers dynamically directing traffic from any device external to the plurality of chipsets to any of the plurality of compute nodes over the routable fabric via multiple independent connections directly from the chipsets to the computer nodes.