1. A neurosynaptic device, comprising: a memory device that maintains neuron attributes for multiple neurons; multiple bit maps that maintain incoming firing events for different periods of delay; and a multi-way processor including a memory array that maintains a plurality of synaptic weights; wherein the processor integrates incoming firing events in a time-division multiplexing manner; and wherein incoming firing events are integrated based on the neuron attributes and the synaptic weights maintained.