1. A memory cell with a decoupled read/write path, the memory cell comprising: a switch comprising a gate, a first terminal connected to a first line and a second terminal connected to a second line; a resistive switching device connected between the gate of the switch and a third line; and a conductive path between the gate of the switch and the second line.