1. A method, comprising: matching primary processor address translations to at least one secondary processor address translation; providing concurrent shared memory access to at least one secondary processor through separate translation table information; and exchanging real-time data between the primary and at least one secondary processor though the shared memory.