1. A digital signal processing apparatus comprising: a host processor having a data bus and an address bus; first and second dual port memory elements, wherein each of said memory elements has first and second data and address interfaces, said first data interfaces of said first and second memory elements being coupled to said host processor data bus, and said first address interfaces of said first and second memory elements being coupled to said host processor address bus; and first and second coprocessors each being for performing predetermined arithmetic functions required by digital signal processing applications, and each having a data bus and a data address bus, said first coprocessor data bus being coupled to said first memory element second data interface, said first coprocessor data address bus being coupled to said first memory element second address interface, said second coprocessor data bus being coupled to said second memory element second data interface, and said second coprocessor data address bus being coupled to said second memory element second address interface.