1. A device, comprising: a bit line; a resistive random access memory (RRAM) cell connected to the bit line; a voltage source selectively connected to the bit line to provide a voltage to select the bit line during a read process of the RRAM cell; and a current source selectively connected to the bit line to provide a constant current during a set process in which the RRAM cell switches from a high resistance state to a low resistance state.