1. A method for testing bit failures in array elements of an electronic circuit, said method comprising the steps of: Modifying a representation (DD) of said electronic circuit such that errors can be injected in the memory of array elements via input signals of read and/or write logic of said array elements; Building an emulator model (SME) from the modified representation; and Injecting errors into said array elements during an emulation of said emulator model.