1. A processor comprising: logic to detect whether there is a potential dependency of a load operation on a store operation and, if so, to cause detection of whether a first physical address corresponding to the load operation matches a second physical address corresponding to the store operation.