1. A memory device comprising: an array of memory cells; a plurality of page buffers coupled to the array of memory cells; and a counter coupled to the plurality of page buffers, the counter to determine a number of adjacent data lines within a selected page that have failed a program verify.