1. A memory device comprising: an internal processor; a memory array accessible by the internal processor; and an interface operably coupled to the internal processor and configured to allow the internal processor to communicate with an external processor, wherein the external processor comprises a memory controller configured to control access to the memory array.