1. An integrated circuit comprising: an array of resistance changing memory cells; and a circuit configured to apply an initialization signal to a first one of the memory cells that is in a virgin resistance state, the initialization signal configured to modify the first memory cell without switching an operation state of the first memory cell.