1. A state machine engine comprising: a state machine lattice comprises a plurality of configurable elements; an instruction buffer configured to provide a first instruction associated with an operation of the state machine engine; and an instruction insertion register configured to provide a second instruction associated with the operation of the state machine engine.