1. A processor comprising: an instruction unit to receive an instruction having an associated enclave page cache address; and an execution unit to execute the instruction without causing a virtual machine exit, wherein execution of the instruction includes logging the instruction and the associated enclave page cache address.