1. A method comprising: forming an array of row and column lines; coupling a phase change memory element to a row or column line; coupling the phase change memory element to a bipolar transistor; and coupling said bipolar transistor to a field effect transistor.