1. A long instruction word processor comprising a plurality of execution units; and means for decoding instruction words containing sub-instructions, wherein: the said execution units are divided into a plurality of groups with each of the groups containing at least one execution unit, a single instruction word contains a sub-instruction for one of the execution units in each of the groups, and a single instruction word contains a respective sub-instruction for a respective execution unit in at least one of the plurality of groups.