1. A processor comprising: an instruction unit to receive a first instruction; and an execution unit to execute the first instruction, wherein execution of the first instruction includes evicting a first page from an enclave page cache and execution of the third instruction includes allocating a second page in the enclave page cache to be a version array page in which to store a version number of the first page in connection with execution of the first instruction.