1. A method comprising: identifying a register of a processor; identifying a cache to extend; allocating the register as an extension of the cache; and setting an address of the register as corresponding to an address space in the cache.