1. A semiconductor memory device comprising a plurality of memory chips in a package, wherein a first busy state takes effect when a power supply voltage reaches a specified value and an initialization operation starts in each of said plurality of memory chips after a power on sequence; said first busy state is maintained until said initialization operation is completed in all of said plurality of memory chips; and said first busy state is released after said initialization operation is completed in all of said plurality of memory chips.