1. A system comprising: a shared memory; and a plurality of processing elements coupled to said shared memory, wherein each of said plurality of processing elements comprises a processing unit, a direct memory access controller and a plurality of attached processing units, wherein said direct memory access controller comprises an address translation mechanism, wherein each of said plurality of attached processing units is configured to access said shared memory in a restricted manner.