1. An integrated circuit, comprising: a memory circuit including a universal register configured to store a memory address of a defective subunit received from a source external to the memory circuit; a comparison circuit configured to compare the memory address to an incoming memory address; and a replacement circuit configured to replace the defective subunit with a redundant subunit in response to the comparison.