1. A processor comprising: a decoder to decode a secured enter instruction; control logic to find an entry corresponding to the processor in a match table in a master authenticated code module and to read a master header and an individual authenticated code module from the master authenticated code module in response to decoding the secured enter instruction.