1. A circuit comprising: a memory comprising a plurality of storage elements each configured to store data in response to one of a plurality of internal address signals; a plurality of address circuits each configured to generate one of said plurality of internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) a control signal; and an output circuit configured to present an output having a variable word-width in response to said control signal.