1. A memory array comprising: a plurality of memory circuits organized into a plurality of rows and columns, each circuit comprising a variable resistance memory cell electrically connected in series with a respective capacitance which provides energy for write and erase operations of the memory cell, said memory circuit being connected between a column line and a row line, wherein each of said memory cells is chalcogenide-based memory.