1. A system for interrupt distribution in a multithread processor, wherein the system comprises: a set of thread processors; an interrupt distribution table for storing a connection indicator; and an interrupt distributor for connecting an interrupt to the set of thread processors based on the connection indicator.