1. A multi-thread processor comprising: a plurality of hardware threads each of which generates an independent instruction flow; and an interrupt controller that determines whether or not an input interrupt request signal is associated with one or more than one of the plurality of hardware threads, and when the input interrupt request signal is associated, assigns the interrupt request to an associated hardware thread.