1. A processor comprising: a cache; an execution unit to execute an instruction having an operand indicating a monitor address; a bus controller to assert a preventative signal in response to receiving a memory access attempting to gain sufficient ownership of a cache line associated with said monitor address to allow a modification of said cache line without generation of another transaction indicative of the modification.