1. A method for executing instructions in a processor, comprising: while executing instructions in an execute-ahead mode, encountering a store instruction for which a destination address is unknown; deferring the store instruction; upon encountering a load instruction while the store instruction with the unknown destination address is deferred, determining if the load instruction is to continue executing or is to be deferred.