1. A specialized processing block for a programmable logic device, said specialized processing block comprising: a plurality of fundamental processing units, each of said fundamental processing units including: a plurality of multipliers; and circuitry for adding, in one operation, partial products produced by all of said plurality of multipliers.