1. A memory device comprising: a semiconductor including a source region, a drain region, and a channel region between the source region and the drain region; and a gate structure overlying the channel region, wherein the gate structure comprises: a memristive portion overlying the channel region; and a conductive portion overlying the memristive portion.