1. A method of verifying the correctness of external circuit connections to an electronic chip, comprising the steps of: generating a set of component circuit design data relative electronic components in a specific circuit configuration; compiling a set of rules for said electronic components; comparing the circuit design data for said electronic components with respect to said rules; and generating a discrepancy report.