1. A processor, comprising: an instruction execution pipeline having: an instruction fetch stage to fetch an instruction specifying multiple target resultant registers; an instruction decode stage to decode said instruction; a functional unit to prepare resultant content specific to each of said multiple target resultant registers; and, a write-back stage to write back said resultant content specific to each of said multiple target resultant registers.