1. A system for organizing multilayer integrated circuit (IC) memory components in a 3D system on a chip (SoC), comprising: memory components on a layer of a multilayer IC; wherein the memory components are used by microprocessors, FPGAs or ASICs; and wherein when the memory components store data and instructions, they are accessed by the logic devices.