1. A method for characterizing a circuit at a hardware level description, comprising the steps of: creating a behavioral level description of said circuit; generating symbolic equations for components of said behavioral level description; and partitioning said behavioral level description by inserting a marker component into said behavioral level description of said circuit to simplify subsequent processing used to provide equivalence between said behavioral and hardware level descriptions.