1. A system comprising: a first processor comprising a shared inclusive cache, the shared inclusive cache including a first cache line having an invalid state in response to a snoop from another core within the first processor, the invalid state to indicate to all transactions subsequent to a read access, but before the read access is complete, that the first cache line is invalid.