1. A method for identifying an integrated (IC) circuit implementation of a state machine in a high-level IC description language code comprising: identifying one or more transition processes within the high-level IC description language code; and building a state machine summary based at least in part on the one or more identified transition processes.