1. A memory cell for use in a neural network, the memory cell comprising: a field effect transistor with a confined channel, the field effect transistor being configured to store a value corresponding to a synaptic weight in the neural network, the stored value corresponding to a number of excess minority carriers in the confined channel.