1. A processor comprising: gather setup logic to execute one or more gather setup operations in anticipation of one or more gather operations, the gather setup operations to compute a gather state to be used by subsequent gather operations; and gather logic to execute the one or more gather operations to gather vector data elements using the gather state computed by the gather setup operations.