1. A hardware stack (HSTACK) structure using programmable logic, comprising: a look-up table (LUT) random access memory (RAM) circuit; and circuitry within the LUT RAM circuit for propagating data upwards and downwards; wherein the hardware stack structure further comprises an HSTACK state management circuit.