1. A processor, comprising: an issue unit; an execution unit coupled to the issue unit; and a vector register file coupled to the execution unit, wherein the execution unit has logic that implements a floating point (FP) single instruction multiple data (SIMD) instruction set architecture (ISA), and wherein floating point vector registers of the vector register file store both scalar and floating point values as vectors having a plurality of vector elements.