1. A method for electronically modeling and estimating characteristics of a multi-layer integrated circuit chip carrier; comprising the steps of: providing said chip carrier having at least one redistribution layer thereon, said at least one redistribution layer including at least one conductive layer; receiving specified input parameters; and responsive to said input parameters, generating a representation of an optimized distribution of said at least one conductive layer.