1. A method for compiling a user's design to allow greater access for reading and writing to memories and registers in the user's design, comprising; identifying all of the memories and registers in the user's design; synthesizing accessibility logic into the user's design, said accessibility logic creating access ports to the memories and registers.