1. A method comprising: operating a processor in a selectable state; executing primary code on said processor depending on said state; asserting a reset to the processor; executing code for a reset routine as a result of said reset being asserted; executing a process such that the processor operates in said state as a result of said reset no longer being asserted.