1. A method for computing a margin for at-speed testing of an integrated circuit chip design, the method comprising: computing a statistical chip slack for the chip; computing a statistical test slack for the chip; and computing the margin from the chip slack and the test slack.