1. A memory comprising: memory cells; data lines configured to provide data to and from the memory cells, the data lines being grouped into a plurality of blocks, each block comprising a plurality of the data lines; a plurality of block select lines, each block select line being associated with a respective one of the blocks; and selection circuitry for selecting the block in response to a respective block select line, the memory being configured to perform a memory operation using a selected bit line block.