1. A method for outputting alternative instruction sequences, comprising tracking repetitive hits to determine a set of frequently hit instruction sequences for a microprocessor; identifying a frequently miss-predicted branch instruction, wherein the predicted outcome of the branch instruction is frequently wrong; store an alternative instruction sequence for the branch instruction into a buffer; on a subsequent hit to the branch instruction where the predicted outcome of the branch instruction was wrong, outputting the alternative instruction sequence from the buffer.