1. A non-volatile memory (NVM) package, comprising: an interface operable for receiving a block address; a plurality of concurrent access units each containing a plurality of blocks; and a processor coupled to the interface and the plurality of concurrently addressable units, the processor operable for mapping the block address to a block in one of the plurality of concurrently addressable units identified by the block address.