1. A method for simulating a hardware logic circuit using a hardware model and a simulation environment in which stimuli of the simulation are built-up and simulation result data is managed, the method comprising the steps of: using a meta model compiled for integrating a plurality of n different instantiations of the same hardware model, and resolving facilities and signals of different instantiations by instantiation-specific name space specifications.