1. A system, comprising: a processor; a mask register accessible to the processor, the mask register stores a plurality of mask values; a cache memory coupled to the processor that provides information to the processor; an operating system that supports a plurality of users simultaneously; and a masking module accessible to the operating system that uniquely hashes set selection bits for addresses accessed by each user, thereby reducing risk of a timing attack by one user on another user.