1. A simultaneous multithread (SMT) processor comprising: a dynamically shared group completion table (GCT) with a first read port for a first thread and a second read port for a second thread; and a completion unit with completion unit logic coupled to said first and second read ports for simultaneous updating of said GCT on instruction group completions.