1. A cache memory system, comprising: a plurality of control sections, each of the control section includes a cache unit; a shared cache section configured to connect to the plurality of control sections via a bus; a main memory section configured to connect to the shared cache section; and wherein the main memory section configured to include a FIFO storage region and a reference number storage region.