1. A processor comprising: a central processing unit including a logic processor; a plurality of architectural registers; and a software-controllable register map configured to map virtual registers accessed by software running on the logic processor to the plurality of architectural registers.