1. A processor comprising: a first processing entity; a second processing entity; and a plurality of registers to allow communication between the first processing entity and the second processing entity, wherein the plurality of registers are cross-decoded by the first processing entity and the second processing entity.