1. A semiconductor memory device comprising: a first magneto resistive element disposed in a memory cell portion, a first circuit disposed in said memory cell portion, said first circuit writing data into said first magneto resistive element or reading out data from said first magneto resistive element, and at least a portion of a second circuit disposed in a region below said memory cell portion.