1. A method comprising: applying a series of pre-programming voltage pulses to a plurality of multiple level memory cells; verifying a charge stored in the plurality of multiple level memory cells; and erasing the plurality of multiple level memory cells based on verifying the charge stored in the plurality of multiple level memory cells.