1. A method of performing speculative load instructions of a processor, the method comprising: performing a branch instruction; receiving a load instruction; determining whether the load instruction is related to a physical memory area; and if the load instruction is related to the physical memory area, performing the load instruction during an occurrence of a delay while the branch instruction is being performed.