1. A method of generating a deep N-well pattern for an integrated circuit design, said method comprising: specifying a tile comprising a first layer wherein said first layer comprises a first layer element for a deep N-well pattern; arranging multiple instances of said tile to create a tile array covering a portion of said integrated circuit design; and merging said tiles to produce a deep N-well pattern.