1. An integrated circuit ternary content addressable memory (TCAM) system, comprising: an array of XY TCAM cells; respective translation circuits connected to respective pairs of the XY TCAM cells; and a memory controller structured to provide control signals to the respective translation circuits, wherein the memory controller and respective translation circuits are structured to control the array of XY TCAM cells to perform single cycle update and single cycle search operations.