1. A method of performing timing analysis on a computer for a logic cell receiving an original input signal and generating a final output signal through a coupled network; the method comprising: generating an intermediary signal on the computer using a first timing arc based model; and generating an equivalent coupled network output signal on the computer using a first channel connected block based current model.