1. An apparatus comprising: a processor including an execution unit and at least one last branch record (LBR) register to store at least one of source and destination address information of a branch taken during program execution, the at least one LBR register further including a transaction indicator to indicate whether the branch was taken during a transactional memory (TM) transaction.