1. An arrangement for testing integrated circuits, including a test system ( 2 ) which includes a test vector generator ( 4 ) for generating test vectors, and a logic component ( 8 ) which is included in the integrated circuit ( 1 ) to be tested.