1. A microprocessor comprising: a reservation station coupled to receive an instruction, wherein said reservation station includes a vector generation unit configured to generate a first control vector identifying a first instruction operation corresponding to said instruction and a second control vector identifying a second instruction operation corresponding to said instruction; and a functional unit coupled to said reservation station, wherein said functional unit includes a vector storage configured to store said first control vector and said second control vector.