1. A memory cell, comprising: a substrate, said substrate including a source region and a drain region; a first insulating layer over said substrate; a first conductive layer over said first insulating layer and between said source and drain regions; a programmable conductance element over said first conductive layer, said programmable conductance element having a resistance which is controllable between at least two states; and a second conductive layer over said programmable conductance element.