1. A method of partitioning a control-dataflow graph representation comprising: dividing the control-dataflow graph into twp or more partition blocks; comparing the estimated performance of at least one of the partition blocks as reconfigurable logic versus instruction processor code; and assigning said at least one of the partition blocks to reconfigurable hardware or an instruction processor based on said comparing step.