1. A processor comprising: instruction logic to receive a state management instruction having a parameter to identify a subset of a plurality of features supported by the processor; and state management logic to perform a state management operation specified by the state management instruction.