1. An apparatus comprising: processing circuitry to perform, in response to a vector instruction, a plurality of lanes of processing on respective data elements of at least one operand vector to generate corresponding result data elements of a result vector; wherein the processing circuitry supports performing at least two of said plurality of lanes of processing with different rounding modes for generating rounded values for the corresponding result data elements of the result vector.