1. A method for loading data from a processor to memory, comprising: configuring at least one multiplexer located within a data path between a vector register file and a memory array containing misaligned vector data; receiving a load vector instruction specifying at least one memory address containing vector data and a target vector register; aligning the vector data as it passes through the at least one multiplexer; and writing the aligned vector data into the target vector register.