1. A logical simulation device which execute cycle-based logical simulation using level sort and compile methods, comprising a lot of processors capable of performing both an evaluation process of executing simulation of logical blocks using logical blocks corresponding to one or more gates as an evaluation unit, and a communication process with the other processors.