1. An apparatus, comprising: a memory; and addressing circuitry coupled to or comprised in the memory, wherein the addressing circuitry is configured to: receive memory access requests corresponding to a specified sequence of memory accesses, wherein the memory access requests do not include address information; and assign addresses to the memory access requests for the specified sequence of memory accesses.