1. An apparatus comprising: a plurality of processors having cache traffic monitors to monitor cache traffic in the respective processors; a push optimizer coupled with the cache traffic monitors to receive cache traffic information and to determine a selected target processor for an operation to cause data to be pushed to a cache of the selected target processor; and a bus agent coupled with the plurality of processors to push data to the cache memory of the selected target processor.