1. A method of design verification of an electronic circuit design comprising the steps of: specifying required design features in a high-level functional language including a library of patterns; automatically converting the specified patterns via computer into a corresponding set of assertions in a pre-existing verification language; and applying the set of assertions to a design under verification to determine if the design under verification meets the required design features.