1. A monolithic integrated structure comprising: a memory element; first input means for receiving a synchronizing signal for clocking said memory element; means for detecting a predetermined change in said synchronizing signal for selectively enabling said memory element; second input means for receiving a function signal; and means for mode selecting said memory element in response to said function signal coincidentally with the selective enabling of said memory element.