1. An apparatus, comprising: a level one cache; and a level two memory, wherein a first portion of the level two memory is coupled to an input port and is addressable in parallel with the level one cache.