1. A method of instruction prefetching in a processor having a branch prediction mechanism that generates one of a plurality of weighted branch prediction values for a conditional branch instruction, comprising: for strongly weighted predictions, prefetching instructions beginning at a predicted next address; for weakly weighted predictions, halting instruction prefetching until the branch condition is evaluated.