1. A computer processor-error controller, the controller comprising: a monitoring circuit operable to detect a computational error corresponding to an execution of a second instruction by a processor operable to execute a sequence of program instructions that includes a first instruction that is fetched before the second instruction; and an error recovery circuit operable to restore an execution of the sequence of program instructions to the first instruction in response to the detected computational error.