1. A microprocessor, comprising: a plurality of processing cores; an uncore random access memory (RAM), readable and writable by each of the plurality of processing cores; wherein each core of the plurality of processing cores comprises microcode run by the core that implements architectural instructions of an instruction set architecture of the microprocessor; and wherein the microcode is configured to both read and write the uncore RAM to accomplish inter-core communication between the plurality of processing cores.