1. A method of controlling processor access to a cache memory level in a multi-level cache hierarchy, comprising: determining a cache level attribute for an access operation; and controlling access to the cache memory level based on the cache level attribute.