1. A method for extracting connectivity for a hierarchical configuration of shapes representing an integrated circuit design, comprising: identifying each relevant hierarchical level in the hierarchical configuration of shapes; and extracting nets for each of the identified relevant hierarchical levels, wherein all instantiations of shapes from hierarchical levels are not unfolded to extract the nets.