1. A method for evaluating vias in an electronic design, comprising the steps of: formulating one or more via sufficiency rules; processing the electronic design to determine whether the vias of the electronic design violate the via sufficiency rules; and generating an indicator associated with the electronic design to identify vias that violate the via sufficiency rules.