1. An apparatus, comprising: a program controller to fetch and issue instructions; and, an execution lane having at least one execution unit to execute the instructions, the execution lane being part of an execution lane array that is coupled to a two dimensional shift register array structure, wherein, execution lanes of the execution lane array are located at respective array locations and are coupled to dedicated registers at same respective array locations in the two-dimensional shift register array.