1. An integrated circuit, comprising: a memory array with a threshold definition including (i) a plurality of threshold voltage ranges representing data values stored by a part of the memory array and (ii) a set of sense windows separating the plurality of threshold voltage ranges, wherein the threshold definition is varied for the part of the memory array, responsive to at least one of program operations and erase operations that change a distribution of the data values stored in the part of the memory array.