1. A direct memory access controller comprising: a data register for transferring data from a source to a destination address; a pattern register; a data comparator coupled with the data register and the pattern register; and a control unit coupled with the comparator operable to stop a data transfer if the comparator detects a match of the data register and the pattern register.