1. A multidimensional switch network for a processor array, comprising: multiple switches for routing packets between multiple core circuits of the processor array, wherein said multiple switches are organized into multiple planes; and multiple data paths interconnecting the switches, wherein said data paths include at least one redundant data path for bypassing at least one component failure of the processor array.