1. A processor, comprising: first circuitry to track, on a hardware thread by hardware thread basis, whether a hardware thread is in a state in which its TLB information is flushed; and, second circuitry coupled to said first circuitry to provide information so that said information is visible to software, said information identifying specific hardware threads that are in a state in which their respective TLB information is flushed.