1. A method, comprising: monitoring activity on a core bus coupled to a processor core, the processor core operating in a computing system; identifying activity on the core bus as a security violation; and preventing execution of an instruction within the processor core in response to the security violation.