1. An apparatus, comprising: a plurality of memories coupled to an internal data bus and a command and address bus and configured to receive a command on the command and address bus; wherein one of the plurality of memories is coupled to an external data bus, the one of the plurality of memories configured to provide program data to a target memory over the internal data bus when the command comprises a program command and another of the plurality of memories is the target memory of the program command.