1. A programmable logic device comprising: a plurality of look-up tables, each of the look-up tables capable of being programmed to implement a selected logic function; a block of random access memory; circuitry to selectively configure the random access memory for use as memory or logic to perform p-term-type logic functions; and interconnect circuits configured to selectively couple the look-up tables and the block of random access memory on the programmable logic device.