1. A hardware processor comprising: a plurality of execution units in parallel; a switch to connect inputs of the plurality of execution units to outputs of a first buffer and a plurality of memory banks and connect inputs of the plurality of memory banks and a plurality of second buffers in parallel to outputs of the first buffer, the plurality of memory banks, and the plurality of execution units; and an offload engine with inputs connected to outputs of the plurality of second buffers.