1. A processor comprising: means for translating a first sequence of instructions in a target instruction set to a second sequence of instructions in an instruction set of said processor; and means for executing said second sequence of instructions on said processor, wherein said means for executing comprises means for speculative execution of branch operations.