1. A multithreaded processor comprising: a plurality of threads, each of the plurality of threads capable of executing a task; and an interrupt module configured to identify a priority for each of the plurality of threads and assign an interrupt to one of the plurality of threads based at least on the priority of the one of the plurality of threads.