1. A processor, comprising: a functional unit of an instruction execution pipeline having: comparison bank circuitry to compare one or more elements of a first input vector against an element of a second input vector; adder circuitry coupled to said comparison bank circuitry to add the number of elements of said second input vector that match a value of said first input vector on an element by element basis of said first input vector.