1. A processor comprising: at least one processing core comprising circuitry to read a dirty cache line from a cache internal to said core and send said dirty cache line from said core for storage external from said core in response, at least in part, to a determination that said core and/or said storage is sufficiently inactive, wherein said core is active.