1. A processor having a normal mode and a speculative prefetching mode, the processor operable in the speculative prefetching mode after a data cache miss, comprising: a first data cache for storing data when the processor operates in the normal mode; and a second data cache for storing data in response to a store instruction when the processor operates in the speculative prefetching mode.