1. A chip-integrated multiprocessor system comprising: a first processor and a second processor each having an input/output set up for the connection of a tightly coupled semiconductor memory, and a shared tightly coupled integrated semiconductor memory, which can be accessed by both the first and second processors via their input/output.