1. A computer implemented method for generating code to perform scalar computations on a SIMD RISC architecture, the computer implemented method comprising: generating code directed at loading at least one scalar value; and generating code using at least one vector operation to generate a scalar result, wherein all scalar computation for integer and floating point data is performed in a SIMD vector execution unit.