1. A processor, comprising: an instruction decoder to receive a first instruction having a prefix and an opcode and to generating, by the instruction decoder of the processor, a second instruction executable based on a condition determined based on the prefix; and an execution unit to conditionally execute the second instruction based on the condition determined based on the prefix.