1. A cache comprising: a memory including a plurality of entries, wherein each of said plurality of entries is configured to store a cache line of data; and a control circuit coupled to said memory, said control circuit configured to select a first entry of said plurality of entries for access responsive to a first transaction which explicitly specifies said first entry.