1. A packet storage subsystem comprising: a buffer containing a plurality of entries each uniquely address by an n-bit address; and an m-bit packet-processing address register employed by a processing unit to store an address for a packet being processed by the processing unit, wherein an m-bit address value within the packet-processing address register is mapped or masked to produce an n-bit address for a buffer entry containing the packet being processed.