1. An apparatus comprising: a decoder to decode a transaction between a processor and memory-mapped input/output space; control logic to redirect the transaction from the memory-mapped input/output space to a system memory; and cryptographic logic to operate on data for the transaction.