1. A method of checking the integrity of one or more input vectors to a digital hardware block, comprising the steps of: identifying a set of known bad input vectors for the digital hardware block; and training checking circuitry to selectively classify future input vectors to the digital hardware block as either good or not good, using the set of known bad input vectors.