1. A system comprising: one or more first microprocessor with a first cache memory and a first address translation mechanism consistent with a set of page table entries; and one or more second processors with an attached direct memory access controller with a second address translation mechanism consistent with the set of page table entries.