1. A decoder circuit comprising: a decode stage configured to decode a plurality of decode input signals into a plurality of word line driver input signals; and a word line driver stage configured to drive a plurality of word lines, wherein the word line driver stage comprises a plurality of two-high NOR gates, each two-high NOR gate configured to receive two of the word line driver input signals and drive a word line based on the word line driver input signals.