1. A method of verifying timing of a multi-phase, multi-frequency and multi-cycle circuit with level sensitive latches, comprising: generating an event graph of nodes for paths in the circuit including at least one level-sensitive latch; identify late arrival times for the nodes with respect to a plurality of clock phases; identify clock phases at a destination in the circuit; and trace back from the destination to find a failing path in the circuit.