1. A processor comprising: a register; at least one writable store that, based on one or more values encoded therein, delimits a subset of memory addresses; and a prefetch facility that initiates a prefetch based on correspondence of a value destined for the register with the delimited subset of memory addresses.