1. A branch history management circuit to manage at least one branch prediction table (BPT) used for branch prediction by a central processing unit (CPU) instruction processing system, configured to: in response to execution of a branch prediction table swap instruction, swap a current branch direction history set used for branch prediction in at least one branch prediction table (BPT) with one of a plurality of prior branch direction history sets stored in a cache.