1. A method of prefetching instructions from a memory system in a processor having a branch prediction mechanism that generates a weighted branch prediction value for a conditional branch instruction, the method comprising: for strongly weighted prediction values, prefetching instructions from the memory system beginning at a predicted next address; and for weakly weighted prediction values, suppressing at least a portion of prefetching instructions from the memory system at the predicted next address.