1. A processor for executing a code sequence that includes multiple function calls comprising: a register file having a predetermined size; means for allocating sets of registers on a per-function call basis; a reserve storage area; and means for saving a particular set of registers in the reserve storage area responsive to a function call that would overflow the predetermined size of the register file.