1. An embedded system, comprising: an embedded processor having at least one cache controller; a memory, wherein said memory has an atomic memory access that comprises a plurality of clock edges; and a memory controller having a physical interface to convert digital signals between said embedded processor and said memory, wherein said cache controller executes a training process to determine a delay through said physical interface for each of said plurality of clock edges using a burst transfer of data.