1. A processor extension language that enables the description of VLIW instructions for execution by corresponding logic in addition to core instructions for execution by a microprocessor core, the description including a configurable characteristic of the VLIW instructions.