1. A flash memory device comprising: a controller circuit for generating memory control signals; a primary memory array coupled to the controller circuit, the primary memory array comprising a plurality of non-volatile memory cells; and an error documentation memory array of non-volatile memory cells, coupled to the controller circuit, that stores documentation data regarding a first over-programmed memory cell in the primary memory array.