1. A method of optimizing post-silicon test coverage for a system under test (“SUT”), the method comprising: defining coverage data comprising Hardware Description Language (“HDL”) events; testing the SUT using a system exerciser connected to the SUT; comparing the results of the testing with the coverage data to identify underutilized areas of functionality of the SUT; and responsive to the comparing, performing additional tests.