1. A method of verifying a logic design for proper operation of tri-state buses specified in the design, the method comprising: for each bus in the circuit design, performing an exhaustive analysis on a min-cut set of logic controlling the bus and designating each said bus as either conclusively conflict-free and float-free or as inconclusive.