1. A core for providing communications between a transmission media and a processor in a parallel-serial architecture, said core comprising: a logic layer; at least one serial lane connecting said logic layer to said transmission media; and at least one buffer interposed in each serial lane, wherein each buffer corrects for fluctuations in said transmission media and alters a frequency of signals being processed along said serial lanes.