1. An apparatus, comprising: a bit line; a word line; multiple non-volatile memory cells connected to both the bit line and the word line; and one or more control circuits connected to the memory cells, the one or more control circuits are configured to concurrently program the multiple memory cells connected to both the bit line and the word line.