1. A memory device, comprising: an addressable array of transistors; a dielectric layer covering the transistor array; a plurality of contacts to the transistor array through the dielectric layer with at least some of the contacts exposed; memory elements on at least some of the contacts, with the memory elements being formed only on the contacts and not on the dielectric layer; and a common electrode contacting each of the memory elements.