1. A multiprocessor computer system, comprising: a watchdog timer operable to detect failure of a memory operation based on passage of a certain timing period from a memory operation being issued without a valid response, and an error handler operable to take corrective action regarding the failed memory operation.