1. A device, comprising: a plurality of interface circuits configured for communicating between a semantic processing unit and a memory, wherein an interface circuit is allocated to a semantic processing unit having a data operation request; and a selection circuit for selecting the allocated interface circuit for processing the data operation request in the memory.