1. A processor comprising: a crossbar array including row wires and column wires wherein bit patterns representative of numerical values are stored in a plurality of columns of the crossbar array and wherein the bit patterns store data in the form of high or low resistance states; and an output unit electrically connected to the rows of the crossbar array configured to sum the numerical values stored in the columns of the crossbar array.