1. A method for aiding in the laying out of a number of integrated circuit chips on a semiconductor wafer, comprising the step of: automatically generating a wafer map taking into account predetermined parameters, the wafer map automatically maximizing the number of integrated circuit chips to be laid out on a predetermined size wafer.