1. A method of performing assertion-based verification, comprising: providing a user interface to design assertions that aid in verifying an integrated circuit design; generating assertion instrumentation code to implement the assertions in hardware as assertion instrumentation; and providing the assertion instrumentation code to an emulator that generates the assertion instrumentation.