1. A method comprising: identifying, by a processor, at least one portion of an asynchronous netlist corresponding to a partially utilized portion of an asynchronous circuit; and modifying, by the processor, the asynchronous netlist to generate an additional netlist portion corresponding to a logic circuit that operates to control the partially utilized portion.