1. A pre-distorter memory modeling apparatus, comprising: a plurality of branches, each branch receiving a different output basis function signal, each branch including at least one delay element having a corresponding output, each delay element causing a pre-determined delay of the output basis function signal received by the branch, the amount of a pre-determined delay being different for each of at least two branches receiving a different basis function signal.