1. A pointer-based instruction queue organization comprising: an instruction queue payload RAM for storing instructions for execution by an out-of-order processor; a wakeup logic for tracking source operand availability for said instructions; and a mapping table for providing dependence information on said instructions to said wakeup logic, said mapping table including at least one pointer pointing to a dependent instruction in said instruction queue payload RAM.