1. A memory system comprising: a memory array configured to store a plurality of data values and an associated plurality of error correction bits; and a memory interface configured to support partial-word write operations to the memory array, wherein the memory interface is adapted to generate write check bits for the partial-word write operations in a predictive manner.