1. A method of processing instruction data in a computing system having a cache memory comprising: predicting an address corresponding to the instruction data; selecting instruction data corresponding to the predicted address from the cache memory; translating an address corresponding to the instruction data; comparing the translated address with the predicted address.