1. A multiprocessor apparatus comprising: a plurality of processors; a co-processor connected through a tightly coupled bus to at least one processors of the plurality of processors; and an arbitration circuit that arbitrates contention among a plurality of the processors inclusive of the at least one processor with respect to use of a resource in the co-processor through the tightly coupled bus.