1. An integrated circuit comprising a memory array having at least one plane of memory cells formed above a substrate, said memory cells comprising modifiable conductance switch devices arranged in a plurality of series-connected NAND strings.