1. An apparatus comprising: a circuit configured to translate instruction codes of a first instruction set on-the-fly into addresses into a microcode memory containing sequences of instruction codes of a second instruction set that emulate a functionality of the instruction codes of the first instruction set, wherein said sequences of instruction codes of said second instruction set comprise one or more virtual stack references.