1. A multiprocessor system adapted to carry out parallel threads of instructions and comprising a plurality of units for issuing and/or queuing memory access requests; and a central synchronization controller adapted to communicate synchronization control information to and/or from the units via point to point communication rather than via a bus.