1. A four-to-two compressor circuit comprising: input nodes to receive partial products; output nodes to provide sum and carry signals; and a flip-flop circuit coupled between the input nodes and output nodes, the flip flop circuit including an embedded logic function.