1. A processor comprising: a decoder to decode a load instruction naming a destination register; a memory ordering buffer to maintain a source store instruction; and a trailing store buffer to maintain an address for said source store instruction, if said source store instruction has been de-allocated from said memory ordering buffer.