1. Method to secure an electronic assembly implementing a calculation process characterised in that it consists in performing an additional calculation by a verification function on at least one intermediate result in order to obtain a calculation signature.