1. An input buffer circuit, comprising: a first input buffer comprising a first operational characteristic; a second input buffer comprising a second operational characteristic; and circuitry adapted to select the first input buffer or the second input buffer for operation in an integrated circuit device responsive to buffer selection input data.