1. An integrated circuit including a field programmable gate array (FPGA) which includes a programmable function unit (PFU), comprising: first and second programmable elements for generating various functions including first and second respective RAM cells in response to a configuration bit stream; and a programmable switching device responsive to the configuration bit stream for providing bit-level coupling between the RAM cells so that the RAM cells together provide a multi-port RAM cell.