1. A processor comprising: logic to determine whether to execute a first instruction at a first stage of a plurality of stages; and a schedule unit to schedule the first instruction for execution based on a determination by the logic that a source for the first instruction is to be ready at the first stage.