1. A processor comprising logic to: obtain memory addresses that point to at least a portion of a supervisory software component; activate a lock-out to prevent obtaining further memory addresses; and activate a dedicated timer to periodically trigger a run-time integrity measurement of the supervisory software component.