1. A method for integrally checking a chip layout dataset and a package substrate layout dataset for errors, comprising: converting the package substrate layout dataset from a first format into a second format in which the chip layout dataset is provided; combining the chip layout dataset of the second format with the package substrate layout dataset of the second format into a combined dataset; and checking the combined dataset for errors or design rule violations.