1. A method for extracting transistor parameters from an IC layout, comprising: receiving a proposed IC layout, the proposed IC layout including a transistor; receiving a model of a proposed manufacturing process that may be used to produce the transistor; and evaluating, based on the proposed IC layout and the model of the proposed manufacturing process, the effect of the proposed manufacturing process on one or more parameters of the transistor.