1. A semiconductor die, comprising: a cache having cache entries; replacement cache entries for invalid ones of said cache entries; replacement circuitry to configure replacement of said invalid ones of said cache entries with respective ones of said replacement entries; a controller to perform adaptive BIST testing of said cache entries during runtime; power management circuitry to provide a reduced supply voltage to said cache.