1. A method of executing a conditional instruction in a pipelined processor, the conditional instruction operative to perform an operation if a condition is satisfied, comprising: converting said conditional instruction into an emissary instruction operative to determine whether the condition is satisfied and an unconditional base instruction operative to perform said operation; executing said emissary instruction; and executing said unconditional base instruction if execution of the emissary instruction indicates that the condition is satisfied.