1. A reconfigurable processor comprising: a plurality of processing elements (PEs); a designation unit configured to designate at least one of the PEs as a vector lane based on vector lane configuration information; and an allocation unit configured to allocate a vector operation to the designated vector lane.