1. A non-volatile memory device comprising: an array of non-volatile memory cells; and control circuitry coupled to the array to perform an erase operation on the nonvolatile memory cells, wherein the erase operation consists of applying one or more erase pulses to the memory cells and performing a convergence operation to recover over-erased memory cells.