1. A processor comprising: a decode unit to decode a plurality of control transfer instructions, the plurality of control transfer instructions including a call instruction and a return instruction; and an execution unit to execute the plurality of control transfer instructions; wherein the processor is to operate in a first mode in which the processor is to raise a fault if a next instruction to be executed immediately after the return instruction is not the call instruction.