1. A semiconductor memory device, comprising: a memory cell array having a plurality of cell array blocks; and, a memory plane determining unit operationally dividing the memory cell array into a plurality of memory planes; wherein each memory plane comprises at least one cell array block and has an operating mode that is independent of the other memory planes.