1. A multi-core processor, comprising: a first spin transfer torque magnetoresistive random-access memory (STT-MRAM) cache associated with a first core of the multi-core processor and tuned according to first attributes; and a second STT-MRAM cache associated with a second core of the multi-core processor and tuned according to second attributes.