1. An integrated circuit device, comprising: a bottom layer; an active chalcogenide layer on the bottom layer; a top layer on the active chalcogenide layer, wherein the top layer has an rms surface roughness of less than 140 &angst;.