1. A computing machine embodied in an integrated circuit comprising: a memory interface coupled to an external memory; a plurality of heterogeneous computational nodes configured to make memory requests for accesses to the external memory; and a memory controller including ports that have parameters, the memory controller configured to generate memory locations for the memory requests based on the parameters and to allow accesses by the heterogeneous computational nodes to the external memory at the memory locations in response to the memory requests.