1. A memory device comprising: a memory integrated circuit chip including at least: a non-volatile memory array including one or more layers of discrete storage cells extending laterally across the memory integrated circuit chip; and control logic including one or more logic layers integrated in combination with the one or more layers of discrete storage cells and distributed extending laterally over the non-volatile memory array, the control logic operable to selectively distribute information processing functionality across the non-volatile memory array.