1. A processor, comprising: a predictor to issue a prediction whether a lock instruction is contended; and a scheduler to issue a set of micro-operations corresponding to said lock instruction speculatively when said prediction is that said lock instruction is not contended.