1. An apparatus comprising: at least two asymmetric processing elements having different maximum performance capabilities and different power consumption properties; logic to cause a first of the at least two asymmetric processing elements to transition to a low-power state and to cause a second of the at least to asymmetric cores to transition to an operating power state in response to an interrupt signal.