1. A branch target prefetch apparatus comprising: a presbyopic target buffer configured to receive a presbyopic target buffer record, wherein the presbyopic target buffer record maps an entry location of a first code region to an entry location of a second code region; and a prefetch stream buffer configured to receive instructions from the second code region responsive to an instruction pointer encountering the entry location of the first code region.