1. A method for operating an instruction decode unit, comprising: receiving a plurality of non-branch processor instructions and a plurality of branch processor instructions; grouping at least two non-branch processor instructions of the plurality of non-branch processor instructions and at least two branch processor instructions of the plurality of branch processor instructions into a group of processor instructions; and conveying the group to at least one issue queue.