1. A method for designing a system implemented on a target device, comprising: identifying an adder from an intermediate representation of the system; and designating components on the target device to implement the adder as a partitioned adder, wherein each partition of the adder has a corresponding sub-adder that transmits data to a corresponding memory, and wherein at least one of the identifying and the designating procedures are performed by a processor.