1. An arbiter which is operable to route a plurality of instructions received on a first number of input channels to designated ones of a second number of output channels according to instruction routing information, the arbiter comprising arbitration circuitry which is operable to arbitrate between instructions received on different input channels and designating a same output channel, and prevent any of the different input channels from transmitting a subsequent instruction until arbitration between the different input channels is complete.