1. An apparatus comprising: look-up logic to receive an interrupt targeting a virtual processor and determine a status of the virtual processor; and posting logic to directly deliver the interrupt to the virtual processor upon determining that the virtual processor is operating in a running state.