1. A method for testing an integrated device comprising: receiving a plurality of signals from a first logic into an input/output circuit of the integrated device; storing the plurality of signals in a plurality of flip flops in a first mode of operation to observe at least one of a plurality of logic nodes within the first logic; and controlling the plurality of flip flops with a second logic.