1. A memory refresh circuit comprising: a control circuit for monitoring memory devices and for indicating when a refresh operation on the memory devices is complete, based on the monitoring of the memory device; and a power management circuit coupled to memory devices for controlling power provided to the memory devices.