1. A method for designing a digital integrated circuit chip, the method comprising: identifying a logical structure to be implemented by the digital integrated circuit chip; representing the logical structure in terms of a plurality of logical operations, wherein the plurality of logical operations comprises at least 5% selection operations, each such selection operation passing at least one of a plurality of inputs as an output; and determining logic cells that correspond to an implemention of the logical operations.