1. A system that facilitates PBA and LBA translation in at least one memory component, comprising: the at least one memory component includes a plurality of memory locations, a memory controller component that facilitates storage of logical block address (LBA) to physical block address (PBA) translations respectively associated with a subset of LBAs based in part on a predefined optimization criteria.