1. An instruction-set-aware method for reducing transitions on an irredundant address bus, comprising: receiving a first address on an irredundant address bus; retrieving an instruction from a memory location indicated by the first address; transmitting the instruction on a data bus; determining a category of the instruction; and predicting a second address based on the first address, the instruction, and the category of the instruction.