1. A logic circuit comprising vertical transport field effect transistors and one or more active gates, wherein the number of C PP 's for the logic circuit, in isolation, is equal to the number of active gates.