1. A processor, comprising: a fetch stage configured to convey a branch prediction corresponding to a branch instruction; and a dispatch stage configured to: receive the branch prediction; and utilize said branch prediction for a determination of which instructions to dispatch to one or more execution units.