1. A method for providing an area optimized binary orthogonality checker for a scalable selector system for controlling data transfers and routing in a data processing system comprising the steps of: determining the gate count for an implementation of an orthogonality checker, and minimizing the gate count and area needed to implement an orthogonality checker given a library of logical gates to implement the circuit and the area for each gate in the library.