1. A signal processing circuit comprising: an arithmetic processing circuit; circuit arrangement information storage means for storing circuit arrangement information; and circuit arrangement control means for outputting a predetermined arrangement control signal to said arithmetic processing circuit on the basis of the circuit arrangement information read out from said circuit arrangement information storage means, wherein said arithmetic processing circuit executes a plurality of different signal processing functions by reconstructing a circuit on the basis of the predetermined arrangement control signal.