1. An integrated circuit, comprising: a memory array; a wordline circuit, divided into at least two subcircuits, to control the memory array; and a bitline circuit, divided into at least two subcircuits, to control the memory array; wherein the wordline subcircuits and the bitline subcircuits at least partially overlap separate respective regions of the memory array.