1. An integrated circuit comprising: a first cache memory unit; a second cache memory unit located in parallel with the first cache memory unit; and a floorsweeping module configured to be able to select between the first cache memory unit and the second cache memory unit for cache requests, wherein the selection is based at least partially on a presence or absence of one or more manufacturing defects in the first cache memory unit or the second cache memory unit.