1. A memory apparatus comprising: a memory block comprising a plurality of memory cells, each memory cell adapted to operate with multi-level signals; a low density parity check (LDPC) coder to LDPC code data values to be written into the memory cells; an interleaver adapted to apply bit interleaved code modulation (BICM) to the LDPC coded data values to generate BICM coded data values.