1. A memory device comprising: a first memory cell array for storing one or more codes; a second memory cell array for storing one or more data, which are updated substantially more frequently than the codes; and a third memory cell array for storing address mapping information that indicates one or more locations of one or more memory cells in the second memory cell array, wherein the second memory cell array endures substantially more programming cycles than the first memory cell array does.