1. An apparatus comprising: a memory physical layer interface (PHY) to couple to an external memory; and a controller integrated in the memory PHY, wherein the controller is to control training of the memory PHY for communication with the external memory based on a training algorithm.