1. A method of load canceling in a processor that is coupled to an external interconnect fabric, the method comprising: converting an action type of one or more of pending speculative loads, that are executing in an instruction pipeline external to said processor from load to prefetch; accessing data corresponding to said one or more of said pending speculative loads that are executing in said instruction pipeline external to said processor; and placing said data in a cache location.