1. Apparatus comprising: at least a logic component configured to perform at least one logical operation on an input vector; and a detector configured to receive as input at least a portion of the input vector and to perform at least one detection on the portion of the input vector in parallel with the logical operation.