1. A data processing system comprising: an address translator for performing address translation, the address translator receiving a logical address and converting the logical address to a physical address and providing one or more address attributes; and bypass circuitry coupled to the address translator, the bypass circuitry selectively providing the logical address as a translated address of the logical address which was received, wherein the selectively providing is done prior to providing the one or more address attributes associated with the logical address.