1. An integrated circuit comprising: a first digital signal processing (DSP) block, comprising a first hardwired multiplier coupled to a first hardwired adder; and a second DSP block, comprising a second hardwired multiplier coupled to a second hardwired adder via a programmable multiplexer circuit; and wherein the first hardwired adder is coupled to the programmable multiplexer circuit.