1. A method for communicating control messages between processors, the method comprising: accepting control messages from a source processor addressed to a destination processor; loading the control messages in a first-in first-out (FIFO) queue associated with the destination processor; and, serially supplying loaded control messages to the destination processor from the queue.