1. A method for retiming an array of processing elements, the method comprising programming a delay using a multiplexer and a clocked delay circuit in response to a configuration memory context of a processing element, the multiplexer and the clocked delay circuit coupled among a plurality of processing elements, the delay programmed with data representative of a configuration memory context.