1. A memory error correction system, comprising: error correction cells of a memory, the error correction cells associated with memory cells to store correction entries, a correction entry includes address information of a failed memory cell and a replacement cell that stores an in-place bit value associated with the failed memory cell; and an activation component that activates a correction entry in response to detection of a failed memory cell.