1. A programmable logic device comprising: a plurality of function blocks; a first plurality of a programmable interconnect resource for programmably interconnecting at least some of said function blocks; and a second plurality of said programmable interconnect resource for programmably interconnecting some of said function blocks, said second plurality comprising about 20% of all said programmable interconnect resource on said programmable logic device.