1. A digital signal processor comprising: a control block configured to issue instructions based on a stored program; and a compute array including two or more compute engines configured such that each of the issued instructions executes in successive compute engines of at least a subset of the compute engines at successive times.