1. An integrated circuit for implementing the secure hash algorithm, comprising: a data path configured to process an input message pursuant to the secure algorithm; and a controller configured to control operation of the data path; wherein the data path and the controller are implemented using hardware components.