1. A processor comprising: decode logic to decode an instruction specifying: an instruction mode, and a context descriptor for an Extended Page Table (EPT); and execution logic, responsive to the decoded instruction, to synchronize one or more Translation Lookaside Buffer (TLB) entries with one or more corresponding mappings from the EPT.