1. A rasterizer in a graphic processor device implemented on a field programmable gate array circuitry, comprising: a preprocessor that creates data packets to generate at least one line; a main module that generates a stream of data fragments that become pixels; and a postprocessor that combines the data fragments and pipeline commands into one output to a fragment processor.