1. A method for maintaining symbolic connectivity in a top level integrated circuit design comprising: providing a reference Register Transfer Logic (RTL) design representation of the integrated circuit design; generating a netlist representation of the integrated circuit design; generating a physical layout of the integrated circuit design based upon the netlist representation of the integrated circuit design; maintaining equivalency between the reference RTL design and a physical layout design of the integrated circuit design via the netlist representation of the integrated circuit design.