1. A semiconductor die, comprising: a cache having cache entries; replacement cache entries for invalid ones of said cache entries; replacement circuitry to configure replacement of said invalid ones of said cache entries with respective ones of said replacement cache entries; and a controller to perform built-in self test (BIST) operations on said cache entries during runtime and record in a log a timestamp, a temperature, and a supply voltage for each BIST operation.