1. A method of managing state information in a processor, the method comprising: storing within the processor an architected state that is critical for executing a process in the processor; storing a shadow copy of the architected state within the processor; in response to receiving a process interrupt at the processor, storing the shadow copy of the architected state in a memory; and modifying the architected state without regard to completion of the storing of the shadow copy in the memory.