1. A system comprising: at least one memory device, coupled to the system, to support a first address protocol in response to a first control signal and to support a second address protocol in response to a second control signal.