1. An instruction architecture comprising: an n-bit instruction, wherein n&equals;m×16 with m being an integer greater than or equal to one; an m-bit hierarchical bit field within the n-bit defining a basis instruction type for the n-bit instruction; and an (n-m)-bit field within the n-bit instruction for actual instruction bits.