1. An integrated circuit comprising: a memory including non-volatile memory cells disposed in multiple layers of memory; and a disturb controller configured to control memory disturbs among two or more vertically-stacked layers of the multiple layers of memory.