1. A time-multiplexed field programmable gate array (TM-FPGA), comprising: a plurality of programmable logic circuits, each programmable logic circuit comprising at least one context register; and programmable interconnect circuitry, wherein a user's circuit can be mapped to the plurality of programmable logic circuit and the programmable interconnect circuitry without the user's intervention in mapping the circuit to the at least one context register.