1. A processor comprising: a decoder to receive and decode instructions; at least one execution unit to execute decoded instructions; and at least one last branch record (LBR) register to store at least one of source and destination address information of a branch taken during program execution, the at least one LBR register further including a transaction indicator to indicate whether the branch was taken during a transactional memory (TM) transaction.