1. A resistive memory cell bit-line, comprising: a cell branch including an adjustable memory resistor having a variable value, wherein the cell branch generates a cell branch current based on a selected value of the adjustable memory resistor; and a first pre-charge transistor configured to pre-charge the cell-branch to a first pre-charge voltage.