1. A method for performing a trimmed verification analysis, the method comprising: selecting layers of interest for a trimmed verification analysis; eliminating layer definitions for unselected layers to create a trimmed rundeck; and performing a layout versus schematic verification comparison to generate a trimmed error report for the selected layers of interest.