1 : Configurable unit that can be reconfigured at run time for processing numerical and logic operations (PAE) for use in central processing units (CPUs), multi-computer systems, data flow processors (DFPs), digital signal processors (DSPs), systolic processors and field programmable gate arrays (FPGAs) controlled by a primary logic unit (PLU), characterized in that 1. there is a programmable arithmetic and logic unit (EALU) for performing the basic mathematical and logic functions, 2. the function and interconnection of the central processor are programmed in registers and various data can be processed without reprogramming the PAE, 3. there is a state machine (SM UNIT) for controlling the arithmetic and logic unit (EALU), 4. there are registers for each operand (O-REG) and the result (R-REG), some of the registers being designed as shift registers, 5. there is feedback of the data of the result register to an input of the EALU over a multiplexer (R 2 O-MUX), 6. a bus unit (BM UNIT) permits pick-up of data from a bus system and feeding the result to a bus system, the bus unit being capable of sending data to multiple receivers and the synchronization of multiple receivers taking place automatically, 7. the bus access from the data processing in the EALU is decoupled via the registers and thus each PAE can be regarded as an independent unit, in particular the configuration and reconfiguration of a PAE have no interfering effect on the data transmitters and receivers or on the independent PAEs, 8. the sequence of bus transfers is controlled automatically over a state machine (sync UNIT), for which purpose handshake lines oRDY, oACK, rRDY and rACK are available, 9. feedback is sent to the PLU for detection of the processing status and reconfigurability of the PAE (state-back UNIT).