1. A method for protecting an integrated circuit chip design, comprising: storing in memory a circuit description of an integrated circuit core comprising a set of nodes; selecting a plurality of modification nodes from the set of nodes; inserting a sequential structure into the circuit description to provide a modified circuit description, the sequential structure utilizing the plurality of modification nodes as inputs; and storing the modified circuit description in memory, whereby the modified circuit description affords protection throughout a design flow.