1. An apparatus comprising: a decode unit to receive an instruction to abort a transactional memory execution, wherein the instruction includes an immediate argument; and an execution unit to abort a transactional memory access and store the immediate argument in a first storage unit.