1. A method of scheduling execution of an instruction in a processor having at least one cascaded delayed execution pipeline unit having a plurality of execution pipelines that execute instructions in a common issue group in a delayed manner relative to each other, the method comprising: receiving an issue group of instructions; reordering the issue group of instructions using instruction type priority; and executing the reordered issue group of instructions in the cascaded delayed execution pipeline unit.