1. A microprocessor, comprising: a plurality of processing cores, each comprising a respective interrupt request input; and a control unit, configured to receive a respective synchronization request from each of the plurality of processing cores; and wherein the control unit is configured to generate an interrupt request to all of the plurality of processing cores on their respective interrupt request inputs in response to detecting that the control unit has received the respective synchronization request from all of the plurality of processing cores.