1. A semiconductor memory device, comprising: a selector for selectively loading read inversion information and write inversion information on an inversion bus; the inversion bus for transferring the inversion information loaded by the selector; a plurality of read inversion units for reflecting the inversion information from the inversion bus to output data; and a plurality of write inversion units for reflecting the inversion information from the inversion bus to input data.