1. A method of verifying a logic model of an electronic design, in an ECAD system, comprising: providing a logic-level model of the electronic design; obtaining timing and delay information obtained from a transistor-level model simulation of the design; and providing the timing and delay information to the logic-level model for simulation.