1. A method of operating a processor having a pipeline and a branch target buffer, said method comprising storing as static data at least one branch address, at least one associated target address, an append target address, and at least one dynamic entry in lines in said branch target buffer, said branch address and associated target address having a run of common bits.