1. A method comprising: introducing at least a portion of a three dimensional circuit structure over a substrate in a stacked configuration between a first level of signal line material and a second level of signal line material, the first level of signal line material and the second level of signal line material comprising similar material; and selectively patterning the second level of signal line material and at least part of the circuit structure, without patterning the first level of signal line material.