1. A buffer cache apparatus for providing a data buffering function between a central processing unit (CPU) and a storage, comprising: a plurality of cache blocks configured as volatile or nonvolatile memory devices; and a journal management unit configured to maintain states of freezing for write-protecting dirty up-to-date cache blocks among the plurality of cache blocks.