1. A processor, comprising: logic to, in response to a secure environment initialization instruction, confirm that an other processor has entered a wait state and copy secure initialization software into a secure memory after confirming that the other processor has entered the wait state, and begin execution of the secure initialization software in the secure memory.