1. A method for generating a modified view of a circuit layout comprising the steps of: receiving said circuit layout from a design rule clean database; extracting a base wafer layout from said circuit layout according to a set of computer executable instructions; and modifying said base wafer layout according to said set of computer executable instructions.