1. A circuit for calculating a discriminating function with successive iterations and with a work register on data divided into blocks, comprising: a single operator in wired logic for executing the function; a plurality of work registers sharing said operator, each register storing a current state of the operator and the rank of the corresponding iteration; and an element for selecting one of the work registers to be associated with the operator.