1. A multiple thread architecture, comprising: a plurality of thread registers storing a corresponding plurality of thread contexts; and inter-thread communication circuitry between the plurality of thread registers to support thread communication and synchronization.