1. A NAND string configuration comprising: a plurality of semiconductor memory cells serially connected to one another to form a string of semiconductor memory cells; a select gate drain device connecting one end of said string of semiconductor memory cells to a bit line; and a select gate source device connecting an opposite end of said string of semiconductor memory cells to a common source line; wherein serial connections between at least two of said semiconductor memory cells are contactless.