1. A computer system comprising: memory units; a central processing unit; and a memory controller configured to access the memory units in response to interaction with the central processing unit and define a fault tolerant memory array with the memory units, each memory unit storing first data represented by second data stored by the other memory units.