1. A system for processing memory access requests, comprising: a work queue comprising a plurality of state machines each configured to store one of a plurality of requests for access to logical memory addresses; wherein a first of the plurality of state machines sends a first request stored therein to a cache if another state machine of the work queue is not awaiting translation data relating to the first request.