1. A synchronous semiconductor memory device comprising: a first memory bank including a first memory cell, the first memory bank being configured to execute a first data operation on the first memory cell; and a second memory bank including a second memory cell, the second memory bank being configured to execute a second data operation on the second memory cell while the first data operation is being executed, wherein each of the first and second memory banks has access to a common input/output line.