1. A process of forming an integrated circuit, comprising the steps: defining a preferred direction for an interconnect level; drawing a first interconnect geometry and second interconnect geometry separated in said preferred direction by a same color interconnect geometry design rule space; drawing a third interconnect geometry in said preferred direction separated by said second interconnect geometry by a different color interconnect geometry design rule space; and drawing a color cover over said third geometry.