1. An apparatus comprising: a memory arranged as a plurality of memory banks; a plurality of modules each configured to generate one or more addresses for accessing a particular one of said plurality of memory banks; an address translation unit configured to modify said one or more addresses in response to a control signal; and a controller configured to generate said control signal in response to a computer executable instruction.