1. An apparatus comprising: a plurality of cores; a shared core extension logic coupled with each of the plurality of cores, the shared core extension logic having shared data processing logic that is shared by each of the plurality of cores; and instruction execution logic, for each of the cores, that in response to a shared core extension call instruction, is to call the shared core extension logic to have data processing performed by the shared data processing logic, on behalf of a corresponding core.