1. A method of generating a simulation model comprising the steps of: generating a net list containing a circuit information of an electronic circuit using a functional block; and deleting said circuit information based on said net list, and generating a gate simulation model carrying out a timing simulation, including logic information and delay information between input/output of said functional block.