1. A method for processing a semiconductor chip design, comprising: flattening a netlist corresponding to the semiconductor chip design; performing logic clustering on one or more logic elements incorporated in the flattened netlist to generate one or more clusters; and partitioning the semiconductor chip design in accordance with the one or more clusters to form one or more partitions.