1. An apparatus comprising: a first interrupt controller having a first programming model; and emulation logic to emulate a second interrupt controller having a second programming model different from the first programming model, wherein the second programming model is an Advanced Programmable Interrupt Controller programming model, and to mask one of a plurality of interrupt requests to the first interrupt controller for each of the plurality of interrupt requests handled by the emulation logic.