1. Clock configuration logic for a memory block, comprising: a first set of clock configuration logic configurable to provide a first port input clock signal for controlling input registers of a first port of the memory block; and a second set of clock configuration logic configurable to provide a second port input clock signal for controlling input registers of a second port of the memory block.