1. A processor, comprising: a plurality of state machines simultaneously assignable to each of a corresponding number of conditional execution instruction groups, wherein each of the state machines is configured to generate marking data for each of a plurality of instructions grouped together for simultaneous execution and including at least one instruction of the assigned conditional execution instruction group, and to store the marking data in a marking queue.