1. A method of pre-decoding an instruction in a processor, comprising: identifying a property of a first instruction; altering the first instruction to emulate a second instruction; and generating pre-decode bits for the second instruction that identify the property of the first instruction.