1. A processing system comprising: a plurality of first interrupts generated by a core, said plurality of first interrupts having programmable priorities; a plurality of second interrupts that are generated external to said core; and a priority encoder, coupled to both said first interrupts and to said second interrupts, said priority encoder prioritizing said first and second pluralities of interrupts utilizing said programmable priorities.