1. A method of test pattern generation for an integrated circuit (IC) design simulation system, comprising: merging at least 2 test vectors into a merged vector, wherein each test vector defines a set of test behaviors; and compiling and linking the merged vector to generate a merged test pattern able to perform each set of test behaviors independently.