1. A processor, comprising: an interface for receiving an instruction comprising a memory segment identifier and a memory segment mask; a first digital circuit configured to select a memory segment based on the memory segment identifier; and a second digital circuit configured to select one or more of memory locations in the memory segment based on the memory segment mask.