1. An apparatus, comprising: a plurality of delay elements, each configured to delay a signal responsive, at least in part, to receipt of a respective bit of a control signal having a first state; wherein each of the plurality of delay elements includes a respective plurality of logic gates, wherein each logic gate of each respective plurality of logic gates is configured to receive a same static logic level responsive, at least in part, to the respective bit of the control signal having a second state.