1. An integrated circuit comprising: a plurality of logic blocks; and a disable circuit coupled to a first logic block of said plurality of logic blocks, wherein said disable circuit is configurable to disable said first logic block.