1. A circuit analysis method comprising: obtaining a netlist of a circuit; generating a reduced model from the netlist; using a processor to synthesize from the reduced model a positive netlist having no controlled current or voltage sources; and unstamping the synthesized positive netlist, wherein generating a reduced model from the netlist includes performing Tichonov regularization.