1. A processor, comprising: a processing element; a sequencer configured to provide a conditionally-executable instructions to the processing element, wherein a condition is provided by a predicate encoded in a predicate counter; and a predicate counter register configured to receive more than two meaningful values and to provide its value as the predicate counter.