1. A processor comprising: a decoder to decode a single instruction into a decoded, single instruction; and an execution unit to execute the decoded, single instruction to: perform an operation on an input parameter of the single instruction, and return program control to an invoking program that was interrupted, wherein an instruction set supported by the processor does not include a separate instruction to perform the operation, and the operation is an insert operation to insert virtual and physical addresses into a translation look-aside buffer.