1. A processor comprising: a plurality of processing cores; an interconnect coupled to the plurality of processing cores; and a first logic to assign a processing core of the plurality of processing cores as a boot strap processor (BSP), wherein the assignment is to be formatted into a packet and transmitted on the interconnect.