1. A method of fabricating a stacked semiconductor memory device, comprising: forming a functional circuit on a semiconductor substrate; forming a plurality of memory cell array layers stacked above the semiconductor substrate and in parallel with the semiconductor substrate; forming memory cells and memory cell selecting lines on each of the memory cell array layers; and forming at least one connection layer for electrically connecting the memory cell selecting lines to the functional circuit in parallel with the semiconductor substrate.