1. A region on reconfigurable chip comprising: four slices, each of the four slices located adjacent to a corner of the region; multiple tiles within each slice; and multiple reconfigurable logic units within each tile, each reconfigurable logic unit including an arithmetic logic unit.