1. A processing unit comprising: a processor; operating means for dynamically toggling an interrupt mode of said processing unit between enabled and disabled to allow said processor to issue a sequence of instructions that complete a move operation without being subject to an external interrupt; and wherein said processing unit completes said move operation with no lock acquisition phase preceding the issuance of the sequence of instructions.