1. A non-volatile memory storage device, comprising: a non-volatile memory; and a controller coupled to the non-volatile memory, comprising: a plurality of control circuits each being configured to generate a request to update chip-enable (CE) signals for the non-volatile memory; and an arbitration circuit configured to determine when the requests are acknowledged; wherein the CE signals for non-volatile memory is updated when the requests are acknowledged.