1. A method comprising: receiving a plurality (M) of N-bit address components; adding together a set of K bits of each of said M address components to produce a first output of K bits, wherein K is smaller than N; and adding together a set of N minus K bits of each of a number (P) of said address components to produce a second output of N minus K bits, wherein P is smaller than M.