1. A computer implemented method for handling an interrupt comprising: detecting said interrupt as directed to a first processor of a plurality of processors of a computer system; determining a policy for said handling wherein said handling promotes efficient operation of said computer system; invoking said policy; redirecting said interrupt to a second processor of said plurality of processors according to said policy; and handling said interrupt at said second processor.