1. An apparatus comprising: a first XOR gate to perform a XOR operation of most significant bits (MSB) of set bits of a path register with least significant bits (LSB) of set bits of an instruction pointer address register to provide a first index; and a second XOR gate to perform a XOR operation of LSB of tag bits of the path register with MSB of tag bits of the instruction pointer address register to provide a second index.