1. An apparatus for accessing memory comprising: a page open predictor to predict open memory pages; a front side bus scheduler to switch memory access modes from a first mode to a second mode, said front side bus scheduler coupled to the page open predictor; and a front side bus access queue, coupled to the front side bus scheduler, to contain memory accesses.