1. A method comprising: translating a first sequence of instructions associated with a source architecture into a second sequence of instructions associated with a target architecture, wherein said first sequence includes one or more floating point control instructions and said second sequence does not include a floating point control instruction, and wherein results produced by executing said second sequence on a processor that complies with said target architecture are substantially the same as results produced by executing said first sequence on a processor that complies with said source architecture.