1. A method performed within a processor comprising: determining that an instruction code of a variable-length instruction set includes an escape opcode value, the instruction code having a format including an addressing-form indication field; determining a length of the instruction code having the escape opcode value with processor decoder logic including a circuit using one or more portions of the instruction code including the escape opcode value but without evaluating an instruction-specific opcode value in the instruction code.