1. A method for optimized mapping of an integrated circuit package design, the method comprising: forming a preliminary assignment of nets based on a priority order; altering the preliminary assignment through random perturbations to refine the preliminary assignment; committing a best final assignment from the refining as an optimized net assignment; and displaying the optimized net assignment or storing the optimized net assignment on a computer readable medium.