1. A central processing unit (CPU) architecture with enhanced branch prediction, being substantially a pipelined CPU having at least two pipelines, each pipeline having a plurality of stages, by which all instructions relating directly to a branch instruction of a code executed by the pipelined CPU are being fetched respectively by each corresponding pipeline for enabling the code to be executed without stall so as to reduce the number of cycles required to execute an instruction.