1. A programmable semiconductor memory comprising: a first and a second power source terminal; a plurality of memory cells connected in series between the power source terminals, each memory cell comprising a non-volatile transistor having a floating gate electrode, a control gate electrode, and an erase gate electrode; and addressing means coupled to said plurality of memory cells for sequentially addressing said plurality of memory cells.