1. A memory device comprising a plurality of memory cells, each memory cell in the plurality of memory cells comprising: a diode comprising doped semiconductor material; a dielectric spacer on the diode and defining an opening, the dielectric spacer having sides self-aligned with sides of the diode; and a memory element on the dielectric spacer and including a portion within the opening contacting a top surface of the diode.