1. A processor comprising: a cache shared by a plurality of processor cores; and a cache allocation circuit configured to dynamically allocate space in the cache provided to each of the plurality of processor cores based on usage patterns for each of the plurality of processor cores.