1. A processor that maintains, for registers accessible using register specifiers of instructions executable by the processor, indications that data encoded in one or more respective ones of the registers have been updated since a most recent event that results in correspondence with saved register context.