1. A method for increasing performance in a parallel computing system, the method comprising: while processing source code, prefetching data, from a memory storage device, whose addresses appear in a list, the list describing an arbitrary sequence of prior cache miss addresses; and controlling the prefetching of the data by using at least one compiler directive, wherein a hardware prefetch engine coupled to a processor and the memory storage device performs the prefetching.