1. An improved system for delay reduction during technology mapping in an FPGA, the system comprising: Critical Path Identifier for locating critical fan-in nodes in the mapping logic, wherein, Logic Replicator for creating replicating logic for the critical fan-in nodes, Parallel Computer for performing parallel computation on the critical fan-in nodes and non critical signals, Output Selector for selecting the output at the last critical fan-in node after performing parallel computation.