1. A method of processing a memory access instruction that performs a first memory access, in an instruction execution pipeline, comprising: predicting data misalignment for said memory access instruction; and generating at least one micro-operation in said pipeline in response to said prediction, prior to effective address generation for said memory access instruction, said micro-operation performing a second memory access for misaligned data.