1. A processor comprising: a core to execute instructions; and a memory management unit coupled to the core to cause a handler to control execution of a memory access instruction responsive to determination that a physical address corresponding to a virtual address in the memory access instruction is associated with a memory page having a first indicator to indicate that the memory page includes particular information and a second indicator to indicate that a recency of a most recent access of the memory page exceeds a threshold recency.