1. A processor comprising: instruction hardware to receive a plurality of instructions, including an instruction to enter a virtual machine; control logic to determine, in response to a privileged event occurring within the virtual machine, whether to generate a virtualization exception; and execution hardware to generate a virtualization exception in response to the control logic determining to generate a virtualization exception.