1. A processing device comprising: a first timer; a processor core configured to execute a first instruction during a debug session; and a timer control module configured to selectively enable/disable the first timer based on a first characteristic of the first instruction.