1. A method of calibrating a non-volatile memory comprising: storing a test pattern in the non-volatile memory; reading the test pattern with a first read circuit; reading the test pattern with a second read circuit; determining if an offset of what is read as a programmed and/or erased non-volatile memory cell exists between the first and second read circuits; and adjusting either the first or second read circuit if an offset is determined.