1. A method, executed by at least one processor of a computer, comprising: generating residual test cubes for a plurality of faults based on a signal probability analysis of a circuit design; and generating test templates based on merging the residual test cubes.