1. An integrated circuit comprising: a cache having a plurality of static portions and a dynamically shared portion; and a first number of computing resources, each computing resource operable to victimize one of the static portions of the cache assigned to the computing resource and the dynamically shared portion.