1. A method of modeling with a computer system the performance of asynchronous circuits, the method comprising: decomposing timing cycles of an asynchronous circuit into paths by creating cut points, assigning to each path a path budget; verifying the timing performance of the asynchronous circuit; and providing to a user a verification determination of the timing performance of the asynchronous circuit.