1. An apparatus comprising: a credit translation logic coupled between a processor core and one or more banks of shared cache to translate a credit requested by the processor core into a physical credit that corresponds to one of the one or more banks of shared cache.