1. A method comprising: obtaining constraints for a plurality of application specific integrated circuits (ASIC) designs in which a particular IP core is used; determining, by a computing device, composite constraints for the particular IP core based on the constraints for the plurality of ASIC designs, the composite constraints being within all constraints for the plurality of ASIC designs; and identifying, by the computing device, a freedom of change to update the particular IP core based on the composite constraints.