1. An apparatus comprising: at least one processor; a memory coupled to the at least one processor; a plurality of logical partitions defined on the apparatus; and a debug mechanism residing in the memory and executed by the at least one processor external to the plurality of logical partitions, the debug mechanism performing at least one debug function for one of the plurality of logical partitions without halting execution of other logical partitions.