1. A processor comprising: a first storage unit to store information corresponding to a first mapping of a pair of addresses; a logic circuit to access a second storage unit and to synchronize a second mapping, stored at least in part in the second storage unit, with the first mapping, wherein the logic circuit is to access the second storage unit at least in part in response to an instruction having at least one of a context descriptor and an EPT (Extended Page Table) pointer.