1. A counter for counting cycles of a processor clock comprising a fast counter coupled to the processor clock via at least one first clock input, said fast counter incrementing by one after every cycle of the processor clock up to a maximum count; and a slow counter coupled to said fast counter and to at least one second clock input, wherein the slow counter increments by one after one cycle of the processor clock after the fast counter reaches the maximum count.