1. An integrated circuit comprising: a processing core; a memory containing: a first test routine for execution when power is applied to the integrated circuit that the processing core executes to test the integrated circuit; and a second test routine for execution after the first test routine that the processing core executes to test an external memory component; an interface coupled to the processing core to permit activation of a first output signal indicating a test result from executing the test routines.