1. A processor comprising: a processor core to execute a first translated instruction that is translated from a first instruction stored in a first page of a memory; and a translation indicator agent (XTBA) to store a first translation indicator that is read from a physical map (PhysMap) and that is to indicate whether the first page of the memory has been modified subsequent to translation of the first instruction.