1. A hierarchical memory structure, comprising: a first predecoder adapted to perform a first layer of address predecoding; and at least one second predecoder interacting with said first predecoder and adapted to perform a second layer of address predecoding.