1. A system for configuring modules in a pipelined pre-processor, the system comprising: a first input port for receiving a first control signal from a processor; a second input port for receiving a second control signal from a memory; an arbitration unit for resolving a conflict between the first and second control signals; and a controller for decoding the first and second control signals and applying configuration parameters derived therefrom to the modules.