1. A processing device comprising: a master processor; a system memory; a slave processor subsystem including: a slave processor; a shared memory accessible by said master processor and said slave processor; and an external memory interface allowing said slave processor to access said system memory; and a verification interface for passing system memory accesses to said system memory in a normal mode and for passing said system memory accesses to said shared memory in a verification mode.