1. A method of determining critical areas associated with different types of fault mechanisms in an integrated circuit design, said method comprising: constructing individual Voronoi diagrams for critical areas of individual fault mechanisms; constructing a composite Voronoi diagram based on said individual Voronoi diagrams; and computing the critical area for composite fault mechanisms of said integrated circuit design based on said composite Voronoi diagram.