1. An apparatus for a microprocessor, comprising: a shared instruction cache, the shared instruction cache being shared by a first processor and a second processor of the microprocessor; and a first register index base coupled to the first processor, and a second register index base coupled to the second processor, wherein the first register index base and the second register index base enable a single instruction stored in the shared instruction cache to be executed on both the first processor and the second processor.