1. A system, comprising: a graphics processing unit with a processor to execute a debug instruction; a frame buffer controller responsive to the execution of the debug instruction by the processor to access a trap address known to cause a page fault and thereby create a page fault to initiate the storage of graphics processing unit execution state information; a memory to store the graphics processing unit execution state information; and a central processing unit to execute a debugging program to analyze the graphics processing unit execution state information.