1. An apparatus comprising: a memory controller; and at least one module coupled to the memory controller, each module including: a computing engine configured to receive information from the memory controller; and a shared memory coupled to the computing engine, wherein the shared memory includes storage for data which includes a portion of the main memory for a central processing unit (CPU).