1. A method, comprising: monitoring on a core bus coupled to a processor core at least one of voltage levels, clock frequencies, hardware fault injection and test and debug activity associated with an electronic apparatus; identifying unauthorized manipulation of at least one of said voltage levels, clock frequencies, hardware fault injection and test and debug activity as a security violation; and preventing execution of an instruction within the processor core in response to the security violation.