1. A data processor that has an instruction cache, comprising a plurality of cache memory units, wherein only a cache memory unit storing demanded instructions is enabled with other cache memory units being disabled.