1. A digital system, comprising a processing engine with an arithmetic unit, wherein the arithmetic unit comprises: arithmetic circuitry for performing an arithmetic operation to generate an arithmetic result; zero anticipation circuitry for anticipating a logical zero on N least significant bits of the result; and unbiased rounding circuitry for forcing a predetermined logic value on the (N&plus;1)th least significant bit of the result.