1. An apparatus comprising: a first logic to allocate a first portion of one or more operations corresponding to a virtual vector request to a first processor core; and a second logic to generate a first signal corresponding to a second portion of the one or more operations.