1. A method of generating a function within a logic design of a circuit, comprising: representing the function using an operator, the function having n operands, where n>1; and presenting the function within a schematic representation of the logic design.