1. A memory buffering system comprising: a plurality of clients each comprising a respective memory elements a transfer bus; a unified memory controller (UMC) comprising: a unified host buffer; and a request queue; wherein the UMC arbitrates bus ownership for the plurality of clients; and wherein the plurality of clients are coupled together in a chain architecture and con figured to the unified host buffer in a series bus configuration.