1. A method of pipelining hardware accelerators of a computing system, comprising: associating hardware addresses to at least one processing unit (PU) or at least one logical partition (LPAR) of the computing system; receiving a work request for an associated hardware accelerator address; and queuing the work request for a hardware accelerator using the associated hardware accelerator address.