1. In a system comprising an integrated circuit and a memory, a method for multiplier optimization, wherein the method comprises: summing a set of shifted partial product digits to generate a first product; truncating the first product while preserving one or more digits of a rank less than a least significant digit in an output; summing the first product with a second product to produce an intermediate result; and truncating the intermediate result to generate the output.