1. A method, comprising: generating a high level intermediate representation of a binary; building circuit nodes from the high level intermediate representation, wherein a circuit node represents one or more operations in the high level intermediate representation; and connecting the circuit nodes using a flow analysis of the binary to build a circuit that represents the binary.