1. A processing device, comprising: a plurality of sub-non-uniform memory access (sub-NUMA) clusters each comprising a plurality of cores, wherein each core of the plurality of cores comprising a plurality of cache slices co-located within the core; and a virtual shared cache comprising the plurality of sub-NUMA clusters, wherein cache capacity of the plurality of cache slices is shared among the plurality of sub-NUMA clusters.