1. A processing system, comprising: a predecoder configured to identify instructions that are combinable to form a single executable internal instruction; an instruction storage configured to merge instructions that are combinable; and an instruction execution unit configured to execute the single, executable internal instruction on a hardware wide datapath.