1. A programmable integrated circuit comprising: an array of signal processing accelerators (SPAs) that is separate from a field programmable gate array (FPGA), wherein the array of SPAs is configured to receive input data from the FPGA and is programmable to perform at least a filtering function on the input data to obtain output data.