1. A processor comprising: an interface to access a memory, wherein a region in the memory is user memory; execution hardware to execute an instruction; and control logic to prevent the execution hardware from executing the instruction when the instruction is stored in user memory and the processor is in supervisor mode.