title: Case statement vs If else in VHDL
body: <p>What is  main differences between if else and case statement in VHDL. Although both look similar and sometime replace each other.but What <strong>logic circuit</strong> appear after synthesis . <strong>When should we</strong> go for if else or case statement ?</p>