title: looking for a CRC implementation in Systemverilog
body: <p>All,
  I'm looking for a class or module that implements a CRC generator (or checker). 
  I could create one from scratch, but if there's a ready made one out there that
  might be a real time saver :-)</p>
  
  <p>Thanks!
  Ran</p>