title: Why would a region of memory be marked non-cached?
body: <p>In an embedded application, we have a table describing the various address ranges that are valid on out target board. This table is used to setup the MMU.<br>
  The RAM address range is marked as cacheable, but other regions are marked at not cacheable. Why is that?</p>