title: wrap Verilog code in chisel
body: <p>Is it possible to wrap some verilog code into chisel/scala code? if yes, how can I do this?
  I need to use some verilog module in chisel.</p>
  
  <p>thank you</p>
  
  <p>Francesco</p>