title: Is it possible to define a C macro in a makefile?
body: <p>Is it possible to put the equivalent of <code>#define VAR</code> (in a C program) into a makefile, so that one can control which part of the program should be compiled?</p>