title: A single `make` prerequisite having a target names many times repeated
body: <p>Why in a single <code>make</code> prerequisite consist of many targets names, if there's a target name being listed more than once i.e. repeatedly, only the first will get processed while the next is to be ignored/skipped, how to have that repeated target name in that prerequisite all are to be processed ?</p>