title: instantiation name modification in verilog under generate block
body: <p>Some body suggest me how to get the instantiation name without "." like "genblk1.name"
   if i use generate for loop for creating more module instantiations.</p>
  
  <p>I want instantiation names like addr_1,addr_2 (addr my module name) </p>