title: Accessing local module variables from test benches in Verilog
body: <p>When writing a Verilog test bench to verify a module is there any way to access a particular variable local to that module from the test bench?</p>