title: Is really possible to use the caches in Cortex-A7 after disabling ACTLR.SMP bit?
body: <p>As per the MPCORE manual enabling SMP bit enables cache coherency. But that is related to multi-core system. I do not want cache coherency to be enabled in my system. Then with disabling SMP bit will I be able to use caches? </p>