title: In SystemVerilog, Is Virtual Class same as Abstract Class?
body: <p><strong>Please help me to understand the need of Virtual Class in SystemVerilog.</strong> </p>
  
  <ul>
  <li><p>For an abstract class, we can use Interface in SystemVerilog.  What are differences between these two? </p></li>
  </ul>