title: What are tsetup and thold in VHDL?
body: <p>I am learning VHDL. When I tried to make a testbanch I run into these words. What do they mean? I could find any simple explanaition on google. </p>
  
  <p>Thanks in advance.</p>