title: SystemVerilog packed array vs unpacked array memory footprint
body: <p>Is it true that with the contemporary advanced SV RTL simulators, the simulation footprint may increase when using unpacked arrays vs the packed arrays?  If so, is this a problem and do verification teams insist on rules to use packed arrays?
  TIA.
  Sanjay</p>