title: How do I instantiate two modules with one module in Verilog?
body: <p>How can I instantiate copies of two different modules by a third module?</p>
  
  <pre><code>module instantiate (modx, mody);
    // ?  
  endmodule
  </code></pre>