title: Translate RTL to Gate Level Design - Verilog
body: <p>I have the follwing code in verilog. How should produce a gate level syntheis of the follwoing design in Vivado? Would appreciate any suggestions. Thanks!</p>