title: Inheritance & Virtual Interface in systemverilog?
body: <p>Multiple inheritance is very general OOPS concept, then why it is not implemented in systemverilog and only single inheritance is allowed?</p>
  
  <p>2nd why interfaces are not allowed inside class? Is it because of storage implementation like dynamic storage in class and static in modules, programs, interface?</p>