If
XC < XL, f is negative and the circuit is predominantly inductive Consequently, the current in the circuit lags  the source voltage Figure 7 13 shows the phasor diagram and variation of v and i with w t
for the case XC > XL