A two-stage large-capacitive-load amplifier with multiple cross-coupled small-gain stages is proposed in this paper. The cross-coupled structure of the small-gain stages augments the large-signal responses, providing significant improvement in the effective output-stage transconductance and, hence, the gain-bandwidth product (GBW). Implemented in a standard 0.13-mu m CMOS technology and powered by a 0.7 V supply with a current consumption of 20 mu A, the proposed amplifier achieves the GBW of 1.17 MHz and the phase margin of 74.8 degrees while driving a capacitive load of 9.5 nF. The average slew rate is 0.3679 V/mu s. The on-chip compensation capacitor is only 1.62 pF. The active chip area is 0.0056 mm(2).