data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v
1: b'%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:53: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n     if(en1_i) dat1_o[31:24] <= ram3[adr1_i[AWIDTH-1:2]];\n                                    ^\n                ... Use "/* verilator lint_off WIDTH */" and lint_on around source to disable this message.\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:55: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n     if(en1_i) dat1_o[23:16] <= ram2[adr1_i[AWIDTH-1:2]];\n                                    ^\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:57: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n     if(en1_i) dat1_o[15:8] <= ram1[adr1_i[AWIDTH-1:2]];\n                                   ^\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:59: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n     if(en1_i) dat1_o[7:0] <= ram0[adr1_i[AWIDTH-1:2]];\n                                  ^\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:63: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n       ram3[adr1_i[AWIDTH-1:2]] <= dat1_i[31:24];\n           ^\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:66: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n       ram2[adr1_i[AWIDTH-1:2]] <= dat1_i[23:16];\n           ^\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:69: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n       ram1[adr1_i[AWIDTH-1:2]] <= dat1_i[15:8];\n           ^\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:72: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n       ram0[adr1_i[AWIDTH-1:2]] <= dat1_i[7:0];\n           ^\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:76: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n     if(en2_i) dat2_o[31:24] <= ram3[adr2_i[AWIDTH-1:2]];\n                                    ^\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:78: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n     if(en2_i) dat2_o[23:16] <= ram2[adr2_i[AWIDTH-1:2]];\n                                    ^\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:80: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n     if(en2_i) dat2_o[15:8] <= ram1[adr2_i[AWIDTH-1:2]];\n                                   ^\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:82: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n     if(en2_i) dat2_o[7:0] <= ram0[adr2_i[AWIDTH-1:2]];\n                                  ^\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:86: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n       ram3[adr2_i[AWIDTH-1:2]] <= dat2_i[31:24];\n           ^\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:89: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n       ram2[adr2_i[AWIDTH-1:2]] <= dat2_i[23:16];\n           ^\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:92: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n       ram1[adr2_i[AWIDTH-1:2]] <= dat2_i[15:8];\n           ^\n%Warning-WIDTH: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/dpram32.v:95: Bit extraction of array[4095:0] requires 12 bit index, not 13 bits.\n                                                                                        : ... In instance dpram32\n       ram0[adr2_i[AWIDTH-1:2]] <= dat2_i[7:0];\n           ^\n%Error: Exiting due to 16 warning(s)\n'
module dpram32 #(parameter AWIDTH=15, 
		 parameter RAM_SIZE=16384)
  (input clk,
   
   input [AWIDTH-1:0] adr1_i,
   input [31:0] dat1_i,
   output reg [31:0] dat1_o,
   input we1_i,
   input en1_i,
   input [3:0] sel1_i,

   input [AWIDTH-1:0] adr2_i,
   input [31:0] dat2_i,
   output reg [31:0] dat2_o,
   input we2_i,
   input en2_i,
   input [3:0] sel2_i );
   
   reg [7:0]   ram0 [0:(RAM_SIZE/4)-1];
   reg [7:0]   ram1 [0:(RAM_SIZE/4)-1];
   reg [7:0]   ram2 [0:(RAM_SIZE/4)-1];
   reg [7:0]   ram3 [0:(RAM_SIZE/4)-1];



   

   always @(posedge clk)
     if(en1_i) dat1_o[31:24] <= ram3[adr1_i[AWIDTH-1:2]];
   always @(posedge clk)
     if(en1_i) dat1_o[23:16] <= ram2[adr1_i[AWIDTH-1:2]];
   always @(posedge clk)
     if(en1_i) dat1_o[15:8] <= ram1[adr1_i[AWIDTH-1:2]];
   always @(posedge clk)
     if(en1_i) dat1_o[7:0] <= ram0[adr1_i[AWIDTH-1:2]];
   
   always @(posedge clk)
     if(we1_i & en1_i & sel1_i[3])
       ram3[adr1_i[AWIDTH-1:2]] <= dat1_i[31:24];
   always @(posedge clk)
     if(we1_i & en1_i & sel1_i[2])
       ram2[adr1_i[AWIDTH-1:2]] <= dat1_i[23:16];
   always @(posedge clk)
     if(we1_i & en1_i & sel1_i[1])
       ram1[adr1_i[AWIDTH-1:2]] <= dat1_i[15:8];
   always @(posedge clk)
     if(we1_i & en1_i & sel1_i[0])
       ram0[adr1_i[AWIDTH-1:2]] <= dat1_i[7:0];
   

   always @(posedge clk)
     if(en2_i) dat2_o[31:24] <= ram3[adr2_i[AWIDTH-1:2]];
   always @(posedge clk)
     if(en2_i) dat2_o[23:16] <= ram2[adr2_i[AWIDTH-1:2]];
   always @(posedge clk)
     if(en2_i) dat2_o[15:8] <= ram1[adr2_i[AWIDTH-1:2]];
   always @(posedge clk)
     if(en2_i) dat2_o[7:0] <= ram0[adr2_i[AWIDTH-1:2]];
   
   always @(posedge clk)
     if(we2_i & en2_i & sel2_i[3])
       ram3[adr2_i[AWIDTH-1:2]] <= dat2_i[31:24];
   always @(posedge clk)
     if(we2_i & en2_i & sel2_i[2])
       ram2[adr2_i[AWIDTH-1:2]] <= dat2_i[23:16];
   always @(posedge clk)
     if(we2_i & en2_i & sel2_i[1])
       ram1[adr2_i[AWIDTH-1:2]] <= dat2_i[15:8];
   always @(posedge clk)
     if(we2_i & en2_i & sel2_i[0])
       ram0[adr2_i[AWIDTH-1:2]] <= dat2_i[7:0];
   
endmodule
module dpram32 #(parameter AWIDTH=15, 
		 parameter RAM_SIZE=16384)
  (input clk,
   
   input [AWIDTH-1:0] adr1_i,
   input [31:0] dat1_i,
   output reg [31:0] dat1_o,
   input we1_i,
   input en1_i,
   input [3:0] sel1_i,

   input [AWIDTH-1:0] adr2_i,
   input [31:0] dat2_i,
   output reg [31:0] dat2_o,
   input we2_i,
   input en2_i,
   input [3:0] sel2_i );

   
   reg [7:0]   ram0 [0:(RAM_SIZE/4)-1];
   reg [7:0]   ram1 [0:(RAM_SIZE/4)-1];
   reg [7:0]   ram2 [0:(RAM_SIZE/4)-1];
   reg [7:0]   ram3 [0:(RAM_SIZE/4)-1];



   

   always @(posedge clk)
     if(en1_i) dat1_o[31:24] <= ram3[adr1_i[AWIDTH-1:2]];
   always @(posedge clk)
     if(en1_i) dat1_o[23:16] <= ram2[adr1_i[AWIDTH-1:2]];
   always @(posedge clk)
     if(en1_i) dat1_o[15:8] <= ram1[adr1_i[AWIDTH-1:2]];
   always @(posedge clk)
     if(en1_i) dat1_o[7:0] <= ram0[adr1_i[AWIDTH-1:2]];
   
   always @(posedge clk)
     if(we1_i & en1_i & sel1_i[3])
       ram3[adr1_i[AWIDTH-1:2]] <= dat1_i[31:24];
   always @(posedge clk)
     if(we1_i & en1_i & sel1_i[2])
       ram2[adr1_i[AWIDTH-1:2]] <= dat1_i[23:16];
   always @(posedge clk)
     if(we1_i & en1_i & sel1_i[1])
       ram1[adr1_i[AWIDTH-1:2]] <= dat1_i[15:8];
   always @(posedge clk)
     if(we1_i & en1_i & sel1_i[0])
       ram0[adr1_i[AWIDTH-1:2]] <= dat1_i[7:0];
   

   always @(posedge clk)
     if(en2_i) dat2_o[31:24] <= ram3[adr2_i[AWIDTH-1:2]];
   always @(posedge clk)
     if(en2_i) dat2_o[23:16] <= ram2[adr2_i[AWIDTH-1:2]];
   always @(posedge clk)
     if(en2_i) dat2_o[15:8] <= ram1[adr2_i[AWIDTH-1:2]];
   always @(posedge clk)
     if(en2_i) dat2_o[7:0] <= ram0[adr2_i[AWIDTH-1:2]];
   
   always @(posedge clk)
     if(we2_i & en2_i & sel2_i[3])
       ram3[adr2_i[AWIDTH-1:2]] <= dat2_i[31:24];
   always @(posedge clk)
     if(we2_i & en2_i & sel2_i[2])
       ram2[adr2_i[AWIDTH-1:2]] <= dat2_i[23:16];
   always @(posedge clk)
     if(we2_i & en2_i & sel2_i[1])
       ram1[adr2_i[AWIDTH-1:2]] <= dat2_i[15:8];
   always @(posedge clk)
     if(we2_i & en2_i & sel2_i[0])
       ram0[adr2_i[AWIDTH-1:2]] <= dat2_i[7:0];
   
endmodule