data/full_repos/permissive/494622711/verilog/gl/user_project_wrapper.v
1: b"%Error: data/full_repos/permissive/494622711/verilog/gl/user_project_wrapper.v:59: Cannot find file containing module: 'pong'\n pong pong (.clk(wb_clk_i),\n ^~~~\n        ... Looked in:\n             data/full_repos/permissive/494622711/verilog/gl,data/full_repos/permissive/494622711/pong\n             data/full_repos/permissive/494622711/verilog/gl,data/full_repos/permissive/494622711/pong.v\n             data/full_repos/permissive/494622711/verilog/gl,data/full_repos/permissive/494622711/pong.sv\n             pong\n             pong.v\n             pong.sv\n             obj_dir/pong\n             obj_dir/pong.v\n             obj_dir/pong.sv\n%Error: Exiting due to 1 error(s)\n"
module user_project_wrapper (user_clock2,
    vccd1,
    vccd2,
    vdda1,
    vdda2,
    vssa1,
    vssa2,
    vssd1,
    vssd2,
    wb_clk_i,
    wb_rst_i,
    wbs_ack_o,
    wbs_cyc_i,
    wbs_stb_i,
    wbs_we_i,
    analog_io,
    io_in,
    io_oeb,
    io_out,
    la_data_in,
    la_data_out,
    la_oenb,
    user_irq,
    wbs_adr_i,
    wbs_dat_i,
    wbs_dat_o,
    wbs_sel_i);
 input user_clock2;
 input vccd1;
 input vccd2;
 input vdda1;
 input vdda2;
 input vssa1;
 input vssa2;
 input vssd1;
 input vssd2;
 input wb_clk_i;
 input wb_rst_i;
 output wbs_ack_o;
 input wbs_cyc_i;
 input wbs_stb_i;
 input wbs_we_i;
 inout [28:0] analog_io;
 input [37:0] io_in;
 output [37:0] io_oeb;
 output [37:0] io_out;
 input [127:0] la_data_in;
 output [127:0] la_data_out;
 input [127:0] la_oenb;
 output [2:0] user_irq;
 input [31:0] wbs_adr_i;
 input [31:0] wbs_dat_i;
 output [31:0] wbs_dat_o;
 input [3:0] wbs_sel_i;

 wire _0_;
 wire _1_;

 pong pong (.clk(wb_clk_i),
    .game_reset(io_in[8]),
    .hsync(io_out[9]),
    .reset(wb_rst_i),
    .scl(analog_io[24]),
    .sda(analog_io[23]),
    .vccd1(vccd1),
    .vssd1(vssd1),
    .vsync(io_out[10]),
    .blue({io_out[22],
    io_out[21],
    io_out[20],
    io_out[19]}),
    .green({io_out[18],
    io_out[17],
    io_out[16],
    io_out[15]}),
    .io_oeb({_1_,
    _0_,
    io_oeb[22],
    io_oeb[21],
    io_oeb[20],
    io_oeb[19],
    io_oeb[18],
    io_oeb[17],
    io_oeb[16],
    io_oeb[15],
    io_oeb[14],
    io_oeb[13],
    io_oeb[12],
    io_oeb[11],
    io_oeb[10],
    io_oeb[9]}),
    .red({io_out[14],
    io_out[13],
    io_out[12],
    io_out[11]}));
endmodule
module user_project_wrapper (user_clock2,
    vccd1,
    vccd2,
    vdda1,
    vdda2,
    vssa1,
    vssa2,
    vssd1,
    vssd2,
    wb_clk_i,
    wb_rst_i,
    wbs_ack_o,
    wbs_cyc_i,
    wbs_stb_i,
    wbs_we_i,
    analog_io,
    io_in,
    io_oeb,
    io_out,
    la_data_in,
    la_data_out,
    la_oenb,
    user_irq,
    wbs_adr_i,
    wbs_dat_i,
    wbs_dat_o,
    wbs_sel_i);

 input user_clock2;
 input vccd1;
 input vccd2;
 input vdda1;
 input vdda2;
 input vssa1;
 input vssa2;
 input vssd1;
 input vssd2;
 input wb_clk_i;
 input wb_rst_i;
 output wbs_ack_o;
 input wbs_cyc_i;
 input wbs_stb_i;
 input wbs_we_i;
 inout [28:0] analog_io;
 input [37:0] io_in;
 output [37:0] io_oeb;
 output [37:0] io_out;
 input [127:0] la_data_in;
 output [127:0] la_data_out;
 input [127:0] la_oenb;
 output [2:0] user_irq;
 input [31:0] wbs_adr_i;
 input [31:0] wbs_dat_i;
 output [31:0] wbs_dat_o;
 input [3:0] wbs_sel_i;

 wire _0_;
 wire _1_;

 pong pong (.clk(wb_clk_i),
    .game_reset(io_in[8]),
    .hsync(io_out[9]),
    .reset(wb_rst_i),
    .scl(analog_io[24]),
    .sda(analog_io[23]),
    .vccd1(vccd1),
    .vssd1(vssd1),
    .vsync(io_out[10]),
    .blue({io_out[22],
    io_out[21],
    io_out[20],
    io_out[19]}),
    .green({io_out[18],
    io_out[17],
    io_out[16],
    io_out[15]}),
    .io_oeb({_1_,
    _0_,
    io_oeb[22],
    io_oeb[21],
    io_oeb[20],
    io_oeb[19],
    io_oeb[18],
    io_oeb[17],
    io_oeb[16],
    io_oeb[15],
    io_oeb[14],
    io_oeb[13],
    io_oeb[12],
    io_oeb[11],
    io_oeb[10],
    io_oeb[9]}),
    .red({io_out[14],
    io_out[13],
    io_out[12],
    io_out[11]}));
endmodule