data/full_repos/permissive/439571955/verilog/Xilinx/14.7/ISE_DS/ISE/verilog/src/XilinxCoreLib/BLK_MEM_GEN_V6_1_xst.v
1: b'%Warning-WIDTH: data/full_repos/permissive/439571955/verilog/Xilinx/14.7/ISE_DS/ISE/verilog/src/XilinxCoreLib/BLK_MEM_GEN_V6_1_xst.v:201: Operator EQ expects 64 bits on the LHS, but LHS\'s VARREF \'C_FAMILY\' generates 56 bits.\n                                                                                                                                        : ... In instance BLK_MEM_GEN_V6_1_xst\n    localparam C_FAMILY_LOCALPARAM =      (C_FAMILY=="virtex7" ? "virtex6" : (C_FAMILY=="kintex7" ? "virtex6" : (C_FAMILY=="virtex6l" ? "virtex6" : (C_FAMILY=="spartan6l" ? "spartan6" : (C_FAMILY=="aspartan6" ? "spartan6" : C_FAMILY)))));\n                                                                                                                         ^~\n                ... Use "/* verilator lint_off WIDTH */" and lint_on around source to disable this message.\n%Warning-WIDTH: data/full_repos/permissive/439571955/verilog/Xilinx/14.7/ISE_DS/ISE/verilog/src/XilinxCoreLib/BLK_MEM_GEN_V6_1_xst.v:201: Operator EQ expects 72 bits on the LHS, but LHS\'s VARREF \'C_FAMILY\' generates 56 bits.\n                                                                                                                                        : ... In instance BLK_MEM_GEN_V6_1_xst\n    localparam C_FAMILY_LOCALPARAM =      (C_FAMILY=="virtex7" ? "virtex6" : (C_FAMILY=="kintex7" ? "virtex6" : (C_FAMILY=="virtex6l" ? "virtex6" : (C_FAMILY=="spartan6l" ? "spartan6" : (C_FAMILY=="aspartan6" ? "spartan6" : C_FAMILY)))));\n                                                                                                                                                             ^~\n%Warning-WIDTH: data/full_repos/permissive/439571955/verilog/Xilinx/14.7/ISE_DS/ISE/verilog/src/XilinxCoreLib/BLK_MEM_GEN_V6_1_xst.v:201: Operator EQ expects 72 bits on the LHS, but LHS\'s VARREF \'C_FAMILY\' generates 56 bits.\n                                                                                                                                        : ... In instance BLK_MEM_GEN_V6_1_xst\n    localparam C_FAMILY_LOCALPARAM =      (C_FAMILY=="virtex7" ? "virtex6" : (C_FAMILY=="kintex7" ? "virtex6" : (C_FAMILY=="virtex6l" ? "virtex6" : (C_FAMILY=="spartan6l" ? "spartan6" : (C_FAMILY=="aspartan6" ? "spartan6" : C_FAMILY)))));\n                                                                                                                                                                                                   ^~\n%Warning-WIDTH: data/full_repos/permissive/439571955/verilog/Xilinx/14.7/ISE_DS/ISE/verilog/src/XilinxCoreLib/BLK_MEM_GEN_V6_1_xst.v:201: Operator COND expects 64 bits on the Conditional False, but Conditional False\'s VARREF \'C_FAMILY\' generates 56 bits.\n                                                                                                                                        : ... In instance BLK_MEM_GEN_V6_1_xst\n    localparam C_FAMILY_LOCALPARAM =      (C_FAMILY=="virtex7" ? "virtex6" : (C_FAMILY=="kintex7" ? "virtex6" : (C_FAMILY=="virtex6l" ? "virtex6" : (C_FAMILY=="spartan6l" ? "spartan6" : (C_FAMILY=="aspartan6" ? "spartan6" : C_FAMILY)))));\n                                                                                                                                                                                                                 ^\n%Error: data/full_repos/permissive/439571955/verilog/Xilinx/14.7/ISE_DS/ISE/verilog/src/XilinxCoreLib/BLK_MEM_GEN_V6_1_xst.v:204: Cannot find file containing module: \'BLK_MEM_GEN_V6_1\'\n  BLK_MEM_GEN_V6_1\n  ^~~~~~~~~~~~~~~~\n        ... Looked in:\n             data/full_repos/permissive/439571955/verilog/Xilinx/14.7/ISE_DS/ISE/verilog/src/XilinxCoreLib,data/full_repos/permissive/439571955/BLK_MEM_GEN_V6_1\n             data/full_repos/permissive/439571955/verilog/Xilinx/14.7/ISE_DS/ISE/verilog/src/XilinxCoreLib,data/full_repos/permissive/439571955/BLK_MEM_GEN_V6_1.v\n             data/full_repos/permissive/439571955/verilog/Xilinx/14.7/ISE_DS/ISE/verilog/src/XilinxCoreLib,data/full_repos/permissive/439571955/BLK_MEM_GEN_V6_1.sv\n             BLK_MEM_GEN_V6_1\n             BLK_MEM_GEN_V6_1.v\n             BLK_MEM_GEN_V6_1.sv\n             obj_dir/BLK_MEM_GEN_V6_1\n             obj_dir/BLK_MEM_GEN_V6_1.v\n             obj_dir/BLK_MEM_GEN_V6_1.sv\n%Error: Exiting due to 1 error(s), 4 warning(s)\n'
module BLK_MEM_GEN_V6_1_xst
  #(parameter C_FAMILY                  = "virtex5",
    parameter C_XDEVICEFAMILY           = "virtex5",
    parameter C_ELABORATION_DIR         = "",
    parameter C_INTERFACE_TYPE          = 0,
    parameter C_AXI_TYPE                = 0,
    parameter C_AXI_SLAVE_TYPE          = 0,
    parameter C_HAS_AXI_ID              = 0,
    parameter C_AXI_ID_WIDTH            = 4,
    parameter C_MEM_TYPE                = 2,
    parameter C_BYTE_SIZE               = 9,
    parameter C_ALGORITHM               = 1,
    parameter C_PRIM_TYPE               = 3,
    parameter C_LOAD_INIT_FILE          = 0,
    parameter C_INIT_FILE_NAME          = "",
    parameter C_USE_DEFAULT_DATA        = 0,
    parameter C_DEFAULT_DATA            = "0",
    parameter C_RST_TYPE                = "SYNC",
    parameter C_HAS_RSTA                = 0,
    parameter C_RST_PRIORITY_A          = "CE",
    parameter C_RSTRAM_A                = 0,
    parameter C_INITA_VAL              = "0",
    parameter C_HAS_ENA                 = 1,
    parameter C_HAS_REGCEA              = 0,
    parameter C_USE_BYTE_WEA            = 0,
    parameter C_WEA_WIDTH               = 1,
    parameter C_WRITE_MODE_A            = "WRITE_FIRST",
    parameter C_WRITE_WIDTH_A           = 32,
    parameter C_READ_WIDTH_A            = 32,
    parameter C_WRITE_DEPTH_A           = 64,
    parameter C_READ_DEPTH_A            = 64,
    parameter C_ADDRA_WIDTH             = 5,
    parameter C_HAS_RSTB                = 0,
    parameter C_RST_PRIORITY_B          = "CE",
    parameter C_RSTRAM_B                = 0,
    parameter C_INITB_VAL              = "0",
    parameter C_HAS_ENB                 = 1,
    parameter C_HAS_REGCEB              = 0,
    parameter C_USE_BYTE_WEB            = 0,
    parameter C_WEB_WIDTH               = 1,
    parameter C_WRITE_MODE_B            = "WRITE_FIRST",
    parameter C_WRITE_WIDTH_B           = 32,
    parameter C_READ_WIDTH_B            = 32,
    parameter C_WRITE_DEPTH_B           = 64,
    parameter C_READ_DEPTH_B            = 64,
    parameter C_ADDRB_WIDTH             = 5,
    parameter C_HAS_MEM_OUTPUT_REGS_A   = 0,
    parameter C_HAS_MEM_OUTPUT_REGS_B   = 0,
    parameter C_HAS_MUX_OUTPUT_REGS_A   = 0,
    parameter C_HAS_MUX_OUTPUT_REGS_B   = 0,
    parameter C_HAS_SOFTECC_INPUT_REGS_A = 0,
    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,
    parameter C_MUX_PIPELINE_STAGES     = 0,
    parameter C_USE_SOFTECC             = 0,
    parameter C_USE_ECC                 = 0,
    parameter C_HAS_INJECTERR           = 0,
    parameter C_SIM_COLLISION_CHECK     = "NONE",
    parameter C_COMMON_CLK              = 1,
    parameter C_DISABLE_WARN_BHV_COLL   = 0,
    parameter C_DISABLE_WARN_BHV_RANGE  = 0
)
  (input                       CLKA,
   input                       RSTA,
   input                       ENA,
   input                       REGCEA,
   input [C_WEA_WIDTH-1:0]     WEA,
   input [C_ADDRA_WIDTH-1:0]   ADDRA,
   input [C_WRITE_WIDTH_A-1:0] DINA,
   output [C_READ_WIDTH_A-1:0] DOUTA,
   input                       CLKB,
   input                       RSTB,
   input                       ENB,
   input                       REGCEB,
   input [C_WEB_WIDTH-1:0]     WEB,
   input [C_ADDRB_WIDTH-1:0]   ADDRB,
   input [C_WRITE_WIDTH_B-1:0] DINB,
   output [C_READ_WIDTH_B-1:0] DOUTB,
   input                       INJECTSBITERR,
   input                       INJECTDBITERR,
   output                      SBITERR,
   output                      DBITERR,
   output [C_ADDRB_WIDTH-1:0]  RDADDRECC,




  input                         S_ACLK,
  input                         S_ARESETN,


  input  [C_AXI_ID_WIDTH-1:0]   S_AXI_AWID,
  input  [31:0]                 S_AXI_AWADDR,
  input  [7:0]                  S_AXI_AWLEN,
  input  [2:0]                  S_AXI_AWSIZE,
  input  [1:0]                  S_AXI_AWBURST,
  input                         S_AXI_AWVALID,
  output                        S_AXI_AWREADY,
  input  [C_WRITE_WIDTH_A-1:0]  S_AXI_WDATA,
  input  [C_WEA_WIDTH-1:0]      S_AXI_WSTRB,
  input                         S_AXI_WLAST,
  input                         S_AXI_WVALID,
  output                        S_AXI_WREADY,
  output [C_AXI_ID_WIDTH-1:0]   S_AXI_BID,
  output [1:0]                  S_AXI_BRESP,
  output                        S_AXI_BVALID,
  input                         S_AXI_BREADY,


  input  [C_AXI_ID_WIDTH-1:0]   S_AXI_ARID,
  input  [31:0]                 S_AXI_ARADDR,
  input  [7:0]                  S_AXI_ARLEN,
  input  [2:0]                  S_AXI_ARSIZE,
  input  [1:0]                  S_AXI_ARBURST,
  input                         S_AXI_ARVALID,
  output                        S_AXI_ARREADY,
  output [C_AXI_ID_WIDTH-1:0]   S_AXI_RID,
  output [C_WRITE_WIDTH_B-1:0]  S_AXI_RDATA,
  output [1:0]                  S_AXI_RRESP,
  output                        S_AXI_RLAST,
  output                        S_AXI_RVALID,
  input                         S_AXI_RREADY,


  input                         S_AXI_INJECTSBITERR,
  input                         S_AXI_INJECTDBITERR,
  output                        S_AXI_SBITERR,
  output                        S_AXI_DBITERR,
  output [C_ADDRB_WIDTH-1:0]    S_AXI_RDADDRECC 

);








    localparam C_FAMILY_LOCALPARAM =      (C_FAMILY=="virtex7" ? "virtex6" : (C_FAMILY=="kintex7" ? "virtex6" : (C_FAMILY=="virtex6l" ? "virtex6" : (C_FAMILY=="spartan6l" ? "spartan6" : (C_FAMILY=="aspartan6" ? "spartan6" : C_FAMILY)))));
  

  BLK_MEM_GEN_V6_1
  #(
    .C_CORENAME                ("blk_mem_gen_v6_1"),


    .C_FAMILY                  (C_FAMILY_LOCALPARAM),
    .C_XDEVICEFAMILY           (C_XDEVICEFAMILY),
    .C_INTERFACE_TYPE          (C_INTERFACE_TYPE),
    .C_AXI_TYPE                (C_AXI_TYPE),
    .C_AXI_SLAVE_TYPE          (C_AXI_SLAVE_TYPE),
    .C_HAS_AXI_ID              (C_HAS_AXI_ID),
    .C_AXI_ID_WIDTH            (C_AXI_ID_WIDTH),
    .C_MEM_TYPE                (C_MEM_TYPE),
    .C_BYTE_SIZE               (C_BYTE_SIZE),
    .C_ALGORITHM               (C_ALGORITHM),
    .C_PRIM_TYPE               (C_PRIM_TYPE),
    .C_LOAD_INIT_FILE          (C_LOAD_INIT_FILE),
    .C_INIT_FILE_NAME          (C_INIT_FILE_NAME),
    .C_USE_DEFAULT_DATA        (C_USE_DEFAULT_DATA),
    .C_DEFAULT_DATA            (C_DEFAULT_DATA),
    .C_RST_TYPE                (C_RST_TYPE),
    .C_HAS_RSTA                (C_HAS_RSTA),
    .C_RST_PRIORITY_A          (C_RST_PRIORITY_A),
    .C_RSTRAM_A                (C_RSTRAM_A),
    .C_INITA_VAL               (C_INITA_VAL),
    .C_HAS_ENA                 (C_HAS_ENA),
    .C_HAS_REGCEA              (C_HAS_REGCEA),
    .C_USE_BYTE_WEA            (C_USE_BYTE_WEA),
    .C_WEA_WIDTH               (C_WEA_WIDTH),
    .C_WRITE_MODE_A            (C_WRITE_MODE_A),
    .C_WRITE_WIDTH_A           (C_WRITE_WIDTH_A),
    .C_READ_WIDTH_A            (C_READ_WIDTH_A),
    .C_WRITE_DEPTH_A           (C_WRITE_DEPTH_A),
    .C_READ_DEPTH_A            (C_READ_DEPTH_A),
    .C_ADDRA_WIDTH             (C_ADDRA_WIDTH),
    .C_HAS_RSTB                (C_HAS_RSTB),
    .C_RST_PRIORITY_B          (C_RST_PRIORITY_B),
    .C_RSTRAM_B                (C_RSTRAM_B),
    .C_INITB_VAL               (C_INITB_VAL),
    .C_HAS_ENB                 (C_HAS_ENB),
    .C_HAS_REGCEB              (C_HAS_REGCEB),
    .C_USE_BYTE_WEB            (C_USE_BYTE_WEB),
    .C_WEB_WIDTH               (C_WEB_WIDTH),
    .C_WRITE_MODE_B            (C_WRITE_MODE_B),
    .C_WRITE_WIDTH_B           (C_WRITE_WIDTH_B),
    .C_READ_WIDTH_B            (C_READ_WIDTH_B),
    .C_WRITE_DEPTH_B           (C_WRITE_DEPTH_B),
    .C_READ_DEPTH_B            (C_READ_DEPTH_B),
    .C_ADDRB_WIDTH             (C_ADDRB_WIDTH),
    .C_HAS_MEM_OUTPUT_REGS_A   (C_HAS_MEM_OUTPUT_REGS_A),
    .C_HAS_MEM_OUTPUT_REGS_B   (C_HAS_MEM_OUTPUT_REGS_B),
    .C_HAS_MUX_OUTPUT_REGS_A   (C_HAS_MUX_OUTPUT_REGS_A),
    .C_HAS_MUX_OUTPUT_REGS_B   (C_HAS_MUX_OUTPUT_REGS_B),
    .C_HAS_SOFTECC_INPUT_REGS_A   (C_HAS_SOFTECC_INPUT_REGS_A),
    .C_HAS_SOFTECC_OUTPUT_REGS_B  (C_HAS_SOFTECC_OUTPUT_REGS_B),
    .C_MUX_PIPELINE_STAGES     (C_MUX_PIPELINE_STAGES),
    .C_USE_SOFTECC             (C_USE_SOFTECC),
    .C_USE_ECC                 (C_USE_ECC),
    .C_HAS_INJECTERR           (C_HAS_INJECTERR),
    .C_SIM_COLLISION_CHECK     (C_SIM_COLLISION_CHECK),
    .C_COMMON_CLK              (C_COMMON_CLK),
    .C_DISABLE_WARN_BHV_COLL   (C_DISABLE_WARN_BHV_COLL),
    .C_DISABLE_WARN_BHV_RANGE  (C_DISABLE_WARN_BHV_RANGE)
    ) blk_mem_gen_v6_1_dut (
    .CLKA          (CLKA),
    .RSTA          (RSTA),
    .ENA           (ENA),
    .REGCEA        (REGCEA),
    .WEA           (WEA),
    .ADDRA         (ADDRA),
    .DINA          (DINA),
    .DOUTA         (DOUTA),
    .CLKB          (CLKB),
    .RSTB          (RSTB),
    .ENB           (ENB),
    .REGCEB        (REGCEB),
    .WEB           (WEB),
    .ADDRB         (ADDRB),
    .DINB          (DINB),
    .DOUTB         (DOUTB),
    .INJECTSBITERR (INJECTSBITERR),
    .INJECTDBITERR (INJECTDBITERR),
    .SBITERR       (SBITERR),
    .DBITERR       (DBITERR),
    .RDADDRECC     (RDADDRECC),
    .S_ACLK        (S_ACLK),
    .S_ARESETN           (S_ARESETN),
    .S_AXI_AWID          (S_AXI_AWID),
    .S_AXI_AWADDR        (S_AXI_AWADDR),
    .S_AXI_AWLEN         (S_AXI_AWLEN),
    .S_AXI_AWSIZE        (S_AXI_AWSIZE),
    .S_AXI_AWBURST (S_AXI_AWBURST),
    .S_AXI_AWVALID (S_AXI_AWVALID),
    .S_AXI_AWREADY (S_AXI_AWREADY),
    .S_AXI_WDATA   (S_AXI_WDATA),
    .S_AXI_WSTRB   (S_AXI_WSTRB),
    .S_AXI_WLAST   (S_AXI_WLAST),
    .S_AXI_WVALID  (S_AXI_WVALID),
    .S_AXI_WREADY  (S_AXI_WREADY),
    .S_AXI_BID     (S_AXI_BID),
    .S_AXI_BRESP   (S_AXI_BRESP),
    .S_AXI_BVALID  (S_AXI_BVALID),
    .S_AXI_BREADY  (S_AXI_BREADY),
    .S_AXI_ARID    (S_AXI_ARID),
    .S_AXI_ARADDR  (S_AXI_ARADDR),
    .S_AXI_ARLEN   (S_AXI_ARLEN),
    .S_AXI_ARSIZE  (S_AXI_ARSIZE),
    .S_AXI_ARBURST (S_AXI_ARBURST),
    .S_AXI_ARVALID (S_AXI_ARVALID),
    .S_AXI_ARREADY (S_AXI_ARREADY),
    .S_AXI_RID     (S_AXI_RID),
    .S_AXI_RDATA   (S_AXI_RDATA),
    .S_AXI_RRESP         (S_AXI_RRESP),
    .S_AXI_RLAST         (S_AXI_RLAST),
    .S_AXI_RVALID        (S_AXI_RVALID),
    .S_AXI_RREADY        (S_AXI_RREADY),
    .S_AXI_INJECTSBITERR (S_AXI_INJECTSBITERR),
    .S_AXI_INJECTDBITERR (S_AXI_INJECTDBITERR),
    .S_AXI_SBITERR       (S_AXI_SBITERR),
    .S_AXI_DBITERR(S_AXI_DBITERR),
    .S_AXI_RDADDRECC(S_AXI_RDADDRECC)

);

endmodule
module BLK_MEM_GEN_V6_1_xst
  #(parameter C_FAMILY                  = "virtex5",
    parameter C_XDEVICEFAMILY           = "virtex5",
    parameter C_ELABORATION_DIR         = "",
    parameter C_INTERFACE_TYPE          = 0,
    parameter C_AXI_TYPE                = 0,
    parameter C_AXI_SLAVE_TYPE          = 0,
    parameter C_HAS_AXI_ID              = 0,
    parameter C_AXI_ID_WIDTH            = 4,
    parameter C_MEM_TYPE                = 2,
    parameter C_BYTE_SIZE               = 9,
    parameter C_ALGORITHM               = 1,
    parameter C_PRIM_TYPE               = 3,
    parameter C_LOAD_INIT_FILE          = 0,
    parameter C_INIT_FILE_NAME          = "",
    parameter C_USE_DEFAULT_DATA        = 0,
    parameter C_DEFAULT_DATA            = "0",
    parameter C_RST_TYPE                = "SYNC",
    parameter C_HAS_RSTA                = 0,
    parameter C_RST_PRIORITY_A          = "CE",
    parameter C_RSTRAM_A                = 0,
    parameter C_INITA_VAL              = "0",
    parameter C_HAS_ENA                 = 1,
    parameter C_HAS_REGCEA              = 0,
    parameter C_USE_BYTE_WEA            = 0,
    parameter C_WEA_WIDTH               = 1,
    parameter C_WRITE_MODE_A            = "WRITE_FIRST",
    parameter C_WRITE_WIDTH_A           = 32,
    parameter C_READ_WIDTH_A            = 32,
    parameter C_WRITE_DEPTH_A           = 64,
    parameter C_READ_DEPTH_A            = 64,
    parameter C_ADDRA_WIDTH             = 5,
    parameter C_HAS_RSTB                = 0,
    parameter C_RST_PRIORITY_B          = "CE",
    parameter C_RSTRAM_B                = 0,
    parameter C_INITB_VAL              = "0",
    parameter C_HAS_ENB                 = 1,
    parameter C_HAS_REGCEB              = 0,
    parameter C_USE_BYTE_WEB            = 0,
    parameter C_WEB_WIDTH               = 1,
    parameter C_WRITE_MODE_B            = "WRITE_FIRST",
    parameter C_WRITE_WIDTH_B           = 32,
    parameter C_READ_WIDTH_B            = 32,
    parameter C_WRITE_DEPTH_B           = 64,
    parameter C_READ_DEPTH_B            = 64,
    parameter C_ADDRB_WIDTH             = 5,
    parameter C_HAS_MEM_OUTPUT_REGS_A   = 0,
    parameter C_HAS_MEM_OUTPUT_REGS_B   = 0,
    parameter C_HAS_MUX_OUTPUT_REGS_A   = 0,
    parameter C_HAS_MUX_OUTPUT_REGS_B   = 0,
    parameter C_HAS_SOFTECC_INPUT_REGS_A = 0,
    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,
    parameter C_MUX_PIPELINE_STAGES     = 0,
    parameter C_USE_SOFTECC             = 0,
    parameter C_USE_ECC                 = 0,
    parameter C_HAS_INJECTERR           = 0,
    parameter C_SIM_COLLISION_CHECK     = "NONE",
    parameter C_COMMON_CLK              = 1,
    parameter C_DISABLE_WARN_BHV_COLL   = 0,
    parameter C_DISABLE_WARN_BHV_RANGE  = 0
)
  (input                       CLKA,
   input                       RSTA,
   input                       ENA,
   input                       REGCEA,
   input [C_WEA_WIDTH-1:0]     WEA,
   input [C_ADDRA_WIDTH-1:0]   ADDRA,
   input [C_WRITE_WIDTH_A-1:0] DINA,
   output [C_READ_WIDTH_A-1:0] DOUTA,
   input                       CLKB,
   input                       RSTB,
   input                       ENB,
   input                       REGCEB,
   input [C_WEB_WIDTH-1:0]     WEB,
   input [C_ADDRB_WIDTH-1:0]   ADDRB,
   input [C_WRITE_WIDTH_B-1:0] DINB,
   output [C_READ_WIDTH_B-1:0] DOUTB,
   input                       INJECTSBITERR,
   input                       INJECTDBITERR,
   output                      SBITERR,
   output                      DBITERR,
   output [C_ADDRB_WIDTH-1:0]  RDADDRECC,




  input                         S_ACLK,
  input                         S_ARESETN,


  input  [C_AXI_ID_WIDTH-1:0]   S_AXI_AWID,
  input  [31:0]                 S_AXI_AWADDR,
  input  [7:0]                  S_AXI_AWLEN,
  input  [2:0]                  S_AXI_AWSIZE,
  input  [1:0]                  S_AXI_AWBURST,
  input                         S_AXI_AWVALID,
  output                        S_AXI_AWREADY,
  input  [C_WRITE_WIDTH_A-1:0]  S_AXI_WDATA,
  input  [C_WEA_WIDTH-1:0]      S_AXI_WSTRB,
  input                         S_AXI_WLAST,
  input                         S_AXI_WVALID,
  output                        S_AXI_WREADY,
  output [C_AXI_ID_WIDTH-1:0]   S_AXI_BID,
  output [1:0]                  S_AXI_BRESP,
  output                        S_AXI_BVALID,
  input                         S_AXI_BREADY,


  input  [C_AXI_ID_WIDTH-1:0]   S_AXI_ARID,
  input  [31:0]                 S_AXI_ARADDR,
  input  [7:0]                  S_AXI_ARLEN,
  input  [2:0]                  S_AXI_ARSIZE,
  input  [1:0]                  S_AXI_ARBURST,
  input                         S_AXI_ARVALID,
  output                        S_AXI_ARREADY,
  output [C_AXI_ID_WIDTH-1:0]   S_AXI_RID,
  output [C_WRITE_WIDTH_B-1:0]  S_AXI_RDATA,
  output [1:0]                  S_AXI_RRESP,
  output                        S_AXI_RLAST,
  output                        S_AXI_RVALID,
  input                         S_AXI_RREADY,


  input                         S_AXI_INJECTSBITERR,
  input                         S_AXI_INJECTDBITERR,
  output                        S_AXI_SBITERR,
  output                        S_AXI_DBITERR,
  output [C_ADDRB_WIDTH-1:0]    S_AXI_RDADDRECC 

);









    localparam C_FAMILY_LOCALPARAM =      (C_FAMILY=="virtex7" ? "virtex6" : (C_FAMILY=="kintex7" ? "virtex6" : (C_FAMILY=="virtex6l" ? "virtex6" : (C_FAMILY=="spartan6l" ? "spartan6" : (C_FAMILY=="aspartan6" ? "spartan6" : C_FAMILY)))));
  

  BLK_MEM_GEN_V6_1
  #(
    .C_CORENAME                ("blk_mem_gen_v6_1"),


    .C_FAMILY                  (C_FAMILY_LOCALPARAM),
    .C_XDEVICEFAMILY           (C_XDEVICEFAMILY),
    .C_INTERFACE_TYPE          (C_INTERFACE_TYPE),
    .C_AXI_TYPE                (C_AXI_TYPE),
    .C_AXI_SLAVE_TYPE          (C_AXI_SLAVE_TYPE),
    .C_HAS_AXI_ID              (C_HAS_AXI_ID),
    .C_AXI_ID_WIDTH            (C_AXI_ID_WIDTH),
    .C_MEM_TYPE                (C_MEM_TYPE),
    .C_BYTE_SIZE               (C_BYTE_SIZE),
    .C_ALGORITHM               (C_ALGORITHM),
    .C_PRIM_TYPE               (C_PRIM_TYPE),
    .C_LOAD_INIT_FILE          (C_LOAD_INIT_FILE),
    .C_INIT_FILE_NAME          (C_INIT_FILE_NAME),
    .C_USE_DEFAULT_DATA        (C_USE_DEFAULT_DATA),
    .C_DEFAULT_DATA            (C_DEFAULT_DATA),
    .C_RST_TYPE                (C_RST_TYPE),
    .C_HAS_RSTA                (C_HAS_RSTA),
    .C_RST_PRIORITY_A          (C_RST_PRIORITY_A),
    .C_RSTRAM_A                (C_RSTRAM_A),
    .C_INITA_VAL               (C_INITA_VAL),
    .C_HAS_ENA                 (C_HAS_ENA),
    .C_HAS_REGCEA              (C_HAS_REGCEA),
    .C_USE_BYTE_WEA            (C_USE_BYTE_WEA),
    .C_WEA_WIDTH               (C_WEA_WIDTH),
    .C_WRITE_MODE_A            (C_WRITE_MODE_A),
    .C_WRITE_WIDTH_A           (C_WRITE_WIDTH_A),
    .C_READ_WIDTH_A            (C_READ_WIDTH_A),
    .C_WRITE_DEPTH_A           (C_WRITE_DEPTH_A),
    .C_READ_DEPTH_A            (C_READ_DEPTH_A),
    .C_ADDRA_WIDTH             (C_ADDRA_WIDTH),
    .C_HAS_RSTB                (C_HAS_RSTB),
    .C_RST_PRIORITY_B          (C_RST_PRIORITY_B),
    .C_RSTRAM_B                (C_RSTRAM_B),
    .C_INITB_VAL               (C_INITB_VAL),
    .C_HAS_ENB                 (C_HAS_ENB),
    .C_HAS_REGCEB              (C_HAS_REGCEB),
    .C_USE_BYTE_WEB            (C_USE_BYTE_WEB),
    .C_WEB_WIDTH               (C_WEB_WIDTH),
    .C_WRITE_MODE_B            (C_WRITE_MODE_B),
    .C_WRITE_WIDTH_B           (C_WRITE_WIDTH_B),
    .C_READ_WIDTH_B            (C_READ_WIDTH_B),
    .C_WRITE_DEPTH_B           (C_WRITE_DEPTH_B),
    .C_READ_DEPTH_B            (C_READ_DEPTH_B),
    .C_ADDRB_WIDTH             (C_ADDRB_WIDTH),
    .C_HAS_MEM_OUTPUT_REGS_A   (C_HAS_MEM_OUTPUT_REGS_A),
    .C_HAS_MEM_OUTPUT_REGS_B   (C_HAS_MEM_OUTPUT_REGS_B),
    .C_HAS_MUX_OUTPUT_REGS_A   (C_HAS_MUX_OUTPUT_REGS_A),
    .C_HAS_MUX_OUTPUT_REGS_B   (C_HAS_MUX_OUTPUT_REGS_B),
    .C_HAS_SOFTECC_INPUT_REGS_A   (C_HAS_SOFTECC_INPUT_REGS_A),
    .C_HAS_SOFTECC_OUTPUT_REGS_B  (C_HAS_SOFTECC_OUTPUT_REGS_B),
    .C_MUX_PIPELINE_STAGES     (C_MUX_PIPELINE_STAGES),
    .C_USE_SOFTECC             (C_USE_SOFTECC),
    .C_USE_ECC                 (C_USE_ECC),
    .C_HAS_INJECTERR           (C_HAS_INJECTERR),
    .C_SIM_COLLISION_CHECK     (C_SIM_COLLISION_CHECK),
    .C_COMMON_CLK              (C_COMMON_CLK),
    .C_DISABLE_WARN_BHV_COLL   (C_DISABLE_WARN_BHV_COLL),
    .C_DISABLE_WARN_BHV_RANGE  (C_DISABLE_WARN_BHV_RANGE)
    ) blk_mem_gen_v6_1_dut (
    .CLKA          (CLKA),
    .RSTA          (RSTA),
    .ENA           (ENA),
    .REGCEA        (REGCEA),
    .WEA           (WEA),
    .ADDRA         (ADDRA),
    .DINA          (DINA),
    .DOUTA         (DOUTA),
    .CLKB          (CLKB),
    .RSTB          (RSTB),
    .ENB           (ENB),
    .REGCEB        (REGCEB),
    .WEB           (WEB),
    .ADDRB         (ADDRB),
    .DINB          (DINB),
    .DOUTB         (DOUTB),
    .INJECTSBITERR (INJECTSBITERR),
    .INJECTDBITERR (INJECTDBITERR),
    .SBITERR       (SBITERR),
    .DBITERR       (DBITERR),
    .RDADDRECC     (RDADDRECC),
    .S_ACLK        (S_ACLK),
    .S_ARESETN           (S_ARESETN),
    .S_AXI_AWID          (S_AXI_AWID),
    .S_AXI_AWADDR        (S_AXI_AWADDR),
    .S_AXI_AWLEN         (S_AXI_AWLEN),
    .S_AXI_AWSIZE        (S_AXI_AWSIZE),
    .S_AXI_AWBURST (S_AXI_AWBURST),
    .S_AXI_AWVALID (S_AXI_AWVALID),
    .S_AXI_AWREADY (S_AXI_AWREADY),
    .S_AXI_WDATA   (S_AXI_WDATA),
    .S_AXI_WSTRB   (S_AXI_WSTRB),
    .S_AXI_WLAST   (S_AXI_WLAST),
    .S_AXI_WVALID  (S_AXI_WVALID),
    .S_AXI_WREADY  (S_AXI_WREADY),
    .S_AXI_BID     (S_AXI_BID),
    .S_AXI_BRESP   (S_AXI_BRESP),
    .S_AXI_BVALID  (S_AXI_BVALID),
    .S_AXI_BREADY  (S_AXI_BREADY),
    .S_AXI_ARID    (S_AXI_ARID),
    .S_AXI_ARADDR  (S_AXI_ARADDR),
    .S_AXI_ARLEN   (S_AXI_ARLEN),
    .S_AXI_ARSIZE  (S_AXI_ARSIZE),
    .S_AXI_ARBURST (S_AXI_ARBURST),
    .S_AXI_ARVALID (S_AXI_ARVALID),
    .S_AXI_ARREADY (S_AXI_ARREADY),
    .S_AXI_RID     (S_AXI_RID),
    .S_AXI_RDATA   (S_AXI_RDATA),
    .S_AXI_RRESP         (S_AXI_RRESP),
    .S_AXI_RLAST         (S_AXI_RLAST),
    .S_AXI_RVALID        (S_AXI_RVALID),
    .S_AXI_RREADY        (S_AXI_RREADY),
    .S_AXI_INJECTSBITERR (S_AXI_INJECTSBITERR),
    .S_AXI_INJECTDBITERR (S_AXI_INJECTDBITERR),
    .S_AXI_SBITERR       (S_AXI_SBITERR),
    .S_AXI_DBITERR(S_AXI_DBITERR),
    .S_AXI_RDADDRECC(S_AXI_RDADDRECC)

);

endmodule