data/full_repos/permissive/441359809/src/yosys/tests/sva/basic05.sv
1: b"%Error: data/full_repos/permissive/441359809/src/yosys/tests/sva/basic05.sv:17: syntax error, unexpected |=>, expecting ')'\n a_wr: assert property ( @(posedge clock) write |=> ready );\n                                                ^~~\n%Error: Exiting due to 1 error(s)\n"
module top (input logic clock, ctrl);
	logic read, write, ready;

	demo uut (
		.clock(clock),
		.ctrl(ctrl)
	);

	assign read = uut.read;
	assign write = uut.write;
	assign ready = uut.ready;

	a_rw: assert property ( @(posedge clock) !(read && write) );
`ifdef FAIL
	a_wr: assert property ( @(posedge clock) write |-> ready );
`else
	a_wr: assert property ( @(posedge clock) write |=> ready );
`endif
endmodule
module top (input logic clock, ctrl);

	logic read, write, ready;

	demo uut (
		.clock(clock),
		.ctrl(ctrl)
	);

	assign read = uut.read;
	assign write = uut.write;
	assign ready = uut.ready;

	a_rw: assert property ( @(posedge clock) !(read && write) );
`ifdef FAIL
	a_wr: assert property ( @(posedge clock) write |-> ready );
`else
	a_wr: assert property ( @(posedge clock) write |=> ready );
`endif
endmodule