data/full_repos/permissive/447976230/fpga/usrp2/control_lib/settings_bus_crossclock.v
1: b"%Error: data/full_repos/permissive/447976230/fpga/usrp2/control_lib/settings_bus_crossclock.v:31: Cannot find file containing module: 'fifo_xlnx_16x40_2clk'\n   fifo_xlnx_16x40_2clk settings_fifo\n   ^~~~~~~~~~~~~~~~~~~~\n        ... Looked in:\n             data/full_repos/permissive/447976230/fpga/usrp2/control_lib,data/full_repos/permissive/447976230/fifo_xlnx_16x40_2clk\n             data/full_repos/permissive/447976230/fpga/usrp2/control_lib,data/full_repos/permissive/447976230/fifo_xlnx_16x40_2clk.v\n             data/full_repos/permissive/447976230/fpga/usrp2/control_lib,data/full_repos/permissive/447976230/fifo_xlnx_16x40_2clk.sv\n             fifo_xlnx_16x40_2clk\n             fifo_xlnx_16x40_2clk.v\n             fifo_xlnx_16x40_2clk.sv\n             obj_dir/fifo_xlnx_16x40_2clk\n             obj_dir/fifo_xlnx_16x40_2clk.v\n             obj_dir/fifo_xlnx_16x40_2clk.sv\n%Error: Exiting due to 1 error(s)\n"
module settings_bus_crossclock
  #(parameter FLOW_CTRL=0)
  (input clk_i, input rst_i, input set_stb_i, input [7:0] set_addr_i, input [31:0] set_data_i,
   input clk_o, input rst_o, output set_stb_o, output [7:0] set_addr_o, output [31:0] set_data_o, input blocked);

   wire  full, empty;
   
   fifo_xlnx_16x40_2clk settings_fifo
     (.rst(rst_i),
      .wr_clk(clk_i), .din({set_addr_i,set_data_i}), .wr_en(set_stb_i & ~full), .full(full),
      .rd_clk(clk_o), .dout({set_addr_o,set_data_o}), .rd_en(set_stb_o), .empty(empty));

   assign set_stb_o = ~empty & (~blocked | ~FLOW_CTRL);

endmodule
module settings_bus_crossclock
  #(parameter FLOW_CTRL=0)
  (input clk_i, input rst_i, input set_stb_i, input [7:0] set_addr_i, input [31:0] set_data_i,
   input clk_o, input rst_o, output set_stb_o, output [7:0] set_addr_o, output [31:0] set_data_o, input blocked);


   wire  full, empty;
   
   fifo_xlnx_16x40_2clk settings_fifo
     (.rst(rst_i),
      .wr_clk(clk_i), .din({set_addr_i,set_data_i}), .wr_en(set_stb_i & ~full), .full(full),
      .rd_clk(clk_o), .dout({set_addr_o,set_data_o}), .rd_en(set_stb_o), .empty(empty));

   assign set_stb_o = ~empty & (~blocked | ~FLOW_CTRL);

endmodule