data/full_repos/permissive/150214807/lab6.v
 line:2: before: "["
1: b'%Warning-MULTITOP: data/full_repos/permissive/150214807/lab6.v:25: Multiple top level modules\n                                                                 : ... Suggest see manual; fix the duplicates, or use --top-module to select top.\n                   ... Use "/* verilator lint_off MULTITOP */" and lint_on around source to disable this message.\n                                                                 : ... Top module \'test_multidim\'\nmodule test_multidim(out,in);\n       ^~~~~~~~~~~~~\n                                                                 : ... Top module \'decoder5_32\'\nmodule decoder5_32(out,in);\n       ^~~~~~~~~~~\n%Warning-WIDTH: data/full_repos/permissive/150214807/lab6.v:28: Operator ADD expects 32 or 5 bits on the RHS, but RHS\'s SEL generates 1 bits.\n                                                              : ... In instance decoder5_32\n assign out[in[4]*16+in[3]*8+in[2]*4+in[1]*2+in[0]]=1\'b1;\n                                            ^\n%Error: Exiting due to 2 warning(s)\n'
module decoder5_32(out,in);
	output [31:0] out;
	input [4:0] in;
	assign out[in[4]*16+in[3]*8+in[2]*4+in[1]*2+in[0]]=1'b1;
endmodule
module decoder5_32(out,in);

	output [31:0] out;
	input [4:0] in;
	assign out[in[4]*16+in[3]*8+in[2]*4+in[1]*2+in[0]]=1'b1;
endmodule