data/full_repos/permissive/162696624/Traffic Light.v
 line:32: before: "["
1: b'%Error: Cannot find file containing module: data/full_repos/permissive/162696624/Traffic\n        ... Looked in:\n             data/full_repos/permissive/162696624,data/full_repos/permissive/162696624/data/full_repos/permissive/162696624/Traffic\n             data/full_repos/permissive/162696624,data/full_repos/permissive/162696624/data/full_repos/permissive/162696624/Traffic.v\n             data/full_repos/permissive/162696624,data/full_repos/permissive/162696624/data/full_repos/permissive/162696624/Traffic.sv\n             data/full_repos/permissive/162696624/Traffic\n             data/full_repos/permissive/162696624/Traffic.v\n             data/full_repos/permissive/162696624/Traffic.sv\n             obj_dir/data/full_repos/permissive/162696624/Traffic\n             obj_dir/data/full_repos/permissive/162696624/Traffic.v\n             obj_dir/data/full_repos/permissive/162696624/Traffic.sv\n%Error: Cannot find file containing module: Light.v\n%Error: Exiting due to 2 error(s)\n'
module blink (finishedb,AL,BL,e,PO,AT,BT,CLK,RST);
  input AT,BT,PO,CLK,RST;
  output AL,BL;
  output  e,finishedb;
  
  wire load;
  wire [7:0]Q;
  wire [7:0]K;
  wire Traffic;
  Moore_blink mb(AT,BT,finishedb,Traffic,AL,BL,CLK,RST);
  counter8 cnt125(8'b00000000, CLK, RST, load|PO, count, Q);
  counter8 cnt(8'b00000000, CLK, RST, (Traffic|(~AT&~BT))|PO, AT|BT, K);
  assign Traffic=K[0]&K[2];
  assign finishedb=Q[0]&~Q[1]&Q[2]&Q[3]&Q[4]&Q[5]&Q[6]&~Q[7];
  
  assign load=~(AL^BL);
  assign count=AL&~BL;
  assign e=~(AL^BL);
endmodule
module blink (finishedb,AL,BL,e,PO,AT,BT,CLK,RST);

  input AT,BT,PO,CLK,RST;
  output AL,BL;
  output  e,finishedb;
  
  wire load;
  wire [7:0]Q;
  wire [7:0]K;
  wire Traffic;
  Moore_blink mb(AT,BT,finishedb,Traffic,AL,BL,CLK,RST);
  counter8 cnt125(8'b00000000, CLK, RST, load|PO, count, Q);
  counter8 cnt(8'b00000000, CLK, RST, (Traffic|(~AT&~BT))|PO, AT|BT, K);
  assign Traffic=K[0]&K[2];
  assign finishedb=Q[0]&~Q[1]&Q[2]&Q[3]&Q[4]&Q[5]&Q[6]&~Q[7];
  
  assign load=~(AL^BL);
  assign count=AL&~BL;
  assign e=~(AL^BL);
endmodule