data/full_repos/permissive/146246005/Carry Select Adder/NonExhTB.v
[Errno 2] No such file or directory: 'preprocess.output'
1: b'%Error: Cannot find file containing module: Select\n        ... Looked in:\n             data/full_repos/permissive/146246005/Carry/Select\n             data/full_repos/permissive/146246005/Carry/Select.v\n             data/full_repos/permissive/146246005/Carry/Select.sv\n             Select\n             Select.v\n             Select.sv\n             obj_dir/Select\n             obj_dir/Select.v\n             obj_dir/Select.sv\n%Error: Cannot find file containing module: Adder,data/full_repos/permissive/146246005\n%Error: Cannot find file containing module: data/full_repos/permissive/146246005/Carry\n%Error: Cannot find file containing module: Adder/NonExhTB.v\n%Error: Exiting due to 4 error(s)\n'
module NonExhTB();
  reg [5:0] A, B;
  wire [5:0] sum;
  wire c6;
  reg  c0;

    Carry_Sel_Adder UUT(c6, sum, A, B, c0);
    initial
      $monitorb ("sum = %d  A = %d  B = %d  carryout = %d  carryin = ", sum, A, B, c6, c0);

    initial begin
      $vcdpluson;

    c0 = 1'b1; A = 6'b100000; B = 6'b100000;
$displayb("Testing if carryout=1 properly with carry-in = 1");

    #10 A = 6'b101001; B = 6'b001100;
$displayb("Testing if carryout=0 properly with carry-in = 1");

    #10 A = 6'b100110; B = 6'b011000;
$displayb("Testing if all bits go to 1 with carry-in = 1");

    #10 A = 6'b101010; B = 6'b010101;
$displayb("Testing if all bits go to 0 with carry-in = 1");
	

    #10 c0 = 1'b0; A = 6'b010101; B = 6'b101010;
$displayb("Testing if carryout=0 properly with carry-in = 0");

    #10 A = 6'b100000; B = 6'b100000;
$displayb("Testing if carryout=1 properly with carry-in = 0");

    #10 A = 6'b100110; B = 6'b011001;
$displayb("Testing if all bits go to 1 with carry-in = 0");

    #10 A = 6'b010110; B = 6'b101010;
$displayb("Testing if all bits go to 0 with carry-in = 0");

    #20 $finish;

    end

endmodule
module NonExhTB();

  reg [5:0] A, B;
  wire [5:0] sum;
  wire c6;
  reg  c0;

    Carry_Sel_Adder UUT(c6, sum, A, B, c0);
    initial
      $monitorb ("sum = %d  A = %d  B = %d  carryout = %d  carryin = ", sum, A, B, c6, c0);

    initial begin
      $vcdpluson;

    c0 = 1'b1; A = 6'b100000; B = 6'b100000;
$displayb("Testing if carryout=1 properly with carry-in = 1");

    #10 A = 6'b101001; B = 6'b001100;
$displayb("Testing if carryout=0 properly with carry-in = 1");

    #10 A = 6'b100110; B = 6'b011000;
$displayb("Testing if all bits go to 1 with carry-in = 1");

    #10 A = 6'b101010; B = 6'b010101;
$displayb("Testing if all bits go to 0 with carry-in = 1");
	

    #10 c0 = 1'b0; A = 6'b010101; B = 6'b101010;
$displayb("Testing if carryout=0 properly with carry-in = 0");

    #10 A = 6'b100000; B = 6'b100000;
$displayb("Testing if carryout=1 properly with carry-in = 0");

    #10 A = 6'b100110; B = 6'b011001;
$displayb("Testing if all bits go to 1 with carry-in = 0");

    #10 A = 6'b010110; B = 6'b101010;
$displayb("Testing if all bits go to 0 with carry-in = 0");

    #20 $finish;

    end

endmodule