data/full_repos/permissive/158984095/Homework1/CompresseHW/prob1_6.v
 line:46: before: ","
data/verilator_xmls/8da96748-135e-4ee3-b6b2-309749f85b24.xml
module FullAdder(
input in1,
input in2,
input cin,
output sum,
output cout
);
assign sum = (in1 ^ in2) ^ cin;
assign cout = (in1 & in2) | (cin & (in1 ^ in2));
endmodule
module FullAdder(
input in1,
input in2,
input cin,
output sum,
output cout
);

assign sum = (in1 ^ in2) ^ cin;
assign cout = (in1 & in2) | (cin & (in1 ^ in2));
endmodule