data/full_repos/permissive/169639758/ice40/regressions/issue0090/conn-crash.v
data/verilator_xmls/038270da-1661-4b24-a40f-d99e1359acc8.xml
module top(
	output sevenseg_segment7,
	output sevenseg_segment6,
	output sevenseg_segment5,
	output sevenseg_segment4,
	output sevenseg_segment3,
	output sevenseg_segment2,
	output sevenseg_segment1,
	output sevenseg_enable0,
	input clk12
);

wire sys_clk;
wire sys_rst;
wire por_clk;
reg int_rst = 1'd1;





reg dummy_s;
initial dummy_s <= 1'd0;


assign sevenseg_enable0 = 1'd1;
assign sevenseg_segment7 = 1'd1;
assign sevenseg_segment6 = 1'd1;
assign sevenseg_segment5 = 1'd1;
assign sevenseg_segment4 = 1'd1;
assign sevenseg_segment3 = 1'd1;
assign sevenseg_segment2 = 1'd1;
assign sevenseg_segment1 = 1'd1;
assign sys_clk = clk12;
assign por_clk = clk12;
assign sys_rst = int_rst;

always @(posedge por_clk) begin
	int_rst <= 1'd0;
end

endmodule
module top(
	output sevenseg_segment7,
	output sevenseg_segment6,
	output sevenseg_segment5,
	output sevenseg_segment4,
	output sevenseg_segment3,
	output sevenseg_segment2,
	output sevenseg_segment1,
	output sevenseg_enable0,
	input clk12
);


wire sys_clk;
wire sys_rst;
wire por_clk;
reg int_rst = 1'd1;





reg dummy_s;
initial dummy_s <= 1'd0;


assign sevenseg_enable0 = 1'd1;
assign sevenseg_segment7 = 1'd1;
assign sevenseg_segment6 = 1'd1;
assign sevenseg_segment5 = 1'd1;
assign sevenseg_segment4 = 1'd1;
assign sevenseg_segment3 = 1'd1;
assign sevenseg_segment2 = 1'd1;
assign sevenseg_segment1 = 1'd1;
assign sys_clk = clk12;
assign por_clk = clk12;
assign sys_rst = int_rst;

always @(posedge por_clk) begin
	int_rst <= 1'd0;
end

endmodule