data/full_repos/permissive/148324174/HDLBits/Circuits/Arithmetic.v
 line:26: before: "+"
1: b'%Warning-MODDUP: data/full_repos/permissive/148324174/HDLBits/Circuits/Arithmetic.v:10: Duplicate declaration of module: \'top_module\'\nmodule top_module( \n       ^~~~~~~~~~\n                 data/full_repos/permissive/148324174/HDLBits/Circuits/Arithmetic.v:2: ... Location of original declaration\nmodule top_module( \n       ^~~~~~~~~~\n                 ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.\n%Warning-MODDUP: data/full_repos/permissive/148324174/HDLBits/Circuits/Arithmetic.v:18: Duplicate declaration of module: \'top_module\'\nmodule top_module( \n       ^~~~~~~~~~\n                 data/full_repos/permissive/148324174/HDLBits/Circuits/Arithmetic.v:2: ... Location of original declaration\nmodule top_module( \n       ^~~~~~~~~~\n%Warning-MODDUP: data/full_repos/permissive/148324174/HDLBits/Circuits/Arithmetic.v:36: Duplicate declaration of module: \'top_module\'\nmodule top_module (\n       ^~~~~~~~~~\n                 data/full_repos/permissive/148324174/HDLBits/Circuits/Arithmetic.v:2: ... Location of original declaration\nmodule top_module( \n       ^~~~~~~~~~\n%Warning-MODDUP: data/full_repos/permissive/148324174/HDLBits/Circuits/Arithmetic.v:53: Duplicate declaration of module: \'top_module\'\nmodule top_module (\n       ^~~~~~~~~~\n                 data/full_repos/permissive/148324174/HDLBits/Circuits/Arithmetic.v:2: ... Location of original declaration\nmodule top_module( \n       ^~~~~~~~~~\n%Warning-MODDUP: data/full_repos/permissive/148324174/HDLBits/Circuits/Arithmetic.v:64: Duplicate declaration of module: \'top_module\'\nmodule top_module (\n       ^~~~~~~~~~\n                 data/full_repos/permissive/148324174/HDLBits/Circuits/Arithmetic.v:2: ... Location of original declaration\nmodule top_module( \n       ^~~~~~~~~~\n%Warning-MODDUP: data/full_repos/permissive/148324174/HDLBits/Circuits/Arithmetic.v:77: Duplicate declaration of module: \'top_module\'\nmodule top_module( \n       ^~~~~~~~~~\n                 data/full_repos/permissive/148324174/HDLBits/Circuits/Arithmetic.v:2: ... Location of original declaration\nmodule top_module( \n       ^~~~~~~~~~\n%Warning-MULTITOP: data/full_repos/permissive/148324174/HDLBits/Circuits/Arithmetic.v:31: Multiple top level modules\n                                                                                        : ... Suggest see manual; fix the duplicates, or use --top-module to select top.\n                                                                                        : ... Top module \'top_module\'\nmodule top_module( \n       ^~~~~~~~~~\n                                                                                        : ... Top module \'add1\'\nmodule add1 ( input a, input b, input cin,   output sum, output cout );\n       ^~~~\n%Error: Exiting due to 7 warning(s)\n'
module top_module( 
    input [15:0] a, b,
    input cin,
    output cout,
    output [15:0] sum );
    reg cout_temp[3:0];
    bcd_fadd U1(a[3:0], b[3:0], cin, cout_temp[0], sum[3:0]);
    genvar i;
    generate
        for (i=1; i<4; i++)begin:label

            bcd_fadd U_add(a[i*4 +: 4], b[i*4 +: 4], cout_temp[i-1], cout_temp[i], sum[i*4 +: 4]);
        end
    endgenerate
    assign cout = cout_temp[3];
endmodule
module top_module( 
    input [15:0] a, b,
    input cin,
    output cout,
    output [15:0] sum );

    reg cout_temp[3:0];
    bcd_fadd U1(a[3:0], b[3:0], cin, cout_temp[0], sum[3:0]);
    genvar i;
    generate
        for (i=1; i<4; i++)begin:label

            bcd_fadd U_add(a[i*4 +: 4], b[i*4 +: 4], cout_temp[i-1], cout_temp[i], sum[i*4 +: 4]);
        end
    endgenerate
    assign cout = cout_temp[3];
endmodule