How are logical addresses of instruction operands mapped to physical addresses?
Usually instructions are moved from RAM or from external memory to the processor’s instruction cache. Then the only address mapping is mapping a logical address to a cache line containing the instructions. 

Most instructions are completely contained within one cache line, on processors with fixed instruction size each instruction is contained within one cache line. On processors with variable instruction length like intel processors the instruction decoder will read two cache lines if needed.