In a single cycle datapath, do 'decode' and 'operand fetch' occur simultaneously?
Figured it out. The control unit and register file are accessed one after the other. So the total delay would be 160ps.