How can I calculate the effective bandwidth of a memory system?
An N-bit wide data bus can transfer N bits in one clock cycle, after a latency of d clock cycles (or t seconds).

I think the above sentence has everything you'd need to solve this problem.