VHDL fixed point implementation of IIR filter
Filter output has to be divided by the first term of denominator.
In this case, division by 16384 can be effectively done by logical shift 14 bits to the right.