concatenate inputs in verilog
wire [15:0] joined;
assign joined = {AS_1, AS_2};


That creates a wire which always has the joined value.

The braces can be used in most places to concatenate values like this.