How to get signal dependencies from RTL verilog?
Static Formal tools are great at this. They have the ability to trace paths and validate assertions you make about them. There is a special segment of formal tools called connectivity checkers just for checking proper interconnect of the blocks that make up your SoC designs.