Ferrite bead isolation for FPGA core voltage
This is mainly because to keep the voltage-drop from the transient current below the acceptable voltage noise threshold, the impedance of the PDN must be below a certain level, the target impedance. If you use the Ferrite bead there will be mismatch in the target impedance of the particular power rail of the FPGA.