Getting rid of latches in VHDL
I believe your synthesizer is telling you that you only need a 2 bit tick_counter since you made DB_CLOCKS 3 in this case.  It isn't creating latches, it is trimming FF/Latches (in this case FF).