Verilog: Data Transfer using inout ports
Since you are 'observing' high impedance, I take it this a simulation and not a real circuit.  

In these cases, place a pullup on both sda and scl in your testbench (which presumably connects your i2c module with the eeprom model).