SR latch conventions
To answer the first question, you can say that it is a convention that arises from the wish to have the same transition table (or truth table if you like) for both the NOR and NAND latches.

The inputs in the standard NAND latch are active low. The inputs that you are referring to as S and R are in fact ~S and ~R. Hence the seemingly counter-intuitive result.