Combinational loop in Verilog/System verilog
a+=1 is just a short-hand for a=a+1. They both are equivalent.

There is no combinational loop in both cases. 

a will be simply driven 1 in both cases. Synthesiser usually flags this as warning or info.