Generating a desired pulse train in Xilinx ISE software
I would use a shift register - use a constant to initialise it to your desired pulse train when reset is asserted and then just clock it out.  Your top-level entity will only need three pins, clock, reset and the output.