BGA break out and impedance control
Assuming layer 2 is your reference plane....

Can you specify a thinner spacing between L1 and L2? 
This is the usual fix for this sort of problem as a thinner gap between the layers will make the required trace width smaller for a given impedance. 

It also reduces the loop areas and improves both EMC and ground bounce.

Failing that, more layers....