VHDL latch for Xilinx Spartan 3E
If I'm understanding the second warning correctly, ISE would like you to give an explicit start value to some of your signals:

signal cnt0_next, cnt0_reg : integer := 0;
signal cnt1_next, cnt1_reg : integer := 0;