Is the footprint or ball/land pattern for DDR1/2/3/4 IC's a standard?
Yes there are standards for physical layout, impedance controlled tracks and track latency skew, physical, functional layout etc. 
https://www.jedec.org/document_search?items_per_page=60&amp;search_api_views_fulltext=ddr3

free downloads with registration.