How do you design a CMOS buffer with exact same delay of a CMOS inverter?
I would suggest an exclusive-or gate. If you tie one input high, you have an inverter. If you tie one input low, you have a buffer. The propagation time should be the same.