Cadence SoC encounter
An easy way of minimizing the shorting and overlapping errors is to the increase the chip area during Floor planning. This can be done by increasing the dimensions of the chip. Increasing the area also reduces the time taken by wRoute for routing small designs.