How does the cortex m0+ processor use the ahb-lite interface to fetch instruction and data?
From the ARM M0+ manual, revision r0p1:

AHB-Lite interface
Transactions on the AHB-Lite interface are always marked as non-sequential.