A 4 bit counter d flip flop with + 1 logic Verilog
The error messages are pretty clear. You can't assign values to the same variable in two different procedural blocks. You need to combine the two always blocks into a single block that is triggered by the clock.