Capacitive load at the output for analysis of CMOS cells
Capacitors are used as test loads in CMOS logic because the actual load when connected to other logic (the gates of additional MOSFET transistors) is primarily capacitive.