Vlsi multi cycle path
First of all, that isn't how static timing analysis works. It isn't a simulator.

Second, that isn't how multi-cycle paths work. If it takes 3 cycles for the data to propagate, you can't launch new data every cycle. You'd need to have pipeline registers for that to work, and that would eliminate the multi-cycle path &mdash; each stage of the pipeline would be single-cycle.