Modelsim (vcom-1491) Empty source files
I get this error when I try to compile (guess what?) an empty file. In other words, a file with no VHDL statements or declarations in it. Comments do not count as either, so if your file has only comments it is considered empty.