FPGA "physical view" visualiser with Verilog simulation
Because it wouldn't add value for their customers. It would only be "eye candy" at best. It is easier to debug at the RTL level than at the gate level. Also simulation is faster at the RTL than the gate/LUT level.