Strange behavior in VHDL design (randomly incrementing values)
Is do_increment an external signal? If it's asynchronous to input_clock, then you should synchronize do_increment to your clock before using it in your logic.