Build a "gate" that passes only one risinge edge
Is this the behavior you are after? 



That assumes that the initial state of the flip flop is zero. Reset the flip-flop to '0' manually when you want to start again. You didn't state if the input signal was already synchronous with the clock domain: Add a couple meta-stability registers to the input if not.