Why does Xilinx Translate for Virtex-6 not know IOSTANDARD LVDS?
Xilinx has been inconsistent with the LVDS iostandard, I won't delve into earlier generations than spartan-6!

First, LVDS is current based (3.5mA into 100 ohm, around 350mV swing) and is electrically the same whatever the bank voltage.

Spartan-6 supports LVDS outputs from a bank with a VCCO of 3.3 (LVDS_33) or 2.5 (LVDS_25). Since Virtex-6 doesn't support 3.3 banks, they only have LVDS_25 and kept the same nomenclature as the spartan-6 to prevent designer suicide.

Spartan-6 and Virtex-6 use VCCAUX (3.3 or 2.5 for spartan, 2.5 only for Virtex) for LVDS input and should be available on all banks whatever its VCCO (never tried it though, I've always put it on a matching VCCO bank).

Series-7 LVDS output requires VCCO to be either 2.5 on HR banks (LVDS_25) or 1.8 on HP banks (LVDS). Why they gave it the name LVDS instead of LVDS_18? Xilinx only knows. Again, they are the same electrically, but obviously the driver has to be different if they don't have the same VCCO.

Series-7 LVDS input requires VCCO to be 1.8/2.5 only if the internal termination is used. Other VCCO can be used for input (with some restrictions) as long as external termination is present. I'm guessing this is the case for KC705. I'm also guessing that for consistency (sigh), they expect LVDS_25 inputs on HR banks and LVDS on HP.

So, since series-6 we have LVDS a VCCO of 1.8, LVDS_25 for 2.5 and LVDS_33 for 3.3. Again, they are electrically the same, only the driver differs and the mechanism for internal termination.