Detect registers which are not reset
When I run Modelsim on my VHDL designs, it gives me warnings at Time=0ps about logic with 'X' or 'U' type input signals.  I forget the exact warning message.  Going through these warnings can tell me what I do not have initialized.