Access a vector stored in another vector in verilog
You want 

const logic [4:0] q[5] = {8'b11101000,
                          8'b10011000,
                          8'b10100010,
                          8'b10110110,
                          8'b10000101
};