PLL Layout guidelines
Using the Hertz/volt tuning_factor of the PLL (you may have to assume a number, such as 100MHz/volt), and any nearby interferers, build an interference model.
Establish your tolerance for deterministic jitter, such as what external Black Bricks will induce into your PLL control loop.
Establish an ERROR BUDGET for phase noise (timing jitter).