PWM signal duty cycle
The datasheet shows on page 4, under &quot;lead defintions&quot;:

IN: Logic input for high and low side gate driver outputs (HO and LO), in phase with HO

In addition, the functional block diagram shows the input for the low side driver being inverted.

Thus, when IN is high, the top side MOSFET is on and the bottom one is off.