STM32F0x1 run SYSCLK at 1MHz with 8 MHz external crystal
Nope, according to the datasheet the output from the PLL must be between 16 and 48 MHz and there's no way to put an external crystal through a divider before reaching the sysclk (see the clock tree on page 14 of the datasheet).