Logic-level converter FET
When the HV side goes low, the body diode becomes forward biased, pulling down the source to a lower voltage than the gate.

Provided the gate is pulled up to a sufficiently high voltage for that new source voltage to bias the channel into conduction, the gate pullup takes over and fully enhances the channel.