How do data and address strobes cause input to be latched?
In clocked systems, the "strobe" signal is treated as an "enable" signal for the corresponding latch or register. In other words, the data is captured on any clock edge for which the strobe or enable is active. This means that the timing is strictly relative to the clock edge, but the strobe indicates which clock edges are relevant.