What is the expected output of an LVDS IO cell of an FPGA (or just simulation) when the P and N pad inputs are both the same logical value?
They would be undefined, even in the real world. There needs to be enough voltage difference between them to reflect a proper ‘1’ or ‘0’ at the output of the differential receiver.