Verilog Synchronous bit alternator (Quartus/Modelsim) - Altera FPGA
Try with this sequence of commands:

restart -f

force -drive sim:/top/clk 0 0

force -freeze sim:/top/clk 1 0, 0 {50 ps} -r 100

run 10ns