Vivado/VHDLOutput signal only for simulation?
You don't have to make different sources. You can use a constant in one package, naming it "MODE", and if MODE = SIM you make an if-generate that adds your simulation-only output, otherwise it is not generated. You only have to remember to update that package accordingly, either for simulation or bitstream generation.