SystemVerilog Code for a lock combination (Finite State Machines)
Your logic enum has 3 bits but there are 9 values in the enumeration. You need to provide more bits for logic or reduce the number of values in the enumeration.