Reconfigure ATMega328p registers
Remember that there are two output compare registers per timer/counter. Regular PWM uses one OCR to control the duty cycle. However, you can configure the other OCR to clear the timer on a compare match (CTC mode). This has the effect of changing the PWM frequency because the timer will count up to a higher or lower value independent of the duty cycle.