How to synchronize random resets in two Ethernet Controllers (DP83816)?
This depends slightly on what is being achieved by the reset. My thought would be to use a logic gate to reset the CPLD once both Ethernet controllers are ready (AND gate if active high, NOR gate if active low).

Alternatively, you could use a power on reset controller to hold all of the ICs in reset until power is stable.