Why is register file latency, during write-back stage, not included in computing for minimum clock cycle time
If I recall correctly, and to be clear this is architecture dependent, it's relatively common design practice that the register are designed to write on one clock edge and read on the opposite clock edge. So that write latency is kind of background-ed in the execution timeline.