Balancing Rise and fall times at input and output in CMOS Design
Scale your pull-up PMOS circuitry to have the same conductance as the pull-down NMOS circuitry. For an inverter, this means scaling the PMOS to be 2-3× wider than the NMOS, because holes are 2-3× less mobile than electrons.