Code to add two 4bit numbers in verilog doesn't work
Typo in your code:

full_adder F1(SW[3], SW[1], carry[0], LEDG[1], carry[1]);


should instead be

full_adder F1(SW[5], SW[1], carry[0], LEDG[1], carry[1]);