how to stop line wrapping in verilog output from Synopsys Design Compiler
Unfortunately, I don't think you have any choice other than post-processing the output Verilog netlist. But take into account that Cadence should be able to process the netlist independently of the wrapping format as long as the Verilog code is correct.