Verilog queue module with 4 places
The thing is that the register was supposed to be a 4 bit one and I declared it as 1 bit. There were too many warnings and my brain couldn't process them yesterday but I found it out today while trying to debug this crap. I suggest you all check the number of bits and the warnings carefully. 

~over and closed~