Adding Delay to Verilog Timing
How about a small state machine. When event triggers, go to state 1, start a counter and wait for it to overflow (or hit a certain number which equals to your desired time); after that go to state 2 which will activate your output.