Creating SRAM array digitally using Verilog
Some tools will infer RAM. They have already thought about area, for example. See your vendor's document for details.

NC-Verilog is for functional simulation. It doesn't track area and timing. For that you need to worry about synthesis to a specific vendor's library.

Analog parts aren't supported by Verilog.