AXI master bus functional model in vhdl
As I understand, there in your code describes connection of two FIFOs. Its exactly connected as on the picture, but in your case components are FIFOs. Here could be many reasons to use these FIFOs, but if you remove it, data exchange will be corrupted. 
To clarify what exactly purpose of FIFOs you need to look where this module connected.