VHDL - need to understand output of simple math
After consulting a senior fpga developer, I realized that the inconsistency determined by flickering output was caused by timing issues, e.g. too many calculations within a single clock cycle.