Optimizing Simple Logical Design
Edit: So sorry! Turns out I didn't read far enough into my textbook. There was an obscure section right at the end of the chapter that answered my question.
For anyone wondering, the textbook is Fundamentals of Digital Logic with Verilog Design by Brown and Vranesic and the section is 2.15.
Sorry again for the bother!