Instantiating and using ppc440 core in Virtex 5 FPGA
Take a look at Xilinx UG200 and the MPLB interface. This looks like the port that you will need to connect your memory mapped peripherals to, probably with a decent amount of interface logic.