How to assign a single output to different modules in Verilog?
In general, when you need "multiplexer", think "case statement". You already have a case statement &mdash; so do your output assignment there, too.

You'll need to create a separate bus for the output of each of your IP cores &mdash; result_add, result_mult, etc.