Difference between 'high in vhdl and $high in verilog
The difference is $high in Verilog can only return a integer type whereas the 'high attribute in VHDL returns the largest value in the type of the range.