How to design a unit that outputs 1 on the first rising edge and 0 on the second rising edge in the design of a multiplier?
The 74HC74 dual D flip-flop has a tpd from CP to Q/nQ of approximately 14ns at 5V or higher. Simply wire nQ to D and feed your clock into CP.