Altium: Hierarchical Design not connecting properly?
Problem resolved: The buses in the hierarchical sheets themselves need Netlabels. I thought that was implied by the Ports, but that isn't so. Adding matching netlabels (such as input_in[1..6]) to the buses did the trick.