SR latch using NAND gates
Outputs are invalid below Vdd specs but you would expect both outputs to go high before it becomes valid. But then removing one input inactive low, after may be a race condition that is unpredictable.