VHDL test bench file not accepting all set of inputs
This is because of your "wait 0ns" at the begining, the simulation is running in loop so you are changing a and b at the same time if you don't wait...

Using wait 10ns before the first initialization can solve your problem or indeed putting a wait at the end of your third variables.