Number of bits Per Column in DRAM
Each "logical" column is actually implemented using multiple physical columns on the chip. When you ask for a burst transfer, the physical memory array inside the chip performs a single cycle, transferring, say, 64 bits all at once. Those bits will be serialized as 8 bytes over the external 8-bit bus in a DDR burst using 4 clock cycles.

Does this help?