Interaction beween DMA transmission complete and peripheral interrupts
There is no enforcing mechanism to ensure it on the hardware level. These devices you use don't have DMA FIFOs, so the latency between the interrupt occurance and actual code test point will keep the working stable. But when working with FIFO or just to conceptually ensure it, this is the duty of the software, by examining or activating some triggers on the DMA registers.