Associate std_logic_vector constant with input port VHDL-200X
config_reg is of bit_vector type in your code. Change it to std_logic vector. Also you cannot drive input ports of an entity in code like that. You can write another top level VHDL file as a wrapper around this and then map those inputs to constant values using internal signals. Or convert those input ports into internal signals.