VHDL: Port mapping to physical pins when you have "subcomponents" inside a component
I've never seen components "encapsulate" any external pin mappings – they are, instead, logical modules with a clear interface. 

The external pin mapping is done on a project, not on the component level.