VHDL initialize vector using readable integers not long binary string
You can use to_unsigned() to convert an integer into an array of bits suitable for an unsigned vector.

library ieee;
use ieee.numeric_std.all;

--snip

signal my_vector : unsigned(7 downto 0);

--snip

my_vector &lt;= to_unsigned(124, my_vector'length);