How to assert multiple properties in System Verilog
You can use the property and operator

assert (x and y);


For your example, there's not much difference from the logical &amp;&amp; operator, but that operator can only be used on Boolean expressions.