How does one pass signals through instances in VHDL using hierarchical names possibly
This syntax might be helpful to you. Put a colon next to "is".

alias flag is: &lt;&lt; signal sub1 : std_logic_vector(3 downto 0)&gt;&gt;;