Setup and hold time violation constraints for Xilinx Fifo generator
I to had this issue with ISE14.7 i was able to get the TIG by changing the NET to INST but the MAXDELAY can only be on a net. The output net from that instance is not (from PlanAhead) the same net name as the instance.