Why DIMM has 64 bit data width?
doesn’t memory controller issue read or write request to one DRAM chip at a time

No, it issues the same address to all the chips at once and gets 8 bits from each of the chips (plus another 8 if it's ECC). This 64 bit chunk is then stored in a cache line.