A question about the Clock control register high of I2C bus
There is nothing magical about it. When using Fast Mode where the I2C clock can be up to 400 kHz maximum speed, the clock needs to be at least 1600 ns low and 900 ns high after adding the signal rise and fall times to get the 2500ns clock period.