Latency time for logic gates?
These delays assume a known state. There is no such thing as an uninitialized in real hardware, but if you are asking how simulation in Verilog/SystemVerilog interprets it; X→1 is a rise, X→0 is a fall.