Xilinx CPLD macrocell capacity
I wouldn't theoreticise (is that a verb?) too much about it. It depends so much on the kind of circuit that it's hard to predict accurately without any details. Get your feet wet and download the Xilinx ISE. Design a few circuits and the synthesizer will give you a report on the hardware usage.