SystemVerilog module instantiation with non-existent parameter
You should get a compiler error if you try to reference an identifier that doesn't exist. That's true for a parameter, port, argument, etc.