Restricted input sequence of a latch
This transition is illegal and simultaneous changing inputs causes a "race condition" or "metastable".  If you recognize the dual gates as an SR LATCH ( or simple asynchronous Set/Reset Flipflop )  with active low inputs then a negative glitch may cause a different output result.


In general it depends on rise time, prop delay, setup, hold time of any device.