Verilog: Sampling short, external, asynchronous input signals on a FPGA
How bout something like this?  The clock is your local clock, common to all the flip flops.  R is the reset (usually power on) for the FFs.

The glitch filter is optional.



Answer to OP's Question

S is just the SET input of the flip flop.