Do design of a VHDL module as APB Master has any practical difficulty?
I went through many online documents. What I understood from that is APB has no masters. Bridge between AHB and APB act as master for APB peripherals and Slave for AHB peripherals.