Active low vs active High reset in CPLD
There are two main reason for active low


An reset active low flip flop can be implemented with one less transistor than active high.
Upon power up, It's easier to keep reset at a 0 voltage level, whereas if reset were active high, the system would be unstable until reset crosses the threshold to get a '1'.