Paralleled voltage sources error in LTspice
Look at your node naming. That “GGL” on both will short them or draw an invisible line between them. It’s intended to make your schematic less crowded and human readable, but if you take a look in your netlist which any SPICE uses behind the scenes, they are shorted. 

Solution: remove the “GGL” statement for one of the nodes or just rename it.