How should I handle meta-values in finite state machine implementations using VHDL?
Don't. The synthesized design can't detect these values anyway, so the best you can do is implement resets properly and handle extraneous states. Then maybe add some asserts or similar to detect issues in simulation.