Designing Asynchronous Digital Circuit
Assuming it is reset into state A (which is not shown on the state diagram), after an odd number of rising edges on its input, it will be in state B or C, after an even number it will be in states D or A. So, the current state implies the knowledge (B or C implies odd number, D or A implies even) and the output signal makes that knowledge explicit).