Taking output from FIFO implemented in verilog
Two options:


Either You need 23 times faster clock and read the data with that clock.
Read FIFO using the same sequential reading method, but burst all the data to output after the data is read. This will result in 23 times larger data burst because of 23 times larger data bus.