Interpretation of pc_status bit location from Xilinx AXI Protocol Checker IP
It's reporting the error a few cycles later. But that is the problem--at the point BVALID is asserted, AWREADY is still 0 so the write handshake isn't complete.