Hold time of a D Flip Flop
In addition to @Bimpelrekkie's answer, you should know that the clock signal may be buffered and inverted inside the flip-flop. So there are internal clock signals that may not be in their final stable states at the instant that the external clock rises. The "hold" time ensures that the input data remains valid until all of the internal clock signals have become stable.