Is there something wrong with the circuit below?
I am assuming the flops to be Synchronous, so your reset signal is generated  when both Q outputs  are 1 and both flops will be reset in the next  clock cycle. In other words you have to generate reset when you have the value 10. So add a negation to the input of AND gate coming from U1A and it should work..