A code with latches- vhdl
Your comments are exactly correct &mdash; if you don't assign to a signal in every branch of a conditional statement, the logic synthesizer must create a latch in order to remember the previous assignment to that signal, wherever it might have been.