12-bit pipelined adder
The adder will have different inputs at each clock cycle. The output will appear two clock cycles later. You need all paths from input to output to have the same (cycle) delay so the outputs &amp; intermediate results correspond.
It might help to draw a line through the corresponding latches to separate the 'time zones' as such.