Datapath and Control Design
In the MUL_datapath module, bus is declared as an internal wire that drive PIPO1 and CNTR modules, however, there is no signal driving this wire.
I would suggest instantiating the controller and datapath in a separate design module and then instantiate that design module in the testbench.