What will happen if the reset button is not pressed while running a synchronous counter on FPGA (using verilog)?
No. It will not get stuck or so. The final increment will be \$111... \rightarrow 000... \$ , as the carry bit gets truncated. Thus the counter wraps back and starts counting again from 000 ...