Verilog Register File
Those numbers at the front of the error messages are line numbers.  Open your verilog file in a text editor that displays line numbers, and figure out where they are.

One problem I noticed was on the line:

else (rd_en) begin


You can't have a condition after else without another if keyword.

else if (rd_en) begin