Why does design_vision compile my carry-lookahead adder into a ripple-carry adder?
What technology were you targetting?  

If it was an FPGA, the synthesizer may have been so clever that it knew that ripple carry is more efficient (in terms of LUT count, and probably performance also) as the carry chain is there for free.