Why Do Pipeline ADCs have an "Overlap Bit"?
this happens because this bit that is overlaped, we don't trust its value. Can exist some offset error. There may be some error in this last bit and you don't want to pass this error to the next phases. I recommend you read the following link, maybe it helps and explains it better than me: Digital Error Correction and this: ADC Offset Error