High speed counter with step control
You could build your own counter with adjustable steps in a CPLD or FPGA.

Better yet, just implement the entire DDS in a small FPGA, memory and all.  There's next to no logic design work in it, e.g. Xilinx provide free DDS IP.