Implementing a derived clock in a FPGA
If your counters have a load function, load the counter to (full scale - desired period - 1) and use the ripple carry to perform a load. This has the advantage that there is no extra timing penalty for a comparator.