Is there a VHDL (or Quartus2-specific) compiler directive for disregarding certain lines of code for synthesis?
You can use the translate_on and translate_off compiler directives. Generally they are compiler specific and not a part of VHDL standard, but similar directives present in all major compilers. See also this SO question.