Why is my Miller plateau not zero slope (horizontal) but drops down in voltage?
Examining the performance, you may need a better GateDriver IC, or a lower inductance IC package, or better Ground/VDD PCB layout to reduce inductance.

Also a Ground Plane may prevent this 'negative slope'. 

This region should vary as the input VDD varies, because the slew-rate across drain-gate will vary.







simulate this circuit &ndash; Schematic created using CircuitLab