VHDL simulation full adder, timing question
This is what you would expect, if you run the, so called, RTL simulation. Your tool chain should have a gate level simulation, which takes the synthesized design for your target device, and gives the simulator the specific delays. This is where they are in Quartus: