How do I buffer a high Frequency clock on a Spartan 6?
I haven't used Spartan6 specifically, but you should be able to instantiate a BUFPLL (page 52) primitive and feed the output of whatever is generated by the wizard into that. 

Page 80 of Xilinx Spartan-6 Libraries Guide for HDL Designs will have the info you need on instantiation.