VHDL - how to use inout as inout and as normal out?
There is no fundamental reason why an inout pin cannot be used as a simple output...just ignore the input signal. I suspect your problem is in the actual VHDL code (rather than the version you posted) or in the details of how you are implementing the design on an FPGA.