Showing three functions with Decoder 3-8
If you connected them:

A -&gt; i-0
B -&gt; i-1
C -&gt; i-2


It looks good to me. 

Note that:

F3 = F1 + A'BC


So F3's OR gate only needs to be 2-inputs, at the cost of latency.