Respecting setup/hold time in RTL design
The synthesized design will include the actual delays associated with the gates and the interconnect. You can then use either simulation or static timing analysis to determine whether the design meets its timing constraints.