Merge a differential pair into one signal
The Cyclone FPGA has differential line receivers built-in, and you use those by instantiating them in your design. My usual approach is to create a separate module that represents the "pad ring" for the chip, and instantiate them there.
You'll have two external pins for each logical signal used in the interior.