Is the NAND logic gate perfectly symmetrical?
Depends on the environment.
Maybe in your circuit above and in an FPGA they are the same but in an ASIC library you find differences between the various inputs.