Influence routing on power consumption in FPGA
There will definitely be effects.  Longer wires have more capacitance that will need to be charged up on every transition, increasing power consumption.  Generally the place and route tools will attempt to make the wires as short as possible in an effort to minimize delay.  There could be variations in the static power consumption of routing components as well, though this would be extremely architecture-dependent.