What are the Synthesis Tools supporting SystemVerilog 2012?
I am not aware of any synthesis tool that supports hierarchical references. It has nothing to do with SystemVerilog support. Synthesis tools want all signals to go through ports.