Understanding critical paths
"Path" is defined as being from the settling of data at the output of one clocked component to the input of the next clock component.

In your example, the output of the second latch isn't affected by the change in input from the first latch via the AND gate, until the clock arrives. Which is assumed to arrive at all latches simultaneously.