Verilog - Does a register retain its current value if not explicitly told to do so?
Yes, the register will retain its value if not otherwise explicitly assigned.

In fact, this is the reason that people tend to create inadvertent latches in combinatorial code (always @* ...) when they forget to create explicit assignments for every register for every path through the code.