SRAM: Purpose of Upper and Lower Byte Enable when Data Bus is greater than 8-bits?
Upper and lower byte enables are needed when a processor with a 16-bit bus wants to do an açcess to modify just one half of the data RAM location.

For byte write operations this greatly increases performance over having to do a 16-bit read-modify-write operation.