Quartus synthesises memory in logic despite verilog synthesis attribute
You've specified a completely asynchronous memory. AIUI, you can only use block RAM if the inputs (addresses) and/or outputs pass through pipeline registers &mdash; at least one or the other, but you'll get the best performance if you do both. The synthesis process can then map those pipeline registers to registers that are part of the block RAM structure on the chip.