Logic analyser reads bits as if they are shifted left by 1 bit, what could be the issue?
Where's the transition on CS?
The CS high-low transition is needed to ensure the master and slave are in sync. Without it the slave may receive the data but may not be aligned correctly.
Usually it is high between transactions with the CS being active low.