Altera FPGA Reset System
Example 1A is the correct one. QSYS synchronizes reset deassert internally for the Nios logic. But you need a reset synchronizer for the other logic implemented in the FPGA (outside QSYS).