What is read latency in ram summary in VHDL
There should be a diagram in the tool/data sheet of the RAMs that you chose and/or were used as reported in summary too.  Typically you can choose, registered in and/or out or not, and maybe even choose how many delays(?)