SystemVerilog import statement outside module definition
It applies to the compilation unit, which is the scope outside a module / interface / package. That is normally a single file on your compilation command line ( and everything it includes, which is the same as C/C++) or it could be everything on the current compilation step. The default is tool dependent. 

See section 3.12.1 Compilation units in the 1800-2012 LRM.