How to design Digital logic gate using TFET logic?
It would seem there is a simulator called NEMO5
I will also link in the paper which called this out...
https://www.e3s-center.org/pubs/187/Huang_David.pdf