Undefined signal in simulation
I think, initial value of comp_in1 and comp_in2 signals must be defined.

Ex:

...
comp_in1                    : in    std_logic_vector(31 downto 0):= (OTHERS =&gt; '0');
...