PLL Design - Lock condition
In PLL lock, the voltage driving the VCO is steady state. That means nothing is changeing (long term) at the phase detecotr.

This means that for every cycle of reference frequency, we need one cycle out of the divider. In your case, this means 36 cycles out of the VCO for every cycle of 25MHz, which means 900MHz.