falling delay inverters VLSI CMOS
If I understand correctly your aim is to have falling slope of inverters appear later than rising slope? If so, if it is available reduce W/L ratio of NMOS transistor and increase W/L ratio of PMOS transistor.

Capacitances on the output are seen both by NMOS and PMOS transistors.