VHDL - Can you produce an output corresponding to the input if the input changed in the same clock cycle?
If I understand what you're asking, sure. You'll have to store the previous state anyway so you can detect when it changes. As for generating an output, you can either update that on the next clock cycle or generate it combinatorially in the same cycle.