how to interpret the RTL report after synthesis in Xilinx?
There is no error.

Green Box: start of a wire.
Red Box: end of a wire.

I don't know why ISE's RTL viewer shows these boxes. Inputs and outputs are defined by the right and left side of sub-schematic...