Understanding a CMOS logic gate with strange details
You are right. It is a NOR gate. But the layout is extremely confusing.

Via typically refers to contact between metal layers. Here this is the contact between Metal2 and Metal1. By convention, metal are numbered starting by the lowest level first (closest to the transistors/substrate).

Poly contacts refer to contact to the contact between the lowest level metal [Metal1 here] and the polysilicium layer Poly that forms the gate of the transistors. Here I am confused by the layout because the poly contacts are not landing on any poly layer. Therefore, although the drawn poly contacts are connected to Metal1 they are not connecting to other layers because not on top of Poly. So we can consider them as disconnected.

The Metal2 trace is also confusing because it extends to an unused Poly contact. So it looks like it is making contacts on 4 points but in fact it is doing it only on 2 (the red square on my edited picture).

I edited your image adding the schematic of the transistors in blue and path between transistor in red.  The active vias/contacts are circled in red.



So the resulting schematic of the circuit is the following:







simulate this circuit &ndash; Schematic created using CircuitLab

That is the schematic of a NOR gate.