Extension vectors in an array in a VHDL code
You can use resize command.
Here an example on a std_logic_vector signal which has signed represented values inside
data_out_32b &lt;= std_logic_vector(resize(signed(data_in_16b),32));