Create delay shorter than a clock period in CPLD
No, asyncrhonous delays are not synthesizable constructs in an HDL.

However, if you don't require a lot of accuracy, you can artificially specify a long string of gates (e.g., inverters or buffers) and then use synthesis constraints to prevent them from being optimized away.