Latch-based sense amplifier design using CADENCE Virtuoso 65 nm technology
Your pass transistor is in cutoff because your Vgs is much greater than your Vth.

Also, how exactly are you expecting the SA to operate? Wouldnt you want OUT1 and OUT2 to be complements of each other since its a cross coupled inverter?