Altera MAX10 Clock primitives without synchronization?
This only applies to "signals when switching the clock source to the PLLs or GCL". So if you want to switch a clock to a PLL then you can do so by disabling one clock and enabling another. The PLL functions like a clock buffer to some extent. However downstream from the PLL the clock should not be ran through logic because it will provide a mismatch of timing.