AD9553 PLL (Failure to Synchronize lock)
The solution to this was to make sure the PLL is configured to accept a differential signal ! There is a register which allows this to be toggled.

Additionally the input amplitude of the 10 Meg LVDS needed to be attenuated to be accepted by the PLL, this was done via a 100R resistor across the two differential inputs.