Why is this logic vector assignment delayed?
Since you are talking about a clocked signal assignment your code is inferring a D Flop register. From the diagram below, it should be clear that the current input (D) on any given clock will not be available for reading (Q) on the same clock edge.