found '0' definitions of operator "*"
In VHDL you cannot use arithmetic operators with std_logic_vector.

The problem is that the compiler don't know whether you want to use a signed or unsigned vector.

To avoid this, you can declare your signals as singed/unsigned or just convert them when you want to multiply them using unsigned(your_slv)or signed(your_slv).