VHDL Counter does not update when desired
Adding to Gregory's answer: if Enable is a synchronous signal (that is, it is produced with the same clock signal clock), then when clock rises enable is still low (even though this is hard to see in Modelsim).

This is not really a problem, just something you need to account for in your design.