verilog register with clock
It is essentially the meaning behind Register Transfer Level(RTL) abstraction coding. You are describing the transfer of data to registers at each clock cycle. The English translation of the code would be:


  At the rising clock edge, if reset is true the register leds_r gets
  the value 0, otherwise, the register leds_r gets the current value of
  the expression leds_r + 1