syntax error verilog code
Two problems:


You need to wrap an always block around your combinational logic.  Something like always @* begin


then put your if statement in there.


You can't assign a wire inside an always block.  you need a reg.