Verilog code to drive a signal high always
In Verilog, you can write

reg b = 1;


And then never make another assignment to it. But that's not a good coding strategy. SystemVerilog simplified the rules and does allow a single assign statement to a variable. You should read this article.