manipulating samples with dual port ram
Unless I am misunderstanding something about what you're trying to build, the simplest way to do that is to add a single pipeline delay into the A path so that it's delayed by one sample with respect to the B path.  No need for a dual port RAM here.