Synthesis timing summary in Xilinx tool (ISE)
You have to run the generate_timing report on your design to get the detailed report for your design. In ISE you do it by choosing  Tools->Timing-Analyzer->PostMap



It will generate a report with the information you asked for.

For more accurate timing analysis of your design, you should look into the timing AFTER the P&amp;R is done.