VHDL: Simulating Delay for ISE UNISIM components
Each synthesis step generates it's own simulation model. So start start place&amp;route and select 'generate post par simulation model' afterwards. Now you can launch your selected simulator iSim or vSim from ISE.