Altium PCB design: Vias stitching problem
This happened to me and I finally figured it out! I had 3 GND planes I was looking to stitch and the via stitching tool would give me the same message. I had to shelve the larger polygons I had for power on an inner layer before the feature worked. Hope this helps for future reference.