Cortex M0+ MemManage Fault on first PUSH instruction
I have determined the issue, I incorrectly specified the *E18B version of the device when I was in fact programming an *E15B. The SRAM sizes differ, meaning that my stack was located at an illegal address. I determined this by the simple expedient of looking at the chip.