Master-slave flip flop without gate delay?
For the circuit you show there are no race conditions...no dependencies on certain delay values...as long as you satisfy a setup and hold requirement for the D input with respect to the clock. In other words, as long as the D input doesn't change at the same time as the clock then the flip-flop will function correctly without gate delays.