What circuit will output a short latch pulse when the clock input pauses?
Thanks to the commenters , I've come up with a solution: invert the intermittent clock signal, pass that to a missing pulse detector, and pass that output to a falling-edge pulse detector.

Here's a simulation. Click L or H to start or end a packet.