Questions about Interfacing ADC: ADS5463 with FPGA
All you need to provide from the FPGA is the clock signal to the ADC. Watch for DRY being asserted, and when it is you can parallel load the 12 data bits and the overflow signal. What happens after that depends on what you intend to do with the sampled data.