First DDR2 Layout - How much of a data lane must have the same reference?
Provided each signal has single layer routing, you do not normally need to route the entire lane on the same layer.

There may be some small timing mismatch but usually not something to be too concerned about.