Vias under SSOP IC, is this a problem?
If by "below" you mean under the IC body, then this is OK (assuming that the package does not have a heat sink pad on the bottom surface). However, it looks like some of your traces are very, very close to the via rings.