How do I redirect/regenerate an input clock to an output pin in my FPGA design (Verilog)
I would suggest using an output DDR flip flop. How you implement that depends on what FPGA you're using. For Xilinx, it would be an ODDR or ODDR2 primitive. For Altera, it's ALTDDIO_OUT.