When a VHDL code with a rising edge clock is synthesized, what happens at the falling edge?
You haven't programmed anything to happen on the falling edge, so nothing should happen, no change of logical state, to any of the signals, latches, outputs you have defined.

However, there will still be activity on the clock net, capacitances to charge, so there will be dynamic power consumption.