How should an AND-OR-INVERT gate look like?
Your first gate realization does indeed implement \$F =A'B' +C'D' + AC' \$
As far as I can see, your second circuit implements \$F =(AB +CD)' + AC' =(AB)'(CD)'+AC'\$
Those two expressions are not equivalent, hence why you get different outputs from the same inputs.