Looking for a program that can simulate a Verilog HDL file
http://en.wikipedia.org/wiki/List_of_Verilog_simulators

At the low-cost end:


iverilog is a well-thought-of open-source simulator.
Xilinx have their own simulator - ISIM
Altera provide a simple version of Modelsim