Calculate input impedance of this circuit
This looks like an inverting opamp circuit, with enough gain to sustain the GATE voltage changes at near ZERO voltage.

Thus the gate barely moves.

Input capacitance is just the first capacitor.

This assumes the FET is somehow biased ON, with Vdrain sitting near VDD/2 for best signal swing.