How to scale output of FIR filter implemented in VHDL
Normally there should not be any scaling to be done..
Just make your filter In/out 18 bit wide... 

also , do not forget the anti-aliasing filter at the output...