Inferring BUFGMUX in Xilinx FPGAs for Clock Multiplexing
I've not successfully inferred a BUFGMUX.  

I'm a big fan of inference, but for dealing with clock components, I instantiate them.  There's not usually too many instantiations to be done and they can be contained to the top level so portability isn't hurt too much.