VHDL Code for 4x4 Mult: SYNTAX OK BUT ERROR:HDLCompiler:1029
You defined all your vector ranges in the wrong direction. If you want to use downto then the left index must be greater than the right index, e.g.:

signal andgate: std_logic_vector(15 downto 0);


Or change the direction to to in your code to number the bits in ascending order.