Is there a free/low-cost bus monitor in VHDL/Verilog for ARM AXI/AXI4 and/or AXI4-Stream protocols?
Does the Xilinx AXI Bus functional model help? 

http://www.xilinx.com/ipcenter/axi4.htm has a link to an AXI BFM Product Brief