MachXO2 DDR and PCLK routing issue
Assuming your receiver is the MachXO2, you will use the transmitter 125 MHz clock to clock the IDDR registers.  Then use a FIFO to cross data from the 125 MHz domain to the system clock domain.  I suggest drawing a picture of the interfaces so people can help more.