single port 32x32 synchronous ram design using verilog in vivado hls
Looks like you should be able to infer a block RAM with that. Not sure if that read /write exclusive logic will trip anything up. I wuld recommend setting the address width much smaller, maybe something between 8 and 16, otherwise the synthesizer is not going to be happy.