Design of a counter that stays in each state for x clocks
Maybe I would condition the main counter using a comparator which takes x and the output of the auxiliary 10 bits counter (clocked at clock frequency) as the inputs? I can't tell you more since some details about the functioning are missing in your description.