Shared parameter for several modules (Verilog)
How about putting the parameter into a separate file, and then `include this file into any files that want to have the parameter defined? That gives you single point of update in case you want to change the value later.

I'm assuming you don't just want it to be global, or else you can just use `define.