Synthesisable alternative to the wait statement in VHDL
A clock and a counter.

Where you enter the wait state, you set the counter, then decrement it on every clock cycle, and when it reaches zero, you exit the wait state.