How to add a 32-bit input in Quartus 2
I presume you are meaning in the Quartus Schematic?

If so, just change the name of the input (or output or bidir) to whatever[31..0]. The array indices are the same as if you did it in Verilog, except that a .. is used instead of a :.