Is it possible to create a reusable full subtractor in SystemVerilog?
Sure, but you don't need to.
Just write
a - b

wherever you would instantiate the full substractor. Your code will be more readable and synthesis hasn't had difficulties with this construct since the 90s.