VHDL using 'if' to compare a 'variable'
Your variable is a std_logic_vector and you compare it to an integer. You have to cast the std_logic_vector like this:

if(to_integer(signed(row)) = 1)  or if(to_integer(unsigned(row)) = 1)