RAM memory modelling in Verilog
Looks like you need to rewrite the memory model to tristate the output port when cs is 0.  Since this is not the case, the result is undefined as there are multiple drivers.