FPGA SPI slave not working well
Metastability? Highly unlikely.  

Unsynchronised inputs? Very probable and they can cause the symptoms you describe. 

So clock each SPI input from your fast clock, and route the clocked versions to the SPI core. (Unless you're already certain that it reclocks them already).