This SR latch built with 180nm CMOS does not work in ltspice. How do I fix its behavior and parameters?
I don’t see a power source providing Vdd in your schematic. How would you expect that to work?

The spikes you see are just capacitive coupling. 

Also, you mislabeled your nodes. Q and Qb are reversed.