SPI timing of 25LC1024
Then make sure the clock speed is a bit less than 20MHz. That way the clock low time \$t_{10}\$ is longer than the "Output valid from clock low" \$t_{13}\$ which will make the bit valid during clock rising edge.