How clock signal is distributed in Microprocessor chip?
We use something called an "H-tree" clocking scheme.  I do not have a layout map that I can share for a CPU, but below is the layout map for a FPGA.   If you look for "H-tree", you should find a bunch on information on the technique.