Does VHDL allow port mapping of a single bit output to multiple bits driven to same value, in one line?
You could try using alias, something like this:
signal x: std_logic;
alias y is x;
alias z is x;

test_i: test
  port map (
  a_out =&gt; x
);