Why the simulation time of a synthesized netlist depends on the clock period at which it is constrained?
DC_Compiler seems to have an issue in synthesizing the reset signal of the synchronous flipflops in some cases.

Just adding this compiler directive inside my flipflop module solved the issue:
//synopsys sync_set_reset "rst"

Here rst is the name of reset signal of my DFF.