VHDL: Looping through a module asynchronously
Realistically, you need a clock and counter, because you can't guarantee that all 64 bits will be available at the same time.

(Asynchronous design in FPGAs isn't impossible, but it's not supported by the tools and makes it extremely hard)