SR Flip-flop builded from 2 SR-Latch
For the positive half of the clock, first SR flip flop is enabled. So you will get output at Y and Y'. And for the negative half, second flip flop is enabled and you will get output at Q and Q' 

That means, effectively you get respective output at starting of negative half (neg edge) of the clock signal.