CPLD: my first project
There is nothing in the architecture of your design, so it synthesizes to no gates. With no gates there is nothing to connect to the output signals, so the output signals are deleted. Likewise, the input signals are deleted because they connect to nothing. Therefore, there were no pins and no gates to fit into the design. I'm pretty sure the warnings from the synthesis step would have told you this.