Minimum time of stable input address on read cycle of a flash chip
The address setup (Tas 0ns) and address hold (Tah 30ns) times are defined in Table 12 and indicated on figure 6. They are shown for the preamble bytes but you can assume they are the same for the actual address bits. The actual write is triggered by the Write enable (or chip enable) not the address.