SystemVerilog Assertions syntax error unexpected |->
Ok I solved it.
The problem lies in the (wrong) usage of disable iff. As written here:

disable iff disables the property if the expression it is checking is active. This is normally used for reset checking and if reset is active, then property is disabled.

So it needs a boolean expression to evaluate. In my case, I just removed it and it is now working.