What is the tradeoff between a low and high tolerance in a processor?
Typical trade-offs associated with higher \$V_{ih}\$ and \$V_{il}\$ margins are longer required setup and hold times. For example, the same chip which needs 5us to sample a voltage of 0.95V as logical "1" may require 7us to sample 0.9V.