Digital Clock Manager on FPGA - Boundary Problem
When you can't meet the requirements of the internal PLLs, you must use external circuitry. At a minimum, you need an external VCO or VCXO, and a filter to drive it. The divider(s) and phase detector can be implemented as logic inside the FPGA.