VHDL process' sensitivity list
The process sensitivity list is primarily a hint to a simulator. It only triggers an evaluation of (i.e., "activates") the process when an event occurs on any signal that's listed there.

It does NOT affect synthesis at all, to my knowledge. Synthesis is based entirely on the behavior described inside the process block.