how can i make compile stage shorter in VCS (synopsys) after logic changed?
If you keep the intermediate data base (like simv/), when you recompile the whole design, VCS will detect which file has changed, and only compile that. You can tell that by the output on terminal when VCS is running.