How to implement a comparator logic gate in Quartus software?
The first problem is (as far as I can tell, the not gates are not going in the right direction) I circled this red
The second problem is you are using NAND gates not AND gates (green circle)