SR Latch output pin biases state of the logic gate under special circumstance
Your BTL_Enter goes in the transient phase for a short time on "1". Set the GPIO from output to input before to go on then the impedance is allways high compared to the 10kOhm. HTH