Maximum safe clock frequency of full adder circuit
The maximum frequency is the worst-case delay for every gate wired in series. In your diagram, the carry output comes from the results of three gates, so 3 * 8ms = 24ms.