VHDL Counter Design Question
I actually just found the error I was making that I learned on this forum from my last question.
The rising edge detection of the reset signal is synthesised like a clock, so when I try the falling edge detection for the real clock, it is unable to synthesise.
I changed the reset IF condition to checking for a logic level 1 instead of a edge and it now synthesises fine.