about Synplify VHDL (code imported from Xilinx ISE)
Just a guess:
did You include numeric_std?
Also Your code line seems to be wrong, because there are 5 opening ( and only 4 closing ) and no closing ;.
You can try to_unsigned() later.