How to avoid input/output conflicts with a bus
Instead of AND gates you need to use tristate drivers. These drivers go to a high-impedance state when they are not enabled, which allows some other device on the bus to control the bus signal voltages. Presumably, the control logic allows only one register output to be enabled at any given time.

Logisim calls these drivers a "controlled buffer", by the way.