In Verilog can I use the same wire as both an input and output to a module
Sure. Why wouldn't it be? How else would you do feedback?

For example, to make a DFF toggle on every clock, you connect the not-Q output directly to the D input.