skipping local signals declaration
Verilog was invented for lazy engineers who do not like to type.

Verilog creates implicit 1-bit net declarations on port connections if you have not explicitly declared them beforehand. See section 6.10 Implicit Declarations in the 1800-2017 LRM

You can turn off this feature using the complier directive

`default_nettype none