Doesn't quartus II support simulate with a verilog file?
Since your top-level entity doesn't have any inputs or outputs, it doesn't do anything visible from outside the chip. So the software optimizes it all away in synthesis.