Verilog and unchanged output registers?
Once you assign a register variable* with = or &lt;=, it retains its value until the next time it is assigned.
* Verilog &quot;register variables&quot; do not always represent actual registers in synthesized hardware.