Memory Boundaries in SRAM
You can find this in the ARM AMBA 5 AHB Protocol Specification, section 3.5:


  Masters must not attempt to start an incrementing burst that crosses a 1KB address boundary.


Note that in the AXI specification they changed this to a 4K boundary