Filter circuit design for input: pair of positive and negative pulses and output: digital High
A positive edge trigger SR flip-flop can solve the problem. For Reset input providing a 0 and for S input providing the signal which resembles a clock signal. Q will toggle to 1 for positive edge of the clock input.