Can a processor do a for loop within 1 clock pulse?
In HDL the for loop is not something the hardware is executing. It is something the synthesis tool is generating. In your case it will just become a bunch of comparators (11 of them) or similar hardware with the input of data and squared numbers  from 0 to 10^2. And something like an OR gate on their outputs with an output isPerfectSquare.