Combining 2 NOT / BUFFER gate outputs for same input to increase current output
I have paralleled CMOS gates frequently, up to eight in one package, and never blown out the IC. It is best to use non-inverters though; inverters can produce a burst of high frequency oscillations on each transition. Some AC buffers have more sinking capability than sourcing and this might affect your test.