Easy way to define wire output multiplexers in Verilog
Just use the case and declare the signal as a reg. The distinction between wire and reg in Verilog is rather artificial anyway -- there's really no functional difference between them, just some (mostly historical) syntax rules.