Signals Declarations in VHDL
Signal names are isolated within VHDL modules.  So there is no &quot;connection&quot; between same-named signals between modules.  So it's perfectly acceptable to use the name &quot;Temp_1&quot; in different modules.  The only way to connect is via ports.