How do the access transistors in an SRAM cell work?
The bit line is the source. To write a zero the bit line is driven low and M6 is turned on. M6 is designed to just sufficiently overdrive M4. Feedback of the latch completes the latching action. M5 operates in a like manner to write the one state.