Power up sequence for AD5724
This is to prevent the dreaded CMOS SCR latchup effect from the inherent PNPN substrate. (search if you dont know about this)

Comparing the slew rate of Vdd vs speed of transistors Consider anything more than 1us after PS slew rate with Vdd = OK .