Understanding branch delay slot and branch prediction prefetch in instruction pipelining
Yes, that could be what would happen, although I don't recall any architecture that combined prediction and delay slots: if you have prediction, it can run (lookup in a small memory) in parallel with the execution step, so no delay slots would be needed.