Transistor delay circuit
Without load, the output is the inverted signal of Q2. The low value of R8 make sense if the Q3/Q4 is an open collector design, so can drain much more current than Q2 if you connect a load between DC supply and output terminal.