Syntax error near "else" in Verilog, in an initial block, next to assert
You must use logic instead of wire. You cannot make procedural assignment s to wire signals. 

You need to use 32'h instead of 8'h

Your file should have a .sv file extension; otherwise might be compiled with Verilog syntax rules.