Designing glue logic circuit for 16 bit data input to 32 bit data output with half the input clock frequency
From what you've said, all you need is 16 two-bit shift registers and a T-flip-flop.  



You may want another stage of D flip-flops to slow down the transitions on the output data signals to the lower clock rate and to be sure they're syncronized to the new clock domain.