Non-clock signals routed into the clock tree
That a signal should be treated as a clock or not is determine by your synthesis tool. If you have anything that is triggered on a rising edge or falling edge of a signal it will consider this to be a clock and synthesize the logic as such. You can add specific constraints to prevent it from doing it but unless you have a good reason don't.