Interfacing 6116 RAM to a data bus
What you need to do is produce well-defined read and write cycles. In this case, I'm a little suspicious of your system design. You are aware that your RAM has 15 nsec access times, right? So it doesn't take much in the way of stray skew pulses on the order of one LSTTL gate delay to corrupt your data.