Setting single unused pin in Xilinx ISE
You want them to output low, so go ahead and make them outputs in your VHDL. Then they won't get optimized out.

A single net called "RESERVED(xx downto 0)" would do it. Tie it low in your VHDL, and constrain it to the unused pins just as you would any other signal.

This is the most portable way, really.