Altium issue: Clearance design rule between via and pad of same net
As "The Photon" suggested, the situation can be solved by creating a special rule targeting specific only vias and pads or vias and vias of the same net. For example something like the rule shown below