Digital Logic Design
It will become stable halfway between low and high because in that area the gate behaves like an amplifier. 
However, you can make this oscillate if you implement a full CMOS schmitt trigger instead of a regular NOT gate. 

http://web.mit.edu/magic/Public/papers/00260219.pdf