Multiple Reset Synchronization
Depending on what you mean by glitch, the lower schematic might make one due to unequal latency between the two synchronizers before the AND gate.  Also, there is no clock shown for the following sync.  I vote for the upper schematic for both its relative simplicity and no parallel unequal paths.