Why SPI Master mode frequency is half of bus frequency?
The MCU in question doesn't have a PLL to increase the clock frequency nor does the SPI controller tap a non- or less-prescaled clock, so the fastest it can toggle SCK is once per cycle. One cycle to set and one cycle to reset means that it runs at half the E frequency.