A couple of questions about memory gates
Depending on the sort of memory, it could be anything: all zeroes, all ones, or random data. Some kinds of SRAM will retain contents through a short power loss.
This is not supposed to happen and will damage one or both of the conflicting outputs. Unless they're designed to avoid this problem, such as "open drain" or "open collector" outputs.
Diagram is too unclear to answer.