How do I design a PCB for high current applications?
Page 38 example R5 4L gives the lowest 'C/W rise.

It is impractical to choose copper tracks with 10 oz layers, so the prudent design uses heavy busbars as SIPs that carry high current. if low ESR and low ESL are critical then edge layout is mandatory with Litz wire interconnects with twist pair for lower EMI.

Busbars:
wave solderable edge conn.

more