Why are latches level triggered and flip flops edge triggered?
The edge is performed by Transmission gate switches with positive feedback on the D value to isolate it by holding the charge voltage at D when Clock goes high to enable gate without o- and disable with -o using complementary drive switches with CMOS.



Ref