help me solve concurrent assignment error in verilog for the code given below?
Looks to me like the problem is that c[1], c[2] and c[3] are assigned by the rst part of your clocked process, and you're also trying to give them combinatorial assignments by wiring them up to the module below. c[0] is actually fine.