protection of industrial analog input modules for high-voltage signals
simulate this circuit &ndash; Schematic created using CircuitLab

Conceptual design for a balanced differential input of cascading clamps to reduce worst case power and provide best case overvoltage protection.

Most CMOS has the 2 stage diode clamp method inside for ESD protect of 3kV from 100pF or 5~10mA DC max.

To reduce Common Mode impulse noise or RF.







simulate this circuit