Why does enabling TIMSK1 mess up serial?
You've enabled interrupts for Timer 1 Compare A interrupt. Where is the interrupt handler?

For example:

ISR(TIMER1_COMPA_vect)
{
  // whatever
}  // end of TIMER1_COMPA_vect


Without that, the processor is just restarting. No wonder serial output is messed up.