y," IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2874-2878, 1996. [166] G. R. Agrawal, L. W. Massengill, and K. Gulati, "A proposed SEU tolerant dynamic random access memory (DRAM) cell," IEEE Trans. Nucl. Sci., vol. 41, no. 6, pp. 2035-2042, 1994. [167] D. C. Bossen and M. Y. Hsaio, "A system solution to the memory soft error problem," IBM J. Res. Develop., vol. 24, no. 3, pp. 390-397, 1980. [168] C.L. Chen and M. Y. Hsiao, "Error-correcting codes for semiconductor memory applications: a state-of- the-art review," IBM J. Res. Develop., vol. 28, no. 2, pp. 124-134, 1984. [169] P. M. O'Neill and G. D. Badhwar, "Single event upsets for space shuttle flights of new general purpose computer memory devices," IEEE Trans. Nucl. Sci., vol. 41, no. 5, pp. 1755-1764, 1994. All references are unclassified II-77 [170] J. D. Kinnison, "Achieving Reliable, Affordable Systems," 1998 IEEE NSREC Short Course, Newport Beach, CA. [171] W. F. Heidergott, "System Level Mitigation Strategies," 1999 IEEE NSREC Short Course, Norfolk, VA. [172] G. H. Johnson and K. F. Galloway, "Catastrophic Single-Event Effects in the Natural Space Radiation Environment," 1996 IEEE NSREC Short Course, Indian Wells, CA. [173] R. F Troutman, Latchup in CMOS Technology : The Problem and its Cure, (Kluwer Academic Publishers, Boston, 1986). [174] A. H. Johnston, "The influence of VLSI technology evolution on radiation-induced latchup in space systems," IEEE Trans. Nucl. Sci., vol. 43, no. 2, pp. 505-521, 1996. [175] W. A. Kolasinski, J. B. Blake, J. K. Anthony, W. E. Price, and E. C. Smith, "Simulation of cosmic-ray induced soft errors and latchup in integrated-circuit computer memories," IEEE Trans. Nucl. Sci., vol. 26, no. 6, pp. 5087-5091, 1979. [176] D. K. Nichols, W. E. Price, M. A. Shoga, J. Duffey, W. A. Kolasinski, and R. Koga, "Discovery of heavy- ion induced latchup in CMOS/Epi devices," IEEE Trans. Nucl. Sci., vol. 33, no. 6, p. 1696, 1986. [177] L. Adams, E. J. Daly, R. Harboe-Sorensen, R. Nickson, J. Haines, W. Schafer, M. Conrad, H. Griech, J. 