nna, Austria, Vol. Workshop 'DSP & FEC: towards the Shannon limit', September 20-24, 2009. 56. Papagiannakis, I., Klonidis, D., Curri, V., Poggiolini, P., Bosco, G., Killey, R. I., Omella, M., Prat, J., Fonseca, D., Teixeira, A., Cartaxo, A., Freund, R., Grivas, E., Bogris, A., Birbas, A. N., Tomkos, I., Electronic distortion compensation in the mitigation of optical transmission impairments: The view of joint project on mitigation of optical transmission impairments by electronic means ePhoton/ONe1 project, Optoelectronics, 3(2), 73-85, 2009. 57. Walker, J., Sheikh, F., Mathew, S. K., Krishnamurthy, R., A Skein-512 Hardware Implementation, Intel Public Report, s.l., 2010,http://csrc.nist.gov/groups/ST/hash/sha-3/Round2/Aug2010/ documents/papers/WALKER_skein-intel-hwd.pdf (accessed: October 18, 2010). 58. Altera, Leveraging the 40-nm Process Node to Deliver the World's Most, 2009. White Paper, www. altera.com (accessed October 18, 2010). 59. Woods, R., McAllister, J., Turner, R., Yi, Y., Lightbody, G., FPGA-Based Implementation of Signal Processing Systems, Wiley, Chichester, U.K., s.l., 2008, ISBN-13: 978-0470030097. 60. Brown, S., Rose, J., Architecture of FPGAs and CPLDs: A Tutorial, Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada, 2000, http://www. eecg.toronto.edu/~jayar/pubs/brown/survey.pdf (accessed: October 18, 2010). 61. Xlinx, Vertex Family FPGA Technical Documentation, 2010 version, www.xilinx.com (accessed: October 18, 2010). 62. Actel, Technical Reference for Actel Antifuse FPGAs, 2010, www.Actel.com (accessed: October 18, 2010). 63. Kestur, S., Davis, J. D., Williams, O., BLAS comparison on FPGA, CPU and GPU [a cura di], IEEE Computer Society, Annual Symposium on VLSI (ISVLSI), 2010, Lixouri Kefalonia, Greece, IEEE, s.l., pp. 288-293, 2010. Telecommunication Networks 64. Chitode, J.S., Digital Signal Processing, Pune Technical Publications, Pune, India, s.l., 2008, ISBN 9788184311327. 65. Ceva, The Architecture of Ceva DSPs-Product Note, 2010, www.