ford, S. J. Hansel, P. Yu, and R. Koga, "Single event effects test results for the 80C186 and 80C286 microprocessors and the SMJ320C30 and SMJ320C40 digital signal processors," IEEE NSREC Data Workshop Record, pp. 51-57, 1998. [104] R. Koga, K. B. Crawford, S. J. Hansel, W. R. Crain, S. H. Penzin, and S. W. Miller, "The risk of utilizing SEE sensitive COTS digital signal processor (DSP) devices in space," IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2982-2989, 1996. [105] W. J. Stapor, "Single Event Effects (SEE) Qualification," 1995 IEEE NSREC Short Course, Madison, WI. [106] N. Kaul, B. L. Bhuva, and S. E. Kerns, "Simulation of SEU transients in CMOS ICs," IEEE Trans. Nucl. Sci., vol. 38, no. 6, pp. 1514-1520, 1991. [107] M. P. Baze, S. Buchner, W. G. Bartholet, and T. A. Dao, "An SEU analysis approach for error propagation in digital VLSI CMOS ASICs," IEEE Trans. Nucl. Sci., vol. 42, no. 6, pp. 1863-1869, 1995. [108] S. Buchner, M. Baze, D. Brown, D. McMorrow, and J. Melinger, "Comparison of error rates in combinational and sequential logic," IEEE Trans. Nucl. Sci., vol. 44, no. 6, pp. 2209-2216, 1997. [109] M. P. Baze and S. P. Buchner, "Attenuation of single event induced pulses in CMOS combinational logic," IEEE Trans. Nucl. Sci., vol. 44, no. 6, pp. 2217-2223, 1997. [110] J. A. Zoutendyk, L. D. Edmonds, and L. S. Smith, "Characterization of multiple-bit errors from single-ion tracks in integrated circuits," IEEE Trans. Nucl. Sci., vol. 36, no. 6, pp. 2267-2274, 1989. [111] O. Musseau, F. Gardic, P. Roche, T. Corbière, R. A. Reed, S. Buchner, P. McDonald, J. Melinger, L. Tran, and A. B. Campbell, "Analysis of multiple bit upsets (MBU) in a CMOS SRAM," IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2879-2888, 1996. [112] R. Koga, S. D. Pinkerton, T. J. Lie, and K. B. Crawford, "Single-word multiple-bit upsets in static random access devices," IEEE Trans. Nucl. Sci., vol. 40, no. 6, pp. 1941-1946, 1993. [113] J. B. Blake and R. Mandel, "On-orbit observations of single event upset in Harris HB-6508 1K RAMs," IEEE 