ell CMOS technologies," IEEE Trans. Electron Dev., vol. 34, no. 10, pp. 2156-2160, 1987. [189] P. V. Gilbert, P. E. Crabtree, and S. W. Sun, "Latch-up performance of a sub-0.5 micron inter-well deep trench technology," IEDM Tech. Dig., pp. 731-734, 1993. All references are unclassified II-78 [190] P. Colinge, Silicon on Insulator Technology: Materials to VLSI, (Kluwer Academic, Boston, 1991). [191] A. Ochoa, Jr. And P. V. Dressendorfer, "A discussion of the role of distributed effects in latch-up," IEEE Trans. Nucl. Sci., vol. 28, no. 6, pp. 4292-4294, 1981. [192] N. Shiono, Y. Sakagawa, T. Matsumoto, and Y. Akasaka, "A 64K SRAM with high immunity from heavy ion induced latch-up," IEEE Electron Dev. Lett., vol. 7, no. 1, pp. 20-22, 1986. [193] J. R. Adams and R. J. Sokel, "Neutron irradiation for prevention of latchup in MOS integrated circuits," IEEE Trans. Nucl. Sci., vol. 26, no. 6, pp. 5069-5073, 1979. [194] J.L. Titus and C. F. Wheatley, "Experimental studies of single-event gate rupture and burnout in vertical power MOSFETs," IEEE Trans. Nucl. Sci., vol. 43, no. 2, pp. 533-545, 1996. [195] G. H. Johnson, J.-M. Palau, C. Dachs, K. F. Galloway, and R. D. Schrimpf, "A review of the techniques used for modeling single-event effects in power MOSFETs," IEEE Trans. Nucl. Sci., vol. 43, no. 2, pp. 546-560, 1996. [196] J.L. Titus, C. F. Wheatley, K. M. Van Tyne, J. F. Krieg, D. I. Burton, and A. B. Campbell, "Effect of ion energy upon dielectric breakdown of the capacitor response in vertical power MOSFETs," IEEE Trans. Nucl. Sci., vol. 45, no. 6, pp. 2492-2499, 1998. [197] J. L. Titus, C. F. Wheatley, D. I. Burton, M. Allenspach, J. Brews, R. D. Schrimpf, K. Galloway, I. Mouret, and R. L. Pease, "Impact of oxide thickness on SEGR failure in vertical power MOSFETs; Development of a semi-empirical expression," IEEE Trans. Nucl. Sci., vol. 42, no. 6, pp. 1928-1934, 1995. [198] C. F. Wheatley, J. L. Titus, and D. I. Burton, "Single-event gate rupture in vertical power MOSFETS; An original empirical expression," IEEE Tr