): 188-201. It is available online at http://tiny-tera.stanford.edu/~nickm/ papers/ToN_April_99.pdf. McKeown, N. "Scheduling Algorithms for Input-Queued Cell Switches." Ph.D. Thesis, University of California at Berkeley (May 1995). McKeown, N., M. Izzard, A. Mekkittikul, W. Ellersick, and M. Horowitz. "Tiny Tera: a Packet Switch Core." IEEE Micro (January-February 1997): 26-33. Moestedt, Andreas, and Peter Sjodin. "IP Address Lookup in Hardware for High-Speed Routing." Proceedings on IEEE Hot Interconnects 6 Symposium Stanford, CA (August 1998): 31-39. It is available online at www.sics.se/ ~am/Hotl.ps. Mukherjee, B. "WDM Optical Communication Networks: Progress and Challenges." IEEE Journal of Selected Areas in Communications 18, no. 10 (October 2000): 1810-1824. Oki, E., and N. Yamanaka. "A High-Speed Tandem-Crosspoint ATM Switch Architecture with Input and Output Buffers." IEICE Transactions on Communications E81-B, no. 2 (1998): 215-223. . "Scalable Crosspoint Buffering ATM Switch Architecture Using Distributed Arbitration Scheme." Proceedings on IEEE ATM '97 Workshop (1997): 28-35. Oki, E., N. Yamanaka, and S. Yasukawa. "Tandem-Crosspoint ATM Switch Architecture and Its Cost-effective Expansion." IEEE BSS '97 (1997): 45-51. Oki, E., N. Yamanaka, and M. Nabeshima. "Scalable-Distributed-Arbitration ATM Switch Supporting Multiple QoS Classes." Proceedings on IEEE ATM '99 Workshop (1999). . "Performance of Scalable-Distributed Arbitration ATM Switch Supporting Multiple QoS Classes." IEICE Transactions on Communication E83-B, no. 2 (2000): 204-213. Onvural, Raif O. Asynchronous Transfer Mode Networks: Performance Issues. Boston: Artech House, 1995. Ozveren, C., R. Simcoe, and G. Varghese. "Reliable and Efficient Hop-by-Hop Flow Control." IEEE Journal on Selected Areas in Communications 13, no. 4 (May 1995): 642-650. Partridge, C. Gigabit Networking. Reading, Massachusetts: Addison-Wesley, 1994. Pattavina, A., and G. Bruzzi. "Analysis of Input and Output Queuing for Nonblocking ATM Switches." IEEE/ACM Transactions