. 4, no. 6, pp. 172-174, 1983. [252] C. Brisset, P. Dollfus, P. Hesto, and O. Musseau, "Monte Carlo simulation of the dynamic behavior of a CMOS inverter struck by a heavy ion," IEEE Trans. Nucl. Sci., vol. 41, no. 3, pp. 619-624, 1994. [253] C. Brisset, P. Dollfus, N. Chemarin, R. Castagné, and P. Hesto, "Three-dimensional Monte Carlo simulation of submicron devices," Proc. 5th Int. Conf. Simulation of Semiconductor Devices and Processes (SISDEP), pp. 189-192, 1993. [254] C. Brisset, P. Dollfus, O. Musseau, J.-L. Leray, and P. Hesto, "Theoretical study of SEUs in 0.25-um fully- depleted CMOS/SOI technology," IEEE Trans. Nucl. Sci., vol. 41, no. 6, pp. 2297-2303, 1994. [255] J.P. Kreskovsky and H. L. Grubin, "Simulation of charge collection in a multilayer device," IEEE Trans. Nucl. Sci., vol. 32, no. 6, pp. 4140-4144, 1985. [256] W. T. Anderson, A. R. Knudson, F. A. Buot, H. L. Grubin, J. P. Kreskovsky, and A. B. Campbell, "Experimental and theoretical study of alpha particle induced charge collection in GaAs FETs," IEEE Trans. Nucl. Sci., vol. 34, no. 6, pp. 1326-1331, 1987. [257] J. S. Fu, C. L. Axness, and H. T. Weaver, "Two-dimensional simulation of single event induced bipolar current in CMOS structures," IEEE Trans. Nucl. Sci., vol. 31, no. 6, pp. 1155-1159, 1984. [258] J. S. Fu, H. T. Weaver, R. Koga, and W. A. Kolasinski, "Comparison of 2D memory SEU transport simulation with experiments," IEEE Trans. Nucl. Sci., vol. 32, no. 6, pp. 4145-4149, 1985. [259] J.S. Fu, K. H. Lee, R. Koga, W. A. Kolasinski, H. T. Weaver, and J. S. Browning, "Processing enhanced SEU tolerance in high density SRAMs," IEEE Trans. Nucl. Sci., vol. 34, no. 6, pp. 1322-1325, 1987. [260] J. S. Fu, K. H. Lee, R. Koga, F. W. Hewlett, R. Flores, R. E. Anderson, J. C. Desko, W. J. Nagy, J. A. Shimer, R. A. Kohler, and S. D. Steenwyk, "Scaling studies of CMOS SRAM soft-error tolerances-fron 16k to 256k," IEDM Tech. Digest, pp. 540-543, 1987. [261] J. G. Rollins, J. Choma, Jr., and W. A. Kolasinski, "Single event upset in SOS integrated ci