Electron Dev. Lett., vol. 11, no. 2, pp. 98-99, 1990. [143] M. L. Alles, S. E. Kerns, L. W. Massengill, J. E. Clark, K. L. Jones, and R. E. Lowther, "Body tie placement in CMOS/SOI digital circuits for transient radiation environments," IEEE Trans. Nucl. Sci., vol. 38, no. 6, pp. 1259-1264, 1991. [144] J. Gautier, M. M. Pelella, and J. G. Fossum, "SOI floating-body, device and circuit issues," IEDM Tech. Digest, pp. 407-410, 1997. [145] J. Sleight and K. Mistry, "A compact Schottky body contact technology for SOI transistors," IEDM Tech. Digest, pp. 419-422, 1997. [146] J. W. Sleight, K. R. Mistry, and D. A. Antonaidis, "Transient measurements of SOI body contact effectiveness," IEEE Electron Dev. Lett., vol. 19, no. 12, pp. 499-501, 1998. [147] L. R. Hite, H. Lu, T. W. Houston, D. S. Hurta, and W. E. Bailey, "An SEU resistant 256k SOI SRAM," IEEE Trans. Nucl. Sci., vol. 39, no. 6, pp. 2121-2125, 1992. [148] N. van Vonno and B. R. Doyle, "A 256k SRAM implemented in SOI technology," Proc. RADECS-93, pp. 392-395, 1993. [149] P. Francis, J.-P. Colinge, and G. Berger, "Temporal analysis of SEU in SOI/GAA SRAMs," IEEE Trans. Nucl. Sci., vol. 42, no. 6, pp. 2127-2137, 1995. All references are unclassified II-76 [150] J. L. Andrews, J. E. Schroeder, B. L. Gingerich, W. A. Kolasinski, R. Koga, and S. E. Diehl, "Single event error immune CMOS RAM," IEEE Trans. Nucl. Sci., vol. 29, no. 6, pp. 2040-2043, 1982. [151] P. S. Winokur, F. W. Sexton, D. M. Fleetwood, M. D. Terry, M. R. Shaneyfelt, P. V. Dressendorfer, and J. R. Schwank, "Implementing QML for radiation hardness assurance," IEEE Trans. Nucl. Sci., vol. 37, no. 6, pp. 1794-1805, 1990. [152] L. R. Rockett, Jr., "Simulated SEU hardened scaled CMOS SRAM cell design using gated resistors," IEEE Trans. Nucl. Sci., vol. 39, no. 5, pp. 1532-1541, 1992. [153] L. M. Cohn, Defense Threat Reduction Agency, private communication. [154] H. T. Weaver, C. L. Axness, J. D. McBrayer, J. S. Browning, J. S. Fu, A. Ochoa, and R. Koga, "An SEU tolerant memory cell derived from fundament