are, R. K., Chaudari, N. S., Study of topological properties of interconnects and it mapping to sparse matrix model, International Journal of Computer Science and Applications, 6(1), 26-39 (2009). 7. Iniewski, K., McCrosky, C., Minoli, D., Network Infrastructure and Architecture, Wiley, Hoboken, NJ, s.l., 2008, ISBN: 9780471749066. 8. Dimitrakopoulos, G., Chrysos, N., Galanopoulos, K., Fast arbiters for on-chip network switches, International Conference on Computer Design, ICCD 2008, Lake Tahoe, CA, IEEE, s.l., October 12-15, 2008. 9. Olesinski, W., Eberle, H., Gura, N., PWWFA: The parallel wrapped wave front arbiter for large switches, Workshop on High Performance Switching and Routing, Brooklin, NY, IEEE, New York, May 30-June 1, 2007. 10. Lee, T., A modular architecture for very large packet switches, IEEE Transactions on Communications, 28(7), 1097-1106 (1990). 11. Iannone, E., Sabella, R., Modular optical path cross-connect, Electronics Letters, 32(2), 125-126 (1996). 12. Fan, C. C., Bruck, J., Tolerating multiple faults in multistage interconnection networks with minimal extra stages, IEEE Transactions on Computers, 49(9), 998-1004 (2000). 13. Clos, C., A study of non-blocking switching networks, Bell System Technical Journal, 32(2), 406-424 (1953). 14. Hui, J. Y., Switching and Traffic Theory for Integrated Broadband Networks, Kluwer Academic Publishers, Norwell, MA, s.l., 1990, ISBN-13: 978-0792390619. 15. Chao, H. J., Liew, S. Y., Jing, Z., A dual-level matching algorithm for 3-stage Clos-network packet switches, Proceedings of the 11th Symposium on High Performance Interconnects, Stanford, CA, IEEE, s.l., August 20-22, 2003. 16. Huynh, D. T., Nguyen, H. N., A rearrangement algorithm for switching networks composed of digital symmetrical matrices, Information Sciences, 125(1-4), 83-98 (2000). 17. Keum, Y. W., Kim, S. C., Design and analysis of the high-performance interconnected Banyan switching fabric (IBSF), Proceedings of the Second International Symposium on Parallel Architectures, Algorithms, and Ne