Titan (microprocessor)

Titan was a planned family of 32-bit Power ISA-based microprocessor cores designed by Applied Micro Circuits Corporation (AMCC), but was scrapped in 2010. Applied Micro chose to continue development of the PowerPC 400 core instead, on a 40 nm fabrication process.
Details.
It was designed to be the foundation of embedded processors and system-on-a-chip (SoC) solutions. While being high performance, reaching speeds up to 2 GHz, it would remain extremely power efficient, drawing just 2.5 W per core. Where there usually is a trade-off between performance and power, AMCC used the "Fast14" technology from Intrinsity to build an extremely efficient microprocessor design leveraging high performance combined with low power and comparably cheap bulk 90 nm CMOS manufacturing. By using NMOS transistors and no latches, the design results in a chip with fewer transistors than traditional design, thus reducing cost. The design allows for dual core SoC implementations consuming less than 15 W. There were plans for single, dual and quad-core versions.
The Titan had a new superscalar, out of order 8-9 stage core with a novel three-stage CPU cache design. Small 4/4 KiB instruction and data caches at "level 0" sit before the traditional 32/32 KiB L1 caches up to 1 MB L2 cache that will be shared between all cores (supporting up to four). The Titan was compliant with the Power ISA v.2.04.