text:
HEM Hotel 't Tolhuus - UPDATED 2016 Reviews (Warder, North Holland) - TripAdvisor
HEM Hotel 't Tolhuus, Warder, North Holland
19 more photos Room/Suite (4)View album Hotel & Grounds (3)View album Bathroom (1)View album View All Photos Traveler photos (19)View MapAdd a photo
4Standard Room Getting you more information on this room See More Free Cancellation Best Price /night taxes & fees Select Check In Check Out 1 room 1 room 2 adults 2 adults 0 children 0 children Ages of Children: change Please provide ages Child 1 Age Age Update Search Show Room Prices {"BOOKING_FEATURES": ["IB_IRG_RATE_VERIFICATION","IB_STREAMLINED_SELECTED_ROOM","IB_POST_BOOKING_LOGIN_US","IB_NEW_REG_FLOW_INTERRUPTER","IB_SHOW_EMAIL_FOR_INSECURE_LOGIN","RCMS_INLINE_ROOM_GRID_MAX_OCC","IB_POST_BOOKING_LOGIN","IB_IRG_PERFORMANCE_METRICS","IB_IRG_MATCH_META","MOB_BOOKING_EMAIL_AGREE_HIDE","CHILDREN_SEARCH","IB_EXPRESS_BOOK","IB_DW_INLINE_PASSWORD","HR_IB_EXCLUDE_TAXES_AND_FEES","IB_DW_CCNAME_WITH_AUTOCOMPLETE","IB_IRG_PERFORMANCE_METRICS_MOBILE","IB_BOOKNOW_CLEAN_WITH_ICON_SHORT_BTN","STORED_CARDS","IB_POST_BOOK_LOGIN_CTA","IB_PRICE_WINS_COPY","IB_DW_PROMPT_KNOWN_EMAIL","IB_PRICES_OUTSIDE_ROOM_BUTTON","IB_EXIT_INTERRUPTER","IB_SHOW_AMENITIES_AS_ICONS","IB_NEW_REG_FLOW","META_AIR","IB_REVIEW_BOOKING_BUTTON","IB_INLINE_ROOM_GRID","IBEX_HIGH_EQUITY_BRANDING","IB_PRICE_WINS_POST_TX","IB_BOOKING_FORM_FAVICON","IB_KIPLINGER_AWARD","IB_URGENCY_BLOCK","IB_NEW_REG_FLOW_POST_BOOK"] , "IMPRESSION_KEY": "30904856611e4ba4b602abb71d164315", "roomSelectionModel": null, "ibAvailability": false, "metaAvailability": false, "numHacTries": -1, "checkIn": null, "checkOut": null, "lowestPrice": null, "hasDates": null, "hacComplete": false, "contentIdMappings": {}, "pollingEnabled": false, "preventScroll": false, "offerClickToken": null, "conditionalUpdate": false, "divClasses": "ppr_rup ppr_priv_ibex_inline_room_grid", "singlePartnerRoomGridWidget": {"widget":{"name":"ibex_room_grid","template":"ibex_room_grid__widget","dust":{},"moduleList":["handlers","tracking"],"divClasses":"prw_rup prw_ibex_room_grid","js":{"handlers":"(ta.prwidgets.getjs(this,'handlers'))","tracking":"(ta.prwidgets.getjs(this,'tracking'))"}},"scriptFlags":null,"containerClass":null}, "multiPartnerRoomGridWidget": null, "mismatchMessage": {"widget":{"name":"ibex_mismatch_message","template":"ibex_mismatch_message__widget","dust":{},"moduleList":["handler"],"divClasses":"prw_rup prw_ibex_mismatch_message","js":{"handler":"(ta.prwidgets.getjs(this,'handler'))"}},"scriptFlags":null,"containerClass":null}, "maxRoomsToShow": 300, "isTablet": false, "roomGridRowWidget": {"widget":{"name":"ibex_room_grid_row","template":"ibex_room_grid_row__widget","dust":{"amenities":"ibex_room_grid_row__amenities","bed_config":"ibex_room_grid_row__bed_config","condition_col":"ibex_room_grid_row__condition_col","price_text":"ibex_room_grid_row__price_text","reservation_col":"ibex_room_grid_row__reservation_col"},"moduleList":[],"divClasses":"prw_rup prw_ibex_room_grid_row","js":{}},"scriptFlags":null,"containerClass":null}, "mismatchMessageLightbox": null, "deviceInfo": "OtherOS OtherBrowser", "bookOnTripAdvisor": "Book on <img class=\"ibHeaderImg\" alt=\"TripAdvisor\" src=\"https:\/\/static.tacdn.com\/img2\/branding\/hotels\/sherpa-TA.png\"\/>"} {"widget":{"name":"ibex_photo_carousel","template":"ibex_photo_carousel__widget","dust":{"nav_controls":"ibex_photo_carousel__nav_controls"},"moduleList":["handlers"],"divClasses":"prw_rup prw_ibex_photo_carousel","js":{"handlers":"(ta.prwidgets.getjs(this,'handlers'))"}},"scriptFlags":null,"containerClass":null}
reviews Clear all Click to rate,Terrible,Poor,Average,Very Good,ExcellentStart your review of HEM Hotel 't Tolhuus Click to rate Kwstas KLevel Contributor5 reviews“Maybe next time”Reviewed July 9, 2016 via mobileIs a hotel out of center Amsterdam the people are friendly but the rooms aren't very good 😔 you most to take tram for the center , the only best best is the garden to enjoy a coffe there 😑for us this place Isnt so good !!!!!!!i recommend you a another hotel in Amsterdam ReportHelpful?Thank Kwstas K Eric BYoungstown, United StatesLevel Contributor29 reviews4 hotel reviews14 helpful votes “Good value in an expensive city”Reviewed June 21, 2015 This hotel isn't positioned, either physically or by attitude, to be a top place. But, it's an easy walk to the tram where you can join the Dutch for a 10 min ride to city center (even shorter to other other attractions). Rooms are decent - and I'm picky. You won't have a bad time here but if you're looking...More ReportHelpful?Thank Eric B Racki BBellflower, CaliforniaLevel Contributor8 reviews8 hotel reviews5 helpful votes “One Tram ride away from the City Centre”Reviewed June 19, 2014 Budget friendly, about 15 minutes from the city centre and 1 tram ride away. Rooms are clean, some towels are worn out. There was 3 of us sharing the room, and all of us got bitten by the bed bugs. Not a good experience. Expensive breakfast buffet. Over all, it was an ok hotel. ReportHelpful?1Thank Racki B aroradevenderKiev, UkraineLevel Contributor22 reviews10 hotel reviews81 helpful votes “Budget friendly but far from Amsterdam”Reviewed September 16, 2013 The hotel is no doubt budget friendly. But it is very far from the main city of Amsterdam. If you are not taking your car, please avoid. I booked this hotel, considering that it is near to beach. I was not aware of the fact that you have to change buses and to walk a lot. Actually, it was my...More ReportHelpful?1Thank aroradevender FoxWolfLondonLevel Contributor22 reviews21 hotel reviews41 helpful votes “Best Food, Affordable Price”Reviewed June 27, 2012 Stayed here for the winter of November 2010 and the price was affordable. The food was simply amazing. The surrounding views are the best. First, the lowest point of Holland with sea water waves roaring nearby and the night moonlight and stars was the best. The local people were fabulous.
The hotel is located in a small village called Warder...More ReportHelpful?2Thank FoxWolf PreeceFamilyNorth LondonLevel Contributor13 reviews6 hotel reviews12 helpful votes “OK for an overnight stay - as it's cheap”Reviewed August 2, 2011 OK for an overnight stay as the main thing going for this hotel is that it is cheap without being too seedy and it is reasonably close to Amsterdam though probably not close enough to be a base for a trip there. The family room we had was passable the breakfast was woeful - nothing replenished so if you want...More ReportHelpful?Thank PreeceFamily Aleksander LLjubljana, SloveniaLevel Contributor69 reviews17 hotel reviews19 helpful votes “Nice and remote location”Reviewed July 30, 2011 It is just enough out of Amsterdam that it is quiet and located in beautiful surroundings. Also very priceworthy. Recommended. ReportHelpful?Thank Aleksander L olivefeoreCork, Ireland1 review1 helpful vote “No where near amsterdam!!!”Reviewed June 22, 2011 Well to start off with this hotel is nowhere near amsterdam, (40 minutes to edam by bus, then a 10 minute drive to hotel all of which cost extra). It is located in a very beautiful area but it is in a very isolated part of the countryside with no direct bus routes. Because of this a car is essential!...More ReportHelpful?1Thank olivefeore LynnJn1 review2 helpful votes “Never stay there!!!!!!!!!!finger WEG!!!!”Reviewed June 14, 2011 Terrible stay for three nights. Toilet smells. Matress makes noises when you sleep on it.we required 5 times and then got another room. After changing rooms found a big hole on the wall,spiders net on window. We complained and the manager said they don't care. Very bad service. ReportHelpful?2Thank LynnJn AgnieszkaS31 review“Good value for a reasonable price.”Reviewed April 6, 2011 Cosy and nice place, but I must to warn about the road which takes you to the hotel.. can be hard to find. Housing conditions are worth their price. Don't book that if you're travelling without a car! ReportHelpful?Thank AgnieszkaS3 Previous
Near HEM Hotel 't Tolhuus Top-rated Attractions Nearby 115 Reviews Cheese Market Edam
51 Reviews La Mere Anne
91 Reviews Het Geheim van Edam
Posting guidelines Get notified about new answers to your questions. Ask Typical questions asked: Can tickets for local attractions be purchased at the front desk? Do you have to pay extra for a mini-fridge? At what time does the pool open each day? See which rooms travelers prefer “Away from central elevator core”
U2901CAericb, Jun 21, 2015
olivefeore, Jun 22, 2011

value: This website is an American online travel company that operates a website and mobile app with user-generated content and a comparison shopping website.


text:
The AI Rush by Jean-Baptiste Dumont 2430538 views
AI and Machine Learning Demystified... by Carol Smith 4090068 views
10 facts about jobs in the future by Pew Research Cent... 1094474 views
Harry Surden - Artificial Intellige... by Harry Surden 890763 views
Inside Google's Numbers in 2017 by Rand Fishkin 1473855 views
Pinot: Realtime Distributed OLAP da... by Kishore Gopalakri... 714921 views

type: global

value: This website is an American hosting service, now owned by Scribd, for professional content including presentations, infographics, documents, and videos. Users can upload files privately or publicly in PowerPoint, Word, PDF, or OpenDocument format.


text:
Patent US7499358 - Method and circuitry to generate a reference current for reading a memory ... - Google PatentsSearch Images Maps Play YouTube News Gmail Drive More »Sign inPatentsThere are many inventions disclosed herein. In one aspect, the present inventions are directed to methods and circuitry to control, adjust, determine and/or modify the absolute and/or relative positioning or location (i.e., absolute or relative amount) of reference current which is employed by read circuitry...http://www.google.com/patents/US7499358?utm_source=gb-gplus-sharePatent US7499358 - Method and circuitry to generate a reference current for reading a memory cell, and device implementing sameAdvanced Patent SearchPublication numberUS7499358 B2Publication typeGrantApplication numberUS 12/070,499Publication dateMar 3, 2009Filing dateFeb 19, 2008Priority dateSep 19, 2005Fee statusPaidAlso published asDE602006007155D1, EP1927111A2, EP1927111B1, US7355916, US20070064489, US20080144403, WO2007039087A2, WO2007039087A3Publication number070499, 12070499, US 7499358 B2, US 7499358B2, US-B2-7499358, US7499358 B2, US7499358B2InventorsPhilippe BauserOriginal AssigneeInnovative Silicon Isi SaExport CitationBiBTeX, EndNote, RefManPatent Citations (100), Non-Patent Citations (73), Referenced by (70), Classifications (7), Legal Events (4) External Links: USPTO, USPTO Assignment, EspacenetMethod and circuitry to generate a reference current for reading a memory cell, and device implementing same
US 7499358 B2Abstract
There are many inventions disclosed herein. In one aspect, the present inventions are directed to methods and circuitry to control, adjust, determine and/or modify the absolute and/or relative positioning or location (i.e., absolute or relative amount) of reference current which is employed by read circuitry to read the data state of a memory cell during a read operation of one or more memory cells. The control, adjustment, determination and/or modification of the reference current levels may be implemented using many different, distinct and/or diverse techniques and circuitry, including both analog and digital techniques and circuitry.
1. A method of controlling a reference current generation circuit that generates a predetermined reference current which is used by read circuitry during a read operation to data a data state of one or more memory cells, wherein the reference current generation circuit includes (i) a plurality of reference cell circuits including a first reference cell circuit and a second reference cell circuit, each reference cell circuit including a plurality of reference cells, and (ii) a reference current driver, the method comprising:
programming at least one of the reference cells of the first reference cell circuit to one of a plurality of predetermined states;
programming at least one of the reference cells of the second reference cell circuit to one of a plurality of predetermined states, wherein a majority of the reference cells of the reference cell circuits is programmed to a second state and a minority of the reference cells of the reference cell circuits is programmed to a first state; and
outputting the predetermined reference current, wherein the amount of the predetermined reference current is associated with the programmed states of the reference cells of the plurality of reference cell circuits.
2. The method of claim 1 wherein programming the at least one of the reference cells of the first reference cell circuit to one of a plurality of predetermined states includes storing a first charge in a body region of a transistor of the at least one reference cell of the first reference cell circuit.
3. The method of claim 1 wherein programming the at least one of the reference cells of the first reference cell circuit to one of a plurality of predetermined states includes programming the at least one of the reference cells of the first reference cell circuit during an initialization sequence.
4. The method of claim 1 further including re-programming the at least one of the reference cells of the first reference cell circuit to a different one of the plurality of predetermined states.
5. The method of claim 4 further including re-programming the at least one of the reference cells of the second reference cell circuit to a different one of the plurality of predetermined states.
6. The method of claim 1 further including programming at least one reference cell of a third reference cell circuit to one of a plurality of predetermined states wherein the third reference cell circuit is one of the plurality of reference cell circuits.
7. The method of claim 1 wherein at least one reference cell of one of the plurality of reference cell circuits is fixed in a predetermined state.
8. A method of controlling a reference current generation circuit to generate a predetermined reference current which is used by read circuitry during a read operation to data a data state of one or more memory cells, wherein the reference current generation circuit includes (i) a plurality of reference cell circuits including a first reference cell circuit and a second reference cell circuit, each reference cell circuit including a plurality of reference cells, and (ii) a reference current driver to generate the predetermined reference current, the method comprising:
programming each reference cell of the first reference cell circuit to one of a plurality of predetermined states;
programming each reference cell of the second reference cell circuit to one of a plurality of predetermined states, wherein a majority of the reference cells of the reference cell circuits is programmed to a second state and a minority of the reference cells of the reference cell circuits is programmed to a first state; and
outputting the predetermined reference current, wherein the amount of predetermined reference current is associated with the programmed states of the reference cells of the plurality of reference cell circuits.
9. The method of claim 8 wherein programming each reference cell of the first reference cell circuit to one of a plurality of predetermined states includes storing a first charge in a body region of a transistor of each reference cell of the first reference cell circuit.
10. The method of claim 8 wherein programming each reference cell of the first reference cell circuit to one of a plurality of predetermined states includes programming each reference colt of the first reference cell circuit during an initialization sequence.
11. The method of claim 8 further including re-programming at least one of the inference cells of the first reference cell circuit to a different one of the plurality of predetermined states.
12. The method of claim 11 further including re-programming all of the reference cells of the first reference cell circuit to a different one of the plurality of predetermined states.
13. The method of claim 11 further including re-programming at least one of the reference cells of the second reference cell circuit to a different one of the plurality of predetermined states.
14. The method of claim 8 further including re-balancing a read margin by programming at least one of the reference cells of the first reference cell circuit to a different one of the plurality of predetermined states.
15. The method of claim 8 further including re-balancing a read margin by programming at least one of the reference cells of the first reference cell circuit to one of the plurality of predetermined states.
16. The method of claim 5 further including re-balancing a read margin by:
programming at least one of the reference cells of the first reference cell circuit to one of the plurality of predetermined states; and
programming at least one of the reference cells of the second reference cell circuit to one of the plurality of predetermined states.
17. The method of claim 5 further including programming at least one reference cell of a third reference cell circuit to one of a plurality of predetermined states wherein the third reference cell circuit is one of the plurality of reference cell circuits.
18. The method of claim 8 wherein at least one reference cell of one of the plurality of reference cell circuits is fixed in a predetermined state.
19. A method of generating a predetermined reference current which is used by read circuitry during a read operation to data a data state of one or more memory cells, wherein predetermined reference current is generated by a reference current generation circuit having (i) a plurality of reference cell circuits including a first reference cell circuit and a second reference cell circuit, each reference cell circuit including a plurality of reference cells, and (ii) a reference current driver, the method comprising:
storing a control word in memory circuitry;
programming one or more reference cells of the first reference cell circuit to one of a plurality of predetermined states in accordance with the control word;
programming one or more reference cells of the second reference cell circuit to one of a plurality of predetermined states in accordance with the control word, wherein a majority of the reference cells of the reference cell circuits is programmed to a second state and a minority of the reference cells of the reference cell circuits is programmed to a first state; and
20. The method of claim 19 wherein programming the at least one of the reference cells of the first reference cell circuit to one of a plurality of predetermined states includes storing a first charge in a body region of a transistor of the at least one reference cell of the first reference cell circuit. Description
This application is a divisional application of application Ser. No. 11/515,667, filed Sep. 5, 2006 now U.S. Pat. No. 7,355,916. This application and the '667 application claim priority to U.S. Provisional Application Ser. No. 60/718,417, entitled “Method and Circuitry to Generate a Reference Current for Reading a Memory Cell Having an Electrically Floating Body Transistor, and Device Implementing Same”, filed Sep. 19, 2005. The contents of this provisional application are incorporated by reference herein in their entirety.
For state “1”, a level of ξ1 affected by a standard deviation αξ1 For the reference state, a level of ξRef affected by a standard deviation αξRef/√N (N Pairs of Reference Placed in Parallel) For state “0”, a level of ξ0 affected by a standard deviation αξ0 With that in mind, where the reference level is placed classically midway between state “1” and state “0” levels (i.e. if ξRef=(ξ1+ξ0)/2), the one sigma difference between state “1” and “reference” distribution levels may be characterized as:
Δ1−Ref=ξ1(0.5−α(1+1/√N))−ξ0(0.5+α/2√N)
ΔRef−0=ξ1(0.5−α/2√N)−ξ0(0.5+α(1+1/√N))
Δ1−Ref=ΔRef−0=0.5*(ξ1−ξ0).
Δ1−Ref−ΔRef−0.
In this embodiment, each reference network 38 includes a reference cell circuit 42 having a plurality of reference cells 42 x y (for example, reference network 38 a includes reference cell circuit 42 a having more reference cells 42 a 1 and 42 a 2). Notably, in the illustrative embodiment, each reference cell circuit 42 includes reference cell 42 x 1 (for example, an electrically floating body type transistor) which is programmed to logic “1” and reference cell 42 x 2 (for example, an electrically floating body type transistor) which is programmed to logic “0”. The reference cells 42 x 1 and 42 x 2 may be programmed via switch circuitry 44 x. In this regard, each reference cell 42 x may be accessed individually by controlling switch circuitry 44 x to isolate one or the other of reference cells 42 x and applying appropriate programming voltages to the gate, drain region and source region of the transistor of reference cell 42.
For example, with reference to FIG. 8, reference current generator circuitry 36 includes one or more selectively programmable reference cells (for example, a pair of reference cells) that are programmed, controlled and/or configured using control data (for example, a control bit, bits or word). In one embodiment, reference cells are programmed, controlled and/or configured to opposite data states (for example, where there are two reference cells, one of the/reference cells is programmed to logic state “1” and another reference cell is programmed to logic state “0”). In another embodiment, reference cells may be programmed, controlled and/or configured to the same data state (for example, where there are two reference cells, both reference cells are programmed to logic state “1” or logic state “0”).
In particular, with reference to FIG. 8, in one embodiment, reference current generator circuitry 36 includes a plurality of reference networks 38 a-38 t. Each reference network 38 includes current driver 40 and reference cell circuit 42 having one or more reference cells 42 x y (each reference cell including, for example, an electrically floating body type transistor). In this embodiment, current driver 40 includes a geometry multiplier of “n” (for example, 2�). The reference cells 42 may include one or more reference cells 42 x y which are similar to (or the same, substantially the same as, representative or substantially representative of) the memory cells of the memory cell array. In this illustrative embodiment, reference network 38 includes an associated pair of reference cells 42 x 1 and 42 x 2 each including an electrically floating body type transistor.
With continued reference to FIG. 8, reference current generator circuitry 36 further includes reference current driver 46. The reference current driver 46 includes a geometry multiplier of “m” (for example, 1�). The reference current 48 is provided to data sensing circuitry 50 (for example, a cross-coupled sense amplifier). The data sensing circuitry 50 employs reference current 48 to determine, sense and/or sample the data state of a memory cell 12 having an electrically floating body transistor 14. The data sensing circuitry 50 is discussed in detail herein, for example, above in relation to the exemplary embodiment of FIG. 6.
Thus, where this embodiment is implemented in conjunction with a conventional type data sensing circuitry 50 (which employs a conventional sensing scheme), when connecting N pairs of reference cells 42 x to provide reference current 48, the reference current is proportional to the relationship of the device geometry (for example, gate width and/or gate length) of current driver 40 (for example, 2�) and the device geometry (for example, gate width and/or gate length) of reference current driver 46 (for example, 1�). As such, when “r” number of reference cells 42 are set to a first state (for example, logic state “1”) via, for example, “r” control bits which are set to a first state and “k” number of reference cells 42 are set to a second state (for example, logic state “0”) via “k” control bits which are set to a second state, reference current 48, as measured at the sense-amplifier level, may be characterized as:
Notably, in one aspect of the inventions, reference current generator circuitry 36 provides an improved reference current positioning by taking into consideration the sub-micron matching characteristics by, for example, shifting the reference level of electrical characteristic toward the lower magnitude level to provide Δ1−Ref=ΔRef−0 notwithstanding α≠0.
In addition, the reference current provided by one or more of reference current generator circuit 36 a-x may be periodically and/or intermittently “refreshed” in order to provide an enhanced, optimum, desired, predetermined and/or “minimum” reference current. In this regard, in one embodiment, control circuitry 62 may periodically and/or intermittently connect one or more (or all of) pairs of reference cells of a given reference cell bank 58, via a switch (or a multiplexer), to one or more banks of the reference cells. In this way, in the event that the reference current provided by one or more banks of reference cells may not be (currently or impending) providing an enhanced, optimum, desired, predetermined and/or “minimum” reference current, for example, after a predetermined or given period of time (during operation or after setting, calibration and/or tuning), the control circuitry may “refresh” those or selected reference cell bank(s) 58.
Again, as mentioned above, in one aspect of the inventions, an improved reference positioning takes sub-micron matching characteristics into account by shifting the reference level of electrical characteristic toward the lower magnitude level to provide Δ1−Ref=ΔRef−0 notwithstanding α≠0.
In another embodiment, reference network 38 may include current driver 40 a having a device geometry (for example, gate width and/or gate length) of “a” which is different from the device geometry (for example, gate width and/or gate length) of one or more other current drivers 40 of reference network 38. (See, for example, FIG. 13). The different device geometries of current drivers 40 a-40 t provide additional flexibility to generate, obtain and/or provide a desired, predetermined and/or suitable reference current 48. In this embodiment, a desired, predetermined and/or suitable weighting of a given reference network 38 may be determined using a predetermined device geometries of current drivers 40 a-40 t. Notably, the embodiment of FIG. 6 may also employ current drivers 40 having different device geometries (for example, gate width and/or gate lengths). In this regard, current driver 40 a may include a device geometry (for example, gate width) of “a” which is different from the device geometry (for example, gate width) of one or more other current drivers 40 t (which includes a geometry of “k”). (See, for example, FIG. 14A). Again, as mentioned above, in this embodiment, the different device geometries of current drivers 40 a-t provide additional flexibility to generate, obtain and/or provide a desired, predetermined and/or suitable reference current 48. As such, a desired, predetermined and/or suitable weighting of a given reference network 38 may be determined using a predetermined geometry(ies) of current drivers 40 a-40 t. As mentioned above, each of the aspects of the present inventions, and/or embodiments thereof, may be employed alone or in combination with one or more of such aspects and/or embodiments (for example, both reference cells 42 of reference cell circuits 42 a-t in the embodiment illustrated in FIG. 6 may be programmed to the same data state—as discussed above in connection with the embodiment of FIG. 8). (See, FIGS. 14B and 14C). For the sake of brevity, those permutations and combinations will not be discussed separately herein. As such, the present inventions are neither limited to any single aspect (nor embodiment thereof), nor to any combinations and/or permutations of such aspects and/or embodiments.
Patent CitationsCited PatentFiling datePublication dateApplicantTitleUS3439214Mar 4, 1968Apr 15, 1969Fairchild Camera Instr CoBeam-junction scan converterUS3997799Sep 15, 1975Dec 14, 1976Baker Roger TSemiconductor-device for the storage of binary dataUS4032947Jan 2, 1975Jun 28, 1977Siemens AktiengesellschaftControllable charge-coupled semiconductor deviceUS4250569Nov 15, 1978Feb 10, 1981Fujitsu LimitedSemiconductor memory deviceUS4262340Nov 9, 1979Apr 14, 1981Fujitsu LimitedSemiconductor memory deviceUS4298962Jan 25, 1980Nov 3, 1981Nippon Electric Co., Ltd.MemoryUS4371955Feb 15, 1980Feb 1, 1983Fujitsu LimitedCharge-pumping MOS FET memory deviceUS4527181Aug 24, 1981Jul 2, 1985Fujitsu LimitedHigh density semiconductor memory array and method of making sameUS4630089Sep 26, 1984Dec 16, 1986Fujitsu LimitedSemiconductor memory deviceUS4791610May 23, 1986Dec 13, 1988Fujitsu LimitedSemiconductor memory device formed of a SOI-type transistor and a capacitorUS4979014Aug 5, 1988Dec 18, 1990Kabushiki Kaisha ToshibaMOS transistorUS5144390Feb 28, 1991Sep 1, 1992Texas Instruments IncorporatedSilicon-on insulator transistor with internal body node to source node connectionUS5258635Aug 28, 1991Nov 2, 1993Kabushiki Kaisha ToshibaMOS-type semiconductor integrated circuit deviceUS5388068Oct 14, 1993Feb 7, 1995Microelectronics & Computer Technology Corp.Superconductor-semiconductor hybrid memory circuits with superconducting three-terminal switching devicesUS5446299Apr 29, 1994Aug 29, 1995International Business Machines CorporationSemiconductor random access memory cell on silicon-on-insulator with dual control gatesUS5448513Dec 2, 1993Sep 5, 1995Regents Of The University Of CaliforniaCapacitorless DRAM device on silicon-on-insulator substrateUS5466625Nov 22, 1994Nov 14, 1995International Business Machines CorporationMethod of making a high-density DRAM structure on SOIUS5489792Apr 7, 1994Feb 6, 1996Regents Of The University Of CaliforniaSilicon-on-insulator transistors having improved current characteristics and reduced electrostatic discharge susceptibilityUS5528062Jun 17, 1992Jun 18, 1996International Business Machines CorporationHigh-density DRAM structure on soiUS5568356Apr 18, 1995Oct 22, 1996Hughes Aircraft CompanyStacked module assembly including electrically interconnected switching module and plural electronic modulesUS5593912Oct 6, 1994Jan 14, 1997International Business Machines CorporationSOI trench DRAM cell for 256 MB DRAM and beyondUS5606188Apr 26, 1995Feb 25, 1997International Business Machines CorporationFabrication process and structure for a contacted-body silicon-on-insulator dynamic random access memoryUS5627092Sep 26, 1994May 6, 1997Siemens AktiengesellschaftDeep trench dram process on SOI for low leakage DRAM cellUS5631186Dec 28, 1995May 20, 1997Samsung Electronics Co., Ltd.Method for making a dynamic random access memory using silicon-on-insulator techniquesUS5696718Nov 6, 1995Dec 9, 1997Commissariat A L'energie AtomiqueDevice having an electrically erasable non-volatile memory and process for producing such a deviceUS5740099Feb 5, 1996Apr 14, 1998Nec CorporationSemiconductor memory device having peripheral circuit and interface circuit fabricated on bulk region out of silicon-on-insulator region for memory cellsUS5778243Jul 3, 1996Jul 7, 1998International Business Machines CorporationMulti-threaded cell for a memoryUS5780906Feb 10, 1997Jul 14, 1998Micron Technology, Inc.Static memory cell and method of manufacturing a static memory cellUS5784311Jun 13, 1997Jul 21, 1998International Business Machines CorporationTwo-device memory cell on SOI for merged logic and memory applicationsUS5811283Oct 22, 1996Sep 22, 1998United Microelectronics CorporationSilicon on insulator (SOI) dram cell structure and processUS5877978Sep 13, 1996Mar 2, 1999Mitsubishi Denki Kabushiki KaishaSemiconductor memory deviceUS5886376Jul 1, 1996Mar 23, 1999International Business Machines CorporationEEPROM having coplanar on-insulator FET and control gateUS5886385Aug 20, 1997Mar 23, 1999Kabushiki Kaisha ToshibaSemiconductor device and manufacturing method thereofUS5897351Aug 21, 1997Apr 27, 1999Micron Technology, Inc.Method for forming merged transistor structure for gain memory cellUS5929479Oct 21, 1997Jul 27, 1999Nec CorporationFloating gate type non-volatile semiconductor memory for storing multi-value informationUS5930648Dec 23, 1997Jul 27, 1999Hyundai Electronics Industries Co., Ltd.Semiconductor memory device having different substrate thickness between memory cell area and peripheral area and manufacturing method thereofUS5936265Mar 3, 1997Aug 10, 1999Kabushiki Kaisha ToshibaSemiconductor device including a tunnel effect elementUS5939745Apr 15, 1997Aug 17, 1999Samsung Electronics Co., Ltd.Dynamic access memory using silicon-on-insulatorUS5943258Dec 24, 1997Aug 24, 1999Texas Instruments IncorporatedMemory with storage cells having SOI drive and access transistors with tied floating body connectionsUS5943581Nov 5, 1997Aug 24, 1999Vanguard International Semiconductor CorporationMethod of fabricating a buried reservoir capacitor structure for high-density dynamic random access memory (DRAM) circuitsUS5960265Jun 24, 1997Sep 28, 1999International Business Machines CorporationMethod of making EEPROM having coplanar on-insulator FET and control gateUS5968840May 11, 1995Oct 19, 1999Samsung Electronics Co., Ltd.Dynamic random access memory using silicon-on-insulator techniquesUS5977578Jul 20, 1998Nov 2, 1999Micron Technology, Inc.Method of forming dynamic random access memory circuitry and dynamic random access memoryUS5982003Jun 5, 1995Nov 9, 1999The Regents Of The University Of CaliforniaSilicon-on-insulator transistors having improved current characteristics and reduced electrostatic discharge susceptibilityUS6018172Jul 12, 1995Jan 25, 2000Mitsubishi Denki Kabushiki KaishaSemiconductor memory device including memory cell transistors formed on SOI substrate and having fixed body regionsUS6081443Dec 30, 1998Jun 27, 2000Mitsubishi Denki Kabushiki KaishaSemiconductor memory deviceUS6096598Oct 29, 1998Aug 1, 2000International Business Machines CorporationMethod for forming pillar memory cells and device formed therebyUS6097056Apr 28, 1998Aug 1, 2000International Business Machines CorporationField effect transistor having a floating gateUS6111778May 10, 1999Aug 29, 2000International Business Machines CorporationBody contacted dynamic memoryUS6121077Sep 10, 1999Sep 19, 2000The Regents Of The University Of CaliforniaSilicon-on-insulator transistors having improved current characteristics and reduced electrostatic discharge susceptibilityUS6157216Apr 22, 1999Dec 5, 2000International Business Machines CorporationCircuit driver on SOI for merged logic and memory circuitsUS6171923Aug 23, 1999Jan 9, 2001Vanguard International Semiconductor CorporationMethod for fabricating a DRAM cell structure on an SOI wafer incorporating a two dimensional trench capacitorUS6177300May 21, 1999Jan 23, 2001Texas Instruments IncorporatedMemory with storage cells having SOI drive and access transistors with tied floating body connectionsUS6177708Jun 2, 1999Jan 23, 2001International Business Machines CorporationSOI FET body contact structureUS6214694Nov 17, 1998Apr 10, 2001International Business Machines CorporationProcess of making densely patterned silicon-on-insulator (SOI) region on a waferUS6225158May 28, 1998May 1, 2001International Business Machines CorporationTrench storage dynamic random access memory cell with vertical transfer deviceUS6245613Apr 24, 2000Jun 12, 2001International Business Machines CorporationField effect transistor having a floating gateUS6252281Mar 7, 1996Jun 26, 2001Kabushiki Kaisha ToshibaSemiconductor device having an SOI substrateUS6292424Aug 30, 2000Sep 18, 2001Kabushiki Kaisha ToshibaDRAM having a power supply voltage lowering circuitUS6297090Feb 22, 1999Oct 2, 2001Samsung Electronics Co., Ltd.Method for fabricating a high-density semiconductor memory deviceUS6300649Aug 4, 2000Oct 9, 2001The Regents Of The University Of CaliforniaSilicon-on-insulator transistors having improved current characteristics and reduced electrostatic discharge susceptibilityUS6320227Dec 22, 1999Nov 20, 2001Hyundai Electronics Industries Co., Ltd.Semiconductor memory device and method for fabricating the sameUS6333532Jul 16, 1999Dec 25, 2001International Business Machines CorporationPatterned SOI regions in semiconductor chipsUS6350653Oct 12, 2000Feb 26, 2002International Business Machines CorporationEmbedded DRAM on silicon-on-insulator substrateUS6351426Feb 17, 2000Feb 26, 2002Kabushiki Kaisha ToshibaDRAM having a power supply voltage lowering circuitUS6359802Mar 28, 2000Mar 19, 2002Intel CorporationOne-transistor and one-capacitor DRAM cell for logic process technologyUS6384445May 7, 1999May 7, 2002Mitsubishi Denki Kabushiki KaishaSemiconductor memory device including memory cell transistors formed on SOI substrate and having fixed body regionsUS6391658Oct 26, 1999May 21, 2002International Business Machines CorporationFormation of arrays of microelectronic elementsUS6403435Nov 28, 2000Jun 11, 2002Hyundai Electronics Industries Co., Ltd.Method for fabricating a semiconductor device having recessed SOI structureUS6421269Oct 17, 2000Jul 16, 2002Intel CorporationLow-leakage MOS planar capacitors for use within DRAM storage cellsUS6424011Aug 31, 1999Jul 23, 2002International Business Machines CorporationMixed memory integration with NVRAM, dram and sram cell structures on same substrateUS6424016May 23, 1997Jul 23, 2002Texas Instruments IncorporatedSOI DRAM having P-doped polysilicon gate for a memory pass transistorUS6429477Oct 31, 2000Aug 6, 2002International Business Machines CorporationShared body and diffusion contact structure and method for fabricating sameUS6440872Nov 3, 2000Aug 27, 2002International Business Machines CorporationMethod for hybrid DRAM cell utilizing confined strap isolationUS6441435Jan 31, 2001Aug 27, 2002Advanced Micro Devices, Inc.SOI device with wrap-around contact to underside of body, and method of makingUS6441436Nov 29, 2000Aug 27, 2002United Microelectronics Corp.SOI device and method of fabricationUS6466511Jun 28, 2001Oct 15, 2002Kabushiki Kaisha ToshibaSemiconductor memory having double data rate transfer techniqueUS6492211Sep 7, 2000Dec 10, 2002International Business Machines CorporationMethod for novel SOI DRAM BICMOS NPNUS6518105Dec 10, 2001Feb 11, 2003Taiwan Semiconductor Manufacturing CompanyHigh performance PD SOI tunneling-biased MOSFETUS6531754Feb 27, 2002Mar 11, 2003Kabushiki Kaisha ToshibaManufacturing method of partial SOI wafer, semiconductor device using the partial SOI wafer and manufacturing method thereofUS6538916Sep 27, 2001Mar 25, 2003Kabushiki Kaisha ToshibaSemiconductor memory deviceUS6544837Mar 17, 2000Apr 8, 2003International Business Machines CorporationSOI stacked DRAM logicUS6548848Dec 3, 2001Apr 15, 2003Kabushiki Kaisha ToshibaSemiconductor memory deviceUS6549450Nov 8, 2000Apr 15, 2003Ibm CorporationMethod and system for improving the performance on SOI memory arrays in an SRAM architecture systemUS6552398Jan 16, 2001Apr 22, 2003Ibm CorporationT-Ram array having a planar cell structure and method for fabricating the sameUS6556477May 21, 2001Apr 29, 2003Ibm CorporationIntegrated chip having SRAM, DRAM and flash memory and method for fabricating the sameUS6566177Oct 25, 1999May 20, 2003International Business Machines CorporationSilicon-on-insulator vertical array device trench capacitor DRAMUS6567330Mar 22, 2002May 20, 2003Kabushiki Kaisha ToshibaSemiconductor memory deviceUS6590258Dec 3, 2001Jul 8, 2003International Business Machines CorporationSIO stacked DRAM logicUS6590259Nov 2, 2001Jul 8, 2003International Business Machines CorporationSemiconductor device of an embedded DRAM on SOI substrateUS6617651Sep 28, 2001Sep 9, 2003Kabushiki Kaisha ToshibaSemiconductor memory deviceUS6621725Jul 31, 2001Sep 16, 2003Kabushiki Kaisha ToshibaSemiconductor memory device with floating storage bulk region and method of manufacturing the sameUS6632723Apr 26, 2002Oct 14, 2003Kabushiki Kaisha ToshibaSemiconductor deviceUS6650565Nov 8, 2002Nov 18, 2003Kabushiki Kaisha ToshibaSemiconductor memory deviceUS6819589 *May 15, 2003Nov 16, 2004Dialog Semiconductor GmbhFlash memory with pre-detection for data lossUS6912150May 7, 2004Jun 28, 2005Lionel PortmanReference current generator, and method of programming, adjusting and/or operating sameUS7061806Sep 30, 2004Jun 13, 2006Intel CorporationFloating-body memory cell writeUS7071771Oct 1, 2004Jul 4, 2006Kabushiki Kaisha ToshibaCurrent difference divider circuitUS7085156Apr 1, 2005Aug 1, 2006Innovative Silicon S.A.Semiconductor memory device and method of operating sameUS7355916Sep 5, 2006Apr 8, 2008Innovative Silicon S.A.Method and circuitry to generate a reference current for reading a memory cell, and device implementing same* Cited by examinerNon-Patent CitationsReference1"3-Dimensional Simulation of Turn-off Current in Partially Depleted SOI MOSFETs", Ikeda et al., IEIC Technical Report, Institute of Electronics, Information and Communication Engineers, 1998, vol. 97, No. 557 (SDM97 186-198), pp. 27-34.2"A 312-MHz 16-Mb Random-Cycle Embedded DRAM Macro With a Power-Down Data Retention Mode for Mobile Applications", F. Morishita et al., J. Solid-State Circuits, vol. 40, No. 1, pp. 204-212, 2005.3"A Capacitorless Double-Gate DRAM Cell Design for High Density Applications", Kuo et al., IEEE IEDM, Feb. 2002, pp. 843-846.4"A Capacitorless Double-Gate DRAM Cell", Kuo et al., IEEE Electron Device Letters, vol. 23, No. 6, Jun. 2002, pp. 345-347.5"A Capacitorless DRAM Cell on SOI Substrate", Wann et al., IEEE IEDM 1993, pp. 635-638.6"A Capacitorless DRAM Cell on SOI Substrate", Wann et al., IEEE IEDM, 1993, pp. 635-638.7"A Design of a Capacitorless 1-T-DRAM Cell Using Gate-Induced Drain Leakage (GIDL) Current for Low-Power and High-speed Embedded Memory", Yoshida et al., 2003 IEEE, 4 pages.8"A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation", Assaderaghi et al., IEEE IEDM, 1994, pp. 809-812.9"A Dynamic Threshold Voltage MOSFET (DTMOS) for Very Low Voltage Operation", Assaderaghi et al., IEEE Electron Device Letters, vol. 15, No. 12, Dec. 1994, pp. 510-512.10"A High-Speed Clamped Bit-Line Current-Mode Sense Amplifier", T. Blalock, IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 542-548.11"A Long Data Retention SOI DRAM with the Body Refresh Function", Tomishima et al., IEICE Trans. Electron., vol. E80-C, No. 7, Jul. 1997, pp. 899-904.12"A Memory Using One-Transistor Gain Cell on SOI (FBC) with Performance Suitable for Embedded DRAM's", Ohsawa et al., 2003 Symposium on VLSI Circuits Digest of Technical Papers (4 pages).13"A Novel Pattern Transfer Process for Bonded SOI Giga-bit DRAMs", Lee et al., Proceedings 1996 IEEE International SOI Conference, Oct. 1996, pp. 114-115.14"A Novel Silicon-On-Insulator (SOI) MOSFET for Ultra Low Voltage Operation", Assaderaghi et al., 1994 IEEE Symposium on Low Power Electronics, pp. 58-59.15"A Simple 1-Transistor Capacitor-Less Memory Cell for High Performance Embedded DRAMs", Fazan et al., IEEE 2002 Custom Integrated Circuits Conference, Jun. 2002, pp. 99-102.16"A SOI Current Memory for Analog Signal Processing at High Temperature", Portmann et al., 1999 IEEE International SOI Conference, Oct. 1999, pp. 18-19.17"A Study of High Scalable DG-FInDRAM", Yoshida et al., IEEE Electron Device Letters, vol. 26, No. 9, Sep. 2005, pp. 655-657.18"Advanced TFT SRAM Cell Technology Using a Phase-Shift Lithography", Yamanaka et al., IEEE Transactions on Electron Devices, vol. 42, No. 7, Jul. 1995, pp. 1305-1313.19"An 18.5ns 128Mb SOI DRAM with a Floating Body Cell", Ohsawa et al., 2005 IEEE International Solid-State Circuits Conference, Feb. 9, 2005, pp. 458-459, 609.20"An Analytical Model for the Misis Structure in SOI MOS Devices", Tack et al., Solid-State Electronics vol. 33, No. 3, 1990, pp. 357-364.21"An Experimental 2-bit/Cell Storage DRAM for Macrocell or Memory-on-Logic Application", Furuyama et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 388-393.22"An SOI 4 Transistors Self-Refresh Ultra-Low-Voltage Memory Cell", Thomas et al., IEEE, Mar. 2003, pp. 401-404.23"An SOI-DRAM with Wide Operating Voltage Range by CMOS/SiMOX Technology", Suma et al., 1994 IEEE International Solid-State Circuits Conference, pp. 138-139.24"Analysis of Floating-Body-Induced Leakage Current in 0.15 mum SOI DRAM", Terauchi et al., Proceedings of 1998 IEEE International SOI Conference, Oct. 1996, pp. 138-139.25"Capacitor-Less 1-Transistor DRAM", Fazan et al., 2002 IEEE International SOI Conference, Oct. 2002, pp. 10-13.26"Characteristics and Three-Dimensional Integration of MOSFET's in Small-Grain LPCVD Polycrystalline Silicon", Malhi et al., IEEE Transactions on Electron Devices, vol. ED-32, No. 2, Feb. 1985, pp. 258-281.27"Characterization of Front and Back Si-SiO2 Interfaces in Thick- and Thin-Film Silicon-on-Insulator MOS Structures by the Charge-Pumping Technique", Wounters et al., IEEE Transactions on Electron Devices, vol. 36, No. 9, Sep. 1989, pp. 1746-1750.28"Chip Level Reliability on SOI Embedded Memory ", Kim et al., Proceedings 1998 IEEE International SOI Conference, Oct. 1998, pp. 135-139.29"Design Analysis of Thin-Body Silicide Source/Drain Devices", 2001 IEEE International SOI Conference, Oct. 2001, pp. 21-22.30"Design of a SOI Memory Cell", Stanojevic et al., IEEE Proc. 21st International Conference on Microelectronics (MIEL '97), vol. 1, NIS, Yugoslavis, Sep. 14-17, 1997, pp. 297-300.31"Dynamic Effects in SOI MOSFET's ", Giffard et al., IEEE, 1991, pp. 160-161.32"Dynamic floating body control SOI CMOS for power managed multimedia ULSIs", F. Morishita et al., Proc. CICC, pp. 263-266, 1997.33"Dynamic Treshold-Voltage MOSFET (DTMOS) for Ultra-Low Voltage VLSI", Assaderaghi et al., IEEE Transactions on Electron Devices, vol. 44, No. 3, Mar. 1997, pp. 414-422.34"Effects of Floating Body on Double Polysilicon Partially Depleted SOI Nonvolatile Memory Cell", Chan et al., IEEE Electron Device Letters, vol. 24, No. 2, Feb. 2003, pp. 75-77.35"Embedded DRAM Process Technology", M. Yamawaki, Proceedings of the Symposium on Semiconductors and Integrated Circuits Technology, 1998, vol. 55, pp. 38-43.36"Floating-Body Concerns for SOI Dynamic Random Access Memory (DRAM)", Mandelman et al, Proceedings 1996 IEEE International SOI Conference, Oct. 1996, pp. 136-137.37"Fully Isolated Lateral Bipolar-MOS Transistors Fabricated in Zone-Melting-Recrystallized Si Films on SiO2", Tsaur et al., IEEE Electron Device Letters, vol. EDL-4, No. 8, Aug. 1983, pp. 269-271.38"High-Endurance Ultra-Thin Tunnel Oxide in MONOS Device Structure for Dynamic Memory Application", Wann et al., IEEE Electron Device Letters, vol. 16, No. 11, Nov. 1995, pp. 491-493.39"High-Field Transport of Inversion-Layer Electrons and Holes Including Velocity Overshoot", Assaderaghi et al., IEEE Transactions on Electron Devices, vol. 44, No. 4, Apr. 1997, pp. 664-671.40"High-Performance Embedded SOI DRAM Architecture for the Low-Power Supply", Yamauchi et al., IEEE Journal of Solid-State Circuits, vol. 35, No. 8, Aug. 2000, pp. 1169-1178.41"Hot-Carrier Effects in Thin-Film Fully Depleted SOI MOSFET's", Ma et al., IEEE Electron Device Letters, vol. 15, No. 6, Jun. 1994, pp. 218-220.42"Hot-Carrier-Induced Degradation in Ultra-Thin-Film Fully-Depleted SOI MOSFETs", Yu et al., Solid-State Electronics, vol. 39, No. 12, 1996, pp. 1791-1794.43"In-Depth Analysis of Opposite Channel Based Charge Injection in SOI MOSFET's and Related Defect Creation and Annihilation", Sinha et al., Elsevier Science, Microelectronic Engineering 28, 1995, pp. 383-386.44"Interface Characterization of Fully-Depleted SOI MOSFET by a Subthreshold I-V Method", Yu et al., Proceedings 1994 IEEE International SOI Conference, Oct. 1994, pp. 63-64.45"Leakage Mechanism due to Floating Body and Countermeasure on Dynamic Retention Mode of SOI-DRAM", F. Morishita et al., Symposium on VLSI Technology Digest of Technical Papers, pp. 141-142, 1995.46"Low-Voltage Transient Bipolar Effect Induced by Dynamic Floating-Body Charging in PD/SOI MOSFETs", Pelella et al., Final Camera Ready Art, SOI Conference, Oct. 1995, 2 pages.47"Measurement of Transient Effects in SOI DRAM/SRAM Access Transistors", A. Wei. IEEE Electron Device Letters, vol. 17, No. 5, May 1996, pp. 193-195.48"Mechanisms of Charge Modulation in the Floating Body of Triple-Well NMOSFET Capacitor-less DRAMs", Villaret et al., Handout at Proceedings of INFOS 2003, Jun. 18-20, 2003, Barcelona, Spain (2 pages).49"Mechanisms of Charge Modulation in the Floating Body of Triple-Well nMOSFET Capacitor-less DRAMs", Villaret et al., Proceedings of the INFOS 2003, Insulating Films on Semiconductors, 13th Bi-annual Conference, Jun. 18-20, 2003, Barcelona (Spain), (4 pages).50"Memory Design Using a One-Transistor Gain Cell on SOI", Ohsawa et al., IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1510-1522.51"MOSFET Design Simplifies DRAM", P. Fazan, EE Times, May 14, 2002 (3 pages).52"Novel Capacitorless 1T-DRAM From Single-gate PD-SOI to Double-gate FinDRAM", ATIP Scoops, May 9, 2005, 9 pages.53"One of Application of SOI Memory Cell-Memory Array", Loncar et al., IEEE Proc. 22nd International Conference on Microelectronics (MIEL 2000), vol. 2, NIS, Serbia, May 14-17, 2000, pp. 455-458.54"Opposite Side Floating Gate SOI FLASH Memory Cell", Lin et al., IEEE, Mar. 2000, pp. 12-15.55"Programming and Erase with Floating-Body for High Density Low Voltage Flash EEPROM Fabricated on SOI Wafers", Chi et al., Proceedings 1995 IEEE International SOI Conference, Oct. 1995, pp. 129-130.56"Scalability Study on a Capacitorless 1T-DRAM: From Single-gate PD-SOI to Double-gate FINDRAM", Tanaka et al., 2004 IEEE, 4 pages.57"Silicon-On-Insulator Bipolar Transistors", Rodder et al., IEEE Electron Device Letters, vol. EDL-4, No. 6, Jun. 1983, pp. 193-195.58"Simulation of Floating Body Effect in SOI Circuits Using BSIM3SOI", Tu et al., Proceedings of Technical Papers (IEEE Cat No. 97TH8303), pp. 339-342.59"Soft-Error Characteristics in Bipolar Memory Cells with Small Critical Charge", Idei et al., IEEE Transactions on Electron Devices, vol. 38, No. 11, Nov. 1991, pp. 2465-2471.60"SOI (Silicon-on-Insulator) for High Speed Ultra Large Scale Integration", C. Hu, Jpn. J. Appl. Phys. vol. 33 (1994) pp. 365-369, Part 1, No. 1B, Jan. 1994.61"SOI MOSFET Design for All-Dimensional Scaling with Short Channel, Narrow Width and Ultra-thin FIlms", Chan et al., IEEE IEDM, 1995, pp. 631-634.62"SOI MOSFET on Low Cost SPIMOX Substrate", Iyer et al., IEEE IEDM, Sep. 1998, pp. 1001-1004.63"Source-Bias Dependent Charge Accumulation in P+ -Poly Gate SOI Dynamic Random Access Memory Cell Transistors", Sim et al., Jpn. J. Appl. Phys. vol. 37 (1998) pp. 1260-1263, Part 1, No. 3B, Mar. 1998.64"Studying the Impact of Gate Tunneling on Dynamic Behaviors of Partially-Depleted SOI CMOS Using BSIMPD", Su et al., IEEE Proceedings of the International Symposium on Quality Electronic Design (ISQED '02), Apr. 2002 (5 pages).65"Suppression of Parasitic Bipolar Action in Ultra-Thin-Film Fully-Depleted CMOS/SIMOX Devices by Ar-Ion Implantation into Source/Drain Regions", Ohno et al., IEEE Transactions on Electron Devices, vol. 45, No. 5, May 1998, pp. 1071-1076.66"The Multi-Stable Behaviour of SOI-NMOS Transistors at Low Temperatures", Tack et al., Proc. 1988 SOS/SOI Technology Workshop (Sea Palms Resort, St. Simons Island, GA, Oct. 1988), p. 78.67"The Multistable Charge Controlled Memory Effect in SOI Transistors at Low Temperatures", Tack et al., IEEE Workshop on Low Temperature Electronics, Aug. 7-8, 1989, University of Vermont, Burlington, pp. 137-141.68"The Multistable Charge-Controlled Memory Effect in SOI MOS Transistors at Low Temperatures", Tack et al., IEEE Transactions on Electron Devices, vol. 37, No. 5, May 1990, pp. 1373-1382.69"Toshiba's DRAM Cell Piggybacks on SOI Wafer", Y. Hara, EE Times, Jun. 2003.70"Triple-Wel nMOSFET Evaluated as a Capacitor-Less DRAM Cell for Nanoscale Low-Cost & High Density Applications", Villaret et al., Handout at Proceedings of 2003 Silicon Nanoelectronics Workshop, Jun. 8-9, 2003, Kyoto, Japan (2 pages).71dRAM Design Using the Taper-Isolated Dynamic RAM Cell, Leiss et al., IEEE Transactions on Electron Devices, vol. ED-29, No. 4, Apr. 1982, pp. 707-714.72FBC (Floating Body Cell) for Embedded DRAM on SOI, Inoh et al., 2003 Symposium on VLSI Circuits Digest of Technical Papers, Jun. 2003 (2 pages).73Hot-Carrier Effect in Ultra-Thin-Film (UTF) Fully-Depleted SOI MOSFET's, Yu et al., 54th Annual Device Research Conference Digest (Cat. No. 96TH8193), pp. 22-23.Referenced byCiting PatentFiling datePublication dateApplicantTitleUS8163581Apr 24, 2012Monolith IC 3DSemiconductor and optoelectronic devicesUS8169847Jun 30, 2009May 1, 2012Hynix Semiconductor Inc.Semiconductor memory apparatus and refresh control method of the sameUS8203148Jun 19, 2012Monolithic 3D Inc.Semiconductor device and structureUS8237228Sep 27, 2011Aug 7, 2012Monolithic 3D Inc.System comprising a semiconductor device and structureUS8258810Sep 30, 2010Sep 4, 2012Monolithic 3D Inc.3D semiconductor deviceUS8273610Sep 25, 2012Monolithic 3D Inc.Method of constructing a semiconductor device and structureUS8283215Oct 13, 2010Oct 9, 2012Monolithic 3D Inc.Semiconductor and optoelectronic devicesUS8294159Oct 23, 2012Monolithic 3D Inc.Method for fabrication of a semiconductor device and structureUS8298875Mar 6, 2011Oct 30, 2012Monolithic 3D Inc.Method for fabrication of a semiconductor device and structureUS8362482Jan 28, 2011Jan 29, 2013Monolithic 3D Inc.Semiconductor device and structureUS8362800Jan 29, 2013Monolithic 3D Inc.3D semiconductor device including field repairable logicsUS8373230Feb 12, 2013Monolithic 3D Inc.Method for fabrication of a semiconductor device and structureUS8373439Nov 7, 2010Feb 12, 2013Monolithic 3D Inc.3D semiconductor deviceUS8378494Feb 19, 2013Monolithic 3D Inc.Method for fabrication of a semiconductor device and structureUS8378715Aug 24, 2012Feb 19, 2013Monolithic 3D Inc.Method to construct systemsUS8379458Oct 13, 2010Feb 19, 2013Monolithic 3D Inc.Semiconductor device and structureUS8384426Apr 14, 2009Feb 26, 2013Monolithic 3D Inc.Semiconductor device and structureUS8395191Mar 12, 2013Monolithic 3D Inc.Semiconductor device and structureUS8405420Aug 19, 2010Mar 26, 2013Monolithic 3D Inc.System comprising a semiconductor device and structureUS8427200Nov 7, 2010Apr 23, 2013Monolithic 3D Inc.3D semiconductor deviceUS8440542May 14, 2013Monolithic 3D Inc.Semiconductor device and structureUS8450804Aug 10, 2012May 28, 2013Monolithic 3D Inc.Semiconductor device and structure for heat removalUS8461035Jun 11, 2013Monolithic 3D Inc.Method for fabrication of a semiconductor device and structureUS8476145Oct 13, 2010Jul 2, 2013Monolithic 3D Inc.Method of fabricating a semiconductor device and structureUS8492886Nov 22, 2010Jul 23, 2013Monolithic 3D Inc3D integrated circuit with logicUS8536023Nov 22, 2010Sep 17, 2013Monolithic 3D Inc.Method of manufacturing a semiconductor device and structureUS8541819Dec 9, 2010Sep 24, 2013Monolithic 3D Inc.Semiconductor device and structureUS8557632Apr 9, 2012Oct 15, 2013Monolithic 3D Inc.Method for fabrication of a semiconductor device and structureUS8574929Nov 16, 2012Nov 5, 2013Monolithic 3D Inc.Method to form a 3D semiconductor device and structureUS8581349May 2, 2011Nov 12, 2013Monolithic 3D Inc.3D memory semiconductor device and structureUS8642416Jun 28, 2011Feb 4, 2014Monolithic 3D Inc.Method of forming three dimensional integrated circuit devices using layer transfer techniqueUS8664042May 14, 2012Mar 4, 2014Monolithic 3D Inc.Method for fabrication of configurable systemsUS8669778May 2, 2011Mar 11, 2014Monolithic 3D Inc.Method for design and manufacturing of a 3D semiconductor deviceUS8674470Dec 22, 2012Mar 18, 2014Monolithic 3D Inc.Semiconductor device and structureUS8686428Nov 16, 2012Apr 1, 2014Monolithic 3D Inc.Semiconductor device and structureUS8687399Oct 2, 2011Apr 1, 2014Monolithic 3D Inc.Semiconductor device and structureUS8703597Apr 25, 2013Apr 22, 2014Monolithic 3D Inc.Method for fabrication of a semiconductor device and structureUS8709880Dec 8, 2011Apr 29, 2014Monolithic 3D IncMethod for fabrication of a semiconductor device and structureUS8742476Nov 27, 2012Jun 3, 2014Monolithic 3D Inc.Semiconductor device and structureUS8753913Mar 16, 2012Jun 17, 2014Monolithic 3D Inc.Method for fabricating novel semiconductor and optoelectronic devicesUS8754533Nov 18, 2010Jun 17, 2014Monolithic 3D Inc.Monolithic three-dimensional semiconductor device and structureUS8803206Apr 3, 2013Aug 12, 2014Monolithic 3D Inc.3D semiconductor device and structureUS8823122Mar 16, 2012Sep 2, 2014Monolithic 3D Inc.Semiconductor and optoelectronic devicesUS8836073Aug 6, 2013Sep 16, 2014Monolithic 3D Inc.Semiconductor device and structureUS8846463May 24, 2013Sep 30, 2014Monolithic 3D Inc.Method to construct a 3D semiconductor deviceUS8901613Mar 6, 2011Dec 2, 2014Monolithic 3D Inc.Semiconductor device and structure for heat removalUS8902663Mar 11, 2013Dec 2, 2014Monolithic 3D Inc.Method of maintaining a memory stateUS8907442Jun 8, 2012Dec 9, 2014Monolthic 3D Inc.System comprising a semiconductor device and structureUS8912052Jan 20, 2012Dec 16, 2014Monolithic 3D Inc.Semiconductor device and structureUS8921970Mar 5, 2014Dec 30, 2014Monolithic 3D IncSemiconductor device and structureUS8956959Sep 27, 2011Feb 17, 2015Monolithic 3D Inc.Method of manufacturing a semiconductor device with two monocrystalline layersUS8975670Jul 22, 2012Mar 10, 2015Monolithic 3D Inc.Semiconductor device and structure for heat removalUS8987079Nov 21, 2012Mar 24, 2015Monolithic 3D Inc.Method for developing a custom deviceUS8994404Mar 12, 2013Mar 31, 2015Monolithic 3D Inc.Semiconductor device and structureUS9000557Mar 17, 2012Apr 7, 2015Zvi Or-BachSemiconductor device and structureUS9029173Oct 18, 2011May 12, 2015Monolithic 3D Inc.Method for fabrication of a semiconductor device and structureUS9030858Sep 23, 2012May 12, 2015Monolithic 3D Inc.Semiconductor device and structureUS9099424Apr 24, 2013Aug 4, 2015Monolithic 3D Inc.Semiconductor system, device and structure with heat removalUS9099526Oct 2, 2011Aug 4, 2015Monolithic 3D Inc.Integrated circuit device and structureUS9117749Mar 15, 2013Aug 25, 2015Monolithic 3D Inc.Semiconductor device and structureUS9136153Jun 8, 2012Sep 15, 2015Monolithic 3D Inc.3D semiconductor device and structure with back-biasUS9197804Oct 14, 2011Nov 24, 2015Monolithic 3D Inc.Semiconductor and optoelectronic devicesUS9219005Sep 20, 2012Dec 22, 2015Monolithic 3D Inc.Semiconductor system and deviceUS9252134Nov 14, 2014Feb 2, 2016Monolithic 3D Inc.Semiconductor device and structureUS9305867Aug 28, 2014Apr 5, 2016Monolithic 3D Inc.Semiconductor devices and structuresUS9385058Mar 14, 2013Jul 5, 2016Monolithic 3D Inc.Semiconductor device and structureUS9406670Oct 15, 2014Aug 2, 2016Monolithic 3D Inc.System comprising a semiconductor device and structureUS9412645Mar 7, 2014Aug 9, 2016Monolithic 3D Inc.Semiconductor devices and structuresUS9419031Aug 18, 2014Aug 16, 2016Monolithic 3D Inc.Semiconductor and optoelectronic devicesUS20100260003 *Jun 30, 2009Oct 14, 2010Young Hoon OhSemiconductor memory apparatus and refresh control method of the same* Cited by examinerClassifications U.S. Classification365/210.1, 365/225.7International ClassificationG11C7/02Cooperative ClassificationG11C11/4099, G11C7/14European ClassificationG11C7/14, G11C11/4099Legal EventsDateCodeEventDescriptionFeb 17, 2011ASAssignmentOwner name: MICRON TECHNOLOGY, INC., IDAHOFree format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INNOVATIVE SILICON ISI S.A.;REEL/FRAME:025850/0798Effective date: 20101209Aug 8, 2012FPAYFee paymentYear of fee payment: 4May 12, 2016ASAssignmentOwner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENFree format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001Effective date: 20160426Jun 2, 2016ASAssignmentOwner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERALFree format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001Effective date: 20160426RotateOriginal ImageGoogle Home - Sitemap - USPTO Bulk Downloads - Privacy Policy - Terms of Service - About Google Patents - Send FeedbackData provided by IFI CLAIMS Patent Services

value: This website is a search engine provided by Google. Handling over 3.5 billion searches per day, it has a 92% share of the global search engine market.


text:
Moneytown with Prince Paul: Reviews and details on washingtonpost.com
Homepage Today's Paper Homepage Post TV Politics Opinions Local Sports National World Business Tech Lifestyle Entertainment Classifieds Jobs Real Estate Events GoingOutGuide %09Bars+%26+Clubs Username Sign in Subscribe: Home Delivery | Digital Moneytown with Prince Paul
Moneytown with Prince Paul
DJ Nitekrawler hosts hip-hop icon behind the decks at his rare soul and funk party.
In its golden age, lots of hip-hop drew from a standardized universe of sample sources, but DJ and producer Prince Paul wanted to sample Steely Dan and the Turtles instead of James Brown. His crate-digging sense led to a creative breakthrough as the prime sonic architect of De La Soul's "3 Feet High and Rising." From the recording of the first hip-hopera ("A Prince Among Thieves") to his collaborations with Dan the Automator, the method to Prince Paul's madness always bore fingerprints of a DJ flipping the odd bits in his vinyl collection into new contexts. As tonight's guest at DC9 for Moneytown -- one of D.C.'s popular rare groove dance parties -- Prince Paul gets free rein to get back into full DJ mode.-- Rhome Anderson (August 2009)

value: This website is an American daily newspaper published in Washington, D.C. It is the most-widely circulated newspaper within the Washington metropolitan area, and has a large national audience. Daily broadsheet editions are printed for D.C., Maryland, and Virginia.


text:
Still time to get city aid for last winter's fuel bills - The Washington Post
Still time to get city aid for last winter's fuel bills
Low-income D.C. residents who are in a financial squeeze because of unusually high utility bills during last winter's severe weather still have 10 more days to apply for relief from the city government under a special federally funded program.
The city has already received nearly 2,000 requests for help through the program. The deadline for applications to be received is Friday, August 26. The program, administered by the D.C. office of emergency preparedness, will decide by Aug. 31 how to disburse the $980,000 it has to give out.
Eligibility for the program is limited on the basis of income and family size. The individual income ceiling is $3,713, while the ceiling is $7,713 for a family of four and $9,713 for a family of six. The ceiling increases $960 for each family member more than six.
Persons who can receive assistance are those whose utilities - gas, oil or electric - have been cut off or are in danger of being cut off because of unpaid bills, in which case a one-time payment to the energy supplier of up to $250 may be made on behalf of the family.
Persons who can prove dire financial need because they paid unusually large utility bills are eligible for a one-time payment of up to $50 to the household and the balance of the $250 maximum to the energy supplier as a credit for future service.
Assistance is limited will be given to persons 65 and older. Information about the program can be obtained by calling 629-5151.


text:
Rs 18-lakh heist: Robbers uproot ATM, load it on jeep and disappear | punjab | chandigarh | Hindustan Times
Rs 18-lakh heist: Robbers uproot ATM, load it on jeep and disappear
Even as the city is fast getting a not-so-welcome name for snatchings, its surroundings are also not that safe. Four unidentified miscreants with covered faces cut open the shutter of a Punjab National Bank (PNB) ATM kiosk at Dhapar, 20 km from the city, on national highway-21 near Lalru, around 1.30am on Sunday, before uprooting the machine that contained Rs 18 lakh and making off with it.
punjab Updated: Oct 17, 2016 12:48 IST
The point to which officials are gesturing had the ATM affixed to it. (HT Photo)
CCTV footage shows that a Jeep, a vehicle open from the rear, was used in the crime and that the miscreants stayed inside the kiosk for around 15 minutes. Police sources said the accused went about the heist in a quiet manner and no one around the crime site reported hearing any noise or any suspicious movement.
However, tyre traces have been found outside the kiosk and the police are scanning CCTV footage.
Investigating officer ASI Shamsher Singh said, “We have registered a case of robbery and are scanning the CCTV footage for clues.” SAS Nagar SSP Gurpreet Singh Bhullar said the role of bank officials was not ruled out.
February 16, 2016: Four miscreants unscrewed an ATM machine of Central Bank of India at Bhabat village in Zirakpur. They uprooted the machine using iron chains tied to a Mahindra Thar SUV, bundled it into the same vehicle and fled. A few hours later, cops recovered the ATM at a deserted spot. No headway has been made.
April 30, 2013: Unidentified thieves looted an unguarded SBI kiosk in Chunabhatti in Chandimandir and fled with Rs 15 lakh.
July 20, 2013: Robbers make an unsuccessful bid to loot a State Bank of India ATM in Sector 26. The machine had Rs 17.9 lakh.
First Published: Oct 17, 2016 12:28 IST

value: This website is an Indian English-language daily newspaper introduced and founded in 1924 by Sunder Singh Lyallpuri, founder-father of the Akali movement and the Shiromani Akali Dal in the Punjab Province. It played integral roles in the Indian independence movement as a nationalist daily.


text:
Arginine vasopressin - definition of Arginine vasopressin by The Free Dictionary
https://www.thefreedictionary.com/Arginine+vasopressin
Dictionary, Encyclopedia and Thesaurus - The Free Dictionary 10,382,594,437 visitors served
6) Also unknown were the non-osmotic stimuli to arginine vasopressin secretion, which facilitated fluid retention in these two athletes.
Subsequent studies in marathon runners with EAH-induced encephalopathy including two cases of fatal cerebral edema demonstrated euvolemia with non-osmotic secretion of arginine vasopressin (AVP).
Effects of ethanol on plasma chloroquine, arginine vasopressin (AVP) concentrations and renal hydro-electrolyte handling in the rat.
1) It is well documented that nicotine may play a role in the nonosmotic release of plasma arginine vasopressin (AVP) from the posterior pituitary.
neuropeptides), such as brain-derived neurotrophic factor (BDNF) and arginine vasopressin (AVP).
Cyst formation in the kidney has been shown to be dependent on binding of a hormone, arginine vasopressin, to the V2 receptor.
Copeptin, a glycoprotein from the C-terminal fragment of the arginine vasopressin prohormone, is cosecreted with arginine vasopressin from the neurohypophysis.

value: This website is an American online dictionary and encyclopedia that aggregates information from various sources.


text:
Surpise at Dubai airport: Sony Alpha / Nex E-mount (APS-C) Talk Forum: Digital Photography Review
Surpise at Dubai airport
RPHiggins
I've stopped looking at cameras at Dubai's airport as it is normally cheaper to buy in the UK, but today they had the 5N twin lens kit for £550 + bag + 4gb card. Seems a bargain so I bought one! Reply to thread
Surpise at Dubai airport RPHiggins
Re: Surpise at Dubai airport RPHiggins
Re: Surpise at Dubai airport Daern's Instant Fortress
Re: Surpise at Dubai airport Rawfed
Top threads in this forum206300 Rolling Shutter Issue18issue using flashing when E18-105 lens mounted11Bought a mint NEX 7, Part Two11Focal length gap issue between two Sony lenses on A63009Filters? Needed? Worthwhile for fancy one or is a cheap on ok?8Sony a6300 with 18-50 lens, how to zoom out?7Advice on second camera69/26 - The Critters in My Yard (FE70-300)6If I shoot on "Fine" does that help with a subpar lens?6A6300 vs M5616-50 kit vs 24mm 1.85Early morning encounter with a young roe buck4Monk Park, A6000 + 70300G4Back to reality3On the first day of Autumn3Can LED for Timer be turned off on a6300?2E-mount fisheyes (for APS-C)2Tamron 18-200 on a6300?1A6300 purple shadows?1sony a5100 overheating causing terrible video quality
Top posters in this forum20veroman19zackiedawg19snapa18skanter17rjjr16PC Wheeler16mcslsk16BBQue13sportyaccordy12davect0112holin11cxsparc11VicPhantom10hawk1510CeleryBeats9WryCuda9val18missingendpoint8Dirk W8rotarianalanfca

value: This website is a website about digital cameras and digital photography, established in November 1998. The website provides comprehensive reviews of digital cameras, lenses and accessories, buying guides, user reviews, and forums for individual cameras, as well as general photography forums.


text:
Farinelli Construction Inc	Save Photo Farinelli Construction Inc	Save Photo Max Crosby Construction	Save Photo Stairs
Tim Cuppett Architects	Save Photo Brennan + Company Architects	Save Photo Redbud Custom Homes	Save Photo Sign Up to comment	Embed photo

value: This website is an American website, online community and software for architecture; interior design and decorating; landscape design and home improvement. It was founded in 2009 and is based in Palo Alto, California.


text:
Detached house for sale in Be Bold, Bold Street, Liverpool, L1
www.rightmove.co.uk/property/74221858
Premier Central Location ? In sought after L1
6% Yield assured for 5 years ? Up to £38,000 over term
BE Bold is a new concept in high quality city living, designed to capitalise on Liverpool's fantastic growth. Providing on-site co-working facilities and communal gardens with luxurious apartment finishes, this development of just 22 units will cater to innovators and creators looking for a community to live in and one to contribute towards.
• Toledo two seat sofa
• Oslo coffee table
• Wellington dining table
• 2x Sophia dining chairs
• Graphene double bed frame
• Monaco bedroom set
To view this media, please visit the on-line version of this page at www.rightmove.co.uk/new-homes-for-sale/property-74221858.html?premiumA=true
Liverpool Central (0.0 mi)
Disclaimer - Property reference 9902255. The information displayed about this property comprises a property advertisement. Rightmove.co.uk makes no warranty as to the accuracy or completeness of the advertisement or any linked or associated information, and Rightmove has no control over the content. This property advertisement does not constitute property particulars. The information is provided and maintained by Property Eagle, Surrey. Please contact the selling agent or developer directly to obtain any information which may be available under the terms of The Energy Performance of Buildings (Certificates and Inspections) (England and Wales) Regulations 2007 or the Home Report if in relation to a residential property in Scotland.

value: This website is a UK-based company that runs rightmove.co.uk, the UK's largest online real estate portal and property website. It is listed on the London Stock Exchange and is a constituent of the FTSE 100 Index.


text:
HNA’s $1.4 Billion Gategroup Offer Short in Initial Count - Bloomberg
Americas+1 212 318 2000EMEA+44 20 7330 7500Asia Pacific+65 6212 1000 MENU Homepage Markets Stocks Currencies Commodities Rates + Bonds Economics Magazine Benchmark Watchlist Economic Calendar Tech U.S. Global Startups Bloomberg Technology TV Gadgets With Gurman Digital Defense Studio 1.0 Focus On: Infrastructure Pursuits Cars & Bikes Style & Grooming Spend Watches & Gadgets Food & Drinks Travel Real Estate Art & Design Brilliant Ideas Politics Global Risk Briefing How We’ll Know if Trump Is Making America Great Again Tracking Trump’s Web of Conflicts GOP’s Health Plan: Tracking Key Changes One Amendment at a Time Kim Jong Un’s Big Nuclear Push Is Closing In on America Opinion View Gadfly Businessweek Subscribe Cover Stories Opening Remarks Etc Features 85th Anniversary Issue Behind The Cover More Climate Changed Video Series: Ventures Graphics Billionaires Game Plan Small Business Personal Finance Inspire GO The David Rubenstein Show Sponsored Content Bloomberg About The Company Sign In Sign In Subscribe HNA’s $1.4 Billion Gategroup Offer Short in Initial Count
, Crystal Tse
July 4, 2016, 2:40 AM EDT
July 4, 2016, 7:31 AM EDT
Gategroup shareholders tender 61.3% shares in initial period
HNA said in April deal contingent on getting at least 67%
HNA Group Co.’s plan to acquire the world’s second-biggest airline caterer in a 1.4 billion-franc ($1.4 billion) deal fell short of a target the Chinese conglomerate was seeking to garner in a preliminary count.Only 61.3 percent of Gategroup Holding AG’s shareholders tendered their stock in the initial acceptance period that ended July 1, HNA said in a statement Monday. In April, HNA said the deal for the Kloten, Switzerland-based company required a 67 percent buy-in. The tally was preliminary and the final count will be published Thursday, HNA said.The airlines-to-supermarkets conglomerate, based in the island of Hainan and controlled by Chinese billionaire Chen Feng, declined to comment further. Inflight caterers are struggling with a tougher operating environment as consolidation in Europe and the U.S. boosts carriers’ bargaining power, and a switch to low-cost flights means fewer passengers take meals.
The final results of the offer are due to be released Thursday. If HNA fails to secure the 67 percent sought, it can walk away from the deal or drop the condition and extend the offer period through July 21, said Dagmara Robinson, a spokeswoman for Gategroup, citing the deal’s prospectus.“We believe the offering will go through,” said Pascal Furger, an analyst at Bank Vontobel AG in Zurich.Unanimous SupportHNA intended to delist Gategroup upon completion of the public tender offer, according to its April statement. The Swiss company’s directors unanimously supported the offer, according to that statement.
The Chinese group offered Gategroup 53 francs a share plus a previously declared 30 centimes a share dividend. Shares of the Swiss company declined 1.7 percent to 51.20 francs on Monday, giving it a market valuation of 1.4 billion francs.Gategroup had a loss of 63.4 million francs on sales of 3 billion francs last year, when the company said it would cut 300 jobs in locations such as Zurich and London.
The caterer’s 24.5 percent negative return on equity compared with a plus 10.1 percent at Hainan Airlines Co., HNA’s flagship carrier.With airlines increasingly outsourcing non-core activities, some caterers are seeking to sell out. Air France-KLM Group said in May it’s in talks with HNA for sale of 49.99 percent of Servair and transfer of operational control for 475 million euros ($529 million).

value: This website is an international news agency headquartered in New York City and a division of Bloomberg L.P. Content produced by Bloomberg News is disseminated through Bloomberg Terminals, Bloomberg Television, Bloomberg Radio, Bloomberg Businessweek, Bloomberg Markets, Bloomberg.com, and Bloomberg's mobile platforms. Since 2015, John Micklethwait has served as editor-in-chief.


text:
American Electric Power Co. Settles Historic Clean Air Act Lawsuit with Feds, Agrees to Pay $4.6 Billion in Upgrades | Fox News
American Electric Power Co. Settles Historic Clean Air Act Lawsuit with Feds, Agrees to Pay $4.6 Billion in Upgrades
WASHINGTON – A big power company accused of spreading smog and acid rain across a dozen states agreed Tuesday to pay at least $4.6 billion to cut chemical emissions in what the government called the largest environmental settlement in federal history.
The agreement with American Electric Power Co. ends an eight-year legal battle over reducing smokestack pollution that drifted across Northeast and mid-Atlantic states, chewing away at mountain ranges, bays and national landmarks.
AEP, based on Columbus, Ohio, maintains it never violated Clean Air Act rules to curb emissions, and had already spent or planned to pay $5.1 billion on scrubbers and other equipment to reduce its pollution.
"Plans change," said acting Assistant Attorney General Ron Tenpas, announcing the settlement filed in U.S. District Court in Columbus, where a trial against AEP originally was scheduled to begin Tuesday. "And obviously there is a big difference between a company saying it has plans to do something in the future and a company being bound by an order of the court to take those steps."
Failure to comply with the settlement could result in daily penalties of hundreds of thousands of dollars, government attorneys said. Additionally, AEP must pay a $15 million civil fine and $60 million in cleanup and mitigation costs to help heal polluted land in the Shenandoah National Park and waterways including the Chesapeake Bay.
In all, the costs and civil fines will far exceed any company payout in an environmental case, the attorneys said. The 1989 Exxon Valdez oil spill, by contrast, yielded $1 billion in restoration and restitution costs, although Exxon Mobil Corp. estimates it has so far spent $3.5 billion and faces an additional $2.5 billion in criminal penalties.
The case against AEP began in 1999 when eight states and about a dozen environmental groups joined the Environmental Protection Agency's crackdown on energy companies accused of rebuilding coal-fired power plants without installing pollution controls as required. In states like New York, officials complained that acid raid linked to sulfates and nitrates from coal-fired plants were eating away at landmarks, including the Statue of Liberty.
AEP has more than 5 million customers in 11 states. It has countered that the work in at least some of its plants was routine maintenance that didn't fall under federal requirements for pollution controls.
In a statement Tuesday, chief executive officer Michael G. Morris said the company still believes that, noting that the settlement did not find AEP guilty of violating the Clean Air Act. "But we have also said that we would be willing to consider ways to reasonably resolve these issues," he said.
"While we would have preferred that the agreement not include a civil penalty -- a position we argued vigorously during our discussions with the plaintiffs -- this settlement is an excellent outcome for our shareholders," he said.
AEP said it has paid nearly $1.6 billion since 2004 on equipment to cut emission in coal-fired plants in Kentucky, Ohio, Virginia and West Virginia and will be spending an additional $1.6 billion for environmental controls in two more plants. Both costs are part of the company's $5.1 billion plan reduce the emissions of its eastern region by 2010.
The states involved in the lawsuit were: Connecticut, Maryland, Massachusetts, New Hampshire, New Jersey, New York, Rhode Island and Vermont. Connecticut Attorney General Richard Blumenthal called the settlement "huge and historic."
"Clean air enforcement is alive and well despite Bush administration efforts to gut the Clean Air Act," said Blumenthal, a Democrat.
In all, 13 environmental groups joined the lawsuit as well. They included the Sierra Club, whose executive director on Tuesday accused AEP of for years evading the law.
"The massive reductions in smog, fine soot and acid rain from these plants will profoundly benefit both public health and the environment, said Sierra Club executive director Carl Pope.
In all, the government brought eight lawsuits against polluters accused of violating the Clean Air Act. Four are still ongoing, and AEP was considered the largest polluter of the bunch, government attorneys said. Tuesday's settlement will reduce pollution by 1.6 billion pounds each year through 2018, said EPA assistant administrator Grant Nakayama. By contrast, government enforcement efforts has led to emissions reductions of about one billion pounds or less annually over the last three years, he said.
The crackdown should also lead savings of an estimated $32 billion in annual health costs to treat lung and respiratory problems caused by the pollution, Nakayama said.
"That is just huge when you talk about the amount of emission reduction," he said.

value: This website is an American multinational conservative cable news television channel based in New York City. It is owned by Fox News Media, which itself is owned by the Fox Corporation.


text:
Book Lindö Hotell & Konferens, Vallentuna, Sweden - Hotels.comEnglish (United States)Book online or call 800-246-8357This call is free. 24 hours a day; 7 days a week.HotelsHotel DealsPackages & FlightsGroupsHotels.com® RewardsGift CardsCustomer ServiceYour bookingsHelpWebsite feedbackReview a hotelSign in & AccountSign inCreate an accountYour bookingsSaved hotelsHotelsSweden HotelsVallentuna HotelsLindö Hotell & KonferensAll hotels in Vallentuna, Sweden1 room, 2 adultsDestination, hotel, landmark or addressCheck inCheck out Rooms123456789+Room 1:Adults12345678Aged 18+Children01230-17Age at check in:Child 1:-?-<11234567891011121314151617SearchYou can collect Hotels.com® Rewards nights hereLindö Hotell & Konferens, Vallentuna3.5 starsLindövägen 1, Vallentuna, 186 92, Sweden, 800-491-6126Lowest price$105$84available on 02/08/16Price may be available on other datesBest Price GuaranteeBest Price Guarantee on hotel bookings. If you find a better price on exactly the same stay elsewhere we’ll match itJump to:OverviewRoom choicesMapReviewsHotel informationGuestroomGuestroomGuestroomGuestroomGuestroomGuestroomGuestroomBalconyBathroomIndoor Spa TubIndoor Spa TubDiningRestaurantHotel BarHotel BarHallwayMeeting FacilityProperty GroundsProperty GroundsHotel FrontHotel FrontHotel FrontHotel FrontBalcony View[1/25]Flag this image3.5-star hotel in Vallentuna with 3 indoor pools, golf course Free buffet breakfast, free WiFi, and free parking Main amenities63 guestroomsGolf courseRestaurant and bar/lounge3 indoor pools and 3 spa tubs2 outdoor tennis courtsConference centerTerraceDaily housekeepingGardenConference spaceLimited hour front deskWhat’s aroundLindo Golf Club (0 mi / 0 km)Vallentuna Church (2.4 mi / 3.9 km)Wasby Golf Club (4.3 mi / 6.9 km)Jarlabanke Runestones (4.9 mi / 8 km)Taby Golf Club (5.3 mi / 8.5 km)See mapGood3.9 / 5LocationComfortRoomBreakfastThe hotel sits on a beautiful golf course. Amazing staff. Pretty expensive, but good food…Sep 14, 2015Pluses: beautiful countryside in a suburbian area, perfectly firm bedsAug 9, 2013See all 88 Hotels.com reviewsTripAdvisor Traveller Rating: 4From 14 reviewsTripAdvisor Traveller RatingEmailSaveShareHotels.com® RewardsBook this hotel and collect nights after your stayEnter dates to check pricesHotel Info: 866-539-8117 from $84Destination, hotel, landmark or addressCheck inCheck out Rooms123456789+Room 1:Adults12345678Aged 18+Children01230-17Age at check in:Child 1:-?-<11234567891011121314151617Check availability Deluxe RoomStandard SuperiorDeluxe RoomPremium RoomDeluxe Room (Single occupancy)Standard Superior (Single occupancy)Check availability Jump to:OverviewRoom choicesMapReviewsHotel information↑ Back to topAlso popular with travelers from the USASee all hotels in VallentunaList viewMap viewSee all hotels in VallentunaAt a glanceKey factsHotel sizeThis hotel has 63 roomsThis hotel is arranged over 3 floorsArriving/leavingCheck-in time 3 PM-9 PMCheck-out time is 11 AMThe front desk is open daily from 7 AM - 9 PMIf you are planning to arrive after 9 PM please contact the property in advance using the information on the booking confirmation. Guests planning to arrive after 7 PM must contact this property in advance to arrange check-in. Please contact the office using the information on the reservation confirmation received after booking.
RV/bus/truck parking * See mapPoliciesPet-friendly rooms can be requested by contacting the property at the number on the booking confirmation. Optional extrasLate check-out can be arranged for an extra charge of SEK 200RV/bus/truck parking is available for an extra chargeRollaway beds are available for SEK 375 per dayCribs/Infant beds are available for an extra chargePets are allowed for an extra charge of SEK 400 per accommodation, per stayNearby Three Star Vallentuna hotelsConnect Hotel Arlanda3 starsGood3.9 / 5From $57Rosersbergs Slottshotell3.5 starsGood3.8 / 5From $105Good Morning Arlanda3 starsExcellent4.2 / 5From $70Part-Time Home Rotebro3 starsGood3.5 / 5From $86See more Three Star Vallentuna hotelsIn the hotelFood and drinkFree buffet breakfast dailyRestaurant Bar/lounge Things to doNumber of indoor pools - 3Golf course on siteOutdoor tennis courts 2Number of spa tubs - 3SaunaGolf lessons on siteGolf driving range on siteGolfing on siteRacquetball/squash on siteWorking awayNumber of meeting rooms - 6Conference spaceMeeting rooms 6Conference centerServicesFront desk (limited hours)FacilitiesNumber of buildings/towers - 2Year Built 2011Elevator/liftDesignated smoking areasGardenTerraceIn the roomThings to enjoyBalcony or patioSeparate sitting areaFreshen upPrivate bathroomShower onlyHair dryerBe entertainedFlat-screen TV Cable TV channels Stay connectedFree WiFiFood and drinkRefrigeratorMoreDaily housekeepingTop Vallentuna hotelsSecond Home Apartments Guldgrand3.5 starsOutstanding5.0 / 5Residence Perseus Apartments4 starsOutstanding5.0 / 5Hotel Rival4 starsOutstanding4.7 / 5From $187Grand Hôtel Stockholm5 starsOutstanding4.7 / 5From $180$180Recently reviewed hotels in VallentunaHTL Kungsgatan3.5 starsExcellent4.2 / 5From $95"The hotel was very nice with great common spaces but the room I stayed in was very small, below ground level and did not have windows."Jan 30, 2016Berns Hotel4.5 starsGood3.9 / 5From $159$154"Nice, small and upscale hotel in a great area. Small but charming rolm."Jan 30, 2016Motel L3 starsExcellent4.4 / 5From $69"The stay was good but the only thing that I really needed was a refrigerator I have a two year old I needed to store her milk. That was the only inconvenience for my family. Also…"Jan 30, 2016HTL Upplandsgatan3.5 starsExcellent4.2 / 5From $95"HTL is a super efficient hotel that is conveniently located and has a very helpful and welcoming staff"Jan 29, 2016Nearby hotelsScandic Upplands Väsby3.5 starsExcellent4.0 / 5From $94Såstaholm Hotel & Konferens4 starsExcellent4.4 / 5From $126$107Scandic Infra City3.5 starsExcellent4.0 / 5From $100Brook Hotels Arlanda4 starsOutstanding4.6 / 5From $100Jump to:OverviewRoom choicesMapReviewsHotel information↑ Back to topLindö Hotell & Konferens, Vallentuna’s small printPoliciesPet-friendly rooms can be requested by contacting the property at the number on the booking confirmation. Optional extrasLate check-out can be arranged for an extra charge of SEK 200RV/bus/truck parking is available for an extra chargeRollaway beds are available for SEK 375 per dayCribs/Infant beds are available for an extra chargePets are allowed for an extra charge of SEK 400 per accommodation, per stayWe have included all charges provided to us by this hotel. However, charges can vary, for example, based on length of stay or the room you book.Lindö Hotell & Konferens, VallentunaIs the description of this hotel not correct? Tell usJump to:OverviewRoom choicesMapReviewsHotel information↑ Back to topChoose one of the following to unlock Secret Prices and pay less on select hotels.EmailSign up for our latest offersHotels.com appDownload the app and book on the goHotels.com® RewardsJoin now to collect 10 nights, get 1 free*Top DestinationsHotels in New YorkHotels in Las VegasHotels in ChicagoHotels in San FranciscoHotels in WashingtonHotels in BostonHotels in San DiegoHotels in OrlandoHotels in LondonHotels in New OrleansHotels in Los AngelesHotels in San AntonioHotels in ParisHotels in SeattleHotels in AtlantaHotels in PhiladelphiaHotels in AustinHotels in Atlantic CityHotels in RomeHotels in Myrtle BeachHotels in DallasHotels in HoustonHotels in DenverHotels in MiamiCustomer ServiceYour bookingsFAQsContact usWebsite feedbackReview a hotelFor Suppliers, Affiliates and the MediaAdd HotelAffiliate with usPrivate LabelPromote with UsTravel AgentsPress OfficeUser Terms and Privacy PolicyTerms & ConditionsPrivacy PolicyCookie PolicyAbout our adsAbout UsTravel GuidesTop 50 CitiesAll countriesAll hotelsSite index© 2016 Hotels.com, L.P. All rights reserved.Hotels.com and the Hotels.com logo are trademarks or registered trademarks of Hotels.com, LP in the U.S. and/or other countries. All other trademarks are property of their respective owners.* Learn more about Hotels.com® RewardsABOUT SSL CERTIFICATES

value: This website is a website for booking hotel rooms online and by telephone. The company has 85 websites in 34 languages, and lists over 325,000 hotels in approximately 19,000 locations.


text:
Cybersprint BV: Company Profile - Bloomberg
Cybersprint BV
Cybersprint B.V. designs and develops software solutions. The Company offers real time monitoring, hack resolution, and related security solutions. Cybersprint serves customers in the Netherlands.
Den Haag, 2595AN
Phone: 31-20-520-7459
Web url: www.cybersprint.nl


text: _.Kj.prototype.Ae=function(){var a=new gj;this.H=a;var b=_.Rh.Cb();b.kb=!0;this.R();b.Pa=a;_.mfa(b);a.Za=b;b=_.Of("Im6cmf").Na()+"/jserror";$ha(b);b=_.Zd(_.Of("cfb2h").Na());kj.buildLabel=b;if(Jj)for(var b=Jj.H,c=0;c<_.Ij.length;c++)b.push(_.Ij[c]);var b=window,d,c=new Ifa,e=b||window,f=e.document.documentElement,g=new Wfa(f);a:{for(var l=0;lKaren L. Wilfong - Google+Press question mark to see available shortcut keysHomeCollectionsJoin Google+Send FeedbackHelpRegionPrivacy Policy - Terms of Service - Maps Terms©2017 GoogleSearchSign inAboutSearchSign inKaren L. Wilfong25 followers - I am a lifelong learner, prefer reading, research and the most efficient way strategically to solve problems making a meaningful impact. I am flexible and adaptable and have always received stellar reviews. I am a deep thinker, therefore cannot let go of a problem until I can realuze a viable solution.I am a lifelong learner, prefer reading, research and the most efficient way strategically to solve problems making a meaningful impact. I am flexible and adaptable and have always received stellar reviews. I am a deep thinker, therefore cannot let go of a problem until I can realuze a viable solution.25 followersAboutKaren L.'s interestsView allEportfolio Www.klwilfong.weebly.comKaren L. WilfongFollowClassroom Website Www.mrswilfong.weebly.comKaren L. WilfongFollowBlog http://kwilfong.blogspot.com/?m=1Karen L. WilfongFolloweLearning Meets Design177 MembersJoinKaren L.'s posts Post has attachmentKaren L. WilfongPublicJun 24, 20155 Helpful Job Board Tricks, So You Can Stop Aimlessly Browsing and Start Finding Jobsthemuse.com no plus ones no comments no shares Post has attachmentKaren L. WilfongPublicJun 23, 20158th Grade Language Arts-Thematic Unitsites.google.com no plus ones no comments no shares Post has attachmentKaren L. WilfongPublicJun 22, 2015Group VS powerpoint- group 3 Jalambo, McGuire, Wilfong no plus ones no comments no shares Post has attachmentKaren L. WilfongPublicJun 19, 2015 no plus ones no comments no shares Post has attachmentKaren L. WilfongPublicApr 19, 2015School Aid ActAfter reading about, and watching the video regarding the requirements of the revised school code, the first potential "pitfall" I see is quality control. It states that the school must provide a course of appropriate instruction and rigor, the the school i...School Aid Actkwilfong.blogspot.com no plus ones no comments no shares Post has attachmentKaren L. WilfongPublicApr 11, 2015Virtual Schooling Follow upTo follow up on last weeks' post, I am reflecting on the posted prompts Would you have appreciated the opportunity to take online courses when you were in school? I would have appreciated the opportunity to go to take online courses. I went to a high school...Virtual Schooling Follow upkwilfong.blogspot.com no plus ones no comments no shares Post has attachmentKaren L. WilfongPublicApr 6, 2015Virtual Schooling; Myth VS. FactsAfter viewing the video posted to the weeks content. the first thing that surprised me is the law in the state of Michigan pertaining to financial responsibility. I had no idea that virtual schooling providers were independent of a school district and that ...Virtual Schooling; Myth VS. Factskwilfong.blogspot.com no plus ones no comments no shares Post has attachmentKaren L. WilfongPublicApr 5, 2015Virtual Schooling, what do I know?I will admit, I do not know a whole lot about complete immersion in a completely online format as an instructor. As a student, I have had a lot of experience. Before my current teaching position, I worked for a publishing company in the digital installation...Virtual Schooling, what do I know?kwilfong.blogspot.com no plus ones no comments no shares Post has attachmentKaren L. WilfongPublicMar 8, 201513 Great Twitter Chats Every Educator Should Check Out -- THE Journalthejournal.com no plus ones no comments no shares Post has attachmentKaren L. WilfongPublicMar 2, 2015Reflections on Wikipedia and YoutubeReflections on Wikipedia and Youtubekwilfong.blogspot.com no plus ones no comments no sharesLooks like you've reached the endLooks like you've reached the endUnable to load more. RetryWait while more posts are being loaded

value: This website .


text: _.Kj.prototype.Ae=function(){var a=new gj;this.H=a;var b=_.Rh.Cb();b.kb=!0;this.R();b.Pa=a;_.mfa(b);a.Za=b;b=_.Of("Im6cmf").Na()+"/jserror";$ha(b);b=_.Zd(_.Of("cfb2h").Na());kj.buildLabel=b;if(Jj)for(var b=Jj.H,c=0;c<_.Ij.length;c++)b.push(_.Ij[c]);var b=window,d,c=new Ifa,e=b||window,f=e.document.documentElement,g=new Wfa(f);a:{for(var l=0;lYes, we drove the new 2013 Audi R8. Here's what you need to know. Press question mark to see available shortcut keysHomeCollectionsJoin Google+Send FeedbackHelpRegionPrivacy Policy - Terms of Service - Maps Terms©2017 GoogleSearchSign inMotor AuthorityPublicNov 08, 2012Yes, we drove the new 2013 Audi R8. Here's what you need to know. 2013 Audi R8, V10 Spyder, And V10 Plus: First Drivebit.ly one plus one 1 no comments one share 1 Shared publicly•View activity


text:
Silver Blinds Design Ideas, Pictures, Remodel and Decor
"silver blinds"
Find out if your remodeling dreams fit your budget reality.Try the Real Cost Finder 57,553 silver blinds Home Design Photos
Ideabooks1,134	Questions8	Gold lights with silver... BlindsIsland color — sarahtkrombolz Embed
$54.50 Loft Blue Gray Frosted Glass Tile
$12.50 Mocha Unique Shapes Cream/Beige Unique Shapes Glossy & Frosted Glass and Slate
$17.99 SaveEmail	Pepe Calderin Design- Modern Interior Design11 Reviews
Ideabooks2,179	Questions3	Love the window blinds. Who makes them?Hi klee73,
These look custom to me, but you can find similar blinds from The Shutter Store: ...
The trick is to look for those with a concealedfree. maybe long blinds would be better. After all this is what they were designed forBlind across entire...basement idea-spray paint them silver...Large Blinds...music room blinds on window.Shutters — pratibhapc Embed
SaveEmail	Silver Nest Interiors
Ideabooks311	Questions1	Silver Nest Interiors...Silver grey blinds...Blind colour...Roller blinds...Love windows. blinds , floor...Roller blinds over sliding doorWindow seating — asp22 Embed
See My Projects SaveEmail	The Sofa & Chair Company
Ideabooks892	Questions3	Use if silver grey and mauve looks very telaxed but elegantclean, airy. Like the wallpaper and the silver/grey and purpleBlinds on window...Blue, Grey, cream, silver...Blinds, wallpaper and lightWallpaper — lauramcdaid Embed
SaveEmail	Niki Schafer Interior Design1 Review
Contemporary family house in Henley
Ideabooks0	Questions0	silver & black blinds...roman blinds	Embed
SaveEmail	SR HOME1 Review
Ideabooks630	Questions1	roman blinds...silver blindsArranging items. — darlarehmer Embed
SaveEmail	ADVANTAGE BLINDS SHADES & SHUTTERS3 Reviews
Ideabooks5	Questions0	Hunter Douglas Modern Precious Metals Natural Elements Aluminum BlindsHorizontal Blindsstainless steel tub sink — mercedita47 Embed
Ideabooks3,949	Questions5	I'm planning on ordering binds from blinds.com. What shade would this match from the ones carried on blinds.com?Could you please tell me the type of blinds these are? I love this look. Thank you.The color combination of the blinds and the walls is really appealing. I like how the blinds still allow a small amount of light to come through even when...
3 Day BlindsMany blind manufacturers have options like these to chooseI have these blinds ; sears on line -walnut or dark brownhides small spills remarkably well.6. Hang goes-with-anything bamboo blinds. Bamboo blinds are chic, whether left on their own or layered with drapes. DependingДиван — swetawd Embed


text:
DynObj - C++ Cross Platform Plugin Objects - CodeProject 12,698,292 members (23,237 online)
blur30-Nov-07 6:19 Wanted to use a plugin system for a project that I am about to start and you have provided a really good framework. with cross platform support!The last few days have been reading a lot to learn C++ and get started on the project and this has been the best article so far. You get a 5 Thank you very much. Last Visit: 31-Dec-99 19:00 Last Update: 21-Jan-17 11:45Refresh1

value: This website is a community for computer programmers with articles on different topics and programming languages such as web development, software development, C++, Java, and other topics. Once a visitor registers a user account on the site, they can gain reputation which allows users to unlock different privileges such as the ability to store personal files in the user's account area, have live hyperlinks in their profile biography, and more.