{'fraction_non_alphanumeric': 0.03429355281207133, 'fraction_numerical': 0.006858710562414266, 'mean_word_length': 4.447761194029851, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An n-Well CMOS Dynamic RAM

A new n-well CMOS dynamic RAM is proposed. Experimental results with a 4K RAM, fabricated with advanced 2-/spl mu/m lithography, are presented. For the design of RAM's greater than 256K, two major problems need to be solved: the increase in substrate current, and alpha-particle-induced soft errors. The new n-well CMOS RAM technology provides a solution to these problems. Use of PMOS transistors as load elements in peripheral circuits of the n-well CMOS RAM reduces the substrate current by at least two orders of magnitude. In addition, the potential barrier between the n-type well and the p-type substrate rejects holes generated in the substrate, resulting in the reduction of soft error rates.