{'fraction_non_alphanumeric': 0.0223463687150838, 'fraction_numerical': 0.00931098696461825, 'mean_word_length': 5.183908045977011, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Pipelined design of the high-speed RSA encryption processor with built-in table for residue calculation of redundant binary numbers

In this paper, a high-speed RSA encryption processor employing a highly parallel architecture based on the redundant binary number arithmetic, table-look-up, and pipelining is presented. It is demonstrated that the encryption time of the presented processor is about 1/12 that of conventional processors and that the encryption rate for continuous input data is about 3/2 that of conventional processors.