{'fraction_non_alphanumeric': 0.02575107296137339, 'fraction_numerical': 0.01430615164520744, 'mean_word_length': 4.833333333333333, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Estimation of GaAs static RAM performance

A simple and accurate GaAs MESFET model for circuit simulation has been established. Calculated static and dynamic performance have been found to coincide well with experimental results. RAM performance with various FET's was estimated adopting this model for the simulation. Reduction in series resistance by n+doping outside a gate and/or shortening source-drain distance is predicted to be very effective in improving not only access time, but also threshold-voltage margin. A 1-kbit static RAM with 0.8 ns at 400-mW dissipation power will be attainable by using a 0.5-µm gate length FET, with an allowable threshold-voltage standard deviation of 80 mV.