text: /*
   * Product specific probe and attach routines for:
   *      3940, 2940, aic7895, aic7890, aic7880,
   *	aic7870, aic7860 and aic7850 SCSI controllers
   *
   * Copyright (c) 1994-2001 Justin T. Gibbs.
   * Copyright (c) 2000-2001 Adaptec Inc.
   * All rights reserved.
   *
   * Redistribution and use in source and binary forms, with or without
   * modification, are permitted provided that the following conditions
   * are met:
   * 1. Redistributions of source code must retain the above copyright
   *    notice, this list of conditions, and the following disclaimer,
   *    without modification.
   * 2. Redistributions in binary form must reproduce at minimum a disclaimer
   *    substantially similar to the "NO WARRANTY" disclaimer below
   *    ("Disclaimer") and any redistribution must be conditioned upon
   *    including a substantially similar Disclaimer requirement for further
   *    binary redistribution.
   * 3. Neither the names of the above-listed copyright holders nor the names
   *    of any contributors may be used to endorse or promote products derived
   *    from this software without specific prior written permission.
   *
   * Alternatively, this software may be distributed under the terms of the
   * GNU General Public License ("GPL") version 2 as published by the Free
   * Software Foundation.
   *
   * NO WARRANTY
   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
   * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR
   * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
   * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
   * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
   * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
   * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
   * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
   * POSSIBILITY OF SUCH DAMAGES.
   *
   * $Id: //WIFI_SOC/MP/SDK_4_3_0_0/RT288x_SDK/source/linux-2.6.36.x/drivers/scsi/aic7xxx/aic7xxx_pci.c#1 $
   */
  
  #ifdef __linux__
  #include "aic7xxx_osm.h"
  #include "aic7xxx_inline.h"
  #include "aic7xxx_93cx6.h"
  #else
  #include <dev/aic7xxx/aic7xxx_osm.h>
  #include <dev/aic7xxx/aic7xxx_inline.h>
  #include <dev/aic7xxx/aic7xxx_93cx6.h>
  #endif
  
  #include "aic7xxx_pci.h"
  
  static inline uint64_t
  ahc_compose_id(u_int device, u_int vendor, u_int subdevice, u_int subvendor)
  {
  	uint64_t id;
  
  	id = subvendor
  	   | (subdevice << 16)
  	   | ((uint64_t)vendor << 32)
  	   | ((uint64_t)device << 48);
  
  	return (id);
  }
  
  #define AHC_PCI_IOADDR	PCIR_MAPS	/* I/O Address */
  #define AHC_PCI_MEMADDR	(PCIR_MAPS + 4)	/* Mem I/O Address */
  
  #define DEVID_9005_TYPE(id) ((id) & 0xF)
  #define		DEVID_9005_TYPE_HBA		0x0	/* Standard Card */
  #define		DEVID_9005_TYPE_AAA		0x3	/* RAID Card */
  #define		DEVID_9005_TYPE_SISL		0x5	/* Container ROMB */
  #define		DEVID_9005_TYPE_MB		0xF	/* On Motherboard */
  
  #define DEVID_9005_MAXRATE(id) (((id) & 0x30) >> 4)
  #define		DEVID_9005_MAXRATE_U160		0x0
  #define		DEVID_9005_MAXRATE_ULTRA2	0x1
  #define		DEVID_9005_MAXRATE_ULTRA	0x2
  #define		DEVID_9005_MAXRATE_FAST		0x3
  
  #define DEVID_9005_MFUNC(id) (((id) & 0x40) >> 6)
  
  #define DEVID_9005_CLASS(id) (((id) & 0xFF00) >> 8)
  #define		DEVID_9005_CLASS_SPI		0x0	/* Parallel SCSI */
  
  #define SUBID_9005_TYPE(id) ((id) & 0xF)
  #define		SUBID_9005_TYPE_MB		0xF	/* On Motherboard */
  #define		SUBID_9005_TYPE_CARD		0x0	/* Standard Card */
  #define		SUBID_9005_TYPE_LCCARD		0x1	/* Low Cost Card */
  #define		SUBID_9005_TYPE_RAID		0x3	/* Combined with Raid */
  
  #define SUBID_9005_TYPE_KNOWN(id)			\
  	  ((((id) & 0xF) == SUBID_9005_TYPE_MB)		\
  	|| (((id) & 0xF) == SUBID_9005_TYPE_CARD)	\
  	|| (((id) & 0xF) == SUBID_9005_TYPE_LCCARD)	\
  	|| (((id) & 0xF) == SUBID_9005_TYPE_RAID))
  
  #define SUBID_9005_MAXRATE(id) (((id) & 0x30) >> 4)
  #define		SUBID_9005_MAXRATE_ULTRA2	0x0
  #define		SUBID_9005_MAXRATE_ULTRA	0x1
  #define		SUBID_9005_MAXRATE_U160		0x2
  #define		SUBID_9005_MAXRATE_RESERVED	0x3
  
  #define SUBID_9005_SEEPTYPE(id)						\
  	((SUBID_9005_TYPE(id) == SUBID_9005_TYPE_MB)			\
  	 ? ((id) & 0xC0) >> 6						\
  	 : ((id) & 0x300) >> 8)
  #define		SUBID_9005_SEEPTYPE_NONE	0x0
  #define		SUBID_9005_SEEPTYPE_1K		0x1
  #define		SUBID_9005_SEEPTYPE_2K_4K	0x2
  #define		SUBID_9005_SEEPTYPE_RESERVED	0x3
  #define SUBID_9005_AUTOTERM(id)						\
  	((SUBID_9005_TYPE(id) == SUBID_9005_TYPE_MB)			\
  	 ? (((id) & 0x400) >> 10) == 0					\
  	 : (((id) & 0x40) >> 6) == 0)
  
  #define SUBID_9005_NUMCHAN(id)						\
  	((SUBID_9005_TYPE(id) == SUBID_9005_TYPE_MB)			\
  	 ? ((id) & 0x300) >> 8						\
  	 : ((id) & 0xC00) >> 10)
  
  #define SUBID_9005_LEGACYCONN(id)					\
  	((SUBID_9005_TYPE(id) == SUBID_9005_TYPE_MB)			\
  	 ? 0								\
  	 : ((id) & 0x80) >> 7)
  
  #define SUBID_9005_MFUNCENB(id)						\
  	((SUBID_9005_TYPE(id) == SUBID_9005_TYPE_MB)			\
  	 ? ((id) & 0x800) >> 11						\
  	 : ((id) & 0x1000) >> 12)
  /*
   * Informational only. Should use chip register to be
   * certain, but may be use in identification strings.
   */
  #define SUBID_9005_CARD_SCSIWIDTH_MASK	0x2000
  #define SUBID_9005_CARD_PCIWIDTH_MASK	0x4000
  #define SUBID_9005_CARD_SEDIFF_MASK	0x8000
  
  static ahc_device_setup_t ahc_aic785X_setup;
  static ahc_device_setup_t ahc_aic7860_setup;
  static ahc_device_setup_t ahc_apa1480_setup;
  static ahc_device_setup_t ahc_aic7870_setup;
  static ahc_device_setup_t ahc_aic7870h_setup;
  static ahc_device_setup_t ahc_aha394X_setup;
  static ahc_device_setup_t ahc_aha394Xh_setup;
  static ahc_device_setup_t ahc_aha494X_setup;
  static ahc_device_setup_t ahc_aha494Xh_setup;
  static ahc_device_setup_t ahc_aha398X_setup;
  static ahc_device_setup_t ahc_aic7880_setup;
  static ahc_device_setup_t ahc_aic7880h_setup;
  static ahc_device_setup_t ahc_aha2940Pro_setup;
  static ahc_device_setup_t ahc_aha394XU_setup;
  static ahc_device_setup_t ahc_aha394XUh_setup;
  static ahc_device_setup_t ahc_aha398XU_setup;
  static ahc_device_setup_t ahc_aic7890_setup;
  static ahc_device_setup_t ahc_aic7892_setup;
  static ahc_device_setup_t ahc_aic7895_setup;
  static ahc_device_setup_t ahc_aic7895h_setup;
  static ahc_device_setup_t ahc_aic7896_setup;
  static ahc_device_setup_t ahc_aic7899_setup;
  static ahc_device_setup_t ahc_aha29160C_setup;
  static ahc_device_setup_t ahc_raid_setup;
  static ahc_device_setup_t ahc_aha394XX_setup;
  static ahc_device_setup_t ahc_aha494XX_setup;
  static ahc_device_setup_t ahc_aha398XX_setup;
  
  static const struct ahc_pci_identity ahc_pci_ident_table[] = {
  	/* aic7850 based controllers */
  	{
  		ID_AHA_2902_04_10_15_20C_30C,
  		ID_ALL_MASK,
  		"Adaptec 2902/04/10/15/20C/30C SCSI adapter",
  		ahc_aic785X_setup
  	},
  	/* aic7860 based controllers */
  	{
  		ID_AHA_2930CU,
  		ID_ALL_MASK,
  		"Adaptec 2930CU SCSI adapter",
  		ahc_aic7860_setup
  	},
  	{
  		ID_AHA_1480A & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec 1480A Ultra SCSI adapter",
  		ahc_apa1480_setup
  	},
  	{
  		ID_AHA_2940AU_0 & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec 2940A Ultra SCSI adapter",
  		ahc_aic7860_setup
  	},
  	{
  		ID_AHA_2940AU_CN & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec 2940A/CN Ultra SCSI adapter",
  		ahc_aic7860_setup
  	},
  	{
  		ID_AHA_2930C_VAR & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec 2930C Ultra SCSI adapter (VAR)",
  		ahc_aic7860_setup
  	},
  	/* aic7870 based controllers */
  	{
  		ID_AHA_2940,
  		ID_ALL_MASK,
  		"Adaptec 2940 SCSI adapter",
  		ahc_aic7870_setup
  	},
  	{
  		ID_AHA_3940,
  		ID_ALL_MASK,
  		"Adaptec 3940 SCSI adapter",
  		ahc_aha394X_setup
  	},
  	{
  		ID_AHA_398X,
  		ID_ALL_MASK,
  		"Adaptec 398X SCSI RAID adapter",
  		ahc_aha398X_setup
  	},
  	{
  		ID_AHA_2944,
  		ID_ALL_MASK,
  		"Adaptec 2944 SCSI adapter",
  		ahc_aic7870h_setup
  	},
  	{
  		ID_AHA_3944,
  		ID_ALL_MASK,
  		"Adaptec 3944 SCSI adapter",
  		ahc_aha394Xh_setup
  	},
  	{
  		ID_AHA_4944,
  		ID_ALL_MASK,
  		"Adaptec 4944 SCSI adapter",
  		ahc_aha494Xh_setup
  	},
  	/* aic7880 based controllers */
  	{
  		ID_AHA_2940U & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec 2940 Ultra SCSI adapter",
  		ahc_aic7880_setup
  	},
  	{
  		ID_AHA_3940U & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec 3940 Ultra SCSI adapter",
  		ahc_aha394XU_setup
  	},
  	{
  		ID_AHA_2944U & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec 2944 Ultra SCSI adapter",
  		ahc_aic7880h_setup
  	},
  	{
  		ID_AHA_3944U & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec 3944 Ultra SCSI adapter",
  		ahc_aha394XUh_setup
  	},
  	{
  		ID_AHA_398XU & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec 398X Ultra SCSI RAID adapter",
  		ahc_aha398XU_setup
  	},
  	{
  		/*
  		 * XXX Don't know the slot numbers
  		 * so we can't identify channels
  		 */
  		ID_AHA_4944U & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec 4944 Ultra SCSI adapter",
  		ahc_aic7880h_setup
  	},
  	{
  		ID_AHA_2930U & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec 2930 Ultra SCSI adapter",
  		ahc_aic7880_setup
  	},
  	{
  		ID_AHA_2940U_PRO & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec 2940 Pro Ultra SCSI adapter",
  		ahc_aha2940Pro_setup
  	},
  	{
  		ID_AHA_2940U_CN & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec 2940/CN Ultra SCSI adapter",
  		ahc_aic7880_setup
  	},
  	/* Ignore all SISL (AAC on MB) based controllers. */
  	{
  		ID_9005_SISL_ID,
  		ID_9005_SISL_MASK,
  		NULL,
  		NULL
  	},
  	/* aic7890 based controllers */
  	{
  		ID_AHA_2930U2,
  		ID_ALL_MASK,
  		"Adaptec 2930 Ultra2 SCSI adapter",
  		ahc_aic7890_setup
  	},
  	{
  		ID_AHA_2940U2B,
  		ID_ALL_MASK,
  		"Adaptec 2940B Ultra2 SCSI adapter",
  		ahc_aic7890_setup
  	},
  	{
  		ID_AHA_2940U2_OEM,
  		ID_ALL_MASK,
  		"Adaptec 2940 Ultra2 SCSI adapter (OEM)",
  		ahc_aic7890_setup
  	},
  	{
  		ID_AHA_2940U2,
  		ID_ALL_MASK,
  		"Adaptec 2940 Ultra2 SCSI adapter",
  		ahc_aic7890_setup
  	},
  	{
  		ID_AHA_2950U2B,
  		ID_ALL_MASK,
  		"Adaptec 2950 Ultra2 SCSI adapter",
  		ahc_aic7890_setup
  	},
  	{
  		ID_AIC7890_ARO,
  		ID_ALL_MASK,
  		"Adaptec aic7890/91 Ultra2 SCSI adapter (ARO)",
  		ahc_aic7890_setup
  	},
  	{
  		ID_AAA_131U2,
  		ID_ALL_MASK,
  		"Adaptec AAA-131 Ultra2 RAID adapter",
  		ahc_aic7890_setup
  	},
  	/* aic7892 based controllers */
  	{
  		ID_AHA_29160,
  		ID_ALL_MASK,
  		"Adaptec 29160 Ultra160 SCSI adapter",
  		ahc_aic7892_setup
  	},
  	{
  		ID_AHA_29160_CPQ,
  		ID_ALL_MASK,
  		"Adaptec (Compaq OEM) 29160 Ultra160 SCSI adapter",
  		ahc_aic7892_setup
  	},
  	{
  		ID_AHA_29160N,
  		ID_ALL_MASK,
  		"Adaptec 29160N Ultra160 SCSI adapter",
  		ahc_aic7892_setup
  	},
  	{
  		ID_AHA_29160C,
  		ID_ALL_MASK,
  		"Adaptec 29160C Ultra160 SCSI adapter",
  		ahc_aha29160C_setup
  	},
  	{
  		ID_AHA_29160B,
  		ID_ALL_MASK,
  		"Adaptec 29160B Ultra160 SCSI adapter",
  		ahc_aic7892_setup
  	},
  	{
  		ID_AHA_19160B,
  		ID_ALL_MASK,
  		"Adaptec 19160B Ultra160 SCSI adapter",
  		ahc_aic7892_setup
  	},
  	{
  		ID_AIC7892_ARO,
  		ID_ALL_MASK,
  		"Adaptec aic7892 Ultra160 SCSI adapter (ARO)",
  		ahc_aic7892_setup
  	},
  	{
  		ID_AHA_2915_30LP,
  		ID_ALL_MASK,
  		"Adaptec 2915/30LP Ultra160 SCSI adapter",
  		ahc_aic7892_setup
  	},
  	/* aic7895 based controllers */	
  	{
  		ID_AHA_2940U_DUAL,
  		ID_ALL_MASK,
  		"Adaptec 2940/DUAL Ultra SCSI adapter",
  		ahc_aic7895_setup
  	},
  	{
  		ID_AHA_3940AU,
  		ID_ALL_MASK,
  		"Adaptec 3940A Ultra SCSI adapter",
  		ahc_aic7895_setup
  	},
  	{
  		ID_AHA_3944AU,
  		ID_ALL_MASK,
  		"Adaptec 3944A Ultra SCSI adapter",
  		ahc_aic7895h_setup
  	},
  	{
  		ID_AIC7895_ARO,
  		ID_AIC7895_ARO_MASK,
  		"Adaptec aic7895 Ultra SCSI adapter (ARO)",
  		ahc_aic7895_setup
  	},
  	/* aic7896/97 based controllers */	
  	{
  		ID_AHA_3950U2B_0,
  		ID_ALL_MASK,
  		"Adaptec 3950B Ultra2 SCSI adapter",
  		ahc_aic7896_setup
  	},
  	{
  		ID_AHA_3950U2B_1,
  		ID_ALL_MASK,
  		"Adaptec 3950B Ultra2 SCSI adapter",
  		ahc_aic7896_setup
  	},
  	{
  		ID_AHA_3950U2D_0,
  		ID_ALL_MASK,
  		"Adaptec 3950D Ultra2 SCSI adapter",
  		ahc_aic7896_setup
  	},
  	{
  		ID_AHA_3950U2D_1,
  		ID_ALL_MASK,
  		"Adaptec 3950D Ultra2 SCSI adapter",
  		ahc_aic7896_setup
  	},
  	{
  		ID_AIC7896_ARO,
  		ID_ALL_MASK,
  		"Adaptec aic7896/97 Ultra2 SCSI adapter (ARO)",
  		ahc_aic7896_setup
  	},
  	/* aic7899 based controllers */	
  	{
  		ID_AHA_3960D,
  		ID_ALL_MASK,
  		"Adaptec 3960D Ultra160 SCSI adapter",
  		ahc_aic7899_setup
  	},
  	{
  		ID_AHA_3960D_CPQ,
  		ID_ALL_MASK,
  		"Adaptec (Compaq OEM) 3960D Ultra160 SCSI adapter",
  		ahc_aic7899_setup
  	},
  	{
  		ID_AIC7899_ARO,
  		ID_ALL_MASK,
  		"Adaptec aic7899 Ultra160 SCSI adapter (ARO)",
  		ahc_aic7899_setup
  	},
  	/* Generic chip probes for devices we don't know 'exactly' */
  	{
  		ID_AIC7850 & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec aic7850 SCSI adapter",
  		ahc_aic785X_setup
  	},
  	{
  		ID_AIC7855 & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec aic7855 SCSI adapter",
  		ahc_aic785X_setup
  	},
  	{
  		ID_AIC7859 & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec aic7859 SCSI adapter",
  		ahc_aic7860_setup
  	},
  	{
  		ID_AIC7860 & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec aic7860 Ultra SCSI adapter",
  		ahc_aic7860_setup
  	},
  	{
  		ID_AIC7870 & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec aic7870 SCSI adapter",
  		ahc_aic7870_setup
  	},
  	{
  		ID_AIC7880 & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec aic7880 Ultra SCSI adapter",
  		ahc_aic7880_setup
  	},
  	{
  		ID_AIC7890 & ID_9005_GENERIC_MASK,
  		ID_9005_GENERIC_MASK,
  		"Adaptec aic7890/91 Ultra2 SCSI adapter",
  		ahc_aic7890_setup
  	},
  	{
  		ID_AIC7892 & ID_9005_GENERIC_MASK,
  		ID_9005_GENERIC_MASK,
  		"Adaptec aic7892 Ultra160 SCSI adapter",
  		ahc_aic7892_setup
  	},
  	{
  		ID_AIC7895 & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec aic7895 Ultra SCSI adapter",
  		ahc_aic7895_setup
  	},
  	{
  		ID_AIC7896 & ID_9005_GENERIC_MASK,
  		ID_9005_GENERIC_MASK,
  		"Adaptec aic7896/97 Ultra2 SCSI adapter",
  		ahc_aic7896_setup
  	},
  	{
  		ID_AIC7899 & ID_9005_GENERIC_MASK,
  		ID_9005_GENERIC_MASK,
  		"Adaptec aic7899 Ultra160 SCSI adapter",
  		ahc_aic7899_setup
  	},
  	{
  		ID_AIC7810 & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec aic7810 RAID memory controller",
  		ahc_raid_setup
  	},
  	{
  		ID_AIC7815 & ID_DEV_VENDOR_MASK,
  		ID_DEV_VENDOR_MASK,
  		"Adaptec aic7815 RAID memory controller",
  		ahc_raid_setup
  	}
  };
  
  static const u_int ahc_num_pci_devs = ARRAY_SIZE(ahc_pci_ident_table);
  		
  #define AHC_394X_SLOT_CHANNEL_A	4
  #define AHC_394X_SLOT_CHANNEL_B	5
  
  #define AHC_398X_SLOT_CHANNEL_A	4
  #define AHC_398X_SLOT_CHANNEL_B	8
  #define AHC_398X_SLOT_CHANNEL_C	12
  
  #define AHC_494X_SLOT_CHANNEL_A	4
  #define AHC_494X_SLOT_CHANNEL_B	5
  #define AHC_494X_SLOT_CHANNEL_C	6
  #define AHC_494X_SLOT_CHANNEL_D	7
  
  #define	DEVCONFIG		0x40
  #define		PCIERRGENDIS	0x80000000ul
  #define		SCBSIZE32	0x00010000ul	/* aic789X only */
  #define		REXTVALID	0x00001000ul	/* ultra cards only */
  #define		MPORTMODE	0x00000400ul	/* aic7870+ only */
  #define		RAMPSM		0x00000200ul	/* aic7870+ only */
  #define		VOLSENSE	0x00000100ul
  #define		PCI64BIT	0x00000080ul	/* 64Bit PCI bus (Ultra2 Only)*/
  #define		SCBRAMSEL	0x00000080ul
  #define		MRDCEN		0x00000040ul
  #define		EXTSCBTIME	0x00000020ul	/* aic7870 only */
  #define		EXTSCBPEN	0x00000010ul	/* aic7870 only */
  #define		BERREN		0x00000008ul
  #define		DACEN		0x00000004ul
  #define		STPWLEVEL	0x00000002ul
  #define		DIFACTNEGEN	0x00000001ul	/* aic7870 only */
  
  #define	CSIZE_LATTIME		0x0c
  #define		CACHESIZE	0x0000003ful	/* only 5 bits */
  #define		LATTIME		0x0000ff00ul
  
  /* PCI STATUS definitions */
  #define	DPE	0x80
  #define SSE	0x40
  #define	RMA	0x20
  #define	RTA	0x10
  #define STA	0x08
  #define DPR	0x01
  
  static int ahc_9005_subdevinfo_valid(uint16_t vendor, uint16_t device,
  				     uint16_t subvendor, uint16_t subdevice);
  static int ahc_ext_scbram_present(struct ahc_softc *ahc);
  static void ahc_scbram_config(struct ahc_softc *ahc, int enable,
  				  int pcheck, int fast, int large);
  static void ahc_probe_ext_scbram(struct ahc_softc *ahc);
  static void check_extport(struct ahc_softc *ahc, u_int *sxfrctl1);
  static void ahc_parse_pci_eeprom(struct ahc_softc *ahc,
  				 struct seeprom_config *sc);
  static void configure_termination(struct ahc_softc *ahc,
  				  struct seeprom_descriptor *sd,
  				  u_int adapter_control,
  	 			  u_int *sxfrctl1);
  
  static void ahc_new_term_detect(struct ahc_softc *ahc,
  				int *enableSEC_low,
  				int *enableSEC_high,
  				int *enablePRI_low,
  				int *enablePRI_high,
  				int *eeprom_present);
  static void aic787X_cable_detect(struct ahc_softc *ahc, int *internal50_present,
  				 int *internal68_present,
  				 int *externalcable_present,
  				 int *eeprom_present);
  static void aic785X_cable_detect(struct ahc_softc *ahc, int *internal50_present,
  				 int *externalcable_present,
  				 int *eeprom_present);
  static void    write_brdctl(struct ahc_softc *ahc, uint8_t value);
  static uint8_t read_brdctl(struct ahc_softc *ahc);
  static void ahc_pci_intr(struct ahc_softc *ahc);
  static int  ahc_pci_chip_init(struct ahc_softc *ahc);
  
  static int
  ahc_9005_subdevinfo_valid(uint16_t device, uint16_t vendor,
  			  uint16_t subdevice, uint16_t subvendor)
  {
  	int result;
  
  	/* Default to invalid. */
  	result = 0;
  	if (vendor == 0x9005
  	 && subvendor == 0x9005
           && subdevice != device
           && SUBID_9005_TYPE_KNOWN(subdevice) != 0) {
  
  		switch (SUBID_9005_TYPE(subdevice)) {
  		case SUBID_9005_TYPE_MB:
  			break;
  		case SUBID_9005_TYPE_CARD:
  		case SUBID_9005_TYPE_LCCARD:
  			/*
  			 * Currently only trust Adaptec cards to
  			 * get the sub device info correct.
  			 */
  			if (DEVID_9005_TYPE(device) == DEVID_9005_TYPE_HBA)
  				result = 1;
  			break;
  		case SUBID_9005_TYPE_RAID:
  			break;
  		default:
  			break;
  		}
  	}
  	return (result);
  }
  
  const struct ahc_pci_identity *
  ahc_find_pci_device(ahc_dev_softc_t pci)
  {
  	uint64_t  full_id;
  	uint16_t  device;
  	uint16_t  vendor;
  	uint16_t  subdevice;
  	uint16_t  subvendor;
  	const struct ahc_pci_identity *entry;
  	u_int	  i;
  
  	vendor = ahc_pci_read_config(pci, PCIR_DEVVENDOR, /*bytes*/2);
  	device = ahc_pci_read_config(pci, PCIR_DEVICE, /*bytes*/2);
  	subvendor = ahc_pci_read_config(pci, PCIR_SUBVEND_0, /*bytes*/2);
  	subdevice = ahc_pci_read_config(pci, PCIR_SUBDEV_0, /*bytes*/2);
  	full_id = ahc_compose_id(device, vendor, subdevice, subvendor);
  
  	/*
  	 * If the second function is not hooked up, ignore it.
  	 * Unfortunately, not all MB vendors implement the
  	 * subdevice ID as per the Adaptec spec, so do our best
  	 * to sanity check it prior to accepting the subdevice
  	 * ID as valid.
  	 */
  	if (ahc_get_pci_function(pci) > 0
  	 && ahc_9005_subdevinfo_valid(vendor, device, subvendor, subdevice)
  	 && SUBID_9005_MFUNCENB(subdevice) == 0)
  		return (NULL);
  
  	for (i = 0; i < ahc_num_pci_devs; i++) {
  		entry = &ahc_pci_ident_table[i];
  		if (entry->full_id == (full_id & entry->id_mask)) {
  			/* Honor exclusion entries. */
  			if (entry->name == NULL)
  				return (NULL);
  			return (entry);
  		}
  	}
  	return (NULL);
  }
  
  int
  ahc_pci_config(struct ahc_softc *ahc, const struct ahc_pci_identity *entry)
  {
  	u_int	 command;
  	u_int	 our_id;
  	u_int	 sxfrctl1;
  	u_int	 scsiseq;
  	u_int	 dscommand0;
  	uint32_t devconfig;
  	int	 error;
  	uint8_t	 sblkctl;
  
  	our_id = 0;
  	error = entry->setup(ahc);
  	if (error != 0)
  		return (error);
  	ahc->chip |= AHC_PCI;
  	ahc->description = entry->name;
  
  	pci_set_power_state(ahc->dev_softc, AHC_POWER_STATE_D0);
  
  	error = ahc_pci_map_registers(ahc);
  	if (error != 0)
  		return (error);
  
  	/*
  	 * Before we continue probing the card, ensure that
  	 * its interrupts are *disabled*.  We don't want
  	 * a misstep to hang the machine in an interrupt
  	 * storm.
  	 */
  	ahc_intr_enable(ahc, FALSE);
  
  	devconfig = ahc_pci_read_config(ahc->dev_softc, DEVCONFIG, /*bytes*/4);
  
  	/*
  	 * If we need to support high memory, enable dual
  	 * address cycles.  This bit must be set to enable
  	 * high address bit generation even if we are on a
  	 * 64bit bus (PCI64BIT set in devconfig).
  	 */
  	if ((ahc->flags & AHC_39BIT_ADDRESSING) != 0) {
  
  		if (bootverbose)
  			printk("%s: Enabling 39Bit Addressing\n",
  			       ahc_name(ahc));
  		devconfig |= DACEN;
  	}
  	
  	/* Ensure that pci error generation, a test feature, is disabled. */
  	devconfig |= PCIERRGENDIS;
  
  	ahc_pci_write_config(ahc->dev_softc, DEVCONFIG, devconfig, /*bytes*/4);
  
  	/* Ensure busmastering is enabled */
  	command = ahc_pci_read_config(ahc->dev_softc, PCIR_COMMAND, /*bytes*/2);
  	command |= PCIM_CMD_BUSMASTEREN;
  
  	ahc_pci_write_config(ahc->dev_softc, PCIR_COMMAND, command, /*bytes*/2);
  
  	/* On all PCI adapters, we allow SCB paging */
  	ahc->flags |= AHC_PAGESCBS;
  
  	error = ahc_softc_init(ahc);
  	if (error != 0)
  		return (error);
  
  	/*
  	 * Disable PCI parity error checking.  Users typically
  	 * do this to work around broken PCI chipsets that get
  	 * the parity timing wrong and thus generate lots of spurious
  	 * errors.  The chip only allows us to disable *all* parity
  	 * error reporting when doing this, so CIO bus, scb ram, and
  	 * scratch ram parity errors will be ignored too.
  	 */
  	if ((ahc->flags & AHC_DISABLE_PCI_PERR) != 0)
  		ahc->seqctl |= FAILDIS;
  
  	ahc->bus_intr = ahc_pci_intr;
  	ahc->bus_chip_init = ahc_pci_chip_init;
  
  	/* Remeber how the card was setup in case there is no SEEPROM */
  	if ((ahc_inb(ahc, HCNTRL) & POWRDN) == 0) {
  		ahc_pause(ahc);
  		if ((ahc->features & AHC_ULTRA2) != 0)
  			our_id = ahc_inb(ahc, SCSIID_ULTRA2) & OID;
  		else
  			our_id = ahc_inb(ahc, SCSIID) & OID;
  		sxfrctl1 = ahc_inb(ahc, SXFRCTL1) & STPWEN;
  		scsiseq = ahc_inb(ahc, SCSISEQ);
  	} else {
  		sxfrctl1 = STPWEN;
  		our_id = 7;
  		scsiseq = 0;
  	}
  
  	error = ahc_reset(ahc, /*reinit*/FALSE);
  	if (error != 0)
  		return (ENXIO);
  
  	if ((ahc->features & AHC_DT) != 0) {
  		u_int sfunct;
  
  		/* Perform ALT-Mode Setup */
  		sfunct = ahc_inb(ahc, SFUNCT) & ~ALT_MODE;
  		ahc_outb(ahc, SFUNCT, sfunct | ALT_MODE);
  		ahc_outb(ahc, OPTIONMODE,
  			 OPTIONMODE_DEFAULTS|AUTOACKEN|BUSFREEREV|EXPPHASEDIS);
  		ahc_outb(ahc, SFUNCT, sfunct);
  
  		/* Normal mode setup */
  		ahc_outb(ahc, CRCCONTROL1, CRCVALCHKEN|CRCENDCHKEN|CRCREQCHKEN
  					  |TARGCRCENDEN);
  	}
  
  	dscommand0 = ahc_inb(ahc, DSCOMMAND0);
  	dscommand0 |= MPARCKEN|CACHETHEN;
  	if ((ahc->features & AHC_ULTRA2) != 0) {
  
  		/*
  		 * DPARCKEN doesn't work correctly on
  		 * some MBs so don't use it.
  		 */
  		dscommand0 &= ~DPARCKEN;
  	}
  
  	/*
  	 * Handle chips that must have cache line
  	 * streaming (dis/en)abled.
  	 */
  	if ((ahc->bugs & AHC_CACHETHEN_DIS_BUG) != 0)
  		dscommand0 |= CACHETHEN;
  
  	if ((ahc->bugs & AHC_CACHETHEN_BUG) != 0)
  		dscommand0 &= ~CACHETHEN;
  
  	ahc_outb(ahc, DSCOMMAND0, dscommand0);
  
  	ahc->pci_cachesize =
  	    ahc_pci_read_config(ahc->dev_softc, CSIZE_LATTIME,
  				/*bytes*/1) & CACHESIZE;
  	ahc->pci_cachesize *= 4;
  
  	if ((ahc->bugs & AHC_PCI_2_1_RETRY_BUG) != 0
  	 && ahc->pci_cachesize == 4) {
  
  		ahc_pci_write_config(ahc->dev_softc, CSIZE_LATTIME,
  				     0, /*bytes*/1);
  		ahc->pci_cachesize = 0;
  	}
  
  	/*
  	 * We cannot perform ULTRA speeds without the presense
  	 * of the external precision resistor.
  	 */
  	if ((ahc->features & AHC_ULTRA) != 0) {
  		uint32_t devconfig;
  
  		devconfig = ahc_pci_read_config(ahc->dev_softc,
  						DEVCONFIG, /*bytes*/4);
  		if ((devconfig & REXTVALID) == 0)
  			ahc->features &= ~AHC_ULTRA;
  	}
  
  	/* See if we have a SEEPROM and perform auto-term */
  	check_extport(ahc, &sxfrctl1);
  
  	/*
  	 * Take the LED out of diagnostic mode
  	 */
  	sblkctl = ahc_inb(ahc, SBLKCTL);
  	ahc_outb(ahc, SBLKCTL, (sblkctl & ~(DIAGLEDEN|DIAGLEDON)));
  
  	if ((ahc->features & AHC_ULTRA2) != 0) {
  		ahc_outb(ahc, DFF_THRSH, RD_DFTHRSH_MAX|WR_DFTHRSH_MAX);
  	} else {
  		ahc_outb(ahc, DSPCISTATUS, DFTHRSH_100);
  	}
  
  	if (ahc->flags & AHC_USEDEFAULTS) {
  		/*
  		 * PCI Adapter default setup
  		 * Should only be used if the adapter does not have
  		 * a SEEPROM.
  		 */
  		/* See if someone else set us up already */
  		if ((ahc->flags & AHC_NO_BIOS_INIT) == 0
  		 && scsiseq != 0) {
  			printk("%s: Using left over BIOS settings\n",
  				ahc_name(ahc));
  			ahc->flags &= ~AHC_USEDEFAULTS;
  			ahc->flags |= AHC_BIOS_ENABLED;
  		} else {
  			/*
  			 * Assume only one connector and always turn
  			 * on termination.
  			 */
   			our_id = 0x07;
  			sxfrctl1 = STPWEN;
  		}
  		ahc_outb(ahc, SCSICONF, our_id|ENSPCHK|RESET_SCSI);
  
  		ahc->our_id = our_id;
  	}
  
  	/*
  	 * Take a look to see if we have external SRAM.
  	 * We currently do not attempt to use SRAM that is
  	 * shared among multiple controllers.
  	 */
  	ahc_probe_ext_scbram(ahc);
  
  	/*
  	 * Record our termination setting for the
  	 * generic initialization routine.
  	 */
  	if ((sxfrctl1 & STPWEN) != 0)
  		ahc->flags |= AHC_TERM_ENB_A;
  
  	/*
  	 * Save chip register configuration data for chip resets
  	 * that occur during runtime and resume events.
  	 */
  	ahc->bus_softc.pci_softc.devconfig =
  	    ahc_pci_read_config(ahc->dev_softc, DEVCONFIG, /*bytes*/4);
  	ahc->bus_softc.pci_softc.command =
  	    ahc_pci_read_config(ahc->dev_softc, PCIR_COMMAND, /*bytes*/1);
  	ahc->bus_softc.pci_softc.csize_lattime =
  	    ahc_pci_read_config(ahc->dev_softc, CSIZE_LATTIME, /*bytes*/1);
  	ahc->bus_softc.pci_softc.dscommand0 = ahc_inb(ahc, DSCOMMAND0);
  	ahc->bus_softc.pci_softc.dspcistatus = ahc_inb(ahc, DSPCISTATUS);
  	if ((ahc->features & AHC_DT) != 0) {
  		u_int sfunct;
  
  		sfunct = ahc_inb(ahc, SFUNCT) & ~ALT_MODE;
  		ahc_outb(ahc, SFUNCT, sfunct | ALT_MODE);
  		ahc->bus_softc.pci_softc.optionmode = ahc_inb(ahc, OPTIONMODE);
  		ahc->bus_softc.pci_softc.targcrccnt = ahc_inw(ahc, TARGCRCCNT);
  		ahc_outb(ahc, SFUNCT, sfunct);
  		ahc->bus_softc.pci_softc.crccontrol1 =
  		    ahc_inb(ahc, CRCCONTROL1);
  	}
  	if ((ahc->features & AHC_MULTI_FUNC) != 0)
  		ahc->bus_softc.pci_softc.scbbaddr = ahc_inb(ahc, SCBBADDR);
  
  	if ((ahc->features & AHC_ULTRA2) != 0)
  		ahc->bus_softc.pci_softc.dff_thrsh = ahc_inb(ahc, DFF_THRSH);
  
  	/* Core initialization */
  	error = ahc_init(ahc);
  	if (error != 0)
  		return (error);
  	ahc->init_level++;
  
  	/*
  	 * Allow interrupts now that we are completely setup.
  	 */
  	return ahc_pci_map_int(ahc);
  }
  
  /*
   * Test for the presense of external sram in an
   * "unshared" configuration.
   */
  static int
  ahc_ext_scbram_present(struct ahc_softc *ahc)
  {
  	u_int chip;
  	int ramps;
  	int single_user;
  	uint32_t devconfig;
  
  	chip = ahc->chip & AHC_CHIPID_MASK;
  	devconfig = ahc_pci_read_config(ahc->dev_softc,
  					DEVCONFIG, /*bytes*/4);
  	single_user = (devconfig & MPORTMODE) != 0;
  
  	if ((ahc->features & AHC_ULTRA2) != 0)
  		ramps = (ahc_inb(ahc, DSCOMMAND0) & RAMPS) != 0;
  	else if (chip == AHC_AIC7895 || chip == AHC_AIC7895C)
  		/*
  		 * External SCBRAM arbitration is flakey
  		 * on these chips.  Unfortunately this means
  		 * we don't use the extra SCB ram space on the
  		 * 3940AUW.
  		 */
  		ramps = 0;
  	else if (chip >= AHC_AIC7870)
  		ramps = (devconfig & RAMPSM) != 0;
  	else
  		ramps = 0;
  
  	if (ramps && single_user)
  		return (1);
  	return (0);
  }
  
  /*
   * Enable external scbram.
   */
  static void
  ahc_scbram_config(struct ahc_softc *ahc, int enable, int pcheck,
  		  int fast, int large)
  {
  	uint32_t devconfig;
  
  	if (ahc->features & AHC_MULTI_FUNC) {
  		/*
  		 * Set the SCB Base addr (highest address bit)
  		 * depending on which channel we are.
  		 */
  		ahc_outb(ahc, SCBBADDR, ahc_get_pci_function(ahc->dev_softc));
  	}
  
  	ahc->flags &= ~AHC_LSCBS_ENABLED;
  	if (large)
  		ahc->flags |= AHC_LSCBS_ENABLED;
  	devconfig = ahc_pci_read_config(ahc->dev_softc, DEVCONFIG, /*bytes*/4);
  	if ((ahc->features & AHC_ULTRA2) != 0) {
  		u_int dscommand0;
  
  		dscommand0 = ahc_inb(ahc, DSCOMMAND0);
  		if (enable)
  			dscommand0 &= ~INTSCBRAMSEL;
  		else
  			dscommand0 |= INTSCBRAMSEL;
  		if (large)
  			dscommand0 &= ~USCBSIZE32;
  		else
  			dscommand0 |= USCBSIZE32;
  		ahc_outb(ahc, DSCOMMAND0, dscommand0);
  	} else {
  		if (fast)
  			devconfig &= ~EXTSCBTIME;
  		else
  			devconfig |= EXTSCBTIME;
  		if (enable)
  			devconfig &= ~SCBRAMSEL;
  		else
  			devconfig |= SCBRAMSEL;
  		if (large)
  			devconfig &= ~SCBSIZE32;
  		else
  			devconfig |= SCBSIZE32;
  	}
  	if (pcheck)
  		devconfig |= EXTSCBPEN;
  	else
  		devconfig &= ~EXTSCBPEN;
  
  	ahc_pci_write_config(ahc->dev_softc, DEVCONFIG, devconfig, /*bytes*/4);
  }
  
  /*
   * Take a look to see if we have external SRAM.
   * We currently do not attempt to use SRAM that is
   * shared among multiple controllers.
   */
  static void
  ahc_probe_ext_scbram(struct ahc_softc *ahc)
  {
  	int num_scbs;
  	int test_num_scbs;
  	int enable;
  	int pcheck;
  	int fast;
  	int large;
  
  	enable = FALSE;
  	pcheck = FALSE;
  	fast = FALSE;
  	large = FALSE;
  	num_scbs = 0;
  	
  	if (ahc_ext_scbram_present(ahc) == 0)
  		goto done;
  
  	/*
  	 * Probe for the best parameters to use.
  	 */
  	ahc_scbram_config(ahc, /*enable*/TRUE, pcheck, fast, large);
  	num_scbs = ahc_probe_scbs(ahc);
  	if (num_scbs == 0) {
  		/* The SRAM wasn't really present. */
  		goto done;
  	}
  	enable = TRUE;
  
  	/*
  	 * Clear any outstanding parity error
  	 * and ensure that parity error reporting
  	 * is enabled.
  	 */
  	ahc_outb(ahc, SEQCTL, 0);
  	ahc_outb(ahc, CLRINT, CLRPARERR);
  	ahc_outb(ahc, CLRINT, CLRBRKADRINT);
  
  	/* Now see if we can do parity */
  	ahc_scbram_config(ahc, enable, /*pcheck*/TRUE, fast, large);
  	num_scbs = ahc_probe_scbs(ahc);
  	if ((ahc_inb(ahc, INTSTAT) & BRKADRINT) == 0
  	 || (ahc_inb(ahc, ERROR) & MPARERR) == 0)
  		pcheck = TRUE;
  
  	/* Clear any resulting parity error */
  	ahc_outb(ahc, CLRINT, CLRPARERR);
  	ahc_outb(ahc, CLRINT, CLRBRKADRINT);
  
  	/* Now see if we can do fast timing */
  	ahc_scbram_config(ahc, enable, pcheck, /*fast*/TRUE, large);
  	test_num_scbs = ahc_probe_scbs(ahc);
  	if (test_num_scbs == num_scbs
  	 && ((ahc_inb(ahc, INTSTAT) & BRKADRINT) == 0
  	  || (ahc_inb(ahc, ERROR) & MPARERR) == 0))
  		fast = TRUE;
  
  	/*
  	 * See if we can use large SCBs and still maintain
  	 * the same overall count of SCBs.
  	 */
  	if ((ahc->features & AHC_LARGE_SCBS) != 0) {
  		ahc_scbram_config(ahc, enable, pcheck, fast, /*large*/TRUE);
  		test_num_scbs = ahc_probe_scbs(ahc);
  		if (test_num_scbs >= num_scbs) {
  			large = TRUE;
  			num_scbs = test_num_scbs;
  	 		if (num_scbs >= 64) {
  				/*
  				 * We have enough space to move the
  				 * "busy targets table" into SCB space
  				 * and make it qualify all the way to the
  				 * lun level.
  				 */
  				ahc->flags |= AHC_SCB_BTT;
  			}
  		}
  	}
  done:
  	/*
  	 * Disable parity error reporting until we
  	 * can load instruction ram.
  	 */
  	ahc_outb(ahc, SEQCTL, PERRORDIS|FAILDIS);
  	/* Clear any latched parity error */
  	ahc_outb(ahc, CLRINT, CLRPARERR);
  	ahc_outb(ahc, CLRINT, CLRBRKADRINT);
  	if (bootverbose && enable) {
  		printk("%s: External SRAM, %s access%s, %dbytes/SCB\n",
  		       ahc_name(ahc), fast ? "fast" : "slow", 
  		       pcheck ? ", parity checking enabled" : "",
  		       large ? 64 : 32);
  	}
  	ahc_scbram_config(ahc, enable, pcheck, fast, large);
  }
  
  /*
   * Perform some simple tests that should catch situations where
   * our registers are invalidly mapped.
   */
  int
  ahc_pci_test_register_access(struct ahc_softc *ahc)
  {
  	int	 error;
  	u_int	 status1;
  	uint32_t cmd;
  	uint8_t	 hcntrl;
  
  	error = EIO;
  
  	/*
  	 * Enable PCI error interrupt status, but suppress NMIs
  	 * generated by SERR raised due to target aborts.
  	 */
  	cmd = ahc_pci_read_config(ahc->dev_softc, PCIR_COMMAND, /*bytes*/2);
  	ahc_pci_write_config(ahc->dev_softc, PCIR_COMMAND,
  			     cmd & ~PCIM_CMD_SERRESPEN, /*bytes*/2);
  
  	/*
  	 * First a simple test to see if any
  	 * registers can be read.  Reading
  	 * HCNTRL has no side effects and has
  	 * at least one bit that is guaranteed to
  	 * be zero so it is a good register to
  	 * use for this test.
  	 */
  	hcntrl = ahc_inb(ahc, HCNTRL);
  
  	if (hcntrl == 0xFF)
  		goto fail;
  
  	if ((hcntrl & CHIPRST) != 0) {
  		/*
  		 * The chip has not been initialized since
  		 * PCI/EISA/VLB bus reset.  Don't trust
  		 * "left over BIOS data".
  		 */
  		ahc->flags |= AHC_NO_BIOS_INIT;
  	}
  
  	/*
  	 * Next create a situation where write combining
  	 * or read prefetching could be initiated by the
  	 * CPU or host bridge.  Our device does not support
  	 * either, so look for data corruption and/or flagged
  	 * PCI errors.  First pause without causing another
  	 * chip reset.
  	 */
  	hcntrl &= ~CHIPRST;
  	ahc_outb(ahc, HCNTRL, hcntrl|PAUSE);
  	while (ahc_is_paused(ahc) == 0)
  		;
  
  	/* Clear any PCI errors that occurred before our driver attached. */
  	status1 = ahc_pci_read_config(ahc->dev_softc,
  				      PCIR_STATUS + 1, /*bytes*/1);
  	ahc_pci_write_config(ahc->dev_softc, PCIR_STATUS + 1,
  			     status1, /*bytes*/1);
  	ahc_outb(ahc, CLRINT, CLRPARERR);
  
  	ahc_outb(ahc, SEQCTL, PERRORDIS);
  	ahc_outb(ahc, SCBPTR, 0);
  	ahc_outl(ahc, SCB_BASE, 0x5aa555aa);
  	if (ahc_inl(ahc, SCB_BASE) != 0x5aa555aa)
  		goto fail;
  
  	status1 = ahc_pci_read_config(ahc->dev_softc,
  				      PCIR_STATUS + 1, /*bytes*/1);
  	if ((status1 & STA) != 0)
  		goto fail;
  
  	error = 0;
  
  fail:
  	/* Silently clear any latched errors. */
  	status1 = ahc_pci_read_config(ahc->dev_softc,
  				      PCIR_STATUS + 1, /*bytes*/1);
  	ahc_pci_write_config(ahc->dev_softc, PCIR_STATUS + 1,
  			     status1, /*bytes*/1);
  	ahc_outb(ahc, CLRINT, CLRPARERR);
  	ahc_outb(ahc, SEQCTL, PERRORDIS|FAILDIS);
  	ahc_pci_write_config(ahc->dev_softc, PCIR_COMMAND, cmd, /*bytes*/2);
  	return (error);
  }
  
  /*
   * Check the external port logic for a serial eeprom
   * and termination/cable detection contrls.
   */
  static void
  check_extport(struct ahc_softc *ahc, u_int *sxfrctl1)
  {
  	struct	seeprom_descriptor sd;
  	struct	seeprom_config *sc;
  	int	have_seeprom;
  	int	have_autoterm;
  
  	sd.sd_ahc = ahc;
  	sd.sd_control_offset = SEECTL;		
  	sd.sd_status_offset = SEECTL;		
  	sd.sd_dataout_offset = SEECTL;		
  	sc = ahc->seep_config;
  
  	/*
  	 * For some multi-channel devices, the c46 is simply too
  	 * small to work.  For the other controller types, we can
  	 * get our information from either SEEPROM type.  Set the
  	 * type to start our probe with accordingly.
  	 */
  	if (ahc->flags & AHC_LARGE_SEEPROM)
  		sd.sd_chip = C56_66;
  	else
  		sd.sd_chip = C46;
  
  	sd.sd_MS = SEEMS;
  	sd.sd_RDY = SEERDY;
  	sd.sd_CS = SEECS;
  	sd.sd_CK = SEECK;
  	sd.sd_DO = SEEDO;
  	sd.sd_DI = SEEDI;
  
  	have_seeprom = ahc_acquire_seeprom(ahc, &sd);
  	if (have_seeprom) {
  
  		if (bootverbose) 
  			printk("%s: Reading SEEPROM...", ahc_name(ahc));
  
  		for (;;) {
  			u_int start_addr;
  
  			start_addr = 32 * (ahc->channel - 'A');
  
  			have_seeprom = ahc_read_seeprom(&sd, (uint16_t *)sc,
  							start_addr,
  							sizeof(*sc)/2);
  
  			if (have_seeprom)
  				have_seeprom = ahc_verify_cksum(sc);
  
  			if (have_seeprom != 0 || sd.sd_chip == C56_66) {
  				if (bootverbose) {
  					if (have_seeprom == 0)
  						printk ("checksum error\n");
  					else
  						printk ("done.\n");
  				}
  				break;
  			}
  			sd.sd_chip = C56_66;
  		}
  		ahc_release_seeprom(&sd);
  
  		/* Remember the SEEPROM type for later */
  		if (sd.sd_chip == C56_66)
  			ahc->flags |= AHC_LARGE_SEEPROM;
  	}
  
  	if (!have_seeprom) {
  		/*
  		 * Pull scratch ram settings and treat them as
  		 * if they are the contents of an seeprom if
  		 * the 'ADPT' signature is found in SCB2.
  		 * We manually compose the data as 16bit values
  		 * to avoid endian issues.
  		 */
  		ahc_outb(ahc, SCBPTR, 2);
  		if (ahc_inb(ahc, SCB_BASE) == 'A'
  		 && ahc_inb(ahc, SCB_BASE + 1) == 'D'
  		 && ahc_inb(ahc, SCB_BASE + 2) == 'P'
  		 && ahc_inb(ahc, SCB_BASE + 3) == 'T') {
  			uint16_t *sc_data;
  			int	  i;
  
  			sc_data = (uint16_t *)sc;
  			for (i = 0; i < 32; i++, sc_data++) {
  				int	j;
  
  				j = i * 2;
  				*sc_data = ahc_inb(ahc, SRAM_BASE + j)
  					 | ahc_inb(ahc, SRAM_BASE + j + 1) << 8;
  			}
  			have_seeprom = ahc_verify_cksum(sc);
  			if (have_seeprom)
  				ahc->flags |= AHC_SCB_CONFIG_USED;
  		}
  		/*
  		 * Clear any SCB parity errors in case this data and
  		 * its associated parity was not initialized by the BIOS
  		 */
  		ahc_outb(ahc, CLRINT, CLRPARERR);
  		ahc_outb(ahc, CLRINT, CLRBRKADRINT);
  	}
  
  	if (!have_seeprom) {
  		if (bootverbose)
  			printk("%s: No SEEPROM available.\n", ahc_name(ahc));
  		ahc->flags |= AHC_USEDEFAULTS;
  		kfree(ahc->seep_config);
  		ahc->seep_config = NULL;
  		sc = NULL;
  	} else {
  		ahc_parse_pci_eeprom(ahc, sc);
  	}
  
  	/*
  	 * Cards that have the external logic necessary to talk to
  	 * a SEEPROM, are almost certain to have the remaining logic
  	 * necessary for auto-termination control.  This assumption
  	 * hasn't failed yet...
  	 */
  	have_autoterm = have_seeprom;
  
  	/*
  	 * Some low-cost chips have SEEPROM and auto-term control built
  	 * in, instead of using a GAL.  They can tell us directly
  	 * if the termination logic is enabled.
  	 */
  	if ((ahc->features & AHC_SPIOCAP) != 0) {
  		if ((ahc_inb(ahc, SPIOCAP) & SSPIOCPS) == 0)
  			have_autoterm = FALSE;
  	}
  
  	if (have_autoterm) {
  		ahc->flags |= AHC_HAS_TERM_LOGIC;
  		ahc_acquire_seeprom(ahc, &sd);
  		configure_termination(ahc, &sd, sc->adapter_control, sxfrctl1);
  		ahc_release_seeprom(&sd);
  	} else if (have_seeprom) {
  		*sxfrctl1 &= ~STPWEN;
  		if ((sc->adapter_control & CFSTERM) != 0)
  			*sxfrctl1 |= STPWEN;
  		if (bootverbose)
  			printk("%s: Low byte termination %sabled\n",
  			       ahc_name(ahc),
  			       (*sxfrctl1 & STPWEN) ? "en" : "dis");
  	}
  }
  
  static void
  ahc_parse_pci_eeprom(struct ahc_softc *ahc, struct seeprom_config *sc)
  {
  	/*
  	 * Put the data we've collected down into SRAM
  	 * where ahc_init will find it.
  	 */
  	int	 i;
  	int	 max_targ = sc->max_targets & CFMAXTARG;
  	u_int	 scsi_conf;
  	uint16_t discenable;
  	uint16_t ultraenb;
  
  	discenable = 0;
  	ultraenb = 0;
  	if ((sc->adapter_control & CFULTRAEN) != 0) {
  		/*
  		 * Determine if this adapter has a "newstyle"
  		 * SEEPROM format.
  		 */
  		for (i = 0; i < max_targ; i++) {
  			if ((sc->device_flags[i] & CFSYNCHISULTRA) != 0) {
  				ahc->flags |= AHC_NEWEEPROM_FMT;
  				break;
  			}
  		}
  	}
  
  	for (i = 0; i < max_targ; i++) {
  		u_int     scsirate;
  		uint16_t target_mask;
  
  		target_mask = 0x01 << i;
  		if (sc->device_flags[i] & CFDISC)
  			discenable |= target_mask;
  		if ((ahc->flags & AHC_NEWEEPROM_FMT) != 0) {
  			if ((sc->device_flags[i] & CFSYNCHISULTRA) != 0)
  				ultraenb |= target_mask;
  		} else if ((sc->adapter_control & CFULTRAEN) != 0) {
  			ultraenb |= target_mask;
  		}
  		if ((sc->device_flags[i] & CFXFER) == 0x04
  		 && (ultraenb & target_mask) != 0) {
  			/* Treat 10MHz as a non-ultra speed */
  			sc->device_flags[i] &= ~CFXFER;
  		 	ultraenb &= ~target_mask;
  		}
  		if ((ahc->features & AHC_ULTRA2) != 0) {
  			u_int offset;
  
  			if (sc->device_flags[i] & CFSYNCH)
  				offset = MAX_OFFSET_ULTRA2;
  			else 
  				offset = 0;
  			ahc_outb(ahc, TARG_OFFSET + i, offset);
  
  			/*
  			 * The ultra enable bits contain the
  			 * high bit of the ultra2 sync rate
  			 * field.
  			 */
  			scsirate = (sc->device_flags[i] & CFXFER)
  				 | ((ultraenb & target_mask) ? 0x8 : 0x0);
  			if (sc->device_flags[i] & CFWIDEB)
  				scsirate |= WIDEXFER;
  		} else {
  			scsirate = (sc->device_flags[i] & CFXFER) << 4;
  			if (sc->device_flags[i] & CFSYNCH)
  				scsirate |= SOFS;
  			if (sc->device_flags[i] & CFWIDEB)
  				scsirate |= WIDEXFER;
  		}
  		ahc_outb(ahc, TARG_SCSIRATE + i, scsirate);
  	}
  	ahc->our_id = sc->brtime_id & CFSCSIID;
  
  	scsi_conf = (ahc->our_id & 0x7);
  	if (sc->adapter_control & CFSPARITY)
  		scsi_conf |= ENSPCHK;
  	if (sc->adapter_control & CFRESETB)
  		scsi_conf |= RESET_SCSI;
  
  	ahc->flags |= (sc->adapter_control & CFBOOTCHAN) >> CFBOOTCHANSHIFT;
  
  	if (sc->bios_control & CFEXTEND)
  		ahc->flags |= AHC_EXTENDED_TRANS_A;
  
  	if (sc->bios_control & CFBIOSEN)
  		ahc->flags |= AHC_BIOS_ENABLED;
  	if (ahc->features & AHC_ULTRA
  	 && (ahc->flags & AHC_NEWEEPROM_FMT) == 0) {
  		/* Should we enable Ultra mode? */
  		if (!(sc->adapter_control & CFULTRAEN))
  			/* Treat us as a non-ultra card */
  			ultraenb = 0;
  	}
  
  	if (sc->signature == CFSIGNATURE
  	 || sc->signature == CFSIGNATURE2) {
  		uint32_t devconfig;
  
  		/* Honor the STPWLEVEL settings */
  		devconfig = ahc_pci_read_config(ahc->dev_softc,
  						DEVCONFIG, /*bytes*/4);
  		devconfig &= ~STPWLEVEL;
  		if ((sc->bios_control & CFSTPWLEVEL) != 0)
  			devconfig |= STPWLEVEL;
  		ahc_pci_write_config(ahc->dev_softc, DEVCONFIG,
  				     devconfig, /*bytes*/4);
  	}
  	/* Set SCSICONF info */
  	ahc_outb(ahc, SCSICONF, scsi_conf);
  	ahc_outb(ahc, DISC_DSB, ~(discenable & 0xff));
  	ahc_outb(ahc, DISC_DSB + 1, ~((discenable >> 8) & 0xff));
  	ahc_outb(ahc, ULTRA_ENB, ultraenb & 0xff);
  	ahc_outb(ahc, ULTRA_ENB + 1, (ultraenb >> 8) & 0xff);
  }
  
  static void
  configure_termination(struct ahc_softc *ahc,
  		      struct seeprom_descriptor *sd,
  		      u_int adapter_control,
  		      u_int *sxfrctl1)
  {
  	uint8_t brddat;
  	
  	brddat = 0;
  
  	/*
  	 * Update the settings in sxfrctl1 to match the
  	 * termination settings 
  	 */
  	*sxfrctl1 = 0;
  	
  	/*
  	 * SEECS must be on for the GALS to latch
  	 * the data properly.  Be sure to leave MS
  	 * on or we will release the seeprom.
  	 */
  	SEEPROM_OUTB(sd, sd->sd_MS | sd->sd_CS);
  	if ((adapter_control & CFAUTOTERM) != 0
  	 || (ahc->features & AHC_NEW_TERMCTL) != 0) {
  		int internal50_present;
  		int internal68_present;
  		int externalcable_present;
  		int eeprom_present;
  		int enableSEC_low;
  		int enableSEC_high;
  		int enablePRI_low;
  		int enablePRI_high;
  		int sum;
  
  		enableSEC_low = 0;
  		enableSEC_high = 0;
  		enablePRI_low = 0;
  		enablePRI_high = 0;
  		if ((ahc->features & AHC_NEW_TERMCTL) != 0) {
  			ahc_new_term_detect(ahc, &enableSEC_low,
  					    &enableSEC_high,
  					    &enablePRI_low,
  					    &enablePRI_high,
  					    &eeprom_present);
  			if ((adapter_control & CFSEAUTOTERM) == 0) {
  				if (bootverbose)
  					printk("%s: Manual SE Termination\n",
  					       ahc_name(ahc));
  				enableSEC_low = (adapter_control & CFSELOWTERM);
  				enableSEC_high =
  				    (adapter_control & CFSEHIGHTERM);
  			}
  			if ((adapter_control & CFAUTOTERM) == 0) {
  				if (bootverbose)
  					printk("%s: Manual LVD Termination\n",
  					       ahc_name(ahc));
  				enablePRI_low = (adapter_control & CFSTERM);
  				enablePRI_high = (adapter_control & CFWSTERM);
  			}
  			/* Make the table calculations below happy */
  			internal50_present = 0;
  			internal68_present = 1;
  			externalcable_present = 1;
  		} else if ((ahc->features & AHC_SPIOCAP) != 0) {
  			aic785X_cable_detect(ahc, &internal50_present,
  					     &externalcable_present,
  					     &eeprom_present);
  			/* Can never support a wide connector. */
  			internal68_present = 0;
  		} else {
  			aic787X_cable_detect(ahc, &internal50_present,
  					     &internal68_present,
  					     &externalcable_present,
  					     &eeprom_present);
  		}
  
  		if ((ahc->features & AHC_WIDE) == 0)
  			internal68_present = 0;
  
  		if (bootverbose
  		 && (ahc->features & AHC_ULTRA2) == 0) {
  			printk("%s: internal 50 cable %s present",
  			       ahc_name(ahc),
  			       internal50_present ? "is":"not");
  
  			if ((ahc->features & AHC_WIDE) != 0)
  				printk(", internal 68 cable %s present",
  				       internal68_present ? "is":"not");
  			printk("\n%s: external cable %s present\n",
  			       ahc_name(ahc),
  			       externalcable_present ? "is":"not");
  		}
  		if (bootverbose)
  			printk("%s: BIOS eeprom %s present\n",
  			       ahc_name(ahc), eeprom_present ? "is" : "not");
  
  		if ((ahc->flags & AHC_INT50_SPEEDFLEX) != 0) {
  			/*
  			 * The 50 pin connector is a separate bus,
  			 * so force it to always be terminated.
  			 * In the future, perform current sensing
  			 * to determine if we are in the middle of
  			 * a properly terminated bus.
  			 */
  			internal50_present = 0;
  		}
  
  		/*
  		 * Now set the termination based on what
  		 * we found.
  		 * Flash Enable = BRDDAT7
  		 * Secondary High Term Enable = BRDDAT6
  		 * Secondary Low Term Enable = BRDDAT5 (7890)
  		 * Primary High Term Enable = BRDDAT4 (7890)
  		 */
  		if ((ahc->features & AHC_ULTRA2) == 0
  		 && (internal50_present != 0)
  		 && (internal68_present != 0)
  		 && (externalcable_present != 0)) {
  			printk("%s: Illegal cable configuration!!. "
  			       "Only two connectors on the "
  			       "adapter may be used at a "
  			       "time!\n", ahc_name(ahc));
  
  			/*
  			 * Pretend there are no cables in the hope
  			 * that having all of the termination on
  			 * gives us a more stable bus.
  			 */
  		 	internal50_present = 0;
  			internal68_present = 0;
  			externalcable_present = 0;
  		}
  
  		if ((ahc->features & AHC_WIDE) != 0
  		 && ((externalcable_present == 0)
  		  || (internal68_present == 0)
  		  || (enableSEC_high != 0))) {
  			brddat |= BRDDAT6;
  			if (bootverbose) {
  				if ((ahc->flags & AHC_INT50_SPEEDFLEX) != 0)
  					printk("%s: 68 pin termination "
  					       "Enabled\n", ahc_name(ahc));
  				else
  					printk("%s: %sHigh byte termination "
  					       "Enabled\n", ahc_name(ahc),
  					       enableSEC_high ? "Secondary "
  							      : "");
  			}
  		}
  
  		sum = internal50_present + internal68_present
  		    + externalcable_present;
  		if (sum < 2 || (enableSEC_low != 0)) {
  			if ((ahc->features & AHC_ULTRA2) != 0)
  				brddat |= BRDDAT5;
  			else
  				*sxfrctl1 |= STPWEN;
  			if (bootverbose) {
  				if ((ahc->flags & AHC_INT50_SPEEDFLEX) != 0)
  					printk("%s: 50 pin termination "
  					       "Enabled\n", ahc_name(ahc));
  				else
  					printk("%s: %sLow byte termination "
  					       "Enabled\n", ahc_name(ahc),
  					       enableSEC_low ? "Secondary "
  							     : "");
  			}
  		}
  
  		if (enablePRI_low != 0) {
  			*sxfrctl1 |= STPWEN;
  			if (bootverbose)
  				printk("%s: Primary Low Byte termination "
  				       "Enabled\n", ahc_name(ahc));
  		}
  
  		/*
  		 * Setup STPWEN before setting up the rest of
  		 * the termination per the tech note on the U160 cards.
  		 */
  		ahc_outb(ahc, SXFRCTL1, *sxfrctl1);
  
  		if (enablePRI_high != 0) {
  			brddat |= BRDDAT4;
  			if (bootverbose)
  				printk("%s: Primary High Byte "
  				       "termination Enabled\n",
  				       ahc_name(ahc));
  		}
  		
  		write_brdctl(ahc, brddat);
  
  	} else {
  		if ((adapter_control & CFSTERM) != 0) {
  			*sxfrctl1 |= STPWEN;
  
  			if (bootverbose)
  				printk("%s: %sLow byte termination Enabled\n",
  				       ahc_name(ahc),
  				       (ahc->features & AHC_ULTRA2) ? "Primary "
  								    : "");
  		}
  
  		if ((adapter_control & CFWSTERM) != 0
  		 && (ahc->features & AHC_WIDE) != 0) {
  			brddat |= BRDDAT6;
  			if (bootverbose)
  				printk("%s: %sHigh byte termination Enabled\n",
  				       ahc_name(ahc),
  				       (ahc->features & AHC_ULTRA2)
  				     ? "Secondary " : "");
  		}
  
  		/*
  		 * Setup STPWEN before setting up the rest of
  		 * the termination per the tech note on the U160 cards.
  		 */
  		ahc_outb(ahc, SXFRCTL1, *sxfrctl1);
  
  		if ((ahc->features & AHC_WIDE) != 0)
  			write_brdctl(ahc, brddat);
  	}
  	SEEPROM_OUTB(sd, sd->sd_MS); /* Clear CS */
  }
  
  static void
  ahc_new_term_detect(struct ahc_softc *ahc, int *enableSEC_low,
  		    int *enableSEC_high, int *enablePRI_low,
  		    int *enablePRI_high, int *eeprom_present)
  {
  	uint8_t brdctl;
  
  	/*
  	 * BRDDAT7 = Eeprom
  	 * BRDDAT6 = Enable Secondary High Byte termination
  	 * BRDDAT5 = Enable Secondary Low Byte termination
  	 * BRDDAT4 = Enable Primary high byte termination
  	 * BRDDAT3 = Enable Primary low byte termination
  	 */
  	brdctl = read_brdctl(ahc);
  	*eeprom_present = brdctl & BRDDAT7;
  	*enableSEC_high = (brdctl & BRDDAT6);
  	*enableSEC_low = (brdctl & BRDDAT5);
  	*enablePRI_high = (brdctl & BRDDAT4);
  	*enablePRI_low = (brdctl & BRDDAT3);
  }
  
  static void
  aic787X_cable_detect(struct ahc_softc *ahc, int *internal50_present,
  		     int *internal68_present, int *externalcable_present,
  		     int *eeprom_present)
  {
  	uint8_t brdctl;
  
  	/*
  	 * First read the status of our cables.
  	 * Set the rom bank to 0 since the
  	 * bank setting serves as a multiplexor
  	 * for the cable detection logic.
  	 * BRDDAT5 controls the bank switch.
  	 */
  	write_brdctl(ahc, 0);
  
  	/*
  	 * Now read the state of the internal
  	 * connectors.  BRDDAT6 is INT50 and
  	 * BRDDAT7 is INT68.
  	 */
  	brdctl = read_brdctl(ahc);
  	*internal50_present = (brdctl & BRDDAT6) ? 0 : 1;
  	*internal68_present = (brdctl & BRDDAT7) ? 0 : 1;
  
  	/*
  	 * Set the rom bank to 1 and determine
  	 * the other signals.
  	 */
  	write_brdctl(ahc, BRDDAT5);
  
  	/*
  	 * Now read the state of the external
  	 * connectors.  BRDDAT6 is EXT68 and
  	 * BRDDAT7 is EPROMPS.
  	 */
  	brdctl = read_brdctl(ahc);
  	*externalcable_present = (brdctl & BRDDAT6) ? 0 : 1;
  	*eeprom_present = (brdctl & BRDDAT7) ? 1 : 0;
  }
  
  static void
  aic785X_cable_detect(struct ahc_softc *ahc, int *internal50_present,
  		     int *externalcable_present, int *eeprom_present)
  {
  	uint8_t brdctl;
  	uint8_t spiocap;
  
  	spiocap = ahc_inb(ahc, SPIOCAP);
  	spiocap &= ~SOFTCMDEN;
  	spiocap |= EXT_BRDCTL;
  	ahc_outb(ahc, SPIOCAP, spiocap);
  	ahc_outb(ahc, BRDCTL, BRDRW|BRDCS);
  	ahc_flush_device_writes(ahc);
  	ahc_delay(500);
  	ahc_outb(ahc, BRDCTL, 0);
  	ahc_flush_device_writes(ahc);
  	ahc_delay(500);
  	brdctl = ahc_inb(ahc, BRDCTL);
  	*internal50_present = (brdctl & BRDDAT5) ? 0 : 1;
  	*externalcable_present = (brdctl & BRDDAT6) ? 0 : 1;
  	*eeprom_present = (ahc_inb(ahc, SPIOCAP) & EEPROM) ? 1 : 0;
  }
  	
  int
  ahc_acquire_seeprom(struct ahc_softc *ahc, struct seeprom_descriptor *sd)
  {
  	int wait;
  
  	if ((ahc->features & AHC_SPIOCAP) != 0
  	 && (ahc_inb(ahc, SPIOCAP) & SEEPROM) == 0)
  		return (0);
  
  	/*
  	 * Request access of the memory port.  When access is
  	 * granted, SEERDY will go high.  We use a 1 second
  	 * timeout which should be near 1 second more than
  	 * is needed.  Reason: after the chip reset, there
  	 * should be no contention.
  	 */
  	SEEPROM_OUTB(sd, sd->sd_MS);
  	wait = 1000;  /* 1 second timeout in msec */
  	while (--wait && ((SEEPROM_STATUS_INB(sd) & sd->sd_RDY) == 0)) {
  		ahc_delay(1000);  /* delay 1 msec */
  	}
  	if ((SEEPROM_STATUS_INB(sd) & sd->sd_RDY) == 0) {
  		SEEPROM_OUTB(sd, 0); 
  		return (0);
  	}
  	return(1);
  }
  
  void
  ahc_release_seeprom(struct seeprom_descriptor *sd)
  {
  	/* Release access to the memory port and the serial EEPROM. */
  	SEEPROM_OUTB(sd, 0);
  }
  
  static void
  write_brdctl(struct ahc_softc *ahc, uint8_t value)
  {
  	uint8_t brdctl;
  
  	if ((ahc->chip & AHC_CHIPID_MASK) == AHC_AIC7895) {
  		brdctl = BRDSTB;
  	 	if (ahc->channel == 'B')
  			brdctl |= BRDCS;
  	} else if ((ahc->features & AHC_ULTRA2) != 0) {
  		brdctl = 0;
  	} else {
  		brdctl = BRDSTB|BRDCS;
  	}
  	ahc_outb(ahc, BRDCTL, brdctl);
  	ahc_flush_device_writes(ahc);
  	brdctl |= value;
  	ahc_outb(ahc, BRDCTL, brdctl);
  	ahc_flush_device_writes(ahc);
  	if ((ahc->features & AHC_ULTRA2) != 0)
  		brdctl |= BRDSTB_ULTRA2;
  	else
  		brdctl &= ~BRDSTB;
  	ahc_outb(ahc, BRDCTL, brdctl);
  	ahc_flush_device_writes(ahc);
  	if ((ahc->features & AHC_ULTRA2) != 0)
  		brdctl = 0;
  	else
  		brdctl &= ~BRDCS;
  	ahc_outb(ahc, BRDCTL, brdctl);
  }
  
  static uint8_t
  read_brdctl(struct ahc_softc *ahc)
  {
  	uint8_t brdctl;
  	uint8_t value;
  
  	if ((ahc->chip & AHC_CHIPID_MASK) == AHC_AIC7895) {
  		brdctl = BRDRW;
  	 	if (ahc->channel == 'B')
  			brdctl |= BRDCS;
  	} else if ((ahc->features & AHC_ULTRA2) != 0) {
  		brdctl = BRDRW_ULTRA2;
  	} else {
  		brdctl = BRDRW|BRDCS;
  	}
  	ahc_outb(ahc, BRDCTL, brdctl);
  	ahc_flush_device_writes(ahc);
  	value = ahc_inb(ahc, BRDCTL);
  	ahc_outb(ahc, BRDCTL, 0);
  	return (value);
  }
  
  static void
  ahc_pci_intr(struct ahc_softc *ahc)
  {
  	u_int error;
  	u_int status1;
  
  	error = ahc_inb(ahc, ERROR);
  	if ((error & PCIERRSTAT) == 0)
  		return;
  
  	status1 = ahc_pci_read_config(ahc->dev_softc,
  				      PCIR_STATUS + 1, /*bytes*/1);
  
  	printk("%s: PCI error Interrupt at seqaddr = 0x%x\n",
  	      ahc_name(ahc),
  	      ahc_inb(ahc, SEQADDR0) | (ahc_inb(ahc, SEQADDR1) << 8));
  
  	if (status1 & DPE) {
  		ahc->pci_target_perr_count++;
  		printk("%s: Data Parity Error Detected during address "
  		       "or write data phase\n", ahc_name(ahc));
  	}
  	if (status1 & SSE) {
  		printk("%s: Signal System Error Detected\n", ahc_name(ahc));
  	}
  	if (status1 & RMA) {
  		printk("%s: Received a Master Abort\n", ahc_name(ahc));
  	}
  	if (status1 & RTA) {
  		printk("%s: Received a Target Abort\n", ahc_name(ahc));
  	}
  	if (status1 & STA) {
  		printk("%s: Signaled a Target Abort\n", ahc_name(ahc));
  	}
  	if (status1 & DPR) {
  		printk("%s: Data Parity Error has been reported via PERR#\n",
  		       ahc_name(ahc));
  	}
  
  	/* Clear latched errors. */
  	ahc_pci_write_config(ahc->dev_softc, PCIR_STATUS + 1,
  			     status1, /*bytes*/1);
  
  	if ((status1 & (DPE|SSE|RMA|RTA|STA|DPR)) == 0) {
  		printk("%s: Latched PCIERR interrupt with "
  		       "no status bits set\n", ahc_name(ahc)); 
  	} else {
  		ahc_outb(ahc, CLRINT, CLRPARERR);
  	}
  
  	if (ahc->pci_target_perr_count > AHC_PCI_TARGET_PERR_THRESH) {
  		printk(
  "%s: WARNING WARNING WARNING WARNING\n"
  "%s: Too many PCI parity errors observed as a target.\n"
  "%s: Some device on this bus is generating bad parity.\n"
  "%s: This is an error *observed by*, not *generated by*, this controller.\n"
  "%s: PCI parity error checking has been disabled.\n"
  "%s: WARNING WARNING WARNING WARNING\n",
  		       ahc_name(ahc), ahc_name(ahc), ahc_name(ahc),
  		       ahc_name(ahc), ahc_name(ahc), ahc_name(ahc));
  		ahc->seqctl |= FAILDIS;
  		ahc_outb(ahc, SEQCTL, ahc->seqctl);
  	}
  	ahc_unpause(ahc);
  }
  
  static int
  ahc_pci_chip_init(struct ahc_softc *ahc)
  {
  	ahc_outb(ahc, DSCOMMAND0, ahc->bus_softc.pci_softc.dscommand0);
  	ahc_outb(ahc, DSPCISTATUS, ahc->bus_softc.pci_softc.dspcistatus);
  	if ((ahc->features & AHC_DT) != 0) {
  		u_int sfunct;
  
  		sfunct = ahc_inb(ahc, SFUNCT) & ~ALT_MODE;
  		ahc_outb(ahc, SFUNCT, sfunct | ALT_MODE);
  		ahc_outb(ahc, OPTIONMODE, ahc->bus_softc.pci_softc.optionmode);
  		ahc_outw(ahc, TARGCRCCNT, ahc->bus_softc.pci_softc.targcrccnt);
  		ahc_outb(ahc, SFUNCT, sfunct);
  		ahc_outb(ahc, CRCCONTROL1,
  			 ahc->bus_softc.pci_softc.crccontrol1);
  	}
  	if ((ahc->features & AHC_MULTI_FUNC) != 0)
  		ahc_outb(ahc, SCBBADDR, ahc->bus_softc.pci_softc.scbbaddr);
  
  	if ((ahc->features & AHC_ULTRA2) != 0)
  		ahc_outb(ahc, DFF_THRSH, ahc->bus_softc.pci_softc.dff_thrsh);
  
  	return (ahc_chip_init(ahc));
  }
  
  #ifdef CONFIG_PM
  void
  ahc_pci_resume(struct ahc_softc *ahc)
  {
  	/*
  	 * We assume that the OS has restored our register
  	 * mappings, etc.  Just update the config space registers
  	 * that the OS doesn't know about and rely on our chip
  	 * reset handler to handle the rest.
  	 */
  	ahc_pci_write_config(ahc->dev_softc, DEVCONFIG,
  			     ahc->bus_softc.pci_softc.devconfig, /*bytes*/4);
  	ahc_pci_write_config(ahc->dev_softc, PCIR_COMMAND,
  			     ahc->bus_softc.pci_softc.command, /*bytes*/1);
  	ahc_pci_write_config(ahc->dev_softc, CSIZE_LATTIME,
  			     ahc->bus_softc.pci_softc.csize_lattime, /*bytes*/1);
  	if ((ahc->flags & AHC_HAS_TERM_LOGIC) != 0) {
  		struct	seeprom_descriptor sd;
  		u_int	sxfrctl1;
  
  		sd.sd_ahc = ahc;
  		sd.sd_control_offset = SEECTL;		
  		sd.sd_status_offset = SEECTL;		
  		sd.sd_dataout_offset = SEECTL;		
  
  		ahc_acquire_seeprom(ahc, &sd);
  		configure_termination(ahc, &sd,
  				      ahc->seep_config->adapter_control,
  				      &sxfrctl1);
  		ahc_release_seeprom(&sd);
  	}
  }
  #endif
  
  static int
  ahc_aic785X_setup(struct ahc_softc *ahc)
  {
  	ahc_dev_softc_t pci;
  	uint8_t rev;
  
  	pci = ahc->dev_softc;
  	ahc->channel = 'A';
  	ahc->chip = AHC_AIC7850;
  	ahc->features = AHC_AIC7850_FE;
  	ahc->bugs |= AHC_TMODE_WIDEODD_BUG|AHC_CACHETHEN_BUG|AHC_PCI_MWI_BUG;
  	rev = ahc_pci_read_config(pci, PCIR_REVID, /*bytes*/1);
  	if (rev >= 1)
  		ahc->bugs |= AHC_PCI_2_1_RETRY_BUG;
  	ahc->instruction_ram_size = 512;
  	return (0);
  }
  
  static int
  ahc_aic7860_setup(struct ahc_softc *ahc)
  {
  	ahc_dev_softc_t pci;
  	uint8_t rev;
  
  	pci = ahc->dev_softc;
  	ahc->channel = 'A';
  	ahc->chip = AHC_AIC7860;
  	ahc->features = AHC_AIC7860_FE;
  	ahc->bugs |= AHC_TMODE_WIDEODD_BUG|AHC_CACHETHEN_BUG|AHC_PCI_MWI_BUG;
  	rev = ahc_pci_read_config(pci, PCIR_REVID, /*bytes*/1);
  	if (rev >= 1)
  		ahc->bugs |= AHC_PCI_2_1_RETRY_BUG;
  	ahc->instruction_ram_size = 512;
  	return (0);
  }
  
  static int
  ahc_apa1480_setup(struct ahc_softc *ahc)
  {
  	int error;
  
  	error = ahc_aic7860_setup(ahc);
  	if (error != 0)
  		return (error);
  	ahc->features |= AHC_REMOVABLE;
  	return (0);
  }
  
  static int
  ahc_aic7870_setup(struct ahc_softc *ahc)
  {
  
  	ahc->channel = 'A';
  	ahc->chip = AHC_AIC7870;
  	ahc->features = AHC_AIC7870_FE;
  	ahc->bugs |= AHC_TMODE_WIDEODD_BUG|AHC_CACHETHEN_BUG|AHC_PCI_MWI_BUG;
  	ahc->instruction_ram_size = 512;
  	return (0);
  }
  
  static int
  ahc_aic7870h_setup(struct ahc_softc *ahc)
  {
  	int error = ahc_aic7870_setup(ahc);
  
  	ahc->features |= AHC_HVD;
  
  	return error;
  }
  
  static int
  ahc_aha394X_setup(struct ahc_softc *ahc)
  {
  	int error;
  
  	error = ahc_aic7870_setup(ahc);
  	if (error == 0)
  		error = ahc_aha394XX_setup(ahc);
  	return (error);
  }
  
  static int
  ahc_aha394Xh_setup(struct ahc_softc *ahc)
  {
  	int error = ahc_aha394X_setup(ahc);
  
  	ahc->features |= AHC_HVD;
  
  	return error;
  }
  
  static int
  ahc_aha398X_setup(struct ahc_softc *ahc)
  {
  	int error;
  
  	error = ahc_aic7870_setup(ahc);
  	if (error == 0)
  		error = ahc_aha398XX_setup(ahc);
  	return (error);
  }
  
  static int
  ahc_aha494X_setup(struct ahc_softc *ahc)
  {
  	int error;
  
  	error = ahc_aic7870_setup(ahc);
  	if (error == 0)
  		error = ahc_aha494XX_setup(ahc);
  	return (error);
  }
  
  static int
  ahc_aha494Xh_setup(struct ahc_softc *ahc)
  {
  	int error = ahc_aha494X_setup(ahc);
  
  	ahc->features |= AHC_HVD;
  
  	return error;
  }
  
  static int
  ahc_aic7880_setup(struct ahc_softc *ahc)
  {
  	ahc_dev_softc_t pci;
  	uint8_t rev;
  
  	pci = ahc->dev_softc;
  	ahc->channel = 'A';
  	ahc->chip = AHC_AIC7880;
  	ahc->features = AHC_AIC7880_FE;
  	ahc->bugs |= AHC_TMODE_WIDEODD_BUG;
  	rev = ahc_pci_read_config(pci, PCIR_REVID, /*bytes*/1);
  	if (rev >= 1) {
  		ahc->bugs |= AHC_PCI_2_1_RETRY_BUG;
  	} else {
  		ahc->bugs |= AHC_CACHETHEN_BUG|AHC_PCI_MWI_BUG;
  	}
  	ahc->instruction_ram_size = 512;
  	return (0);
  }
  
  static int
  ahc_aic7880h_setup(struct ahc_softc *ahc)
  {
  	int error = ahc_aic7880_setup(ahc);
  
  	ahc->features |= AHC_HVD;
  
  	return error;
  }
  
  
  static int
  ahc_aha2940Pro_setup(struct ahc_softc *ahc)
  {
  
  	ahc->flags |= AHC_INT50_SPEEDFLEX;
  	return (ahc_aic7880_setup(ahc));
  }
  
  static int
  ahc_aha394XU_setup(struct ahc_softc *ahc)
  {
  	int error;
  
  	error = ahc_aic7880_setup(ahc);
  	if (error == 0)
  		error = ahc_aha394XX_setup(ahc);
  	return (error);
  }
  
  static int
  ahc_aha394XUh_setup(struct ahc_softc *ahc)
  {
  	int error = ahc_aha394XU_setup(ahc);
  
  	ahc->features |= AHC_HVD;
  
  	return error;
  }
  
  static int
  ahc_aha398XU_setup(struct ahc_softc *ahc)
  {
  	int error;
  
  	error = ahc_aic7880_setup(ahc);
  	if (error == 0)
  		error = ahc_aha398XX_setup(ahc);
  	return (error);
  }
  
  static int
  ahc_aic7890_setup(struct ahc_softc *ahc)
  {
  	ahc_dev_softc_t pci;
  	uint8_t rev;
  
  	pci = ahc->dev_softc;
  	ahc->channel = 'A';
  	ahc->chip = AHC_AIC7890;
  	ahc->features = AHC_AIC7890_FE;
  	ahc->flags |= AHC_NEWEEPROM_FMT;
  	rev = ahc_pci_read_config(pci, PCIR_REVID, /*bytes*/1);
  	if (rev == 0)
  		ahc->bugs |= AHC_AUTOFLUSH_BUG|AHC_CACHETHEN_BUG;
  	ahc->instruction_ram_size = 768;
  	return (0);
  }
  
  static int
  ahc_aic7892_setup(struct ahc_softc *ahc)
  {
  
  	ahc->channel = 'A';
  	ahc->chip = AHC_AIC7892;
  	ahc->features = AHC_AIC7892_FE;
  	ahc->flags |= AHC_NEWEEPROM_FMT;
  	ahc->bugs |= AHC_SCBCHAN_UPLOAD_BUG;
  	ahc->instruction_ram_size = 1024;
  	return (0);
  }
  
  static int
  ahc_aic7895_setup(struct ahc_softc *ahc)
  {
  	ahc_dev_softc_t pci;
  	uint8_t rev;
  
  	pci = ahc->dev_softc;
  	ahc->channel = ahc_get_pci_function(pci) == 1 ? 'B' : 'A';
  	/*
  	 * The 'C' revision of the aic7895 has a few additional features.
  	 */
  	rev = ahc_pci_read_config(pci, PCIR_REVID, /*bytes*/1);
  	if (rev >= 4) {
  		ahc->chip = AHC_AIC7895C;
  		ahc->features = AHC_AIC7895C_FE;
  	} else  {
  		u_int command;
  
  		ahc->chip = AHC_AIC7895;
  		ahc->features = AHC_AIC7895_FE;
  
  		/*
  		 * The BIOS disables the use of MWI transactions
  		 * since it does not have the MWI bug work around
  		 * we have.  Disabling MWI reduces performance, so
  		 * turn it on again.
  		 */
  		command = ahc_pci_read_config(pci, PCIR_COMMAND, /*bytes*/1);
  		command |= PCIM_CMD_MWRICEN;
  		ahc_pci_write_config(pci, PCIR_COMMAND, command, /*bytes*/1);
  		ahc->bugs |= AHC_PCI_MWI_BUG;
  	}
  	/*
  	 * XXX Does CACHETHEN really not work???  What about PCI retry?
  	 * on C level chips.  Need to test, but for now, play it safe.
  	 */
  	ahc->bugs |= AHC_TMODE_WIDEODD_BUG|AHC_PCI_2_1_RETRY_BUG
  		  |  AHC_CACHETHEN_BUG;
  
  #if 0
  	uint32_t devconfig;
  
  	/*
  	 * Cachesize must also be zero due to stray DAC
  	 * problem when sitting behind some bridges.
  	 */
  	ahc_pci_write_config(pci, CSIZE_LATTIME, 0, /*bytes*/1);
  	devconfig = ahc_pci_read_config(pci, DEVCONFIG, /*bytes*/1);
  	devconfig |= MRDCEN;
  	ahc_pci_write_config(pci, DEVCONFIG, devconfig, /*bytes*/1);
  #endif
  	ahc->flags |= AHC_NEWEEPROM_FMT;
  	ahc->instruction_ram_size = 512;
  	return (0);
  }
  
  static int
  ahc_aic7895h_setup(struct ahc_softc *ahc)
  {
  	int error = ahc_aic7895_setup(ahc);
  
  	ahc->features |= AHC_HVD;
  
  	return error;
  }
  
  static int
  ahc_aic7896_setup(struct ahc_softc *ahc)
  {
  	ahc_dev_softc_t pci;
  
  	pci = ahc->dev_softc;
  	ahc->channel = ahc_get_pci_function(pci) == 1 ? 'B' : 'A';
  	ahc->chip = AHC_AIC7896;
  	ahc->features = AHC_AIC7896_FE;
  	ahc->flags |= AHC_NEWEEPROM_FMT;
  	ahc->bugs |= AHC_CACHETHEN_DIS_BUG;
  	ahc->instruction_ram_size = 768;
  	return (0);
  }
  
  static int
  ahc_aic7899_setup(struct ahc_softc *ahc)
  {
  	ahc_dev_softc_t pci;
  
  	pci = ahc->dev_softc;
  	ahc->channel = ahc_get_pci_function(pci) == 1 ? 'B' : 'A';
  	ahc->chip = AHC_AIC7899;
  	ahc->features = AHC_AIC7899_FE;
  	ahc->flags |= AHC_NEWEEPROM_FMT;
  	ahc->bugs |= AHC_SCBCHAN_UPLOAD_BUG;
  	ahc->instruction_ram_size = 1024;
  	return (0);
  }
  
  static int
  ahc_aha29160C_setup(struct ahc_softc *ahc)
  {
  	int error;
  
  	error = ahc_aic7899_setup(ahc);
  	if (error != 0)
  		return (error);
  	ahc->features |= AHC_REMOVABLE;
  	return (0);
  }
  
  static int
  ahc_raid_setup(struct ahc_softc *ahc)
  {
  	printk("RAID functionality unsupported\n");
  	return (ENXIO);
  }
  
  static int
  ahc_aha394XX_setup(struct ahc_softc *ahc)
  {
  	ahc_dev_softc_t pci;
  
  	pci = ahc->dev_softc;
  	switch (ahc_get_pci_slot(pci)) {
  	case AHC_394X_SLOT_CHANNEL_A:
  		ahc->channel = 'A';
  		break;
  	case AHC_394X_SLOT_CHANNEL_B:
  		ahc->channel = 'B';
  		break;
  	default:
  		printk("adapter at unexpected slot %d\n"
  		       "unable to map to a channel\n",
  		       ahc_get_pci_slot(pci));
  		ahc->channel = 'A';
  	}
  	return (0);
  }
  
  static int
  ahc_aha398XX_setup(struct ahc_softc *ahc)
  {
  	ahc_dev_softc_t pci;
  
  	pci = ahc->dev_softc;
  	switch (ahc_get_pci_slot(pci)) {
  	case AHC_398X_SLOT_CHANNEL_A:
  		ahc->channel = 'A';
  		break;
  	case AHC_398X_SLOT_CHANNEL_B:
  		ahc->channel = 'B';
  		break;
  	case AHC_398X_SLOT_CHANNEL_C:
  		ahc->channel = 'C';
  		break;
  	default:
  		printk("adapter at unexpected slot %d\n"
  		       "unable to map to a channel\n",
  		       ahc_get_pci_slot(pci));
  		ahc->channel = 'A';
  		break;
  	}
  	ahc->flags |= AHC_LARGE_SEEPROM;
  	return (0);
  }
  
  static int
  ahc_aha494XX_setup(struct ahc_softc *ahc)
  {
  	ahc_dev_softc_t pci;
  
  	pci = ahc->dev_softc;
  	switch (ahc_get_pci_slot(pci)) {
  	case AHC_494X_SLOT_CHANNEL_A:
  		ahc->channel = 'A';
  		break;
  	case AHC_494X_SLOT_CHANNEL_B:
  		ahc->channel = 'B';
  		break;
  	case AHC_494X_SLOT_CHANNEL_C:
  		ahc->channel = 'C';
  		break;
  	case AHC_494X_SLOT_CHANNEL_D:
  		ahc->channel = 'D';
  		break;
  	default:
  		printk("adapter at unexpected slot %d\n"
  		       "unable to map to a channel\n",
  		       ahc_get_pci_slot(pci));
  		ahc->channel = 'A';
  	}
  	ahc->flags |= AHC_LARGE_SEEPROM;
  	return (0);
  }
  