text: var searchData=
  [
    ['dci0_5f10mhz_5ffdd',['DCI0_10MHz_FDD',['../structDCI0__10MHz__FDD.html',1,'']]],
    ['dci0_5f10mhz_5ftdd_5f1_5f6',['DCI0_10MHz_TDD_1_6',['../structDCI0__10MHz__TDD__1__6.html',1,'']]],
    ['dci0_5f1_5f5mhz_5ffdd',['DCI0_1_5MHz_FDD',['../structDCI0__1__5MHz__FDD.html',1,'']]],
    ['dci0_5f1_5f5mhz_5ftdd_5f1_5f6',['DCI0_1_5MHz_TDD_1_6',['../structDCI0__1__5MHz__TDD__1__6.html',1,'']]],
    ['dci0_5f20mhz_5ffdd',['DCI0_20MHz_FDD',['../structDCI0__20MHz__FDD.html',1,'']]],
    ['dci0_5f20mhz_5ftdd_5f1_5f6',['DCI0_20MHz_TDD_1_6',['../structDCI0__20MHz__TDD__1__6.html',1,'']]],
    ['dci0_5f5mhz_5ffdd',['DCI0_5MHz_FDD',['../structDCI0__5MHz__FDD.html',1,'']]],
    ['dci0_5f5mhz_5ftdd0',['DCI0_5MHz_TDD0',['../structDCI0__5MHz__TDD0.html',1,'']]],
    ['dci0_5f5mhz_5ftdd_5f1_5f6',['DCI0_5MHz_TDD_1_6',['../structDCI0__5MHz__TDD__1__6.html',1,'']]],
    ['dci0a_5f10_5fmhz',['DCI0A_10_MHz',['../structDCI0A__10__MHz.html',1,'']]],
    ['dci0a_5f1_5f5mhz',['DCI0A_1_5MHz',['../structDCI0A__1__5MHz.html',1,'']]],
    ['dci0a_5f20_5fmhz',['DCI0A_20_MHz',['../structDCI0A__20__MHz.html',1,'']]],
    ['dci0a_5f5mhz',['DCI0A_5MHz',['../structDCI0A__5MHz.html',1,'']]],
    ['dci1_5f10mhz_5ffdd',['DCI1_10MHz_FDD',['../structDCI1__10MHz__FDD.html',1,'']]],
    ['dci1_5f10mhz_5ftdd',['DCI1_10MHz_TDD',['../structDCI1__10MHz__TDD.html',1,'']]],
    ['dci1_5f1_5f5mhz_5ffdd',['DCI1_1_5MHz_FDD',['../structDCI1__1__5MHz__FDD.html',1,'']]],
    ['dci1_5f1_5f5mhz_5ftdd',['DCI1_1_5MHz_TDD',['../structDCI1__1__5MHz__TDD.html',1,'']]],
    ['dci1_5f20mhz_5ffdd',['DCI1_20MHz_FDD',['../structDCI1__20MHz__FDD.html',1,'']]],
    ['dci1_5f20mhz_5ftdd',['DCI1_20MHz_TDD',['../structDCI1__20MHz__TDD.html',1,'']]],
    ['dci1_5f5mhz_5ffdd',['DCI1_5MHz_FDD',['../structDCI1__5MHz__FDD.html',1,'']]],
    ['dci1_5f5mhz_5ftdd',['DCI1_5MHz_TDD',['../structDCI1__5MHz__TDD.html',1,'']]],
    ['dci1a_5f10mhz_5ffdd',['DCI1A_10MHz_FDD',['../structDCI1A__10MHz__FDD.html',1,'']]],
    ['dci1a_5f10mhz_5ftdd_5f1_5f6',['DCI1A_10MHz_TDD_1_6',['../structDCI1A__10MHz__TDD__1__6.html',1,'']]],
    ['dci1a_5f1_5f5mhz_5ffdd',['DCI1A_1_5MHz_FDD',['../structDCI1A__1__5MHz__FDD.html',1,'']]],
    ['dci1a_5f1_5f5mhz_5ftdd_5f1_5f6',['DCI1A_1_5MHz_TDD_1_6',['../structDCI1A__1__5MHz__TDD__1__6.html',1,'']]],
    ['dci1a_5f20mhz_5ffdd',['DCI1A_20MHz_FDD',['../structDCI1A__20MHz__FDD.html',1,'']]],
    ['dci1a_5f20mhz_5ftdd_5f1_5f6',['DCI1A_20MHz_TDD_1_6',['../structDCI1A__20MHz__TDD__1__6.html',1,'']]],
    ['dci1a_5f5mhz_5ffdd',['DCI1A_5MHz_FDD',['../structDCI1A__5MHz__FDD.html',1,'']]],
    ['dci1a_5f5mhz_5ftdd_5f1_5f6',['DCI1A_5MHz_TDD_1_6',['../structDCI1A__5MHz__TDD__1__6.html',1,'']]],
    ['dci1a_5fra_5f5mhz_5ftdd_5f1_5f6',['DCI1A_RA_5MHz_TDD_1_6',['../structDCI1A__RA__5MHz__TDD__1__6.html',1,'']]],
    ['dci1b_5f5mhz_5f2a_5ffdd',['DCI1B_5MHz_2A_FDD',['../structDCI1B__5MHz__2A__FDD.html',1,'']]],
    ['dci1b_5f5mhz_5f2a_5ftdd',['DCI1B_5MHz_2A_TDD',['../structDCI1B__5MHz__2A__TDD.html',1,'']]],
    ['dci1b_5f5mhz_5f4a_5ffdd',['DCI1B_5MHz_4A_FDD',['../structDCI1B__5MHz__4A__FDD.html',1,'']]],
    ['dci1b_5f5mhz_5f4a_5ftdd',['DCI1B_5MHz_4A_TDD',['../structDCI1B__5MHz__4A__TDD.html',1,'']]],
    ['dci1c_5f10mhz',['DCI1C_10MHz',['../structDCI1C__10MHz.html',1,'']]],
    ['dci1c_5f15mhz',['DCI1C_15MHz',['../structDCI1C__15MHz.html',1,'']]],
    ['dci1c_5f1_5f5mhz',['DCI1C_1_5MHz',['../structDCI1C__1__5MHz.html',1,'']]],
    ['dci1c_5f20mhz',['DCI1C_20MHz',['../structDCI1C__20MHz.html',1,'']]],
    ['dci1c_5f5mhz',['DCI1C_5MHz',['../structDCI1C__5MHz.html',1,'']]],
    ['dci1d_5f5mhz_5f2a_5ffdd',['DCI1D_5MHz_2A_FDD',['../structDCI1D__5MHz__2A__FDD.html',1,'']]],
    ['dci1d_5f5mhz_5f2a_5ftdd',['DCI1D_5MHz_2A_TDD',['../structDCI1D__5MHz__2A__TDD.html',1,'']]],
    ['dci1d_5f5mhz_5f4a_5ffdd',['DCI1D_5MHz_4A_FDD',['../structDCI1D__5MHz__4A__FDD.html',1,'']]],
    ['dci1d_5f5mhz_5f4a_5ftdd',['DCI1D_5MHz_4A_TDD',['../structDCI1D__5MHz__4A__TDD.html',1,'']]],
    ['dci1e_5f5mhz_5f2a_5fm10prb_5ftdd',['DCI1E_5MHz_2A_M10PRB_TDD',['../structDCI1E__5MHz__2A__M10PRB__TDD.html',1,'']]],
    ['dci2_5f10mhz_5f2a_5ffdd',['DCI2_10MHz_2A_FDD',['../structDCI2__10MHz__2A__FDD.html',1,'']]],
    ['dci2_5f10mhz_5f2a_5ftdd',['DCI2_10MHz_2A_TDD',['../structDCI2__10MHz__2A__TDD.html',1,'']]],
    ['dci2_5f10mhz_5f4a_5ffdd',['DCI2_10MHz_4A_FDD',['../structDCI2__10MHz__4A__FDD.html',1,'']]],
    ['dci2_5f10mhz_5f4a_5ftdd',['DCI2_10MHz_4A_TDD',['../structDCI2__10MHz__4A__TDD.html',1,'']]],
    ['dci2_5f1_5f5mhz_5f2a_5ffdd',['DCI2_1_5MHz_2A_FDD',['../structDCI2__1__5MHz__2A__FDD.html',1,'']]],
    ['dci2_5f1_5f5mhz_5f2a_5ftdd',['DCI2_1_5MHz_2A_TDD',['../structDCI2__1__5MHz__2A__TDD.html',1,'']]],
    ['dci2_5f1_5f5mhz_5f4a_5ffdd',['DCI2_1_5MHz_4A_FDD',['../structDCI2__1__5MHz__4A__FDD.html',1,'']]],
    ['dci2_5f1_5f5mhz_5f4a_5ftdd',['DCI2_1_5MHz_4A_TDD',['../structDCI2__1__5MHz__4A__TDD.html',1,'']]],
    ['dci2_5f20mhz_5f2a_5ffdd',['DCI2_20MHz_2A_FDD',['../structDCI2__20MHz__2A__FDD.html',1,'']]],
    ['dci2_5f20mhz_5f2a_5ftdd',['DCI2_20MHz_2A_TDD',['../structDCI2__20MHz__2A__TDD.html',1,'']]],
    ['dci2_5f20mhz_5f4a_5ffdd',['DCI2_20MHz_4A_FDD',['../structDCI2__20MHz__4A__FDD.html',1,'']]],
    ['dci2_5f20mhz_5f4a_5ftdd',['DCI2_20MHz_4A_TDD',['../structDCI2__20MHz__4A__TDD.html',1,'']]],
    ['dci2_5f5mhz_5f2a_5ffdd',['DCI2_5MHz_2A_FDD',['../structDCI2__5MHz__2A__FDD.html',1,'']]],
    ['dci2_5f5mhz_5f2a_5ftdd',['DCI2_5MHz_2A_TDD',['../structDCI2__5MHz__2A__TDD.html',1,'']]],
    ['dci2_5f5mhz_5f4a_5ffdd',['DCI2_5MHz_4A_FDD',['../structDCI2__5MHz__4A__FDD.html',1,'']]],
    ['dci2_5f5mhz_5f4a_5ftdd',['DCI2_5MHz_4A_TDD',['../structDCI2__5MHz__4A__TDD.html',1,'']]],
    ['dci2a_5f10mhz_5f2a_5ffdd',['DCI2A_10MHz_2A_FDD',['../structDCI2A__10MHz__2A__FDD.html',1,'']]],
    ['dci2a_5f10mhz_5f2a_5ftdd',['DCI2A_10MHz_2A_TDD',['../structDCI2A__10MHz__2A__TDD.html',1,'']]],
    ['dci2a_5f10mhz_5f4a_5ffdd',['DCI2A_10MHz_4A_FDD',['../structDCI2A__10MHz__4A__FDD.html',1,'']]],
    ['dci2a_5f10mhz_5f4a_5ftdd',['DCI2A_10MHz_4A_TDD',['../structDCI2A__10MHz__4A__TDD.html',1,'']]],
    ['dci2a_5f1_5f5mhz_5f2a_5ffdd',['DCI2A_1_5MHz_2A_FDD',['../structDCI2A__1__5MHz__2A__FDD.html',1,'']]],
    ['dci2a_5f1_5f5mhz_5f2a_5ftdd',['DCI2A_1_5MHz_2A_TDD',['../structDCI2A__1__5MHz__2A__TDD.html',1,'']]],
    ['dci2a_5f1_5f5mhz_5f4a_5ffdd',['DCI2A_1_5MHz_4A_FDD',['../structDCI2A__1__5MHz__4A__FDD.html',1,'']]],
    ['dci2a_5f1_5f5mhz_5f4a_5ftdd',['DCI2A_1_5MHz_4A_TDD',['../structDCI2A__1__5MHz__4A__TDD.html',1,'']]],
    ['dci2a_5f20mhz_5f2a_5ffdd',['DCI2A_20MHz_2A_FDD',['../structDCI2A__20MHz__2A__FDD.html',1,'']]],
    ['dci2a_5f20mhz_5f2a_5ftdd',['DCI2A_20MHz_2A_TDD',['../structDCI2A__20MHz__2A__TDD.html',1,'']]],
    ['dci2a_5f20mhz_5f4a_5ffdd',['DCI2A_20MHz_4A_FDD',['../structDCI2A__20MHz__4A__FDD.html',1,'']]],
    ['dci2a_5f20mhz_5f4a_5ftdd',['DCI2A_20MHz_4A_TDD',['../structDCI2A__20MHz__4A__TDD.html',1,'']]],
    ['dci2a_5f5mhz_5f2a_5ffdd',['DCI2A_5MHz_2A_FDD',['../structDCI2A__5MHz__2A__FDD.html',1,'']]],
    ['dci2a_5f5mhz_5f2a_5ftdd',['DCI2A_5MHz_2A_TDD',['../structDCI2A__5MHz__2A__TDD.html',1,'']]],
    ['dci2a_5f5mhz_5f4a_5ffdd',['DCI2A_5MHz_4A_FDD',['../structDCI2A__5MHz__4A__FDD.html',1,'']]],
    ['dci2a_5f5mhz_5f4a_5ftdd',['DCI2A_5MHz_4A_TDD',['../structDCI2A__5MHz__4A__TDD.html',1,'']]],
    ['dci2b_5f10mhz_5ffdd',['DCI2B_10MHz_FDD',['../structDCI2B__10MHz__FDD.html',1,'']]],
    ['dci2b_5f10mhz_5ftdd',['DCI2B_10MHz_TDD',['../structDCI2B__10MHz__TDD.html',1,'']]],
    ['dci2b_5f1_5f5mhz_5ffdd',['DCI2B_1_5MHz_FDD',['../structDCI2B__1__5MHz__FDD.html',1,'']]],
    ['dci2b_5f1_5f5mhz_5ftdd',['DCI2B_1_5MHz_TDD',['../structDCI2B__1__5MHz__TDD.html',1,'']]],
    ['dci2b_5f20mhz_5ffdd',['DCI2B_20MHz_FDD',['../structDCI2B__20MHz__FDD.html',1,'']]],
    ['dci2b_5f20mhz_5ftdd',['DCI2B_20MHz_TDD',['../structDCI2B__20MHz__TDD.html',1,'']]],
    ['dci2b_5f5mhz_5ffdd',['DCI2B_5MHz_FDD',['../structDCI2B__5MHz__FDD.html',1,'']]],
    ['dci2b_5f5mhz_5ftdd',['DCI2B_5MHz_TDD',['../structDCI2B__5MHz__TDD.html',1,'']]],
    ['dci2c_5f10mhz_5ffdd',['DCI2C_10MHz_FDD',['../structDCI2C__10MHz__FDD.html',1,'']]],
    ['dci2c_5f10mhz_5ftdd',['DCI2C_10MHz_TDD',['../structDCI2C__10MHz__TDD.html',1,'']]],
    ['dci2c_5f1_5f5mhz_5ffdd',['DCI2C_1_5MHz_FDD',['../structDCI2C__1__5MHz__FDD.html',1,'']]],
    ['dci2c_5f1_5f5mhz_5ftdd',['DCI2C_1_5MHz_TDD',['../structDCI2C__1__5MHz__TDD.html',1,'']]],
    ['dci2c_5f20mhz_5ffdd',['DCI2C_20MHz_FDD',['../structDCI2C__20MHz__FDD.html',1,'']]],
    ['dci2c_5f20mhz_5ftdd',['DCI2C_20MHz_TDD',['../structDCI2C__20MHz__TDD.html',1,'']]],
    ['dci2c_5f5mhz_5ffdd',['DCI2C_5MHz_FDD',['../structDCI2C__5MHz__FDD.html',1,'']]],
    ['dci2c_5f5mhz_5ftdd',['DCI2C_5MHz_TDD',['../structDCI2C__5MHz__TDD.html',1,'']]],
    ['dci2d_5f10mhz_5ffdd',['DCI2D_10MHz_FDD',['../structDCI2D__10MHz__FDD.html',1,'']]],
    ['dci2d_5f10mhz_5ftdd',['DCI2D_10MHz_TDD',['../structDCI2D__10MHz__TDD.html',1,'']]],
    ['dci2d_5f1_5f5mhz_5ffdd',['DCI2D_1_5MHz_FDD',['../structDCI2D__1__5MHz__FDD.html',1,'']]],
    ['dci2d_5f1_5f5mhz_5ftdd',['DCI2D_1_5MHz_TDD',['../structDCI2D__1__5MHz__TDD.html',1,'']]],
    ['dci2d_5f20mhz_5ffdd',['DCI2D_20MHz_FDD',['../structDCI2D__20MHz__FDD.html',1,'']]],
    ['dci2d_5f20mhz_5ftdd',['DCI2D_20MHz_TDD',['../structDCI2D__20MHz__TDD.html',1,'']]],
    ['dci2d_5f5mhz_5ffdd',['DCI2D_5MHz_FDD',['../structDCI2D__5MHz__FDD.html',1,'']]],
    ['dci2d_5f5mhz_5ftdd',['DCI2D_5MHz_TDD',['../structDCI2D__5MHz__TDD.html',1,'']]],
    ['dci3_5f5mhz_5ffdd_5ft',['DCI3_5MHz_FDD_t',['../structDCI3__5MHz__FDD__t.html',1,'']]],
    ['dci3_5f5mhz_5ftdd_5f0_5ft',['DCI3_5MHz_TDD_0_t',['../structDCI3__5MHz__TDD__0__t.html',1,'']]],
    ['dci3_5f5mhz_5ftdd_5f1_5f6_5ft',['DCI3_5MHz_TDD_1_6_t',['../structDCI3__5MHz__TDD__1__6__t.html',1,'']]],
    ['dci_5finfo_5fextracted',['DCI_INFO_EXTRACTED',['../structDCI__INFO__EXTRACTED.html',1,'']]]
  ];
  