text: /* ============================================================================ */
  /* Copyright (c) 2017, Texas Instruments Incorporated                           */
  /*  All rights reserved.                                                        */
  /*                                                                              */
  /*  Redistribution and use in source and binary forms, with or without          */
  /*  modification, are permitted provided that the following conditions          */
  /*  are met:                                                                    */
  /*                                                                              */
  /*  *  Redistributions of source code must retain the above copyright           */
  /*     notice, this list of conditions and the following disclaimer.            */
  /*                                                                              */
  /*  *  Redistributions in binary form must reproduce the above copyright        */
  /*     notice, this list of conditions and the following disclaimer in the      */
  /*     documentation and/or other materials provided with the distribution.     */
  /*                                                                              */
  /*  *  Neither the name of Texas Instruments Incorporated nor the names of      */
  /*     its contributors may be used to endorse or promote products derived      */
  /*     from this software without specific prior written permission.            */
  /*                                                                              */
  /*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" */
  /*  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,       */
  /*  THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR      */
  /*  PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR            */
  /*  CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,       */
  /*  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,         */
  /*  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; */
  /*  OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,    */
  /*  WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR     */
  /*  OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,              */
  /*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                          */
  /* ============================================================================ */
  
  /********************************************************************
  *
  * Standard register and bit definitions for the Texas Instruments
  * MSP430 microcontroller.
  *
  * This file supports assembler and C development for
  * MSP430G2232 devices.
  *
  * Texas Instruments, Version 1.0
  *
  * Rev. 1.0, Setup
  *
  ********************************************************************/
  
  #ifndef __MSP430G2232
  #define __MSP430G2232
  
  #define __MSP430_HEADER_VERSION__ 1204
  
  #ifdef __cplusplus
  extern "C" {
  #endif
  
  
  /*----------------------------------------------------------------------------*/
  /* PERIPHERAL FILE MAP                                                        */
  /*----------------------------------------------------------------------------*/
  
  #define __MSP430_TI_HEADERS__
  
  #include <iomacros.h>
  
  
  /************************************************************
  * STANDARD BITS
  ************************************************************/
  
  #define BIT0                   (0x0001)
  #define BIT1                   (0x0002)
  #define BIT2                   (0x0004)
  #define BIT3                   (0x0008)
  #define BIT4                   (0x0010)
  #define BIT5                   (0x0020)
  #define BIT6                   (0x0040)
  #define BIT7                   (0x0080)
  #define BIT8                   (0x0100)
  #define BIT9                   (0x0200)
  #define BITA                   (0x0400)
  #define BITB                   (0x0800)
  #define BITC                   (0x1000)
  #define BITD                   (0x2000)
  #define BITE                   (0x4000)
  #define BITF                   (0x8000)
  
  /************************************************************
  * STATUS REGISTER BITS
  ************************************************************/
  
  #define C                      (0x0001)
  #define Z                      (0x0002)
  #define N                      (0x0004)
  #define V                      (0x0100)
  #define GIE                    (0x0008)
  #define CPUOFF                 (0x0010)
  #define OSCOFF                 (0x0020)
  #define SCG0                   (0x0040)
  #define SCG1                   (0x0080)
  
  /* Low Power Modes coded with Bits 4-7 in SR */
  
  #ifndef __STDC__ /* Begin #defines for assembler */
  #define LPM0                   (CPUOFF)
  #define LPM1                   (SCG0+CPUOFF)
  #define LPM2                   (SCG1+CPUOFF)
  #define LPM3                   (SCG1+SCG0+CPUOFF)
  #define LPM4                   (SCG1+SCG0+OSCOFF+CPUOFF)
  /* End #defines for assembler */
  
  #else /* Begin #defines for C */
  #define LPM0_bits              (CPUOFF)
  #define LPM1_bits              (SCG0+CPUOFF)
  #define LPM2_bits              (SCG1+CPUOFF)
  #define LPM3_bits              (SCG1+SCG0+CPUOFF)
  #define LPM4_bits              (SCG1+SCG0+OSCOFF+CPUOFF)
  
  #include "in430.h"
  
  #define LPM0      __bis_SR_register(LPM0_bits)         /* Enter Low Power Mode 0 */
  #define LPM0_EXIT __bic_SR_register_on_exit(LPM0_bits) /* Exit Low Power Mode 0 */
  #define LPM1      __bis_SR_register(LPM1_bits)         /* Enter Low Power Mode 1 */
  #define LPM1_EXIT __bic_SR_register_on_exit(LPM1_bits) /* Exit Low Power Mode 1 */
  #define LPM2      __bis_SR_register(LPM2_bits)         /* Enter Low Power Mode 2 */
  #define LPM2_EXIT __bic_SR_register_on_exit(LPM2_bits) /* Exit Low Power Mode 2 */
  #define LPM3      __bis_SR_register(LPM3_bits)         /* Enter Low Power Mode 3 */
  #define LPM3_EXIT __bic_SR_register_on_exit(LPM3_bits) /* Exit Low Power Mode 3 */
  #define LPM4      __bis_SR_register(LPM4_bits)         /* Enter Low Power Mode 4 */
  #define LPM4_EXIT __bic_SR_register_on_exit(LPM4_bits) /* Exit Low Power Mode 4 */
  #endif /* End #defines for C */
  
  /************************************************************
  * PERIPHERAL FILE MAP
  ************************************************************/
  
  /************************************************************
  * SPECIAL FUNCTION REGISTER ADDRESSES + CONTROL BITS
  ************************************************************/
  
  sfr_b(IE1);                                   /* Interrupt Enable 1 */
  #define WDTIE                  (0x01)         /* Watchdog Interrupt Enable */
  #define OFIE                   (0x02)         /* Osc. Fault  Interrupt Enable */
  #define NMIIE                  (0x10)         /* NMI Interrupt Enable */
  #define ACCVIE                 (0x20)         /* Flash Access Violation Interrupt Enable */
  
  sfr_b(IFG1);                                  /* Interrupt Flag 1 */
  #define WDTIFG                 (0x01)         /* Watchdog Interrupt Flag */
  #define OFIFG                  (0x02)         /* Osc. Fault Interrupt Flag */
  #define PORIFG                 (0x04)         /* Power On Interrupt Flag */
  #define RSTIFG                 (0x08)         /* Reset Interrupt Flag */
  #define NMIIFG                 (0x10)         /* NMI Interrupt Flag */
  
  /************************************************************
  * ADC10
  ************************************************************/
  #define __MSP430_HAS_ADC10__                  /* Definition to show that Module is available */
  
  sfr_b(ADC10DTC0);                             /* ADC10 Data Transfer Control 0 */
  sfr_b(ADC10DTC1);                             /* ADC10 Data Transfer Control 1 */
  sfr_b(ADC10AE0);                              /* ADC10 Analog Enable 0 */
  
  sfr_w(ADC10CTL0);                             /* ADC10 Control 0 */
  sfr_w(ADC10CTL1);                             /* ADC10 Control 1 */
  sfr_w(ADC10MEM);                              /* ADC10 Memory */
  sfr_w(ADC10SA);                               /* ADC10 Data Transfer Start Address */
  
  /* ADC10CTL0 */
  #define ADC10SC                (0x001)        /* ADC10 Start Conversion */
  #define ENC                    (0x002)        /* ADC10 Enable Conversion */
  #define ADC10IFG               (0x004)        /* ADC10 Interrupt Flag */
  #define ADC10IE                (0x008)        /* ADC10 Interrupt Enalbe */
  #define ADC10ON                (0x010)        /* ADC10 On/Enable */
  #define REFON                  (0x020)        /* ADC10 Reference on */
  #define REF2_5V                (0x040)        /* ADC10 Ref 0:1.5V / 1:2.5V */
  #define MSC                    (0x080)        /* ADC10 Multiple SampleConversion */
  #define REFBURST               (0x100)        /* ADC10 Reference Burst Mode */
  #define REFOUT                 (0x200)        /* ADC10 Enalbe output of Ref. */
  #define ADC10SR                (0x400)        /* ADC10 Sampling Rate 0:200ksps / 1:50ksps */
  #define ADC10SHT0              (0x800)        /* ADC10 Sample Hold Select Bit: 0 */
  #define ADC10SHT1              (0x1000)       /* ADC10 Sample Hold Select Bit: 1 */
  #define SREF0                  (0x2000)       /* ADC10 Reference Select Bit: 0 */
  #define SREF1                  (0x4000)       /* ADC10 Reference Select Bit: 1 */
  #define SREF2                  (0x8000)       /* ADC10 Reference Select Bit: 2 */
  #define ADC10SHT_0             (0x0000)       /* 4 x ADC10CLKs */
  #define ADC10SHT_1             (0x0800)       /* 8 x ADC10CLKs */
  #define ADC10SHT_2             (0x1000)       /* 16 x ADC10CLKs */
  #define ADC10SHT_3             (0x1800)       /* 64 x ADC10CLKs */
  
  #define SREF_0                 (0x0000)       /* VR+ = AVCC and VR- = AVSS */
  #define SREF_1                 (0x2000)       /* VR+ = VREF+ and VR- = AVSS */
  #define SREF_2                 (0x4000)       /* VR+ = VEREF+ and VR- = AVSS */
  #define SREF_3                 (0x6000)       /* VR+ = VEREF+ and VR- = AVSS */
  #define SREF_4                 (0x8000)       /* VR+ = AVCC and VR- = VREF-/VEREF- */
  #define SREF_5                 (0xA000)       /* VR+ = VREF+ and VR- = VREF-/VEREF- */
  #define SREF_6                 (0xC000)       /* VR+ = VEREF+ and VR- = VREF-/VEREF- */
  #define SREF_7                 (0xE000)       /* VR+ = VEREF+ and VR- = VREF-/VEREF- */
  
  /* ADC10CTL1 */
  #define ADC10BUSY              (0x0001)       /* ADC10 BUSY */
  #define CONSEQ0                (0x0002)       /* ADC10 Conversion Sequence Select 0 */
  #define CONSEQ1                (0x0004)       /* ADC10 Conversion Sequence Select 1 */
  #define ADC10SSEL0             (0x0008)       /* ADC10 Clock Source Select Bit: 0 */
  #define ADC10SSEL1             (0x0010)       /* ADC10 Clock Source Select Bit: 1 */
  #define ADC10DIV0              (0x0020)       /* ADC10 Clock Divider Select Bit: 0 */
  #define ADC10DIV1              (0x0040)       /* ADC10 Clock Divider Select Bit: 1 */
  #define ADC10DIV2              (0x0080)       /* ADC10 Clock Divider Select Bit: 2 */
  #define ISSH                   (0x0100)       /* ADC10 Invert Sample Hold Signal */
  #define ADC10DF                (0x0200)       /* ADC10 Data Format 0:binary 1:2's complement */
  #define SHS0                   (0x0400)       /* ADC10 Sample/Hold Source Bit: 0 */
  #define SHS1                   (0x0800)       /* ADC10 Sample/Hold Source Bit: 1 */
  #define INCH0                  (0x1000)       /* ADC10 Input Channel Select Bit: 0 */
  #define INCH1                  (0x2000)       /* ADC10 Input Channel Select Bit: 1 */
  #define INCH2                  (0x4000)       /* ADC10 Input Channel Select Bit: 2 */
  #define INCH3                  (0x8000)       /* ADC10 Input Channel Select Bit: 3 */
  
  #define CONSEQ_0               (0x0000)       /* Single channel single conversion */
  #define CONSEQ_1               (0x0002)       /* Sequence of channels */
  #define CONSEQ_2               (0x0004)       /* Repeat single channel */
  #define CONSEQ_3               (0x0006)       /* Repeat sequence of channels */
  
  #define ADC10SSEL_0            (0x0000)       /* ADC10OSC */
  #define ADC10SSEL_1            (0x0008)       /* ACLK */
  #define ADC10SSEL_2            (0x0010)       /* MCLK */
  #define ADC10SSEL_3            (0x0018)       /* SMCLK */
  
  #define ADC10DIV_0             (0x0000)       /* ADC10 Clock Divider Select 0 */
  #define ADC10DIV_1             (0x0020)       /* ADC10 Clock Divider Select 1 */
  #define ADC10DIV_2             (0x0040)       /* ADC10 Clock Divider Select 2 */
  #define ADC10DIV_3             (0x0060)       /* ADC10 Clock Divider Select 3 */
  #define ADC10DIV_4             (0x0080)       /* ADC10 Clock Divider Select 4 */
  #define ADC10DIV_5             (0x00A0)       /* ADC10 Clock Divider Select 5 */
  #define ADC10DIV_6             (0x00C0)       /* ADC10 Clock Divider Select 6 */
  #define ADC10DIV_7             (0x00E0)       /* ADC10 Clock Divider Select 7 */
  
  #define SHS_0                  (0x0000)       /* ADC10SC */
  #define SHS_1                  (0x0400)       /* TA3 OUT1 */
  #define SHS_2                  (0x0800)       /* TA3 OUT0 */
  #define SHS_3                  (0x0C00)       /* TA3 OUT2 */
  
  #define INCH_0                 (0x0000)       /* Selects Channel 0 */
  #define INCH_1                 (0x1000)       /* Selects Channel 1 */
  #define INCH_2                 (0x2000)       /* Selects Channel 2 */
  #define INCH_3                 (0x3000)       /* Selects Channel 3 */
  #define INCH_4                 (0x4000)       /* Selects Channel 4 */
  #define INCH_5                 (0x5000)       /* Selects Channel 5 */
  #define INCH_6                 (0x6000)       /* Selects Channel 6 */
  #define INCH_7                 (0x7000)       /* Selects Channel 7 */
  #define INCH_8                 (0x8000)       /* Selects Channel 8 */
  #define INCH_9                 (0x9000)       /* Selects Channel 9 */
  #define INCH_10                (0xA000)       /* Selects Channel 10 */
  #define INCH_11                (0xB000)       /* Selects Channel 11 */
  #define INCH_12                (0xC000)       /* Selects Channel 12 */
  #define INCH_13                (0xD000)       /* Selects Channel 13 */
  #define INCH_14                (0xE000)       /* Selects Channel 14 */
  #define INCH_15                (0xF000)       /* Selects Channel 15 */
  
  /* ADC10DTC0 */
  #define ADC10FETCH             (0x001)        /* This bit should normally be reset */
  #define ADC10B1                (0x002)        /* ADC10 block one */
  #define ADC10CT                (0x004)        /* ADC10 continuous transfer */
  #define ADC10TB                (0x008)        /* ADC10 two-block mode */
  #define ADC10DISABLE           (0x000)        /* ADC10DTC1 */
  
  /************************************************************
  * Basic Clock Module
  ************************************************************/
  #define __MSP430_HAS_BC2__                    /* Definition to show that Module is available */
  
  sfr_b(DCOCTL);                                /* DCO Clock Frequency Control */
  sfr_b(BCSCTL1);                               /* Basic Clock System Control 1 */
  sfr_b(BCSCTL2);                               /* Basic Clock System Control 2 */
  sfr_b(BCSCTL3);                               /* Basic Clock System Control 3 */
  
  #define MOD0                   (0x01)         /* Modulation Bit 0 */
  #define MOD1                   (0x02)         /* Modulation Bit 1 */
  #define MOD2                   (0x04)         /* Modulation Bit 2 */
  #define MOD3                   (0x08)         /* Modulation Bit 3 */
  #define MOD4                   (0x10)         /* Modulation Bit 4 */
  #define DCO0                   (0x20)         /* DCO Select Bit 0 */
  #define DCO1                   (0x40)         /* DCO Select Bit 1 */
  #define DCO2                   (0x80)         /* DCO Select Bit 2 */
  
  #define RSEL0                  (0x01)         /* Range Select Bit 0 */
  #define RSEL1                  (0x02)         /* Range Select Bit 1 */
  #define RSEL2                  (0x04)         /* Range Select Bit 2 */
  #define RSEL3                  (0x08)         /* Range Select Bit 3 */
  #define DIVA0                  (0x10)         /* ACLK Divider 0 */
  #define DIVA1                  (0x20)         /* ACLK Divider 1 */
  #define XTS                    (0x40)         /* LFXTCLK 0:Low Freq. / 1: High Freq. */
  #define XT2OFF                 (0x80)         /* Enable XT2CLK */
  
  #define DIVA_0                 (0x00)         /* ACLK Divider 0: /1 */
  #define DIVA_1                 (0x10)         /* ACLK Divider 1: /2 */
  #define DIVA_2                 (0x20)         /* ACLK Divider 2: /4 */
  #define DIVA_3                 (0x30)         /* ACLK Divider 3: /8 */
  
  #define DIVS0                  (0x02)         /* SMCLK Divider 0 */
  #define DIVS1                  (0x04)         /* SMCLK Divider 1 */
  #define SELS                   (0x08)         /* SMCLK Source Select 0:DCOCLK / 1:XT2CLK/LFXTCLK */
  #define DIVM0                  (0x10)         /* MCLK Divider 0 */
  #define DIVM1                  (0x20)         /* MCLK Divider 1 */
  #define SELM0                  (0x40)         /* MCLK Source Select 0 */
  #define SELM1                  (0x80)         /* MCLK Source Select 1 */
  
  #define DIVS_0                 (0x00)         /* SMCLK Divider 0: /1 */
  #define DIVS_1                 (0x02)         /* SMCLK Divider 1: /2 */
  #define DIVS_2                 (0x04)         /* SMCLK Divider 2: /4 */
  #define DIVS_3                 (0x06)         /* SMCLK Divider 3: /8 */
  
  #define DIVM_0                 (0x00)         /* MCLK Divider 0: /1 */
  #define DIVM_1                 (0x10)         /* MCLK Divider 1: /2 */
  #define DIVM_2                 (0x20)         /* MCLK Divider 2: /4 */
  #define DIVM_3                 (0x30)         /* MCLK Divider 3: /8 */
  
  #define SELM_0                 (0x00)         /* MCLK Source Select 0: DCOCLK */
  #define SELM_1                 (0x40)         /* MCLK Source Select 1: DCOCLK */
  #define SELM_2                 (0x80)         /* MCLK Source Select 2: XT2CLK/LFXTCLK */
  #define SELM_3                 (0xC0)         /* MCLK Source Select 3: LFXTCLK */
  
  #define LFXT1OF                (0x01)         /* Low/high Frequency Oscillator Fault Flag */
  #define XT2OF                  (0x02)         /* High frequency oscillator 2 fault flag */
  #define XCAP0                  (0x04)         /* XIN/XOUT Cap 0 */
  #define XCAP1                  (0x08)         /* XIN/XOUT Cap 1 */
  #define LFXT1S0                (0x10)         /* Mode 0 for LFXT1 (XTS = 0) */
  #define LFXT1S1                (0x20)         /* Mode 1 for LFXT1 (XTS = 0) */
  #define XT2S0                  (0x40)         /* Mode 0 for XT2 */
  #define XT2S1                  (0x80)         /* Mode 1 for XT2 */
  
  #define XCAP_0                 (0x00)         /* XIN/XOUT Cap : 0 pF */
  #define XCAP_1                 (0x04)         /* XIN/XOUT Cap : 6 pF */
  #define XCAP_2                 (0x08)         /* XIN/XOUT Cap : 10 pF */
  #define XCAP_3                 (0x0C)         /* XIN/XOUT Cap : 12.5 pF */
  
  #define LFXT1S_0               (0x00)         /* Mode 0 for LFXT1 : Normal operation */
  #define LFXT1S_1               (0x10)         /* Mode 1 for LFXT1 : Reserved */
  #define LFXT1S_2               (0x20)         /* Mode 2 for LFXT1 : VLO */
  #define LFXT1S_3               (0x30)         /* Mode 3 for LFXT1 : Digital input signal */
  
  #define XT2S_0                 (0x00)         /* Mode 0 for XT2 : 0.4 - 1 MHz */
  #define XT2S_1                 (0x40)         /* Mode 1 for XT2 : 1 - 4 MHz */
  #define XT2S_2                 (0x80)         /* Mode 2 for XT2 : 2 - 16 MHz */
  #define XT2S_3                 (0xC0)         /* Mode 3 for XT2 : Digital input signal */
  
  /*************************************************************
  * Flash Memory
  *************************************************************/
  #define __MSP430_HAS_FLASH2__                 /* Definition to show that Module is available */
  
  sfr_w(FCTL1);                                 /* FLASH Control 1 */
  sfr_w(FCTL2);                                 /* FLASH Control 2 */
  sfr_w(FCTL3);                                 /* FLASH Control 3 */
  
  #define FRKEY                  (0x9600)       /* Flash key returned by read */
  #define FWKEY                  (0xA500)       /* Flash key for write */
  #define FXKEY                  (0x3300)       /* for use with XOR instruction */
  
  #define ERASE                  (0x0002)       /* Enable bit for Flash segment erase */
  #define MERAS                  (0x0004)       /* Enable bit for Flash mass erase */
  #define WRT                    (0x0040)       /* Enable bit for Flash write */
  #define BLKWRT                 (0x0080)       /* Enable bit for Flash segment write */
  #define SEGWRT                 (0x0080)       /* old definition */ /* Enable bit for Flash segment write */
  
  #define FN0                    (0x0001)       /* Divide Flash clock by 1 to 64 using FN0 to FN5 according to: */
  #define FN1                    (0x0002)       /*  32*FN5 + 16*FN4 + 8*FN3 + 4*FN2 + 2*FN1 + FN0 + 1 */
  #ifndef FN2
  #define FN2                    (0x0004)
  #endif
  #ifndef FN3
  #define FN3                    (0x0008)
  #endif
  #ifndef FN4
  #define FN4                    (0x0010)
  #endif
  #define FN5                    (0x0020)
  #define FSSEL0                 (0x0040)       /* Flash clock select 0 */        /* to distinguish from USART SSELx */
  #define FSSEL1                 (0x0080)       /* Flash clock select 1 */
  
  #define FSSEL_0                (0x0000)       /* Flash clock select: 0 - ACLK */
  #define FSSEL_1                (0x0040)       /* Flash clock select: 1 - MCLK */
  #define FSSEL_2                (0x0080)       /* Flash clock select: 2 - SMCLK */
  #define FSSEL_3                (0x00C0)       /* Flash clock select: 3 - SMCLK */
  
  #define BUSY                   (0x0001)       /* Flash busy: 1 */
  #define KEYV                   (0x0002)       /* Flash Key violation flag */
  #define ACCVIFG                (0x0004)       /* Flash Access violation flag */
  #define WAIT                   (0x0008)       /* Wait flag for segment write */
  #define LOCK                   (0x0010)       /* Lock bit: 1 - Flash is locked (read only) */
  #define EMEX                   (0x0020)       /* Flash Emergency Exit */
  #define LOCKA                  (0x0040)       /* Segment A Lock bit: read = 1 - Segment is locked (read only) */
  #define FAIL                   (0x0080)       /* Last Program or Erase failed */
  
  /************************************************************
  * DIGITAL I/O Port1/2 Pull up / Pull down Resistors
  ************************************************************/
  #define __MSP430_HAS_PORT1_R__                /* Definition to show that Module is available */
  #define __MSP430_HAS_PORT2_R__                /* Definition to show that Module is available */
  
  #define __MSP430_HAS_P1SEL__                  /* Define for DriverLib */
  #define __MSP430_HAS_P1SEL2__                 /* Define for DriverLib */
  #define __MSP430_HAS_P2SEL__                  /* Define for DriverLib */
  #define __MSP430_HAS_P2SEL2__                 /* Define for DriverLib */
  
  sfr_b(P1IN);                                  /* Port 1 Input */
  sfr_b(P1OUT);                                 /* Port 1 Output */
  sfr_b(P1DIR);                                 /* Port 1 Direction */
  sfr_b(P1IFG);                                 /* Port 1 Interrupt Flag */
  sfr_b(P1IES);                                 /* Port 1 Interrupt Edge Select */
  sfr_b(P1IE);                                  /* Port 1 Interrupt Enable */
  sfr_b(P1SEL);                                 /* Port 1 Selection */
  sfr_b(P1SEL2);                                /* Port 1 Selection 2 */
  sfr_b(P1REN);                                 /* Port 1 Resistor Enable */
  
  sfr_b(P2IN);                                  /* Port 2 Input */
  sfr_b(P2OUT);                                 /* Port 2 Output */
  sfr_b(P2DIR);                                 /* Port 2 Direction */
  sfr_b(P2IFG);                                 /* Port 2 Interrupt Flag */
  sfr_b(P2IES);                                 /* Port 2 Interrupt Edge Select */
  sfr_b(P2IE);                                  /* Port 2 Interrupt Enable */
  sfr_b(P2SEL);                                 /* Port 2 Selection */
  sfr_b(P2SEL2);                                /* Port 2 Selection 2 */
  sfr_b(P2REN);                                 /* Port 2 Resistor Enable */
  
  /************************************************************
  * Timer0_A3
  ************************************************************/
  #define __MSP430_HAS_TA3__                    /* Definition to show that Module is available */
  
  sfr_w(TA0IV);                                 /* Timer0_A3 Interrupt Vector Word */
  sfr_w(TA0CTL);                                /* Timer0_A3 Control */
  sfr_w(TA0CCTL0);                              /* Timer0_A3 Capture/Compare Control 0 */
  sfr_w(TA0CCTL1);                              /* Timer0_A3 Capture/Compare Control 1 */
  sfr_w(TA0CCTL2);                              /* Timer0_A3 Capture/Compare Control 2 */
  sfr_w(TA0R);                                  /* Timer0_A3 Counter Register */
  sfr_w(TA0CCR0);                               /* Timer0_A3 Capture/Compare 0 */
  sfr_w(TA0CCR1);                               /* Timer0_A3 Capture/Compare 1 */
  sfr_w(TA0CCR2);                               /* Timer0_A3 Capture/Compare 2 */
  
  /* Alternate register names */
  #define TAIV                   TA0IV          /* Timer A Interrupt Vector Word */
  #define TACTL                  TA0CTL         /* Timer A Control */
  #define TACCTL0                TA0CCTL0       /* Timer A Capture/Compare Control 0 */
  #define TACCTL1                TA0CCTL1       /* Timer A Capture/Compare Control 1 */
  #define TACCTL2                TA0CCTL2       /* Timer A Capture/Compare Control 2 */
  #define TAR                    TA0R           /* Timer A Counter Register */
  #define TACCR0                 TA0CCR0        /* Timer A Capture/Compare 0 */
  #define TACCR1                 TA0CCR1        /* Timer A Capture/Compare 1 */
  #define TACCR2                 TA0CCR2        /* Timer A Capture/Compare 2 */
  #define TAIV_                  TA0IV_         /* Timer A Interrupt Vector Word */
  #define TACTL_                 TA0CTL_        /* Timer A Control */
  #define TACCTL0_               TA0CCTL0_      /* Timer A Capture/Compare Control 0 */
  #define TACCTL1_               TA0CCTL1_      /* Timer A Capture/Compare Control 1 */
  #define TACCTL2_               TA0CCTL2_      /* Timer A Capture/Compare Control 2 */
  #define TAR_                   TA0R_          /* Timer A Counter Register */
  #define TACCR0_                TA0CCR0_       /* Timer A Capture/Compare 0 */
  #define TACCR1_                TA0CCR1_       /* Timer A Capture/Compare 1 */
  #define TACCR2_                TA0CCR2_       /* Timer A Capture/Compare 2 */
  
  /* Alternate register names 2 */
  #define CCTL0                  TACCTL0        /* Timer A Capture/Compare Control 0 */
  #define CCTL1                  TACCTL1        /* Timer A Capture/Compare Control 1 */
  #define CCTL2                  TACCTL2        /* Timer A Capture/Compare Control 2 */
  #define CCR0                   TACCR0         /* Timer A Capture/Compare 0 */
  #define CCR1                   TACCR1         /* Timer A Capture/Compare 1 */
  #define CCR2                   TACCR2         /* Timer A Capture/Compare 2 */
  #define CCTL0_                 TACCTL0_       /* Timer A Capture/Compare Control 0 */
  #define CCTL1_                 TACCTL1_       /* Timer A Capture/Compare Control 1 */
  #define CCTL2_                 TACCTL2_       /* Timer A Capture/Compare Control 2 */
  #define CCR0_                  TACCR0_        /* Timer A Capture/Compare 0 */
  #define CCR1_                  TACCR1_        /* Timer A Capture/Compare 1 */
  #define CCR2_                  TACCR2_        /* Timer A Capture/Compare 2 */
  
  #define TASSEL1                (0x0200)       /* Timer A clock source select 1 */
  #define TASSEL0                (0x0100)       /* Timer A clock source select 0 */
  #define ID1                    (0x0080)       /* Timer A clock input divider 1 */
  #define ID0                    (0x0040)       /* Timer A clock input divider 0 */
  #define MC1                    (0x0020)       /* Timer A mode control 1 */
  #define MC0                    (0x0010)       /* Timer A mode control 0 */
  #define TACLR                  (0x0004)       /* Timer A counter clear */
  #define TAIE                   (0x0002)       /* Timer A counter interrupt enable */
  #define TAIFG                  (0x0001)       /* Timer A counter interrupt flag */
  
  #define MC_0                   (0x0000)       /* Timer A mode control: 0 - Stop */
  #define MC_1                   (0x0010)       /* Timer A mode control: 1 - Up to CCR0 */
  #define MC_2                   (0x0020)       /* Timer A mode control: 2 - Continous up */
  #define MC_3                   (0x0030)       /* Timer A mode control: 3 - Up/Down */
  #define ID_0                   (0x0000)       /* Timer A input divider: 0 - /1 */
  #define ID_1                   (0x0040)       /* Timer A input divider: 1 - /2 */
  #define ID_2                   (0x0080)       /* Timer A input divider: 2 - /4 */
  #define ID_3                   (0x00C0)       /* Timer A input divider: 3 - /8 */
  #define TASSEL_0               (0x0000)       /* Timer A clock source select: 0 - TACLK */
  #define TASSEL_1               (0x0100)       /* Timer A clock source select: 1 - ACLK  */
  #define TASSEL_2               (0x0200)       /* Timer A clock source select: 2 - SMCLK */
  #define TASSEL_3               (0x0300)       /* Timer A clock source select: 3 - INCLK */
  
  #define CM1                    (0x8000)       /* Capture mode 1 */
  #define CM0                    (0x4000)       /* Capture mode 0 */
  #define CCIS1                  (0x2000)       /* Capture input select 1 */
  #define CCIS0                  (0x1000)       /* Capture input select 0 */
  #define SCS                    (0x0800)       /* Capture sychronize */
  #define SCCI                   (0x0400)       /* Latched capture signal (read) */
  #define CAP                    (0x0100)       /* Capture mode: 1 /Compare mode : 0 */
  #define OUTMOD2                (0x0080)       /* Output mode 2 */
  #define OUTMOD1                (0x0040)       /* Output mode 1 */
  #define OUTMOD0                (0x0020)       /* Output mode 0 */
  #define CCIE                   (0x0010)       /* Capture/compare interrupt enable */
  #define CCI                    (0x0008)       /* Capture input signal (read) */
  #define OUT                    (0x0004)       /* PWM Output signal if output mode 0 */
  #define COV                    (0x0002)       /* Capture/compare overflow flag */
  #define CCIFG                  (0x0001)       /* Capture/compare interrupt flag */
  
  #define OUTMOD_0               (0x0000)       /* PWM output mode: 0 - output only */
  #define OUTMOD_1               (0x0020)       /* PWM output mode: 1 - set */
  #define OUTMOD_2               (0x0040)       /* PWM output mode: 2 - PWM toggle/reset */
  #define OUTMOD_3               (0x0060)       /* PWM output mode: 3 - PWM set/reset */
  #define OUTMOD_4               (0x0080)       /* PWM output mode: 4 - toggle */
  #define OUTMOD_5               (0x00A0)       /* PWM output mode: 5 - Reset */
  #define OUTMOD_6               (0x00C0)       /* PWM output mode: 6 - PWM toggle/set */
  #define OUTMOD_7               (0x00E0)       /* PWM output mode: 7 - PWM reset/set */
  #define CCIS_0                 (0x0000)       /* Capture input select: 0 - CCIxA */
  #define CCIS_1                 (0x1000)       /* Capture input select: 1 - CCIxB */
  #define CCIS_2                 (0x2000)       /* Capture input select: 2 - GND */
  #define CCIS_3                 (0x3000)       /* Capture input select: 3 - Vcc */
  #define CM_0                   (0x0000)       /* Capture mode: 0 - disabled */
  #define CM_1                   (0x4000)       /* Capture mode: 1 - pos. edge */
  #define CM_2                   (0x8000)       /* Capture mode: 1 - neg. edge */
  #define CM_3                   (0xC000)       /* Capture mode: 1 - both edges */
  
  /* T0_A3IV Definitions */
  #define TA0IV_NONE             (0x0000)       /* No Interrupt pending */
  #define TA0IV_TACCR1           (0x0002)       /* TA0CCR1_CCIFG */
  #define TA0IV_TACCR2           (0x0004)       /* TA0CCR2_CCIFG */
  #define TA0IV_6                (0x0006)       /* Reserved */
  #define TA0IV_8                (0x0008)       /* Reserved */
  #define TA0IV_TAIFG            (0x000A)       /* TA0IFG */
  
  /************************************************************
  * USI
  ************************************************************/
  #define __MSP430_HAS_USI__                    /* Definition to show that Module is available */
  
  sfr_b(USICTL0);                               /* USI  Control Register 0 */
  sfr_b(USICTL1);                               /* USI  Control Register 1 */
  sfr_b(USICKCTL);                              /* USI  Clock Control Register */
  sfr_b(USICNT);                                /* USI  Bit Counter Register */
  sfr_b(USISRL);                                /* USI  Low Byte Shift Register */
  sfr_b(USISRH);                                /* USI  High Byte Shift Register */
  sfr_w(USICTL);                                /* USI  Control Register */
  sfr_w(USICCTL);                               /* USI  Clock and Counter Control Register */
  sfr_w(USISR);                                 /* USI  Shift Register */
  
  #define USIPE7                 (0x80)         /* USI  Port Enable Px.7 */
  #define USIPE6                 (0x40)         /* USI  Port Enable Px.6 */
  #define USIPE5                 (0x20)         /* USI  Port Enable Px.5 */
  #define USILSB                 (0x10)         /* USI  LSB first  1:LSB / 0:MSB */
  #define USIMST                 (0x08)         /* USI  Master Select  0:Slave / 1:Master */
  #define USIGE                  (0x04)         /* USI  General Output Enable Latch */
  #define USIOE                  (0x02)         /* USI  Output Enable */
  #define USISWRST               (0x01)         /* USI  Software Reset */
  
  #define USICKPH                (0x80)         /* USI  Sync. Mode: Clock Phase */
  #define USII2C                 (0x40)         /* USI  I2C Mode */
  #define USISTTIE               (0x20)         /* USI  START Condition interrupt enable */
  #define USIIE                  (0x10)         /* USI  Counter Interrupt enable */
  #define USIAL                  (0x08)         /* USI  Arbitration Lost */
  #define USISTP                 (0x04)         /* USI  STOP Condition received */
  #define USISTTIFG              (0x02)         /* USI  START Condition interrupt Flag */
  #define USIIFG                 (0x01)         /* USI  Counter Interrupt Flag */
  
  #define USIDIV2                (0x80)         /* USI  Clock Divider 2 */
  #define USIDIV1                (0x40)         /* USI  Clock Divider 1 */
  #define USIDIV0                (0x20)         /* USI  Clock Divider 0 */
  #define USISSEL2               (0x10)         /* USI  Clock Source Select 2 */
  #define USISSEL1               (0x08)         /* USI  Clock Source Select 1 */
  #define USISSEL0               (0x04)         /* USI  Clock Source Select 0 */
  #define USICKPL                (0x02)         /* USI  Clock Polarity 0:Inactive=Low / 1:Inactive=High */
  #define USISWCLK               (0x01)         /* USI  Software Clock */
  
  #define USIDIV_0               (0x00)         /* USI  Clock Divider: 0 */
  #define USIDIV_1               (0x20)         /* USI  Clock Divider: 1 */
  #define USIDIV_2               (0x40)         /* USI  Clock Divider: 2 */
  #define USIDIV_3               (0x60)         /* USI  Clock Divider: 3 */
  #define USIDIV_4               (0x80)         /* USI  Clock Divider: 4 */
  #define USIDIV_5               (0xA0)         /* USI  Clock Divider: 5 */
  #define USIDIV_6               (0xC0)         /* USI  Clock Divider: 6 */
  #define USIDIV_7               (0xE0)         /* USI  Clock Divider: 7 */
  
  #define USISSEL_0              (0x00)         /* USI  Clock Source: 0 */
  #define USISSEL_1              (0x04)         /* USI  Clock Source: 1 */
  #define USISSEL_2              (0x08)         /* USI  Clock Source: 2 */
  #define USISSEL_3              (0x0C)         /* USI  Clock Source: 3 */
  #define USISSEL_4              (0x10)         /* USI  Clock Source: 4 */
  #define USISSEL_5              (0x14)         /* USI  Clock Source: 5 */
  #define USISSEL_6              (0x18)         /* USI  Clock Source: 6 */
  #define USISSEL_7              (0x1C)         /* USI  Clock Source: 7 */
  
  #define USISCLREL              (0x80)         /* USI  SCL Released */
  #define USI16B                 (0x40)         /* USI  16 Bit Shift Register Enable */
  #define USIIFGCC               (0x20)         /* USI  Interrupt Flag Clear Control */
  #define USICNT4                (0x10)         /* USI  Bit Count 4 */
  #define USICNT3                (0x08)         /* USI  Bit Count 3 */
  #define USICNT2                (0x04)         /* USI  Bit Count 2 */
  #define USICNT1                (0x02)         /* USI  Bit Count 1 */
  #define USICNT0                (0x01)         /* USI  Bit Count 0 */
  /************************************************************
  * WATCHDOG TIMER
  ************************************************************/
  #define __MSP430_HAS_WDT__                    /* Definition to show that Module is available */
  
  sfr_w(WDTCTL);                                /* Watchdog Timer Control */
  /* The bit names have been prefixed with "WDT" */
  #define WDTIS0                 (0x0001)
  #define WDTIS1                 (0x0002)
  #define WDTSSEL                (0x0004)
  #define WDTCNTCL               (0x0008)
  #define WDTTMSEL               (0x0010)
  #define WDTNMI                 (0x0020)
  #define WDTNMIES               (0x0040)
  #define WDTHOLD                (0x0080)
  
  #define WDTPW                  (0x5A00)
  
  /* WDT-interval times [1ms] coded with Bits 0-2 */
  /* WDT is clocked by fSMCLK (assumed 1MHz) */
  #define WDT_MDLY_32         (WDTPW+WDTTMSEL+WDTCNTCL)                         /* 32ms interval (default) */
  #define WDT_MDLY_8          (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS0)                  /* 8ms     " */
  #define WDT_MDLY_0_5        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS1)                  /* 0.5ms   " */
  #define WDT_MDLY_0_064      (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS1+WDTIS0)           /* 0.064ms " */
  /* WDT is clocked by fACLK (assumed 32KHz) */
  #define WDT_ADLY_1000       (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL)                 /* 1000ms  " */
  #define WDT_ADLY_250        (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS0)          /* 250ms   " */
  #define WDT_ADLY_16         (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS1)          /* 16ms    " */
  #define WDT_ADLY_1_9        (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS1+WDTIS0)   /* 1.9ms   " */
  /* Watchdog mode -> reset after expired time */
  /* WDT is clocked by fSMCLK (assumed 1MHz) */
  #define WDT_MRST_32         (WDTPW+WDTCNTCL)                                  /* 32ms interval (default) */
  #define WDT_MRST_8          (WDTPW+WDTCNTCL+WDTIS0)                           /* 8ms     " */
  #define WDT_MRST_0_5        (WDTPW+WDTCNTCL+WDTIS1)                           /* 0.5ms   " */
  #define WDT_MRST_0_064      (WDTPW+WDTCNTCL+WDTIS1+WDTIS0)                    /* 0.064ms " */
  /* WDT is clocked by fACLK (assumed 32KHz) */
  #define WDT_ARST_1000       (WDTPW+WDTCNTCL+WDTSSEL)                          /* 1000ms  " */
  #define WDT_ARST_250        (WDTPW+WDTCNTCL+WDTSSEL+WDTIS0)                   /* 250ms   " */
  #define WDT_ARST_16         (WDTPW+WDTCNTCL+WDTSSEL+WDTIS1)                   /* 16ms    " */
  #define WDT_ARST_1_9        (WDTPW+WDTCNTCL+WDTSSEL+WDTIS1+WDTIS0)            /* 1.9ms   " */
  
  /* INTERRUPT CONTROL */
  /* These two bits are defined in the Special Function Registers */
  /* #define WDTIE               0x01 */
  /* #define WDTIFG              0x01 */
  
  /************************************************************
  * Calibration Data in Info Mem
  ************************************************************/
  
  #ifndef __DisableCalData
  
  sfr_b(CALDCO_16MHZ);                          /* DCOCTL  Calibration Data for 16MHz */
  sfr_b(CALBC1_16MHZ);                          /* BCSCTL1 Calibration Data for 16MHz */
  sfr_b(CALDCO_12MHZ);                          /* DCOCTL  Calibration Data for 12MHz */
  sfr_b(CALBC1_12MHZ);                          /* BCSCTL1 Calibration Data for 12MHz */
  sfr_b(CALDCO_8MHZ);                           /* DCOCTL  Calibration Data for 8MHz */
  sfr_b(CALBC1_8MHZ);                           /* BCSCTL1 Calibration Data for 8MHz */
  sfr_b(CALDCO_1MHZ);                           /* DCOCTL  Calibration Data for 1MHz */
  sfr_b(CALBC1_1MHZ);                           /* BCSCTL1 Calibration Data for 1MHz */
  
  #endif /* #ifndef __DisableCalData */
  
  /************************************************************
  * Calibration Data in Info Mem
  ************************************************************/
  
  /* TLV Calibration Data Structure */
  #define TAG_DCO_30             (0x01)         /* Tag for DCO30  Calibration Data */
  #define TAG_ADC10_1            (0x08)         /* Tag for ADC10_1 Calibration Data */
  #define TAG_EMPTY              (0xFE)         /* Tag for Empty Data Field in Calibration Data */
  
  #ifndef __DisableCalData
  sfr_w(TLV_CHECKSUM);                          /* TLV CHECK SUM */
  sfr_b(TLV_DCO_30_TAG);                        /* TLV TAG_DCO30 TAG */
  sfr_b(TLV_DCO_30_LEN);                        /* TLV TAG_DCO30 LEN */
  sfr_b(TLV_ADC10_1_TAG);                       /* TLV ADC10_1 TAG */
  sfr_b(TLV_ADC10_1_LEN);                       /* TLV ADC10_1 LEN */
  #endif
  
  #define CAL_ADC_25T85          (0x0010)       /* Index for 2.5V/85Deg Cal. Value */
  #define CAL_ADC_25T30          (0x000E)       /* Index for 2.5V/30Deg Cal. Value */
  #define CAL_ADC_25VREF_FACTOR  (0x000C)       /* Index for 2.5V Ref. Factor */
  #define CAL_ADC_15T85          (0x000A)       /* Index for 1.5V/85Deg Cal. Value */
  #define CAL_ADC_15T30          (0x0008)       /* Index for 1.5V/30Deg Cal. Value */
  #define CAL_ADC_15VREF_FACTOR  (0x0006)       /* Index for ADC 1.5V Ref. Factor */
  #define CAL_ADC_OFFSET         (0x0004)       /* Index for ADC Offset */
  #define CAL_ADC_GAIN_FACTOR    (0x0002)       /* Index for ADC Gain Factor */
  
  #define CAL_DCO_16MHZ          (0x0002)       /* Index for DCOCTL  Calibration Data for 16MHz */
  #define CAL_BC1_16MHZ          (0x0003)       /* Index for BCSCTL1 Calibration Data for 16MHz */
  #define CAL_DCO_12MHZ          (0x0004)       /* Index for DCOCTL  Calibration Data for 12MHz */
  #define CAL_BC1_12MHZ          (0x0005)       /* Index for BCSCTL1 Calibration Data for 12MHz */
  #define CAL_DCO_8MHZ           (0x0006)       /* Index for DCOCTL  Calibration Data for 8MHz */
  #define CAL_BC1_8MHZ           (0x0007)       /* Index for BCSCTL1 Calibration Data for 8MHz */
  #define CAL_DCO_1MHZ           (0x0008)       /* Index for DCOCTL  Calibration Data for 1MHz */
  #define CAL_BC1_1MHZ           (0x0009)       /* Index for BCSCTL1 Calibration Data for 1MHz */
  
  
  /************************************************************
  * Interrupt Vectors (offset from 0xFFE0)
  ************************************************************/
  
  #define PORT1_VECTOR            ( 3)                     /* 0xFFE4 Port 1 */
  #define PORT2_VECTOR            ( 4)                     /* 0xFFE6 Port 2 */
  #define USI_VECTOR              ( 5)                     /* 0xFFE8 USI */
  #define ADC10_VECTOR            ( 6)                     /* 0xFFEA ADC10 */
  #define TIMER0_A1_VECTOR        ( 9)                     /* 0xFFF0 Timer0_A CC1, TA */
  #define TIMER0_A0_VECTOR        (10)                     /* 0xFFF2 Timer0_A CC0 */
  #define WDT_VECTOR              (11)                     /* 0xFFF4 Watchdog Timer */
  #define NMI_VECTOR              (15)                     /* 0xFFFC Non-maskable */
  #define RESET_VECTOR            ("reset")                /* 0xFFFE Reset [Highest Priority] */
  
  /************************************************************
  * End of Modules
  ************************************************************/
  
  #ifdef __cplusplus
  }
  #endif /* extern "C" */
  
  #endif /* #ifndef __MSP430G2232 */
  
  