text: // (c) Copyright 1995-2021 Xilinx, Inc. All rights reserved.
  // 
  // This file contains confidential and proprietary information
  // of Xilinx, Inc. and is protected under U.S. and
  // international copyright and other intellectual property
  // laws.
  // 
  // DISCLAIMER
  // This disclaimer is not a license and does not grant any
  // rights to the materials distributed herewith. Except as
  // otherwise provided in a valid license issued to you by
  // Xilinx, and to the maximum extent permitted by applicable
  // law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
  // WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
  // AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
  // BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
  // INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
  // (2) Xilinx shall not be liable (whether in contract or tort,
  // including negligence, or under any other theory of
  // liability) for any loss or damage of any kind or nature
  // related to, arising under or in connection with these
  // materials, including for any direct, or any indirect,
  // special, incidental, or consequential loss or damage
  // (including loss of data, profits, goodwill, or any type of
  // loss or damage suffered as a result of any action brought
  // by a third party) even if such damage or loss was
  // reasonably foreseeable or Xilinx had been advised of the
  // possibility of the same.
  // 
  // CRITICAL APPLICATIONS
  // Xilinx products are not designed or intended to be fail-
  // safe, or for use in any application requiring fail-safe
  // performance, such as life-support or safety devices or
  // systems, Class III medical devices, nuclear facilities,
  // applications related to the deployment of airbags, or any
  // other applications that could lead to death, personal
  // injury, or severe property or environmental damage
  // (individually and collectively, "Critical
  // Applications"). Customer assumes the sole risk and
  // liability of any use of Xilinx products in Critical
  // Applications, subject only to applicable laws and
  // regulations governing limitations on product liability.
  // 
  // THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
  // PART OF THIS FILE AT ALL TIMES.
  // 
  // DO NOT MODIFY THIS FILE.
  
  
  #include "system_processing_system7_0_0_sc.h"
  
  #include "system_processing_system7_0_0.h"
  
  #include "processing_system7_v5_5_tlm.h"
  
  #include <map>
  #include <string>
  
  
  
  
  
  #ifdef XILINX_SIMULATOR
  system_processing_system7_0_0::system_processing_system7_0_0(const sc_core::sc_module_name& nm) : system_processing_system7_0_0_sc(nm), S_AXI_HP0_ARREADY("S_AXI_HP0_ARREADY"), S_AXI_HP0_AWREADY("S_AXI_HP0_AWREADY"), S_AXI_HP0_BVALID("S_AXI_HP0_BVALID"), S_AXI_HP0_RLAST("S_AXI_HP0_RLAST"), S_AXI_HP0_RVALID("S_AXI_HP0_RVALID"), S_AXI_HP0_WREADY("S_AXI_HP0_WREADY"), S_AXI_HP0_BRESP("S_AXI_HP0_BRESP"), S_AXI_HP0_RRESP("S_AXI_HP0_RRESP"), S_AXI_HP0_BID("S_AXI_HP0_BID"), S_AXI_HP0_RID("S_AXI_HP0_RID"), S_AXI_HP0_RDATA("S_AXI_HP0_RDATA"), S_AXI_HP0_RCOUNT("S_AXI_HP0_RCOUNT"), S_AXI_HP0_WCOUNT("S_AXI_HP0_WCOUNT"), S_AXI_HP0_RACOUNT("S_AXI_HP0_RACOUNT"), S_AXI_HP0_WACOUNT("S_AXI_HP0_WACOUNT"), S_AXI_HP0_ACLK("S_AXI_HP0_ACLK"), S_AXI_HP0_ARVALID("S_AXI_HP0_ARVALID"), S_AXI_HP0_AWVALID("S_AXI_HP0_AWVALID"), S_AXI_HP0_BREADY("S_AXI_HP0_BREADY"), S_AXI_HP0_RDISSUECAP1_EN("S_AXI_HP0_RDISSUECAP1_EN"), S_AXI_HP0_RREADY("S_AXI_HP0_RREADY"), S_AXI_HP0_WLAST("S_AXI_HP0_WLAST"), S_AXI_HP0_WRISSUECAP1_EN("S_AXI_HP0_WRISSUECAP1_EN"), S_AXI_HP0_WVALID("S_AXI_HP0_WVALID"), S_AXI_HP0_ARBURST("S_AXI_HP0_ARBURST"), S_AXI_HP0_ARLOCK("S_AXI_HP0_ARLOCK"), S_AXI_HP0_ARSIZE("S_AXI_HP0_ARSIZE"), S_AXI_HP0_AWBURST("S_AXI_HP0_AWBURST"), S_AXI_HP0_AWLOCK("S_AXI_HP0_AWLOCK"), S_AXI_HP0_AWSIZE("S_AXI_HP0_AWSIZE"), S_AXI_HP0_ARPROT("S_AXI_HP0_ARPROT"), S_AXI_HP0_AWPROT("S_AXI_HP0_AWPROT"), S_AXI_HP0_ARADDR("S_AXI_HP0_ARADDR"), S_AXI_HP0_AWADDR("S_AXI_HP0_AWADDR"), S_AXI_HP0_ARCACHE("S_AXI_HP0_ARCACHE"), S_AXI_HP0_ARLEN("S_AXI_HP0_ARLEN"), S_AXI_HP0_ARQOS("S_AXI_HP0_ARQOS"), S_AXI_HP0_AWCACHE("S_AXI_HP0_AWCACHE"), S_AXI_HP0_AWLEN("S_AXI_HP0_AWLEN"), S_AXI_HP0_AWQOS("S_AXI_HP0_AWQOS"), S_AXI_HP0_ARID("S_AXI_HP0_ARID"), S_AXI_HP0_AWID("S_AXI_HP0_AWID"), S_AXI_HP0_WID("S_AXI_HP0_WID"), S_AXI_HP0_WDATA("S_AXI_HP0_WDATA"), S_AXI_HP0_WSTRB("S_AXI_HP0_WSTRB"), FCLK_CLK0("FCLK_CLK0"), FCLK_RESET0_N("FCLK_RESET0_N"), MIO("MIO"), DDR_CAS_n("DDR_CAS_n"), DDR_CKE("DDR_CKE"), DDR_Clk_n("DDR_Clk_n"), DDR_Clk("DDR_Clk"), DDR_CS_n("DDR_CS_n"), DDR_DRSTB("DDR_DRSTB"), DDR_ODT("DDR_ODT"), DDR_RAS_n("DDR_RAS_n"), DDR_WEB("DDR_WEB"), DDR_BankAddr("DDR_BankAddr"), DDR_Addr("DDR_Addr"), DDR_VRN("DDR_VRN"), DDR_VRP("DDR_VRP"), DDR_DM("DDR_DM"), DDR_DQ("DDR_DQ"), DDR_DQS_n("DDR_DQS_n"), DDR_DQS("DDR_DQS"), PS_SRSTB("PS_SRSTB"), PS_CLK("PS_CLK"), PS_PORB("PS_PORB")
  {
  
    // initialize pins
    mp_impl->S_AXI_HP0_RCOUNT(S_AXI_HP0_RCOUNT);
    mp_impl->S_AXI_HP0_WCOUNT(S_AXI_HP0_WCOUNT);
    mp_impl->S_AXI_HP0_RACOUNT(S_AXI_HP0_RACOUNT);
    mp_impl->S_AXI_HP0_WACOUNT(S_AXI_HP0_WACOUNT);
    mp_impl->S_AXI_HP0_ACLK(S_AXI_HP0_ACLK);
    mp_impl->S_AXI_HP0_RDISSUECAP1_EN(S_AXI_HP0_RDISSUECAP1_EN);
    mp_impl->S_AXI_HP0_WRISSUECAP1_EN(S_AXI_HP0_WRISSUECAP1_EN);
    mp_impl->FCLK_CLK0(FCLK_CLK0);
    mp_impl->FCLK_RESET0_N(FCLK_RESET0_N);
    mp_impl->MIO(MIO);
    mp_impl->DDR_CAS_n(DDR_CAS_n);
    mp_impl->DDR_CKE(DDR_CKE);
    mp_impl->DDR_Clk_n(DDR_Clk_n);
    mp_impl->DDR_Clk(DDR_Clk);
    mp_impl->DDR_CS_n(DDR_CS_n);
    mp_impl->DDR_DRSTB(DDR_DRSTB);
    mp_impl->DDR_ODT(DDR_ODT);
    mp_impl->DDR_RAS_n(DDR_RAS_n);
    mp_impl->DDR_WEB(DDR_WEB);
    mp_impl->DDR_BankAddr(DDR_BankAddr);
    mp_impl->DDR_Addr(DDR_Addr);
    mp_impl->DDR_VRN(DDR_VRN);
    mp_impl->DDR_VRP(DDR_VRP);
    mp_impl->DDR_DM(DDR_DM);
    mp_impl->DDR_DQ(DDR_DQ);
    mp_impl->DDR_DQS_n(DDR_DQS_n);
    mp_impl->DDR_DQS(DDR_DQS);
    mp_impl->PS_SRSTB(PS_SRSTB);
    mp_impl->PS_CLK(PS_CLK);
    mp_impl->PS_PORB(PS_PORB);
  
    // initialize transactors
    mp_S_AXI_HP0_transactor = NULL;
    mp_S_AXI_HP0_ARLOCK_converter = NULL;
    mp_S_AXI_HP0_AWLOCK_converter = NULL;
    mp_S_AXI_HP0_ARLEN_converter = NULL;
    mp_S_AXI_HP0_AWLEN_converter = NULL;
  
    // initialize socket stubs
  
  }
  
  void system_processing_system7_0_0::before_end_of_elaboration()
  {
    // configure 'S_AXI_HP0' transactor
  
    if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("system_processing_system7_0_0", "S_AXI_HP0_TLM_MODE") != 1)
    {
      // Instantiate Socket Stubs
  
    // 'S_AXI_HP0' transactor parameters
      xsc::common_cpp::properties S_AXI_HP0_transactor_param_props;
      S_AXI_HP0_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
      S_AXI_HP0_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
      S_AXI_HP0_transactor_param_props.addLong("DATA_WIDTH", "64");
      S_AXI_HP0_transactor_param_props.addLong("FREQ_HZ", "100000000");
      S_AXI_HP0_transactor_param_props.addLong("ID_WIDTH", "6");
      S_AXI_HP0_transactor_param_props.addLong("ADDR_WIDTH", "32");
      S_AXI_HP0_transactor_param_props.addLong("AWUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("ARUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("WUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("RUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("BUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_BURST", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_LOCK", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_PROT", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_CACHE", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_QOS", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_REGION", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_WSTRB", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_BRESP", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_RRESP", "1");
      S_AXI_HP0_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "1");
      S_AXI_HP0_transactor_param_props.addLong("MAX_BURST_LENGTH", "16");
      S_AXI_HP0_transactor_param_props.addLong("NUM_READ_THREADS", "1");
      S_AXI_HP0_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
      S_AXI_HP0_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
      S_AXI_HP0_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_SIZE", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_RESET", "0");
      S_AXI_HP0_transactor_param_props.addFloat("PHASE", "0.0");
      S_AXI_HP0_transactor_param_props.addString("PROTOCOL", "AXI3");
      S_AXI_HP0_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
      S_AXI_HP0_transactor_param_props.addString("CLK_DOMAIN", "/clk_wiz_0_clk_out1");
  
      mp_S_AXI_HP0_transactor = new xtlm::xaximm_pin2xtlm_t<64,32,6,1,1,1,1,1>("S_AXI_HP0_transactor", S_AXI_HP0_transactor_param_props);
  
      // S_AXI_HP0' transactor ports
  
      mp_S_AXI_HP0_transactor->ARREADY(S_AXI_HP0_ARREADY);
      mp_S_AXI_HP0_transactor->AWREADY(S_AXI_HP0_AWREADY);
      mp_S_AXI_HP0_transactor->BVALID(S_AXI_HP0_BVALID);
      mp_S_AXI_HP0_transactor->RLAST(S_AXI_HP0_RLAST);
      mp_S_AXI_HP0_transactor->RVALID(S_AXI_HP0_RVALID);
      mp_S_AXI_HP0_transactor->WREADY(S_AXI_HP0_WREADY);
      mp_S_AXI_HP0_transactor->BRESP(S_AXI_HP0_BRESP);
      mp_S_AXI_HP0_transactor->RRESP(S_AXI_HP0_RRESP);
      mp_S_AXI_HP0_transactor->BID(S_AXI_HP0_BID);
      mp_S_AXI_HP0_transactor->RID(S_AXI_HP0_RID);
      mp_S_AXI_HP0_transactor->RDATA(S_AXI_HP0_RDATA);
      mp_S_AXI_HP0_transactor->ARVALID(S_AXI_HP0_ARVALID);
      mp_S_AXI_HP0_transactor->AWVALID(S_AXI_HP0_AWVALID);
      mp_S_AXI_HP0_transactor->BREADY(S_AXI_HP0_BREADY);
      mp_S_AXI_HP0_transactor->RREADY(S_AXI_HP0_RREADY);
      mp_S_AXI_HP0_transactor->WLAST(S_AXI_HP0_WLAST);
      mp_S_AXI_HP0_transactor->WVALID(S_AXI_HP0_WVALID);
      mp_S_AXI_HP0_transactor->ARBURST(S_AXI_HP0_ARBURST);
      mp_S_AXI_HP0_ARLOCK_converter = new xsc::common::vectorN2scalar_converter<2>("S_AXI_HP0_ARLOCK_converter");
      mp_S_AXI_HP0_ARLOCK_converter->vector_in(S_AXI_HP0_ARLOCK);
      mp_S_AXI_HP0_ARLOCK_converter->scalar_out(m_S_AXI_HP0_ARLOCK_converter_signal);
      mp_S_AXI_HP0_transactor->ARLOCK(m_S_AXI_HP0_ARLOCK_converter_signal);
      mp_S_AXI_HP0_transactor->ARSIZE(S_AXI_HP0_ARSIZE);
      mp_S_AXI_HP0_transactor->AWBURST(S_AXI_HP0_AWBURST);
      mp_S_AXI_HP0_AWLOCK_converter = new xsc::common::vectorN2scalar_converter<2>("S_AXI_HP0_AWLOCK_converter");
      mp_S_AXI_HP0_AWLOCK_converter->vector_in(S_AXI_HP0_AWLOCK);
      mp_S_AXI_HP0_AWLOCK_converter->scalar_out(m_S_AXI_HP0_AWLOCK_converter_signal);
      mp_S_AXI_HP0_transactor->AWLOCK(m_S_AXI_HP0_AWLOCK_converter_signal);
      mp_S_AXI_HP0_transactor->AWSIZE(S_AXI_HP0_AWSIZE);
      mp_S_AXI_HP0_transactor->ARPROT(S_AXI_HP0_ARPROT);
      mp_S_AXI_HP0_transactor->AWPROT(S_AXI_HP0_AWPROT);
      mp_S_AXI_HP0_transactor->ARADDR(S_AXI_HP0_ARADDR);
      mp_S_AXI_HP0_transactor->AWADDR(S_AXI_HP0_AWADDR);
      mp_S_AXI_HP0_transactor->ARCACHE(S_AXI_HP0_ARCACHE);
      mp_S_AXI_HP0_ARLEN_converter = new xsc::common::vector2vector_converter<4,8>("S_AXI_HP0_ARLEN_converter");
      mp_S_AXI_HP0_ARLEN_converter->vector_in(S_AXI_HP0_ARLEN);
      mp_S_AXI_HP0_ARLEN_converter->vector_out(m_S_AXI_HP0_ARLEN_converter_signal);
      mp_S_AXI_HP0_transactor->ARLEN(m_S_AXI_HP0_ARLEN_converter_signal);
      mp_S_AXI_HP0_transactor->ARQOS(S_AXI_HP0_ARQOS);
      mp_S_AXI_HP0_transactor->AWCACHE(S_AXI_HP0_AWCACHE);
      mp_S_AXI_HP0_AWLEN_converter = new xsc::common::vector2vector_converter<4,8>("S_AXI_HP0_AWLEN_converter");
      mp_S_AXI_HP0_AWLEN_converter->vector_in(S_AXI_HP0_AWLEN);
      mp_S_AXI_HP0_AWLEN_converter->vector_out(m_S_AXI_HP0_AWLEN_converter_signal);
      mp_S_AXI_HP0_transactor->AWLEN(m_S_AXI_HP0_AWLEN_converter_signal);
      mp_S_AXI_HP0_transactor->AWQOS(S_AXI_HP0_AWQOS);
      mp_S_AXI_HP0_transactor->ARID(S_AXI_HP0_ARID);
      mp_S_AXI_HP0_transactor->AWID(S_AXI_HP0_AWID);
      mp_S_AXI_HP0_transactor->WDATA(S_AXI_HP0_WDATA);
      mp_S_AXI_HP0_transactor->WSTRB(S_AXI_HP0_WSTRB);
      mp_S_AXI_HP0_transactor->CLK(S_AXI_HP0_ACLK);
      m_S_AXI_HP0_transactor_rst_signal.write(1);
      mp_S_AXI_HP0_transactor->RST(m_S_AXI_HP0_transactor_rst_signal);
  
      // S_AXI_HP0' transactor sockets
  
      mp_impl->S_AXI_HP0_rd_socket->bind(*(mp_S_AXI_HP0_transactor->rd_socket));
      mp_impl->S_AXI_HP0_wr_socket->bind(*(mp_S_AXI_HP0_transactor->wr_socket));
    }
    else
    {
    }
  
  }
  
  #endif // XILINX_SIMULATOR
  
  
  
  
  #ifdef XM_SYSTEMC
  system_processing_system7_0_0::system_processing_system7_0_0(const sc_core::sc_module_name& nm) : system_processing_system7_0_0_sc(nm), S_AXI_HP0_ARREADY("S_AXI_HP0_ARREADY"), S_AXI_HP0_AWREADY("S_AXI_HP0_AWREADY"), S_AXI_HP0_BVALID("S_AXI_HP0_BVALID"), S_AXI_HP0_RLAST("S_AXI_HP0_RLAST"), S_AXI_HP0_RVALID("S_AXI_HP0_RVALID"), S_AXI_HP0_WREADY("S_AXI_HP0_WREADY"), S_AXI_HP0_BRESP("S_AXI_HP0_BRESP"), S_AXI_HP0_RRESP("S_AXI_HP0_RRESP"), S_AXI_HP0_BID("S_AXI_HP0_BID"), S_AXI_HP0_RID("S_AXI_HP0_RID"), S_AXI_HP0_RDATA("S_AXI_HP0_RDATA"), S_AXI_HP0_RCOUNT("S_AXI_HP0_RCOUNT"), S_AXI_HP0_WCOUNT("S_AXI_HP0_WCOUNT"), S_AXI_HP0_RACOUNT("S_AXI_HP0_RACOUNT"), S_AXI_HP0_WACOUNT("S_AXI_HP0_WACOUNT"), S_AXI_HP0_ACLK("S_AXI_HP0_ACLK"), S_AXI_HP0_ARVALID("S_AXI_HP0_ARVALID"), S_AXI_HP0_AWVALID("S_AXI_HP0_AWVALID"), S_AXI_HP0_BREADY("S_AXI_HP0_BREADY"), S_AXI_HP0_RDISSUECAP1_EN("S_AXI_HP0_RDISSUECAP1_EN"), S_AXI_HP0_RREADY("S_AXI_HP0_RREADY"), S_AXI_HP0_WLAST("S_AXI_HP0_WLAST"), S_AXI_HP0_WRISSUECAP1_EN("S_AXI_HP0_WRISSUECAP1_EN"), S_AXI_HP0_WVALID("S_AXI_HP0_WVALID"), S_AXI_HP0_ARBURST("S_AXI_HP0_ARBURST"), S_AXI_HP0_ARLOCK("S_AXI_HP0_ARLOCK"), S_AXI_HP0_ARSIZE("S_AXI_HP0_ARSIZE"), S_AXI_HP0_AWBURST("S_AXI_HP0_AWBURST"), S_AXI_HP0_AWLOCK("S_AXI_HP0_AWLOCK"), S_AXI_HP0_AWSIZE("S_AXI_HP0_AWSIZE"), S_AXI_HP0_ARPROT("S_AXI_HP0_ARPROT"), S_AXI_HP0_AWPROT("S_AXI_HP0_AWPROT"), S_AXI_HP0_ARADDR("S_AXI_HP0_ARADDR"), S_AXI_HP0_AWADDR("S_AXI_HP0_AWADDR"), S_AXI_HP0_ARCACHE("S_AXI_HP0_ARCACHE"), S_AXI_HP0_ARLEN("S_AXI_HP0_ARLEN"), S_AXI_HP0_ARQOS("S_AXI_HP0_ARQOS"), S_AXI_HP0_AWCACHE("S_AXI_HP0_AWCACHE"), S_AXI_HP0_AWLEN("S_AXI_HP0_AWLEN"), S_AXI_HP0_AWQOS("S_AXI_HP0_AWQOS"), S_AXI_HP0_ARID("S_AXI_HP0_ARID"), S_AXI_HP0_AWID("S_AXI_HP0_AWID"), S_AXI_HP0_WID("S_AXI_HP0_WID"), S_AXI_HP0_WDATA("S_AXI_HP0_WDATA"), S_AXI_HP0_WSTRB("S_AXI_HP0_WSTRB"), FCLK_CLK0("FCLK_CLK0"), FCLK_RESET0_N("FCLK_RESET0_N"), MIO("MIO"), DDR_CAS_n("DDR_CAS_n"), DDR_CKE("DDR_CKE"), DDR_Clk_n("DDR_Clk_n"), DDR_Clk("DDR_Clk"), DDR_CS_n("DDR_CS_n"), DDR_DRSTB("DDR_DRSTB"), DDR_ODT("DDR_ODT"), DDR_RAS_n("DDR_RAS_n"), DDR_WEB("DDR_WEB"), DDR_BankAddr("DDR_BankAddr"), DDR_Addr("DDR_Addr"), DDR_VRN("DDR_VRN"), DDR_VRP("DDR_VRP"), DDR_DM("DDR_DM"), DDR_DQ("DDR_DQ"), DDR_DQS_n("DDR_DQS_n"), DDR_DQS("DDR_DQS"), PS_SRSTB("PS_SRSTB"), PS_CLK("PS_CLK"), PS_PORB("PS_PORB")
  {
  
    // initialize pins
    mp_impl->S_AXI_HP0_RCOUNT(S_AXI_HP0_RCOUNT);
    mp_impl->S_AXI_HP0_WCOUNT(S_AXI_HP0_WCOUNT);
    mp_impl->S_AXI_HP0_RACOUNT(S_AXI_HP0_RACOUNT);
    mp_impl->S_AXI_HP0_WACOUNT(S_AXI_HP0_WACOUNT);
    mp_impl->S_AXI_HP0_ACLK(S_AXI_HP0_ACLK);
    mp_impl->S_AXI_HP0_RDISSUECAP1_EN(S_AXI_HP0_RDISSUECAP1_EN);
    mp_impl->S_AXI_HP0_WRISSUECAP1_EN(S_AXI_HP0_WRISSUECAP1_EN);
    mp_impl->FCLK_CLK0(FCLK_CLK0);
    mp_impl->FCLK_RESET0_N(FCLK_RESET0_N);
    mp_impl->MIO(MIO);
    mp_impl->DDR_CAS_n(DDR_CAS_n);
    mp_impl->DDR_CKE(DDR_CKE);
    mp_impl->DDR_Clk_n(DDR_Clk_n);
    mp_impl->DDR_Clk(DDR_Clk);
    mp_impl->DDR_CS_n(DDR_CS_n);
    mp_impl->DDR_DRSTB(DDR_DRSTB);
    mp_impl->DDR_ODT(DDR_ODT);
    mp_impl->DDR_RAS_n(DDR_RAS_n);
    mp_impl->DDR_WEB(DDR_WEB);
    mp_impl->DDR_BankAddr(DDR_BankAddr);
    mp_impl->DDR_Addr(DDR_Addr);
    mp_impl->DDR_VRN(DDR_VRN);
    mp_impl->DDR_VRP(DDR_VRP);
    mp_impl->DDR_DM(DDR_DM);
    mp_impl->DDR_DQ(DDR_DQ);
    mp_impl->DDR_DQS_n(DDR_DQS_n);
    mp_impl->DDR_DQS(DDR_DQS);
    mp_impl->PS_SRSTB(PS_SRSTB);
    mp_impl->PS_CLK(PS_CLK);
    mp_impl->PS_PORB(PS_PORB);
  
    // initialize transactors
    mp_S_AXI_HP0_transactor = NULL;
    mp_S_AXI_HP0_ARLOCK_converter = NULL;
    mp_S_AXI_HP0_AWLOCK_converter = NULL;
    mp_S_AXI_HP0_ARLEN_converter = NULL;
    mp_S_AXI_HP0_AWLEN_converter = NULL;
  
    // initialize socket stubs
  
  }
  
  void system_processing_system7_0_0::before_end_of_elaboration()
  {
    // configure 'S_AXI_HP0' transactor
  
    if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("system_processing_system7_0_0", "S_AXI_HP0_TLM_MODE") != 1)
    {
      // Instantiate Socket Stubs
  
    // 'S_AXI_HP0' transactor parameters
      xsc::common_cpp::properties S_AXI_HP0_transactor_param_props;
      S_AXI_HP0_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
      S_AXI_HP0_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
      S_AXI_HP0_transactor_param_props.addLong("DATA_WIDTH", "64");
      S_AXI_HP0_transactor_param_props.addLong("FREQ_HZ", "100000000");
      S_AXI_HP0_transactor_param_props.addLong("ID_WIDTH", "6");
      S_AXI_HP0_transactor_param_props.addLong("ADDR_WIDTH", "32");
      S_AXI_HP0_transactor_param_props.addLong("AWUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("ARUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("WUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("RUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("BUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_BURST", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_LOCK", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_PROT", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_CACHE", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_QOS", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_REGION", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_WSTRB", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_BRESP", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_RRESP", "1");
      S_AXI_HP0_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "1");
      S_AXI_HP0_transactor_param_props.addLong("MAX_BURST_LENGTH", "16");
      S_AXI_HP0_transactor_param_props.addLong("NUM_READ_THREADS", "1");
      S_AXI_HP0_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
      S_AXI_HP0_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
      S_AXI_HP0_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_SIZE", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_RESET", "0");
      S_AXI_HP0_transactor_param_props.addFloat("PHASE", "0.0");
      S_AXI_HP0_transactor_param_props.addString("PROTOCOL", "AXI3");
      S_AXI_HP0_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
      S_AXI_HP0_transactor_param_props.addString("CLK_DOMAIN", "/clk_wiz_0_clk_out1");
  
      mp_S_AXI_HP0_transactor = new xtlm::xaximm_pin2xtlm_t<64,32,6,1,1,1,1,1>("S_AXI_HP0_transactor", S_AXI_HP0_transactor_param_props);
  
      // S_AXI_HP0' transactor ports
  
      mp_S_AXI_HP0_transactor->ARREADY(S_AXI_HP0_ARREADY);
      mp_S_AXI_HP0_transactor->AWREADY(S_AXI_HP0_AWREADY);
      mp_S_AXI_HP0_transactor->BVALID(S_AXI_HP0_BVALID);
      mp_S_AXI_HP0_transactor->RLAST(S_AXI_HP0_RLAST);
      mp_S_AXI_HP0_transactor->RVALID(S_AXI_HP0_RVALID);
      mp_S_AXI_HP0_transactor->WREADY(S_AXI_HP0_WREADY);
      mp_S_AXI_HP0_transactor->BRESP(S_AXI_HP0_BRESP);
      mp_S_AXI_HP0_transactor->RRESP(S_AXI_HP0_RRESP);
      mp_S_AXI_HP0_transactor->BID(S_AXI_HP0_BID);
      mp_S_AXI_HP0_transactor->RID(S_AXI_HP0_RID);
      mp_S_AXI_HP0_transactor->RDATA(S_AXI_HP0_RDATA);
      mp_S_AXI_HP0_transactor->ARVALID(S_AXI_HP0_ARVALID);
      mp_S_AXI_HP0_transactor->AWVALID(S_AXI_HP0_AWVALID);
      mp_S_AXI_HP0_transactor->BREADY(S_AXI_HP0_BREADY);
      mp_S_AXI_HP0_transactor->RREADY(S_AXI_HP0_RREADY);
      mp_S_AXI_HP0_transactor->WLAST(S_AXI_HP0_WLAST);
      mp_S_AXI_HP0_transactor->WVALID(S_AXI_HP0_WVALID);
      mp_S_AXI_HP0_transactor->ARBURST(S_AXI_HP0_ARBURST);
      mp_S_AXI_HP0_ARLOCK_converter = new xsc::common::vectorN2scalar_converter<2>("S_AXI_HP0_ARLOCK_converter");
      mp_S_AXI_HP0_ARLOCK_converter->vector_in(S_AXI_HP0_ARLOCK);
      mp_S_AXI_HP0_ARLOCK_converter->scalar_out(m_S_AXI_HP0_ARLOCK_converter_signal);
      mp_S_AXI_HP0_transactor->ARLOCK(m_S_AXI_HP0_ARLOCK_converter_signal);
      mp_S_AXI_HP0_transactor->ARSIZE(S_AXI_HP0_ARSIZE);
      mp_S_AXI_HP0_transactor->AWBURST(S_AXI_HP0_AWBURST);
      mp_S_AXI_HP0_AWLOCK_converter = new xsc::common::vectorN2scalar_converter<2>("S_AXI_HP0_AWLOCK_converter");
      mp_S_AXI_HP0_AWLOCK_converter->vector_in(S_AXI_HP0_AWLOCK);
      mp_S_AXI_HP0_AWLOCK_converter->scalar_out(m_S_AXI_HP0_AWLOCK_converter_signal);
      mp_S_AXI_HP0_transactor->AWLOCK(m_S_AXI_HP0_AWLOCK_converter_signal);
      mp_S_AXI_HP0_transactor->AWSIZE(S_AXI_HP0_AWSIZE);
      mp_S_AXI_HP0_transactor->ARPROT(S_AXI_HP0_ARPROT);
      mp_S_AXI_HP0_transactor->AWPROT(S_AXI_HP0_AWPROT);
      mp_S_AXI_HP0_transactor->ARADDR(S_AXI_HP0_ARADDR);
      mp_S_AXI_HP0_transactor->AWADDR(S_AXI_HP0_AWADDR);
      mp_S_AXI_HP0_transactor->ARCACHE(S_AXI_HP0_ARCACHE);
      mp_S_AXI_HP0_ARLEN_converter = new xsc::common::vector2vector_converter<4,8>("S_AXI_HP0_ARLEN_converter");
      mp_S_AXI_HP0_ARLEN_converter->vector_in(S_AXI_HP0_ARLEN);
      mp_S_AXI_HP0_ARLEN_converter->vector_out(m_S_AXI_HP0_ARLEN_converter_signal);
      mp_S_AXI_HP0_transactor->ARLEN(m_S_AXI_HP0_ARLEN_converter_signal);
      mp_S_AXI_HP0_transactor->ARQOS(S_AXI_HP0_ARQOS);
      mp_S_AXI_HP0_transactor->AWCACHE(S_AXI_HP0_AWCACHE);
      mp_S_AXI_HP0_AWLEN_converter = new xsc::common::vector2vector_converter<4,8>("S_AXI_HP0_AWLEN_converter");
      mp_S_AXI_HP0_AWLEN_converter->vector_in(S_AXI_HP0_AWLEN);
      mp_S_AXI_HP0_AWLEN_converter->vector_out(m_S_AXI_HP0_AWLEN_converter_signal);
      mp_S_AXI_HP0_transactor->AWLEN(m_S_AXI_HP0_AWLEN_converter_signal);
      mp_S_AXI_HP0_transactor->AWQOS(S_AXI_HP0_AWQOS);
      mp_S_AXI_HP0_transactor->ARID(S_AXI_HP0_ARID);
      mp_S_AXI_HP0_transactor->AWID(S_AXI_HP0_AWID);
      mp_S_AXI_HP0_transactor->WDATA(S_AXI_HP0_WDATA);
      mp_S_AXI_HP0_transactor->WSTRB(S_AXI_HP0_WSTRB);
      mp_S_AXI_HP0_transactor->CLK(S_AXI_HP0_ACLK);
      m_S_AXI_HP0_transactor_rst_signal.write(1);
      mp_S_AXI_HP0_transactor->RST(m_S_AXI_HP0_transactor_rst_signal);
  
      // S_AXI_HP0' transactor sockets
  
      mp_impl->S_AXI_HP0_rd_socket->bind(*(mp_S_AXI_HP0_transactor->rd_socket));
      mp_impl->S_AXI_HP0_wr_socket->bind(*(mp_S_AXI_HP0_transactor->wr_socket));
    }
    else
    {
    }
  
  }
  
  #endif // XM_SYSTEMC
  
  
  
  
  #ifdef RIVIERA
  system_processing_system7_0_0::system_processing_system7_0_0(const sc_core::sc_module_name& nm) : system_processing_system7_0_0_sc(nm), S_AXI_HP0_ARREADY("S_AXI_HP0_ARREADY"), S_AXI_HP0_AWREADY("S_AXI_HP0_AWREADY"), S_AXI_HP0_BVALID("S_AXI_HP0_BVALID"), S_AXI_HP0_RLAST("S_AXI_HP0_RLAST"), S_AXI_HP0_RVALID("S_AXI_HP0_RVALID"), S_AXI_HP0_WREADY("S_AXI_HP0_WREADY"), S_AXI_HP0_BRESP("S_AXI_HP0_BRESP"), S_AXI_HP0_RRESP("S_AXI_HP0_RRESP"), S_AXI_HP0_BID("S_AXI_HP0_BID"), S_AXI_HP0_RID("S_AXI_HP0_RID"), S_AXI_HP0_RDATA("S_AXI_HP0_RDATA"), S_AXI_HP0_RCOUNT("S_AXI_HP0_RCOUNT"), S_AXI_HP0_WCOUNT("S_AXI_HP0_WCOUNT"), S_AXI_HP0_RACOUNT("S_AXI_HP0_RACOUNT"), S_AXI_HP0_WACOUNT("S_AXI_HP0_WACOUNT"), S_AXI_HP0_ACLK("S_AXI_HP0_ACLK"), S_AXI_HP0_ARVALID("S_AXI_HP0_ARVALID"), S_AXI_HP0_AWVALID("S_AXI_HP0_AWVALID"), S_AXI_HP0_BREADY("S_AXI_HP0_BREADY"), S_AXI_HP0_RDISSUECAP1_EN("S_AXI_HP0_RDISSUECAP1_EN"), S_AXI_HP0_RREADY("S_AXI_HP0_RREADY"), S_AXI_HP0_WLAST("S_AXI_HP0_WLAST"), S_AXI_HP0_WRISSUECAP1_EN("S_AXI_HP0_WRISSUECAP1_EN"), S_AXI_HP0_WVALID("S_AXI_HP0_WVALID"), S_AXI_HP0_ARBURST("S_AXI_HP0_ARBURST"), S_AXI_HP0_ARLOCK("S_AXI_HP0_ARLOCK"), S_AXI_HP0_ARSIZE("S_AXI_HP0_ARSIZE"), S_AXI_HP0_AWBURST("S_AXI_HP0_AWBURST"), S_AXI_HP0_AWLOCK("S_AXI_HP0_AWLOCK"), S_AXI_HP0_AWSIZE("S_AXI_HP0_AWSIZE"), S_AXI_HP0_ARPROT("S_AXI_HP0_ARPROT"), S_AXI_HP0_AWPROT("S_AXI_HP0_AWPROT"), S_AXI_HP0_ARADDR("S_AXI_HP0_ARADDR"), S_AXI_HP0_AWADDR("S_AXI_HP0_AWADDR"), S_AXI_HP0_ARCACHE("S_AXI_HP0_ARCACHE"), S_AXI_HP0_ARLEN("S_AXI_HP0_ARLEN"), S_AXI_HP0_ARQOS("S_AXI_HP0_ARQOS"), S_AXI_HP0_AWCACHE("S_AXI_HP0_AWCACHE"), S_AXI_HP0_AWLEN("S_AXI_HP0_AWLEN"), S_AXI_HP0_AWQOS("S_AXI_HP0_AWQOS"), S_AXI_HP0_ARID("S_AXI_HP0_ARID"), S_AXI_HP0_AWID("S_AXI_HP0_AWID"), S_AXI_HP0_WID("S_AXI_HP0_WID"), S_AXI_HP0_WDATA("S_AXI_HP0_WDATA"), S_AXI_HP0_WSTRB("S_AXI_HP0_WSTRB"), FCLK_CLK0("FCLK_CLK0"), FCLK_RESET0_N("FCLK_RESET0_N"), MIO("MIO"), DDR_CAS_n("DDR_CAS_n"), DDR_CKE("DDR_CKE"), DDR_Clk_n("DDR_Clk_n"), DDR_Clk("DDR_Clk"), DDR_CS_n("DDR_CS_n"), DDR_DRSTB("DDR_DRSTB"), DDR_ODT("DDR_ODT"), DDR_RAS_n("DDR_RAS_n"), DDR_WEB("DDR_WEB"), DDR_BankAddr("DDR_BankAddr"), DDR_Addr("DDR_Addr"), DDR_VRN("DDR_VRN"), DDR_VRP("DDR_VRP"), DDR_DM("DDR_DM"), DDR_DQ("DDR_DQ"), DDR_DQS_n("DDR_DQS_n"), DDR_DQS("DDR_DQS"), PS_SRSTB("PS_SRSTB"), PS_CLK("PS_CLK"), PS_PORB("PS_PORB")
  {
  
    // initialize pins
    mp_impl->S_AXI_HP0_RCOUNT(S_AXI_HP0_RCOUNT);
    mp_impl->S_AXI_HP0_WCOUNT(S_AXI_HP0_WCOUNT);
    mp_impl->S_AXI_HP0_RACOUNT(S_AXI_HP0_RACOUNT);
    mp_impl->S_AXI_HP0_WACOUNT(S_AXI_HP0_WACOUNT);
    mp_impl->S_AXI_HP0_ACLK(S_AXI_HP0_ACLK);
    mp_impl->S_AXI_HP0_RDISSUECAP1_EN(S_AXI_HP0_RDISSUECAP1_EN);
    mp_impl->S_AXI_HP0_WRISSUECAP1_EN(S_AXI_HP0_WRISSUECAP1_EN);
    mp_impl->FCLK_CLK0(FCLK_CLK0);
    mp_impl->FCLK_RESET0_N(FCLK_RESET0_N);
    mp_impl->MIO(MIO);
    mp_impl->DDR_CAS_n(DDR_CAS_n);
    mp_impl->DDR_CKE(DDR_CKE);
    mp_impl->DDR_Clk_n(DDR_Clk_n);
    mp_impl->DDR_Clk(DDR_Clk);
    mp_impl->DDR_CS_n(DDR_CS_n);
    mp_impl->DDR_DRSTB(DDR_DRSTB);
    mp_impl->DDR_ODT(DDR_ODT);
    mp_impl->DDR_RAS_n(DDR_RAS_n);
    mp_impl->DDR_WEB(DDR_WEB);
    mp_impl->DDR_BankAddr(DDR_BankAddr);
    mp_impl->DDR_Addr(DDR_Addr);
    mp_impl->DDR_VRN(DDR_VRN);
    mp_impl->DDR_VRP(DDR_VRP);
    mp_impl->DDR_DM(DDR_DM);
    mp_impl->DDR_DQ(DDR_DQ);
    mp_impl->DDR_DQS_n(DDR_DQS_n);
    mp_impl->DDR_DQS(DDR_DQS);
    mp_impl->PS_SRSTB(PS_SRSTB);
    mp_impl->PS_CLK(PS_CLK);
    mp_impl->PS_PORB(PS_PORB);
  
    // initialize transactors
    mp_S_AXI_HP0_transactor = NULL;
    mp_S_AXI_HP0_ARLOCK_converter = NULL;
    mp_S_AXI_HP0_AWLOCK_converter = NULL;
    mp_S_AXI_HP0_ARLEN_converter = NULL;
    mp_S_AXI_HP0_AWLEN_converter = NULL;
  
    // initialize socket stubs
  
  }
  
  void system_processing_system7_0_0::before_end_of_elaboration()
  {
    // configure 'S_AXI_HP0' transactor
  
    if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("system_processing_system7_0_0", "S_AXI_HP0_TLM_MODE") != 1)
    {
      // Instantiate Socket Stubs
  
    // 'S_AXI_HP0' transactor parameters
      xsc::common_cpp::properties S_AXI_HP0_transactor_param_props;
      S_AXI_HP0_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
      S_AXI_HP0_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
      S_AXI_HP0_transactor_param_props.addLong("DATA_WIDTH", "64");
      S_AXI_HP0_transactor_param_props.addLong("FREQ_HZ", "100000000");
      S_AXI_HP0_transactor_param_props.addLong("ID_WIDTH", "6");
      S_AXI_HP0_transactor_param_props.addLong("ADDR_WIDTH", "32");
      S_AXI_HP0_transactor_param_props.addLong("AWUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("ARUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("WUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("RUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("BUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_BURST", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_LOCK", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_PROT", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_CACHE", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_QOS", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_REGION", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_WSTRB", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_BRESP", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_RRESP", "1");
      S_AXI_HP0_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "1");
      S_AXI_HP0_transactor_param_props.addLong("MAX_BURST_LENGTH", "16");
      S_AXI_HP0_transactor_param_props.addLong("NUM_READ_THREADS", "1");
      S_AXI_HP0_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
      S_AXI_HP0_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
      S_AXI_HP0_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_SIZE", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_RESET", "0");
      S_AXI_HP0_transactor_param_props.addFloat("PHASE", "0.0");
      S_AXI_HP0_transactor_param_props.addString("PROTOCOL", "AXI3");
      S_AXI_HP0_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
      S_AXI_HP0_transactor_param_props.addString("CLK_DOMAIN", "/clk_wiz_0_clk_out1");
  
      mp_S_AXI_HP0_transactor = new xtlm::xaximm_pin2xtlm_t<64,32,6,1,1,1,1,1>("S_AXI_HP0_transactor", S_AXI_HP0_transactor_param_props);
  
      // S_AXI_HP0' transactor ports
  
      mp_S_AXI_HP0_transactor->ARREADY(S_AXI_HP0_ARREADY);
      mp_S_AXI_HP0_transactor->AWREADY(S_AXI_HP0_AWREADY);
      mp_S_AXI_HP0_transactor->BVALID(S_AXI_HP0_BVALID);
      mp_S_AXI_HP0_transactor->RLAST(S_AXI_HP0_RLAST);
      mp_S_AXI_HP0_transactor->RVALID(S_AXI_HP0_RVALID);
      mp_S_AXI_HP0_transactor->WREADY(S_AXI_HP0_WREADY);
      mp_S_AXI_HP0_transactor->BRESP(S_AXI_HP0_BRESP);
      mp_S_AXI_HP0_transactor->RRESP(S_AXI_HP0_RRESP);
      mp_S_AXI_HP0_transactor->BID(S_AXI_HP0_BID);
      mp_S_AXI_HP0_transactor->RID(S_AXI_HP0_RID);
      mp_S_AXI_HP0_transactor->RDATA(S_AXI_HP0_RDATA);
      mp_S_AXI_HP0_transactor->ARVALID(S_AXI_HP0_ARVALID);
      mp_S_AXI_HP0_transactor->AWVALID(S_AXI_HP0_AWVALID);
      mp_S_AXI_HP0_transactor->BREADY(S_AXI_HP0_BREADY);
      mp_S_AXI_HP0_transactor->RREADY(S_AXI_HP0_RREADY);
      mp_S_AXI_HP0_transactor->WLAST(S_AXI_HP0_WLAST);
      mp_S_AXI_HP0_transactor->WVALID(S_AXI_HP0_WVALID);
      mp_S_AXI_HP0_transactor->ARBURST(S_AXI_HP0_ARBURST);
      mp_S_AXI_HP0_ARLOCK_converter = new xsc::common::vectorN2scalar_converter<2>("S_AXI_HP0_ARLOCK_converter");
      mp_S_AXI_HP0_ARLOCK_converter->vector_in(S_AXI_HP0_ARLOCK);
      mp_S_AXI_HP0_ARLOCK_converter->scalar_out(m_S_AXI_HP0_ARLOCK_converter_signal);
      mp_S_AXI_HP0_transactor->ARLOCK(m_S_AXI_HP0_ARLOCK_converter_signal);
      mp_S_AXI_HP0_transactor->ARSIZE(S_AXI_HP0_ARSIZE);
      mp_S_AXI_HP0_transactor->AWBURST(S_AXI_HP0_AWBURST);
      mp_S_AXI_HP0_AWLOCK_converter = new xsc::common::vectorN2scalar_converter<2>("S_AXI_HP0_AWLOCK_converter");
      mp_S_AXI_HP0_AWLOCK_converter->vector_in(S_AXI_HP0_AWLOCK);
      mp_S_AXI_HP0_AWLOCK_converter->scalar_out(m_S_AXI_HP0_AWLOCK_converter_signal);
      mp_S_AXI_HP0_transactor->AWLOCK(m_S_AXI_HP0_AWLOCK_converter_signal);
      mp_S_AXI_HP0_transactor->AWSIZE(S_AXI_HP0_AWSIZE);
      mp_S_AXI_HP0_transactor->ARPROT(S_AXI_HP0_ARPROT);
      mp_S_AXI_HP0_transactor->AWPROT(S_AXI_HP0_AWPROT);
      mp_S_AXI_HP0_transactor->ARADDR(S_AXI_HP0_ARADDR);
      mp_S_AXI_HP0_transactor->AWADDR(S_AXI_HP0_AWADDR);
      mp_S_AXI_HP0_transactor->ARCACHE(S_AXI_HP0_ARCACHE);
      mp_S_AXI_HP0_ARLEN_converter = new xsc::common::vector2vector_converter<4,8>("S_AXI_HP0_ARLEN_converter");
      mp_S_AXI_HP0_ARLEN_converter->vector_in(S_AXI_HP0_ARLEN);
      mp_S_AXI_HP0_ARLEN_converter->vector_out(m_S_AXI_HP0_ARLEN_converter_signal);
      mp_S_AXI_HP0_transactor->ARLEN(m_S_AXI_HP0_ARLEN_converter_signal);
      mp_S_AXI_HP0_transactor->ARQOS(S_AXI_HP0_ARQOS);
      mp_S_AXI_HP0_transactor->AWCACHE(S_AXI_HP0_AWCACHE);
      mp_S_AXI_HP0_AWLEN_converter = new xsc::common::vector2vector_converter<4,8>("S_AXI_HP0_AWLEN_converter");
      mp_S_AXI_HP0_AWLEN_converter->vector_in(S_AXI_HP0_AWLEN);
      mp_S_AXI_HP0_AWLEN_converter->vector_out(m_S_AXI_HP0_AWLEN_converter_signal);
      mp_S_AXI_HP0_transactor->AWLEN(m_S_AXI_HP0_AWLEN_converter_signal);
      mp_S_AXI_HP0_transactor->AWQOS(S_AXI_HP0_AWQOS);
      mp_S_AXI_HP0_transactor->ARID(S_AXI_HP0_ARID);
      mp_S_AXI_HP0_transactor->AWID(S_AXI_HP0_AWID);
      mp_S_AXI_HP0_transactor->WDATA(S_AXI_HP0_WDATA);
      mp_S_AXI_HP0_transactor->WSTRB(S_AXI_HP0_WSTRB);
      mp_S_AXI_HP0_transactor->CLK(S_AXI_HP0_ACLK);
      m_S_AXI_HP0_transactor_rst_signal.write(1);
      mp_S_AXI_HP0_transactor->RST(m_S_AXI_HP0_transactor_rst_signal);
  
      // S_AXI_HP0' transactor sockets
  
      mp_impl->S_AXI_HP0_rd_socket->bind(*(mp_S_AXI_HP0_transactor->rd_socket));
      mp_impl->S_AXI_HP0_wr_socket->bind(*(mp_S_AXI_HP0_transactor->wr_socket));
    }
    else
    {
    }
  
  }
  
  #endif // RIVIERA
  
  
  
  
  #ifdef VCSSYSTEMC
  system_processing_system7_0_0::system_processing_system7_0_0(const sc_core::sc_module_name& nm) : system_processing_system7_0_0_sc(nm),  S_AXI_HP0_ARREADY("S_AXI_HP0_ARREADY"), S_AXI_HP0_AWREADY("S_AXI_HP0_AWREADY"), S_AXI_HP0_BVALID("S_AXI_HP0_BVALID"), S_AXI_HP0_RLAST("S_AXI_HP0_RLAST"), S_AXI_HP0_RVALID("S_AXI_HP0_RVALID"), S_AXI_HP0_WREADY("S_AXI_HP0_WREADY"), S_AXI_HP0_BRESP("S_AXI_HP0_BRESP"), S_AXI_HP0_RRESP("S_AXI_HP0_RRESP"), S_AXI_HP0_BID("S_AXI_HP0_BID"), S_AXI_HP0_RID("S_AXI_HP0_RID"), S_AXI_HP0_RDATA("S_AXI_HP0_RDATA"), S_AXI_HP0_RCOUNT("S_AXI_HP0_RCOUNT"), S_AXI_HP0_WCOUNT("S_AXI_HP0_WCOUNT"), S_AXI_HP0_RACOUNT("S_AXI_HP0_RACOUNT"), S_AXI_HP0_WACOUNT("S_AXI_HP0_WACOUNT"), S_AXI_HP0_ACLK("S_AXI_HP0_ACLK"), S_AXI_HP0_ARVALID("S_AXI_HP0_ARVALID"), S_AXI_HP0_AWVALID("S_AXI_HP0_AWVALID"), S_AXI_HP0_BREADY("S_AXI_HP0_BREADY"), S_AXI_HP0_RDISSUECAP1_EN("S_AXI_HP0_RDISSUECAP1_EN"), S_AXI_HP0_RREADY("S_AXI_HP0_RREADY"), S_AXI_HP0_WLAST("S_AXI_HP0_WLAST"), S_AXI_HP0_WRISSUECAP1_EN("S_AXI_HP0_WRISSUECAP1_EN"), S_AXI_HP0_WVALID("S_AXI_HP0_WVALID"), S_AXI_HP0_ARBURST("S_AXI_HP0_ARBURST"), S_AXI_HP0_ARLOCK("S_AXI_HP0_ARLOCK"), S_AXI_HP0_ARSIZE("S_AXI_HP0_ARSIZE"), S_AXI_HP0_AWBURST("S_AXI_HP0_AWBURST"), S_AXI_HP0_AWLOCK("S_AXI_HP0_AWLOCK"), S_AXI_HP0_AWSIZE("S_AXI_HP0_AWSIZE"), S_AXI_HP0_ARPROT("S_AXI_HP0_ARPROT"), S_AXI_HP0_AWPROT("S_AXI_HP0_AWPROT"), S_AXI_HP0_ARADDR("S_AXI_HP0_ARADDR"), S_AXI_HP0_AWADDR("S_AXI_HP0_AWADDR"), S_AXI_HP0_ARCACHE("S_AXI_HP0_ARCACHE"), S_AXI_HP0_ARLEN("S_AXI_HP0_ARLEN"), S_AXI_HP0_ARQOS("S_AXI_HP0_ARQOS"), S_AXI_HP0_AWCACHE("S_AXI_HP0_AWCACHE"), S_AXI_HP0_AWLEN("S_AXI_HP0_AWLEN"), S_AXI_HP0_AWQOS("S_AXI_HP0_AWQOS"), S_AXI_HP0_ARID("S_AXI_HP0_ARID"), S_AXI_HP0_AWID("S_AXI_HP0_AWID"), S_AXI_HP0_WID("S_AXI_HP0_WID"), S_AXI_HP0_WDATA("S_AXI_HP0_WDATA"), S_AXI_HP0_WSTRB("S_AXI_HP0_WSTRB"), FCLK_CLK0("FCLK_CLK0"), FCLK_RESET0_N("FCLK_RESET0_N"), MIO("MIO"), DDR_CAS_n("DDR_CAS_n"), DDR_CKE("DDR_CKE"), DDR_Clk_n("DDR_Clk_n"), DDR_Clk("DDR_Clk"), DDR_CS_n("DDR_CS_n"), DDR_DRSTB("DDR_DRSTB"), DDR_ODT("DDR_ODT"), DDR_RAS_n("DDR_RAS_n"), DDR_WEB("DDR_WEB"), DDR_BankAddr("DDR_BankAddr"), DDR_Addr("DDR_Addr"), DDR_VRN("DDR_VRN"), DDR_VRP("DDR_VRP"), DDR_DM("DDR_DM"), DDR_DQ("DDR_DQ"), DDR_DQS_n("DDR_DQS_n"), DDR_DQS("DDR_DQS"), PS_SRSTB("PS_SRSTB"), PS_CLK("PS_CLK"), PS_PORB("PS_PORB")
  {
    // initialize pins
    mp_impl->S_AXI_HP0_RCOUNT(S_AXI_HP0_RCOUNT);
    mp_impl->S_AXI_HP0_WCOUNT(S_AXI_HP0_WCOUNT);
    mp_impl->S_AXI_HP0_RACOUNT(S_AXI_HP0_RACOUNT);
    mp_impl->S_AXI_HP0_WACOUNT(S_AXI_HP0_WACOUNT);
    mp_impl->S_AXI_HP0_ACLK(S_AXI_HP0_ACLK);
    mp_impl->S_AXI_HP0_RDISSUECAP1_EN(S_AXI_HP0_RDISSUECAP1_EN);
    mp_impl->S_AXI_HP0_WRISSUECAP1_EN(S_AXI_HP0_WRISSUECAP1_EN);
    mp_impl->FCLK_CLK0(FCLK_CLK0);
    mp_impl->FCLK_RESET0_N(FCLK_RESET0_N);
    mp_impl->MIO(MIO);
    mp_impl->DDR_CAS_n(DDR_CAS_n);
    mp_impl->DDR_CKE(DDR_CKE);
    mp_impl->DDR_Clk_n(DDR_Clk_n);
    mp_impl->DDR_Clk(DDR_Clk);
    mp_impl->DDR_CS_n(DDR_CS_n);
    mp_impl->DDR_DRSTB(DDR_DRSTB);
    mp_impl->DDR_ODT(DDR_ODT);
    mp_impl->DDR_RAS_n(DDR_RAS_n);
    mp_impl->DDR_WEB(DDR_WEB);
    mp_impl->DDR_BankAddr(DDR_BankAddr);
    mp_impl->DDR_Addr(DDR_Addr);
    mp_impl->DDR_VRN(DDR_VRN);
    mp_impl->DDR_VRP(DDR_VRP);
    mp_impl->DDR_DM(DDR_DM);
    mp_impl->DDR_DQ(DDR_DQ);
    mp_impl->DDR_DQS_n(DDR_DQS_n);
    mp_impl->DDR_DQS(DDR_DQS);
    mp_impl->PS_SRSTB(PS_SRSTB);
    mp_impl->PS_CLK(PS_CLK);
    mp_impl->PS_PORB(PS_PORB);
  
    // initialize transactors
    mp_S_AXI_HP0_transactor = NULL;
    mp_S_AXI_HP0_ARLOCK_converter = NULL;
    mp_S_AXI_HP0_AWLOCK_converter = NULL;
    mp_S_AXI_HP0_ARLEN_converter = NULL;
    mp_S_AXI_HP0_AWLEN_converter = NULL;
  
    // Instantiate Socket Stubs
  
    // configure S_AXI_HP0_transactor
      xsc::common_cpp::properties S_AXI_HP0_transactor_param_props;
      S_AXI_HP0_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
      S_AXI_HP0_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
      S_AXI_HP0_transactor_param_props.addLong("DATA_WIDTH", "64");
      S_AXI_HP0_transactor_param_props.addLong("FREQ_HZ", "100000000");
      S_AXI_HP0_transactor_param_props.addLong("ID_WIDTH", "6");
      S_AXI_HP0_transactor_param_props.addLong("ADDR_WIDTH", "32");
      S_AXI_HP0_transactor_param_props.addLong("AWUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("ARUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("WUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("RUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("BUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_BURST", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_LOCK", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_PROT", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_CACHE", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_QOS", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_REGION", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_WSTRB", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_BRESP", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_RRESP", "1");
      S_AXI_HP0_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "1");
      S_AXI_HP0_transactor_param_props.addLong("MAX_BURST_LENGTH", "16");
      S_AXI_HP0_transactor_param_props.addLong("NUM_READ_THREADS", "1");
      S_AXI_HP0_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
      S_AXI_HP0_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
      S_AXI_HP0_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_SIZE", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_RESET", "0");
      S_AXI_HP0_transactor_param_props.addFloat("PHASE", "0.0");
      S_AXI_HP0_transactor_param_props.addString("PROTOCOL", "AXI3");
      S_AXI_HP0_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
      S_AXI_HP0_transactor_param_props.addString("CLK_DOMAIN", "/clk_wiz_0_clk_out1");
  
      mp_S_AXI_HP0_transactor = new xtlm::xaximm_pin2xtlm_t<64,32,6,1,1,1,1,1>("S_AXI_HP0_transactor", S_AXI_HP0_transactor_param_props);
    mp_S_AXI_HP0_transactor->ARREADY(S_AXI_HP0_ARREADY);
    mp_S_AXI_HP0_transactor->AWREADY(S_AXI_HP0_AWREADY);
    mp_S_AXI_HP0_transactor->BVALID(S_AXI_HP0_BVALID);
    mp_S_AXI_HP0_transactor->RLAST(S_AXI_HP0_RLAST);
    mp_S_AXI_HP0_transactor->RVALID(S_AXI_HP0_RVALID);
    mp_S_AXI_HP0_transactor->WREADY(S_AXI_HP0_WREADY);
    mp_S_AXI_HP0_transactor->BRESP(S_AXI_HP0_BRESP);
    mp_S_AXI_HP0_transactor->RRESP(S_AXI_HP0_RRESP);
    mp_S_AXI_HP0_transactor->BID(S_AXI_HP0_BID);
    mp_S_AXI_HP0_transactor->RID(S_AXI_HP0_RID);
    mp_S_AXI_HP0_transactor->RDATA(S_AXI_HP0_RDATA);
    mp_S_AXI_HP0_transactor->ARVALID(S_AXI_HP0_ARVALID);
    mp_S_AXI_HP0_transactor->AWVALID(S_AXI_HP0_AWVALID);
    mp_S_AXI_HP0_transactor->BREADY(S_AXI_HP0_BREADY);
    mp_S_AXI_HP0_transactor->RREADY(S_AXI_HP0_RREADY);
    mp_S_AXI_HP0_transactor->WLAST(S_AXI_HP0_WLAST);
    mp_S_AXI_HP0_transactor->WVALID(S_AXI_HP0_WVALID);
    mp_S_AXI_HP0_transactor->ARBURST(S_AXI_HP0_ARBURST);
    mp_S_AXI_HP0_ARLOCK_converter = new xsc::common::vectorN2scalar_converter<2>("S_AXI_HP0_ARLOCK_converter");
    mp_S_AXI_HP0_ARLOCK_converter->vector_in(S_AXI_HP0_ARLOCK);
    mp_S_AXI_HP0_ARLOCK_converter->scalar_out(m_S_AXI_HP0_ARLOCK_converter_signal);
    mp_S_AXI_HP0_transactor->ARLOCK(m_S_AXI_HP0_ARLOCK_converter_signal);
    mp_S_AXI_HP0_transactor->ARSIZE(S_AXI_HP0_ARSIZE);
    mp_S_AXI_HP0_transactor->AWBURST(S_AXI_HP0_AWBURST);
    mp_S_AXI_HP0_AWLOCK_converter = new xsc::common::vectorN2scalar_converter<2>("S_AXI_HP0_AWLOCK_converter");
    mp_S_AXI_HP0_AWLOCK_converter->vector_in(S_AXI_HP0_AWLOCK);
    mp_S_AXI_HP0_AWLOCK_converter->scalar_out(m_S_AXI_HP0_AWLOCK_converter_signal);
    mp_S_AXI_HP0_transactor->AWLOCK(m_S_AXI_HP0_AWLOCK_converter_signal);
    mp_S_AXI_HP0_transactor->AWSIZE(S_AXI_HP0_AWSIZE);
    mp_S_AXI_HP0_transactor->ARPROT(S_AXI_HP0_ARPROT);
    mp_S_AXI_HP0_transactor->AWPROT(S_AXI_HP0_AWPROT);
    mp_S_AXI_HP0_transactor->ARADDR(S_AXI_HP0_ARADDR);
    mp_S_AXI_HP0_transactor->AWADDR(S_AXI_HP0_AWADDR);
    mp_S_AXI_HP0_transactor->ARCACHE(S_AXI_HP0_ARCACHE);
    mp_S_AXI_HP0_ARLEN_converter = new xsc::common::vector2vector_converter<4,8>("S_AXI_HP0_ARLEN_converter");
    mp_S_AXI_HP0_ARLEN_converter->vector_in(S_AXI_HP0_ARLEN);
    mp_S_AXI_HP0_ARLEN_converter->vector_out(m_S_AXI_HP0_ARLEN_converter_signal);
    mp_S_AXI_HP0_transactor->ARLEN(m_S_AXI_HP0_ARLEN_converter_signal);
    mp_S_AXI_HP0_transactor->ARQOS(S_AXI_HP0_ARQOS);
    mp_S_AXI_HP0_transactor->AWCACHE(S_AXI_HP0_AWCACHE);
    mp_S_AXI_HP0_AWLEN_converter = new xsc::common::vector2vector_converter<4,8>("S_AXI_HP0_AWLEN_converter");
    mp_S_AXI_HP0_AWLEN_converter->vector_in(S_AXI_HP0_AWLEN);
    mp_S_AXI_HP0_AWLEN_converter->vector_out(m_S_AXI_HP0_AWLEN_converter_signal);
    mp_S_AXI_HP0_transactor->AWLEN(m_S_AXI_HP0_AWLEN_converter_signal);
    mp_S_AXI_HP0_transactor->AWQOS(S_AXI_HP0_AWQOS);
    mp_S_AXI_HP0_transactor->ARID(S_AXI_HP0_ARID);
    mp_S_AXI_HP0_transactor->AWID(S_AXI_HP0_AWID);
    mp_S_AXI_HP0_transactor->WDATA(S_AXI_HP0_WDATA);
    mp_S_AXI_HP0_transactor->WSTRB(S_AXI_HP0_WSTRB);
    mp_S_AXI_HP0_transactor->CLK(S_AXI_HP0_ACLK);
    m_S_AXI_HP0_transactor_rst_signal.write(1);
    mp_S_AXI_HP0_transactor->RST(m_S_AXI_HP0_transactor_rst_signal);
  
    // initialize transactors stubs
    S_AXI_HP0_transactor_target_wr_socket_stub = nullptr;
    S_AXI_HP0_transactor_target_rd_socket_stub = nullptr;
  
  }
  
  void system_processing_system7_0_0::before_end_of_elaboration()
  {
    // configure 'S_AXI_HP0' transactor
    if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("system_processing_system7_0_0", "S_AXI_HP0_TLM_MODE") != 1)
    {
      mp_impl->S_AXI_HP0_rd_socket->bind(*(mp_S_AXI_HP0_transactor->rd_socket));
      mp_impl->S_AXI_HP0_wr_socket->bind(*(mp_S_AXI_HP0_transactor->wr_socket));
    
    }
    else
    {
      S_AXI_HP0_transactor_target_wr_socket_stub = new xtlm::xtlm_aximm_target_stub("wr_socket",0);
      S_AXI_HP0_transactor_target_wr_socket_stub->bind(*(mp_S_AXI_HP0_transactor->wr_socket));
      S_AXI_HP0_transactor_target_rd_socket_stub = new xtlm::xtlm_aximm_target_stub("rd_socket",0);
      S_AXI_HP0_transactor_target_rd_socket_stub->bind(*(mp_S_AXI_HP0_transactor->rd_socket));
      mp_S_AXI_HP0_transactor->disable_transactor();
    }
  
  }
  
  #endif // VCSSYSTEMC
  
  
  
  
  #ifdef MTI_SYSTEMC
  system_processing_system7_0_0::system_processing_system7_0_0(const sc_core::sc_module_name& nm) : system_processing_system7_0_0_sc(nm),  S_AXI_HP0_ARREADY("S_AXI_HP0_ARREADY"), S_AXI_HP0_AWREADY("S_AXI_HP0_AWREADY"), S_AXI_HP0_BVALID("S_AXI_HP0_BVALID"), S_AXI_HP0_RLAST("S_AXI_HP0_RLAST"), S_AXI_HP0_RVALID("S_AXI_HP0_RVALID"), S_AXI_HP0_WREADY("S_AXI_HP0_WREADY"), S_AXI_HP0_BRESP("S_AXI_HP0_BRESP"), S_AXI_HP0_RRESP("S_AXI_HP0_RRESP"), S_AXI_HP0_BID("S_AXI_HP0_BID"), S_AXI_HP0_RID("S_AXI_HP0_RID"), S_AXI_HP0_RDATA("S_AXI_HP0_RDATA"), S_AXI_HP0_RCOUNT("S_AXI_HP0_RCOUNT"), S_AXI_HP0_WCOUNT("S_AXI_HP0_WCOUNT"), S_AXI_HP0_RACOUNT("S_AXI_HP0_RACOUNT"), S_AXI_HP0_WACOUNT("S_AXI_HP0_WACOUNT"), S_AXI_HP0_ACLK("S_AXI_HP0_ACLK"), S_AXI_HP0_ARVALID("S_AXI_HP0_ARVALID"), S_AXI_HP0_AWVALID("S_AXI_HP0_AWVALID"), S_AXI_HP0_BREADY("S_AXI_HP0_BREADY"), S_AXI_HP0_RDISSUECAP1_EN("S_AXI_HP0_RDISSUECAP1_EN"), S_AXI_HP0_RREADY("S_AXI_HP0_RREADY"), S_AXI_HP0_WLAST("S_AXI_HP0_WLAST"), S_AXI_HP0_WRISSUECAP1_EN("S_AXI_HP0_WRISSUECAP1_EN"), S_AXI_HP0_WVALID("S_AXI_HP0_WVALID"), S_AXI_HP0_ARBURST("S_AXI_HP0_ARBURST"), S_AXI_HP0_ARLOCK("S_AXI_HP0_ARLOCK"), S_AXI_HP0_ARSIZE("S_AXI_HP0_ARSIZE"), S_AXI_HP0_AWBURST("S_AXI_HP0_AWBURST"), S_AXI_HP0_AWLOCK("S_AXI_HP0_AWLOCK"), S_AXI_HP0_AWSIZE("S_AXI_HP0_AWSIZE"), S_AXI_HP0_ARPROT("S_AXI_HP0_ARPROT"), S_AXI_HP0_AWPROT("S_AXI_HP0_AWPROT"), S_AXI_HP0_ARADDR("S_AXI_HP0_ARADDR"), S_AXI_HP0_AWADDR("S_AXI_HP0_AWADDR"), S_AXI_HP0_ARCACHE("S_AXI_HP0_ARCACHE"), S_AXI_HP0_ARLEN("S_AXI_HP0_ARLEN"), S_AXI_HP0_ARQOS("S_AXI_HP0_ARQOS"), S_AXI_HP0_AWCACHE("S_AXI_HP0_AWCACHE"), S_AXI_HP0_AWLEN("S_AXI_HP0_AWLEN"), S_AXI_HP0_AWQOS("S_AXI_HP0_AWQOS"), S_AXI_HP0_ARID("S_AXI_HP0_ARID"), S_AXI_HP0_AWID("S_AXI_HP0_AWID"), S_AXI_HP0_WID("S_AXI_HP0_WID"), S_AXI_HP0_WDATA("S_AXI_HP0_WDATA"), S_AXI_HP0_WSTRB("S_AXI_HP0_WSTRB"), FCLK_CLK0("FCLK_CLK0"), FCLK_RESET0_N("FCLK_RESET0_N"), MIO("MIO"), DDR_CAS_n("DDR_CAS_n"), DDR_CKE("DDR_CKE"), DDR_Clk_n("DDR_Clk_n"), DDR_Clk("DDR_Clk"), DDR_CS_n("DDR_CS_n"), DDR_DRSTB("DDR_DRSTB"), DDR_ODT("DDR_ODT"), DDR_RAS_n("DDR_RAS_n"), DDR_WEB("DDR_WEB"), DDR_BankAddr("DDR_BankAddr"), DDR_Addr("DDR_Addr"), DDR_VRN("DDR_VRN"), DDR_VRP("DDR_VRP"), DDR_DM("DDR_DM"), DDR_DQ("DDR_DQ"), DDR_DQS_n("DDR_DQS_n"), DDR_DQS("DDR_DQS"), PS_SRSTB("PS_SRSTB"), PS_CLK("PS_CLK"), PS_PORB("PS_PORB")
  {
    // initialize pins
    mp_impl->S_AXI_HP0_RCOUNT(S_AXI_HP0_RCOUNT);
    mp_impl->S_AXI_HP0_WCOUNT(S_AXI_HP0_WCOUNT);
    mp_impl->S_AXI_HP0_RACOUNT(S_AXI_HP0_RACOUNT);
    mp_impl->S_AXI_HP0_WACOUNT(S_AXI_HP0_WACOUNT);
    mp_impl->S_AXI_HP0_ACLK(S_AXI_HP0_ACLK);
    mp_impl->S_AXI_HP0_RDISSUECAP1_EN(S_AXI_HP0_RDISSUECAP1_EN);
    mp_impl->S_AXI_HP0_WRISSUECAP1_EN(S_AXI_HP0_WRISSUECAP1_EN);
    mp_impl->FCLK_CLK0(FCLK_CLK0);
    mp_impl->FCLK_RESET0_N(FCLK_RESET0_N);
    mp_impl->MIO(MIO);
    mp_impl->DDR_CAS_n(DDR_CAS_n);
    mp_impl->DDR_CKE(DDR_CKE);
    mp_impl->DDR_Clk_n(DDR_Clk_n);
    mp_impl->DDR_Clk(DDR_Clk);
    mp_impl->DDR_CS_n(DDR_CS_n);
    mp_impl->DDR_DRSTB(DDR_DRSTB);
    mp_impl->DDR_ODT(DDR_ODT);
    mp_impl->DDR_RAS_n(DDR_RAS_n);
    mp_impl->DDR_WEB(DDR_WEB);
    mp_impl->DDR_BankAddr(DDR_BankAddr);
    mp_impl->DDR_Addr(DDR_Addr);
    mp_impl->DDR_VRN(DDR_VRN);
    mp_impl->DDR_VRP(DDR_VRP);
    mp_impl->DDR_DM(DDR_DM);
    mp_impl->DDR_DQ(DDR_DQ);
    mp_impl->DDR_DQS_n(DDR_DQS_n);
    mp_impl->DDR_DQS(DDR_DQS);
    mp_impl->PS_SRSTB(PS_SRSTB);
    mp_impl->PS_CLK(PS_CLK);
    mp_impl->PS_PORB(PS_PORB);
  
    // initialize transactors
    mp_S_AXI_HP0_transactor = NULL;
    mp_S_AXI_HP0_ARLOCK_converter = NULL;
    mp_S_AXI_HP0_AWLOCK_converter = NULL;
    mp_S_AXI_HP0_ARLEN_converter = NULL;
    mp_S_AXI_HP0_AWLEN_converter = NULL;
  
    // Instantiate Socket Stubs
  
    // configure S_AXI_HP0_transactor
      xsc::common_cpp::properties S_AXI_HP0_transactor_param_props;
      S_AXI_HP0_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
      S_AXI_HP0_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
      S_AXI_HP0_transactor_param_props.addLong("DATA_WIDTH", "64");
      S_AXI_HP0_transactor_param_props.addLong("FREQ_HZ", "100000000");
      S_AXI_HP0_transactor_param_props.addLong("ID_WIDTH", "6");
      S_AXI_HP0_transactor_param_props.addLong("ADDR_WIDTH", "32");
      S_AXI_HP0_transactor_param_props.addLong("AWUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("ARUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("WUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("RUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("BUSER_WIDTH", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_BURST", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_LOCK", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_PROT", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_CACHE", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_QOS", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_REGION", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_WSTRB", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_BRESP", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_RRESP", "1");
      S_AXI_HP0_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "1");
      S_AXI_HP0_transactor_param_props.addLong("MAX_BURST_LENGTH", "16");
      S_AXI_HP0_transactor_param_props.addLong("NUM_READ_THREADS", "1");
      S_AXI_HP0_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
      S_AXI_HP0_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
      S_AXI_HP0_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
      S_AXI_HP0_transactor_param_props.addLong("HAS_SIZE", "1");
      S_AXI_HP0_transactor_param_props.addLong("HAS_RESET", "0");
      S_AXI_HP0_transactor_param_props.addFloat("PHASE", "0.0");
      S_AXI_HP0_transactor_param_props.addString("PROTOCOL", "AXI3");
      S_AXI_HP0_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
      S_AXI_HP0_transactor_param_props.addString("CLK_DOMAIN", "/clk_wiz_0_clk_out1");
  
      mp_S_AXI_HP0_transactor = new xtlm::xaximm_pin2xtlm_t<64,32,6,1,1,1,1,1>("S_AXI_HP0_transactor", S_AXI_HP0_transactor_param_props);
    mp_S_AXI_HP0_transactor->ARREADY(S_AXI_HP0_ARREADY);
    mp_S_AXI_HP0_transactor->AWREADY(S_AXI_HP0_AWREADY);
    mp_S_AXI_HP0_transactor->BVALID(S_AXI_HP0_BVALID);
    mp_S_AXI_HP0_transactor->RLAST(S_AXI_HP0_RLAST);
    mp_S_AXI_HP0_transactor->RVALID(S_AXI_HP0_RVALID);
    mp_S_AXI_HP0_transactor->WREADY(S_AXI_HP0_WREADY);
    mp_S_AXI_HP0_transactor->BRESP(S_AXI_HP0_BRESP);
    mp_S_AXI_HP0_transactor->RRESP(S_AXI_HP0_RRESP);
    mp_S_AXI_HP0_transactor->BID(S_AXI_HP0_BID);
    mp_S_AXI_HP0_transactor->RID(S_AXI_HP0_RID);
    mp_S_AXI_HP0_transactor->RDATA(S_AXI_HP0_RDATA);
    mp_S_AXI_HP0_transactor->ARVALID(S_AXI_HP0_ARVALID);
    mp_S_AXI_HP0_transactor->AWVALID(S_AXI_HP0_AWVALID);
    mp_S_AXI_HP0_transactor->BREADY(S_AXI_HP0_BREADY);
    mp_S_AXI_HP0_transactor->RREADY(S_AXI_HP0_RREADY);
    mp_S_AXI_HP0_transactor->WLAST(S_AXI_HP0_WLAST);
    mp_S_AXI_HP0_transactor->WVALID(S_AXI_HP0_WVALID);
    mp_S_AXI_HP0_transactor->ARBURST(S_AXI_HP0_ARBURST);
    mp_S_AXI_HP0_ARLOCK_converter = new xsc::common::vectorN2scalar_converter<2>("S_AXI_HP0_ARLOCK_converter");
    mp_S_AXI_HP0_ARLOCK_converter->vector_in(S_AXI_HP0_ARLOCK);
    mp_S_AXI_HP0_ARLOCK_converter->scalar_out(m_S_AXI_HP0_ARLOCK_converter_signal);
    mp_S_AXI_HP0_transactor->ARLOCK(m_S_AXI_HP0_ARLOCK_converter_signal);
    mp_S_AXI_HP0_transactor->ARSIZE(S_AXI_HP0_ARSIZE);
    mp_S_AXI_HP0_transactor->AWBURST(S_AXI_HP0_AWBURST);
    mp_S_AXI_HP0_AWLOCK_converter = new xsc::common::vectorN2scalar_converter<2>("S_AXI_HP0_AWLOCK_converter");
    mp_S_AXI_HP0_AWLOCK_converter->vector_in(S_AXI_HP0_AWLOCK);
    mp_S_AXI_HP0_AWLOCK_converter->scalar_out(m_S_AXI_HP0_AWLOCK_converter_signal);
    mp_S_AXI_HP0_transactor->AWLOCK(m_S_AXI_HP0_AWLOCK_converter_signal);
    mp_S_AXI_HP0_transactor->AWSIZE(S_AXI_HP0_AWSIZE);
    mp_S_AXI_HP0_transactor->ARPROT(S_AXI_HP0_ARPROT);
    mp_S_AXI_HP0_transactor->AWPROT(S_AXI_HP0_AWPROT);
    mp_S_AXI_HP0_transactor->ARADDR(S_AXI_HP0_ARADDR);
    mp_S_AXI_HP0_transactor->AWADDR(S_AXI_HP0_AWADDR);
    mp_S_AXI_HP0_transactor->ARCACHE(S_AXI_HP0_ARCACHE);
    mp_S_AXI_HP0_ARLEN_converter = new xsc::common::vector2vector_converter<4,8>("S_AXI_HP0_ARLEN_converter");
    mp_S_AXI_HP0_ARLEN_converter->vector_in(S_AXI_HP0_ARLEN);
    mp_S_AXI_HP0_ARLEN_converter->vector_out(m_S_AXI_HP0_ARLEN_converter_signal);
    mp_S_AXI_HP0_transactor->ARLEN(m_S_AXI_HP0_ARLEN_converter_signal);
    mp_S_AXI_HP0_transactor->ARQOS(S_AXI_HP0_ARQOS);
    mp_S_AXI_HP0_transactor->AWCACHE(S_AXI_HP0_AWCACHE);
    mp_S_AXI_HP0_AWLEN_converter = new xsc::common::vector2vector_converter<4,8>("S_AXI_HP0_AWLEN_converter");
    mp_S_AXI_HP0_AWLEN_converter->vector_in(S_AXI_HP0_AWLEN);
    mp_S_AXI_HP0_AWLEN_converter->vector_out(m_S_AXI_HP0_AWLEN_converter_signal);
    mp_S_AXI_HP0_transactor->AWLEN(m_S_AXI_HP0_AWLEN_converter_signal);
    mp_S_AXI_HP0_transactor->AWQOS(S_AXI_HP0_AWQOS);
    mp_S_AXI_HP0_transactor->ARID(S_AXI_HP0_ARID);
    mp_S_AXI_HP0_transactor->AWID(S_AXI_HP0_AWID);
    mp_S_AXI_HP0_transactor->WDATA(S_AXI_HP0_WDATA);
    mp_S_AXI_HP0_transactor->WSTRB(S_AXI_HP0_WSTRB);
    mp_S_AXI_HP0_transactor->CLK(S_AXI_HP0_ACLK);
    m_S_AXI_HP0_transactor_rst_signal.write(1);
    mp_S_AXI_HP0_transactor->RST(m_S_AXI_HP0_transactor_rst_signal);
  
    // initialize transactors stubs
    S_AXI_HP0_transactor_target_wr_socket_stub = nullptr;
    S_AXI_HP0_transactor_target_rd_socket_stub = nullptr;
  
  }
  
  void system_processing_system7_0_0::before_end_of_elaboration()
  {
    // configure 'S_AXI_HP0' transactor
    if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("system_processing_system7_0_0", "S_AXI_HP0_TLM_MODE") != 1)
    {
      mp_impl->S_AXI_HP0_rd_socket->bind(*(mp_S_AXI_HP0_transactor->rd_socket));
      mp_impl->S_AXI_HP0_wr_socket->bind(*(mp_S_AXI_HP0_transactor->wr_socket));
    
    }
    else
    {
      S_AXI_HP0_transactor_target_wr_socket_stub = new xtlm::xtlm_aximm_target_stub("wr_socket",0);
      S_AXI_HP0_transactor_target_wr_socket_stub->bind(*(mp_S_AXI_HP0_transactor->wr_socket));
      S_AXI_HP0_transactor_target_rd_socket_stub = new xtlm::xtlm_aximm_target_stub("rd_socket",0);
      S_AXI_HP0_transactor_target_rd_socket_stub->bind(*(mp_S_AXI_HP0_transactor->rd_socket));
      mp_S_AXI_HP0_transactor->disable_transactor();
    }
  
  }
  
  #endif // MTI_SYSTEMC
  
  
  
  
  system_processing_system7_0_0::~system_processing_system7_0_0()
  {
    delete mp_S_AXI_HP0_transactor;
    delete mp_S_AXI_HP0_ARLOCK_converter;
    delete mp_S_AXI_HP0_AWLOCK_converter;
    delete mp_S_AXI_HP0_ARLEN_converter;
    delete mp_S_AXI_HP0_AWLEN_converter;
  
  }
  
  #ifdef MTI_SYSTEMC
  SC_MODULE_EXPORT(system_processing_system7_0_0);
  #endif
  
  #ifdef XM_SYSTEMC
  XMSC_MODULE_EXPORT(system_processing_system7_0_0);
  #endif
  
  #ifdef RIVIERA
  SC_MODULE_EXPORT(system_processing_system7_0_0);
  SC_REGISTER_BV(64);
  #endif
  
  