text: /* SPDX-License-Identifier: GPL-2.0+ */
  /*
   * Register descriptions for NI DAQ-STC chip
   *
   * COMEDI - Linux Control and Measurement Device Interface
   * Copyright (C) 1998-9 David A. Schleef <ds@schleef.org>
   */
  
  /*
   * References:
   *   DAQ-STC Technical Reference Manual
   */
  
  #ifndef _COMEDI_NI_STC_H
  #define _COMEDI_NI_STC_H
  
  #include "ni_tio.h"
  #include "ni_routes.h"
  
  /*
   * Registers in the National Instruments DAQ-STC chip
   */
  
  #define NISTC_INTA_ACK_REG		2
  #define NISTC_INTA_ACK_G0_GATE		BIT(15)
  #define NISTC_INTA_ACK_G0_TC		BIT(14)
  #define NISTC_INTA_ACK_AI_ERR		BIT(13)
  #define NISTC_INTA_ACK_AI_STOP		BIT(12)
  #define NISTC_INTA_ACK_AI_START		BIT(11)
  #define NISTC_INTA_ACK_AI_START2	BIT(10)
  #define NISTC_INTA_ACK_AI_START1	BIT(9)
  #define NISTC_INTA_ACK_AI_SC_TC		BIT(8)
  #define NISTC_INTA_ACK_AI_SC_TC_ERR	BIT(7)
  #define NISTC_INTA_ACK_G0_TC_ERR	BIT(6)
  #define NISTC_INTA_ACK_G0_GATE_ERR	BIT(5)
  #define NISTC_INTA_ACK_AI_ALL		(NISTC_INTA_ACK_AI_ERR |	\
  					 NISTC_INTA_ACK_AI_STOP |	\
  					 NISTC_INTA_ACK_AI_START |	\
  					 NISTC_INTA_ACK_AI_START2 |	\
  					 NISTC_INTA_ACK_AI_START1 |	\
  					 NISTC_INTA_ACK_AI_SC_TC |	\
  					 NISTC_INTA_ACK_AI_SC_TC_ERR)
  
  #define NISTC_INTB_ACK_REG		3
  #define NISTC_INTB_ACK_G1_GATE		BIT(15)
  #define NISTC_INTB_ACK_G1_TC		BIT(14)
  #define NISTC_INTB_ACK_AO_ERR		BIT(13)
  #define NISTC_INTB_ACK_AO_STOP		BIT(12)
  #define NISTC_INTB_ACK_AO_START		BIT(11)
  #define NISTC_INTB_ACK_AO_UPDATE	BIT(10)
  #define NISTC_INTB_ACK_AO_START1	BIT(9)
  #define NISTC_INTB_ACK_AO_BC_TC		BIT(8)
  #define NISTC_INTB_ACK_AO_UC_TC		BIT(7)
  #define NISTC_INTB_ACK_AO_UI2_TC	BIT(6)
  #define NISTC_INTB_ACK_AO_UI2_TC_ERR	BIT(5)
  #define NISTC_INTB_ACK_AO_BC_TC_ERR	BIT(4)
  #define NISTC_INTB_ACK_AO_BC_TC_TRIG_ERR BIT(3)
  #define NISTC_INTB_ACK_G1_TC_ERR	BIT(2)
  #define NISTC_INTB_ACK_G1_GATE_ERR	BIT(1)
  #define NISTC_INTB_ACK_AO_ALL		(NISTC_INTB_ACK_AO_ERR |	\
  					 NISTC_INTB_ACK_AO_STOP |	\
  					 NISTC_INTB_ACK_AO_START |	\
  					 NISTC_INTB_ACK_AO_UPDATE |	\
  					 NISTC_INTB_ACK_AO_START1 |	\
  					 NISTC_INTB_ACK_AO_BC_TC |	\
  					 NISTC_INTB_ACK_AO_UC_TC |	\
  					 NISTC_INTB_ACK_AO_BC_TC_ERR |	\
  					 NISTC_INTB_ACK_AO_BC_TC_TRIG_ERR)
  
  #define NISTC_AI_CMD2_REG		4
  #define NISTC_AI_CMD2_END_ON_SC_TC	BIT(15)
  #define NISTC_AI_CMD2_END_ON_EOS	BIT(14)
  #define NISTC_AI_CMD2_START1_DISABLE	BIT(11)
  #define NISTC_AI_CMD2_SC_SAVE_TRACE	BIT(10)
  #define NISTC_AI_CMD2_SI_SW_ON_SC_TC	BIT(9)
  #define NISTC_AI_CMD2_SI_SW_ON_STOP	BIT(8)
  #define NISTC_AI_CMD2_SI_SW_ON_TC	BIT(7)
  #define NISTC_AI_CMD2_SC_SW_ON_TC	BIT(4)
  #define NISTC_AI_CMD2_STOP_PULSE	BIT(3)
  #define NISTC_AI_CMD2_START_PULSE	BIT(2)
  #define NISTC_AI_CMD2_START2_PULSE	BIT(1)
  #define NISTC_AI_CMD2_START1_PULSE	BIT(0)
  
  #define NISTC_AO_CMD2_REG		5
  #define NISTC_AO_CMD2_END_ON_BC_TC(x)	(((x) & 0x3) << 14)
  #define NISTC_AO_CMD2_START_STOP_GATE_ENA BIT(13)
  #define NISTC_AO_CMD2_UC_SAVE_TRACE	BIT(12)
  #define NISTC_AO_CMD2_BC_GATE_ENA	BIT(11)
  #define NISTC_AO_CMD2_BC_SAVE_TRACE	BIT(10)
  #define NISTC_AO_CMD2_UI_SW_ON_BC_TC	BIT(9)
  #define NISTC_AO_CMD2_UI_SW_ON_STOP	BIT(8)
  #define NISTC_AO_CMD2_UI_SW_ON_TC	BIT(7)
  #define NISTC_AO_CMD2_UC_SW_ON_BC_TC	BIT(6)
  #define NISTC_AO_CMD2_UC_SW_ON_TC	BIT(5)
  #define NISTC_AO_CMD2_BC_SW_ON_TC	BIT(4)
  #define NISTC_AO_CMD2_MUTE_B		BIT(3)
  #define NISTC_AO_CMD2_MUTE_A		BIT(2)
  #define NISTC_AO_CMD2_UPDATE2_PULSE	BIT(1)
  #define NISTC_AO_CMD2_START1_PULSE	BIT(0)
  
  #define NISTC_G0_CMD_REG		6
  #define NISTC_G1_CMD_REG		7
  
  #define NISTC_AI_CMD1_REG		8
  #define NISTC_AI_CMD1_ATRIG_RESET	BIT(14)
  #define NISTC_AI_CMD1_DISARM		BIT(13)
  #define NISTC_AI_CMD1_SI2_ARM		BIT(12)
  #define NISTC_AI_CMD1_SI2_LOAD		BIT(11)
  #define NISTC_AI_CMD1_SI_ARM		BIT(10)
  #define NISTC_AI_CMD1_SI_LOAD		BIT(9)
  #define NISTC_AI_CMD1_DIV_ARM		BIT(8)
  #define NISTC_AI_CMD1_DIV_LOAD		BIT(7)
  #define NISTC_AI_CMD1_SC_ARM		BIT(6)
  #define NISTC_AI_CMD1_SC_LOAD		BIT(5)
  #define NISTC_AI_CMD1_SCAN_IN_PROG_PULSE BIT(4)
  #define NISTC_AI_CMD1_EXTMUX_CLK_PULSE	BIT(3)
  #define NISTC_AI_CMD1_LOCALMUX_CLK_PULSE BIT(2)
  #define NISTC_AI_CMD1_SC_TC_PULSE	BIT(1)
  #define NISTC_AI_CMD1_CONVERT_PULSE	BIT(0)
  
  #define NISTC_AO_CMD1_REG		9
  #define NISTC_AO_CMD1_ATRIG_RESET	BIT(15)
  #define NISTC_AO_CMD1_START_PULSE	BIT(14)
  #define NISTC_AO_CMD1_DISARM		BIT(13)
  #define NISTC_AO_CMD1_UI2_ARM_DISARM	BIT(12)
  #define NISTC_AO_CMD1_UI2_LOAD		BIT(11)
  #define NISTC_AO_CMD1_UI_ARM		BIT(10)
  #define NISTC_AO_CMD1_UI_LOAD		BIT(9)
  #define NISTC_AO_CMD1_UC_ARM		BIT(8)
  #define NISTC_AO_CMD1_UC_LOAD		BIT(7)
  #define NISTC_AO_CMD1_BC_ARM		BIT(6)
  #define NISTC_AO_CMD1_BC_LOAD		BIT(5)
  #define NISTC_AO_CMD1_DAC1_UPDATE_MODE	BIT(4)
  #define NISTC_AO_CMD1_LDAC1_SRC_SEL	BIT(3)
  #define NISTC_AO_CMD1_DAC0_UPDATE_MODE	BIT(2)
  #define NISTC_AO_CMD1_LDAC0_SRC_SEL	BIT(1)
  #define NISTC_AO_CMD1_UPDATE_PULSE	BIT(0)
  
  #define NISTC_DIO_OUT_REG		10
  #define NISTC_DIO_OUT_SERIAL(x)	(((x) & 0xff) << 8)
  #define NISTC_DIO_OUT_SERIAL_MASK	NISTC_DIO_OUT_SERIAL(0xff)
  #define NISTC_DIO_OUT_PARALLEL(x)	((x) & 0xff)
  #define NISTC_DIO_OUT_PARALLEL_MASK	NISTC_DIO_OUT_PARALLEL(0xff)
  #define NISTC_DIO_SDIN			BIT(4)
  #define NISTC_DIO_SDOUT			BIT(0)
  
  #define NISTC_DIO_CTRL_REG		11
  #define NISTC_DIO_SDCLK			BIT(11)
  #define NISTC_DIO_CTRL_HW_SER_TIMEBASE	BIT(10)
  #define NISTC_DIO_CTRL_HW_SER_ENA	BIT(9)
  #define NISTC_DIO_CTRL_HW_SER_START	BIT(8)
  #define NISTC_DIO_CTRL_DIR(x)		((x) & 0xff)
  #define NISTC_DIO_CTRL_DIR_MASK		NISTC_DIO_CTRL_DIR(0xff)
  
  #define NISTC_AI_MODE1_REG		12
  #define NISTC_AI_MODE1_CONVERT_SRC(x)	(((x) & 0x1f) << 11)
  #define NISTC_AI_MODE1_SI_SRC(x)	(((x) & 0x1f) << 6)
  #define NISTC_AI_MODE1_CONVERT_POLARITY	BIT(5)
  #define NISTC_AI_MODE1_SI_POLARITY	BIT(4)
  #define NISTC_AI_MODE1_START_STOP	BIT(3)
  #define NISTC_AI_MODE1_RSVD		BIT(2)
  #define NISTC_AI_MODE1_CONTINUOUS	BIT(1)
  #define NISTC_AI_MODE1_TRIGGER_ONCE	BIT(0)
  
  #define NISTC_AI_MODE2_REG		13
  #define NISTC_AI_MODE2_SC_GATE_ENA	BIT(15)
  #define NISTC_AI_MODE2_START_STOP_GATE_ENA BIT(14)
  #define NISTC_AI_MODE2_PRE_TRIGGER	BIT(13)
  #define NISTC_AI_MODE2_EXTMUX_PRESENT	BIT(12)
  #define NISTC_AI_MODE2_SI2_INIT_LOAD_SRC BIT(9)
  #define NISTC_AI_MODE2_SI2_RELOAD_MODE	BIT(8)
  #define NISTC_AI_MODE2_SI_INIT_LOAD_SRC	BIT(7)
  #define NISTC_AI_MODE2_SI_RELOAD_MODE(x) (((x) & 0x7) << 4)
  #define NISTC_AI_MODE2_SI_WR_SWITCH	BIT(3)
  #define NISTC_AI_MODE2_SC_INIT_LOAD_SRC	BIT(2)
  #define NISTC_AI_MODE2_SC_RELOAD_MODE	BIT(1)
  #define NISTC_AI_MODE2_SC_WR_SWITCH	BIT(0)
  
  #define NISTC_AI_SI_LOADA_REG		14
  #define NISTC_AI_SI_LOADB_REG		16
  #define NISTC_AI_SC_LOADA_REG		18
  #define NISTC_AI_SC_LOADB_REG		20
  #define NISTC_AI_SI2_LOADA_REG		23
  #define NISTC_AI_SI2_LOADB_REG		25
  
  #define NISTC_G0_MODE_REG		26
  #define NISTC_G1_MODE_REG		27
  #define NISTC_G0_LOADA_REG		28
  #define NISTC_G0_LOADB_REG		30
  #define NISTC_G1_LOADA_REG		32
  #define NISTC_G1_LOADB_REG		34
  #define NISTC_G0_INPUT_SEL_REG		36
  #define NISTC_G1_INPUT_SEL_REG		37
  
  #define NISTC_AO_MODE1_REG		38
  #define NISTC_AO_MODE1_UPDATE_SRC(x)	(((x) & 0x1f) << 11)
  #define NISTC_AO_MODE1_UPDATE_SRC_MASK	NISTC_AO_MODE1_UPDATE_SRC(0x1f)
  #define NISTC_AO_MODE1_UI_SRC(x)	(((x) & 0x1f) << 6)
  #define NISTC_AO_MODE1_UI_SRC_MASK	NISTC_AO_MODE1_UI_SRC(0x1f)
  #define NISTC_AO_MODE1_MULTI_CHAN	BIT(5)
  #define NISTC_AO_MODE1_UPDATE_SRC_POLARITY BIT(4)
  #define NISTC_AO_MODE1_UI_SRC_POLARITY	BIT(3)
  #define NISTC_AO_MODE1_UC_SW_EVERY_TC	BIT(2)
  #define NISTC_AO_MODE1_CONTINUOUS	BIT(1)
  #define NISTC_AO_MODE1_TRIGGER_ONCE	BIT(0)
  
  #define NISTC_AO_MODE2_REG		39
  #define NISTC_AO_MODE2_FIFO_MODE(x)	(((x) & 0x3) << 14)
  #define NISTC_AO_MODE2_FIFO_MODE_MASK	NISTC_AO_MODE2_FIFO_MODE(3)
  #define NISTC_AO_MODE2_FIFO_MODE_E	NISTC_AO_MODE2_FIFO_MODE(0)
  #define NISTC_AO_MODE2_FIFO_MODE_HF	NISTC_AO_MODE2_FIFO_MODE(1)
  #define NISTC_AO_MODE2_FIFO_MODE_F	NISTC_AO_MODE2_FIFO_MODE(2)
  #define NISTC_AO_MODE2_FIFO_MODE_HF_F	NISTC_AO_MODE2_FIFO_MODE(3)
  #define NISTC_AO_MODE2_FIFO_REXMIT_ENA	BIT(13)
  #define NISTC_AO_MODE2_START1_DISABLE	BIT(12)
  #define NISTC_AO_MODE2_UC_INIT_LOAD_SRC	BIT(11)
  #define NISTC_AO_MODE2_UC_WR_SWITCH	BIT(10)
  #define NISTC_AO_MODE2_UI2_INIT_LOAD_SRC BIT(9)
  #define NISTC_AO_MODE2_UI2_RELOAD_MODE	BIT(8)
  #define NISTC_AO_MODE2_UI_INIT_LOAD_SRC	BIT(7)
  #define NISTC_AO_MODE2_UI_RELOAD_MODE(x) (((x) & 0x7) << 4)
  #define NISTC_AO_MODE2_UI_WR_SWITCH	BIT(3)
  #define NISTC_AO_MODE2_BC_INIT_LOAD_SRC	BIT(2)
  #define NISTC_AO_MODE2_BC_RELOAD_MODE	BIT(1)
  #define NISTC_AO_MODE2_BC_WR_SWITCH	BIT(0)
  
  #define NISTC_AO_UI_LOADA_REG		40
  #define NISTC_AO_UI_LOADB_REG		42
  #define NISTC_AO_BC_LOADA_REG		44
  #define NISTC_AO_BC_LOADB_REG		46
  #define NISTC_AO_UC_LOADA_REG		48
  #define NISTC_AO_UC_LOADB_REG		50
  
  #define NISTC_CLK_FOUT_REG		56
  #define NISTC_CLK_FOUT_ENA		BIT(15)
  #define NISTC_CLK_FOUT_TIMEBASE_SEL	BIT(14)
  #define NISTC_CLK_FOUT_DIO_SER_OUT_DIV2	BIT(13)
  #define NISTC_CLK_FOUT_SLOW_DIV2	BIT(12)
  #define NISTC_CLK_FOUT_SLOW_TIMEBASE	BIT(11)
  #define NISTC_CLK_FOUT_G_SRC_DIV2	BIT(10)
  #define NISTC_CLK_FOUT_TO_BOARD_DIV2	BIT(9)
  #define NISTC_CLK_FOUT_TO_BOARD		BIT(8)
  #define NISTC_CLK_FOUT_AI_OUT_DIV2	BIT(7)
  #define NISTC_CLK_FOUT_AI_SRC_DIV2	BIT(6)
  #define NISTC_CLK_FOUT_AO_OUT_DIV2	BIT(5)
  #define NISTC_CLK_FOUT_AO_SRC_DIV2	BIT(4)
  #define NISTC_CLK_FOUT_DIVIDER(x)	(((x) & 0xf) << 0)
  #define NISTC_CLK_FOUT_TO_DIVIDER(x)	(((x) >> 0) & 0xf)
  #define NISTC_CLK_FOUT_DIVIDER_MASK	NISTC_CLK_FOUT_DIVIDER(0xf)
  
  #define NISTC_IO_BIDIR_PIN_REG		57
  
  #define NISTC_RTSI_TRIG_DIR_REG		58
  #define NISTC_RTSI_TRIG_OLD_CLK_CHAN	7
  #define NISTC_RTSI_TRIG_NUM_CHAN(_m)	((_m) ? 8 : 7)
  #define NISTC_RTSI_TRIG_DIR(_c, _m)	((_m) ? BIT(8 + (_c)) : BIT(7 + (_c)))
  #define NISTC_RTSI_TRIG_DIR_SUB_SEL1	BIT(2)	/* only for M-Series */
  #define NISTC_RTSI_TRIG_DIR_SUB_SEL1_SHIFT	2	/* only for M-Series */
  #define NISTC_RTSI_TRIG_USE_CLK		BIT(1)
  #define NISTC_RTSI_TRIG_DRV_CLK		BIT(0)
  
  #define NISTC_INT_CTRL_REG		59
  #define NISTC_INT_CTRL_INTB_ENA		BIT(15)
  #define NISTC_INT_CTRL_INTB_SEL(x)	(((x) & 0x7) << 12)
  #define NISTC_INT_CTRL_INTA_ENA		BIT(11)
  #define NISTC_INT_CTRL_INTA_SEL(x)	(((x) & 0x7) << 8)
  #define NISTC_INT_CTRL_PASSTHRU0_POL	BIT(3)
  #define NISTC_INT_CTRL_PASSTHRU1_POL	BIT(2)
  #define NISTC_INT_CTRL_3PIN_INT		BIT(1)
  #define NISTC_INT_CTRL_INT_POL		BIT(0)
  
  #define NISTC_AI_OUT_CTRL_REG		60
  #define NISTC_AI_OUT_CTRL_START_SEL	BIT(10)
  #define NISTC_AI_OUT_CTRL_SCAN_IN_PROG_SEL(x)	(((x) & 0x3) << 8)
  #define NISTC_AI_OUT_CTRL_EXTMUX_CLK_SEL(x)	(((x) & 0x3) << 6)
  #define NISTC_AI_OUT_CTRL_LOCALMUX_CLK_SEL(x)	(((x) & 0x3) << 4)
  #define NISTC_AI_OUT_CTRL_SC_TC_SEL(x)		(((x) & 0x3) << 2)
  #define NISTC_AI_OUT_CTRL_CONVERT_SEL(x)	(((x) & 0x3) << 0)
  #define NISTC_AI_OUT_CTRL_CONVERT_HIGH_Z	NISTC_AI_OUT_CTRL_CONVERT_SEL(0)
  #define NISTC_AI_OUT_CTRL_CONVERT_GND		NISTC_AI_OUT_CTRL_CONVERT_SEL(1)
  #define NISTC_AI_OUT_CTRL_CONVERT_LOW		NISTC_AI_OUT_CTRL_CONVERT_SEL(2)
  #define NISTC_AI_OUT_CTRL_CONVERT_HIGH		NISTC_AI_OUT_CTRL_CONVERT_SEL(3)
  
  #define NISTC_ATRIG_ETC_REG		61
  #define NISTC_ATRIG_ETC_GPFO_1_ENA	BIT(15)
  #define NISTC_ATRIG_ETC_GPFO_0_ENA	BIT(14)
  #define NISTC_ATRIG_ETC_GPFO_0_SEL(x)	(((x) & 0x7) << 11)
  #define NISTC_ATRIG_ETC_GPFO_0_SEL_TO_SRC(x)	(((x) >> 11) & 0x7)
  #define NISTC_ATRIG_ETC_GPFO_1_SEL	BIT(7)
  #define NISTC_ATRIG_ETC_GPFO_1_SEL_TO_SRC(x)	(((x) >> 7) & 0x1)
  #define NISTC_ATRIG_ETC_DRV		BIT(4)
  #define NISTC_ATRIG_ETC_ENA		BIT(3)
  #define NISTC_ATRIG_ETC_MODE(x)		(((x) & 0x7) << 0)
  #define NISTC_GPFO_0_G_OUT		0 /* input to GPFO_0_SEL for Ctr0Out */
  #define NISTC_GPFO_1_G_OUT		0 /* input to GPFO_1_SEL for Ctr1Out */
  
  #define NISTC_AI_START_STOP_REG		62
  #define NISTC_AI_START_POLARITY		BIT(15)
  #define NISTC_AI_STOP_POLARITY		BIT(14)
  #define NISTC_AI_STOP_SYNC		BIT(13)
  #define NISTC_AI_STOP_EDGE		BIT(12)
  #define NISTC_AI_STOP_SEL(x)		(((x) & 0x1f) << 7)
  #define NISTC_AI_START_SYNC		BIT(6)
  #define NISTC_AI_START_EDGE		BIT(5)
  #define NISTC_AI_START_SEL(x)		(((x) & 0x1f) << 0)
  
  #define NISTC_AI_TRIG_SEL_REG		63
  #define NISTC_AI_TRIG_START1_POLARITY	BIT(15)
  #define NISTC_AI_TRIG_START2_POLARITY	BIT(14)
  #define NISTC_AI_TRIG_START2_SYNC	BIT(13)
  #define NISTC_AI_TRIG_START2_EDGE	BIT(12)
  #define NISTC_AI_TRIG_START2_SEL(x)	(((x) & 0x1f) << 7)
  #define NISTC_AI_TRIG_START1_SYNC	BIT(6)
  #define NISTC_AI_TRIG_START1_EDGE	BIT(5)
  #define NISTC_AI_TRIG_START1_SEL(x)	(((x) & 0x1f) << 0)
  
  #define NISTC_AI_DIV_LOADA_REG		64
  
  #define NISTC_AO_START_SEL_REG		66
  #define NISTC_AO_START_UI2_SW_GATE	BIT(15)
  #define NISTC_AO_START_UI2_EXT_GATE_POL	BIT(14)
  #define NISTC_AO_START_POLARITY		BIT(13)
  #define NISTC_AO_START_AOFREQ_ENA	BIT(12)
  #define NISTC_AO_START_UI2_EXT_GATE_SEL(x) (((x) & 0x1f) << 7)
  #define NISTC_AO_START_SYNC		BIT(6)
  #define NISTC_AO_START_EDGE		BIT(5)
  #define NISTC_AO_START_SEL(x)		(((x) & 0x1f) << 0)
  
  #define NISTC_AO_TRIG_SEL_REG		67
  #define NISTC_AO_TRIG_UI2_EXT_GATE_ENA	BIT(15)
  #define NISTC_AO_TRIG_DELAYED_START1	BIT(14)
  #define NISTC_AO_TRIG_START1_POLARITY	BIT(13)
  #define NISTC_AO_TRIG_UI2_SRC_POLARITY	BIT(12)
  #define NISTC_AO_TRIG_UI2_SRC_SEL(x)	(((x) & 0x1f) << 7)
  #define NISTC_AO_TRIG_START1_SYNC	BIT(6)
  #define NISTC_AO_TRIG_START1_EDGE	BIT(5)
  #define NISTC_AO_TRIG_START1_SEL(x)	(((x) & 0x1f) << 0)
  #define NISTC_AO_TRIG_START1_SEL_MASK	NISTC_AO_TRIG_START1_SEL(0x1f)
  
  #define NISTC_G0_AUTOINC_REG		68
  #define NISTC_G1_AUTOINC_REG		69
  
  #define NISTC_AO_MODE3_REG		70
  #define NISTC_AO_MODE3_UI2_SW_NEXT_TC		BIT(13)
  #define NISTC_AO_MODE3_UC_SW_EVERY_BC_TC	BIT(12)
  #define NISTC_AO_MODE3_TRIG_LEN			BIT(11)
  #define NISTC_AO_MODE3_STOP_ON_OVERRUN_ERR	BIT(5)
  #define NISTC_AO_MODE3_STOP_ON_BC_TC_TRIG_ERR	BIT(4)
  #define NISTC_AO_MODE3_STOP_ON_BC_TC_ERR	BIT(3)
  #define NISTC_AO_MODE3_NOT_AN_UPDATE		BIT(2)
  #define NISTC_AO_MODE3_SW_GATE			BIT(1)
  #define NISTC_AO_MODE3_LAST_GATE_DISABLE	BIT(0)	/* M-Series only */
  
  #define NISTC_RESET_REG			72
  #define NISTC_RESET_SOFTWARE		BIT(11)
  #define NISTC_RESET_AO_CFG_END		BIT(9)
  #define NISTC_RESET_AI_CFG_END		BIT(8)
  #define NISTC_RESET_AO_CFG_START	BIT(5)
  #define NISTC_RESET_AI_CFG_START	BIT(4)
  #define NISTC_RESET_G1			BIT(3)
  #define NISTC_RESET_G0			BIT(2)
  #define NISTC_RESET_AO			BIT(1)
  #define NISTC_RESET_AI			BIT(0)
  
  #define NISTC_INTA_ENA_REG		73
  #define NISTC_INTA2_ENA_REG		74
  #define NISTC_INTA_ENA_PASSTHRU0	BIT(9)
  #define NISTC_INTA_ENA_G0_GATE		BIT(8)
  #define NISTC_INTA_ENA_AI_FIFO		BIT(7)
  #define NISTC_INTA_ENA_G0_TC		BIT(6)
  #define NISTC_INTA_ENA_AI_ERR		BIT(5)
  #define NISTC_INTA_ENA_AI_STOP		BIT(4)
  #define NISTC_INTA_ENA_AI_START		BIT(3)
  #define NISTC_INTA_ENA_AI_START2	BIT(2)
  #define NISTC_INTA_ENA_AI_START1	BIT(1)
  #define NISTC_INTA_ENA_AI_SC_TC		BIT(0)
  #define NISTC_INTA_ENA_AI_MASK		(NISTC_INTA_ENA_AI_FIFO |	\
  					 NISTC_INTA_ENA_AI_ERR |	\
  					 NISTC_INTA_ENA_AI_STOP |	\
  					 NISTC_INTA_ENA_AI_START |	\
  					 NISTC_INTA_ENA_AI_START2 |	\
  					 NISTC_INTA_ENA_AI_START1 |	\
  					 NISTC_INTA_ENA_AI_SC_TC)
  
  #define NISTC_INTB_ENA_REG		75
  #define NISTC_INTB2_ENA_REG		76
  #define NISTC_INTB_ENA_PASSTHRU1	BIT(11)
  #define NISTC_INTB_ENA_G1_GATE		BIT(10)
  #define NISTC_INTB_ENA_G1_TC		BIT(9)
  #define NISTC_INTB_ENA_AO_FIFO		BIT(8)
  #define NISTC_INTB_ENA_AO_UI2_TC	BIT(7)
  #define NISTC_INTB_ENA_AO_UC_TC		BIT(6)
  #define NISTC_INTB_ENA_AO_ERR		BIT(5)
  #define NISTC_INTB_ENA_AO_STOP		BIT(4)
  #define NISTC_INTB_ENA_AO_START		BIT(3)
  #define NISTC_INTB_ENA_AO_UPDATE	BIT(2)
  #define NISTC_INTB_ENA_AO_START1	BIT(1)
  #define NISTC_INTB_ENA_AO_BC_TC		BIT(0)
  
  #define NISTC_AI_PERSONAL_REG		77
  #define NISTC_AI_PERSONAL_SHIFTIN_PW		BIT(15)
  #define NISTC_AI_PERSONAL_EOC_POLARITY		BIT(14)
  #define NISTC_AI_PERSONAL_SOC_POLARITY		BIT(13)
  #define NISTC_AI_PERSONAL_SHIFTIN_POL		BIT(12)
  #define NISTC_AI_PERSONAL_CONVERT_TIMEBASE	BIT(11)
  #define NISTC_AI_PERSONAL_CONVERT_PW		BIT(10)
  #define NISTC_AI_PERSONAL_CONVERT_ORIG_PULSE	BIT(9)
  #define NISTC_AI_PERSONAL_FIFO_FLAGS_POL	BIT(8)
  #define NISTC_AI_PERSONAL_OVERRUN_MODE		BIT(7)
  #define NISTC_AI_PERSONAL_EXTMUX_CLK_PW		BIT(6)
  #define NISTC_AI_PERSONAL_LOCALMUX_CLK_PW	BIT(5)
  #define NISTC_AI_PERSONAL_AIFREQ_POL		BIT(4)
  
  #define NISTC_AO_PERSONAL_REG		78
  #define NISTC_AO_PERSONAL_MULTI_DACS		BIT(15)	/* M-Series only */
  #define NISTC_AO_PERSONAL_NUM_DAC		BIT(14)	/* 1:single; 0:dual */
  #define NISTC_AO_PERSONAL_FAST_CPU		BIT(13)	/* M-Series reserved */
  #define NISTC_AO_PERSONAL_TMRDACWR_PW		BIT(12)
  #define NISTC_AO_PERSONAL_FIFO_FLAGS_POL	BIT(11)	/* M-Series reserved */
  #define NISTC_AO_PERSONAL_FIFO_ENA		BIT(10)
  #define NISTC_AO_PERSONAL_AOFREQ_POL		BIT(9)	/* M-Series reserved */
  #define NISTC_AO_PERSONAL_DMA_PIO_CTRL		BIT(8)	/* M-Series reserved */
  #define NISTC_AO_PERSONAL_UPDATE_ORIG_PULSE	BIT(7)
  #define NISTC_AO_PERSONAL_UPDATE_TIMEBASE	BIT(6)
  #define NISTC_AO_PERSONAL_UPDATE_PW		BIT(5)
  #define NISTC_AO_PERSONAL_BC_SRC_SEL		BIT(4)
  #define NISTC_AO_PERSONAL_INTERVAL_BUFFER_MODE	BIT(3)
  
  #define NISTC_RTSI_TRIGA_OUT_REG	79
  #define NISTC_RTSI_TRIGB_OUT_REG	80
  #define NISTC_RTSI_TRIGB_SUB_SEL1	BIT(15)	/* not for M-Series */
  #define NISTC_RTSI_TRIGB_SUB_SEL1_SHIFT	15	/* not for M-Series */
  #define NISTC_RTSI_TRIG(_c, _s)		(((_s) & 0xf) << (((_c) % 4) * 4))
  #define NISTC_RTSI_TRIG_MASK(_c)	NISTC_RTSI_TRIG((_c), 0xf)
  #define NISTC_RTSI_TRIG_TO_SRC(_c, _b)	(((_b) >> (((_c) % 4) * 4)) & 0xf)
  
  #define NISTC_RTSI_BOARD_REG		81
  
  #define NISTC_CFG_MEM_CLR_REG		82
  #define NISTC_ADC_FIFO_CLR_REG		83
  #define NISTC_DAC_FIFO_CLR_REG		84
  #define NISTC_WR_STROBE3_REG		85
  
  #define NISTC_AO_OUT_CTRL_REG		86
  #define NISTC_AO_OUT_CTRL_EXT_GATE_ENA		BIT(15)
  #define NISTC_AO_OUT_CTRL_EXT_GATE_SEL(x)	(((x) & 0x1f) << 10)
  #define NISTC_AO_OUT_CTRL_CHANS(x)		(((x) & 0xf) << 6)
  #define NISTC_AO_OUT_CTRL_UPDATE2_SEL(x)	(((x) & 0x3) << 4)
  #define NISTC_AO_OUT_CTRL_EXT_GATE_POL		BIT(3)
  #define NISTC_AO_OUT_CTRL_UPDATE2_TOGGLE	BIT(2)
  #define NISTC_AO_OUT_CTRL_UPDATE_SEL(x)		(((x) & 0x3) << 0)
  #define NISTC_AO_OUT_CTRL_UPDATE_SEL_HIGHZ	NISTC_AO_OUT_CTRL_UPDATE_SEL(0)
  #define NISTC_AO_OUT_CTRL_UPDATE_SEL_GND	NISTC_AO_OUT_CTRL_UPDATE_SEL(1)
  #define NISTC_AO_OUT_CTRL_UPDATE_SEL_LOW	NISTC_AO_OUT_CTRL_UPDATE_SEL(2)
  #define NISTC_AO_OUT_CTRL_UPDATE_SEL_HIGH	NISTC_AO_OUT_CTRL_UPDATE_SEL(3)
  
  #define NISTC_AI_MODE3_REG		87
  #define NISTC_AI_MODE3_TRIG_LEN		BIT(15)
  #define NISTC_AI_MODE3_DELAY_START	BIT(14)
  #define NISTC_AI_MODE3_SOFTWARE_GATE	BIT(13)
  #define NISTC_AI_MODE3_SI_TRIG_DELAY	BIT(12)
  #define NISTC_AI_MODE3_SI2_SRC_SEL	BIT(11)
  #define NISTC_AI_MODE3_DELAYED_START2	BIT(10)
  #define NISTC_AI_MODE3_DELAYED_START1	BIT(9)
  #define NISTC_AI_MODE3_EXT_GATE_MODE	BIT(8)
  #define NISTC_AI_MODE3_FIFO_MODE(x)	(((x) & 0x3) << 6)
  #define NISTC_AI_MODE3_FIFO_MODE_NE	NISTC_AI_MODE3_FIFO_MODE(0)
  #define NISTC_AI_MODE3_FIFO_MODE_HF	NISTC_AI_MODE3_FIFO_MODE(1)
  #define NISTC_AI_MODE3_FIFO_MODE_F	NISTC_AI_MODE3_FIFO_MODE(2)
  #define NISTC_AI_MODE3_FIFO_MODE_HF_E	NISTC_AI_MODE3_FIFO_MODE(3)
  #define NISTC_AI_MODE3_EXT_GATE_POL	BIT(5)
  #define NISTC_AI_MODE3_EXT_GATE_SEL(x)	(((x) & 0x1f) << 0)
  
  #define NISTC_AI_STATUS1_REG		2
  #define NISTC_AI_STATUS1_INTA		BIT(15)
  #define NISTC_AI_STATUS1_FIFO_F		BIT(14)
  #define NISTC_AI_STATUS1_FIFO_HF	BIT(13)
  #define NISTC_AI_STATUS1_FIFO_E		BIT(12)
  #define NISTC_AI_STATUS1_OVERRUN	BIT(11)
  #define NISTC_AI_STATUS1_OVERFLOW	BIT(10)
  #define NISTC_AI_STATUS1_SC_TC_ERR	BIT(9)
  #define NISTC_AI_STATUS1_OVER		(NISTC_AI_STATUS1_OVERRUN |	\
  					 NISTC_AI_STATUS1_OVERFLOW)
  #define NISTC_AI_STATUS1_ERR		(NISTC_AI_STATUS1_OVER |	\
  					 NISTC_AI_STATUS1_SC_TC_ERR)
  #define NISTC_AI_STATUS1_START2		BIT(8)
  #define NISTC_AI_STATUS1_START1		BIT(7)
  #define NISTC_AI_STATUS1_SC_TC		BIT(6)
  #define NISTC_AI_STATUS1_START		BIT(5)
  #define NISTC_AI_STATUS1_STOP		BIT(4)
  #define NISTC_AI_STATUS1_G0_TC		BIT(3)
  #define NISTC_AI_STATUS1_G0_GATE	BIT(2)
  #define NISTC_AI_STATUS1_FIFO_REQ	BIT(1)
  #define NISTC_AI_STATUS1_PASSTHRU0	BIT(0)
  
  #define NISTC_AO_STATUS1_REG		3
  #define NISTC_AO_STATUS1_INTB		BIT(15)
  #define NISTC_AO_STATUS1_FIFO_F		BIT(14)
  #define NISTC_AO_STATUS1_FIFO_HF	BIT(13)
  #define NISTC_AO_STATUS1_FIFO_E		BIT(12)
  #define NISTC_AO_STATUS1_BC_TC_ERR	BIT(11)
  #define NISTC_AO_STATUS1_START		BIT(10)
  #define NISTC_AO_STATUS1_OVERRUN	BIT(9)
  #define NISTC_AO_STATUS1_START1		BIT(8)
  #define NISTC_AO_STATUS1_BC_TC		BIT(7)
  #define NISTC_AO_STATUS1_UC_TC		BIT(6)
  #define NISTC_AO_STATUS1_UPDATE		BIT(5)
  #define NISTC_AO_STATUS1_UI2_TC		BIT(4)
  #define NISTC_AO_STATUS1_G1_TC		BIT(3)
  #define NISTC_AO_STATUS1_G1_GATE	BIT(2)
  #define NISTC_AO_STATUS1_FIFO_REQ	BIT(1)
  #define NISTC_AO_STATUS1_PASSTHRU1	BIT(0)
  
  #define NISTC_G01_STATUS_REG		4
  
  #define NISTC_AI_STATUS2_REG		5
  
  #define NISTC_AO_STATUS2_REG		6
  
  #define NISTC_DIO_IN_REG		7
  
  #define NISTC_G0_HW_SAVE_REG		8
  #define NISTC_G1_HW_SAVE_REG		10
  
  #define NISTC_G0_SAVE_REG		12
  #define NISTC_G1_SAVE_REG		14
  
  #define NISTC_AO_UI_SAVE_REG		16
  #define NISTC_AO_BC_SAVE_REG		18
  #define NISTC_AO_UC_SAVE_REG		20
  
  #define NISTC_STATUS1_REG		27
  #define NISTC_STATUS1_SERIO_IN_PROG	BIT(12)
  
  #define NISTC_DIO_SERIAL_IN_REG		28
  
  #define NISTC_STATUS2_REG		29
  #define NISTC_STATUS2_AO_TMRDACWRS_IN_PROGRESS	BIT(5)
  
  #define NISTC_AI_SI_SAVE_REG		64
  #define NISTC_AI_SC_SAVE_REG		66
  
  /*
   * PCI E Series Registers
   */
  #define NI_E_STC_WINDOW_ADDR_REG	0x00	/* rw16 */
  #define NI_E_STC_WINDOW_DATA_REG	0x02	/* rw16 */
  
  #define NI_E_STATUS_REG			0x01	/* r8 */
  #define NI_E_STATUS_AI_FIFO_LOWER_NE	BIT(3)
  #define NI_E_STATUS_PROMOUT		BIT(0)
  
  #define NI_E_DMA_AI_AO_SEL_REG		0x09	/* w8 */
  #define NI_E_DMA_AI_SEL(x)		(((x) & 0xf) << 0)
  #define NI_E_DMA_AI_SEL_MASK		NI_E_DMA_AI_SEL(0xf)
  #define NI_E_DMA_AO_SEL(x)		(((x) & 0xf) << 4)
  #define NI_E_DMA_AO_SEL_MASK		NI_E_DMA_AO_SEL(0xf)
  
  #define NI_E_DMA_G0_G1_SEL_REG		0x0b	/* w8 */
  #define NI_E_DMA_G0_G1_SEL(_g, _c)	(((_c) & 0xf) << ((_g) * 4))
  #define NI_E_DMA_G0_G1_SEL_MASK(_g)	NI_E_DMA_G0_G1_SEL((_g), 0xf)
  
  #define NI_E_SERIAL_CMD_REG		0x0d	/* w8 */
  #define NI_E_SERIAL_CMD_DAC_LD(x)	BIT(3 + (x))
  #define NI_E_SERIAL_CMD_EEPROM_CS	BIT(2)
  #define NI_E_SERIAL_CMD_SDATA		BIT(1)
  #define NI_E_SERIAL_CMD_SCLK		BIT(0)
  
  #define NI_E_MISC_CMD_REG		0x0f	/* w8 */
  #define NI_E_MISC_CMD_INTEXT_ATRIG(x)	(((x) & 0x1) << 7)
  #define NI_E_MISC_CMD_EXT_ATRIG		NI_E_MISC_CMD_INTEXT_ATRIG(0)
  #define NI_E_MISC_CMD_INT_ATRIG		NI_E_MISC_CMD_INTEXT_ATRIG(1)
  
  #define NI_E_AI_CFG_LO_REG		0x10	/* w16 */
  #define NI_E_AI_CFG_LO_LAST_CHAN	BIT(15)
  #define NI_E_AI_CFG_LO_GEN_TRIG		BIT(12)
  #define NI_E_AI_CFG_LO_DITHER		BIT(9)
  #define NI_E_AI_CFG_LO_UNI		BIT(8)
  #define NI_E_AI_CFG_LO_GAIN(x)		((x) << 0)
  
  #define NI_E_AI_CFG_HI_REG		0x12	/* w16 */
  #define NI_E_AI_CFG_HI_TYPE(x)		(((x) & 0x7) << 12)
  #define NI_E_AI_CFG_HI_TYPE_DIFF	NI_E_AI_CFG_HI_TYPE(1)
  #define NI_E_AI_CFG_HI_TYPE_COMMON	NI_E_AI_CFG_HI_TYPE(2)
  #define NI_E_AI_CFG_HI_TYPE_GROUND	NI_E_AI_CFG_HI_TYPE(3)
  #define NI_E_AI_CFG_HI_AC_COUPLE	BIT(11)
  #define NI_E_AI_CFG_HI_CHAN(x)		(((x) & 0x3f) << 0)
  
  #define NI_E_AO_CFG_REG			0x16	/* w16 */
  #define NI_E_AO_DACSEL(x)		((x) << 8)
  #define NI_E_AO_GROUND_REF		BIT(3)
  #define NI_E_AO_EXT_REF			BIT(2)
  #define NI_E_AO_DEGLITCH		BIT(1)
  #define NI_E_AO_CFG_BIP			BIT(0)
  
  #define NI_E_DAC_DIRECT_DATA_REG(x)	(0x18 + ((x) * 2)) /* w16 */
  
  #define NI_E_8255_BASE			0x19	/* rw8 */
  
  #define NI_E_AI_FIFO_DATA_REG		0x1c	/* r16 */
  
  #define NI_E_AO_FIFO_DATA_REG		0x1e	/* w16 */
  
  /*
   * 611x registers (these boards differ from the e-series)
   */
  #define NI611X_MAGIC_REG		0x19	/* w8 (new) */
  #define NI611X_CALIB_CHAN_SEL_REG	0x1a	/* w16 (new) */
  #define NI611X_AI_FIFO_DATA_REG		0x1c	/* r32 (incompatible) */
  #define NI611X_AI_FIFO_OFFSET_LOAD_REG	0x05	/* r8 (new) */
  #define NI611X_AO_FIFO_DATA_REG		0x14	/* w32 (incompatible) */
  #define NI611X_CAL_GAIN_SEL_REG		0x05	/* w8 (new) */
  
  #define NI611X_AO_WINDOW_ADDR_REG	0x18
  #define NI611X_AO_WINDOW_DATA_REG	0x1e
  
  /*
   * 6143 registers
   */
  #define NI6143_MAGIC_REG		0x19	/* w8 */
  #define NI6143_DMA_G0_G1_SEL_REG	0x0b	/* w8 */
  #define NI6143_PIPELINE_DELAY_REG	0x1f	/* w8 */
  #define NI6143_EOC_SET_REG		0x1d	/* w8 */
  #define NI6143_DMA_AI_SEL_REG		0x09	/* w8 */
  #define NI6143_AI_FIFO_DATA_REG		0x8c	/* r32 */
  #define NI6143_AI_FIFO_FLAG_REG		0x84	/* w32 */
  #define NI6143_AI_FIFO_CTRL_REG		0x88	/* w32 */
  #define NI6143_AI_FIFO_STATUS_REG	0x88	/* r32 */
  #define NI6143_AI_FIFO_DMA_THRESH_REG	0x90	/* w32 */
  #define NI6143_AI_FIFO_WORDS_AVAIL_REG	0x94	/* w32 */
  
  #define NI6143_CALIB_CHAN_REG		0x42	/* w16 */
  #define NI6143_CALIB_CHAN_RELAY_ON	BIT(15)
  #define NI6143_CALIB_CHAN_RELAY_OFF	BIT(14)
  #define NI6143_CALIB_CHAN(x)		(((x) & 0xf) << 0)
  #define NI6143_CALIB_CHAN_GND_GND	NI6143_CALIB_CHAN(0) /* Offset Cal */
  #define NI6143_CALIB_CHAN_2V5_GND	NI6143_CALIB_CHAN(2) /* 2.5V ref */
  #define NI6143_CALIB_CHAN_PWM_GND	NI6143_CALIB_CHAN(5) /* +-5V Self Cal */
  #define NI6143_CALIB_CHAN_2V5_PWM	NI6143_CALIB_CHAN(10) /* PWM Cal */
  #define NI6143_CALIB_CHAN_PWM_PWM	NI6143_CALIB_CHAN(13) /* CMRR */
  #define NI6143_CALIB_CHAN_GND_PWM	NI6143_CALIB_CHAN(14) /* PWM Cal */
  #define NI6143_CALIB_LO_TIME_REG	0x20	/* w16 */
  #define NI6143_CALIB_HI_TIME_REG	0x22	/* w16 */
  #define NI6143_RELAY_COUNTER_LOAD_REG	0x4c	/* w32 */
  #define NI6143_SIGNATURE_REG		0x50	/* w32 */
  #define NI6143_RELEASE_DATE_REG		0x54	/* w32 */
  #define NI6143_RELEASE_OLDEST_DATE_REG	0x58	/* w32 */
  
  /*
   * 671x, 611x windowed ao registers
   */
  #define NI671X_DAC_DIRECT_DATA_REG(x)	(0x00 + (x))	/* w16 */
  #define NI611X_AO_TIMED_REG		0x10	/* w16 */
  #define NI671X_AO_IMMEDIATE_REG		0x11	/* w16 */
  #define NI611X_AO_FIFO_OFFSET_LOAD_REG	0x13	/* w32 */
  #define NI67XX_AO_SP_UPDATES_REG	0x14	/* w16 */
  #define NI611X_AO_WAVEFORM_GEN_REG	0x15	/* w16 */
  #define NI611X_AO_MISC_REG		0x16	/* w16 */
  #define NI611X_AO_MISC_CLEAR_WG		BIT(0)
  #define NI67XX_AO_CAL_CHAN_SEL_REG	0x17	/* w16 */
  #define NI67XX_AO_CFG2_REG		0x18	/* w16 */
  #define NI67XX_CAL_CMD_REG		0x19	/* w16 */
  #define NI67XX_CAL_STATUS_REG		0x1a	/* r8 */
  #define NI67XX_CAL_STATUS_BUSY		BIT(0)
  #define NI67XX_CAL_STATUS_OSC_DETECT	BIT(1)
  #define NI67XX_CAL_STATUS_OVERRANGE	BIT(2)
  #define NI67XX_CAL_DATA_REG		0x1b	/* r16 */
  #define NI67XX_CAL_CFG_HI_REG		0x1c	/* rw16 */
  #define NI67XX_CAL_CFG_LO_REG		0x1d	/* rw16 */
  
  #define CS5529_CMD_CB			BIT(7)
  #define CS5529_CMD_SINGLE_CONV		BIT(6)
  #define CS5529_CMD_CONT_CONV		BIT(5)
  #define CS5529_CMD_READ			BIT(4)
  #define CS5529_CMD_REG(x)		(((x) & 0x7) << 1)
  #define CS5529_CMD_REG_MASK		CS5529_CMD_REG(7)
  #define CS5529_CMD_PWR_SAVE		BIT(0)
  
  #define CS5529_OFFSET_REG		CS5529_CMD_REG(0)
  #define CS5529_GAIN_REG			CS5529_CMD_REG(1)
  #define CS5529_CONV_DATA_REG		CS5529_CMD_REG(3)
  #define CS5529_SETUP_REG		CS5529_CMD_REG(4)
  
  #define CS5529_CFG_REG			CS5529_CMD_REG(2)
  #define CS5529_CFG_AOUT(x)		BIT(22 + (x))
  #define CS5529_CFG_DOUT(x)		BIT(18 + (x))
  #define CS5529_CFG_LOW_PWR_MODE		BIT(16)
  #define CS5529_CFG_WORD_RATE(x)		(((x) & 0x7) << 13)
  #define CS5529_CFG_WORD_RATE_MASK	CS5529_CFG_WORD_RATE(0x7)
  #define CS5529_CFG_WORD_RATE_2180	CS5529_CFG_WORD_RATE(0)
  #define CS5529_CFG_WORD_RATE_1092	CS5529_CFG_WORD_RATE(1)
  #define CS5529_CFG_WORD_RATE_532	CS5529_CFG_WORD_RATE(2)
  #define CS5529_CFG_WORD_RATE_388	CS5529_CFG_WORD_RATE(3)
  #define CS5529_CFG_WORD_RATE_324	CS5529_CFG_WORD_RATE(4)
  #define CS5529_CFG_WORD_RATE_17444	CS5529_CFG_WORD_RATE(5)
  #define CS5529_CFG_WORD_RATE_8724	CS5529_CFG_WORD_RATE(6)
  #define CS5529_CFG_WORD_RATE_4364	CS5529_CFG_WORD_RATE(7)
  #define CS5529_CFG_UNIPOLAR		BIT(12)
  #define CS5529_CFG_RESET		BIT(7)
  #define CS5529_CFG_RESET_VALID		BIT(6)
  #define CS5529_CFG_PORT_FLAG		BIT(5)
  #define CS5529_CFG_PWR_SAVE_SEL		BIT(4)
  #define CS5529_CFG_DONE_FLAG		BIT(3)
  #define CS5529_CFG_CALIB(x)		(((x) & 0x7) << 0)
  #define CS5529_CFG_CALIB_NONE		CS5529_CFG_CALIB(0)
  #define CS5529_CFG_CALIB_OFFSET_SELF	CS5529_CFG_CALIB(1)
  #define CS5529_CFG_CALIB_GAIN_SELF	CS5529_CFG_CALIB(2)
  #define CS5529_CFG_CALIB_BOTH_SELF	CS5529_CFG_CALIB(3)
  #define CS5529_CFG_CALIB_OFFSET_SYS	CS5529_CFG_CALIB(5)
  #define CS5529_CFG_CALIB_GAIN_SYS	CS5529_CFG_CALIB(6)
  
  /*
   * M-Series specific registers not handled by the DAQ-STC and GPCT register
   * remapping.
   */
  #define NI_M_CDIO_DMA_SEL_REG		0x007
  #define NI_M_CDIO_DMA_SEL_CDO(x)	(((x) & 0xf) << 4)
  #define NI_M_CDIO_DMA_SEL_CDO_MASK	NI_M_CDIO_DMA_SEL_CDO(0xf)
  #define NI_M_CDIO_DMA_SEL_CDI(x)	(((x) & 0xf) << 0)
  #define NI_M_CDIO_DMA_SEL_CDI_MASK	NI_M_CDIO_DMA_SEL_CDI(0xf)
  #define NI_M_SCXI_STATUS_REG		0x007
  #define NI_M_AI_AO_SEL_REG		0x009
  #define NI_M_G0_G1_SEL_REG		0x00b
  #define NI_M_MISC_CMD_REG		0x00f
  #define NI_M_SCXI_SER_DO_REG		0x011
  #define NI_M_SCXI_CTRL_REG		0x013
  #define NI_M_SCXI_OUT_ENA_REG		0x015
  #define NI_M_AI_FIFO_DATA_REG		0x01c
  #define NI_M_DIO_REG			0x024
  #define NI_M_DIO_DIR_REG		0x028
  #define NI_M_CAL_PWM_REG		0x040
  #define NI_M_CAL_PWM_HIGH_TIME(x)	(((x) & 0xffff) << 16)
  #define NI_M_CAL_PWM_LOW_TIME(x)	(((x) & 0xffff) << 0)
  #define NI_M_GEN_PWM_REG(x)		(0x044 + ((x) * 2))
  #define NI_M_AI_CFG_FIFO_DATA_REG	0x05e
  #define NI_M_AI_CFG_LAST_CHAN		BIT(14)
  #define NI_M_AI_CFG_DITHER		BIT(13)
  #define NI_M_AI_CFG_POLARITY		BIT(12)
  #define NI_M_AI_CFG_GAIN(x)		(((x) & 0x7) << 9)
  #define NI_M_AI_CFG_CHAN_TYPE(x)	(((x) & 0x7) << 6)
  #define NI_M_AI_CFG_CHAN_TYPE_MASK	NI_M_AI_CFG_CHAN_TYPE(7)
  #define NI_M_AI_CFG_CHAN_TYPE_CALIB	NI_M_AI_CFG_CHAN_TYPE(0)
  #define NI_M_AI_CFG_CHAN_TYPE_DIFF	NI_M_AI_CFG_CHAN_TYPE(1)
  #define NI_M_AI_CFG_CHAN_TYPE_COMMON	NI_M_AI_CFG_CHAN_TYPE(2)
  #define NI_M_AI_CFG_CHAN_TYPE_GROUND	NI_M_AI_CFG_CHAN_TYPE(3)
  #define NI_M_AI_CFG_CHAN_TYPE_AUX	NI_M_AI_CFG_CHAN_TYPE(5)
  #define NI_M_AI_CFG_CHAN_TYPE_GHOST	NI_M_AI_CFG_CHAN_TYPE(7)
  #define NI_M_AI_CFG_BANK_SEL(x)		((((x) & 0x40) << 4) | ((x) & 0x30))
  #define NI_M_AI_CFG_CHAN_SEL(x)		(((x) & 0xf) << 0)
  #define NI_M_INTC_ENA_REG		0x088
  #define NI_M_INTC_ENA			BIT(0)
  #define NI_M_INTC_STATUS_REG		0x088
  #define NI_M_INTC_STATUS		BIT(0)
  #define NI_M_ATRIG_CTRL_REG		0x08c
  #define NI_M_AO_SER_INT_ENA_REG		0x0a0
  #define NI_M_AO_SER_INT_ACK_REG		0x0a1
  #define NI_M_AO_SER_INT_STATUS_REG	0x0a1
  #define NI_M_AO_CALIB_REG		0x0a3
  #define NI_M_AO_FIFO_DATA_REG		0x0a4
  #define NI_M_PFI_FILTER_REG		0x0b0
  #define NI_M_PFI_FILTER_SEL(_c, _f)	(((_f) & 0x3) << ((_c) * 2))
  #define NI_M_PFI_FILTER_SEL_MASK(_c)	NI_M_PFI_FILTER_SEL((_c), 0x3)
  #define NI_M_RTSI_FILTER_REG		0x0b4
  #define NI_M_SCXI_LEGACY_COMPAT_REG	0x0bc
  #define NI_M_DAC_DIRECT_DATA_REG(x)	(0x0c0 + ((x) * 4))
  #define NI_M_AO_WAVEFORM_ORDER_REG(x)	(0x0c2 + ((x) * 4))
  #define NI_M_AO_CFG_BANK_REG(x)		(0x0c3 + ((x) * 4))
  #define NI_M_AO_CFG_BANK_BIPOLAR	BIT(7)
  #define NI_M_AO_CFG_BANK_UPDATE_TIMED	BIT(6)
  #define NI_M_AO_CFG_BANK_REF(x)		(((x) & 0x7) << 3)
  #define NI_M_AO_CFG_BANK_REF_MASK	NI_M_AO_CFG_BANK_REF(7)
  #define NI_M_AO_CFG_BANK_REF_INT_10V	NI_M_AO_CFG_BANK_REF(0)
  #define NI_M_AO_CFG_BANK_REF_INT_5V	NI_M_AO_CFG_BANK_REF(1)
  #define NI_M_AO_CFG_BANK_OFFSET(x)	(((x) & 0x7) << 0)
  #define NI_M_AO_CFG_BANK_OFFSET_MASK	NI_M_AO_CFG_BANK_OFFSET(7)
  #define NI_M_AO_CFG_BANK_OFFSET_0V	NI_M_AO_CFG_BANK_OFFSET(0)
  #define NI_M_AO_CFG_BANK_OFFSET_5V	NI_M_AO_CFG_BANK_OFFSET(1)
  #define NI_M_RTSI_SHARED_MUX_REG	0x1a2
  #define NI_M_CLK_FOUT2_REG		0x1c4
  #define NI_M_CLK_FOUT2_RTSI_10MHZ	BIT(7)
  #define NI_M_CLK_FOUT2_TIMEBASE3_PLL	BIT(6)
  #define NI_M_CLK_FOUT2_TIMEBASE1_PLL	BIT(5)
  #define NI_M_CLK_FOUT2_PLL_SRC(x)	(((x) & 0x1f) << 0)
  #define NI_M_CLK_FOUT2_PLL_SRC_MASK	NI_M_CLK_FOUT2_PLL_SRC(0x1f)
  #define NI_M_MAX_RTSI_CHAN		7
  #define NI_M_CLK_FOUT2_PLL_SRC_RTSI(x)	(((x) == NI_M_MAX_RTSI_CHAN)	\
  					 ? NI_M_CLK_FOUT2_PLL_SRC(0x1b)	\
  					 : NI_M_CLK_FOUT2_PLL_SRC(0xb + (x)))
  #define NI_M_CLK_FOUT2_PLL_SRC_STAR	NI_M_CLK_FOUT2_PLL_SRC(0x14)
  #define NI_M_CLK_FOUT2_PLL_SRC_PXI10	NI_M_CLK_FOUT2_PLL_SRC(0x1d)
  #define NI_M_PLL_CTRL_REG		0x1c6
  #define NI_M_PLL_CTRL_VCO_MODE(x)	(((x) & 0x3) << 13)
  #define NI_M_PLL_CTRL_VCO_MODE_200_325MHZ NI_M_PLL_CTRL_VCO_MODE(0)
  #define NI_M_PLL_CTRL_VCO_MODE_175_225MHZ NI_M_PLL_CTRL_VCO_MODE(1)
  #define NI_M_PLL_CTRL_VCO_MODE_100_225MHZ NI_M_PLL_CTRL_VCO_MODE(2)
  #define NI_M_PLL_CTRL_VCO_MODE_75_150MHZ  NI_M_PLL_CTRL_VCO_MODE(3)
  #define NI_M_PLL_CTRL_ENA		BIT(12)
  #define NI_M_PLL_MAX_DIVISOR		0x10
  #define NI_M_PLL_CTRL_DIVISOR(x)	(((x) & 0xf) << 8)
  #define NI_M_PLL_MAX_MULTIPLIER		0x100
  #define NI_M_PLL_CTRL_MULTIPLIER(x)	(((x) & 0xff) << 0)
  #define NI_M_PLL_STATUS_REG		0x1c8
  #define NI_M_PLL_STATUS_LOCKED		BIT(0)
  #define NI_M_PFI_OUT_SEL_REG(x)		(0x1d0 + ((x) * 2))
  #define NI_M_PFI_CHAN(_c)		(((_c) % 3) * 5)
  #define NI_M_PFI_OUT_SEL(_c, _s)	(((_s) & 0x1f) << NI_M_PFI_CHAN(_c))
  #define NI_M_PFI_OUT_SEL_MASK(_c)	(0x1f << NI_M_PFI_CHAN(_c))
  #define NI_M_PFI_OUT_SEL_TO_SRC(_c, _b)	(((_b) >> NI_M_PFI_CHAN(_c)) & 0x1f)
  #define NI_M_PFI_DI_REG			0x1dc
  #define NI_M_PFI_DO_REG			0x1de
  #define NI_M_CFG_BYPASS_FIFO_REG	0x218
  #define NI_M_CFG_BYPASS_FIFO		BIT(31)
  #define NI_M_CFG_BYPASS_AI_POLARITY	BIT(22)
  #define NI_M_CFG_BYPASS_AI_DITHER	BIT(21)
  #define NI_M_CFG_BYPASS_AI_GAIN(x)	(((x) & 0x7) << 18)
  #define NI_M_CFG_BYPASS_AO_CAL(x)	(((x) & 0xf) << 15)
  #define NI_M_CFG_BYPASS_AO_CAL_MASK	NI_M_CFG_BYPASS_AO_CAL(0xf)
  #define NI_M_CFG_BYPASS_AI_MODE_MUX(x)	(((x) & 0x3) << 13)
  #define NI_M_CFG_BYPASS_AI_MODE_MUX_MASK NI_M_CFG_BYPASS_AI_MODE_MUX(3)
  #define NI_M_CFG_BYPASS_AI_CAL_NEG(x)	(((x) & 0x7) << 10)
  #define NI_M_CFG_BYPASS_AI_CAL_NEG_MASK	NI_M_CFG_BYPASS_AI_CAL_NEG(7)
  #define NI_M_CFG_BYPASS_AI_CAL_POS(x)	(((x) & 0x7) << 7)
  #define NI_M_CFG_BYPASS_AI_CAL_POS_MASK	NI_M_CFG_BYPASS_AI_CAL_POS(7)
  #define NI_M_CFG_BYPASS_AI_CAL_MASK	(NI_M_CFG_BYPASS_AI_CAL_POS_MASK | \
  					 NI_M_CFG_BYPASS_AI_CAL_NEG_MASK | \
  					 NI_M_CFG_BYPASS_AI_MODE_MUX_MASK | \
  					 NI_M_CFG_BYPASS_AO_CAL_MASK)
  #define NI_M_CFG_BYPASS_AI_BANK(x)	(((x) & 0xf) << 3)
  #define NI_M_CFG_BYPASS_AI_BANK_MASK	NI_M_CFG_BYPASS_AI_BANK(0xf)
  #define NI_M_CFG_BYPASS_AI_CHAN(x)	(((x) & 0x7) << 0)
  #define NI_M_CFG_BYPASS_AI_CHAN_MASK	NI_M_CFG_BYPASS_AI_CHAN(7)
  #define NI_M_SCXI_DIO_ENA_REG		0x21c
  #define NI_M_CDI_FIFO_DATA_REG		0x220
  #define NI_M_CDO_FIFO_DATA_REG		0x220
  #define NI_M_CDIO_STATUS_REG		0x224
  #define NI_M_CDIO_STATUS_CDI_OVERFLOW	BIT(20)
  #define NI_M_CDIO_STATUS_CDI_OVERRUN	BIT(19)
  #define NI_M_CDIO_STATUS_CDI_ERROR	(NI_M_CDIO_STATUS_CDI_OVERFLOW | \
  					 NI_M_CDIO_STATUS_CDI_OVERRUN)
  #define NI_M_CDIO_STATUS_CDI_FIFO_REQ	BIT(18)
  #define NI_M_CDIO_STATUS_CDI_FIFO_FULL	BIT(17)
  #define NI_M_CDIO_STATUS_CDI_FIFO_EMPTY	BIT(16)
  #define NI_M_CDIO_STATUS_CDO_UNDERFLOW	BIT(4)
  #define NI_M_CDIO_STATUS_CDO_OVERRUN	BIT(3)
  #define NI_M_CDIO_STATUS_CDO_ERROR	(NI_M_CDIO_STATUS_CDO_UNDERFLOW | \
  					 NI_M_CDIO_STATUS_CDO_OVERRUN)
  #define NI_M_CDIO_STATUS_CDO_FIFO_REQ	BIT(2)
  #define NI_M_CDIO_STATUS_CDO_FIFO_FULL	BIT(1)
  #define NI_M_CDIO_STATUS_CDO_FIFO_EMPTY	BIT(0)
  #define NI_M_CDIO_CMD_REG		0x224
  #define NI_M_CDI_CMD_SW_UPDATE		BIT(20)
  #define NI_M_CDO_CMD_SW_UPDATE		BIT(19)
  #define NI_M_CDO_CMD_F_E_INT_ENA_CLR	BIT(17)
  #define NI_M_CDO_CMD_F_E_INT_ENA_SET	BIT(16)
  #define NI_M_CDI_CMD_ERR_INT_CONFIRM	BIT(15)
  #define NI_M_CDO_CMD_ERR_INT_CONFIRM	BIT(14)
  #define NI_M_CDI_CMD_F_REQ_INT_ENA_CLR	BIT(13)
  #define NI_M_CDI_CMD_F_REQ_INT_ENA_SET	BIT(12)
  #define NI_M_CDO_CMD_F_REQ_INT_ENA_CLR	BIT(11)
  #define NI_M_CDO_CMD_F_REQ_INT_ENA_SET	BIT(10)
  #define NI_M_CDI_CMD_ERR_INT_ENA_CLR	BIT(9)
  #define NI_M_CDI_CMD_ERR_INT_ENA_SET	BIT(8)
  #define NI_M_CDO_CMD_ERR_INT_ENA_CLR	BIT(7)
  #define NI_M_CDO_CMD_ERR_INT_ENA_SET	BIT(6)
  #define NI_M_CDI_CMD_RESET		BIT(5)
  #define NI_M_CDO_CMD_RESET		BIT(4)
  #define NI_M_CDI_CMD_ARM		BIT(3)
  #define NI_M_CDI_CMD_DISARM		BIT(2)
  #define NI_M_CDO_CMD_ARM		BIT(1)
  #define NI_M_CDO_CMD_DISARM		BIT(0)
  #define NI_M_CDI_MODE_REG		0x228
  #define NI_M_CDI_MODE_DATA_LANE(x)	(((x) & 0x3) << 12)
  #define NI_M_CDI_MODE_DATA_LANE_MASK	NI_M_CDI_MODE_DATA_LANE(3)
  #define NI_M_CDI_MODE_DATA_LANE_0_15	NI_M_CDI_MODE_DATA_LANE(0)
  #define NI_M_CDI_MODE_DATA_LANE_16_31	NI_M_CDI_MODE_DATA_LANE(1)
  #define NI_M_CDI_MODE_DATA_LANE_0_7	NI_M_CDI_MODE_DATA_LANE(0)
  #define NI_M_CDI_MODE_DATA_LANE_8_15	NI_M_CDI_MODE_DATA_LANE(1)
  #define NI_M_CDI_MODE_DATA_LANE_16_23	NI_M_CDI_MODE_DATA_LANE(2)
  #define NI_M_CDI_MODE_DATA_LANE_24_31	NI_M_CDI_MODE_DATA_LANE(3)
  #define NI_M_CDI_MODE_FIFO_MODE		BIT(11)
  #define NI_M_CDI_MODE_POLARITY		BIT(10)
  #define NI_M_CDI_MODE_HALT_ON_ERROR	BIT(9)
  #define NI_M_CDI_MODE_SAMPLE_SRC(x)	(((x) & 0x3f) << 0)
  #define NI_M_CDI_MODE_SAMPLE_SRC_MASK	NI_M_CDI_MODE_SAMPLE_SRC(0x3f)
  #define NI_M_CDO_MODE_REG		0x22c
  #define NI_M_CDO_MODE_DATA_LANE(x)	(((x) & 0x3) << 12)
  #define NI_M_CDO_MODE_DATA_LANE_MASK	NI_M_CDO_MODE_DATA_LANE(3)
  #define NI_M_CDO_MODE_DATA_LANE_0_15	NI_M_CDO_MODE_DATA_LANE(0)
  #define NI_M_CDO_MODE_DATA_LANE_16_31	NI_M_CDO_MODE_DATA_LANE(1)
  #define NI_M_CDO_MODE_DATA_LANE_0_7	NI_M_CDO_MODE_DATA_LANE(0)
  #define NI_M_CDO_MODE_DATA_LANE_8_15	NI_M_CDO_MODE_DATA_LANE(1)
  #define NI_M_CDO_MODE_DATA_LANE_16_23	NI_M_CDO_MODE_DATA_LANE(2)
  #define NI_M_CDO_MODE_DATA_LANE_24_31	NI_M_CDO_MODE_DATA_LANE(3)
  #define NI_M_CDO_MODE_FIFO_MODE		BIT(11)
  #define NI_M_CDO_MODE_POLARITY		BIT(10)
  #define NI_M_CDO_MODE_HALT_ON_ERROR	BIT(9)
  #define NI_M_CDO_MODE_RETRANSMIT	BIT(8)
  #define NI_M_CDO_MODE_SAMPLE_SRC(x)	(((x) & 0x3f) << 0)
  #define NI_M_CDO_MODE_SAMPLE_SRC_MASK	NI_M_CDO_MODE_SAMPLE_SRC(0x3f)
  #define NI_M_CDI_MASK_ENA_REG		0x230
  #define NI_M_CDO_MASK_ENA_REG		0x234
  #define NI_M_STATIC_AI_CTRL_REG(x)	((x) ? (0x260 + (x)) : 0x064)
  #define NI_M_AO_REF_ATTENUATION_REG(x)	(0x264 + (x))
  #define NI_M_AO_REF_ATTENUATION_X5	BIT(0)
  
  enum {
  	ai_gain_16 = 0,
  	ai_gain_8,
  	ai_gain_14,
  	ai_gain_4,
  	ai_gain_611x,
  	ai_gain_622x,
  	ai_gain_628x,
  	ai_gain_6143
  };
  
  enum caldac_enum {
  	caldac_none = 0,
  	mb88341,
  	dac8800,
  	dac8043,
  	ad8522,
  	ad8804,
  	ad8842,
  	ad8804_debug
  };
  
  enum ni_reg_type {
  	ni_reg_normal = 0x0,
  	ni_reg_611x = 0x1,
  	ni_reg_6711 = 0x2,
  	ni_reg_6713 = 0x4,
  	ni_reg_67xx_mask = 0x6,
  	ni_reg_6xxx_mask = 0x7,
  	ni_reg_622x = 0x8,
  	ni_reg_625x = 0x10,
  	ni_reg_628x = 0x18,
  	ni_reg_m_series_mask = 0x18,
  	ni_reg_6143 = 0x20
  };
  
  struct ni_board_struct {
  	const char *name;
  	int device_id;
  	int isapnp_id;
  
  	int n_adchan;
  	unsigned int ai_maxdata;
  
  	int ai_fifo_depth;
  	unsigned int alwaysdither:1;
  	int gainlkup;
  	int ai_speed;
  
  	int n_aochan;
  	unsigned int ao_maxdata;
  	int ao_fifo_depth;
  	const struct comedi_lrange *ao_range_table;
  	unsigned int ao_speed;
  
  	int reg_type;
  	unsigned int has_8255:1;
  	unsigned int has_32dio_chan:1;
  	unsigned int dio_speed; /* not for e-series */
  
  	enum caldac_enum caldac[3];
  };
  
  #define MAX_N_CALDACS			34
  #define MAX_N_AO_CHAN			8
  #define NUM_GPCT			2
  
  #define NUM_PFI_OUTPUT_SELECT_REGS	6
  #define NUM_RTSI_SHARED_MUXS		(NI_RTSI_BRD(-1) - NI_RTSI_BRD(0) + 1)
  
  #define M_SERIES_EEPROM_SIZE		1024
  
  struct ni_private {
  	unsigned short dio_output;
  	unsigned short dio_control;
  	int aimode;
  	unsigned int ai_calib_source;
  	unsigned int ai_calib_source_enabled;
  	/* protects access to windowed registers */
  	spinlock_t window_lock;
  	/* protects interrupt/dma register access */
  	spinlock_t soft_reg_copy_lock;
  	/* protects mite DMA channel request/release */
  	spinlock_t mite_channel_lock;
  
  	int changain_state;
  	unsigned int changain_spec;
  
  	unsigned int caldac_maxdata_list[MAX_N_CALDACS];
  	unsigned short caldacs[MAX_N_CALDACS];
  
  	unsigned short ai_cmd2;
  
  	unsigned short ao_conf[MAX_N_AO_CHAN];
  	unsigned short ao_mode1;
  	unsigned short ao_mode2;
  	unsigned short ao_mode3;
  	unsigned short ao_cmd1;
  	unsigned short ao_cmd2;
  
  	struct ni_gpct_device *counter_dev;
  	unsigned short an_trig_etc_reg;
  
  	unsigned int ai_offset[512];
  
  	unsigned long serial_interval_ns;
  	unsigned char serial_hw_mode;
  	unsigned short clock_and_fout;
  	unsigned short clock_and_fout2;
  
  	unsigned short int_a_enable_reg;
  	unsigned short int_b_enable_reg;
  	unsigned short io_bidirection_pin_reg;
  	unsigned short rtsi_trig_direction_reg;
  	unsigned short rtsi_trig_a_output_reg;
  	unsigned short rtsi_trig_b_output_reg;
  	unsigned short pfi_output_select_reg[NUM_PFI_OUTPUT_SELECT_REGS];
  	unsigned short ai_ao_select_reg;
  	unsigned short g0_g1_select_reg;
  	unsigned short cdio_dma_select_reg;
  
  	unsigned int clock_ns;
  	unsigned int clock_source;
  
  	unsigned short pwm_up_count;
  	unsigned short pwm_down_count;
  
  	unsigned short ai_fifo_buffer[0x2000];
  	u8 eeprom_buffer[M_SERIES_EEPROM_SIZE];
  
  	struct mite *mite;
  	struct mite_channel *ai_mite_chan;
  	struct mite_channel *ao_mite_chan;
  	struct mite_channel *cdo_mite_chan;
  	struct mite_ring *ai_mite_ring;
  	struct mite_ring *ao_mite_ring;
  	struct mite_ring *cdo_mite_ring;
  	struct mite_ring *gpct_mite_ring[NUM_GPCT];
  
  	/* ni_pcimio board type flags (based on the boardinfo reg_type) */
  	unsigned int is_m_series:1;
  	unsigned int is_6xxx:1;
  	unsigned int is_611x:1;
  	unsigned int is_6143:1;
  	unsigned int is_622x:1;
  	unsigned int is_625x:1;
  	unsigned int is_628x:1;
  	unsigned int is_67xx:1;
  	unsigned int is_6711:1;
  	unsigned int is_6713:1;
  
  	/*
  	 * Boolean value of whether device needs to be armed.
  	 *
  	 * Currently, only NI AO devices are known to be needing arming, since
  	 * the DAC registers must be preloaded before triggering.
  	 * This variable should only be set true during a command operation
  	 * (e.g ni_ao_cmd) and should then be set false by the arming
  	 * function (e.g. ni_ao_arm).
  	 *
  	 * This variable helps to ensure that multiple DMA allocations are not
  	 * possible.
  	 */
  	unsigned int ao_needs_arming:1;
  
  	/* device signal route tables */
  	struct ni_route_tables routing_tables;
  
  	/*
  	 * Number of clients (RTSI lines) for current RTSI MUX source.
  	 *
  	 * This allows resource management of RTSI board/shared mux lines by
  	 * marking the RTSI line that is using a particular MUX.  Currently,
  	 * these lines are only automatically allocated based on source of the
  	 * route requested.  Furthermore, the only way that this auto-allocation
  	 * and configuration works is via the globally-named ni signal/terminal
  	 * names.
  	 */
  	u8 rtsi_shared_mux_usage[NUM_RTSI_SHARED_MUXS];
  
  	/*
  	 * softcopy register for rtsi shared mux/board lines.
  	 * For e-series, the bit layout of this register is
  	 * (docs: mhddk/nieseries/ChipObjects/tSTC.{h,ipp},
  	 *        DAQ-STC, Jan 1999, 340934B-01):
  	 *   bits 0:2  --  NI_RTSI_BRD(0) source selection
  	 *   bits 3:5  --  NI_RTSI_BRD(1) source selection
  	 *   bits 6:8  --  NI_RTSI_BRD(2) source selection
  	 *   bits 9:11 --  NI_RTSI_BRD(3) source selection
  	 *   bit  12   --  NI_RTSI_BRD(0) direction, 0:input, 1:output
  	 *   bit  13   --  NI_RTSI_BRD(1) direction, 0:input, 1:output
  	 *   bit  14   --  NI_RTSI_BRD(2) direction, 0:input, 1:output
  	 *   bit  15   --  NI_RTSI_BRD(3) direction, 0:input, 1:output
  	 *   According to DAQ-STC:
  	 *     RTSI Board Interface--Configured as an input, each bidirectional
  	 *     RTSI_BRD pin can drive any of the seven RTSI_TRIGGER pins.
  	 *     RTSI_BRD<0..1> can also be driven by AI STOP and RTSI_BRD<2..3>
  	 *     can also be driven by the AI START and SCAN_IN_PROG signals.
  	 *     These pins provide a mechanism for additional board-level signals
  	 *     to be sent on or received from the RTSI bus.
  	 *   Couple of comments:
  	 *   - Neither the DAQ-STC nor the MHDDK is clear on what the direction
  	 *     of the RTSI_BRD pins actually means.  There does not appear to be
  	 *     any clear indication on what "output" would mean, since the point
  	 *     of the RTSI_BRD lines is to always drive one of the
  	 *     RTSI_TRIGGER<0..6> lines.
  	 *   - The DAQ-STC also indicates that the NI_RTSI_BRD lines can be
  	 *     driven by any of the RTSI_TRIGGER<0..6> lines.
  	 *     But, looking at valid device routes, as visually imported from
  	 *     NI-MAX, there appears to be only one family (so far) that has the
  	 *     ability to route a signal from one TRIGGER_LINE to another
  	 *     TRIGGER_LINE: the 653x family of DIO devices.
  	 *
  	 * For m-series, the bit layout of this register is
  	 * (docs: mhddk/nimseries/ChipObjects/tMSeries.{h,ipp}):
  	 *   bits  0:3  --  NI_RTSI_BRD(0) source selection
  	 *   bits  4:7  --  NI_RTSI_BRD(1) source selection
  	 *   bits  8:11 --  NI_RTSI_BRD(2) source selection
  	 *   bits 12:15 --  NI_RTSI_BRD(3) source selection
  	 *   Note:  The m-series does not have any option to change direction of
  	 *   NI_RTSI_BRD muxes.  Furthermore, there are no register values that
  	 *   indicate the ability to have TRIGGER_LINES driving the output of
  	 *   the NI_RTSI_BRD muxes.
  	 */
  	u16 rtsi_shared_mux_reg;
  
  	/*
  	 * Number of clients (RTSI lines) for current RGOUT0 path.
  	 * Stored in part of in RTSI_TRIG_DIR or RTSI_TRIGB registers
  	 */
  	u8 rgout0_usage;
  };
  
  static const struct comedi_lrange range_ni_E_ao_ext;
  
  #endif /* _COMEDI_NI_STC_H */
  