text: #ifndef IP_BASE_M03_REGSLICE_90_SC_H_
  #define IP_BASE_M03_REGSLICE_90_SC_H_
  
  // (c) Copyright 1995-2021 Xilinx, Inc. All rights reserved.
  // 
  // This file contains confidential and proprietary information
  // of Xilinx, Inc. and is protected under U.S. and
  // international copyright and other intellectual property
  // laws.
  // 
  // DISCLAIMER
  // This disclaimer is not a license and does not grant any
  // rights to the materials distributed herewith. Except as
  // otherwise provided in a valid license issued to you by
  // Xilinx, and to the maximum extent permitted by applicable
  // law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
  // WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
  // AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
  // BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
  // INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
  // (2) Xilinx shall not be liable (whether in contract or tort,
  // including negligence, or under any other theory of
  // liability) for any loss or damage of any kind or nature
  // related to, arising under or in connection with these
  // materials, including for any direct, or any indirect,
  // special, incidental, or consequential loss or damage
  // (including loss of data, profits, goodwill, or any type of
  // loss or damage suffered as a result of any action brought
  // by a third party) even if such damage or loss was
  // reasonably foreseeable or Xilinx had been advised of the
  // possibility of the same.
  // 
  // CRITICAL APPLICATIONS
  // Xilinx products are not designed or intended to be fail-
  // safe, or for use in any application requiring fail-safe
  // performance, such as life-support or safety devices or
  // systems, Class III medical devices, nuclear facilities,
  // applications related to the deployment of airbags, or any
  // other applications that could lead to death, personal
  // injury, or severe property or environmental damage
  // (individually and collectively, "Critical
  // Applications"). Customer assumes the sole risk and
  // liability of any use of Xilinx products in Critical
  // Applications, subject only to applicable laws and
  // regulations governing limitations on product liability.
  // 
  // THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
  // PART OF THIS FILE AT ALL TIMES.
  // 
  // DO NOT MODIFY THIS FILE.
  
  
  #ifndef XTLM
  #include "xtlm.h"
  #endif
  #ifndef SYSTEMC_INCLUDED
  #include <systemc>
  #endif
  
  #if defined(_MSC_VER)
  #define DllExport __declspec(dllexport)
  #elif defined(__GNUC__)
  #define DllExport __attribute__ ((visibility("default")))
  #else
  #define DllExport
  #endif
  
  class axi_register_slice;
  
  class DllExport base_m03_regslice_90_sc : public sc_core::sc_module
  {
  public:
  
    base_m03_regslice_90_sc(const sc_core::sc_module_name& nm);
    virtual ~base_m03_regslice_90_sc();
  
  public: // module socket-to-socket TLM interface
  
    xtlm::xtlm_aximm_initiator_socket* M_INITIATOR_rd_socket;
    xtlm::xtlm_aximm_initiator_socket* M_INITIATOR_wr_socket;
    xtlm::xtlm_aximm_target_socket* S_TARGET_rd_socket;
    xtlm::xtlm_aximm_target_socket* S_TARGET_wr_socket;
  
  protected:
  
    axi_register_slice* mp_impl;
  
  private:
  
    base_m03_regslice_90_sc(const base_m03_regslice_90_sc&);
    const base_m03_regslice_90_sc& operator=(const base_m03_regslice_90_sc&);
  
  };
  
  #endif // IP_BASE_M03_REGSLICE_90_SC_H_
  