text: // NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --function-signature --include-generated-funcs --replace-value-regex "__omp_offloading_[0-9a-z]+_[0-9a-z]+" "reduction_size[.].+[.]" "pl_cond[.].+[.|,]" --prefix-filecheck-ir-name _
  // RUN: %clang_cc1 -DCHECK -verify -fopenmp -x c++ -triple powerpc64le-unknown-unknown -fopenmp-targets=powerpc64le-ibm-linux-gnu -emit-llvm %s -o - | FileCheck -allow-deprecated-dag-overlap  %s --check-prefix=CHECK1
  // RUN: %clang_cc1 -DCHECK -fopenmp -x c++ -std=c++11 -triple powerpc64le-unknown-unknown -fopenmp-targets=powerpc64le-ibm-linux-gnu -emit-pch -o %t %s
  // RUN: %clang_cc1 -DCHECK -fopenmp -x c++ -triple powerpc64le-unknown-unknown -fopenmp-targets=powerpc64le-ibm-linux-gnu -std=c++11 -include-pch %t -verify %s -emit-llvm -o - | FileCheck -allow-deprecated-dag-overlap  %s --check-prefix=CHECK2
  // RUN: %clang_cc1 -DCHECK -verify -fopenmp -x c++ -triple i386-unknown-unknown -fopenmp-targets=i386-pc-linux-gnu -emit-llvm %s -o - | FileCheck -allow-deprecated-dag-overlap  %s --check-prefix=CHECK3
  // RUN: %clang_cc1 -DCHECK -fopenmp -x c++ -std=c++11 -triple i386-unknown-unknown -fopenmp-targets=i386-pc-linux-gnu -emit-pch -o %t %s
  // RUN: %clang_cc1 -DCHECK -fopenmp -x c++ -triple i386-unknown-unknown -fopenmp-targets=i386-pc-linux-gnu -std=c++11 -include-pch %t -verify %s -emit-llvm -o - | FileCheck -allow-deprecated-dag-overlap  %s --check-prefix=CHECK4
  
  // RUN: %clang_cc1 -DCHECK -verify -fopenmp-simd -x c++ -triple powerpc64le-unknown-unknown -fopenmp-targets=powerpc64le-ibm-linux-gnu -emit-llvm %s -o - | FileCheck -allow-deprecated-dag-overlap  %s --check-prefix=CHECK5
  // RUN: %clang_cc1 -DCHECK -fopenmp-simd -x c++ -std=c++11 -triple powerpc64le-unknown-unknown -fopenmp-targets=powerpc64le-ibm-linux-gnu -emit-pch -o %t %s
  // RUN: %clang_cc1 -DCHECK -fopenmp-simd -x c++ -triple powerpc64le-unknown-unknown -fopenmp-targets=powerpc64le-ibm-linux-gnu -std=c++11 -include-pch %t -verify %s -emit-llvm -o - | FileCheck -allow-deprecated-dag-overlap  %s --check-prefix=CHECK6
  // RUN: %clang_cc1 -DCHECK -verify -fopenmp-simd -x c++ -triple i386-unknown-unknown -fopenmp-targets=i386-pc-linux-gnu -emit-llvm %s -o - | FileCheck -allow-deprecated-dag-overlap  %s --check-prefix=CHECK7
  // RUN: %clang_cc1 -DCHECK -fopenmp-simd -x c++ -std=c++11 -triple i386-unknown-unknown -fopenmp-targets=i386-pc-linux-gnu -emit-pch -o %t %s
  // RUN: %clang_cc1 -DCHECK -fopenmp-simd -x c++ -triple i386-unknown-unknown -fopenmp-targets=i386-pc-linux-gnu -std=c++11 -include-pch %t -verify %s -emit-llvm -o - | FileCheck -allow-deprecated-dag-overlap  %s --check-prefix=CHECK8
  
  // RUN: %clang_cc1 -DLAMBDA -verify -fopenmp -x c++ -std=c++11 -triple powerpc64le-unknown-unknown -fopenmp-targets=powerpc64le-ibm-linux-gnu -emit-llvm %s -o - | FileCheck -allow-deprecated-dag-overlap  %s --check-prefix=CHECK9
  // RUN: %clang_cc1 -DLAMBDA -fopenmp -x c++ -std=c++11 -triple powerpc64le-unknown-unknown -fopenmp-targets=powerpc64le-ibm-linux-gnu -emit-pch -o %t %s
  // RUN: %clang_cc1 -DLAMBDA -fopenmp -x c++  -std=c++11 -triple powerpc64le-unknown-unknown -fopenmp-targets=powerpc64le-ibm-linux-gnu -std=c++11 -include-pch %t -verify %s -emit-llvm -o - | FileCheck -allow-deprecated-dag-overlap  %s --check-prefix=CHECK10
  
  // RUN: %clang_cc1 -DLAMBDA -verify -fopenmp-simd -x c++ -std=c++11 -triple powerpc64le-unknown-unknown -fopenmp-targets=powerpc64le-ibm-linux-gnu -emit-llvm %s -o - | FileCheck -allow-deprecated-dag-overlap  %s --check-prefix=CHECK11
  // RUN: %clang_cc1 -DLAMBDA -fopenmp-simd -x c++ -std=c++11 -triple powerpc64le-unknown-unknown -fopenmp-targets=powerpc64le-ibm-linux-gnu -emit-pch -o %t %s
  // RUN: %clang_cc1 -DLAMBDA -fopenmp-simd -x c++  -std=c++11 -triple powerpc64le-unknown-unknown -fopenmp-targets=powerpc64le-ibm-linux-gnu -std=c++11 -include-pch %t -verify %s -emit-llvm -o - | FileCheck -allow-deprecated-dag-overlap  %s --check-prefix=CHECK12
  
  // expected-no-diagnostics
  #ifndef HEADER
  #define HEADER
  
  struct St {
    int a, b;
    St() : a(0), b(0) {}
    St(const St &st) : a(st.a + st.b), b(0) {}
    ~St() {}
  };
  
  volatile int g = 1212;
  volatile int &g1 = g;
  
  template <class T>
  struct S {
    T f;
    S(T a) : f(a + g) {}
    S() : f(g) {}
    S(const S &s, St t = St()) : f(s.f + t.a) {}
    operator T() { return T(); }
    ~S() {}
  };
  
  
  template <typename T>
  T tmain() {
    S<T> test;
    T t_var = T();
    T vec[] = {1, 2};
    S<T> s_arr[] = {1, 2};
    S<T> &var = test;
  #pragma omp target teams distribute simd private(t_var, vec, s_arr, var)
    for (int i = 0; i < 2; ++i) {
      vec[i] = t_var;
      s_arr[i] = var;
    }
    return T();
  }
  
  S<float> test;
  int t_var = 333;
  int vec[] = {1, 2};
  S<float> s_arr[] = {1, 2};
  S<float> var(3);
  
  int main() {
    static int sivar;
  #ifdef LAMBDA
    [&]() {
  #pragma omp target teams distribute simd private(g, g1, sivar)
    for (int i = 0; i < 2; ++i) {
  
      // Skip global, bound tid and loop vars
      g = 1;
      g1 = 1;
      sivar = 2;
      [&]() {
        g = 2;
        g1 = 2;
        sivar = 4;
  
      }();
    }
    }();
    return 0;
  #else
  #pragma omp target teams distribute simd private(t_var, vec, s_arr, var, sivar)
    for (int i = 0; i < 2; ++i) {
      vec[i] = t_var;
      s_arr[i] = var;
      sivar += i;
    }
    return tmain<int>();
  #endif
  }
  
  
  
  // Skip global, bound tid and loop vars
  
  // private(s_arr)
  
  // private(var)
  
  
  
  
  
  // Skip global, bound tid and loop vars
  
  // private(s_arr)
  
  
  // private(var)
  
  
  #endif
  // CHECK1-LABEL: define {{[^@]+}}@__cxx_global_var_init
  // CHECK1-SAME: () #[[ATTR0:[0-9]+]] {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) @test)
  // CHECK1-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @test to i8*), i8* @__dso_handle) #[[ATTR2:[0-9]+]]
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ev
  // CHECK1-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1:[0-9]+]] comdat align 2 {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK1-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    call void @_ZN1SIfEC2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@_ZN1SIfED1Ev
  // CHECK1-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK1-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    call void @_ZN1SIfED2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ev
  // CHECK1-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK1-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK1-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK1-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP0]] to float
  // CHECK1-NEXT:    store float [[CONV]], float* [[F]], align 4
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@_ZN1SIfED2Ev
  // CHECK1-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK1-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@__cxx_global_var_init.1
  // CHECK1-SAME: () #[[ATTR0]] {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 0), float 1.000000e+00)
  // CHECK1-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 1), float 2.000000e+00)
  // CHECK1-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* @__cxx_global_array_dtor, i8* null, i8* @__dso_handle) #[[ATTR2]]
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ef
  // CHECK1-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK1-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK1-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK1-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK1-NEXT:    call void @_ZN1SIfEC2Ef(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]], float [[TMP0]])
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@__cxx_global_array_dtor
  // CHECK1-SAME: (i8* [[TMP0:%.*]]) #[[ATTR0]] {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[DOTADDR:%.*]] = alloca i8*, align 8
  // CHECK1-NEXT:    store i8* [[TMP0]], i8** [[DOTADDR]], align 8
  // CHECK1-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK1:       arraydestroy.body:
  // CHECK1-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ getelementptr inbounds ([[STRUCT_S:%.*]], %struct.S* getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), i64 2), [[ENTRY:%.*]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK1-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK1-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK1-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0)
  // CHECK1-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE1:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK1:       arraydestroy.done1:
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ef
  // CHECK1-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK1-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK1-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK1-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK1-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK1-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK1-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP1]] to float
  // CHECK1-NEXT:    [[ADD:%.*]] = fadd float [[TMP0]], [[CONV]]
  // CHECK1-NEXT:    store float [[ADD]], float* [[F]], align 4
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@__cxx_global_var_init.2
  // CHECK1-SAME: () #[[ATTR0]] {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) @var, float 3.000000e+00)
  // CHECK1-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @var to i8*), i8* @__dso_handle) #[[ATTR2]]
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@main
  // CHECK1-SAME: () #[[ATTR3:[0-9]+]] {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK1-NEXT:    call void @__kmpc_push_target_tripcount_mapper(%struct.ident_t* @[[GLOB2:[0-9]+]], i64 -1, i64 2)
  // CHECK1-NEXT:    [[TMP0:%.*]] = call i32 @__tgt_target_teams_mapper(%struct.ident_t* @[[GLOB2]], i64 -1, i8* @.{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}_main_l91.region_id, i32 0, i8** null, i8** null, i64* null, i64* null, i8** null, i8** null, i32 0, i32 1)
  // CHECK1-NEXT:    [[TMP1:%.*]] = icmp ne i32 [[TMP0]], 0
  // CHECK1-NEXT:    br i1 [[TMP1]], label [[OMP_OFFLOAD_FAILED:%.*]], label [[OMP_OFFLOAD_CONT:%.*]]
  // CHECK1:       omp_offload.failed:
  // CHECK1-NEXT:    call void @{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}_main_l91() #[[ATTR2]]
  // CHECK1-NEXT:    br label [[OMP_OFFLOAD_CONT]]
  // CHECK1:       omp_offload.cont:
  // CHECK1-NEXT:    [[CALL:%.*]] = call signext i32 @_Z5tmainIiET_v()
  // CHECK1-NEXT:    ret i32 [[CALL]]
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}_main_l91
  // CHECK1-SAME: () #[[ATTR4:[0-9]+]] {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    call void (%struct.ident_t*, i32, void (i32*, i32*, ...)*, ...) @__kmpc_fork_teams(%struct.ident_t* @[[GLOB2]], i32 0, void (i32*, i32*, ...)* bitcast (void (i32*, i32*)* @.omp_outlined. to void (i32*, i32*, ...)*))
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@.omp_outlined.
  // CHECK1-SAME: (i32* noalias [[DOTGLOBAL_TID_:%.*]], i32* noalias [[DOTBOUND_TID_:%.*]]) #[[ATTR4]] {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[DOTGLOBAL_TID__ADDR:%.*]] = alloca i32*, align 8
  // CHECK1-NEXT:    [[DOTBOUND_TID__ADDR:%.*]] = alloca i32*, align 8
  // CHECK1-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK1-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S], align 4
  // CHECK1-NEXT:    [[VAR:%.*]] = alloca [[STRUCT_S:%.*]], align 4
  // CHECK1-NEXT:    [[SIVAR:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    store i32* [[DOTGLOBAL_TID_]], i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK1-NEXT:    store i32* [[DOTBOUND_TID_]], i32** [[DOTBOUND_TID__ADDR]], align 8
  // CHECK1-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK1-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK1-NEXT:    store i32 1, i32* [[DOTOMP_STRIDE]], align 4
  // CHECK1-NEXT:    store i32 0, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK1-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK1-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN]], i64 2
  // CHECK1-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK1:       arrayctor.loop:
  // CHECK1-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK1-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK1-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYCTOR_CUR]], i64 1
  // CHECK1-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK1-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK1:       arrayctor.cont:
  // CHECK1-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]])
  // CHECK1-NEXT:    [[TMP0:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK1-NEXT:    [[TMP1:%.*]] = load i32, i32* [[TMP0]], align 4
  // CHECK1-NEXT:    call void @__kmpc_for_static_init_4(%struct.ident_t* @[[GLOB1:[0-9]+]], i32 [[TMP1]], i32 92, i32* [[DOTOMP_IS_LAST]], i32* [[DOTOMP_LB]], i32* [[DOTOMP_UB]], i32* [[DOTOMP_STRIDE]], i32 1, i32 1)
  // CHECK1-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK1-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP2]], 1
  // CHECK1-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
  // CHECK1:       cond.true:
  // CHECK1-NEXT:    br label [[COND_END:%.*]]
  // CHECK1:       cond.false:
  // CHECK1-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK1-NEXT:    br label [[COND_END]]
  // CHECK1:       cond.end:
  // CHECK1-NEXT:    [[COND:%.*]] = phi i32 [ 1, [[COND_TRUE]] ], [ [[TMP3]], [[COND_FALSE]] ]
  // CHECK1-NEXT:    store i32 [[COND]], i32* [[DOTOMP_UB]], align 4
  // CHECK1-NEXT:    [[TMP4:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK1-NEXT:    store i32 [[TMP4]], i32* [[DOTOMP_IV]], align 4
  // CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK1:       omp.inner.for.cond:
  // CHECK1-NEXT:    [[TMP5:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK1-NEXT:    [[TMP6:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK1-NEXT:    [[CMP1:%.*]] = icmp sle i32 [[TMP5]], [[TMP6]]
  // CHECK1-NEXT:    br i1 [[CMP1]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK1:       omp.inner.for.cond.cleanup:
  // CHECK1-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK1:       omp.inner.for.body:
  // CHECK1-NEXT:    [[TMP7:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK1-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP7]], 1
  // CHECK1-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK1-NEXT:    store i32 [[ADD]], i32* [[I]], align 4
  // CHECK1-NEXT:    [[TMP8:%.*]] = load i32, i32* [[T_VAR]], align 4
  // CHECK1-NEXT:    [[TMP9:%.*]] = load i32, i32* [[I]], align 4
  // CHECK1-NEXT:    [[IDXPROM:%.*]] = sext i32 [[TMP9]] to i64
  // CHECK1-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC]], i64 0, i64 [[IDXPROM]]
  // CHECK1-NEXT:    store i32 [[TMP8]], i32* [[ARRAYIDX]], align 4
  // CHECK1-NEXT:    [[TMP10:%.*]] = load i32, i32* [[I]], align 4
  // CHECK1-NEXT:    [[IDXPROM2:%.*]] = sext i32 [[TMP10]] to i64
  // CHECK1-NEXT:    [[ARRAYIDX3:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i64 0, i64 [[IDXPROM2]]
  // CHECK1-NEXT:    [[TMP11:%.*]] = bitcast %struct.S* [[ARRAYIDX3]] to i8*
  // CHECK1-NEXT:    [[TMP12:%.*]] = bitcast %struct.S* [[VAR]] to i8*
  // CHECK1-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP11]], i8* align 4 [[TMP12]], i64 4, i1 false)
  // CHECK1-NEXT:    [[TMP13:%.*]] = load i32, i32* [[I]], align 4
  // CHECK1-NEXT:    [[TMP14:%.*]] = load i32, i32* [[SIVAR]], align 4
  // CHECK1-NEXT:    [[ADD4:%.*]] = add nsw i32 [[TMP14]], [[TMP13]]
  // CHECK1-NEXT:    store i32 [[ADD4]], i32* [[SIVAR]], align 4
  // CHECK1-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK1:       omp.body.continue:
  // CHECK1-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK1:       omp.inner.for.inc:
  // CHECK1-NEXT:    [[TMP15:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK1-NEXT:    [[ADD5:%.*]] = add nsw i32 [[TMP15]], 1
  // CHECK1-NEXT:    store i32 [[ADD5]], i32* [[DOTOMP_IV]], align 4
  // CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP4:![0-9]+]]
  // CHECK1:       omp.inner.for.end:
  // CHECK1-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
  // CHECK1:       omp.loop.exit:
  // CHECK1-NEXT:    [[TMP16:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK1-NEXT:    [[TMP17:%.*]] = load i32, i32* [[TMP16]], align 4
  // CHECK1-NEXT:    call void @__kmpc_for_static_fini(%struct.ident_t* @[[GLOB1]], i32 [[TMP17]])
  // CHECK1-NEXT:    [[TMP18:%.*]] = load i32, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK1-NEXT:    [[TMP19:%.*]] = icmp ne i32 [[TMP18]], 0
  // CHECK1-NEXT:    br i1 [[TMP19]], label [[DOTOMP_FINAL_THEN:%.*]], label [[DOTOMP_FINAL_DONE:%.*]]
  // CHECK1:       .omp.final.then:
  // CHECK1-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK1-NEXT:    br label [[DOTOMP_FINAL_DONE]]
  // CHECK1:       .omp.final.done:
  // CHECK1-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]]) #[[ATTR2]]
  // CHECK1-NEXT:    [[ARRAY_BEGIN6:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK1-NEXT:    [[TMP20:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN6]], i64 2
  // CHECK1-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK1:       arraydestroy.body:
  // CHECK1-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ [[TMP20]], [[DOTOMP_FINAL_DONE]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK1-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK1-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK1-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN6]]
  // CHECK1-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE7:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK1:       arraydestroy.done7:
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@_Z5tmainIiET_v
  // CHECK1-SAME: () #[[ATTR6:[0-9]+]] comdat {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[TEST:%.*]] = alloca [[STRUCT_S_0:%.*]], align 4
  // CHECK1-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK1-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK1-NEXT:    [[VAR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK1-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[_TMP1:%.*]] = alloca %struct.S.0*, align 8
  // CHECK1-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]])
  // CHECK1-NEXT:    store i32 0, i32* [[T_VAR]], align 4
  // CHECK1-NEXT:    [[TMP0:%.*]] = bitcast [2 x i32]* [[VEC]] to i8*
  // CHECK1-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP0]], i8* align 4 bitcast ([2 x i32]* @__const._Z5tmainIiET_v.vec to i8*), i64 8, i1 false)
  // CHECK1-NEXT:    [[ARRAYINIT_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i64 0, i64 0
  // CHECK1-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_BEGIN]], i32 signext 1)
  // CHECK1-NEXT:    [[ARRAYINIT_ELEMENT:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYINIT_BEGIN]], i64 1
  // CHECK1-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_ELEMENT]], i32 signext 2)
  // CHECK1-NEXT:    store %struct.S.0* [[TEST]], %struct.S.0** [[VAR]], align 8
  // CHECK1-NEXT:    store %struct.S.0* undef, %struct.S.0** [[_TMP1]], align 8
  // CHECK1-NEXT:    call void @__kmpc_push_target_tripcount_mapper(%struct.ident_t* @[[GLOB2]], i64 -1, i64 2)
  // CHECK1-NEXT:    [[TMP1:%.*]] = call i32 @__tgt_target_teams_mapper(%struct.ident_t* @[[GLOB2]], i64 -1, i8* @.{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z5tmainIiET_v_l56.region_id, i32 0, i8** null, i8** null, i64* null, i64* null, i8** null, i8** null, i32 0, i32 1)
  // CHECK1-NEXT:    [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
  // CHECK1-NEXT:    br i1 [[TMP2]], label [[OMP_OFFLOAD_FAILED:%.*]], label [[OMP_OFFLOAD_CONT:%.*]]
  // CHECK1:       omp_offload.failed:
  // CHECK1-NEXT:    call void @{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z5tmainIiET_v_l56() #[[ATTR2]]
  // CHECK1-NEXT:    br label [[OMP_OFFLOAD_CONT]]
  // CHECK1:       omp_offload.cont:
  // CHECK1-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK1-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK1-NEXT:    [[TMP3:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN]], i64 2
  // CHECK1-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK1:       arraydestroy.body:
  // CHECK1-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S.0* [ [[TMP3]], [[OMP_OFFLOAD_CONT]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK1-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK1-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK1-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN]]
  // CHECK1-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE2:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK1:       arraydestroy.done2:
  // CHECK1-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]]) #[[ATTR2]]
  // CHECK1-NEXT:    [[TMP4:%.*]] = load i32, i32* [[RETVAL]], align 4
  // CHECK1-NEXT:    ret i32 [[TMP4]]
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ev
  // CHECK1-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK1-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    call void @_ZN1SIiEC2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ei
  // CHECK1-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 signext [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK1-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK1-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK1-NEXT:    call void @_ZN1SIiEC2Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]], i32 signext [[TMP0]])
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z5tmainIiET_v_l56
  // CHECK1-SAME: () #[[ATTR4]] {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    call void (%struct.ident_t*, i32, void (i32*, i32*, ...)*, ...) @__kmpc_fork_teams(%struct.ident_t* @[[GLOB2]], i32 0, void (i32*, i32*, ...)* bitcast (void (i32*, i32*)* @.omp_outlined..3 to void (i32*, i32*, ...)*))
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@.omp_outlined..3
  // CHECK1-SAME: (i32* noalias [[DOTGLOBAL_TID_:%.*]], i32* noalias [[DOTBOUND_TID_:%.*]]) #[[ATTR4]] {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[DOTGLOBAL_TID__ADDR:%.*]] = alloca i32*, align 8
  // CHECK1-NEXT:    [[DOTBOUND_TID__ADDR:%.*]] = alloca i32*, align 8
  // CHECK1-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[_TMP1:%.*]] = alloca %struct.S.0*, align 8
  // CHECK1-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK1-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK1-NEXT:    [[VAR:%.*]] = alloca [[STRUCT_S_0:%.*]], align 4
  // CHECK1-NEXT:    [[_TMP2:%.*]] = alloca %struct.S.0*, align 8
  // CHECK1-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    store i32* [[DOTGLOBAL_TID_]], i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK1-NEXT:    store i32* [[DOTBOUND_TID_]], i32** [[DOTBOUND_TID__ADDR]], align 8
  // CHECK1-NEXT:    store %struct.S.0* undef, %struct.S.0** [[_TMP1]], align 8
  // CHECK1-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK1-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK1-NEXT:    store i32 1, i32* [[DOTOMP_STRIDE]], align 4
  // CHECK1-NEXT:    store i32 0, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK1-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK1-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN]], i64 2
  // CHECK1-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK1:       arrayctor.loop:
  // CHECK1-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S.0* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK1-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK1-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYCTOR_CUR]], i64 1
  // CHECK1-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK1-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK1:       arrayctor.cont:
  // CHECK1-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR]])
  // CHECK1-NEXT:    store %struct.S.0* [[VAR]], %struct.S.0** [[_TMP2]], align 8
  // CHECK1-NEXT:    [[TMP0:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK1-NEXT:    [[TMP1:%.*]] = load i32, i32* [[TMP0]], align 4
  // CHECK1-NEXT:    call void @__kmpc_for_static_init_4(%struct.ident_t* @[[GLOB1]], i32 [[TMP1]], i32 92, i32* [[DOTOMP_IS_LAST]], i32* [[DOTOMP_LB]], i32* [[DOTOMP_UB]], i32* [[DOTOMP_STRIDE]], i32 1, i32 1)
  // CHECK1-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK1-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP2]], 1
  // CHECK1-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
  // CHECK1:       cond.true:
  // CHECK1-NEXT:    br label [[COND_END:%.*]]
  // CHECK1:       cond.false:
  // CHECK1-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK1-NEXT:    br label [[COND_END]]
  // CHECK1:       cond.end:
  // CHECK1-NEXT:    [[COND:%.*]] = phi i32 [ 1, [[COND_TRUE]] ], [ [[TMP3]], [[COND_FALSE]] ]
  // CHECK1-NEXT:    store i32 [[COND]], i32* [[DOTOMP_UB]], align 4
  // CHECK1-NEXT:    [[TMP4:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK1-NEXT:    store i32 [[TMP4]], i32* [[DOTOMP_IV]], align 4
  // CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK1:       omp.inner.for.cond:
  // CHECK1-NEXT:    [[TMP5:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK1-NEXT:    [[TMP6:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK1-NEXT:    [[CMP3:%.*]] = icmp sle i32 [[TMP5]], [[TMP6]]
  // CHECK1-NEXT:    br i1 [[CMP3]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK1:       omp.inner.for.cond.cleanup:
  // CHECK1-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK1:       omp.inner.for.body:
  // CHECK1-NEXT:    [[TMP7:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK1-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP7]], 1
  // CHECK1-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK1-NEXT:    store i32 [[ADD]], i32* [[I]], align 4
  // CHECK1-NEXT:    [[TMP8:%.*]] = load i32, i32* [[T_VAR]], align 4
  // CHECK1-NEXT:    [[TMP9:%.*]] = load i32, i32* [[I]], align 4
  // CHECK1-NEXT:    [[IDXPROM:%.*]] = sext i32 [[TMP9]] to i64
  // CHECK1-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC]], i64 0, i64 [[IDXPROM]]
  // CHECK1-NEXT:    store i32 [[TMP8]], i32* [[ARRAYIDX]], align 4
  // CHECK1-NEXT:    [[TMP10:%.*]] = load %struct.S.0*, %struct.S.0** [[_TMP2]], align 8
  // CHECK1-NEXT:    [[TMP11:%.*]] = load i32, i32* [[I]], align 4
  // CHECK1-NEXT:    [[IDXPROM4:%.*]] = sext i32 [[TMP11]] to i64
  // CHECK1-NEXT:    [[ARRAYIDX5:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i64 0, i64 [[IDXPROM4]]
  // CHECK1-NEXT:    [[TMP12:%.*]] = bitcast %struct.S.0* [[ARRAYIDX5]] to i8*
  // CHECK1-NEXT:    [[TMP13:%.*]] = bitcast %struct.S.0* [[TMP10]] to i8*
  // CHECK1-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP12]], i8* align 4 [[TMP13]], i64 4, i1 false)
  // CHECK1-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK1:       omp.body.continue:
  // CHECK1-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK1:       omp.inner.for.inc:
  // CHECK1-NEXT:    [[TMP14:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK1-NEXT:    [[ADD6:%.*]] = add nsw i32 [[TMP14]], 1
  // CHECK1-NEXT:    store i32 [[ADD6]], i32* [[DOTOMP_IV]], align 4
  // CHECK1-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP8:![0-9]+]]
  // CHECK1:       omp.inner.for.end:
  // CHECK1-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
  // CHECK1:       omp.loop.exit:
  // CHECK1-NEXT:    [[TMP15:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK1-NEXT:    [[TMP16:%.*]] = load i32, i32* [[TMP15]], align 4
  // CHECK1-NEXT:    call void @__kmpc_for_static_fini(%struct.ident_t* @[[GLOB1]], i32 [[TMP16]])
  // CHECK1-NEXT:    [[TMP17:%.*]] = load i32, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK1-NEXT:    [[TMP18:%.*]] = icmp ne i32 [[TMP17]], 0
  // CHECK1-NEXT:    br i1 [[TMP18]], label [[DOTOMP_FINAL_THEN:%.*]], label [[DOTOMP_FINAL_DONE:%.*]]
  // CHECK1:       .omp.final.then:
  // CHECK1-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK1-NEXT:    br label [[DOTOMP_FINAL_DONE]]
  // CHECK1:       .omp.final.done:
  // CHECK1-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR]]) #[[ATTR2]]
  // CHECK1-NEXT:    [[ARRAY_BEGIN7:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK1-NEXT:    [[TMP19:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN7]], i64 2
  // CHECK1-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK1:       arraydestroy.body:
  // CHECK1-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S.0* [ [[TMP19]], [[DOTOMP_FINAL_DONE]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK1-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK1-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK1-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN7]]
  // CHECK1-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE8:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK1:       arraydestroy.done8:
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@_ZN1SIiED1Ev
  // CHECK1-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK1-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    call void @_ZN1SIiED2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ev
  // CHECK1-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK1-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK1-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK1-NEXT:    store i32 [[TMP0]], i32* [[F]], align 4
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ei
  // CHECK1-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 signext [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK1-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK1-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK1-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK1-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK1-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK1-NEXT:    [[ADD:%.*]] = add nsw i32 [[TMP0]], [[TMP1]]
  // CHECK1-NEXT:    store i32 [[ADD]], i32* [[F]], align 4
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@_ZN1SIiED2Ev
  // CHECK1-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK1-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@_GLOBAL__sub_I_target_teams_distribute_simd_private_codegen.cpp
  // CHECK1-SAME: () #[[ATTR0]] {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    call void @__cxx_global_var_init()
  // CHECK1-NEXT:    call void @__cxx_global_var_init.1()
  // CHECK1-NEXT:    call void @__cxx_global_var_init.2()
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK1-LABEL: define {{[^@]+}}@.omp_offloading.requires_reg
  // CHECK1-SAME: () #[[ATTR0]] {
  // CHECK1-NEXT:  entry:
  // CHECK1-NEXT:    call void @__tgt_register_requires(i64 1)
  // CHECK1-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@__cxx_global_var_init
  // CHECK2-SAME: () #[[ATTR0:[0-9]+]] {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) @test)
  // CHECK2-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @test to i8*), i8* @__dso_handle) #[[ATTR2:[0-9]+]]
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ev
  // CHECK2-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1:[0-9]+]] comdat align 2 {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK2-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    call void @_ZN1SIfEC2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@_ZN1SIfED1Ev
  // CHECK2-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK2-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    call void @_ZN1SIfED2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ev
  // CHECK2-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK2-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK2-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK2-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP0]] to float
  // CHECK2-NEXT:    store float [[CONV]], float* [[F]], align 4
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@_ZN1SIfED2Ev
  // CHECK2-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK2-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@__cxx_global_var_init.1
  // CHECK2-SAME: () #[[ATTR0]] {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 0), float 1.000000e+00)
  // CHECK2-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 1), float 2.000000e+00)
  // CHECK2-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* @__cxx_global_array_dtor, i8* null, i8* @__dso_handle) #[[ATTR2]]
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ef
  // CHECK2-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK2-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK2-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK2-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK2-NEXT:    call void @_ZN1SIfEC2Ef(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]], float [[TMP0]])
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@__cxx_global_array_dtor
  // CHECK2-SAME: (i8* [[TMP0:%.*]]) #[[ATTR0]] {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[DOTADDR:%.*]] = alloca i8*, align 8
  // CHECK2-NEXT:    store i8* [[TMP0]], i8** [[DOTADDR]], align 8
  // CHECK2-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK2:       arraydestroy.body:
  // CHECK2-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ getelementptr inbounds ([[STRUCT_S:%.*]], %struct.S* getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), i64 2), [[ENTRY:%.*]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK2-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK2-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK2-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0)
  // CHECK2-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE1:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK2:       arraydestroy.done1:
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ef
  // CHECK2-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK2-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK2-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK2-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK2-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK2-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK2-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP1]] to float
  // CHECK2-NEXT:    [[ADD:%.*]] = fadd float [[TMP0]], [[CONV]]
  // CHECK2-NEXT:    store float [[ADD]], float* [[F]], align 4
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@__cxx_global_var_init.2
  // CHECK2-SAME: () #[[ATTR0]] {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) @var, float 3.000000e+00)
  // CHECK2-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @var to i8*), i8* @__dso_handle) #[[ATTR2]]
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@main
  // CHECK2-SAME: () #[[ATTR3:[0-9]+]] {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK2-NEXT:    call void @__kmpc_push_target_tripcount_mapper(%struct.ident_t* @[[GLOB2:[0-9]+]], i64 -1, i64 2)
  // CHECK2-NEXT:    [[TMP0:%.*]] = call i32 @__tgt_target_teams_mapper(%struct.ident_t* @[[GLOB2]], i64 -1, i8* @.{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}_main_l91.region_id, i32 0, i8** null, i8** null, i64* null, i64* null, i8** null, i8** null, i32 0, i32 1)
  // CHECK2-NEXT:    [[TMP1:%.*]] = icmp ne i32 [[TMP0]], 0
  // CHECK2-NEXT:    br i1 [[TMP1]], label [[OMP_OFFLOAD_FAILED:%.*]], label [[OMP_OFFLOAD_CONT:%.*]]
  // CHECK2:       omp_offload.failed:
  // CHECK2-NEXT:    call void @{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}_main_l91() #[[ATTR2]]
  // CHECK2-NEXT:    br label [[OMP_OFFLOAD_CONT]]
  // CHECK2:       omp_offload.cont:
  // CHECK2-NEXT:    [[CALL:%.*]] = call signext i32 @_Z5tmainIiET_v()
  // CHECK2-NEXT:    ret i32 [[CALL]]
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}_main_l91
  // CHECK2-SAME: () #[[ATTR4:[0-9]+]] {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    call void (%struct.ident_t*, i32, void (i32*, i32*, ...)*, ...) @__kmpc_fork_teams(%struct.ident_t* @[[GLOB2]], i32 0, void (i32*, i32*, ...)* bitcast (void (i32*, i32*)* @.omp_outlined. to void (i32*, i32*, ...)*))
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@.omp_outlined.
  // CHECK2-SAME: (i32* noalias [[DOTGLOBAL_TID_:%.*]], i32* noalias [[DOTBOUND_TID_:%.*]]) #[[ATTR4]] {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[DOTGLOBAL_TID__ADDR:%.*]] = alloca i32*, align 8
  // CHECK2-NEXT:    [[DOTBOUND_TID__ADDR:%.*]] = alloca i32*, align 8
  // CHECK2-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK2-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S], align 4
  // CHECK2-NEXT:    [[VAR:%.*]] = alloca [[STRUCT_S:%.*]], align 4
  // CHECK2-NEXT:    [[SIVAR:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    store i32* [[DOTGLOBAL_TID_]], i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK2-NEXT:    store i32* [[DOTBOUND_TID_]], i32** [[DOTBOUND_TID__ADDR]], align 8
  // CHECK2-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK2-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK2-NEXT:    store i32 1, i32* [[DOTOMP_STRIDE]], align 4
  // CHECK2-NEXT:    store i32 0, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK2-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK2-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN]], i64 2
  // CHECK2-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK2:       arrayctor.loop:
  // CHECK2-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK2-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK2-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYCTOR_CUR]], i64 1
  // CHECK2-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK2-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK2:       arrayctor.cont:
  // CHECK2-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]])
  // CHECK2-NEXT:    [[TMP0:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK2-NEXT:    [[TMP1:%.*]] = load i32, i32* [[TMP0]], align 4
  // CHECK2-NEXT:    call void @__kmpc_for_static_init_4(%struct.ident_t* @[[GLOB1:[0-9]+]], i32 [[TMP1]], i32 92, i32* [[DOTOMP_IS_LAST]], i32* [[DOTOMP_LB]], i32* [[DOTOMP_UB]], i32* [[DOTOMP_STRIDE]], i32 1, i32 1)
  // CHECK2-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK2-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP2]], 1
  // CHECK2-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
  // CHECK2:       cond.true:
  // CHECK2-NEXT:    br label [[COND_END:%.*]]
  // CHECK2:       cond.false:
  // CHECK2-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK2-NEXT:    br label [[COND_END]]
  // CHECK2:       cond.end:
  // CHECK2-NEXT:    [[COND:%.*]] = phi i32 [ 1, [[COND_TRUE]] ], [ [[TMP3]], [[COND_FALSE]] ]
  // CHECK2-NEXT:    store i32 [[COND]], i32* [[DOTOMP_UB]], align 4
  // CHECK2-NEXT:    [[TMP4:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK2-NEXT:    store i32 [[TMP4]], i32* [[DOTOMP_IV]], align 4
  // CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK2:       omp.inner.for.cond:
  // CHECK2-NEXT:    [[TMP5:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK2-NEXT:    [[TMP6:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK2-NEXT:    [[CMP1:%.*]] = icmp sle i32 [[TMP5]], [[TMP6]]
  // CHECK2-NEXT:    br i1 [[CMP1]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK2:       omp.inner.for.cond.cleanup:
  // CHECK2-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK2:       omp.inner.for.body:
  // CHECK2-NEXT:    [[TMP7:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK2-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP7]], 1
  // CHECK2-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK2-NEXT:    store i32 [[ADD]], i32* [[I]], align 4
  // CHECK2-NEXT:    [[TMP8:%.*]] = load i32, i32* [[T_VAR]], align 4
  // CHECK2-NEXT:    [[TMP9:%.*]] = load i32, i32* [[I]], align 4
  // CHECK2-NEXT:    [[IDXPROM:%.*]] = sext i32 [[TMP9]] to i64
  // CHECK2-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC]], i64 0, i64 [[IDXPROM]]
  // CHECK2-NEXT:    store i32 [[TMP8]], i32* [[ARRAYIDX]], align 4
  // CHECK2-NEXT:    [[TMP10:%.*]] = load i32, i32* [[I]], align 4
  // CHECK2-NEXT:    [[IDXPROM2:%.*]] = sext i32 [[TMP10]] to i64
  // CHECK2-NEXT:    [[ARRAYIDX3:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i64 0, i64 [[IDXPROM2]]
  // CHECK2-NEXT:    [[TMP11:%.*]] = bitcast %struct.S* [[ARRAYIDX3]] to i8*
  // CHECK2-NEXT:    [[TMP12:%.*]] = bitcast %struct.S* [[VAR]] to i8*
  // CHECK2-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP11]], i8* align 4 [[TMP12]], i64 4, i1 false)
  // CHECK2-NEXT:    [[TMP13:%.*]] = load i32, i32* [[I]], align 4
  // CHECK2-NEXT:    [[TMP14:%.*]] = load i32, i32* [[SIVAR]], align 4
  // CHECK2-NEXT:    [[ADD4:%.*]] = add nsw i32 [[TMP14]], [[TMP13]]
  // CHECK2-NEXT:    store i32 [[ADD4]], i32* [[SIVAR]], align 4
  // CHECK2-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK2:       omp.body.continue:
  // CHECK2-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK2:       omp.inner.for.inc:
  // CHECK2-NEXT:    [[TMP15:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK2-NEXT:    [[ADD5:%.*]] = add nsw i32 [[TMP15]], 1
  // CHECK2-NEXT:    store i32 [[ADD5]], i32* [[DOTOMP_IV]], align 4
  // CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP4:![0-9]+]]
  // CHECK2:       omp.inner.for.end:
  // CHECK2-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
  // CHECK2:       omp.loop.exit:
  // CHECK2-NEXT:    [[TMP16:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK2-NEXT:    [[TMP17:%.*]] = load i32, i32* [[TMP16]], align 4
  // CHECK2-NEXT:    call void @__kmpc_for_static_fini(%struct.ident_t* @[[GLOB1]], i32 [[TMP17]])
  // CHECK2-NEXT:    [[TMP18:%.*]] = load i32, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK2-NEXT:    [[TMP19:%.*]] = icmp ne i32 [[TMP18]], 0
  // CHECK2-NEXT:    br i1 [[TMP19]], label [[DOTOMP_FINAL_THEN:%.*]], label [[DOTOMP_FINAL_DONE:%.*]]
  // CHECK2:       .omp.final.then:
  // CHECK2-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK2-NEXT:    br label [[DOTOMP_FINAL_DONE]]
  // CHECK2:       .omp.final.done:
  // CHECK2-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]]) #[[ATTR2]]
  // CHECK2-NEXT:    [[ARRAY_BEGIN6:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK2-NEXT:    [[TMP20:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN6]], i64 2
  // CHECK2-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK2:       arraydestroy.body:
  // CHECK2-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ [[TMP20]], [[DOTOMP_FINAL_DONE]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK2-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK2-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK2-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN6]]
  // CHECK2-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE7:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK2:       arraydestroy.done7:
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@_Z5tmainIiET_v
  // CHECK2-SAME: () #[[ATTR6:[0-9]+]] comdat {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[TEST:%.*]] = alloca [[STRUCT_S_0:%.*]], align 4
  // CHECK2-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK2-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK2-NEXT:    [[VAR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK2-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[_TMP1:%.*]] = alloca %struct.S.0*, align 8
  // CHECK2-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]])
  // CHECK2-NEXT:    store i32 0, i32* [[T_VAR]], align 4
  // CHECK2-NEXT:    [[TMP0:%.*]] = bitcast [2 x i32]* [[VEC]] to i8*
  // CHECK2-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP0]], i8* align 4 bitcast ([2 x i32]* @__const._Z5tmainIiET_v.vec to i8*), i64 8, i1 false)
  // CHECK2-NEXT:    [[ARRAYINIT_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i64 0, i64 0
  // CHECK2-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_BEGIN]], i32 signext 1)
  // CHECK2-NEXT:    [[ARRAYINIT_ELEMENT:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYINIT_BEGIN]], i64 1
  // CHECK2-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_ELEMENT]], i32 signext 2)
  // CHECK2-NEXT:    store %struct.S.0* [[TEST]], %struct.S.0** [[VAR]], align 8
  // CHECK2-NEXT:    store %struct.S.0* undef, %struct.S.0** [[_TMP1]], align 8
  // CHECK2-NEXT:    call void @__kmpc_push_target_tripcount_mapper(%struct.ident_t* @[[GLOB2]], i64 -1, i64 2)
  // CHECK2-NEXT:    [[TMP1:%.*]] = call i32 @__tgt_target_teams_mapper(%struct.ident_t* @[[GLOB2]], i64 -1, i8* @.{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z5tmainIiET_v_l56.region_id, i32 0, i8** null, i8** null, i64* null, i64* null, i8** null, i8** null, i32 0, i32 1)
  // CHECK2-NEXT:    [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
  // CHECK2-NEXT:    br i1 [[TMP2]], label [[OMP_OFFLOAD_FAILED:%.*]], label [[OMP_OFFLOAD_CONT:%.*]]
  // CHECK2:       omp_offload.failed:
  // CHECK2-NEXT:    call void @{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z5tmainIiET_v_l56() #[[ATTR2]]
  // CHECK2-NEXT:    br label [[OMP_OFFLOAD_CONT]]
  // CHECK2:       omp_offload.cont:
  // CHECK2-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK2-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK2-NEXT:    [[TMP3:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN]], i64 2
  // CHECK2-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK2:       arraydestroy.body:
  // CHECK2-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S.0* [ [[TMP3]], [[OMP_OFFLOAD_CONT]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK2-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK2-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK2-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN]]
  // CHECK2-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE2:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK2:       arraydestroy.done2:
  // CHECK2-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]]) #[[ATTR2]]
  // CHECK2-NEXT:    [[TMP4:%.*]] = load i32, i32* [[RETVAL]], align 4
  // CHECK2-NEXT:    ret i32 [[TMP4]]
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ev
  // CHECK2-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK2-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    call void @_ZN1SIiEC2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ei
  // CHECK2-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 signext [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK2-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK2-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK2-NEXT:    call void @_ZN1SIiEC2Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]], i32 signext [[TMP0]])
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z5tmainIiET_v_l56
  // CHECK2-SAME: () #[[ATTR4]] {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    call void (%struct.ident_t*, i32, void (i32*, i32*, ...)*, ...) @__kmpc_fork_teams(%struct.ident_t* @[[GLOB2]], i32 0, void (i32*, i32*, ...)* bitcast (void (i32*, i32*)* @.omp_outlined..3 to void (i32*, i32*, ...)*))
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@.omp_outlined..3
  // CHECK2-SAME: (i32* noalias [[DOTGLOBAL_TID_:%.*]], i32* noalias [[DOTBOUND_TID_:%.*]]) #[[ATTR4]] {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[DOTGLOBAL_TID__ADDR:%.*]] = alloca i32*, align 8
  // CHECK2-NEXT:    [[DOTBOUND_TID__ADDR:%.*]] = alloca i32*, align 8
  // CHECK2-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[_TMP1:%.*]] = alloca %struct.S.0*, align 8
  // CHECK2-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK2-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK2-NEXT:    [[VAR:%.*]] = alloca [[STRUCT_S_0:%.*]], align 4
  // CHECK2-NEXT:    [[_TMP2:%.*]] = alloca %struct.S.0*, align 8
  // CHECK2-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    store i32* [[DOTGLOBAL_TID_]], i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK2-NEXT:    store i32* [[DOTBOUND_TID_]], i32** [[DOTBOUND_TID__ADDR]], align 8
  // CHECK2-NEXT:    store %struct.S.0* undef, %struct.S.0** [[_TMP1]], align 8
  // CHECK2-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK2-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK2-NEXT:    store i32 1, i32* [[DOTOMP_STRIDE]], align 4
  // CHECK2-NEXT:    store i32 0, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK2-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK2-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN]], i64 2
  // CHECK2-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK2:       arrayctor.loop:
  // CHECK2-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S.0* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK2-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK2-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYCTOR_CUR]], i64 1
  // CHECK2-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK2-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK2:       arrayctor.cont:
  // CHECK2-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR]])
  // CHECK2-NEXT:    store %struct.S.0* [[VAR]], %struct.S.0** [[_TMP2]], align 8
  // CHECK2-NEXT:    [[TMP0:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK2-NEXT:    [[TMP1:%.*]] = load i32, i32* [[TMP0]], align 4
  // CHECK2-NEXT:    call void @__kmpc_for_static_init_4(%struct.ident_t* @[[GLOB1]], i32 [[TMP1]], i32 92, i32* [[DOTOMP_IS_LAST]], i32* [[DOTOMP_LB]], i32* [[DOTOMP_UB]], i32* [[DOTOMP_STRIDE]], i32 1, i32 1)
  // CHECK2-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK2-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP2]], 1
  // CHECK2-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
  // CHECK2:       cond.true:
  // CHECK2-NEXT:    br label [[COND_END:%.*]]
  // CHECK2:       cond.false:
  // CHECK2-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK2-NEXT:    br label [[COND_END]]
  // CHECK2:       cond.end:
  // CHECK2-NEXT:    [[COND:%.*]] = phi i32 [ 1, [[COND_TRUE]] ], [ [[TMP3]], [[COND_FALSE]] ]
  // CHECK2-NEXT:    store i32 [[COND]], i32* [[DOTOMP_UB]], align 4
  // CHECK2-NEXT:    [[TMP4:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK2-NEXT:    store i32 [[TMP4]], i32* [[DOTOMP_IV]], align 4
  // CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK2:       omp.inner.for.cond:
  // CHECK2-NEXT:    [[TMP5:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK2-NEXT:    [[TMP6:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK2-NEXT:    [[CMP3:%.*]] = icmp sle i32 [[TMP5]], [[TMP6]]
  // CHECK2-NEXT:    br i1 [[CMP3]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK2:       omp.inner.for.cond.cleanup:
  // CHECK2-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK2:       omp.inner.for.body:
  // CHECK2-NEXT:    [[TMP7:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK2-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP7]], 1
  // CHECK2-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK2-NEXT:    store i32 [[ADD]], i32* [[I]], align 4
  // CHECK2-NEXT:    [[TMP8:%.*]] = load i32, i32* [[T_VAR]], align 4
  // CHECK2-NEXT:    [[TMP9:%.*]] = load i32, i32* [[I]], align 4
  // CHECK2-NEXT:    [[IDXPROM:%.*]] = sext i32 [[TMP9]] to i64
  // CHECK2-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC]], i64 0, i64 [[IDXPROM]]
  // CHECK2-NEXT:    store i32 [[TMP8]], i32* [[ARRAYIDX]], align 4
  // CHECK2-NEXT:    [[TMP10:%.*]] = load %struct.S.0*, %struct.S.0** [[_TMP2]], align 8
  // CHECK2-NEXT:    [[TMP11:%.*]] = load i32, i32* [[I]], align 4
  // CHECK2-NEXT:    [[IDXPROM4:%.*]] = sext i32 [[TMP11]] to i64
  // CHECK2-NEXT:    [[ARRAYIDX5:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i64 0, i64 [[IDXPROM4]]
  // CHECK2-NEXT:    [[TMP12:%.*]] = bitcast %struct.S.0* [[ARRAYIDX5]] to i8*
  // CHECK2-NEXT:    [[TMP13:%.*]] = bitcast %struct.S.0* [[TMP10]] to i8*
  // CHECK2-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP12]], i8* align 4 [[TMP13]], i64 4, i1 false)
  // CHECK2-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK2:       omp.body.continue:
  // CHECK2-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK2:       omp.inner.for.inc:
  // CHECK2-NEXT:    [[TMP14:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK2-NEXT:    [[ADD6:%.*]] = add nsw i32 [[TMP14]], 1
  // CHECK2-NEXT:    store i32 [[ADD6]], i32* [[DOTOMP_IV]], align 4
  // CHECK2-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP8:![0-9]+]]
  // CHECK2:       omp.inner.for.end:
  // CHECK2-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
  // CHECK2:       omp.loop.exit:
  // CHECK2-NEXT:    [[TMP15:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK2-NEXT:    [[TMP16:%.*]] = load i32, i32* [[TMP15]], align 4
  // CHECK2-NEXT:    call void @__kmpc_for_static_fini(%struct.ident_t* @[[GLOB1]], i32 [[TMP16]])
  // CHECK2-NEXT:    [[TMP17:%.*]] = load i32, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK2-NEXT:    [[TMP18:%.*]] = icmp ne i32 [[TMP17]], 0
  // CHECK2-NEXT:    br i1 [[TMP18]], label [[DOTOMP_FINAL_THEN:%.*]], label [[DOTOMP_FINAL_DONE:%.*]]
  // CHECK2:       .omp.final.then:
  // CHECK2-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK2-NEXT:    br label [[DOTOMP_FINAL_DONE]]
  // CHECK2:       .omp.final.done:
  // CHECK2-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR]]) #[[ATTR2]]
  // CHECK2-NEXT:    [[ARRAY_BEGIN7:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK2-NEXT:    [[TMP19:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN7]], i64 2
  // CHECK2-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK2:       arraydestroy.body:
  // CHECK2-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S.0* [ [[TMP19]], [[DOTOMP_FINAL_DONE]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK2-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK2-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK2-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN7]]
  // CHECK2-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE8:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK2:       arraydestroy.done8:
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@_ZN1SIiED1Ev
  // CHECK2-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK2-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    call void @_ZN1SIiED2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ev
  // CHECK2-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK2-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK2-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK2-NEXT:    store i32 [[TMP0]], i32* [[F]], align 4
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ei
  // CHECK2-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 signext [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK2-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK2-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK2-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK2-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK2-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK2-NEXT:    [[ADD:%.*]] = add nsw i32 [[TMP0]], [[TMP1]]
  // CHECK2-NEXT:    store i32 [[ADD]], i32* [[F]], align 4
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@_ZN1SIiED2Ev
  // CHECK2-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK2-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@_GLOBAL__sub_I_target_teams_distribute_simd_private_codegen.cpp
  // CHECK2-SAME: () #[[ATTR0]] {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    call void @__cxx_global_var_init()
  // CHECK2-NEXT:    call void @__cxx_global_var_init.1()
  // CHECK2-NEXT:    call void @__cxx_global_var_init.2()
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK2-LABEL: define {{[^@]+}}@.omp_offloading.requires_reg
  // CHECK2-SAME: () #[[ATTR0]] {
  // CHECK2-NEXT:  entry:
  // CHECK2-NEXT:    call void @__tgt_register_requires(i64 1)
  // CHECK2-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@__cxx_global_var_init
  // CHECK3-SAME: () #[[ATTR0:[0-9]+]] {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) @test)
  // CHECK3-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @test to i8*), i8* @__dso_handle) #[[ATTR2:[0-9]+]]
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ev
  // CHECK3-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1:[0-9]+]] comdat align 2 {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK3-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    call void @_ZN1SIfEC2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@_ZN1SIfED1Ev
  // CHECK3-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK3-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    call void @_ZN1SIfED2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ev
  // CHECK3-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK3-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK3-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK3-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP0]] to float
  // CHECK3-NEXT:    store float [[CONV]], float* [[F]], align 4
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@_ZN1SIfED2Ev
  // CHECK3-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK3-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@__cxx_global_var_init.1
  // CHECK3-SAME: () #[[ATTR0]] {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), float 1.000000e+00)
  // CHECK3-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 1), float 2.000000e+00)
  // CHECK3-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* @__cxx_global_array_dtor, i8* null, i8* @__dso_handle) #[[ATTR2]]
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ef
  // CHECK3-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK3-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK3-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK3-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK3-NEXT:    call void @_ZN1SIfEC2Ef(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]], float [[TMP0]])
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@__cxx_global_array_dtor
  // CHECK3-SAME: (i8* [[TMP0:%.*]]) #[[ATTR0]] {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[DOTADDR:%.*]] = alloca i8*, align 4
  // CHECK3-NEXT:    store i8* [[TMP0]], i8** [[DOTADDR]], align 4
  // CHECK3-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK3:       arraydestroy.body:
  // CHECK3-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ getelementptr inbounds ([[STRUCT_S:%.*]], %struct.S* getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), i32 2), [[ENTRY:%.*]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK3-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i32 -1
  // CHECK3-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK3-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0)
  // CHECK3-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE1:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK3:       arraydestroy.done1:
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ef
  // CHECK3-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK3-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK3-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK3-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK3-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK3-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK3-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP1]] to float
  // CHECK3-NEXT:    [[ADD:%.*]] = fadd float [[TMP0]], [[CONV]]
  // CHECK3-NEXT:    store float [[ADD]], float* [[F]], align 4
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@__cxx_global_var_init.2
  // CHECK3-SAME: () #[[ATTR0]] {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) @var, float 3.000000e+00)
  // CHECK3-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @var to i8*), i8* @__dso_handle) #[[ATTR2]]
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@main
  // CHECK3-SAME: () #[[ATTR3:[0-9]+]] {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK3-NEXT:    call void @__kmpc_push_target_tripcount_mapper(%struct.ident_t* @[[GLOB2:[0-9]+]], i64 -1, i64 2)
  // CHECK3-NEXT:    [[TMP0:%.*]] = call i32 @__tgt_target_teams_mapper(%struct.ident_t* @[[GLOB2]], i64 -1, i8* @.{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}_main_l91.region_id, i32 0, i8** null, i8** null, i64* null, i64* null, i8** null, i8** null, i32 0, i32 1)
  // CHECK3-NEXT:    [[TMP1:%.*]] = icmp ne i32 [[TMP0]], 0
  // CHECK3-NEXT:    br i1 [[TMP1]], label [[OMP_OFFLOAD_FAILED:%.*]], label [[OMP_OFFLOAD_CONT:%.*]]
  // CHECK3:       omp_offload.failed:
  // CHECK3-NEXT:    call void @{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}_main_l91() #[[ATTR2]]
  // CHECK3-NEXT:    br label [[OMP_OFFLOAD_CONT]]
  // CHECK3:       omp_offload.cont:
  // CHECK3-NEXT:    [[CALL:%.*]] = call i32 @_Z5tmainIiET_v()
  // CHECK3-NEXT:    ret i32 [[CALL]]
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}_main_l91
  // CHECK3-SAME: () #[[ATTR4:[0-9]+]] {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    call void (%struct.ident_t*, i32, void (i32*, i32*, ...)*, ...) @__kmpc_fork_teams(%struct.ident_t* @[[GLOB2]], i32 0, void (i32*, i32*, ...)* bitcast (void (i32*, i32*)* @.omp_outlined. to void (i32*, i32*, ...)*))
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@.omp_outlined.
  // CHECK3-SAME: (i32* noalias [[DOTGLOBAL_TID_:%.*]], i32* noalias [[DOTBOUND_TID_:%.*]]) #[[ATTR4]] {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[DOTGLOBAL_TID__ADDR:%.*]] = alloca i32*, align 4
  // CHECK3-NEXT:    [[DOTBOUND_TID__ADDR:%.*]] = alloca i32*, align 4
  // CHECK3-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK3-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S], align 4
  // CHECK3-NEXT:    [[VAR:%.*]] = alloca [[STRUCT_S:%.*]], align 4
  // CHECK3-NEXT:    [[SIVAR:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    store i32* [[DOTGLOBAL_TID_]], i32** [[DOTGLOBAL_TID__ADDR]], align 4
  // CHECK3-NEXT:    store i32* [[DOTBOUND_TID_]], i32** [[DOTBOUND_TID__ADDR]], align 4
  // CHECK3-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK3-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK3-NEXT:    store i32 1, i32* [[DOTOMP_STRIDE]], align 4
  // CHECK3-NEXT:    store i32 0, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK3-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK3-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN]], i32 2
  // CHECK3-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK3:       arrayctor.loop:
  // CHECK3-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK3-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK3-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYCTOR_CUR]], i32 1
  // CHECK3-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK3-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK3:       arrayctor.cont:
  // CHECK3-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]])
  // CHECK3-NEXT:    [[TMP0:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 4
  // CHECK3-NEXT:    [[TMP1:%.*]] = load i32, i32* [[TMP0]], align 4
  // CHECK3-NEXT:    call void @__kmpc_for_static_init_4(%struct.ident_t* @[[GLOB1:[0-9]+]], i32 [[TMP1]], i32 92, i32* [[DOTOMP_IS_LAST]], i32* [[DOTOMP_LB]], i32* [[DOTOMP_UB]], i32* [[DOTOMP_STRIDE]], i32 1, i32 1)
  // CHECK3-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK3-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP2]], 1
  // CHECK3-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
  // CHECK3:       cond.true:
  // CHECK3-NEXT:    br label [[COND_END:%.*]]
  // CHECK3:       cond.false:
  // CHECK3-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK3-NEXT:    br label [[COND_END]]
  // CHECK3:       cond.end:
  // CHECK3-NEXT:    [[COND:%.*]] = phi i32 [ 1, [[COND_TRUE]] ], [ [[TMP3]], [[COND_FALSE]] ]
  // CHECK3-NEXT:    store i32 [[COND]], i32* [[DOTOMP_UB]], align 4
  // CHECK3-NEXT:    [[TMP4:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK3-NEXT:    store i32 [[TMP4]], i32* [[DOTOMP_IV]], align 4
  // CHECK3-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK3:       omp.inner.for.cond:
  // CHECK3-NEXT:    [[TMP5:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK3-NEXT:    [[TMP6:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK3-NEXT:    [[CMP1:%.*]] = icmp sle i32 [[TMP5]], [[TMP6]]
  // CHECK3-NEXT:    br i1 [[CMP1]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK3:       omp.inner.for.cond.cleanup:
  // CHECK3-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK3:       omp.inner.for.body:
  // CHECK3-NEXT:    [[TMP7:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK3-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP7]], 1
  // CHECK3-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK3-NEXT:    store i32 [[ADD]], i32* [[I]], align 4
  // CHECK3-NEXT:    [[TMP8:%.*]] = load i32, i32* [[T_VAR]], align 4
  // CHECK3-NEXT:    [[TMP9:%.*]] = load i32, i32* [[I]], align 4
  // CHECK3-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC]], i32 0, i32 [[TMP9]]
  // CHECK3-NEXT:    store i32 [[TMP8]], i32* [[ARRAYIDX]], align 4
  // CHECK3-NEXT:    [[TMP10:%.*]] = load i32, i32* [[I]], align 4
  // CHECK3-NEXT:    [[ARRAYIDX2:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 [[TMP10]]
  // CHECK3-NEXT:    [[TMP11:%.*]] = bitcast %struct.S* [[ARRAYIDX2]] to i8*
  // CHECK3-NEXT:    [[TMP12:%.*]] = bitcast %struct.S* [[VAR]] to i8*
  // CHECK3-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 4 [[TMP11]], i8* align 4 [[TMP12]], i32 4, i1 false)
  // CHECK3-NEXT:    [[TMP13:%.*]] = load i32, i32* [[I]], align 4
  // CHECK3-NEXT:    [[TMP14:%.*]] = load i32, i32* [[SIVAR]], align 4
  // CHECK3-NEXT:    [[ADD3:%.*]] = add nsw i32 [[TMP14]], [[TMP13]]
  // CHECK3-NEXT:    store i32 [[ADD3]], i32* [[SIVAR]], align 4
  // CHECK3-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK3:       omp.body.continue:
  // CHECK3-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK3:       omp.inner.for.inc:
  // CHECK3-NEXT:    [[TMP15:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK3-NEXT:    [[ADD4:%.*]] = add nsw i32 [[TMP15]], 1
  // CHECK3-NEXT:    store i32 [[ADD4]], i32* [[DOTOMP_IV]], align 4
  // CHECK3-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP5:![0-9]+]]
  // CHECK3:       omp.inner.for.end:
  // CHECK3-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
  // CHECK3:       omp.loop.exit:
  // CHECK3-NEXT:    [[TMP16:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 4
  // CHECK3-NEXT:    [[TMP17:%.*]] = load i32, i32* [[TMP16]], align 4
  // CHECK3-NEXT:    call void @__kmpc_for_static_fini(%struct.ident_t* @[[GLOB1]], i32 [[TMP17]])
  // CHECK3-NEXT:    [[TMP18:%.*]] = load i32, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK3-NEXT:    [[TMP19:%.*]] = icmp ne i32 [[TMP18]], 0
  // CHECK3-NEXT:    br i1 [[TMP19]], label [[DOTOMP_FINAL_THEN:%.*]], label [[DOTOMP_FINAL_DONE:%.*]]
  // CHECK3:       .omp.final.then:
  // CHECK3-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK3-NEXT:    br label [[DOTOMP_FINAL_DONE]]
  // CHECK3:       .omp.final.done:
  // CHECK3-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]]) #[[ATTR2]]
  // CHECK3-NEXT:    [[ARRAY_BEGIN5:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK3-NEXT:    [[TMP20:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN5]], i32 2
  // CHECK3-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK3:       arraydestroy.body:
  // CHECK3-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ [[TMP20]], [[DOTOMP_FINAL_DONE]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK3-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i32 -1
  // CHECK3-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK3-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN5]]
  // CHECK3-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE6:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK3:       arraydestroy.done6:
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@_Z5tmainIiET_v
  // CHECK3-SAME: () #[[ATTR6:[0-9]+]] comdat {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[TEST:%.*]] = alloca [[STRUCT_S_0:%.*]], align 4
  // CHECK3-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK3-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK3-NEXT:    [[VAR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK3-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[_TMP1:%.*]] = alloca %struct.S.0*, align 4
  // CHECK3-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]])
  // CHECK3-NEXT:    store i32 0, i32* [[T_VAR]], align 4
  // CHECK3-NEXT:    [[TMP0:%.*]] = bitcast [2 x i32]* [[VEC]] to i8*
  // CHECK3-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 4 [[TMP0]], i8* align 4 bitcast ([2 x i32]* @__const._Z5tmainIiET_v.vec to i8*), i32 8, i1 false)
  // CHECK3-NEXT:    [[ARRAYINIT_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK3-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_BEGIN]], i32 1)
  // CHECK3-NEXT:    [[ARRAYINIT_ELEMENT:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYINIT_BEGIN]], i32 1
  // CHECK3-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_ELEMENT]], i32 2)
  // CHECK3-NEXT:    store %struct.S.0* [[TEST]], %struct.S.0** [[VAR]], align 4
  // CHECK3-NEXT:    store %struct.S.0* undef, %struct.S.0** [[_TMP1]], align 4
  // CHECK3-NEXT:    call void @__kmpc_push_target_tripcount_mapper(%struct.ident_t* @[[GLOB2]], i64 -1, i64 2)
  // CHECK3-NEXT:    [[TMP1:%.*]] = call i32 @__tgt_target_teams_mapper(%struct.ident_t* @[[GLOB2]], i64 -1, i8* @.{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z5tmainIiET_v_l56.region_id, i32 0, i8** null, i8** null, i64* null, i64* null, i8** null, i8** null, i32 0, i32 1)
  // CHECK3-NEXT:    [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
  // CHECK3-NEXT:    br i1 [[TMP2]], label [[OMP_OFFLOAD_FAILED:%.*]], label [[OMP_OFFLOAD_CONT:%.*]]
  // CHECK3:       omp_offload.failed:
  // CHECK3-NEXT:    call void @{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z5tmainIiET_v_l56() #[[ATTR2]]
  // CHECK3-NEXT:    br label [[OMP_OFFLOAD_CONT]]
  // CHECK3:       omp_offload.cont:
  // CHECK3-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK3-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK3-NEXT:    [[TMP3:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN]], i32 2
  // CHECK3-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK3:       arraydestroy.body:
  // CHECK3-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S.0* [ [[TMP3]], [[OMP_OFFLOAD_CONT]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK3-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST]], i32 -1
  // CHECK3-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK3-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN]]
  // CHECK3-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE2:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK3:       arraydestroy.done2:
  // CHECK3-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]]) #[[ATTR2]]
  // CHECK3-NEXT:    [[TMP4:%.*]] = load i32, i32* [[RETVAL]], align 4
  // CHECK3-NEXT:    ret i32 [[TMP4]]
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ev
  // CHECK3-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK3-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    call void @_ZN1SIiEC2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ei
  // CHECK3-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK3-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK3-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK3-NEXT:    call void @_ZN1SIiEC2Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]], i32 [[TMP0]])
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z5tmainIiET_v_l56
  // CHECK3-SAME: () #[[ATTR4]] {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    call void (%struct.ident_t*, i32, void (i32*, i32*, ...)*, ...) @__kmpc_fork_teams(%struct.ident_t* @[[GLOB2]], i32 0, void (i32*, i32*, ...)* bitcast (void (i32*, i32*)* @.omp_outlined..3 to void (i32*, i32*, ...)*))
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@.omp_outlined..3
  // CHECK3-SAME: (i32* noalias [[DOTGLOBAL_TID_:%.*]], i32* noalias [[DOTBOUND_TID_:%.*]]) #[[ATTR4]] {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[DOTGLOBAL_TID__ADDR:%.*]] = alloca i32*, align 4
  // CHECK3-NEXT:    [[DOTBOUND_TID__ADDR:%.*]] = alloca i32*, align 4
  // CHECK3-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[_TMP1:%.*]] = alloca %struct.S.0*, align 4
  // CHECK3-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK3-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK3-NEXT:    [[VAR:%.*]] = alloca [[STRUCT_S_0:%.*]], align 4
  // CHECK3-NEXT:    [[_TMP2:%.*]] = alloca %struct.S.0*, align 4
  // CHECK3-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    store i32* [[DOTGLOBAL_TID_]], i32** [[DOTGLOBAL_TID__ADDR]], align 4
  // CHECK3-NEXT:    store i32* [[DOTBOUND_TID_]], i32** [[DOTBOUND_TID__ADDR]], align 4
  // CHECK3-NEXT:    store %struct.S.0* undef, %struct.S.0** [[_TMP1]], align 4
  // CHECK3-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK3-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK3-NEXT:    store i32 1, i32* [[DOTOMP_STRIDE]], align 4
  // CHECK3-NEXT:    store i32 0, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK3-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK3-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN]], i32 2
  // CHECK3-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK3:       arrayctor.loop:
  // CHECK3-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S.0* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK3-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK3-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYCTOR_CUR]], i32 1
  // CHECK3-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK3-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK3:       arrayctor.cont:
  // CHECK3-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR]])
  // CHECK3-NEXT:    store %struct.S.0* [[VAR]], %struct.S.0** [[_TMP2]], align 4
  // CHECK3-NEXT:    [[TMP0:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 4
  // CHECK3-NEXT:    [[TMP1:%.*]] = load i32, i32* [[TMP0]], align 4
  // CHECK3-NEXT:    call void @__kmpc_for_static_init_4(%struct.ident_t* @[[GLOB1]], i32 [[TMP1]], i32 92, i32* [[DOTOMP_IS_LAST]], i32* [[DOTOMP_LB]], i32* [[DOTOMP_UB]], i32* [[DOTOMP_STRIDE]], i32 1, i32 1)
  // CHECK3-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK3-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP2]], 1
  // CHECK3-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
  // CHECK3:       cond.true:
  // CHECK3-NEXT:    br label [[COND_END:%.*]]
  // CHECK3:       cond.false:
  // CHECK3-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK3-NEXT:    br label [[COND_END]]
  // CHECK3:       cond.end:
  // CHECK3-NEXT:    [[COND:%.*]] = phi i32 [ 1, [[COND_TRUE]] ], [ [[TMP3]], [[COND_FALSE]] ]
  // CHECK3-NEXT:    store i32 [[COND]], i32* [[DOTOMP_UB]], align 4
  // CHECK3-NEXT:    [[TMP4:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK3-NEXT:    store i32 [[TMP4]], i32* [[DOTOMP_IV]], align 4
  // CHECK3-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK3:       omp.inner.for.cond:
  // CHECK3-NEXT:    [[TMP5:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK3-NEXT:    [[TMP6:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK3-NEXT:    [[CMP3:%.*]] = icmp sle i32 [[TMP5]], [[TMP6]]
  // CHECK3-NEXT:    br i1 [[CMP3]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK3:       omp.inner.for.cond.cleanup:
  // CHECK3-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK3:       omp.inner.for.body:
  // CHECK3-NEXT:    [[TMP7:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK3-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP7]], 1
  // CHECK3-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK3-NEXT:    store i32 [[ADD]], i32* [[I]], align 4
  // CHECK3-NEXT:    [[TMP8:%.*]] = load i32, i32* [[T_VAR]], align 4
  // CHECK3-NEXT:    [[TMP9:%.*]] = load i32, i32* [[I]], align 4
  // CHECK3-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC]], i32 0, i32 [[TMP9]]
  // CHECK3-NEXT:    store i32 [[TMP8]], i32* [[ARRAYIDX]], align 4
  // CHECK3-NEXT:    [[TMP10:%.*]] = load %struct.S.0*, %struct.S.0** [[_TMP2]], align 4
  // CHECK3-NEXT:    [[TMP11:%.*]] = load i32, i32* [[I]], align 4
  // CHECK3-NEXT:    [[ARRAYIDX4:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 [[TMP11]]
  // CHECK3-NEXT:    [[TMP12:%.*]] = bitcast %struct.S.0* [[ARRAYIDX4]] to i8*
  // CHECK3-NEXT:    [[TMP13:%.*]] = bitcast %struct.S.0* [[TMP10]] to i8*
  // CHECK3-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 4 [[TMP12]], i8* align 4 [[TMP13]], i32 4, i1 false)
  // CHECK3-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK3:       omp.body.continue:
  // CHECK3-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK3:       omp.inner.for.inc:
  // CHECK3-NEXT:    [[TMP14:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK3-NEXT:    [[ADD5:%.*]] = add nsw i32 [[TMP14]], 1
  // CHECK3-NEXT:    store i32 [[ADD5]], i32* [[DOTOMP_IV]], align 4
  // CHECK3-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP9:![0-9]+]]
  // CHECK3:       omp.inner.for.end:
  // CHECK3-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
  // CHECK3:       omp.loop.exit:
  // CHECK3-NEXT:    [[TMP15:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 4
  // CHECK3-NEXT:    [[TMP16:%.*]] = load i32, i32* [[TMP15]], align 4
  // CHECK3-NEXT:    call void @__kmpc_for_static_fini(%struct.ident_t* @[[GLOB1]], i32 [[TMP16]])
  // CHECK3-NEXT:    [[TMP17:%.*]] = load i32, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK3-NEXT:    [[TMP18:%.*]] = icmp ne i32 [[TMP17]], 0
  // CHECK3-NEXT:    br i1 [[TMP18]], label [[DOTOMP_FINAL_THEN:%.*]], label [[DOTOMP_FINAL_DONE:%.*]]
  // CHECK3:       .omp.final.then:
  // CHECK3-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK3-NEXT:    br label [[DOTOMP_FINAL_DONE]]
  // CHECK3:       .omp.final.done:
  // CHECK3-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR]]) #[[ATTR2]]
  // CHECK3-NEXT:    [[ARRAY_BEGIN6:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK3-NEXT:    [[TMP19:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN6]], i32 2
  // CHECK3-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK3:       arraydestroy.body:
  // CHECK3-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S.0* [ [[TMP19]], [[DOTOMP_FINAL_DONE]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK3-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST]], i32 -1
  // CHECK3-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK3-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN6]]
  // CHECK3-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE7:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK3:       arraydestroy.done7:
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@_ZN1SIiED1Ev
  // CHECK3-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK3-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    call void @_ZN1SIiED2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ev
  // CHECK3-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK3-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK3-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK3-NEXT:    store i32 [[TMP0]], i32* [[F]], align 4
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ei
  // CHECK3-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK3-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK3-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK3-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK3-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK3-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK3-NEXT:    [[ADD:%.*]] = add nsw i32 [[TMP0]], [[TMP1]]
  // CHECK3-NEXT:    store i32 [[ADD]], i32* [[F]], align 4
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@_ZN1SIiED2Ev
  // CHECK3-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK3-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@_GLOBAL__sub_I_target_teams_distribute_simd_private_codegen.cpp
  // CHECK3-SAME: () #[[ATTR0]] {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    call void @__cxx_global_var_init()
  // CHECK3-NEXT:    call void @__cxx_global_var_init.1()
  // CHECK3-NEXT:    call void @__cxx_global_var_init.2()
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK3-LABEL: define {{[^@]+}}@.omp_offloading.requires_reg
  // CHECK3-SAME: () #[[ATTR0]] {
  // CHECK3-NEXT:  entry:
  // CHECK3-NEXT:    call void @__tgt_register_requires(i64 1)
  // CHECK3-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@__cxx_global_var_init
  // CHECK4-SAME: () #[[ATTR0:[0-9]+]] {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) @test)
  // CHECK4-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @test to i8*), i8* @__dso_handle) #[[ATTR2:[0-9]+]]
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ev
  // CHECK4-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1:[0-9]+]] comdat align 2 {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK4-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    call void @_ZN1SIfEC2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@_ZN1SIfED1Ev
  // CHECK4-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK4-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    call void @_ZN1SIfED2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ev
  // CHECK4-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK4-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK4-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK4-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP0]] to float
  // CHECK4-NEXT:    store float [[CONV]], float* [[F]], align 4
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@_ZN1SIfED2Ev
  // CHECK4-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK4-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@__cxx_global_var_init.1
  // CHECK4-SAME: () #[[ATTR0]] {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), float 1.000000e+00)
  // CHECK4-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 1), float 2.000000e+00)
  // CHECK4-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* @__cxx_global_array_dtor, i8* null, i8* @__dso_handle) #[[ATTR2]]
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ef
  // CHECK4-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK4-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK4-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK4-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK4-NEXT:    call void @_ZN1SIfEC2Ef(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]], float [[TMP0]])
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@__cxx_global_array_dtor
  // CHECK4-SAME: (i8* [[TMP0:%.*]]) #[[ATTR0]] {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[DOTADDR:%.*]] = alloca i8*, align 4
  // CHECK4-NEXT:    store i8* [[TMP0]], i8** [[DOTADDR]], align 4
  // CHECK4-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK4:       arraydestroy.body:
  // CHECK4-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ getelementptr inbounds ([[STRUCT_S:%.*]], %struct.S* getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), i32 2), [[ENTRY:%.*]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK4-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i32 -1
  // CHECK4-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK4-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0)
  // CHECK4-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE1:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK4:       arraydestroy.done1:
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ef
  // CHECK4-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK4-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK4-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK4-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK4-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK4-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK4-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP1]] to float
  // CHECK4-NEXT:    [[ADD:%.*]] = fadd float [[TMP0]], [[CONV]]
  // CHECK4-NEXT:    store float [[ADD]], float* [[F]], align 4
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@__cxx_global_var_init.2
  // CHECK4-SAME: () #[[ATTR0]] {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) @var, float 3.000000e+00)
  // CHECK4-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @var to i8*), i8* @__dso_handle) #[[ATTR2]]
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@main
  // CHECK4-SAME: () #[[ATTR3:[0-9]+]] {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK4-NEXT:    call void @__kmpc_push_target_tripcount_mapper(%struct.ident_t* @[[GLOB2:[0-9]+]], i64 -1, i64 2)
  // CHECK4-NEXT:    [[TMP0:%.*]] = call i32 @__tgt_target_teams_mapper(%struct.ident_t* @[[GLOB2]], i64 -1, i8* @.{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}_main_l91.region_id, i32 0, i8** null, i8** null, i64* null, i64* null, i8** null, i8** null, i32 0, i32 1)
  // CHECK4-NEXT:    [[TMP1:%.*]] = icmp ne i32 [[TMP0]], 0
  // CHECK4-NEXT:    br i1 [[TMP1]], label [[OMP_OFFLOAD_FAILED:%.*]], label [[OMP_OFFLOAD_CONT:%.*]]
  // CHECK4:       omp_offload.failed:
  // CHECK4-NEXT:    call void @{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}_main_l91() #[[ATTR2]]
  // CHECK4-NEXT:    br label [[OMP_OFFLOAD_CONT]]
  // CHECK4:       omp_offload.cont:
  // CHECK4-NEXT:    [[CALL:%.*]] = call i32 @_Z5tmainIiET_v()
  // CHECK4-NEXT:    ret i32 [[CALL]]
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}_main_l91
  // CHECK4-SAME: () #[[ATTR4:[0-9]+]] {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    call void (%struct.ident_t*, i32, void (i32*, i32*, ...)*, ...) @__kmpc_fork_teams(%struct.ident_t* @[[GLOB2]], i32 0, void (i32*, i32*, ...)* bitcast (void (i32*, i32*)* @.omp_outlined. to void (i32*, i32*, ...)*))
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@.omp_outlined.
  // CHECK4-SAME: (i32* noalias [[DOTGLOBAL_TID_:%.*]], i32* noalias [[DOTBOUND_TID_:%.*]]) #[[ATTR4]] {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[DOTGLOBAL_TID__ADDR:%.*]] = alloca i32*, align 4
  // CHECK4-NEXT:    [[DOTBOUND_TID__ADDR:%.*]] = alloca i32*, align 4
  // CHECK4-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK4-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S], align 4
  // CHECK4-NEXT:    [[VAR:%.*]] = alloca [[STRUCT_S:%.*]], align 4
  // CHECK4-NEXT:    [[SIVAR:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    store i32* [[DOTGLOBAL_TID_]], i32** [[DOTGLOBAL_TID__ADDR]], align 4
  // CHECK4-NEXT:    store i32* [[DOTBOUND_TID_]], i32** [[DOTBOUND_TID__ADDR]], align 4
  // CHECK4-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK4-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK4-NEXT:    store i32 1, i32* [[DOTOMP_STRIDE]], align 4
  // CHECK4-NEXT:    store i32 0, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK4-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK4-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN]], i32 2
  // CHECK4-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK4:       arrayctor.loop:
  // CHECK4-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK4-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK4-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYCTOR_CUR]], i32 1
  // CHECK4-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK4-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK4:       arrayctor.cont:
  // CHECK4-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]])
  // CHECK4-NEXT:    [[TMP0:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 4
  // CHECK4-NEXT:    [[TMP1:%.*]] = load i32, i32* [[TMP0]], align 4
  // CHECK4-NEXT:    call void @__kmpc_for_static_init_4(%struct.ident_t* @[[GLOB1:[0-9]+]], i32 [[TMP1]], i32 92, i32* [[DOTOMP_IS_LAST]], i32* [[DOTOMP_LB]], i32* [[DOTOMP_UB]], i32* [[DOTOMP_STRIDE]], i32 1, i32 1)
  // CHECK4-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK4-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP2]], 1
  // CHECK4-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
  // CHECK4:       cond.true:
  // CHECK4-NEXT:    br label [[COND_END:%.*]]
  // CHECK4:       cond.false:
  // CHECK4-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK4-NEXT:    br label [[COND_END]]
  // CHECK4:       cond.end:
  // CHECK4-NEXT:    [[COND:%.*]] = phi i32 [ 1, [[COND_TRUE]] ], [ [[TMP3]], [[COND_FALSE]] ]
  // CHECK4-NEXT:    store i32 [[COND]], i32* [[DOTOMP_UB]], align 4
  // CHECK4-NEXT:    [[TMP4:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK4-NEXT:    store i32 [[TMP4]], i32* [[DOTOMP_IV]], align 4
  // CHECK4-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK4:       omp.inner.for.cond:
  // CHECK4-NEXT:    [[TMP5:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK4-NEXT:    [[TMP6:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK4-NEXT:    [[CMP1:%.*]] = icmp sle i32 [[TMP5]], [[TMP6]]
  // CHECK4-NEXT:    br i1 [[CMP1]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK4:       omp.inner.for.cond.cleanup:
  // CHECK4-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK4:       omp.inner.for.body:
  // CHECK4-NEXT:    [[TMP7:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK4-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP7]], 1
  // CHECK4-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK4-NEXT:    store i32 [[ADD]], i32* [[I]], align 4
  // CHECK4-NEXT:    [[TMP8:%.*]] = load i32, i32* [[T_VAR]], align 4
  // CHECK4-NEXT:    [[TMP9:%.*]] = load i32, i32* [[I]], align 4
  // CHECK4-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC]], i32 0, i32 [[TMP9]]
  // CHECK4-NEXT:    store i32 [[TMP8]], i32* [[ARRAYIDX]], align 4
  // CHECK4-NEXT:    [[TMP10:%.*]] = load i32, i32* [[I]], align 4
  // CHECK4-NEXT:    [[ARRAYIDX2:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 [[TMP10]]
  // CHECK4-NEXT:    [[TMP11:%.*]] = bitcast %struct.S* [[ARRAYIDX2]] to i8*
  // CHECK4-NEXT:    [[TMP12:%.*]] = bitcast %struct.S* [[VAR]] to i8*
  // CHECK4-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 4 [[TMP11]], i8* align 4 [[TMP12]], i32 4, i1 false)
  // CHECK4-NEXT:    [[TMP13:%.*]] = load i32, i32* [[I]], align 4
  // CHECK4-NEXT:    [[TMP14:%.*]] = load i32, i32* [[SIVAR]], align 4
  // CHECK4-NEXT:    [[ADD3:%.*]] = add nsw i32 [[TMP14]], [[TMP13]]
  // CHECK4-NEXT:    store i32 [[ADD3]], i32* [[SIVAR]], align 4
  // CHECK4-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK4:       omp.body.continue:
  // CHECK4-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK4:       omp.inner.for.inc:
  // CHECK4-NEXT:    [[TMP15:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK4-NEXT:    [[ADD4:%.*]] = add nsw i32 [[TMP15]], 1
  // CHECK4-NEXT:    store i32 [[ADD4]], i32* [[DOTOMP_IV]], align 4
  // CHECK4-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP5:![0-9]+]]
  // CHECK4:       omp.inner.for.end:
  // CHECK4-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
  // CHECK4:       omp.loop.exit:
  // CHECK4-NEXT:    [[TMP16:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 4
  // CHECK4-NEXT:    [[TMP17:%.*]] = load i32, i32* [[TMP16]], align 4
  // CHECK4-NEXT:    call void @__kmpc_for_static_fini(%struct.ident_t* @[[GLOB1]], i32 [[TMP17]])
  // CHECK4-NEXT:    [[TMP18:%.*]] = load i32, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK4-NEXT:    [[TMP19:%.*]] = icmp ne i32 [[TMP18]], 0
  // CHECK4-NEXT:    br i1 [[TMP19]], label [[DOTOMP_FINAL_THEN:%.*]], label [[DOTOMP_FINAL_DONE:%.*]]
  // CHECK4:       .omp.final.then:
  // CHECK4-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK4-NEXT:    br label [[DOTOMP_FINAL_DONE]]
  // CHECK4:       .omp.final.done:
  // CHECK4-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]]) #[[ATTR2]]
  // CHECK4-NEXT:    [[ARRAY_BEGIN5:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK4-NEXT:    [[TMP20:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN5]], i32 2
  // CHECK4-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK4:       arraydestroy.body:
  // CHECK4-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ [[TMP20]], [[DOTOMP_FINAL_DONE]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK4-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i32 -1
  // CHECK4-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK4-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN5]]
  // CHECK4-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE6:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK4:       arraydestroy.done6:
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@_Z5tmainIiET_v
  // CHECK4-SAME: () #[[ATTR6:[0-9]+]] comdat {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[TEST:%.*]] = alloca [[STRUCT_S_0:%.*]], align 4
  // CHECK4-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK4-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK4-NEXT:    [[VAR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK4-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[_TMP1:%.*]] = alloca %struct.S.0*, align 4
  // CHECK4-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]])
  // CHECK4-NEXT:    store i32 0, i32* [[T_VAR]], align 4
  // CHECK4-NEXT:    [[TMP0:%.*]] = bitcast [2 x i32]* [[VEC]] to i8*
  // CHECK4-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 4 [[TMP0]], i8* align 4 bitcast ([2 x i32]* @__const._Z5tmainIiET_v.vec to i8*), i32 8, i1 false)
  // CHECK4-NEXT:    [[ARRAYINIT_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK4-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_BEGIN]], i32 1)
  // CHECK4-NEXT:    [[ARRAYINIT_ELEMENT:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYINIT_BEGIN]], i32 1
  // CHECK4-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_ELEMENT]], i32 2)
  // CHECK4-NEXT:    store %struct.S.0* [[TEST]], %struct.S.0** [[VAR]], align 4
  // CHECK4-NEXT:    store %struct.S.0* undef, %struct.S.0** [[_TMP1]], align 4
  // CHECK4-NEXT:    call void @__kmpc_push_target_tripcount_mapper(%struct.ident_t* @[[GLOB2]], i64 -1, i64 2)
  // CHECK4-NEXT:    [[TMP1:%.*]] = call i32 @__tgt_target_teams_mapper(%struct.ident_t* @[[GLOB2]], i64 -1, i8* @.{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z5tmainIiET_v_l56.region_id, i32 0, i8** null, i8** null, i64* null, i64* null, i8** null, i8** null, i32 0, i32 1)
  // CHECK4-NEXT:    [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
  // CHECK4-NEXT:    br i1 [[TMP2]], label [[OMP_OFFLOAD_FAILED:%.*]], label [[OMP_OFFLOAD_CONT:%.*]]
  // CHECK4:       omp_offload.failed:
  // CHECK4-NEXT:    call void @{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z5tmainIiET_v_l56() #[[ATTR2]]
  // CHECK4-NEXT:    br label [[OMP_OFFLOAD_CONT]]
  // CHECK4:       omp_offload.cont:
  // CHECK4-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK4-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK4-NEXT:    [[TMP3:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN]], i32 2
  // CHECK4-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK4:       arraydestroy.body:
  // CHECK4-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S.0* [ [[TMP3]], [[OMP_OFFLOAD_CONT]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK4-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST]], i32 -1
  // CHECK4-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK4-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN]]
  // CHECK4-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE2:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK4:       arraydestroy.done2:
  // CHECK4-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]]) #[[ATTR2]]
  // CHECK4-NEXT:    [[TMP4:%.*]] = load i32, i32* [[RETVAL]], align 4
  // CHECK4-NEXT:    ret i32 [[TMP4]]
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ev
  // CHECK4-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK4-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    call void @_ZN1SIiEC2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ei
  // CHECK4-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK4-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK4-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK4-NEXT:    call void @_ZN1SIiEC2Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]], i32 [[TMP0]])
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}__Z5tmainIiET_v_l56
  // CHECK4-SAME: () #[[ATTR4]] {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    call void (%struct.ident_t*, i32, void (i32*, i32*, ...)*, ...) @__kmpc_fork_teams(%struct.ident_t* @[[GLOB2]], i32 0, void (i32*, i32*, ...)* bitcast (void (i32*, i32*)* @.omp_outlined..3 to void (i32*, i32*, ...)*))
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@.omp_outlined..3
  // CHECK4-SAME: (i32* noalias [[DOTGLOBAL_TID_:%.*]], i32* noalias [[DOTBOUND_TID_:%.*]]) #[[ATTR4]] {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[DOTGLOBAL_TID__ADDR:%.*]] = alloca i32*, align 4
  // CHECK4-NEXT:    [[DOTBOUND_TID__ADDR:%.*]] = alloca i32*, align 4
  // CHECK4-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[_TMP1:%.*]] = alloca %struct.S.0*, align 4
  // CHECK4-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK4-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK4-NEXT:    [[VAR:%.*]] = alloca [[STRUCT_S_0:%.*]], align 4
  // CHECK4-NEXT:    [[_TMP2:%.*]] = alloca %struct.S.0*, align 4
  // CHECK4-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    store i32* [[DOTGLOBAL_TID_]], i32** [[DOTGLOBAL_TID__ADDR]], align 4
  // CHECK4-NEXT:    store i32* [[DOTBOUND_TID_]], i32** [[DOTBOUND_TID__ADDR]], align 4
  // CHECK4-NEXT:    store %struct.S.0* undef, %struct.S.0** [[_TMP1]], align 4
  // CHECK4-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK4-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK4-NEXT:    store i32 1, i32* [[DOTOMP_STRIDE]], align 4
  // CHECK4-NEXT:    store i32 0, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK4-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK4-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN]], i32 2
  // CHECK4-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK4:       arrayctor.loop:
  // CHECK4-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S.0* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK4-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK4-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYCTOR_CUR]], i32 1
  // CHECK4-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK4-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK4:       arrayctor.cont:
  // CHECK4-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR]])
  // CHECK4-NEXT:    store %struct.S.0* [[VAR]], %struct.S.0** [[_TMP2]], align 4
  // CHECK4-NEXT:    [[TMP0:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 4
  // CHECK4-NEXT:    [[TMP1:%.*]] = load i32, i32* [[TMP0]], align 4
  // CHECK4-NEXT:    call void @__kmpc_for_static_init_4(%struct.ident_t* @[[GLOB1]], i32 [[TMP1]], i32 92, i32* [[DOTOMP_IS_LAST]], i32* [[DOTOMP_LB]], i32* [[DOTOMP_UB]], i32* [[DOTOMP_STRIDE]], i32 1, i32 1)
  // CHECK4-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK4-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP2]], 1
  // CHECK4-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
  // CHECK4:       cond.true:
  // CHECK4-NEXT:    br label [[COND_END:%.*]]
  // CHECK4:       cond.false:
  // CHECK4-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK4-NEXT:    br label [[COND_END]]
  // CHECK4:       cond.end:
  // CHECK4-NEXT:    [[COND:%.*]] = phi i32 [ 1, [[COND_TRUE]] ], [ [[TMP3]], [[COND_FALSE]] ]
  // CHECK4-NEXT:    store i32 [[COND]], i32* [[DOTOMP_UB]], align 4
  // CHECK4-NEXT:    [[TMP4:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK4-NEXT:    store i32 [[TMP4]], i32* [[DOTOMP_IV]], align 4
  // CHECK4-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK4:       omp.inner.for.cond:
  // CHECK4-NEXT:    [[TMP5:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK4-NEXT:    [[TMP6:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK4-NEXT:    [[CMP3:%.*]] = icmp sle i32 [[TMP5]], [[TMP6]]
  // CHECK4-NEXT:    br i1 [[CMP3]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK4:       omp.inner.for.cond.cleanup:
  // CHECK4-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK4:       omp.inner.for.body:
  // CHECK4-NEXT:    [[TMP7:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK4-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP7]], 1
  // CHECK4-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK4-NEXT:    store i32 [[ADD]], i32* [[I]], align 4
  // CHECK4-NEXT:    [[TMP8:%.*]] = load i32, i32* [[T_VAR]], align 4
  // CHECK4-NEXT:    [[TMP9:%.*]] = load i32, i32* [[I]], align 4
  // CHECK4-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC]], i32 0, i32 [[TMP9]]
  // CHECK4-NEXT:    store i32 [[TMP8]], i32* [[ARRAYIDX]], align 4
  // CHECK4-NEXT:    [[TMP10:%.*]] = load %struct.S.0*, %struct.S.0** [[_TMP2]], align 4
  // CHECK4-NEXT:    [[TMP11:%.*]] = load i32, i32* [[I]], align 4
  // CHECK4-NEXT:    [[ARRAYIDX4:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 [[TMP11]]
  // CHECK4-NEXT:    [[TMP12:%.*]] = bitcast %struct.S.0* [[ARRAYIDX4]] to i8*
  // CHECK4-NEXT:    [[TMP13:%.*]] = bitcast %struct.S.0* [[TMP10]] to i8*
  // CHECK4-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 4 [[TMP12]], i8* align 4 [[TMP13]], i32 4, i1 false)
  // CHECK4-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK4:       omp.body.continue:
  // CHECK4-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK4:       omp.inner.for.inc:
  // CHECK4-NEXT:    [[TMP14:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK4-NEXT:    [[ADD5:%.*]] = add nsw i32 [[TMP14]], 1
  // CHECK4-NEXT:    store i32 [[ADD5]], i32* [[DOTOMP_IV]], align 4
  // CHECK4-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP9:![0-9]+]]
  // CHECK4:       omp.inner.for.end:
  // CHECK4-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
  // CHECK4:       omp.loop.exit:
  // CHECK4-NEXT:    [[TMP15:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 4
  // CHECK4-NEXT:    [[TMP16:%.*]] = load i32, i32* [[TMP15]], align 4
  // CHECK4-NEXT:    call void @__kmpc_for_static_fini(%struct.ident_t* @[[GLOB1]], i32 [[TMP16]])
  // CHECK4-NEXT:    [[TMP17:%.*]] = load i32, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK4-NEXT:    [[TMP18:%.*]] = icmp ne i32 [[TMP17]], 0
  // CHECK4-NEXT:    br i1 [[TMP18]], label [[DOTOMP_FINAL_THEN:%.*]], label [[DOTOMP_FINAL_DONE:%.*]]
  // CHECK4:       .omp.final.then:
  // CHECK4-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK4-NEXT:    br label [[DOTOMP_FINAL_DONE]]
  // CHECK4:       .omp.final.done:
  // CHECK4-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR]]) #[[ATTR2]]
  // CHECK4-NEXT:    [[ARRAY_BEGIN6:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK4-NEXT:    [[TMP19:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN6]], i32 2
  // CHECK4-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK4:       arraydestroy.body:
  // CHECK4-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S.0* [ [[TMP19]], [[DOTOMP_FINAL_DONE]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK4-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST]], i32 -1
  // CHECK4-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK4-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN6]]
  // CHECK4-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE7:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK4:       arraydestroy.done7:
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@_ZN1SIiED1Ev
  // CHECK4-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK4-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    call void @_ZN1SIiED2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ev
  // CHECK4-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK4-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK4-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK4-NEXT:    store i32 [[TMP0]], i32* [[F]], align 4
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ei
  // CHECK4-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK4-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK4-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK4-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK4-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK4-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK4-NEXT:    [[ADD:%.*]] = add nsw i32 [[TMP0]], [[TMP1]]
  // CHECK4-NEXT:    store i32 [[ADD]], i32* [[F]], align 4
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@_ZN1SIiED2Ev
  // CHECK4-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK4-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@_GLOBAL__sub_I_target_teams_distribute_simd_private_codegen.cpp
  // CHECK4-SAME: () #[[ATTR0]] {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    call void @__cxx_global_var_init()
  // CHECK4-NEXT:    call void @__cxx_global_var_init.1()
  // CHECK4-NEXT:    call void @__cxx_global_var_init.2()
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK4-LABEL: define {{[^@]+}}@.omp_offloading.requires_reg
  // CHECK4-SAME: () #[[ATTR0]] {
  // CHECK4-NEXT:  entry:
  // CHECK4-NEXT:    call void @__tgt_register_requires(i64 1)
  // CHECK4-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@__cxx_global_var_init
  // CHECK5-SAME: () #[[ATTR0:[0-9]+]] {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) @test)
  // CHECK5-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @test to i8*), i8* @__dso_handle) #[[ATTR2:[0-9]+]]
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ev
  // CHECK5-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1:[0-9]+]] comdat align 2 {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK5-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    call void @_ZN1SIfEC2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@_ZN1SIfED1Ev
  // CHECK5-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK5-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    call void @_ZN1SIfED2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@__cxx_global_var_init.1
  // CHECK5-SAME: () #[[ATTR0]] {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 0), float 1.000000e+00)
  // CHECK5-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 1), float 2.000000e+00)
  // CHECK5-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* @__cxx_global_array_dtor, i8* null, i8* @__dso_handle) #[[ATTR2]]
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ef
  // CHECK5-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK5-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK5-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK5-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK5-NEXT:    call void @_ZN1SIfEC2Ef(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]], float [[TMP0]])
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@__cxx_global_array_dtor
  // CHECK5-SAME: (i8* [[TMP0:%.*]]) #[[ATTR0]] {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[DOTADDR:%.*]] = alloca i8*, align 8
  // CHECK5-NEXT:    store i8* [[TMP0]], i8** [[DOTADDR]], align 8
  // CHECK5-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK5:       arraydestroy.body:
  // CHECK5-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ getelementptr inbounds ([[STRUCT_S:%.*]], %struct.S* getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), i64 2), [[ENTRY:%.*]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK5-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK5-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK5-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0)
  // CHECK5-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE1:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK5:       arraydestroy.done1:
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@__cxx_global_var_init.2
  // CHECK5-SAME: () #[[ATTR0]] {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) @var, float 3.000000e+00)
  // CHECK5-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @var to i8*), i8* @__dso_handle) #[[ATTR2]]
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@main
  // CHECK5-SAME: () #[[ATTR3:[0-9]+]] {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK5-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S], align 4
  // CHECK5-NEXT:    [[VAR:%.*]] = alloca [[STRUCT_S:%.*]], align 4
  // CHECK5-NEXT:    [[SIVAR:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK5-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK5-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK5-NEXT:    [[TMP0:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK5-NEXT:    store i32 [[TMP0]], i32* [[DOTOMP_IV]], align 4
  // CHECK5-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK5-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN]], i64 2
  // CHECK5-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK5:       arrayctor.loop:
  // CHECK5-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK5-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK5-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYCTOR_CUR]], i64 1
  // CHECK5-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK5-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK5:       arrayctor.cont:
  // CHECK5-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]])
  // CHECK5-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK5:       omp.inner.for.cond:
  // CHECK5-NEXT:    [[TMP1:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !2
  // CHECK5-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4, !llvm.access.group !2
  // CHECK5-NEXT:    [[CMP:%.*]] = icmp sle i32 [[TMP1]], [[TMP2]]
  // CHECK5-NEXT:    br i1 [[CMP]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK5:       omp.inner.for.cond.cleanup:
  // CHECK5-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK5:       omp.inner.for.body:
  // CHECK5-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !2
  // CHECK5-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP3]], 1
  // CHECK5-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK5-NEXT:    store i32 [[ADD]], i32* [[I]], align 4, !llvm.access.group !2
  // CHECK5-NEXT:    [[TMP4:%.*]] = load i32, i32* [[T_VAR]], align 4, !llvm.access.group !2
  // CHECK5-NEXT:    [[TMP5:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !2
  // CHECK5-NEXT:    [[IDXPROM:%.*]] = sext i32 [[TMP5]] to i64
  // CHECK5-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC]], i64 0, i64 [[IDXPROM]]
  // CHECK5-NEXT:    store i32 [[TMP4]], i32* [[ARRAYIDX]], align 4, !llvm.access.group !2
  // CHECK5-NEXT:    [[TMP6:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !2
  // CHECK5-NEXT:    [[IDXPROM1:%.*]] = sext i32 [[TMP6]] to i64
  // CHECK5-NEXT:    [[ARRAYIDX2:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i64 0, i64 [[IDXPROM1]]
  // CHECK5-NEXT:    [[TMP7:%.*]] = bitcast %struct.S* [[ARRAYIDX2]] to i8*
  // CHECK5-NEXT:    [[TMP8:%.*]] = bitcast %struct.S* [[VAR]] to i8*
  // CHECK5-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP7]], i8* align 4 [[TMP8]], i64 4, i1 false), !llvm.access.group !2
  // CHECK5-NEXT:    [[TMP9:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !2
  // CHECK5-NEXT:    [[TMP10:%.*]] = load i32, i32* [[SIVAR]], align 4, !llvm.access.group !2
  // CHECK5-NEXT:    [[ADD3:%.*]] = add nsw i32 [[TMP10]], [[TMP9]]
  // CHECK5-NEXT:    store i32 [[ADD3]], i32* [[SIVAR]], align 4, !llvm.access.group !2
  // CHECK5-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK5:       omp.body.continue:
  // CHECK5-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK5:       omp.inner.for.inc:
  // CHECK5-NEXT:    [[TMP11:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !2
  // CHECK5-NEXT:    [[ADD4:%.*]] = add nsw i32 [[TMP11]], 1
  // CHECK5-NEXT:    store i32 [[ADD4]], i32* [[DOTOMP_IV]], align 4, !llvm.access.group !2
  // CHECK5-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP3:![0-9]+]]
  // CHECK5:       omp.inner.for.end:
  // CHECK5-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK5-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]]) #[[ATTR2]]
  // CHECK5-NEXT:    [[ARRAY_BEGIN5:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK5-NEXT:    [[TMP12:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN5]], i64 2
  // CHECK5-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK5:       arraydestroy.body:
  // CHECK5-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ [[TMP12]], [[OMP_INNER_FOR_END]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK5-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK5-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK5-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN5]]
  // CHECK5-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE6:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK5:       arraydestroy.done6:
  // CHECK5-NEXT:    [[CALL:%.*]] = call signext i32 @_Z5tmainIiET_v()
  // CHECK5-NEXT:    ret i32 [[CALL]]
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@_Z5tmainIiET_v
  // CHECK5-SAME: () #[[ATTR5:[0-9]+]] comdat {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[TEST:%.*]] = alloca [[STRUCT_S_0:%.*]], align 4
  // CHECK5-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK5-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK5-NEXT:    [[VAR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK5-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[_TMP1:%.*]] = alloca %struct.S.0*, align 8
  // CHECK5-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[T_VAR2:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    [[VEC3:%.*]] = alloca [2 x i32], align 4
  // CHECK5-NEXT:    [[S_ARR4:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK5-NEXT:    [[VAR5:%.*]] = alloca [[STRUCT_S_0]], align 4
  // CHECK5-NEXT:    [[_TMP6:%.*]] = alloca %struct.S.0*, align 8
  // CHECK5-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]])
  // CHECK5-NEXT:    store i32 0, i32* [[T_VAR]], align 4
  // CHECK5-NEXT:    [[TMP0:%.*]] = bitcast [2 x i32]* [[VEC]] to i8*
  // CHECK5-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP0]], i8* align 4 bitcast ([2 x i32]* @__const._Z5tmainIiET_v.vec to i8*), i64 8, i1 false)
  // CHECK5-NEXT:    [[ARRAYINIT_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i64 0, i64 0
  // CHECK5-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_BEGIN]], i32 signext 1)
  // CHECK5-NEXT:    [[ARRAYINIT_ELEMENT:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYINIT_BEGIN]], i64 1
  // CHECK5-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_ELEMENT]], i32 signext 2)
  // CHECK5-NEXT:    store %struct.S.0* [[TEST]], %struct.S.0** [[VAR]], align 8
  // CHECK5-NEXT:    store %struct.S.0* undef, %struct.S.0** [[_TMP1]], align 8
  // CHECK5-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK5-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK5-NEXT:    [[TMP1:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK5-NEXT:    store i32 [[TMP1]], i32* [[DOTOMP_IV]], align 4
  // CHECK5-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR4]], i32 0, i32 0
  // CHECK5-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN]], i64 2
  // CHECK5-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK5:       arrayctor.loop:
  // CHECK5-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S.0* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK5-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK5-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYCTOR_CUR]], i64 1
  // CHECK5-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK5-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK5:       arrayctor.cont:
  // CHECK5-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR5]])
  // CHECK5-NEXT:    store %struct.S.0* [[VAR5]], %struct.S.0** [[_TMP6]], align 8
  // CHECK5-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK5:       omp.inner.for.cond:
  // CHECK5-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !6
  // CHECK5-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4, !llvm.access.group !6
  // CHECK5-NEXT:    [[CMP:%.*]] = icmp sle i32 [[TMP2]], [[TMP3]]
  // CHECK5-NEXT:    br i1 [[CMP]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK5:       omp.inner.for.cond.cleanup:
  // CHECK5-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK5:       omp.inner.for.body:
  // CHECK5-NEXT:    [[TMP4:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !6
  // CHECK5-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP4]], 1
  // CHECK5-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK5-NEXT:    store i32 [[ADD]], i32* [[I]], align 4, !llvm.access.group !6
  // CHECK5-NEXT:    [[TMP5:%.*]] = load i32, i32* [[T_VAR2]], align 4, !llvm.access.group !6
  // CHECK5-NEXT:    [[TMP6:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !6
  // CHECK5-NEXT:    [[IDXPROM:%.*]] = sext i32 [[TMP6]] to i64
  // CHECK5-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC3]], i64 0, i64 [[IDXPROM]]
  // CHECK5-NEXT:    store i32 [[TMP5]], i32* [[ARRAYIDX]], align 4, !llvm.access.group !6
  // CHECK5-NEXT:    [[TMP7:%.*]] = load %struct.S.0*, %struct.S.0** [[_TMP6]], align 8, !llvm.access.group !6
  // CHECK5-NEXT:    [[TMP8:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !6
  // CHECK5-NEXT:    [[IDXPROM7:%.*]] = sext i32 [[TMP8]] to i64
  // CHECK5-NEXT:    [[ARRAYIDX8:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR4]], i64 0, i64 [[IDXPROM7]]
  // CHECK5-NEXT:    [[TMP9:%.*]] = bitcast %struct.S.0* [[ARRAYIDX8]] to i8*
  // CHECK5-NEXT:    [[TMP10:%.*]] = bitcast %struct.S.0* [[TMP7]] to i8*
  // CHECK5-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP9]], i8* align 4 [[TMP10]], i64 4, i1 false), !llvm.access.group !6
  // CHECK5-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK5:       omp.body.continue:
  // CHECK5-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK5:       omp.inner.for.inc:
  // CHECK5-NEXT:    [[TMP11:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !6
  // CHECK5-NEXT:    [[ADD9:%.*]] = add nsw i32 [[TMP11]], 1
  // CHECK5-NEXT:    store i32 [[ADD9]], i32* [[DOTOMP_IV]], align 4, !llvm.access.group !6
  // CHECK5-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP7:![0-9]+]]
  // CHECK5:       omp.inner.for.end:
  // CHECK5-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK5-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR5]]) #[[ATTR2]]
  // CHECK5-NEXT:    [[ARRAY_BEGIN10:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR4]], i32 0, i32 0
  // CHECK5-NEXT:    [[TMP12:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN10]], i64 2
  // CHECK5-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK5:       arraydestroy.body:
  // CHECK5-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S.0* [ [[TMP12]], [[OMP_INNER_FOR_END]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK5-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK5-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK5-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN10]]
  // CHECK5-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE11:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK5:       arraydestroy.done11:
  // CHECK5-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK5-NEXT:    [[ARRAY_BEGIN12:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK5-NEXT:    [[TMP13:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN12]], i64 2
  // CHECK5-NEXT:    br label [[ARRAYDESTROY_BODY13:%.*]]
  // CHECK5:       arraydestroy.body13:
  // CHECK5-NEXT:    [[ARRAYDESTROY_ELEMENTPAST14:%.*]] = phi %struct.S.0* [ [[TMP13]], [[ARRAYDESTROY_DONE11]] ], [ [[ARRAYDESTROY_ELEMENT15:%.*]], [[ARRAYDESTROY_BODY13]] ]
  // CHECK5-NEXT:    [[ARRAYDESTROY_ELEMENT15]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST14]], i64 -1
  // CHECK5-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT15]]) #[[ATTR2]]
  // CHECK5-NEXT:    [[ARRAYDESTROY_DONE16:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT15]], [[ARRAY_BEGIN12]]
  // CHECK5-NEXT:    br i1 [[ARRAYDESTROY_DONE16]], label [[ARRAYDESTROY_DONE17:%.*]], label [[ARRAYDESTROY_BODY13]]
  // CHECK5:       arraydestroy.done17:
  // CHECK5-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]]) #[[ATTR2]]
  // CHECK5-NEXT:    [[TMP14:%.*]] = load i32, i32* [[RETVAL]], align 4
  // CHECK5-NEXT:    ret i32 [[TMP14]]
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ev
  // CHECK5-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK5-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK5-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK5-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP0]] to float
  // CHECK5-NEXT:    store float [[CONV]], float* [[F]], align 4
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@_ZN1SIfED2Ev
  // CHECK5-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK5-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ef
  // CHECK5-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK5-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK5-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK5-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK5-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK5-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK5-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP1]] to float
  // CHECK5-NEXT:    [[ADD:%.*]] = fadd float [[TMP0]], [[CONV]]
  // CHECK5-NEXT:    store float [[ADD]], float* [[F]], align 4
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ev
  // CHECK5-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK5-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    call void @_ZN1SIiEC2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ei
  // CHECK5-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 signext [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK5-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK5-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK5-NEXT:    call void @_ZN1SIiEC2Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]], i32 signext [[TMP0]])
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@_ZN1SIiED1Ev
  // CHECK5-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK5-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    call void @_ZN1SIiED2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ev
  // CHECK5-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK5-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK5-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK5-NEXT:    store i32 [[TMP0]], i32* [[F]], align 4
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ei
  // CHECK5-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 signext [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK5-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK5-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK5-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK5-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK5-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK5-NEXT:    [[ADD:%.*]] = add nsw i32 [[TMP0]], [[TMP1]]
  // CHECK5-NEXT:    store i32 [[ADD]], i32* [[F]], align 4
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@_ZN1SIiED2Ev
  // CHECK5-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK5-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK5-LABEL: define {{[^@]+}}@_GLOBAL__sub_I_target_teams_distribute_simd_private_codegen.cpp
  // CHECK5-SAME: () #[[ATTR0]] {
  // CHECK5-NEXT:  entry:
  // CHECK5-NEXT:    call void @__cxx_global_var_init()
  // CHECK5-NEXT:    call void @__cxx_global_var_init.1()
  // CHECK5-NEXT:    call void @__cxx_global_var_init.2()
  // CHECK5-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@__cxx_global_var_init
  // CHECK6-SAME: () #[[ATTR0:[0-9]+]] {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) @test)
  // CHECK6-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @test to i8*), i8* @__dso_handle) #[[ATTR2:[0-9]+]]
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ev
  // CHECK6-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1:[0-9]+]] comdat align 2 {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK6-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    call void @_ZN1SIfEC2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@_ZN1SIfED1Ev
  // CHECK6-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK6-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    call void @_ZN1SIfED2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@__cxx_global_var_init.1
  // CHECK6-SAME: () #[[ATTR0]] {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 0), float 1.000000e+00)
  // CHECK6-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 1), float 2.000000e+00)
  // CHECK6-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* @__cxx_global_array_dtor, i8* null, i8* @__dso_handle) #[[ATTR2]]
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ef
  // CHECK6-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK6-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK6-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK6-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK6-NEXT:    call void @_ZN1SIfEC2Ef(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]], float [[TMP0]])
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@__cxx_global_array_dtor
  // CHECK6-SAME: (i8* [[TMP0:%.*]]) #[[ATTR0]] {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[DOTADDR:%.*]] = alloca i8*, align 8
  // CHECK6-NEXT:    store i8* [[TMP0]], i8** [[DOTADDR]], align 8
  // CHECK6-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK6:       arraydestroy.body:
  // CHECK6-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ getelementptr inbounds ([[STRUCT_S:%.*]], %struct.S* getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), i64 2), [[ENTRY:%.*]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK6-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK6-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK6-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0)
  // CHECK6-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE1:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK6:       arraydestroy.done1:
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@__cxx_global_var_init.2
  // CHECK6-SAME: () #[[ATTR0]] {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) @var, float 3.000000e+00)
  // CHECK6-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @var to i8*), i8* @__dso_handle) #[[ATTR2]]
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@main
  // CHECK6-SAME: () #[[ATTR3:[0-9]+]] {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK6-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S], align 4
  // CHECK6-NEXT:    [[VAR:%.*]] = alloca [[STRUCT_S:%.*]], align 4
  // CHECK6-NEXT:    [[SIVAR:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK6-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK6-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK6-NEXT:    [[TMP0:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK6-NEXT:    store i32 [[TMP0]], i32* [[DOTOMP_IV]], align 4
  // CHECK6-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK6-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN]], i64 2
  // CHECK6-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK6:       arrayctor.loop:
  // CHECK6-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK6-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK6-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYCTOR_CUR]], i64 1
  // CHECK6-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK6-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK6:       arrayctor.cont:
  // CHECK6-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]])
  // CHECK6-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK6:       omp.inner.for.cond:
  // CHECK6-NEXT:    [[TMP1:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !2
  // CHECK6-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4, !llvm.access.group !2
  // CHECK6-NEXT:    [[CMP:%.*]] = icmp sle i32 [[TMP1]], [[TMP2]]
  // CHECK6-NEXT:    br i1 [[CMP]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK6:       omp.inner.for.cond.cleanup:
  // CHECK6-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK6:       omp.inner.for.body:
  // CHECK6-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !2
  // CHECK6-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP3]], 1
  // CHECK6-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK6-NEXT:    store i32 [[ADD]], i32* [[I]], align 4, !llvm.access.group !2
  // CHECK6-NEXT:    [[TMP4:%.*]] = load i32, i32* [[T_VAR]], align 4, !llvm.access.group !2
  // CHECK6-NEXT:    [[TMP5:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !2
  // CHECK6-NEXT:    [[IDXPROM:%.*]] = sext i32 [[TMP5]] to i64
  // CHECK6-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC]], i64 0, i64 [[IDXPROM]]
  // CHECK6-NEXT:    store i32 [[TMP4]], i32* [[ARRAYIDX]], align 4, !llvm.access.group !2
  // CHECK6-NEXT:    [[TMP6:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !2
  // CHECK6-NEXT:    [[IDXPROM1:%.*]] = sext i32 [[TMP6]] to i64
  // CHECK6-NEXT:    [[ARRAYIDX2:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i64 0, i64 [[IDXPROM1]]
  // CHECK6-NEXT:    [[TMP7:%.*]] = bitcast %struct.S* [[ARRAYIDX2]] to i8*
  // CHECK6-NEXT:    [[TMP8:%.*]] = bitcast %struct.S* [[VAR]] to i8*
  // CHECK6-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP7]], i8* align 4 [[TMP8]], i64 4, i1 false), !llvm.access.group !2
  // CHECK6-NEXT:    [[TMP9:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !2
  // CHECK6-NEXT:    [[TMP10:%.*]] = load i32, i32* [[SIVAR]], align 4, !llvm.access.group !2
  // CHECK6-NEXT:    [[ADD3:%.*]] = add nsw i32 [[TMP10]], [[TMP9]]
  // CHECK6-NEXT:    store i32 [[ADD3]], i32* [[SIVAR]], align 4, !llvm.access.group !2
  // CHECK6-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK6:       omp.body.continue:
  // CHECK6-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK6:       omp.inner.for.inc:
  // CHECK6-NEXT:    [[TMP11:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !2
  // CHECK6-NEXT:    [[ADD4:%.*]] = add nsw i32 [[TMP11]], 1
  // CHECK6-NEXT:    store i32 [[ADD4]], i32* [[DOTOMP_IV]], align 4, !llvm.access.group !2
  // CHECK6-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP3:![0-9]+]]
  // CHECK6:       omp.inner.for.end:
  // CHECK6-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK6-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]]) #[[ATTR2]]
  // CHECK6-NEXT:    [[ARRAY_BEGIN5:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK6-NEXT:    [[TMP12:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN5]], i64 2
  // CHECK6-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK6:       arraydestroy.body:
  // CHECK6-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ [[TMP12]], [[OMP_INNER_FOR_END]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK6-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK6-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK6-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN5]]
  // CHECK6-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE6:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK6:       arraydestroy.done6:
  // CHECK6-NEXT:    [[CALL:%.*]] = call signext i32 @_Z5tmainIiET_v()
  // CHECK6-NEXT:    ret i32 [[CALL]]
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@_Z5tmainIiET_v
  // CHECK6-SAME: () #[[ATTR5:[0-9]+]] comdat {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[TEST:%.*]] = alloca [[STRUCT_S_0:%.*]], align 4
  // CHECK6-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK6-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK6-NEXT:    [[VAR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK6-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[_TMP1:%.*]] = alloca %struct.S.0*, align 8
  // CHECK6-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[T_VAR2:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    [[VEC3:%.*]] = alloca [2 x i32], align 4
  // CHECK6-NEXT:    [[S_ARR4:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK6-NEXT:    [[VAR5:%.*]] = alloca [[STRUCT_S_0]], align 4
  // CHECK6-NEXT:    [[_TMP6:%.*]] = alloca %struct.S.0*, align 8
  // CHECK6-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]])
  // CHECK6-NEXT:    store i32 0, i32* [[T_VAR]], align 4
  // CHECK6-NEXT:    [[TMP0:%.*]] = bitcast [2 x i32]* [[VEC]] to i8*
  // CHECK6-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP0]], i8* align 4 bitcast ([2 x i32]* @__const._Z5tmainIiET_v.vec to i8*), i64 8, i1 false)
  // CHECK6-NEXT:    [[ARRAYINIT_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i64 0, i64 0
  // CHECK6-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_BEGIN]], i32 signext 1)
  // CHECK6-NEXT:    [[ARRAYINIT_ELEMENT:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYINIT_BEGIN]], i64 1
  // CHECK6-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_ELEMENT]], i32 signext 2)
  // CHECK6-NEXT:    store %struct.S.0* [[TEST]], %struct.S.0** [[VAR]], align 8
  // CHECK6-NEXT:    store %struct.S.0* undef, %struct.S.0** [[_TMP1]], align 8
  // CHECK6-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK6-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK6-NEXT:    [[TMP1:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK6-NEXT:    store i32 [[TMP1]], i32* [[DOTOMP_IV]], align 4
  // CHECK6-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR4]], i32 0, i32 0
  // CHECK6-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN]], i64 2
  // CHECK6-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK6:       arrayctor.loop:
  // CHECK6-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S.0* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK6-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK6-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYCTOR_CUR]], i64 1
  // CHECK6-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK6-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK6:       arrayctor.cont:
  // CHECK6-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR5]])
  // CHECK6-NEXT:    store %struct.S.0* [[VAR5]], %struct.S.0** [[_TMP6]], align 8
  // CHECK6-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK6:       omp.inner.for.cond:
  // CHECK6-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !6
  // CHECK6-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4, !llvm.access.group !6
  // CHECK6-NEXT:    [[CMP:%.*]] = icmp sle i32 [[TMP2]], [[TMP3]]
  // CHECK6-NEXT:    br i1 [[CMP]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK6:       omp.inner.for.cond.cleanup:
  // CHECK6-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK6:       omp.inner.for.body:
  // CHECK6-NEXT:    [[TMP4:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !6
  // CHECK6-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP4]], 1
  // CHECK6-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK6-NEXT:    store i32 [[ADD]], i32* [[I]], align 4, !llvm.access.group !6
  // CHECK6-NEXT:    [[TMP5:%.*]] = load i32, i32* [[T_VAR2]], align 4, !llvm.access.group !6
  // CHECK6-NEXT:    [[TMP6:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !6
  // CHECK6-NEXT:    [[IDXPROM:%.*]] = sext i32 [[TMP6]] to i64
  // CHECK6-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC3]], i64 0, i64 [[IDXPROM]]
  // CHECK6-NEXT:    store i32 [[TMP5]], i32* [[ARRAYIDX]], align 4, !llvm.access.group !6
  // CHECK6-NEXT:    [[TMP7:%.*]] = load %struct.S.0*, %struct.S.0** [[_TMP6]], align 8, !llvm.access.group !6
  // CHECK6-NEXT:    [[TMP8:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !6
  // CHECK6-NEXT:    [[IDXPROM7:%.*]] = sext i32 [[TMP8]] to i64
  // CHECK6-NEXT:    [[ARRAYIDX8:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR4]], i64 0, i64 [[IDXPROM7]]
  // CHECK6-NEXT:    [[TMP9:%.*]] = bitcast %struct.S.0* [[ARRAYIDX8]] to i8*
  // CHECK6-NEXT:    [[TMP10:%.*]] = bitcast %struct.S.0* [[TMP7]] to i8*
  // CHECK6-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP9]], i8* align 4 [[TMP10]], i64 4, i1 false), !llvm.access.group !6
  // CHECK6-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK6:       omp.body.continue:
  // CHECK6-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK6:       omp.inner.for.inc:
  // CHECK6-NEXT:    [[TMP11:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !6
  // CHECK6-NEXT:    [[ADD9:%.*]] = add nsw i32 [[TMP11]], 1
  // CHECK6-NEXT:    store i32 [[ADD9]], i32* [[DOTOMP_IV]], align 4, !llvm.access.group !6
  // CHECK6-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP7:![0-9]+]]
  // CHECK6:       omp.inner.for.end:
  // CHECK6-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK6-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR5]]) #[[ATTR2]]
  // CHECK6-NEXT:    [[ARRAY_BEGIN10:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR4]], i32 0, i32 0
  // CHECK6-NEXT:    [[TMP12:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN10]], i64 2
  // CHECK6-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK6:       arraydestroy.body:
  // CHECK6-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S.0* [ [[TMP12]], [[OMP_INNER_FOR_END]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK6-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK6-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK6-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN10]]
  // CHECK6-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE11:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK6:       arraydestroy.done11:
  // CHECK6-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK6-NEXT:    [[ARRAY_BEGIN12:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK6-NEXT:    [[TMP13:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN12]], i64 2
  // CHECK6-NEXT:    br label [[ARRAYDESTROY_BODY13:%.*]]
  // CHECK6:       arraydestroy.body13:
  // CHECK6-NEXT:    [[ARRAYDESTROY_ELEMENTPAST14:%.*]] = phi %struct.S.0* [ [[TMP13]], [[ARRAYDESTROY_DONE11]] ], [ [[ARRAYDESTROY_ELEMENT15:%.*]], [[ARRAYDESTROY_BODY13]] ]
  // CHECK6-NEXT:    [[ARRAYDESTROY_ELEMENT15]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST14]], i64 -1
  // CHECK6-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT15]]) #[[ATTR2]]
  // CHECK6-NEXT:    [[ARRAYDESTROY_DONE16:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT15]], [[ARRAY_BEGIN12]]
  // CHECK6-NEXT:    br i1 [[ARRAYDESTROY_DONE16]], label [[ARRAYDESTROY_DONE17:%.*]], label [[ARRAYDESTROY_BODY13]]
  // CHECK6:       arraydestroy.done17:
  // CHECK6-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]]) #[[ATTR2]]
  // CHECK6-NEXT:    [[TMP14:%.*]] = load i32, i32* [[RETVAL]], align 4
  // CHECK6-NEXT:    ret i32 [[TMP14]]
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ev
  // CHECK6-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK6-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK6-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK6-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP0]] to float
  // CHECK6-NEXT:    store float [[CONV]], float* [[F]], align 4
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@_ZN1SIfED2Ev
  // CHECK6-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK6-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ef
  // CHECK6-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK6-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK6-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK6-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK6-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK6-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK6-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP1]] to float
  // CHECK6-NEXT:    [[ADD:%.*]] = fadd float [[TMP0]], [[CONV]]
  // CHECK6-NEXT:    store float [[ADD]], float* [[F]], align 4
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ev
  // CHECK6-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK6-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    call void @_ZN1SIiEC2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ei
  // CHECK6-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 signext [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK6-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK6-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK6-NEXT:    call void @_ZN1SIiEC2Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]], i32 signext [[TMP0]])
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@_ZN1SIiED1Ev
  // CHECK6-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK6-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    call void @_ZN1SIiED2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ev
  // CHECK6-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK6-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK6-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK6-NEXT:    store i32 [[TMP0]], i32* [[F]], align 4
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ei
  // CHECK6-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 signext [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK6-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK6-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK6-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK6-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK6-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK6-NEXT:    [[ADD:%.*]] = add nsw i32 [[TMP0]], [[TMP1]]
  // CHECK6-NEXT:    store i32 [[ADD]], i32* [[F]], align 4
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@_ZN1SIiED2Ev
  // CHECK6-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 8
  // CHECK6-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 8
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK6-LABEL: define {{[^@]+}}@_GLOBAL__sub_I_target_teams_distribute_simd_private_codegen.cpp
  // CHECK6-SAME: () #[[ATTR0]] {
  // CHECK6-NEXT:  entry:
  // CHECK6-NEXT:    call void @__cxx_global_var_init()
  // CHECK6-NEXT:    call void @__cxx_global_var_init.1()
  // CHECK6-NEXT:    call void @__cxx_global_var_init.2()
  // CHECK6-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@__cxx_global_var_init
  // CHECK7-SAME: () #[[ATTR0:[0-9]+]] {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) @test)
  // CHECK7-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @test to i8*), i8* @__dso_handle) #[[ATTR2:[0-9]+]]
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ev
  // CHECK7-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1:[0-9]+]] comdat align 2 {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK7-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    call void @_ZN1SIfEC2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@_ZN1SIfED1Ev
  // CHECK7-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK7-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    call void @_ZN1SIfED2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@__cxx_global_var_init.1
  // CHECK7-SAME: () #[[ATTR0]] {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), float 1.000000e+00)
  // CHECK7-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 1), float 2.000000e+00)
  // CHECK7-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* @__cxx_global_array_dtor, i8* null, i8* @__dso_handle) #[[ATTR2]]
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ef
  // CHECK7-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK7-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK7-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK7-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK7-NEXT:    call void @_ZN1SIfEC2Ef(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]], float [[TMP0]])
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@__cxx_global_array_dtor
  // CHECK7-SAME: (i8* [[TMP0:%.*]]) #[[ATTR0]] {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[DOTADDR:%.*]] = alloca i8*, align 4
  // CHECK7-NEXT:    store i8* [[TMP0]], i8** [[DOTADDR]], align 4
  // CHECK7-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK7:       arraydestroy.body:
  // CHECK7-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ getelementptr inbounds ([[STRUCT_S:%.*]], %struct.S* getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), i32 2), [[ENTRY:%.*]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK7-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i32 -1
  // CHECK7-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK7-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0)
  // CHECK7-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE1:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK7:       arraydestroy.done1:
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@__cxx_global_var_init.2
  // CHECK7-SAME: () #[[ATTR0]] {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) @var, float 3.000000e+00)
  // CHECK7-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @var to i8*), i8* @__dso_handle) #[[ATTR2]]
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@main
  // CHECK7-SAME: () #[[ATTR3:[0-9]+]] {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK7-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S], align 4
  // CHECK7-NEXT:    [[VAR:%.*]] = alloca [[STRUCT_S:%.*]], align 4
  // CHECK7-NEXT:    [[SIVAR:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK7-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK7-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK7-NEXT:    [[TMP0:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK7-NEXT:    store i32 [[TMP0]], i32* [[DOTOMP_IV]], align 4
  // CHECK7-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK7-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN]], i32 2
  // CHECK7-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK7:       arrayctor.loop:
  // CHECK7-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK7-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK7-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYCTOR_CUR]], i32 1
  // CHECK7-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK7-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK7:       arrayctor.cont:
  // CHECK7-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]])
  // CHECK7-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK7:       omp.inner.for.cond:
  // CHECK7-NEXT:    [[TMP1:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !3
  // CHECK7-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4, !llvm.access.group !3
  // CHECK7-NEXT:    [[CMP:%.*]] = icmp sle i32 [[TMP1]], [[TMP2]]
  // CHECK7-NEXT:    br i1 [[CMP]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK7:       omp.inner.for.cond.cleanup:
  // CHECK7-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK7:       omp.inner.for.body:
  // CHECK7-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !3
  // CHECK7-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP3]], 1
  // CHECK7-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK7-NEXT:    store i32 [[ADD]], i32* [[I]], align 4, !llvm.access.group !3
  // CHECK7-NEXT:    [[TMP4:%.*]] = load i32, i32* [[T_VAR]], align 4, !llvm.access.group !3
  // CHECK7-NEXT:    [[TMP5:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !3
  // CHECK7-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC]], i32 0, i32 [[TMP5]]
  // CHECK7-NEXT:    store i32 [[TMP4]], i32* [[ARRAYIDX]], align 4, !llvm.access.group !3
  // CHECK7-NEXT:    [[TMP6:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !3
  // CHECK7-NEXT:    [[ARRAYIDX1:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 [[TMP6]]
  // CHECK7-NEXT:    [[TMP7:%.*]] = bitcast %struct.S* [[ARRAYIDX1]] to i8*
  // CHECK7-NEXT:    [[TMP8:%.*]] = bitcast %struct.S* [[VAR]] to i8*
  // CHECK7-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 4 [[TMP7]], i8* align 4 [[TMP8]], i32 4, i1 false), !llvm.access.group !3
  // CHECK7-NEXT:    [[TMP9:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !3
  // CHECK7-NEXT:    [[TMP10:%.*]] = load i32, i32* [[SIVAR]], align 4, !llvm.access.group !3
  // CHECK7-NEXT:    [[ADD2:%.*]] = add nsw i32 [[TMP10]], [[TMP9]]
  // CHECK7-NEXT:    store i32 [[ADD2]], i32* [[SIVAR]], align 4, !llvm.access.group !3
  // CHECK7-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK7:       omp.body.continue:
  // CHECK7-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK7:       omp.inner.for.inc:
  // CHECK7-NEXT:    [[TMP11:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !3
  // CHECK7-NEXT:    [[ADD3:%.*]] = add nsw i32 [[TMP11]], 1
  // CHECK7-NEXT:    store i32 [[ADD3]], i32* [[DOTOMP_IV]], align 4, !llvm.access.group !3
  // CHECK7-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP4:![0-9]+]]
  // CHECK7:       omp.inner.for.end:
  // CHECK7-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK7-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]]) #[[ATTR2]]
  // CHECK7-NEXT:    [[ARRAY_BEGIN4:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK7-NEXT:    [[TMP12:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN4]], i32 2
  // CHECK7-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK7:       arraydestroy.body:
  // CHECK7-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ [[TMP12]], [[OMP_INNER_FOR_END]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK7-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i32 -1
  // CHECK7-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK7-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN4]]
  // CHECK7-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE5:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK7:       arraydestroy.done5:
  // CHECK7-NEXT:    [[CALL:%.*]] = call i32 @_Z5tmainIiET_v()
  // CHECK7-NEXT:    ret i32 [[CALL]]
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@_Z5tmainIiET_v
  // CHECK7-SAME: () #[[ATTR5:[0-9]+]] comdat {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[TEST:%.*]] = alloca [[STRUCT_S_0:%.*]], align 4
  // CHECK7-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK7-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK7-NEXT:    [[VAR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK7-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[_TMP1:%.*]] = alloca %struct.S.0*, align 4
  // CHECK7-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[T_VAR2:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    [[VEC3:%.*]] = alloca [2 x i32], align 4
  // CHECK7-NEXT:    [[S_ARR4:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK7-NEXT:    [[VAR5:%.*]] = alloca [[STRUCT_S_0]], align 4
  // CHECK7-NEXT:    [[_TMP6:%.*]] = alloca %struct.S.0*, align 4
  // CHECK7-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]])
  // CHECK7-NEXT:    store i32 0, i32* [[T_VAR]], align 4
  // CHECK7-NEXT:    [[TMP0:%.*]] = bitcast [2 x i32]* [[VEC]] to i8*
  // CHECK7-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 4 [[TMP0]], i8* align 4 bitcast ([2 x i32]* @__const._Z5tmainIiET_v.vec to i8*), i32 8, i1 false)
  // CHECK7-NEXT:    [[ARRAYINIT_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK7-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_BEGIN]], i32 1)
  // CHECK7-NEXT:    [[ARRAYINIT_ELEMENT:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYINIT_BEGIN]], i32 1
  // CHECK7-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_ELEMENT]], i32 2)
  // CHECK7-NEXT:    store %struct.S.0* [[TEST]], %struct.S.0** [[VAR]], align 4
  // CHECK7-NEXT:    store %struct.S.0* undef, %struct.S.0** [[_TMP1]], align 4
  // CHECK7-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK7-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK7-NEXT:    [[TMP1:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK7-NEXT:    store i32 [[TMP1]], i32* [[DOTOMP_IV]], align 4
  // CHECK7-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR4]], i32 0, i32 0
  // CHECK7-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN]], i32 2
  // CHECK7-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK7:       arrayctor.loop:
  // CHECK7-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S.0* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK7-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK7-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYCTOR_CUR]], i32 1
  // CHECK7-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK7-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK7:       arrayctor.cont:
  // CHECK7-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR5]])
  // CHECK7-NEXT:    store %struct.S.0* [[VAR5]], %struct.S.0** [[_TMP6]], align 4
  // CHECK7-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK7:       omp.inner.for.cond:
  // CHECK7-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !7
  // CHECK7-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4, !llvm.access.group !7
  // CHECK7-NEXT:    [[CMP:%.*]] = icmp sle i32 [[TMP2]], [[TMP3]]
  // CHECK7-NEXT:    br i1 [[CMP]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK7:       omp.inner.for.cond.cleanup:
  // CHECK7-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK7:       omp.inner.for.body:
  // CHECK7-NEXT:    [[TMP4:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !7
  // CHECK7-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP4]], 1
  // CHECK7-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK7-NEXT:    store i32 [[ADD]], i32* [[I]], align 4, !llvm.access.group !7
  // CHECK7-NEXT:    [[TMP5:%.*]] = load i32, i32* [[T_VAR2]], align 4, !llvm.access.group !7
  // CHECK7-NEXT:    [[TMP6:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !7
  // CHECK7-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC3]], i32 0, i32 [[TMP6]]
  // CHECK7-NEXT:    store i32 [[TMP5]], i32* [[ARRAYIDX]], align 4, !llvm.access.group !7
  // CHECK7-NEXT:    [[TMP7:%.*]] = load %struct.S.0*, %struct.S.0** [[_TMP6]], align 4, !llvm.access.group !7
  // CHECK7-NEXT:    [[TMP8:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !7
  // CHECK7-NEXT:    [[ARRAYIDX7:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR4]], i32 0, i32 [[TMP8]]
  // CHECK7-NEXT:    [[TMP9:%.*]] = bitcast %struct.S.0* [[ARRAYIDX7]] to i8*
  // CHECK7-NEXT:    [[TMP10:%.*]] = bitcast %struct.S.0* [[TMP7]] to i8*
  // CHECK7-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 4 [[TMP9]], i8* align 4 [[TMP10]], i32 4, i1 false), !llvm.access.group !7
  // CHECK7-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK7:       omp.body.continue:
  // CHECK7-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK7:       omp.inner.for.inc:
  // CHECK7-NEXT:    [[TMP11:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !7
  // CHECK7-NEXT:    [[ADD8:%.*]] = add nsw i32 [[TMP11]], 1
  // CHECK7-NEXT:    store i32 [[ADD8]], i32* [[DOTOMP_IV]], align 4, !llvm.access.group !7
  // CHECK7-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP8:![0-9]+]]
  // CHECK7:       omp.inner.for.end:
  // CHECK7-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK7-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR5]]) #[[ATTR2]]
  // CHECK7-NEXT:    [[ARRAY_BEGIN9:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR4]], i32 0, i32 0
  // CHECK7-NEXT:    [[TMP12:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN9]], i32 2
  // CHECK7-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK7:       arraydestroy.body:
  // CHECK7-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S.0* [ [[TMP12]], [[OMP_INNER_FOR_END]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK7-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST]], i32 -1
  // CHECK7-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK7-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN9]]
  // CHECK7-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE10:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK7:       arraydestroy.done10:
  // CHECK7-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK7-NEXT:    [[ARRAY_BEGIN11:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK7-NEXT:    [[TMP13:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN11]], i32 2
  // CHECK7-NEXT:    br label [[ARRAYDESTROY_BODY12:%.*]]
  // CHECK7:       arraydestroy.body12:
  // CHECK7-NEXT:    [[ARRAYDESTROY_ELEMENTPAST13:%.*]] = phi %struct.S.0* [ [[TMP13]], [[ARRAYDESTROY_DONE10]] ], [ [[ARRAYDESTROY_ELEMENT14:%.*]], [[ARRAYDESTROY_BODY12]] ]
  // CHECK7-NEXT:    [[ARRAYDESTROY_ELEMENT14]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST13]], i32 -1
  // CHECK7-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT14]]) #[[ATTR2]]
  // CHECK7-NEXT:    [[ARRAYDESTROY_DONE15:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT14]], [[ARRAY_BEGIN11]]
  // CHECK7-NEXT:    br i1 [[ARRAYDESTROY_DONE15]], label [[ARRAYDESTROY_DONE16:%.*]], label [[ARRAYDESTROY_BODY12]]
  // CHECK7:       arraydestroy.done16:
  // CHECK7-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]]) #[[ATTR2]]
  // CHECK7-NEXT:    [[TMP14:%.*]] = load i32, i32* [[RETVAL]], align 4
  // CHECK7-NEXT:    ret i32 [[TMP14]]
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ev
  // CHECK7-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK7-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK7-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK7-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP0]] to float
  // CHECK7-NEXT:    store float [[CONV]], float* [[F]], align 4
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@_ZN1SIfED2Ev
  // CHECK7-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK7-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ef
  // CHECK7-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK7-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK7-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK7-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK7-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK7-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK7-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP1]] to float
  // CHECK7-NEXT:    [[ADD:%.*]] = fadd float [[TMP0]], [[CONV]]
  // CHECK7-NEXT:    store float [[ADD]], float* [[F]], align 4
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ev
  // CHECK7-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK7-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    call void @_ZN1SIiEC2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ei
  // CHECK7-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK7-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK7-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK7-NEXT:    call void @_ZN1SIiEC2Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]], i32 [[TMP0]])
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@_ZN1SIiED1Ev
  // CHECK7-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK7-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    call void @_ZN1SIiED2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ev
  // CHECK7-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK7-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK7-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK7-NEXT:    store i32 [[TMP0]], i32* [[F]], align 4
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ei
  // CHECK7-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK7-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK7-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK7-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK7-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK7-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK7-NEXT:    [[ADD:%.*]] = add nsw i32 [[TMP0]], [[TMP1]]
  // CHECK7-NEXT:    store i32 [[ADD]], i32* [[F]], align 4
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@_ZN1SIiED2Ev
  // CHECK7-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK7-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK7-LABEL: define {{[^@]+}}@_GLOBAL__sub_I_target_teams_distribute_simd_private_codegen.cpp
  // CHECK7-SAME: () #[[ATTR0]] {
  // CHECK7-NEXT:  entry:
  // CHECK7-NEXT:    call void @__cxx_global_var_init()
  // CHECK7-NEXT:    call void @__cxx_global_var_init.1()
  // CHECK7-NEXT:    call void @__cxx_global_var_init.2()
  // CHECK7-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@__cxx_global_var_init
  // CHECK8-SAME: () #[[ATTR0:[0-9]+]] {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) @test)
  // CHECK8-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @test to i8*), i8* @__dso_handle) #[[ATTR2:[0-9]+]]
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ev
  // CHECK8-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1:[0-9]+]] comdat align 2 {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK8-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    call void @_ZN1SIfEC2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@_ZN1SIfED1Ev
  // CHECK8-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK8-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    call void @_ZN1SIfED2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@__cxx_global_var_init.1
  // CHECK8-SAME: () #[[ATTR0]] {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), float 1.000000e+00)
  // CHECK8-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 1), float 2.000000e+00)
  // CHECK8-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* @__cxx_global_array_dtor, i8* null, i8* @__dso_handle) #[[ATTR2]]
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ef
  // CHECK8-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK8-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK8-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK8-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK8-NEXT:    call void @_ZN1SIfEC2Ef(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]], float [[TMP0]])
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@__cxx_global_array_dtor
  // CHECK8-SAME: (i8* [[TMP0:%.*]]) #[[ATTR0]] {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[DOTADDR:%.*]] = alloca i8*, align 4
  // CHECK8-NEXT:    store i8* [[TMP0]], i8** [[DOTADDR]], align 4
  // CHECK8-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK8:       arraydestroy.body:
  // CHECK8-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ getelementptr inbounds ([[STRUCT_S:%.*]], %struct.S* getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), i32 2), [[ENTRY:%.*]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK8-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i32 -1
  // CHECK8-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK8-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0)
  // CHECK8-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE1:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK8:       arraydestroy.done1:
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@__cxx_global_var_init.2
  // CHECK8-SAME: () #[[ATTR0]] {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) @var, float 3.000000e+00)
  // CHECK8-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @var to i8*), i8* @__dso_handle) #[[ATTR2]]
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@main
  // CHECK8-SAME: () #[[ATTR3:[0-9]+]] {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK8-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S], align 4
  // CHECK8-NEXT:    [[VAR:%.*]] = alloca [[STRUCT_S:%.*]], align 4
  // CHECK8-NEXT:    [[SIVAR:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK8-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK8-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK8-NEXT:    [[TMP0:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK8-NEXT:    store i32 [[TMP0]], i32* [[DOTOMP_IV]], align 4
  // CHECK8-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK8-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN]], i32 2
  // CHECK8-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK8:       arrayctor.loop:
  // CHECK8-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK8-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK8-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYCTOR_CUR]], i32 1
  // CHECK8-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK8-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK8:       arrayctor.cont:
  // CHECK8-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]])
  // CHECK8-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK8:       omp.inner.for.cond:
  // CHECK8-NEXT:    [[TMP1:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !3
  // CHECK8-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4, !llvm.access.group !3
  // CHECK8-NEXT:    [[CMP:%.*]] = icmp sle i32 [[TMP1]], [[TMP2]]
  // CHECK8-NEXT:    br i1 [[CMP]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK8:       omp.inner.for.cond.cleanup:
  // CHECK8-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK8:       omp.inner.for.body:
  // CHECK8-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !3
  // CHECK8-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP3]], 1
  // CHECK8-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK8-NEXT:    store i32 [[ADD]], i32* [[I]], align 4, !llvm.access.group !3
  // CHECK8-NEXT:    [[TMP4:%.*]] = load i32, i32* [[T_VAR]], align 4, !llvm.access.group !3
  // CHECK8-NEXT:    [[TMP5:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !3
  // CHECK8-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC]], i32 0, i32 [[TMP5]]
  // CHECK8-NEXT:    store i32 [[TMP4]], i32* [[ARRAYIDX]], align 4, !llvm.access.group !3
  // CHECK8-NEXT:    [[TMP6:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !3
  // CHECK8-NEXT:    [[ARRAYIDX1:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 [[TMP6]]
  // CHECK8-NEXT:    [[TMP7:%.*]] = bitcast %struct.S* [[ARRAYIDX1]] to i8*
  // CHECK8-NEXT:    [[TMP8:%.*]] = bitcast %struct.S* [[VAR]] to i8*
  // CHECK8-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 4 [[TMP7]], i8* align 4 [[TMP8]], i32 4, i1 false), !llvm.access.group !3
  // CHECK8-NEXT:    [[TMP9:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !3
  // CHECK8-NEXT:    [[TMP10:%.*]] = load i32, i32* [[SIVAR]], align 4, !llvm.access.group !3
  // CHECK8-NEXT:    [[ADD2:%.*]] = add nsw i32 [[TMP10]], [[TMP9]]
  // CHECK8-NEXT:    store i32 [[ADD2]], i32* [[SIVAR]], align 4, !llvm.access.group !3
  // CHECK8-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK8:       omp.body.continue:
  // CHECK8-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK8:       omp.inner.for.inc:
  // CHECK8-NEXT:    [[TMP11:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !3
  // CHECK8-NEXT:    [[ADD3:%.*]] = add nsw i32 [[TMP11]], 1
  // CHECK8-NEXT:    store i32 [[ADD3]], i32* [[DOTOMP_IV]], align 4, !llvm.access.group !3
  // CHECK8-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP4:![0-9]+]]
  // CHECK8:       omp.inner.for.end:
  // CHECK8-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK8-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[VAR]]) #[[ATTR2]]
  // CHECK8-NEXT:    [[ARRAY_BEGIN4:%.*]] = getelementptr inbounds [2 x %struct.S], [2 x %struct.S]* [[S_ARR]], i32 0, i32 0
  // CHECK8-NEXT:    [[TMP12:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAY_BEGIN4]], i32 2
  // CHECK8-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK8:       arraydestroy.body:
  // CHECK8-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ [[TMP12]], [[OMP_INNER_FOR_END]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK8-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i32 -1
  // CHECK8-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK8-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN4]]
  // CHECK8-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE5:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK8:       arraydestroy.done5:
  // CHECK8-NEXT:    [[CALL:%.*]] = call i32 @_Z5tmainIiET_v()
  // CHECK8-NEXT:    ret i32 [[CALL]]
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@_Z5tmainIiET_v
  // CHECK8-SAME: () #[[ATTR5:[0-9]+]] comdat {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[TEST:%.*]] = alloca [[STRUCT_S_0:%.*]], align 4
  // CHECK8-NEXT:    [[T_VAR:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[VEC:%.*]] = alloca [2 x i32], align 4
  // CHECK8-NEXT:    [[S_ARR:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK8-NEXT:    [[VAR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK8-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[_TMP1:%.*]] = alloca %struct.S.0*, align 4
  // CHECK8-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[T_VAR2:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    [[VEC3:%.*]] = alloca [2 x i32], align 4
  // CHECK8-NEXT:    [[S_ARR4:%.*]] = alloca [2 x %struct.S.0], align 4
  // CHECK8-NEXT:    [[VAR5:%.*]] = alloca [[STRUCT_S_0]], align 4
  // CHECK8-NEXT:    [[_TMP6:%.*]] = alloca %struct.S.0*, align 4
  // CHECK8-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]])
  // CHECK8-NEXT:    store i32 0, i32* [[T_VAR]], align 4
  // CHECK8-NEXT:    [[TMP0:%.*]] = bitcast [2 x i32]* [[VEC]] to i8*
  // CHECK8-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 4 [[TMP0]], i8* align 4 bitcast ([2 x i32]* @__const._Z5tmainIiET_v.vec to i8*), i32 8, i1 false)
  // CHECK8-NEXT:    [[ARRAYINIT_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK8-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_BEGIN]], i32 1)
  // CHECK8-NEXT:    [[ARRAYINIT_ELEMENT:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYINIT_BEGIN]], i32 1
  // CHECK8-NEXT:    call void @_ZN1SIiEC1Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYINIT_ELEMENT]], i32 2)
  // CHECK8-NEXT:    store %struct.S.0* [[TEST]], %struct.S.0** [[VAR]], align 4
  // CHECK8-NEXT:    store %struct.S.0* undef, %struct.S.0** [[_TMP1]], align 4
  // CHECK8-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK8-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK8-NEXT:    [[TMP1:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK8-NEXT:    store i32 [[TMP1]], i32* [[DOTOMP_IV]], align 4
  // CHECK8-NEXT:    [[ARRAY_BEGIN:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR4]], i32 0, i32 0
  // CHECK8-NEXT:    [[ARRAYCTOR_END:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN]], i32 2
  // CHECK8-NEXT:    br label [[ARRAYCTOR_LOOP:%.*]]
  // CHECK8:       arrayctor.loop:
  // CHECK8-NEXT:    [[ARRAYCTOR_CUR:%.*]] = phi %struct.S.0* [ [[ARRAY_BEGIN]], [[ENTRY:%.*]] ], [ [[ARRAYCTOR_NEXT:%.*]], [[ARRAYCTOR_LOOP]] ]
  // CHECK8-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYCTOR_CUR]])
  // CHECK8-NEXT:    [[ARRAYCTOR_NEXT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYCTOR_CUR]], i32 1
  // CHECK8-NEXT:    [[ARRAYCTOR_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYCTOR_NEXT]], [[ARRAYCTOR_END]]
  // CHECK8-NEXT:    br i1 [[ARRAYCTOR_DONE]], label [[ARRAYCTOR_CONT:%.*]], label [[ARRAYCTOR_LOOP]]
  // CHECK8:       arrayctor.cont:
  // CHECK8-NEXT:    call void @_ZN1SIiEC1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR5]])
  // CHECK8-NEXT:    store %struct.S.0* [[VAR5]], %struct.S.0** [[_TMP6]], align 4
  // CHECK8-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK8:       omp.inner.for.cond:
  // CHECK8-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !7
  // CHECK8-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4, !llvm.access.group !7
  // CHECK8-NEXT:    [[CMP:%.*]] = icmp sle i32 [[TMP2]], [[TMP3]]
  // CHECK8-NEXT:    br i1 [[CMP]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_COND_CLEANUP:%.*]]
  // CHECK8:       omp.inner.for.cond.cleanup:
  // CHECK8-NEXT:    br label [[OMP_INNER_FOR_END:%.*]]
  // CHECK8:       omp.inner.for.body:
  // CHECK8-NEXT:    [[TMP4:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !7
  // CHECK8-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP4]], 1
  // CHECK8-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK8-NEXT:    store i32 [[ADD]], i32* [[I]], align 4, !llvm.access.group !7
  // CHECK8-NEXT:    [[TMP5:%.*]] = load i32, i32* [[T_VAR2]], align 4, !llvm.access.group !7
  // CHECK8-NEXT:    [[TMP6:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !7
  // CHECK8-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds [2 x i32], [2 x i32]* [[VEC3]], i32 0, i32 [[TMP6]]
  // CHECK8-NEXT:    store i32 [[TMP5]], i32* [[ARRAYIDX]], align 4, !llvm.access.group !7
  // CHECK8-NEXT:    [[TMP7:%.*]] = load %struct.S.0*, %struct.S.0** [[_TMP6]], align 4, !llvm.access.group !7
  // CHECK8-NEXT:    [[TMP8:%.*]] = load i32, i32* [[I]], align 4, !llvm.access.group !7
  // CHECK8-NEXT:    [[ARRAYIDX7:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR4]], i32 0, i32 [[TMP8]]
  // CHECK8-NEXT:    [[TMP9:%.*]] = bitcast %struct.S.0* [[ARRAYIDX7]] to i8*
  // CHECK8-NEXT:    [[TMP10:%.*]] = bitcast %struct.S.0* [[TMP7]] to i8*
  // CHECK8-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i32(i8* align 4 [[TMP9]], i8* align 4 [[TMP10]], i32 4, i1 false), !llvm.access.group !7
  // CHECK8-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK8:       omp.body.continue:
  // CHECK8-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK8:       omp.inner.for.inc:
  // CHECK8-NEXT:    [[TMP11:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4, !llvm.access.group !7
  // CHECK8-NEXT:    [[ADD8:%.*]] = add nsw i32 [[TMP11]], 1
  // CHECK8-NEXT:    store i32 [[ADD8]], i32* [[DOTOMP_IV]], align 4, !llvm.access.group !7
  // CHECK8-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP8:![0-9]+]]
  // CHECK8:       omp.inner.for.end:
  // CHECK8-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK8-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[VAR5]]) #[[ATTR2]]
  // CHECK8-NEXT:    [[ARRAY_BEGIN9:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR4]], i32 0, i32 0
  // CHECK8-NEXT:    [[TMP12:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN9]], i32 2
  // CHECK8-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK8:       arraydestroy.body:
  // CHECK8-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S.0* [ [[TMP12]], [[OMP_INNER_FOR_END]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK8-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST]], i32 -1
  // CHECK8-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK8-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT]], [[ARRAY_BEGIN9]]
  // CHECK8-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE10:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK8:       arraydestroy.done10:
  // CHECK8-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK8-NEXT:    [[ARRAY_BEGIN11:%.*]] = getelementptr inbounds [2 x %struct.S.0], [2 x %struct.S.0]* [[S_ARR]], i32 0, i32 0
  // CHECK8-NEXT:    [[TMP13:%.*]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAY_BEGIN11]], i32 2
  // CHECK8-NEXT:    br label [[ARRAYDESTROY_BODY12:%.*]]
  // CHECK8:       arraydestroy.body12:
  // CHECK8-NEXT:    [[ARRAYDESTROY_ELEMENTPAST13:%.*]] = phi %struct.S.0* [ [[TMP13]], [[ARRAYDESTROY_DONE10]] ], [ [[ARRAYDESTROY_ELEMENT14:%.*]], [[ARRAYDESTROY_BODY12]] ]
  // CHECK8-NEXT:    [[ARRAYDESTROY_ELEMENT14]] = getelementptr inbounds [[STRUCT_S_0]], %struct.S.0* [[ARRAYDESTROY_ELEMENTPAST13]], i32 -1
  // CHECK8-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT14]]) #[[ATTR2]]
  // CHECK8-NEXT:    [[ARRAYDESTROY_DONE15:%.*]] = icmp eq %struct.S.0* [[ARRAYDESTROY_ELEMENT14]], [[ARRAY_BEGIN11]]
  // CHECK8-NEXT:    br i1 [[ARRAYDESTROY_DONE15]], label [[ARRAYDESTROY_DONE16:%.*]], label [[ARRAYDESTROY_BODY12]]
  // CHECK8:       arraydestroy.done16:
  // CHECK8-NEXT:    call void @_ZN1SIiED1Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[TEST]]) #[[ATTR2]]
  // CHECK8-NEXT:    [[TMP14:%.*]] = load i32, i32* [[RETVAL]], align 4
  // CHECK8-NEXT:    ret i32 [[TMP14]]
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ev
  // CHECK8-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK8-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK8-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK8-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP0]] to float
  // CHECK8-NEXT:    store float [[CONV]], float* [[F]], align 4
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@_ZN1SIfED2Ev
  // CHECK8-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK8-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ef
  // CHECK8-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 4
  // CHECK8-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK8-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK8-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK8-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK8-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK8-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP1]] to float
  // CHECK8-NEXT:    [[ADD:%.*]] = fadd float [[TMP0]], [[CONV]]
  // CHECK8-NEXT:    store float [[ADD]], float* [[F]], align 4
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ev
  // CHECK8-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK8-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    call void @_ZN1SIiEC2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@_ZN1SIiEC1Ei
  // CHECK8-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK8-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK8-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK8-NEXT:    call void @_ZN1SIiEC2Ei(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]], i32 [[TMP0]])
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@_ZN1SIiED1Ev
  // CHECK8-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK8-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    call void @_ZN1SIiED2Ev(%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ev
  // CHECK8-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK8-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK8-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK8-NEXT:    store i32 [[TMP0]], i32* [[F]], align 4
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@_ZN1SIiEC2Ei
  // CHECK8-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]], i32 [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK8-NEXT:    [[A_ADDR:%.*]] = alloca i32, align 4
  // CHECK8-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    store i32 [[A]], i32* [[A_ADDR]], align 4
  // CHECK8-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S_0:%.*]], %struct.S.0* [[THIS1]], i32 0, i32 0
  // CHECK8-NEXT:    [[TMP0:%.*]] = load i32, i32* [[A_ADDR]], align 4
  // CHECK8-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK8-NEXT:    [[ADD:%.*]] = add nsw i32 [[TMP0]], [[TMP1]]
  // CHECK8-NEXT:    store i32 [[ADD]], i32* [[F]], align 4
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@_ZN1SIiED2Ev
  // CHECK8-SAME: (%struct.S.0* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S.0*, align 4
  // CHECK8-NEXT:    store %struct.S.0* [[THIS]], %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    [[THIS1:%.*]] = load %struct.S.0*, %struct.S.0** [[THIS_ADDR]], align 4
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK8-LABEL: define {{[^@]+}}@_GLOBAL__sub_I_target_teams_distribute_simd_private_codegen.cpp
  // CHECK8-SAME: () #[[ATTR0]] {
  // CHECK8-NEXT:  entry:
  // CHECK8-NEXT:    call void @__cxx_global_var_init()
  // CHECK8-NEXT:    call void @__cxx_global_var_init.1()
  // CHECK8-NEXT:    call void @__cxx_global_var_init.2()
  // CHECK8-NEXT:    ret void
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@__cxx_global_var_init
  // CHECK9-SAME: () #[[ATTR0:[0-9]+]] {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) @test)
  // CHECK9-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @test to i8*), i8* @__dso_handle) #[[ATTR2:[0-9]+]]
  // CHECK9-NEXT:    ret void
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ev
  // CHECK9-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1:[0-9]+]] comdat align 2 {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK9-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK9-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK9-NEXT:    call void @_ZN1SIfEC2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK9-NEXT:    ret void
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@_ZN1SIfED1Ev
  // CHECK9-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK9-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK9-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK9-NEXT:    call void @_ZN1SIfED2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK9-NEXT:    ret void
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ev
  // CHECK9-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK9-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK9-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK9-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK9-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK9-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP0]] to float
  // CHECK9-NEXT:    store float [[CONV]], float* [[F]], align 4
  // CHECK9-NEXT:    ret void
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@_ZN1SIfED2Ev
  // CHECK9-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK9-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK9-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK9-NEXT:    ret void
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@__cxx_global_var_init.1
  // CHECK9-SAME: () #[[ATTR0]] {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 0), float 1.000000e+00)
  // CHECK9-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 1), float 2.000000e+00)
  // CHECK9-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* @__cxx_global_array_dtor, i8* null, i8* @__dso_handle) #[[ATTR2]]
  // CHECK9-NEXT:    ret void
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ef
  // CHECK9-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK9-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK9-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK9-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK9-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK9-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK9-NEXT:    call void @_ZN1SIfEC2Ef(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]], float [[TMP0]])
  // CHECK9-NEXT:    ret void
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@__cxx_global_array_dtor
  // CHECK9-SAME: (i8* [[TMP0:%.*]]) #[[ATTR0]] {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    [[DOTADDR:%.*]] = alloca i8*, align 8
  // CHECK9-NEXT:    store i8* [[TMP0]], i8** [[DOTADDR]], align 8
  // CHECK9-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK9:       arraydestroy.body:
  // CHECK9-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ getelementptr inbounds ([[STRUCT_S:%.*]], %struct.S* getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), i64 2), [[ENTRY:%.*]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK9-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK9-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK9-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0)
  // CHECK9-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE1:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK9:       arraydestroy.done1:
  // CHECK9-NEXT:    ret void
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ef
  // CHECK9-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK9-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK9-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK9-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK9-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK9-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK9-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK9-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK9-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP1]] to float
  // CHECK9-NEXT:    [[ADD:%.*]] = fadd float [[TMP0]], [[CONV]]
  // CHECK9-NEXT:    store float [[ADD]], float* [[F]], align 4
  // CHECK9-NEXT:    ret void
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@__cxx_global_var_init.2
  // CHECK9-SAME: () #[[ATTR0]] {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) @var, float 3.000000e+00)
  // CHECK9-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @var to i8*), i8* @__dso_handle) #[[ATTR2]]
  // CHECK9-NEXT:    ret void
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@main
  // CHECK9-SAME: () #[[ATTR3:[0-9]+]] {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK9-NEXT:    [[REF_TMP:%.*]] = alloca [[CLASS_ANON:%.*]], align 1
  // CHECK9-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK9-NEXT:    call void @"_ZZ4mainENK3$_0clEv"(%class.anon* nonnull align 1 dereferenceable(1) [[REF_TMP]])
  // CHECK9-NEXT:    ret i32 0
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}_main_l74
  // CHECK9-SAME: () #[[ATTR5:[0-9]+]] {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    call void (%struct.ident_t*, i32, void (i32*, i32*, ...)*, ...) @__kmpc_fork_teams(%struct.ident_t* @[[GLOB2:[0-9]+]], i32 0, void (i32*, i32*, ...)* bitcast (void (i32*, i32*)* @.omp_outlined. to void (i32*, i32*, ...)*))
  // CHECK9-NEXT:    ret void
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@.omp_outlined.
  // CHECK9-SAME: (i32* noalias [[DOTGLOBAL_TID_:%.*]], i32* noalias [[DOTBOUND_TID_:%.*]]) #[[ATTR5]] {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    [[DOTGLOBAL_TID__ADDR:%.*]] = alloca i32*, align 8
  // CHECK9-NEXT:    [[DOTBOUND_TID__ADDR:%.*]] = alloca i32*, align 8
  // CHECK9-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK9-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK9-NEXT:    [[_TMP1:%.*]] = alloca i32*, align 8
  // CHECK9-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK9-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK9-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
  // CHECK9-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
  // CHECK9-NEXT:    [[G:%.*]] = alloca i32, align 4
  // CHECK9-NEXT:    [[G1:%.*]] = alloca i32, align 4
  // CHECK9-NEXT:    [[_TMP2:%.*]] = alloca i32*, align 8
  // CHECK9-NEXT:    [[SIVAR:%.*]] = alloca i32, align 4
  // CHECK9-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK9-NEXT:    [[REF_TMP:%.*]] = alloca [[CLASS_ANON_0:%.*]], align 8
  // CHECK9-NEXT:    store i32* [[DOTGLOBAL_TID_]], i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK9-NEXT:    store i32* [[DOTBOUND_TID_]], i32** [[DOTBOUND_TID__ADDR]], align 8
  // CHECK9-NEXT:    store i32* undef, i32** [[_TMP1]], align 8
  // CHECK9-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK9-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK9-NEXT:    store i32 1, i32* [[DOTOMP_STRIDE]], align 4
  // CHECK9-NEXT:    store i32 0, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK9-NEXT:    store i32* [[G1]], i32** [[_TMP2]], align 8
  // CHECK9-NEXT:    [[TMP0:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK9-NEXT:    [[TMP1:%.*]] = load i32, i32* [[TMP0]], align 4
  // CHECK9-NEXT:    call void @__kmpc_for_static_init_4(%struct.ident_t* @[[GLOB1:[0-9]+]], i32 [[TMP1]], i32 92, i32* [[DOTOMP_IS_LAST]], i32* [[DOTOMP_LB]], i32* [[DOTOMP_UB]], i32* [[DOTOMP_STRIDE]], i32 1, i32 1)
  // CHECK9-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK9-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP2]], 1
  // CHECK9-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
  // CHECK9:       cond.true:
  // CHECK9-NEXT:    br label [[COND_END:%.*]]
  // CHECK9:       cond.false:
  // CHECK9-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK9-NEXT:    br label [[COND_END]]
  // CHECK9:       cond.end:
  // CHECK9-NEXT:    [[COND:%.*]] = phi i32 [ 1, [[COND_TRUE]] ], [ [[TMP3]], [[COND_FALSE]] ]
  // CHECK9-NEXT:    store i32 [[COND]], i32* [[DOTOMP_UB]], align 4
  // CHECK9-NEXT:    [[TMP4:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK9-NEXT:    store i32 [[TMP4]], i32* [[DOTOMP_IV]], align 4
  // CHECK9-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK9:       omp.inner.for.cond:
  // CHECK9-NEXT:    [[TMP5:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK9-NEXT:    [[TMP6:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK9-NEXT:    [[CMP3:%.*]] = icmp sle i32 [[TMP5]], [[TMP6]]
  // CHECK9-NEXT:    br i1 [[CMP3]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
  // CHECK9:       omp.inner.for.body:
  // CHECK9-NEXT:    [[TMP7:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK9-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP7]], 1
  // CHECK9-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK9-NEXT:    store i32 [[ADD]], i32* [[I]], align 4
  // CHECK9-NEXT:    store i32 1, i32* [[G]], align 4
  // CHECK9-NEXT:    [[TMP8:%.*]] = load i32*, i32** [[_TMP2]], align 8
  // CHECK9-NEXT:    store volatile i32 1, i32* [[TMP8]], align 4
  // CHECK9-NEXT:    store i32 2, i32* [[SIVAR]], align 4
  // CHECK9-NEXT:    [[TMP9:%.*]] = getelementptr inbounds [[CLASS_ANON_0]], %class.anon.0* [[REF_TMP]], i32 0, i32 0
  // CHECK9-NEXT:    store i32* [[G]], i32** [[TMP9]], align 8
  // CHECK9-NEXT:    [[TMP10:%.*]] = getelementptr inbounds [[CLASS_ANON_0]], %class.anon.0* [[REF_TMP]], i32 0, i32 1
  // CHECK9-NEXT:    [[TMP11:%.*]] = load i32*, i32** [[_TMP2]], align 8
  // CHECK9-NEXT:    store i32* [[TMP11]], i32** [[TMP10]], align 8
  // CHECK9-NEXT:    [[TMP12:%.*]] = getelementptr inbounds [[CLASS_ANON_0]], %class.anon.0* [[REF_TMP]], i32 0, i32 2
  // CHECK9-NEXT:    store i32* [[SIVAR]], i32** [[TMP12]], align 8
  // CHECK9-NEXT:    call void @"_ZZZ4mainENK3$_0clEvENKUlvE_clEv"(%class.anon.0* nonnull align 8 dereferenceable(24) [[REF_TMP]])
  // CHECK9-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK9:       omp.body.continue:
  // CHECK9-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK9:       omp.inner.for.inc:
  // CHECK9-NEXT:    [[TMP13:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK9-NEXT:    [[ADD4:%.*]] = add nsw i32 [[TMP13]], 1
  // CHECK9-NEXT:    store i32 [[ADD4]], i32* [[DOTOMP_IV]], align 4
  // CHECK9-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP3:![0-9]+]]
  // CHECK9:       omp.inner.for.end:
  // CHECK9-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
  // CHECK9:       omp.loop.exit:
  // CHECK9-NEXT:    call void @__kmpc_for_static_fini(%struct.ident_t* @[[GLOB1]], i32 [[TMP1]])
  // CHECK9-NEXT:    [[TMP14:%.*]] = load i32, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK9-NEXT:    [[TMP15:%.*]] = icmp ne i32 [[TMP14]], 0
  // CHECK9-NEXT:    br i1 [[TMP15]], label [[DOTOMP_FINAL_THEN:%.*]], label [[DOTOMP_FINAL_DONE:%.*]]
  // CHECK9:       .omp.final.then:
  // CHECK9-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK9-NEXT:    br label [[DOTOMP_FINAL_DONE]]
  // CHECK9:       .omp.final.done:
  // CHECK9-NEXT:    ret void
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@_GLOBAL__sub_I_target_teams_distribute_simd_private_codegen.cpp
  // CHECK9-SAME: () #[[ATTR0]] {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    call void @__cxx_global_var_init()
  // CHECK9-NEXT:    call void @__cxx_global_var_init.1()
  // CHECK9-NEXT:    call void @__cxx_global_var_init.2()
  // CHECK9-NEXT:    ret void
  //
  //
  // CHECK9-LABEL: define {{[^@]+}}@.omp_offloading.requires_reg
  // CHECK9-SAME: () #[[ATTR0]] {
  // CHECK9-NEXT:  entry:
  // CHECK9-NEXT:    call void @__tgt_register_requires(i64 1)
  // CHECK9-NEXT:    ret void
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@__cxx_global_var_init
  // CHECK10-SAME: () #[[ATTR0:[0-9]+]] {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) @test)
  // CHECK10-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @test to i8*), i8* @__dso_handle) #[[ATTR2:[0-9]+]]
  // CHECK10-NEXT:    ret void
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ev
  // CHECK10-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1:[0-9]+]] comdat align 2 {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK10-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK10-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK10-NEXT:    call void @_ZN1SIfEC2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK10-NEXT:    ret void
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@_ZN1SIfED1Ev
  // CHECK10-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK10-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK10-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK10-NEXT:    call void @_ZN1SIfED2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK10-NEXT:    ret void
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ev
  // CHECK10-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK10-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK10-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK10-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK10-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK10-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP0]] to float
  // CHECK10-NEXT:    store float [[CONV]], float* [[F]], align 4
  // CHECK10-NEXT:    ret void
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@_ZN1SIfED2Ev
  // CHECK10-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK10-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK10-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK10-NEXT:    ret void
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@__cxx_global_var_init.1
  // CHECK10-SAME: () #[[ATTR0]] {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 0), float 1.000000e+00)
  // CHECK10-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 1), float 2.000000e+00)
  // CHECK10-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* @__cxx_global_array_dtor, i8* null, i8* @__dso_handle) #[[ATTR2]]
  // CHECK10-NEXT:    ret void
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ef
  // CHECK10-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK10-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK10-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK10-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK10-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK10-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK10-NEXT:    call void @_ZN1SIfEC2Ef(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]], float [[TMP0]])
  // CHECK10-NEXT:    ret void
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@__cxx_global_array_dtor
  // CHECK10-SAME: (i8* [[TMP0:%.*]]) #[[ATTR0]] {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    [[DOTADDR:%.*]] = alloca i8*, align 8
  // CHECK10-NEXT:    store i8* [[TMP0]], i8** [[DOTADDR]], align 8
  // CHECK10-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK10:       arraydestroy.body:
  // CHECK10-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ getelementptr inbounds ([[STRUCT_S:%.*]], %struct.S* getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), i64 2), [[ENTRY:%.*]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK10-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK10-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK10-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0)
  // CHECK10-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE1:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK10:       arraydestroy.done1:
  // CHECK10-NEXT:    ret void
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ef
  // CHECK10-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK10-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK10-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK10-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK10-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK10-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK10-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK10-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK10-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP1]] to float
  // CHECK10-NEXT:    [[ADD:%.*]] = fadd float [[TMP0]], [[CONV]]
  // CHECK10-NEXT:    store float [[ADD]], float* [[F]], align 4
  // CHECK10-NEXT:    ret void
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@__cxx_global_var_init.2
  // CHECK10-SAME: () #[[ATTR0]] {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) @var, float 3.000000e+00)
  // CHECK10-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @var to i8*), i8* @__dso_handle) #[[ATTR2]]
  // CHECK10-NEXT:    ret void
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@main
  // CHECK10-SAME: () #[[ATTR3:[0-9]+]] {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK10-NEXT:    [[REF_TMP:%.*]] = alloca [[CLASS_ANON:%.*]], align 1
  // CHECK10-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK10-NEXT:    call void @"_ZZ4mainENK3$_0clEv"(%class.anon* nonnull align 1 dereferenceable(1) [[REF_TMP]])
  // CHECK10-NEXT:    ret i32 0
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@{{__omp_offloading_[0-9a-z]+_[0-9a-z]+}}_main_l74
  // CHECK10-SAME: () #[[ATTR5:[0-9]+]] {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    call void (%struct.ident_t*, i32, void (i32*, i32*, ...)*, ...) @__kmpc_fork_teams(%struct.ident_t* @[[GLOB2:[0-9]+]], i32 0, void (i32*, i32*, ...)* bitcast (void (i32*, i32*)* @.omp_outlined. to void (i32*, i32*, ...)*))
  // CHECK10-NEXT:    ret void
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@.omp_outlined.
  // CHECK10-SAME: (i32* noalias [[DOTGLOBAL_TID_:%.*]], i32* noalias [[DOTBOUND_TID_:%.*]]) #[[ATTR5]] {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    [[DOTGLOBAL_TID__ADDR:%.*]] = alloca i32*, align 8
  // CHECK10-NEXT:    [[DOTBOUND_TID__ADDR:%.*]] = alloca i32*, align 8
  // CHECK10-NEXT:    [[DOTOMP_IV:%.*]] = alloca i32, align 4
  // CHECK10-NEXT:    [[TMP:%.*]] = alloca i32, align 4
  // CHECK10-NEXT:    [[_TMP1:%.*]] = alloca i32*, align 8
  // CHECK10-NEXT:    [[DOTOMP_LB:%.*]] = alloca i32, align 4
  // CHECK10-NEXT:    [[DOTOMP_UB:%.*]] = alloca i32, align 4
  // CHECK10-NEXT:    [[DOTOMP_STRIDE:%.*]] = alloca i32, align 4
  // CHECK10-NEXT:    [[DOTOMP_IS_LAST:%.*]] = alloca i32, align 4
  // CHECK10-NEXT:    [[G:%.*]] = alloca i32, align 4
  // CHECK10-NEXT:    [[G1:%.*]] = alloca i32, align 4
  // CHECK10-NEXT:    [[_TMP2:%.*]] = alloca i32*, align 8
  // CHECK10-NEXT:    [[SIVAR:%.*]] = alloca i32, align 4
  // CHECK10-NEXT:    [[I:%.*]] = alloca i32, align 4
  // CHECK10-NEXT:    [[REF_TMP:%.*]] = alloca [[CLASS_ANON_0:%.*]], align 8
  // CHECK10-NEXT:    store i32* [[DOTGLOBAL_TID_]], i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK10-NEXT:    store i32* [[DOTBOUND_TID_]], i32** [[DOTBOUND_TID__ADDR]], align 8
  // CHECK10-NEXT:    store i32* undef, i32** [[_TMP1]], align 8
  // CHECK10-NEXT:    store i32 0, i32* [[DOTOMP_LB]], align 4
  // CHECK10-NEXT:    store i32 1, i32* [[DOTOMP_UB]], align 4
  // CHECK10-NEXT:    store i32 1, i32* [[DOTOMP_STRIDE]], align 4
  // CHECK10-NEXT:    store i32 0, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK10-NEXT:    store i32* [[G1]], i32** [[_TMP2]], align 8
  // CHECK10-NEXT:    [[TMP0:%.*]] = load i32*, i32** [[DOTGLOBAL_TID__ADDR]], align 8
  // CHECK10-NEXT:    [[TMP1:%.*]] = load i32, i32* [[TMP0]], align 4
  // CHECK10-NEXT:    call void @__kmpc_for_static_init_4(%struct.ident_t* @[[GLOB1:[0-9]+]], i32 [[TMP1]], i32 92, i32* [[DOTOMP_IS_LAST]], i32* [[DOTOMP_LB]], i32* [[DOTOMP_UB]], i32* [[DOTOMP_STRIDE]], i32 1, i32 1)
  // CHECK10-NEXT:    [[TMP2:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK10-NEXT:    [[CMP:%.*]] = icmp sgt i32 [[TMP2]], 1
  // CHECK10-NEXT:    br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]]
  // CHECK10:       cond.true:
  // CHECK10-NEXT:    br label [[COND_END:%.*]]
  // CHECK10:       cond.false:
  // CHECK10-NEXT:    [[TMP3:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK10-NEXT:    br label [[COND_END]]
  // CHECK10:       cond.end:
  // CHECK10-NEXT:    [[COND:%.*]] = phi i32 [ 1, [[COND_TRUE]] ], [ [[TMP3]], [[COND_FALSE]] ]
  // CHECK10-NEXT:    store i32 [[COND]], i32* [[DOTOMP_UB]], align 4
  // CHECK10-NEXT:    [[TMP4:%.*]] = load i32, i32* [[DOTOMP_LB]], align 4
  // CHECK10-NEXT:    store i32 [[TMP4]], i32* [[DOTOMP_IV]], align 4
  // CHECK10-NEXT:    br label [[OMP_INNER_FOR_COND:%.*]]
  // CHECK10:       omp.inner.for.cond:
  // CHECK10-NEXT:    [[TMP5:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK10-NEXT:    [[TMP6:%.*]] = load i32, i32* [[DOTOMP_UB]], align 4
  // CHECK10-NEXT:    [[CMP3:%.*]] = icmp sle i32 [[TMP5]], [[TMP6]]
  // CHECK10-NEXT:    br i1 [[CMP3]], label [[OMP_INNER_FOR_BODY:%.*]], label [[OMP_INNER_FOR_END:%.*]]
  // CHECK10:       omp.inner.for.body:
  // CHECK10-NEXT:    [[TMP7:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK10-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP7]], 1
  // CHECK10-NEXT:    [[ADD:%.*]] = add nsw i32 0, [[MUL]]
  // CHECK10-NEXT:    store i32 [[ADD]], i32* [[I]], align 4
  // CHECK10-NEXT:    store i32 1, i32* [[G]], align 4
  // CHECK10-NEXT:    [[TMP8:%.*]] = load i32*, i32** [[_TMP2]], align 8
  // CHECK10-NEXT:    store volatile i32 1, i32* [[TMP8]], align 4
  // CHECK10-NEXT:    store i32 2, i32* [[SIVAR]], align 4
  // CHECK10-NEXT:    [[TMP9:%.*]] = getelementptr inbounds [[CLASS_ANON_0]], %class.anon.0* [[REF_TMP]], i32 0, i32 0
  // CHECK10-NEXT:    store i32* [[G]], i32** [[TMP9]], align 8
  // CHECK10-NEXT:    [[TMP10:%.*]] = getelementptr inbounds [[CLASS_ANON_0]], %class.anon.0* [[REF_TMP]], i32 0, i32 1
  // CHECK10-NEXT:    [[TMP11:%.*]] = load i32*, i32** [[_TMP2]], align 8
  // CHECK10-NEXT:    store i32* [[TMP11]], i32** [[TMP10]], align 8
  // CHECK10-NEXT:    [[TMP12:%.*]] = getelementptr inbounds [[CLASS_ANON_0]], %class.anon.0* [[REF_TMP]], i32 0, i32 2
  // CHECK10-NEXT:    store i32* [[SIVAR]], i32** [[TMP12]], align 8
  // CHECK10-NEXT:    call void @"_ZZZ4mainENK3$_0clEvENKUlvE_clEv"(%class.anon.0* nonnull align 8 dereferenceable(24) [[REF_TMP]])
  // CHECK10-NEXT:    br label [[OMP_BODY_CONTINUE:%.*]]
  // CHECK10:       omp.body.continue:
  // CHECK10-NEXT:    br label [[OMP_INNER_FOR_INC:%.*]]
  // CHECK10:       omp.inner.for.inc:
  // CHECK10-NEXT:    [[TMP13:%.*]] = load i32, i32* [[DOTOMP_IV]], align 4
  // CHECK10-NEXT:    [[ADD4:%.*]] = add nsw i32 [[TMP13]], 1
  // CHECK10-NEXT:    store i32 [[ADD4]], i32* [[DOTOMP_IV]], align 4
  // CHECK10-NEXT:    br label [[OMP_INNER_FOR_COND]], !llvm.loop [[LOOP3:![0-9]+]]
  // CHECK10:       omp.inner.for.end:
  // CHECK10-NEXT:    br label [[OMP_LOOP_EXIT:%.*]]
  // CHECK10:       omp.loop.exit:
  // CHECK10-NEXT:    call void @__kmpc_for_static_fini(%struct.ident_t* @[[GLOB1]], i32 [[TMP1]])
  // CHECK10-NEXT:    [[TMP14:%.*]] = load i32, i32* [[DOTOMP_IS_LAST]], align 4
  // CHECK10-NEXT:    [[TMP15:%.*]] = icmp ne i32 [[TMP14]], 0
  // CHECK10-NEXT:    br i1 [[TMP15]], label [[DOTOMP_FINAL_THEN:%.*]], label [[DOTOMP_FINAL_DONE:%.*]]
  // CHECK10:       .omp.final.then:
  // CHECK10-NEXT:    store i32 2, i32* [[I]], align 4
  // CHECK10-NEXT:    br label [[DOTOMP_FINAL_DONE]]
  // CHECK10:       .omp.final.done:
  // CHECK10-NEXT:    ret void
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@_GLOBAL__sub_I_target_teams_distribute_simd_private_codegen.cpp
  // CHECK10-SAME: () #[[ATTR0]] {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    call void @__cxx_global_var_init()
  // CHECK10-NEXT:    call void @__cxx_global_var_init.1()
  // CHECK10-NEXT:    call void @__cxx_global_var_init.2()
  // CHECK10-NEXT:    ret void
  //
  //
  // CHECK10-LABEL: define {{[^@]+}}@.omp_offloading.requires_reg
  // CHECK10-SAME: () #[[ATTR0]] {
  // CHECK10-NEXT:  entry:
  // CHECK10-NEXT:    call void @__tgt_register_requires(i64 1)
  // CHECK10-NEXT:    ret void
  //
  //
  // CHECK11-LABEL: define {{[^@]+}}@__cxx_global_var_init
  // CHECK11-SAME: () #[[ATTR0:[0-9]+]] {
  // CHECK11-NEXT:  entry:
  // CHECK11-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) @test)
  // CHECK11-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @test to i8*), i8* @__dso_handle) #[[ATTR2:[0-9]+]]
  // CHECK11-NEXT:    ret void
  //
  //
  // CHECK11-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ev
  // CHECK11-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1:[0-9]+]] comdat align 2 {
  // CHECK11-NEXT:  entry:
  // CHECK11-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK11-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK11-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK11-NEXT:    call void @_ZN1SIfEC2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK11-NEXT:    ret void
  //
  //
  // CHECK11-LABEL: define {{[^@]+}}@_ZN1SIfED1Ev
  // CHECK11-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK11-NEXT:  entry:
  // CHECK11-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK11-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK11-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK11-NEXT:    call void @_ZN1SIfED2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK11-NEXT:    ret void
  //
  //
  // CHECK11-LABEL: define {{[^@]+}}@__cxx_global_var_init.1
  // CHECK11-SAME: () #[[ATTR0]] {
  // CHECK11-NEXT:  entry:
  // CHECK11-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 0), float 1.000000e+00)
  // CHECK11-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 1), float 2.000000e+00)
  // CHECK11-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* @__cxx_global_array_dtor, i8* null, i8* @__dso_handle) #[[ATTR2]]
  // CHECK11-NEXT:    ret void
  //
  //
  // CHECK11-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ef
  // CHECK11-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK11-NEXT:  entry:
  // CHECK11-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK11-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK11-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK11-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK11-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK11-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK11-NEXT:    call void @_ZN1SIfEC2Ef(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]], float [[TMP0]])
  // CHECK11-NEXT:    ret void
  //
  //
  // CHECK11-LABEL: define {{[^@]+}}@__cxx_global_array_dtor
  // CHECK11-SAME: (i8* [[TMP0:%.*]]) #[[ATTR0]] {
  // CHECK11-NEXT:  entry:
  // CHECK11-NEXT:    [[DOTADDR:%.*]] = alloca i8*, align 8
  // CHECK11-NEXT:    store i8* [[TMP0]], i8** [[DOTADDR]], align 8
  // CHECK11-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK11:       arraydestroy.body:
  // CHECK11-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ getelementptr inbounds ([[STRUCT_S:%.*]], %struct.S* getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), i64 2), [[ENTRY:%.*]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK11-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK11-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK11-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0)
  // CHECK11-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE1:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK11:       arraydestroy.done1:
  // CHECK11-NEXT:    ret void
  //
  //
  // CHECK11-LABEL: define {{[^@]+}}@__cxx_global_var_init.2
  // CHECK11-SAME: () #[[ATTR0]] {
  // CHECK11-NEXT:  entry:
  // CHECK11-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) @var, float 3.000000e+00)
  // CHECK11-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @var to i8*), i8* @__dso_handle) #[[ATTR2]]
  // CHECK11-NEXT:    ret void
  //
  //
  // CHECK11-LABEL: define {{[^@]+}}@main
  // CHECK11-SAME: () #[[ATTR3:[0-9]+]] {
  // CHECK11-NEXT:  entry:
  // CHECK11-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK11-NEXT:    [[REF_TMP:%.*]] = alloca [[CLASS_ANON:%.*]], align 1
  // CHECK11-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK11-NEXT:    call void @"_ZZ4mainENK3$_0clEv"(%class.anon* nonnull align 1 dereferenceable(1) [[REF_TMP]])
  // CHECK11-NEXT:    ret i32 0
  //
  //
  // CHECK11-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ev
  // CHECK11-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK11-NEXT:  entry:
  // CHECK11-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK11-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK11-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK11-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK11-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK11-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP0]] to float
  // CHECK11-NEXT:    store float [[CONV]], float* [[F]], align 4
  // CHECK11-NEXT:    ret void
  //
  //
  // CHECK11-LABEL: define {{[^@]+}}@_ZN1SIfED2Ev
  // CHECK11-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK11-NEXT:  entry:
  // CHECK11-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK11-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK11-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK11-NEXT:    ret void
  //
  //
  // CHECK11-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ef
  // CHECK11-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK11-NEXT:  entry:
  // CHECK11-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK11-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK11-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK11-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK11-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK11-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK11-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK11-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK11-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP1]] to float
  // CHECK11-NEXT:    [[ADD:%.*]] = fadd float [[TMP0]], [[CONV]]
  // CHECK11-NEXT:    store float [[ADD]], float* [[F]], align 4
  // CHECK11-NEXT:    ret void
  //
  //
  // CHECK11-LABEL: define {{[^@]+}}@_GLOBAL__sub_I_target_teams_distribute_simd_private_codegen.cpp
  // CHECK11-SAME: () #[[ATTR0]] {
  // CHECK11-NEXT:  entry:
  // CHECK11-NEXT:    call void @__cxx_global_var_init()
  // CHECK11-NEXT:    call void @__cxx_global_var_init.1()
  // CHECK11-NEXT:    call void @__cxx_global_var_init.2()
  // CHECK11-NEXT:    ret void
  //
  //
  // CHECK12-LABEL: define {{[^@]+}}@__cxx_global_var_init
  // CHECK12-SAME: () #[[ATTR0:[0-9]+]] {
  // CHECK12-NEXT:  entry:
  // CHECK12-NEXT:    call void @_ZN1SIfEC1Ev(%struct.S* nonnull align 4 dereferenceable(4) @test)
  // CHECK12-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @test to i8*), i8* @__dso_handle) #[[ATTR2:[0-9]+]]
  // CHECK12-NEXT:    ret void
  //
  //
  // CHECK12-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ev
  // CHECK12-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1:[0-9]+]] comdat align 2 {
  // CHECK12-NEXT:  entry:
  // CHECK12-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK12-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK12-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK12-NEXT:    call void @_ZN1SIfEC2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]])
  // CHECK12-NEXT:    ret void
  //
  //
  // CHECK12-LABEL: define {{[^@]+}}@_ZN1SIfED1Ev
  // CHECK12-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK12-NEXT:  entry:
  // CHECK12-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK12-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK12-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK12-NEXT:    call void @_ZN1SIfED2Ev(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]]) #[[ATTR2]]
  // CHECK12-NEXT:    ret void
  //
  //
  // CHECK12-LABEL: define {{[^@]+}}@__cxx_global_var_init.1
  // CHECK12-SAME: () #[[ATTR0]] {
  // CHECK12-NEXT:  entry:
  // CHECK12-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 0), float 1.000000e+00)
  // CHECK12-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i64 0, i64 1), float 2.000000e+00)
  // CHECK12-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* @__cxx_global_array_dtor, i8* null, i8* @__dso_handle) #[[ATTR2]]
  // CHECK12-NEXT:    ret void
  //
  //
  // CHECK12-LABEL: define {{[^@]+}}@_ZN1SIfEC1Ef
  // CHECK12-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK12-NEXT:  entry:
  // CHECK12-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK12-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK12-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK12-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK12-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK12-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK12-NEXT:    call void @_ZN1SIfEC2Ef(%struct.S* nonnull align 4 dereferenceable(4) [[THIS1]], float [[TMP0]])
  // CHECK12-NEXT:    ret void
  //
  //
  // CHECK12-LABEL: define {{[^@]+}}@__cxx_global_array_dtor
  // CHECK12-SAME: (i8* [[TMP0:%.*]]) #[[ATTR0]] {
  // CHECK12-NEXT:  entry:
  // CHECK12-NEXT:    [[DOTADDR:%.*]] = alloca i8*, align 8
  // CHECK12-NEXT:    store i8* [[TMP0]], i8** [[DOTADDR]], align 8
  // CHECK12-NEXT:    br label [[ARRAYDESTROY_BODY:%.*]]
  // CHECK12:       arraydestroy.body:
  // CHECK12-NEXT:    [[ARRAYDESTROY_ELEMENTPAST:%.*]] = phi %struct.S* [ getelementptr inbounds ([[STRUCT_S:%.*]], %struct.S* getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0), i64 2), [[ENTRY:%.*]] ], [ [[ARRAYDESTROY_ELEMENT:%.*]], [[ARRAYDESTROY_BODY]] ]
  // CHECK12-NEXT:    [[ARRAYDESTROY_ELEMENT]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARRAYDESTROY_ELEMENTPAST]], i64 -1
  // CHECK12-NEXT:    call void @_ZN1SIfED1Ev(%struct.S* nonnull align 4 dereferenceable(4) [[ARRAYDESTROY_ELEMENT]]) #[[ATTR2]]
  // CHECK12-NEXT:    [[ARRAYDESTROY_DONE:%.*]] = icmp eq %struct.S* [[ARRAYDESTROY_ELEMENT]], getelementptr inbounds ([2 x %struct.S], [2 x %struct.S]* @s_arr, i32 0, i32 0)
  // CHECK12-NEXT:    br i1 [[ARRAYDESTROY_DONE]], label [[ARRAYDESTROY_DONE1:%.*]], label [[ARRAYDESTROY_BODY]]
  // CHECK12:       arraydestroy.done1:
  // CHECK12-NEXT:    ret void
  //
  //
  // CHECK12-LABEL: define {{[^@]+}}@__cxx_global_var_init.2
  // CHECK12-SAME: () #[[ATTR0]] {
  // CHECK12-NEXT:  entry:
  // CHECK12-NEXT:    call void @_ZN1SIfEC1Ef(%struct.S* nonnull align 4 dereferenceable(4) @var, float 3.000000e+00)
  // CHECK12-NEXT:    [[TMP0:%.*]] = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%struct.S*)* @_ZN1SIfED1Ev to void (i8*)*), i8* bitcast (%struct.S* @var to i8*), i8* @__dso_handle) #[[ATTR2]]
  // CHECK12-NEXT:    ret void
  //
  //
  // CHECK12-LABEL: define {{[^@]+}}@main
  // CHECK12-SAME: () #[[ATTR3:[0-9]+]] {
  // CHECK12-NEXT:  entry:
  // CHECK12-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
  // CHECK12-NEXT:    [[REF_TMP:%.*]] = alloca [[CLASS_ANON:%.*]], align 1
  // CHECK12-NEXT:    store i32 0, i32* [[RETVAL]], align 4
  // CHECK12-NEXT:    call void @"_ZZ4mainENK3$_0clEv"(%class.anon* nonnull align 1 dereferenceable(1) [[REF_TMP]])
  // CHECK12-NEXT:    ret i32 0
  //
  //
  // CHECK12-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ev
  // CHECK12-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK12-NEXT:  entry:
  // CHECK12-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK12-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK12-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK12-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK12-NEXT:    [[TMP0:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK12-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP0]] to float
  // CHECK12-NEXT:    store float [[CONV]], float* [[F]], align 4
  // CHECK12-NEXT:    ret void
  //
  //
  // CHECK12-LABEL: define {{[^@]+}}@_ZN1SIfED2Ev
  // CHECK12-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK12-NEXT:  entry:
  // CHECK12-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK12-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK12-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK12-NEXT:    ret void
  //
  //
  // CHECK12-LABEL: define {{[^@]+}}@_ZN1SIfEC2Ef
  // CHECK12-SAME: (%struct.S* nonnull align 4 dereferenceable(4) [[THIS:%.*]], float [[A:%.*]]) unnamed_addr #[[ATTR1]] comdat align 2 {
  // CHECK12-NEXT:  entry:
  // CHECK12-NEXT:    [[THIS_ADDR:%.*]] = alloca %struct.S*, align 8
  // CHECK12-NEXT:    [[A_ADDR:%.*]] = alloca float, align 4
  // CHECK12-NEXT:    store %struct.S* [[THIS]], %struct.S** [[THIS_ADDR]], align 8
  // CHECK12-NEXT:    store float [[A]], float* [[A_ADDR]], align 4
  // CHECK12-NEXT:    [[THIS1:%.*]] = load %struct.S*, %struct.S** [[THIS_ADDR]], align 8
  // CHECK12-NEXT:    [[F:%.*]] = getelementptr inbounds [[STRUCT_S:%.*]], %struct.S* [[THIS1]], i32 0, i32 0
  // CHECK12-NEXT:    [[TMP0:%.*]] = load float, float* [[A_ADDR]], align 4
  // CHECK12-NEXT:    [[TMP1:%.*]] = load volatile i32, i32* @g, align 4
  // CHECK12-NEXT:    [[CONV:%.*]] = sitofp i32 [[TMP1]] to float
  // CHECK12-NEXT:    [[ADD:%.*]] = fadd float [[TMP0]], [[CONV]]
  // CHECK12-NEXT:    store float [[ADD]], float* [[F]], align 4
  // CHECK12-NEXT:    ret void
  //
  //
  // CHECK12-LABEL: define {{[^@]+}}@_GLOBAL__sub_I_target_teams_distribute_simd_private_codegen.cpp
  // CHECK12-SAME: () #[[ATTR0]] {
  // CHECK12-NEXT:  entry:
  // CHECK12-NEXT:    call void @__cxx_global_var_init()
  // CHECK12-NEXT:    call void @__cxx_global_var_init.1()
  // CHECK12-NEXT:    call void @__cxx_global_var_init.2()
  // CHECK12-NEXT:    ret void
  //
  