text: /**
    ******************************************************************************
    * @file    stm32f378xx.h
    * @author  MCD Application Team
    * @brief   CMSIS STM32F378xx Devices Peripheral Access Layer Header File.
    *
    *          This file contains:
    *           - Data structures and the address mapping for all peripherals
    *           - Peripheral's registers declarations and bits definition
    *           - Macros to access peripheral's registers hardware
    *
    ******************************************************************************
    * @attention
    *
    * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
    * All rights reserved.</center></h2>
    *
    * This software component is licensed by ST under BSD 3-Clause license,
    * the "License"; You may not use this file except in compliance with the
    * License. You may obtain a copy of the License at:
    *                        opensource.org/licenses/BSD-3-Clause
    *
    ******************************************************************************
    */
  
  /** @addtogroup CMSIS_Device
    * @{
    */
  
  /** @addtogroup stm32f378xx
    * @{
    */
  
  #ifndef __STM32F378xx_H
  #define __STM32F378xx_H
  
  #ifdef __cplusplus
   extern "C" {
  #endif /* __cplusplus */
  
  /** @addtogroup Configuration_section_for_CMSIS
    * @{
    */
  
  /**
   * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
   */
  #define __CM4_REV                 0x0001U  /*!< Core revision r0p1                            */
  #define __MPU_PRESENT             1U       /*!< STM32F378xx devices provide an MPU */
  #define __NVIC_PRIO_BITS          4U       /*!< STM32F378xx devices use 4 Bits for the Priority Levels */
  #define __Vendor_SysTickConfig    0U       /*!< Set to 1 if different SysTick Config is used */
  #define __FPU_PRESENT             1U       /*!< STM32F378xx devices provide an FPU */
  
  /**
    * @}
    */
  
  /** @addtogroup Peripheral_interrupt_number_definition
    * @{
    */
  
  /**
   * @brief STM32F378xx devices Interrupt Number Definition, according to the selected device
   *        in @ref Library_configuration_section
   */
  typedef enum
  {
  /******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/
    NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
    HardFault_IRQn              = -13,    /*!< 3 Cortex-M4 Hard Fault Interrupt                                  */
    MemoryManagement_IRQn       = -12,    /*!< 4 Cortex-M4 Memory Management Interrupt                           */
    BusFault_IRQn               = -11,    /*!< 5 Cortex-M4 Bus Fault Interrupt                                   */
    UsageFault_IRQn             = -10,    /*!< 6 Cortex-M4 Usage Fault Interrupt                                 */
    SVCall_IRQn                 = -5,     /*!< 11 Cortex-M4 SV Call Interrupt                                    */
    DebugMonitor_IRQn           = -4,     /*!< 12 Cortex-M4 Debug Monitor Interrupt                              */
    PendSV_IRQn                 = -2,     /*!< 14 Cortex-M4 Pend SV Interrupt                                    */
    SysTick_IRQn                = -1,     /*!< 15 Cortex-M4 System Tick Interrupt                                */
  /******  STM32 specific Interrupt Numbers **********************************************************************/
    WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
    TAMP_STAMP_IRQn             = 2,      /*!< Tamper and TimeStamp interrupts through the EXTI line 19          */
    RTC_WKUP_IRQn               = 3,      /*!< RTC Wakeup interrupt through the EXTI line 20                     */
    FLASH_IRQn                  = 4,      /*!< FLASH global Interrupt                                            */
    RCC_IRQn                    = 5,      /*!< RCC global Interrupt                                              */
    EXTI0_IRQn                  = 6,      /*!< EXTI Line0 Interrupt                                              */
    EXTI1_IRQn                  = 7,      /*!< EXTI Line1 Interrupt                                              */
    EXTI2_TSC_IRQn              = 8,      /*!< EXTI Line2 Interrupt and Touch Sense Controller Interrupt         */
    EXTI3_IRQn                  = 9,      /*!< EXTI Line3 Interrupt                                              */
    EXTI4_IRQn                  = 10,     /*!< EXTI Line4 Interrupt                                              */
    DMA1_Channel1_IRQn          = 11,     /*!< DMA1 Channel 1 Interrupt                                          */
    DMA1_Channel2_IRQn          = 12,     /*!< DMA1 Channel 2 Interrupt                                          */
    DMA1_Channel3_IRQn          = 13,     /*!< DMA1 Channel 3 Interrupt                                          */
    DMA1_Channel4_IRQn          = 14,     /*!< DMA1 Channel 4 Interrupt                                          */
    DMA1_Channel5_IRQn          = 15,     /*!< DMA1 Channel 5 Interrupt                                          */
    DMA1_Channel6_IRQn          = 16,     /*!< DMA1 Channel 6 Interrupt                                          */
    DMA1_Channel7_IRQn          = 17,     /*!< DMA1 Channel 7 Interrupt                                          */
    ADC1_IRQn                   = 18,     /*!< ADC1 Interrupts                                                   */
    CAN_TX_IRQn                 = 19,     /*!< CAN TX Interrupt                                                  */
    CAN_RX0_IRQn                = 20,     /*!< CAN RX0 Interrupt                                                 */
    CAN_RX1_IRQn                = 21,     /*!< CAN RX1 Interrupt                                                 */
    CAN_SCE_IRQn                = 22,     /*!< CAN SCE Interrupt                                                 */
    EXTI9_5_IRQn                = 23,     /*!< External Line[9:5] Interrupts                                     */
    TIM15_IRQn                  = 24,     /*!< TIM15 global Interrupt                                            */
    TIM16_IRQn                  = 25,     /*!< TIM16 global Interrupt                                            */
    TIM17_IRQn                  = 26,     /*!< TIM17 global Interrupt                                            */
    TIM18_DAC2_IRQn             = 27,     /*!< TIM18 global Interrupt and DAC2 underrun Interrupt                */
    TIM2_IRQn                   = 28,     /*!< TIM2 global Interrupt                                             */
    TIM3_IRQn                   = 29,     /*!< TIM3 global Interrupt                                             */
    TIM4_IRQn                   = 30,     /*!< TIM4 global Interrupt                                             */
    I2C1_EV_IRQn                = 31,     /*!< I2C1 Event Interrupt & EXTI Line23 Interrupt (I2C1 wakeup)        */
    I2C1_ER_IRQn                = 32,     /*!< I2C1 Error Interrupt                                              */
    I2C2_EV_IRQn                = 33,     /*!< I2C2 Event Interrupt & EXTI Line24 Interrupt (I2C2 wakeup)        */
    I2C2_ER_IRQn                = 34,     /*!< I2C2 Error Interrupt                                              */
    SPI1_IRQn                   = 35,     /*!< SPI1 global Interrupt                                             */
    SPI2_IRQn                   = 36,     /*!< SPI2 global Interrupt                                             */
    USART1_IRQn                 = 37,     /*!< USART1 global Interrupt & EXTI Line25 Interrupt (USART1 wakeup)   */
    USART2_IRQn                 = 38,     /*!< USART2 global Interrupt & EXTI Line26 Interrupt (USART2 wakeup)   */
    USART3_IRQn                 = 39,     /*!< USART3 global Interrupt & EXTI Line28 Interrupt (USART3 wakeup)   */
    EXTI15_10_IRQn              = 40,     /*!< External Line[15:10] Interrupts                                   */
    RTC_Alarm_IRQn              = 41,     /*!< RTC Alarm (A and B) through EXTI Line 17 Interrupt                 */
    CEC_IRQn                    = 42,     /*!< CEC Interrupt & EXTI Line27 Interrupt (CEC wakeup)                */
    TIM12_IRQn                  = 43,     /*!< TIM12 global interrupt                                            */
    TIM13_IRQn                  = 44,     /*!< TIM13 global interrupt                                            */
    TIM14_IRQn                  = 45,     /*!< TIM14 global interrupt                                            */
    TIM5_IRQn                   = 50,     /*!< TIM5 global Interrupt                                             */
    SPI3_IRQn                   = 51,     /*!< SPI3 global Interrupt                                             */
    TIM6_DAC1_IRQn              = 54,     /*!< TIM6 global and DAC1 underrun error Interrupts*/
    TIM7_IRQn                   = 55,     /*!< TIM7 global Interrupt                                             */
    DMA2_Channel1_IRQn          = 56,     /*!< DMA2 Channel 1 global Interrupt                                   */
    DMA2_Channel2_IRQn          = 57,     /*!< DMA2 Channel 2 global Interrupt                                   */
    DMA2_Channel3_IRQn          = 58,     /*!< DMA2 Channel 3 global Interrupt                                   */
    DMA2_Channel4_IRQn          = 59,     /*!< DMA2 Channel 4 global Interrupt                                   */
    DMA2_Channel5_IRQn          = 60,     /*!< DMA2 Channel 5 global Interrupt                                   */
    SDADC1_IRQn                 = 61,     /*!< ADC Sigma Delta 1 global Interrupt                                */
    SDADC2_IRQn                 = 62,     /*!< ADC Sigma Delta 2 global Interrupt                                */
    SDADC3_IRQn                 = 63,     /*!< ADC Sigma Delta 1 global Interrupt                                */
    COMP_IRQn                   = 64,     /*!< COMP1 and COMP2 global Interrupt                                  */
    TIM19_IRQn                  = 78,     /*!< TIM19 global Interrupt                                            */
    FPU_IRQn                    = 81,      /*!< Floating point Interrupt                                          */
  } IRQn_Type;
  
  /**
    * @}
    */
  
  #include "core_cm4.h"            /* Cortex-M4 processor and core peripherals */
  #include "system_stm32f3xx.h"    /* STM32F3xx System Header */
  #include <stdint.h>
  
  /** @addtogroup Peripheral_registers_structures
    * @{
    */
  
  /**
    * @brief Analog to Digital Converter
    */
  
  typedef struct
  {
    __IO uint32_t SR;    /*!< ADC status register,                         Address offset: 0x00 */
    __IO uint32_t CR1;   /*!< ADC control register 1,                      Address offset: 0x04 */
    __IO uint32_t CR2;   /*!< ADC control register 2,                      Address offset: 0x08 */
    __IO uint32_t SMPR1; /*!< ADC sample time register 1,                  Address offset: 0x0C */
    __IO uint32_t SMPR2; /*!< ADC sample time register 2,                  Address offset: 0x10 */
    __IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
    __IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
    __IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
    __IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
    __IO uint32_t HTR;   /*!< ADC watchdog higher threshold register,      Address offset: 0x24 */
    __IO uint32_t LTR;   /*!< ADC watchdog lower threshold register,       Address offset: 0x28 */
    __IO uint32_t SQR1;  /*!< ADC regular sequence register 1,             Address offset: 0x2C */
    __IO uint32_t SQR2;  /*!< ADC regular sequence register 2,             Address offset: 0x30 */
    __IO uint32_t SQR3;  /*!< ADC regular sequence register 3,             Address offset: 0x34 */
    __IO uint32_t JSQR;  /*!< ADC injected sequence register,              Address offset: 0x38 */
    __IO uint32_t JDR1;  /*!< ADC injected data register 1,                Address offset: 0x3C */
    __IO uint32_t JDR2;  /*!< ADC injected data register 2,                Address offset: 0x40 */
    __IO uint32_t JDR3;  /*!< ADC injected data register 3,                Address offset: 0x44 */
    __IO uint32_t JDR4;  /*!< ADC injected data register 4,                Address offset: 0x48 */
    __IO uint32_t DR;    /*!< ADC regular data register,                   Address offset: 0x4C */
  } ADC_TypeDef;
  
  typedef struct
  {
    __IO uint32_t SR;               /*!< ADC status register,    used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address         */
    __IO uint32_t CR1;              /*!< ADC control register 1, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x04  */
    __IO uint32_t CR2;              /*!< ADC control register 2, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x08  */
    uint32_t  RESERVED[16];
    __IO uint32_t DR;               /*!< ADC data register,      used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x4C  */
  } ADC_Common_TypeDef;
  
  /**
    * @brief Controller Area Network TxMailBox
    */
  typedef struct
  {
    __IO uint32_t TIR;  /*!< CAN TX mailbox identifier register */
    __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
    __IO uint32_t TDLR; /*!< CAN mailbox data low register */
    __IO uint32_t TDHR; /*!< CAN mailbox data high register */
  } CAN_TxMailBox_TypeDef;
  
  /**
    * @brief Controller Area Network FIFOMailBox
    */
  typedef struct
  {
    __IO uint32_t RIR;  /*!< CAN receive FIFO mailbox identifier register */
    __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
    __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
    __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
  } CAN_FIFOMailBox_TypeDef;
  
  /**
    * @brief Controller Area Network FilterRegister
    */
  typedef struct
  {
    __IO uint32_t FR1; /*!< CAN Filter bank register 1 */
    __IO uint32_t FR2; /*!< CAN Filter bank register 1 */
  } CAN_FilterRegister_TypeDef;
  
  /**
    * @brief Controller Area Network
    */
  typedef struct
  {
    __IO uint32_t              MCR;                 /*!< CAN master control register,         Address offset: 0x00          */
    __IO uint32_t              MSR;                 /*!< CAN master status register,          Address offset: 0x04          */
    __IO uint32_t              TSR;                 /*!< CAN transmit status register,        Address offset: 0x08          */
    __IO uint32_t              RF0R;                /*!< CAN receive FIFO 0 register,         Address offset: 0x0C          */
    __IO uint32_t              RF1R;                /*!< CAN receive FIFO 1 register,         Address offset: 0x10          */
    __IO uint32_t              IER;                 /*!< CAN interrupt enable register,       Address offset: 0x14          */
    __IO uint32_t              ESR;                 /*!< CAN error status register,           Address offset: 0x18          */
    __IO uint32_t              BTR;                 /*!< CAN bit timing register,             Address offset: 0x1C          */
    uint32_t                   RESERVED0[88];       /*!< Reserved, 0x020 - 0x17F                                            */
    CAN_TxMailBox_TypeDef      sTxMailBox[3];       /*!< CAN Tx MailBox,                      Address offset: 0x180 - 0x1AC */
    CAN_FIFOMailBox_TypeDef    sFIFOMailBox[2];     /*!< CAN FIFO MailBox,                    Address offset: 0x1B0 - 0x1CC */
    uint32_t                   RESERVED1[12];       /*!< Reserved, 0x1D0 - 0x1FF                                            */
    __IO uint32_t              FMR;                 /*!< CAN filter master register,          Address offset: 0x200         */
    __IO uint32_t              FM1R;                /*!< CAN filter mode register,            Address offset: 0x204         */
    uint32_t                   RESERVED2;           /*!< Reserved, 0x208                                                    */
    __IO uint32_t              FS1R;                /*!< CAN filter scale register,           Address offset: 0x20C         */
    uint32_t                   RESERVED3;           /*!< Reserved, 0x210                                                    */
    __IO uint32_t              FFA1R;               /*!< CAN filter FIFO assignment register, Address offset: 0x214         */
    uint32_t                   RESERVED4;           /*!< Reserved, 0x218                                                    */
    __IO uint32_t              FA1R;                /*!< CAN filter activation register,      Address offset: 0x21C         */
    uint32_t                   RESERVED5[8];        /*!< Reserved, 0x220-0x23F                                              */
    CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register,                 Address offset: 0x240-0x31C   */
  } CAN_TypeDef;
  
  /**
    * @brief Consumer Electronics Control
    */
  
  typedef struct
  {
    __IO uint32_t CR;           /*!< CEC control register,              Address offset:0x00 */
    __IO uint32_t CFGR;         /*!< CEC configuration register,        Address offset:0x04 */
    __IO uint32_t TXDR;         /*!< CEC Tx data register ,             Address offset:0x08 */
    __IO uint32_t RXDR;         /*!< CEC Rx Data Register,              Address offset:0x0C */
    __IO uint32_t ISR;          /*!< CEC Interrupt and Status Register, Address offset:0x10 */
    __IO uint32_t IER;          /*!< CEC interrupt enable register,     Address offset:0x14 */
  }CEC_TypeDef;
  
  /**
    * @brief Analog Comparators
    */
  typedef struct
  {
    __IO uint32_t CSR;         /*!< COMP control and status register, Address offset: 0x00 */
  } COMP_TypeDef;
  
  typedef struct
  {
    __IO uint32_t CSR;         /*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 */
  } COMP_Common_TypeDef;
  
  /* Legacy define */
  typedef struct
  {
    __IO uint32_t CSR;    /*!< Comparator 1 & 2 control Status register, Address offset: 0x00 */
  } COMP1_2_TypeDef;
  
  /**
    * @brief CRC calculation unit
    */
  
  typedef struct
  {
    __IO uint32_t DR;          /*!< CRC Data register,                           Address offset: 0x00 */
    __IO uint8_t  IDR;         /*!< CRC Independent data register,               Address offset: 0x04 */
    uint8_t       RESERVED0;   /*!< Reserved,                                                    0x05 */
    uint16_t      RESERVED1;   /*!< Reserved,                                                    0x06 */
    __IO uint32_t CR;          /*!< CRC Control register,                        Address offset: 0x08 */
    uint32_t      RESERVED2;   /*!< Reserved,                                                    0x0C */
    __IO uint32_t INIT;        /*!< Initial CRC value register,                  Address offset: 0x10 */
    __IO uint32_t POL;         /*!< CRC polynomial register,                     Address offset: 0x14 */
  } CRC_TypeDef;
  
  /**
    * @brief Digital to Analog Converter
    */
  
  typedef struct
  {
    __IO uint32_t CR;       /*!< DAC control register,                                    Address offset: 0x00 */
    __IO uint32_t SWTRIGR;  /*!< DAC software trigger register,                           Address offset: 0x04 */
    __IO uint32_t DHR12R1;  /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
    __IO uint32_t DHR12L1;  /*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C */
    __IO uint32_t DHR8R1;   /*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 */
    __IO uint32_t DHR12R2;  /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
    __IO uint32_t DHR12L2;  /*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 */
    __IO uint32_t DHR8R2;   /*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C */
    __IO uint32_t DHR12RD;  /*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 */
    __IO uint32_t DHR12LD;  /*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 */
    __IO uint32_t DHR8RD;   /*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 */
    __IO uint32_t DOR1;     /*!< DAC channel1 data output register,                       Address offset: 0x2C */
    __IO uint32_t DOR2;     /*!< DAC channel2 data output register,                       Address offset: 0x30 */
    __IO uint32_t SR;       /*!< DAC status register,                                     Address offset: 0x34 */
  } DAC_TypeDef;
  
  /**
    * @brief Debug MCU
    */
  
  typedef struct
  {
    __IO uint32_t IDCODE;  /*!< MCU device ID code,               Address offset: 0x00 */
    __IO uint32_t CR;      /*!< Debug MCU configuration register, Address offset: 0x04 */
    __IO uint32_t APB1FZ;  /*!< Debug MCU APB1 freeze register,   Address offset: 0x08 */
    __IO uint32_t APB2FZ;  /*!< Debug MCU APB2 freeze register,   Address offset: 0x0C */
  }DBGMCU_TypeDef;
  
  /**
    * @brief DMA Controller
    */
  
  typedef struct
  {
    __IO uint32_t CCR;          /*!< DMA channel x configuration register                                           */
    __IO uint32_t CNDTR;        /*!< DMA channel x number of data register                                          */
    __IO uint32_t CPAR;         /*!< DMA channel x peripheral address register                                      */
    __IO uint32_t CMAR;         /*!< DMA channel x memory address register                                          */
  } DMA_Channel_TypeDef;
  
  typedef struct
  {
    __IO uint32_t ISR;          /*!< DMA interrupt status register,                            Address offset: 0x00 */
    __IO uint32_t IFCR;         /*!< DMA interrupt flag clear register,                        Address offset: 0x04 */
  } DMA_TypeDef;
  
  /**
    * @brief External Interrupt/Event Controller
    */
  
  typedef struct
  {
    __IO uint32_t IMR;          /*!<EXTI Interrupt mask register,                             Address offset: 0x00 */
    __IO uint32_t EMR;          /*!<EXTI Event mask register,                                 Address offset: 0x04 */
    __IO uint32_t RTSR;         /*!<EXTI Rising trigger selection register ,                  Address offset: 0x08 */
    __IO uint32_t FTSR;         /*!<EXTI Falling trigger selection register,                  Address offset: 0x0C */
    __IO uint32_t SWIER;        /*!<EXTI Software interrupt event register,                   Address offset: 0x10 */
    __IO uint32_t PR;           /*!<EXTI Pending register,                                    Address offset: 0x14 */
  }EXTI_TypeDef;
  
  /**
    * @brief FLASH Registers
    */
  
  typedef struct
  {
    __IO uint32_t ACR;          /*!< FLASH access control register,              Address offset: 0x00 */
    __IO uint32_t KEYR;         /*!< FLASH key register,                         Address offset: 0x04 */
    __IO uint32_t OPTKEYR;      /*!< FLASH option key register,                  Address offset: 0x08 */
    __IO uint32_t SR;           /*!< FLASH status register,                      Address offset: 0x0C */
    __IO uint32_t CR;           /*!< FLASH control register,                     Address offset: 0x10 */
    __IO uint32_t AR;           /*!< FLASH address register,                     Address offset: 0x14 */
    uint32_t      RESERVED;     /*!< Reserved, 0x18                                                   */
    __IO uint32_t OBR;          /*!< FLASH Option byte register,                 Address offset: 0x1C */
    __IO uint32_t WRPR;         /*!< FLASH Write register,                       Address offset: 0x20 */
  
  } FLASH_TypeDef;
  
  /**
    * @brief Option Bytes Registers
    */
  typedef struct
  {
    __IO uint16_t RDP;          /*!<FLASH option byte Read protection,             Address offset: 0x00 */
    __IO uint16_t USER;         /*!<FLASH option byte user options,                Address offset: 0x02 */
    __IO uint16_t Data0;        /*!<FLASH option byte Data0 options,               Address offset: 0x04 */
    __IO uint16_t Data1;        /*!<FLASH option byte Data1 options,               Address offset: 0x06 */
    __IO uint16_t WRP0;         /*!<FLASH option byte write protection 0,          Address offset: 0x08 */
    __IO uint16_t WRP1;         /*!<FLASH option byte write protection 1,          Address offset: 0x0C */
    __IO uint16_t WRP2;         /*!<FLASH option byte write protection 2,          Address offset: 0x10 */
    __IO uint16_t WRP3;         /*!<FLASH option byte write protection 3,          Address offset: 0x12 */
  } OB_TypeDef;
  
  /**
    * @brief General Purpose I/O
    */
  
  typedef struct
  {
    __IO uint32_t MODER;        /*!< GPIO port mode register,               Address offset: 0x00      */
    __IO uint32_t OTYPER;       /*!< GPIO port output type register,        Address offset: 0x04      */
    __IO uint32_t OSPEEDR;      /*!< GPIO port output speed register,       Address offset: 0x08      */
    __IO uint32_t PUPDR;        /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
    __IO uint32_t IDR;          /*!< GPIO port input data register,         Address offset: 0x10      */
    __IO uint32_t ODR;          /*!< GPIO port output data register,        Address offset: 0x14      */
    __IO uint32_t BSRR;         /*!< GPIO port bit set/reset register,      Address offset: 0x1A */
    __IO uint32_t LCKR;         /*!< GPIO port configuration lock register, Address offset: 0x1C      */
    __IO uint32_t AFR[2];       /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
    __IO uint32_t BRR;          /*!< GPIO bit reset register,               Address offset: 0x28 */
  }GPIO_TypeDef;
  
  /**
    * @brief System configuration controller
    */
  
  typedef struct
  {
    __IO uint32_t CFGR1;       /*!< SYSCFG configuration register 1,                      Address offset: 0x00 */
         uint32_t RESERVED;    /*!< Reserved,                                                             0x04 */
    __IO uint32_t EXTICR[4];   /*!< SYSCFG external interrupt configuration registers, Address offset: 0x14-0x08 */
    __IO uint32_t CFGR2;       /*!< SYSCFG configuration register 2,                      Address offset: 0x18 */
  } SYSCFG_TypeDef;
  
  /**
    * @brief Inter-integrated Circuit Interface
    */
  
  typedef struct
  {
    __IO uint32_t CR1;      /*!< I2C Control register 1,            Address offset: 0x00 */
    __IO uint32_t CR2;      /*!< I2C Control register 2,            Address offset: 0x04 */
    __IO uint32_t OAR1;     /*!< I2C Own address 1 register,        Address offset: 0x08 */
    __IO uint32_t OAR2;     /*!< I2C Own address 2 register,        Address offset: 0x0C */
    __IO uint32_t TIMINGR;  /*!< I2C Timing register,               Address offset: 0x10 */
    __IO uint32_t TIMEOUTR; /*!< I2C Timeout register,              Address offset: 0x14 */
    __IO uint32_t ISR;      /*!< I2C Interrupt and status register, Address offset: 0x18 */
    __IO uint32_t ICR;      /*!< I2C Interrupt clear register,      Address offset: 0x1C */
    __IO uint32_t PECR;     /*!< I2C PEC register,                  Address offset: 0x20 */
    __IO uint32_t RXDR;     /*!< I2C Receive data register,         Address offset: 0x24 */
    __IO uint32_t TXDR;     /*!< I2C Transmit data register,        Address offset: 0x28 */
  }I2C_TypeDef;
  
  /**
    * @brief Independent WATCHDOG
    */
  
  typedef struct
  {
    __IO uint32_t KR;   /*!< IWDG Key register,       Address offset: 0x00 */
    __IO uint32_t PR;   /*!< IWDG Prescaler register, Address offset: 0x04 */
    __IO uint32_t RLR;  /*!< IWDG Reload register,    Address offset: 0x08 */
    __IO uint32_t SR;   /*!< IWDG Status register,    Address offset: 0x0C */
    __IO uint32_t WINR; /*!< IWDG Window register,    Address offset: 0x10 */
  } IWDG_TypeDef;
  
  /**
    * @brief Power Control
    */
  
  typedef struct
  {
    __IO uint32_t CR;   /*!< PWR power control register,        Address offset: 0x00 */
    __IO uint32_t CSR;  /*!< PWR power control/status register, Address offset: 0x04 */
  } PWR_TypeDef;
  
  /**
    * @brief Reset and Clock Control
    */
  typedef struct
  {
    __IO uint32_t CR;         /*!< RCC clock control register,                                  Address offset: 0x00 */
    __IO uint32_t CFGR;       /*!< RCC clock configuration register,                            Address offset: 0x04 */
    __IO uint32_t CIR;        /*!< RCC clock interrupt register,                                Address offset: 0x08 */
    __IO uint32_t APB2RSTR;   /*!< RCC APB2 peripheral reset register,                          Address offset: 0x0C */
    __IO uint32_t APB1RSTR;   /*!< RCC APB1 peripheral reset register,                          Address offset: 0x10 */
    __IO uint32_t AHBENR;     /*!< RCC AHB peripheral clock register,                           Address offset: 0x14 */
    __IO uint32_t APB2ENR;    /*!< RCC APB2 peripheral clock enable register,                   Address offset: 0x18 */
    __IO uint32_t APB1ENR;    /*!< RCC APB1 peripheral clock enable register,                   Address offset: 0x1C */
    __IO uint32_t BDCR;       /*!< RCC Backup domain control register,                          Address offset: 0x20 */
    __IO uint32_t CSR;        /*!< RCC clock control & status register,                         Address offset: 0x24 */
    __IO uint32_t AHBRSTR;    /*!< RCC AHB peripheral reset register,                           Address offset: 0x28 */
    __IO uint32_t CFGR2;      /*!< RCC clock configuration register 2,                          Address offset: 0x2C */
    __IO uint32_t CFGR3;      /*!< RCC clock configuration register 3,                          Address offset: 0x30 */
  } RCC_TypeDef;
  
  /**
    * @brief Real-Time Clock
    */
  
  typedef struct
  {
    __IO uint32_t TR;         /*!< RTC time register,                                        Address offset: 0x00 */
    __IO uint32_t DR;         /*!< RTC date register,                                        Address offset: 0x04 */
    __IO uint32_t CR;         /*!< RTC control register,                                     Address offset: 0x08 */
    __IO uint32_t ISR;        /*!< RTC initialization and status register,                   Address offset: 0x0C */
    __IO uint32_t PRER;       /*!< RTC prescaler register,                                   Address offset: 0x10 */
    __IO uint32_t WUTR;       /*!< RTC wakeup timer register,                                Address offset: 0x14 */
    uint32_t RESERVED0;       /*!< Reserved, 0x18                                                                 */
    __IO uint32_t ALRMAR;     /*!< RTC alarm A register,                                     Address offset: 0x1C */
    __IO uint32_t ALRMBR;     /*!< RTC alarm B register,                                     Address offset: 0x20 */
    __IO uint32_t WPR;        /*!< RTC write protection register,                            Address offset: 0x24 */
    __IO uint32_t SSR;        /*!< RTC sub second register,                                  Address offset: 0x28 */
    __IO uint32_t SHIFTR;     /*!< RTC shift control register,                               Address offset: 0x2C */
    __IO uint32_t TSTR;       /*!< RTC time stamp time register,                             Address offset: 0x30 */
    __IO uint32_t TSDR;       /*!< RTC time stamp date register,                             Address offset: 0x34 */
    __IO uint32_t TSSSR;      /*!< RTC time-stamp sub second register,                       Address offset: 0x38 */
    __IO uint32_t CALR;       /*!< RTC calibration register,                                 Address offset: 0x3C */
    __IO uint32_t TAFCR;      /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
    __IO uint32_t ALRMASSR;   /*!< RTC alarm A sub second register,                          Address offset: 0x44 */
    __IO uint32_t ALRMBSSR;   /*!< RTC alarm B sub second register,                          Address offset: 0x48 */
    uint32_t RESERVED7;       /*!< Reserved, 0x4C                                                                 */
    __IO uint32_t BKP0R;      /*!< RTC backup register 0,                                    Address offset: 0x50 */
    __IO uint32_t BKP1R;      /*!< RTC backup register 1,                                    Address offset: 0x54 */
    __IO uint32_t BKP2R;      /*!< RTC backup register 2,                                    Address offset: 0x58 */
    __IO uint32_t BKP3R;      /*!< RTC backup register 3,                                    Address offset: 0x5C */
    __IO uint32_t BKP4R;      /*!< RTC backup register 4,                                    Address offset: 0x60 */
    __IO uint32_t BKP5R;      /*!< RTC backup register 5,                                    Address offset: 0x64 */
    __IO uint32_t BKP6R;      /*!< RTC backup register 6,                                    Address offset: 0x68 */
    __IO uint32_t BKP7R;      /*!< RTC backup register 7,                                    Address offset: 0x6C */
    __IO uint32_t BKP8R;      /*!< RTC backup register 8,                                    Address offset: 0x70 */
    __IO uint32_t BKP9R;      /*!< RTC backup register 9,                                    Address offset: 0x74 */
    __IO uint32_t BKP10R;     /*!< RTC backup register 10,                                   Address offset: 0x78 */
    __IO uint32_t BKP11R;     /*!< RTC backup register 11,                                   Address offset: 0x7C */
    __IO uint32_t BKP12R;     /*!< RTC backup register 12,                                   Address offset: 0x80 */
    __IO uint32_t BKP13R;     /*!< RTC backup register 13,                                   Address offset: 0x84 */
    __IO uint32_t BKP14R;     /*!< RTC backup register 14,                                   Address offset: 0x88 */
    __IO uint32_t BKP15R;     /*!< RTC backup register 15,                                   Address offset: 0x8C */
    __IO uint32_t BKP16R;     /*!< RTC backup register 16,                                   Address offset: 0x90 */
    __IO uint32_t BKP17R;     /*!< RTC backup register 17,                                   Address offset: 0x94 */
    __IO uint32_t BKP18R;     /*!< RTC backup register 18,                                   Address offset: 0x98 */
    __IO uint32_t BKP19R;     /*!< RTC backup register 19,                                   Address offset: 0x9C */
    __IO uint32_t BKP20R;     /*!< RTC backup register 20,                                   Address offset: 0xA0 */
    __IO uint32_t BKP21R;     /*!< RTC backup register 21,                                   Address offset: 0xA4 */
    __IO uint32_t BKP22R;     /*!< RTC backup register 22,                                   Address offset: 0xA8 */
    __IO uint32_t BKP23R;     /*!< RTC backup register 23,                                   Address offset: 0xAC */
    __IO uint32_t BKP24R;     /*!< RTC backup register 24,                                   Address offset: 0xB0 */
    __IO uint32_t BKP25R;     /*!< RTC backup register 25,                                   Address offset: 0xB4 */
    __IO uint32_t BKP26R;     /*!< RTC backup register 26,                                   Address offset: 0xB8 */
    __IO uint32_t BKP27R;     /*!< RTC backup register 27,                                   Address offset: 0xBC */
    __IO uint32_t BKP28R;     /*!< RTC backup register 28,                                   Address offset: 0xC0 */
    __IO uint32_t BKP29R;     /*!< RTC backup register 29,                                   Address offset: 0xC4 */
    __IO uint32_t BKP30R;     /*!< RTC backup register 30,                                   Address offset: 0xC8 */
    __IO uint32_t BKP31R;     /*!< RTC backup register 31,                                   Address offset: 0xCC */
  } RTC_TypeDef;
  
  
  /**
    * @brief Sigma-Delta Analog to Digital Converter (SDADC)
    */
  
  typedef struct
  {
    __IO uint32_t CR1;          /*!< SDADC control register 1,                        Address offset: 0x00 */
    __IO uint32_t CR2;          /*!< SDADC control register 2,                        Address offset: 0x04 */
    __IO uint32_t ISR;          /*!< SDADC interrupt and status register,             Address offset: 0x08 */
    __IO uint32_t CLRISR;       /*!< SDADC clear interrupt and status register,       Address offset: 0x0C */
    __IO uint32_t RESERVED0;    /*!< Reserved, 0x10                                                        */
    __IO uint32_t JCHGR;        /*!< SDADC injected channel group selection register, Address offset: 0x14 */
    __IO uint32_t RESERVED1;    /*!< Reserved, 0x18                                                        */
    __IO uint32_t RESERVED2;    /*!< Reserved, 0x1C                                                        */
    __IO uint32_t CONF0R;       /*!< SDADC configuration 0 register,                  Address offset: 0x20 */
    __IO uint32_t CONF1R;       /*!< SDADC configuration 1 register,                  Address offset: 0x24 */
    __IO uint32_t CONF2R;       /*!< SDADC configuration 2 register,                  Address offset: 0x28 */
    __IO uint32_t RESERVED3[5]; /*!< Reserved, 0x2C - 0x3C                                                 */
    __IO uint32_t CONFCHR1;     /*!< SDADC channel configuration register 1,          Address offset: 0x40 */
    __IO uint32_t CONFCHR2;     /*!< SDADC channel configuration register 2,          Address offset: 0x44 */
    __IO uint32_t RESERVED4[6]; /*!< Reserved, 0x48 - 0x5C                                                 */
    __IO uint32_t JDATAR;       /*!< SDADC data register for injected group,          Address offset: 0x60 */
    __IO uint32_t RDATAR;       /*!< SDADC data register for the regular channel,     Address offset: 0x64 */
    __IO uint32_t RESERVED5[2]; /*!< Reserved, 0x68 - 0x6C                                                 */
    __IO uint32_t JDATA12R;     /*!< SDADC1 and SDADC2 injected data register,        Address offset: 0x70 */
    __IO uint32_t RDATA12R;     /*!< SDADC1 and SDADC2 regular data register,         Address offset: 0x74 */
    __IO uint32_t JDATA13R;     /*!< SDADC1 and SDADC3 injected data register,        Address offset: 0x78 */
    __IO uint32_t RDATA13R;     /*!< SDADC1 and SDADC3 regular data register,         Address offset: 0x7C */
  } SDADC_TypeDef;
  
  /**
    * @brief Serial Peripheral Interface
    */
  
  typedef struct
  {
    __IO uint32_t CR1;      /*!< SPI Control register 1,                              Address offset: 0x00 */
    __IO uint32_t CR2;      /*!< SPI Control register 2,                              Address offset: 0x04 */
    __IO uint32_t SR;       /*!< SPI Status register,                                 Address offset: 0x08 */
    __IO uint32_t DR;       /*!< SPI data register,                                   Address offset: 0x0C */
    __IO uint32_t CRCPR;    /*!< SPI CRC polynomial register,                         Address offset: 0x10 */
    __IO uint32_t RXCRCR;   /*!< SPI Rx CRC register,                                 Address offset: 0x14 */
    __IO uint32_t TXCRCR;   /*!< SPI Tx CRC register,                                 Address offset: 0x18 */
    __IO uint32_t I2SCFGR;  /*!< SPI_I2S configuration register,                      Address offset: 0x1C */
    __IO uint32_t I2SPR;    /*!< SPI_I2S prescaler register,                          Address offset: 0x20 */
  } SPI_TypeDef;
  
  /**
    * @brief TIM
    */
  typedef struct
  {
    __IO uint32_t CR1;         /*!< TIM control register 1,              Address offset: 0x00 */
    __IO uint32_t CR2;         /*!< TIM control register 2,              Address offset: 0x04 */
    __IO uint32_t SMCR;        /*!< TIM slave mode control register,     Address offset: 0x08 */
    __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,   Address offset: 0x0C */
    __IO uint32_t SR;          /*!< TIM status register,                 Address offset: 0x10 */
    __IO uint32_t EGR;         /*!< TIM event generation register,       Address offset: 0x14 */
    __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
    __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
    __IO uint32_t CCER;        /*!< TIM capture/compare enable register, Address offset: 0x20 */
    __IO uint32_t CNT;         /*!< TIM counter register,                Address offset: 0x24 */
    __IO uint32_t PSC;         /*!< TIM prescaler,                       Address offset: 0x28 */
    __IO uint32_t ARR;         /*!< TIM auto-reload register,            Address offset: 0x2C */
    __IO uint32_t RCR;         /*!< TIM repetition counter register,     Address offset: 0x30 */
    __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,      Address offset: 0x34 */
    __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,      Address offset: 0x38 */
    __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,      Address offset: 0x3C */
    __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,      Address offset: 0x40 */
    __IO uint32_t BDTR;        /*!< TIM break and dead-time register,    Address offset: 0x44 */
    __IO uint32_t DCR;         /*!< TIM DMA control register,            Address offset: 0x48 */
    __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,   Address offset: 0x4C */
    __IO uint32_t OR;          /*!< TIM option register,                 Address offset: 0x50 */
  } TIM_TypeDef;
  
  /**
    * @brief Touch Sensing Controller (TSC)
    */
  typedef struct
  {
    __IO uint32_t CR;            /*!< TSC control register,                                     Address offset: 0x00 */
    __IO uint32_t IER;           /*!< TSC interrupt enable register,                            Address offset: 0x04 */
    __IO uint32_t ICR;           /*!< TSC interrupt clear register,                             Address offset: 0x08 */
    __IO uint32_t ISR;           /*!< TSC interrupt status register,                            Address offset: 0x0C */
    __IO uint32_t IOHCR;         /*!< TSC I/O hysteresis control register,                      Address offset: 0x10 */
    uint32_t      RESERVED1;     /*!< Reserved,                                                 Address offset: 0x14 */
    __IO uint32_t IOASCR;        /*!< TSC I/O analog switch control register,                   Address offset: 0x18 */
    uint32_t      RESERVED2;     /*!< Reserved,                                                 Address offset: 0x1C */
    __IO uint32_t IOSCR;         /*!< TSC I/O sampling control register,                        Address offset: 0x20 */
    uint32_t      RESERVED3;     /*!< Reserved,                                                 Address offset: 0x24 */
    __IO uint32_t IOCCR;         /*!< TSC I/O channel control register,                         Address offset: 0x28 */
    uint32_t      RESERVED4;     /*!< Reserved,                                                 Address offset: 0x2C */
    __IO uint32_t IOGCSR;        /*!< TSC I/O group control status register,                    Address offset: 0x30 */
    __IO uint32_t IOGXCR[8];     /*!< TSC I/O group x counter register,                         Address offset: 0x34-50 */
  } TSC_TypeDef;
  
  /**
    * @brief Universal Synchronous Asynchronous Receiver Transmitter
    */
  
  typedef struct
  {
    __IO uint32_t CR1;    /*!< USART Control register 1,                 Address offset: 0x00 */
    __IO uint32_t CR2;    /*!< USART Control register 2,                 Address offset: 0x04 */
    __IO uint32_t CR3;    /*!< USART Control register 3,                 Address offset: 0x08 */
    __IO uint32_t BRR;    /*!< USART Baud rate register,                 Address offset: 0x0C */
    __IO uint32_t GTPR;   /*!< USART Guard time and prescaler register,  Address offset: 0x10 */
    __IO uint32_t RTOR;   /*!< USART Receiver Time Out register,         Address offset: 0x14 */
    __IO uint32_t RQR;    /*!< USART Request register,                   Address offset: 0x18 */
    __IO uint32_t ISR;    /*!< USART Interrupt and status register,      Address offset: 0x1C */
    __IO uint32_t ICR;    /*!< USART Interrupt flag Clear register,      Address offset: 0x20 */
    __IO uint16_t RDR;    /*!< USART Receive Data register,              Address offset: 0x24 */
    uint16_t  RESERVED1;  /*!< Reserved, 0x26                                                 */
    __IO uint16_t TDR;    /*!< USART Transmit Data register,             Address offset: 0x28 */
    uint16_t  RESERVED2;  /*!< Reserved, 0x2A                                                 */
  } USART_TypeDef;
  
  /**
    * @brief Window WATCHDOG
    */
  typedef struct
  {
    __IO uint32_t CR;   /*!< WWDG Control register,       Address offset: 0x00 */
    __IO uint32_t CFR;  /*!< WWDG Configuration register, Address offset: 0x04 */
    __IO uint32_t SR;   /*!< WWDG Status register,        Address offset: 0x08 */
  } WWDG_TypeDef;
  
  /** @addtogroup Peripheral_memory_map
    * @{
    */
  
  #define FLASH_BASE            0x08000000UL /*!< FLASH base address in the alias region */
  #define SRAM_BASE             0x20000000UL /*!< SRAM base address in the alias region */
  #define PERIPH_BASE           0x40000000UL /*!< Peripheral base address in the alias region */
  #define SRAM_BB_BASE          0x22000000UL /*!< SRAM base address in the bit-band region */
  #define PERIPH_BB_BASE        0x42000000UL /*!< Peripheral base address in the bit-band region */
  
  
  /*!< Peripheral memory map */
  #define APB1PERIPH_BASE       PERIPH_BASE
  #define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000UL)
  #define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000UL)
  #define AHB2PERIPH_BASE       (PERIPH_BASE + 0x08000000UL)
  
  /*!< APB1 peripherals */
  #define TIM2_BASE             (APB1PERIPH_BASE + 0x00000000UL)
  #define TIM3_BASE             (APB1PERIPH_BASE + 0x00000400UL)
  #define TIM4_BASE             (APB1PERIPH_BASE + 0x00000800UL)
  #define TIM5_BASE             (APB1PERIPH_BASE + 0x00000C00UL)
  #define TIM6_BASE             (APB1PERIPH_BASE + 0x00001000UL)
  #define TIM7_BASE             (APB1PERIPH_BASE + 0x00001400UL)
  #define TIM12_BASE            (APB1PERIPH_BASE + 0x00001800UL)
  #define TIM13_BASE            (APB1PERIPH_BASE + 0x00001C00UL)
  #define TIM14_BASE            (APB1PERIPH_BASE + 0x00002000UL)
  #define RTC_BASE              (APB1PERIPH_BASE + 0x00002800UL)
  #define WWDG_BASE             (APB1PERIPH_BASE + 0x00002C00UL)
  #define IWDG_BASE             (APB1PERIPH_BASE + 0x00003000UL)
  #define SPI2_BASE             (APB1PERIPH_BASE + 0x00003800UL)
  #define SPI3_BASE             (APB1PERIPH_BASE + 0x00003C00UL)
  #define USART2_BASE           (APB1PERIPH_BASE + 0x00004400UL)
  #define USART3_BASE           (APB1PERIPH_BASE + 0x00004800UL)
  #define I2C1_BASE             (APB1PERIPH_BASE + 0x00005400UL)
  #define I2C2_BASE             (APB1PERIPH_BASE + 0x00005800UL)
  #define CAN_BASE              (APB1PERIPH_BASE + 0x00006400UL)
  #define PWR_BASE              (APB1PERIPH_BASE + 0x00007000UL)
  #define DAC1_BASE             (APB1PERIPH_BASE + 0x00007400UL)
  #define DAC2_BASE             (APB1PERIPH_BASE + 0x00009800UL)
  #define DAC_BASE               DAC1_BASE
  #define CEC_BASE              (APB1PERIPH_BASE + 0x00007800UL)
  #define TIM18_BASE            (APB1PERIPH_BASE + 0x00009C00UL)
  
  /*!< APB2 peripherals */
  #define SYSCFG_BASE           (APB2PERIPH_BASE + 0x00000000UL)
  #define COMP_BASE             (APB2PERIPH_BASE + 0x0000001CUL)
  #define EXTI_BASE             (APB2PERIPH_BASE + 0x00000400UL)
  #define ADC1_BASE             (APB2PERIPH_BASE + 0x00002400UL)
  #define SPI1_BASE             (APB2PERIPH_BASE + 0x00003000UL)
  #define USART1_BASE           (APB2PERIPH_BASE + 0x00003800UL)
  #define TIM15_BASE            (APB2PERIPH_BASE + 0x00004000UL)
  #define TIM16_BASE            (APB2PERIPH_BASE + 0x00004400UL)
  #define TIM17_BASE            (APB2PERIPH_BASE + 0x00004800UL)
  #define TIM19_BASE            (APB2PERIPH_BASE + 0x00005C00UL)
  #define SDADC1_BASE           (APB2PERIPH_BASE + 0x00006000UL)
  #define SDADC2_BASE           (APB2PERIPH_BASE + 0x00006400UL)
  #define SDADC3_BASE           (APB2PERIPH_BASE + 0x00006800UL)
  
  /*!< AHB1 peripherals */
  #define DMA1_BASE             (AHB1PERIPH_BASE + 0x00000000UL)
  #define DMA1_Channel1_BASE    (AHB1PERIPH_BASE + 0x00000008UL)
  #define DMA1_Channel2_BASE    (AHB1PERIPH_BASE + 0x0000001CUL)
  #define DMA1_Channel3_BASE    (AHB1PERIPH_BASE + 0x00000030UL)
  #define DMA1_Channel4_BASE    (AHB1PERIPH_BASE + 0x00000044UL)
  #define DMA1_Channel5_BASE    (AHB1PERIPH_BASE + 0x00000058UL)
  #define DMA1_Channel6_BASE    (AHB1PERIPH_BASE + 0x0000006CUL)
  #define DMA1_Channel7_BASE    (AHB1PERIPH_BASE + 0x00000080UL)
  #define DMA2_BASE             (AHB1PERIPH_BASE + 0x00000400UL)
  #define DMA2_Channel1_BASE    (AHB1PERIPH_BASE + 0x00000408UL)
  #define DMA2_Channel2_BASE    (AHB1PERIPH_BASE + 0x0000041CUL)
  #define DMA2_Channel3_BASE    (AHB1PERIPH_BASE + 0x00000430UL)
  #define DMA2_Channel4_BASE    (AHB1PERIPH_BASE + 0x00000444UL)
  #define DMA2_Channel5_BASE    (AHB1PERIPH_BASE + 0x00000458UL)
  #define RCC_BASE              (AHB1PERIPH_BASE + 0x00001000UL)
  #define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x00002000UL) /*!< Flash registers base address */
  #define OB_BASE               0x1FFFF800UL         /*!< Flash Option Bytes base address */
  #define FLASHSIZE_BASE        0x1FFFF7CCUL         /*!< FLASH Size register base address */
  #define UID_BASE              0x1FFFF7ACUL         /*!< Unique device ID register base address */
  #define CRC_BASE              (AHB1PERIPH_BASE + 0x00003000UL)
  #define TSC_BASE              (AHB1PERIPH_BASE + 0x00004000UL)
  
  /*!< AHB2 peripherals */
  #define GPIOA_BASE            (AHB2PERIPH_BASE + 0x00000000UL)
  #define GPIOB_BASE            (AHB2PERIPH_BASE + 0x00000400UL)
  #define GPIOC_BASE            (AHB2PERIPH_BASE + 0x00000800UL)
  #define GPIOD_BASE            (AHB2PERIPH_BASE + 0x00000C00UL)
  #define GPIOE_BASE            (AHB2PERIPH_BASE + 0x00001000UL)
  #define GPIOF_BASE            (AHB2PERIPH_BASE + 0x00001400UL)
  
  #define DBGMCU_BASE           0xE0042000UL /*!< Debug MCU registers base address */
  /**
    * @}
    */
  
  /** @addtogroup Peripheral_declaration
    * @{
    */
  #define TIM2                ((TIM_TypeDef *) TIM2_BASE)
  #define TIM3                ((TIM_TypeDef *) TIM3_BASE)
  #define TIM4                ((TIM_TypeDef *) TIM4_BASE)
  #define TIM5                ((TIM_TypeDef *) TIM5_BASE)
  #define TIM6                ((TIM_TypeDef *) TIM6_BASE)
  #define TIM7                ((TIM_TypeDef *) TIM7_BASE)
  #define TIM12               ((TIM_TypeDef *) TIM12_BASE)
  #define TIM13               ((TIM_TypeDef *) TIM13_BASE)
  #define TIM14               ((TIM_TypeDef *) TIM14_BASE)
  #define RTC                 ((RTC_TypeDef *) RTC_BASE)
  #define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
  #define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
  #define SPI2                ((SPI_TypeDef *) SPI2_BASE)
  #define SPI3                ((SPI_TypeDef *) SPI3_BASE)
  #define USART2              ((USART_TypeDef *) USART2_BASE)
  #define USART3              ((USART_TypeDef *) USART3_BASE)
  #define I2C1                ((I2C_TypeDef *) I2C1_BASE)
  #define I2C2                ((I2C_TypeDef *) I2C2_BASE)
  #define CAN                 ((CAN_TypeDef *) CAN_BASE)
  #define PWR                 ((PWR_TypeDef *) PWR_BASE)
  #define DAC                 ((DAC_TypeDef *) DAC_BASE)
  #define DAC1                ((DAC_TypeDef *) DAC1_BASE)
  #define DAC2                ((DAC_TypeDef *) DAC2_BASE)
  #define CEC                 ((CEC_TypeDef *) CEC_BASE)
  #define COMP1               ((COMP_TypeDef *) COMP_BASE)
  #define COMP2               ((COMP_TypeDef *) (COMP_BASE + 0x00000002UL))
  #define COMP12_COMMON       ((COMP_Common_TypeDef *) COMP_BASE)
  /* Legacy define */
  #define COMP                ((COMP1_2_TypeDef *) COMP_BASE)
  #define TIM18               ((TIM_TypeDef *) TIM18_BASE)
  #define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
  #define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
  #define SPI1                ((SPI_TypeDef *) SPI1_BASE)
  #define USART1              ((USART_TypeDef *) USART1_BASE)
  #define TIM15               ((TIM_TypeDef *) TIM15_BASE)
  #define TIM16               ((TIM_TypeDef *) TIM16_BASE)
  #define TIM17               ((TIM_TypeDef *) TIM17_BASE)
  #define TIM19               ((TIM_TypeDef *) TIM19_BASE)
  #define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)
  #define SDADC1              ((SDADC_TypeDef *) SDADC1_BASE)
  #define SDADC2              ((SDADC_TypeDef *) SDADC2_BASE)
  #define SDADC3              ((SDADC_TypeDef *) SDADC3_BASE)
  #define DMA1                ((DMA_TypeDef *) DMA1_BASE)
  #define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
  #define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
  #define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
  #define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
  #define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
  #define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
  #define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
  #define DMA2                ((DMA_TypeDef *) DMA2_BASE)
  #define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
  #define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)
  #define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)
  #define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)
  #define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
  #define RCC                 ((RCC_TypeDef *) RCC_BASE)
  #define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
  #define OB                  ((OB_TypeDef *) OB_BASE)
  #define CRC                 ((CRC_TypeDef *) CRC_BASE)
  #define TSC                 ((TSC_TypeDef *) TSC_BASE)
  #define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
  #define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
  #define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
  #define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
  #define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)
  #define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
  #define ADC1                ((ADC_TypeDef *) ADC1_BASE)
  #define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_BASE)
  
  /**
    * @}
    */
  
  /** @addtogroup Exported_constants
    * @{
    */
  
    /** @addtogroup Hardware_Constant_Definition
      * @{
      */
  #define LSI_STARTUP_TIME 85U /*!< LSI Maximum startup time in us */
  
    /**
      * @}
      */
  
    /** @addtogroup Peripheral_Registers_Bits_Definition
    * @{
    */
  
  /******************************************************************************/
  /*                         Peripheral Registers_Bits_Definition               */
  /******************************************************************************/
  
  /******************************************************************************/
  /*                                                                            */
  /*                        Analog to Digital Converter SAR (ADC)               */
  /*                                                                            */
  /******************************************************************************/
  
  #define ADC1_V2_5                                      /*!< ADC IP version */
  
  /*
   * @brief Specific device feature definitions (not present on all devices in the STM32F3 serie)
   */
  /* Note: No specific macro feature on this device */
  
  /********************  Bit definition for ADC_SR register  ********************/
  #define ADC_SR_AWD_Pos                 (0U)
  #define ADC_SR_AWD_Msk                 (0x1UL << ADC_SR_AWD_Pos)                /*!< 0x00000001 */
  #define ADC_SR_AWD                     ADC_SR_AWD_Msk                          /*!< Analog watchdog flag */
  #define ADC_SR_EOC_Pos                 (1U)
  #define ADC_SR_EOC_Msk                 (0x1UL << ADC_SR_EOC_Pos)                /*!< 0x00000002 */
  #define ADC_SR_EOC                     ADC_SR_EOC_Msk                          /*!< End of conversion */
  #define ADC_SR_JEOC_Pos                (2U)
  #define ADC_SR_JEOC_Msk                (0x1UL << ADC_SR_JEOC_Pos)               /*!< 0x00000004 */
  #define ADC_SR_JEOC                    ADC_SR_JEOC_Msk                         /*!< Injected channel end of conversion */
  #define ADC_SR_JSTRT_Pos               (3U)
  #define ADC_SR_JSTRT_Msk               (0x1UL << ADC_SR_JSTRT_Pos)              /*!< 0x00000008 */
  #define ADC_SR_JSTRT                   ADC_SR_JSTRT_Msk                        /*!< Injected channel Start flag */
  #define ADC_SR_STRT_Pos                (4U)
  #define ADC_SR_STRT_Msk                (0x1UL << ADC_SR_STRT_Pos)               /*!< 0x00000010 */
  #define ADC_SR_STRT                    ADC_SR_STRT_Msk                         /*!< Regular channel Start flag */
  
  /*******************  Bit definition for ADC_CR1 register  ********************/
  #define ADC_CR1_AWDCH_Pos              (0U)
  #define ADC_CR1_AWDCH_Msk              (0x1FUL << ADC_CR1_AWDCH_Pos)            /*!< 0x0000001F */
  #define ADC_CR1_AWDCH                  ADC_CR1_AWDCH_Msk                       /*!< AWDCH[4:0] bits (Analog watchdog channel select bits) */
  #define ADC_CR1_AWDCH_0                (0x01UL << ADC_CR1_AWDCH_Pos)            /*!< 0x00000001 */
  #define ADC_CR1_AWDCH_1                (0x02UL << ADC_CR1_AWDCH_Pos)            /*!< 0x00000002 */
  #define ADC_CR1_AWDCH_2                (0x04UL << ADC_CR1_AWDCH_Pos)            /*!< 0x00000004 */
  #define ADC_CR1_AWDCH_3                (0x08UL << ADC_CR1_AWDCH_Pos)            /*!< 0x00000008 */
  #define ADC_CR1_AWDCH_4                (0x10UL << ADC_CR1_AWDCH_Pos)            /*!< 0x00000010 */
  #define ADC_CR1_EOCIE_Pos              (5U)
  #define ADC_CR1_EOCIE_Msk              (0x1UL << ADC_CR1_EOCIE_Pos)             /*!< 0x00000020 */
  #define ADC_CR1_EOCIE                  ADC_CR1_EOCIE_Msk                       /*!< Interrupt enable for EOC */
  #define ADC_CR1_AWDIE_Pos              (6U)
  #define ADC_CR1_AWDIE_Msk              (0x1UL << ADC_CR1_AWDIE_Pos)             /*!< 0x00000040 */
  #define ADC_CR1_AWDIE                  ADC_CR1_AWDIE_Msk                       /*!< Analog Watchdog interrupt enable */
  #define ADC_CR1_JEOCIE_Pos             (7U)
  #define ADC_CR1_JEOCIE_Msk             (0x1UL << ADC_CR1_JEOCIE_Pos)            /*!< 0x00000080 */
  #define ADC_CR1_JEOCIE                 ADC_CR1_JEOCIE_Msk                      /*!< Interrupt enable for injected channels */
  #define ADC_CR1_SCAN_Pos               (8U)
  #define ADC_CR1_SCAN_Msk               (0x1UL << ADC_CR1_SCAN_Pos)              /*!< 0x00000100 */
  #define ADC_CR1_SCAN                   ADC_CR1_SCAN_Msk                        /*!< Scan mode */
  #define ADC_CR1_AWDSGL_Pos             (9U)
  #define ADC_CR1_AWDSGL_Msk             (0x1UL << ADC_CR1_AWDSGL_Pos)            /*!< 0x00000200 */
  #define ADC_CR1_AWDSGL                 ADC_CR1_AWDSGL_Msk                      /*!< Enable the watchdog on a single channel in scan mode */
  #define ADC_CR1_JAUTO_Pos              (10U)
  #define ADC_CR1_JAUTO_Msk              (0x1UL << ADC_CR1_JAUTO_Pos)             /*!< 0x00000400 */
  #define ADC_CR1_JAUTO                  ADC_CR1_JAUTO_Msk                       /*!< Automatic injected group conversion */
  #define ADC_CR1_DISCEN_Pos             (11U)
  #define ADC_CR1_DISCEN_Msk             (0x1UL << ADC_CR1_DISCEN_Pos)            /*!< 0x00000800 */
  #define ADC_CR1_DISCEN                 ADC_CR1_DISCEN_Msk                      /*!< Discontinuous mode on regular channels */
  #define ADC_CR1_JDISCEN_Pos            (12U)
  #define ADC_CR1_JDISCEN_Msk            (0x1UL << ADC_CR1_JDISCEN_Pos)           /*!< 0x00001000 */
  #define ADC_CR1_JDISCEN                ADC_CR1_JDISCEN_Msk                     /*!< Discontinuous mode on injected channels */
  #define ADC_CR1_DISCNUM_Pos            (13U)
  #define ADC_CR1_DISCNUM_Msk            (0x7UL << ADC_CR1_DISCNUM_Pos)           /*!< 0x0000E000 */
  #define ADC_CR1_DISCNUM                ADC_CR1_DISCNUM_Msk                     /*!< DISCNUM[2:0] bits (Discontinuous mode channel count) */
  #define ADC_CR1_DISCNUM_0              (0x1UL << ADC_CR1_DISCNUM_Pos)           /*!< 0x00002000 */
  #define ADC_CR1_DISCNUM_1              (0x2UL << ADC_CR1_DISCNUM_Pos)           /*!< 0x00004000 */
  #define ADC_CR1_DISCNUM_2              (0x4UL << ADC_CR1_DISCNUM_Pos)           /*!< 0x00008000 */
  #define ADC_CR1_JAWDEN_Pos             (22U)
  #define ADC_CR1_JAWDEN_Msk             (0x1UL << ADC_CR1_JAWDEN_Pos)            /*!< 0x00400000 */
  #define ADC_CR1_JAWDEN                 ADC_CR1_JAWDEN_Msk                      /*!< Analog watchdog enable on injected channels */
  #define ADC_CR1_AWDEN_Pos              (23U)
  #define ADC_CR1_AWDEN_Msk              (0x1UL << ADC_CR1_AWDEN_Pos)             /*!< 0x00800000 */
  #define ADC_CR1_AWDEN                  ADC_CR1_AWDEN_Msk                       /*!< Analog watchdog enable on regular channels */
  
  /*******************  Bit definition for ADC_CR2 register  ********************/
  #define ADC_CR2_ADON_Pos               (0U)
  #define ADC_CR2_ADON_Msk               (0x1UL << ADC_CR2_ADON_Pos)              /*!< 0x00000001 */
  #define ADC_CR2_ADON                   ADC_CR2_ADON_Msk                        /*!< A/D Converter ON / OFF */
  #define ADC_CR2_CONT_Pos               (1U)
  #define ADC_CR2_CONT_Msk               (0x1UL << ADC_CR2_CONT_Pos)              /*!< 0x00000002 */
  #define ADC_CR2_CONT                   ADC_CR2_CONT_Msk                        /*!< Continuous Conversion */
  #define ADC_CR2_CAL_Pos                (2U)
  #define ADC_CR2_CAL_Msk                (0x1UL << ADC_CR2_CAL_Pos)               /*!< 0x00000004 */
  #define ADC_CR2_CAL                    ADC_CR2_CAL_Msk                         /*!< A/D Calibration */
  #define ADC_CR2_RSTCAL_Pos             (3U)
  #define ADC_CR2_RSTCAL_Msk             (0x1UL << ADC_CR2_RSTCAL_Pos)            /*!< 0x00000008 */
  #define ADC_CR2_RSTCAL                 ADC_CR2_RSTCAL_Msk                      /*!< Reset Calibration */
  #define ADC_CR2_DMA_Pos                (8U)
  #define ADC_CR2_DMA_Msk                (0x1UL << ADC_CR2_DMA_Pos)               /*!< 0x00000100 */
  #define ADC_CR2_DMA                    ADC_CR2_DMA_Msk                         /*!< Direct Memory access mode */
  #define ADC_CR2_ALIGN_Pos              (11U)
  #define ADC_CR2_ALIGN_Msk              (0x1UL << ADC_CR2_ALIGN_Pos)             /*!< 0x00000800 */
  #define ADC_CR2_ALIGN                  ADC_CR2_ALIGN_Msk                       /*!< Data Alignment */
  #define ADC_CR2_JEXTSEL_Pos            (12U)
  #define ADC_CR2_JEXTSEL_Msk            (0x7UL << ADC_CR2_JEXTSEL_Pos)           /*!< 0x00007000 */
  #define ADC_CR2_JEXTSEL                ADC_CR2_JEXTSEL_Msk                     /*!< JEXTSEL[2:0] bits (External event select for injected group) */
  #define ADC_CR2_JEXTSEL_0              (0x1UL << ADC_CR2_JEXTSEL_Pos)           /*!< 0x00001000 */
  #define ADC_CR2_JEXTSEL_1              (0x2UL << ADC_CR2_JEXTSEL_Pos)           /*!< 0x00002000 */
  #define ADC_CR2_JEXTSEL_2              (0x4UL << ADC_CR2_JEXTSEL_Pos)           /*!< 0x00004000 */
  #define ADC_CR2_JEXTTRIG_Pos           (15U)
  #define ADC_CR2_JEXTTRIG_Msk           (0x1UL << ADC_CR2_JEXTTRIG_Pos)          /*!< 0x00008000 */
  #define ADC_CR2_JEXTTRIG               ADC_CR2_JEXTTRIG_Msk                    /*!< External Trigger Conversion mode for injected channels */
  #define ADC_CR2_EXTSEL_Pos             (17U)
  #define ADC_CR2_EXTSEL_Msk             (0x7UL << ADC_CR2_EXTSEL_Pos)            /*!< 0x000E0000 */
  #define ADC_CR2_EXTSEL                 ADC_CR2_EXTSEL_Msk                      /*!< EXTSEL[2:0] bits (External Event Select for regular group) */
  #define ADC_CR2_EXTSEL_0               (0x1UL << ADC_CR2_EXTSEL_Pos)            /*!< 0x00020000 */
  #define ADC_CR2_EXTSEL_1               (0x2UL << ADC_CR2_EXTSEL_Pos)            /*!< 0x00040000 */
  #define ADC_CR2_EXTSEL_2               (0x4UL << ADC_CR2_EXTSEL_Pos)            /*!< 0x00080000 */
  #define ADC_CR2_EXTTRIG_Pos            (20U)
  #define ADC_CR2_EXTTRIG_Msk            (0x1UL << ADC_CR2_EXTTRIG_Pos)           /*!< 0x00100000 */
  #define ADC_CR2_EXTTRIG                ADC_CR2_EXTTRIG_Msk                     /*!< External Trigger Conversion mode for regular channels */
  #define ADC_CR2_JSWSTART_Pos           (21U)
  #define ADC_CR2_JSWSTART_Msk           (0x1UL << ADC_CR2_JSWSTART_Pos)          /*!< 0x00200000 */
  #define ADC_CR2_JSWSTART               ADC_CR2_JSWSTART_Msk                    /*!< Start Conversion of injected channels */
  #define ADC_CR2_SWSTART_Pos            (22U)
  #define ADC_CR2_SWSTART_Msk            (0x1UL << ADC_CR2_SWSTART_Pos)           /*!< 0x00400000 */
  #define ADC_CR2_SWSTART                ADC_CR2_SWSTART_Msk                     /*!< Start Conversion of regular channels */
  #define ADC_CR2_TSVREFE_Pos            (23U)
  #define ADC_CR2_TSVREFE_Msk            (0x1UL << ADC_CR2_TSVREFE_Pos)           /*!< 0x00800000 */
  #define ADC_CR2_TSVREFE                ADC_CR2_TSVREFE_Msk                     /*!< Temperature Sensor and VREFINT Enable */
  
  /******************  Bit definition for ADC_SMPR1 register  *******************/
  #define ADC_SMPR1_SMP10_Pos            (0U)
  #define ADC_SMPR1_SMP10_Msk            (0x7UL << ADC_SMPR1_SMP10_Pos)           /*!< 0x00000007 */
  #define ADC_SMPR1_SMP10                ADC_SMPR1_SMP10_Msk                     /*!< SMP10[2:0] bits (Channel 10 Sample time selection) */
  #define ADC_SMPR1_SMP10_0              (0x1UL << ADC_SMPR1_SMP10_Pos)           /*!< 0x00000001 */
  #define ADC_SMPR1_SMP10_1              (0x2UL << ADC_SMPR1_SMP10_Pos)           /*!< 0x00000002 */
  #define ADC_SMPR1_SMP10_2              (0x4UL << ADC_SMPR1_SMP10_Pos)           /*!< 0x00000004 */
  #define ADC_SMPR1_SMP11_Pos            (3U)
  #define ADC_SMPR1_SMP11_Msk            (0x7UL << ADC_SMPR1_SMP11_Pos)           /*!< 0x00000038 */
  #define ADC_SMPR1_SMP11                ADC_SMPR1_SMP11_Msk                     /*!< SMP11[2:0] bits (Channel 11 Sample time selection) */
  #define ADC_SMPR1_SMP11_0              (0x1UL << ADC_SMPR1_SMP11_Pos)           /*!< 0x00000008 */
  #define ADC_SMPR1_SMP11_1              (0x2UL << ADC_SMPR1_SMP11_Pos)           /*!< 0x00000010 */
  #define ADC_SMPR1_SMP11_2              (0x4UL << ADC_SMPR1_SMP11_Pos)           /*!< 0x00000020 */
  #define ADC_SMPR1_SMP12_Pos            (6U)
  #define ADC_SMPR1_SMP12_Msk            (0x7UL << ADC_SMPR1_SMP12_Pos)           /*!< 0x000001C0 */
  #define ADC_SMPR1_SMP12                ADC_SMPR1_SMP12_Msk                     /*!< SMP12[2:0] bits (Channel 12 Sample time selection) */
  #define ADC_SMPR1_SMP12_0              (0x1UL << ADC_SMPR1_SMP12_Pos)           /*!< 0x00000040 */
  #define ADC_SMPR1_SMP12_1              (0x2UL << ADC_SMPR1_SMP12_Pos)           /*!< 0x00000080 */
  #define ADC_SMPR1_SMP12_2              (0x4UL << ADC_SMPR1_SMP12_Pos)           /*!< 0x00000100 */
  #define ADC_SMPR1_SMP13_Pos            (9U)
  #define ADC_SMPR1_SMP13_Msk            (0x7UL << ADC_SMPR1_SMP13_Pos)           /*!< 0x00000E00 */
  #define ADC_SMPR1_SMP13                ADC_SMPR1_SMP13_Msk                     /*!< SMP13[2:0] bits (Channel 13 Sample time selection) */
  #define ADC_SMPR1_SMP13_0              (0x1UL << ADC_SMPR1_SMP13_Pos)           /*!< 0x00000200 */
  #define ADC_SMPR1_SMP13_1              (0x2UL << ADC_SMPR1_SMP13_Pos)           /*!< 0x00000400 */
  #define ADC_SMPR1_SMP13_2              (0x4UL << ADC_SMPR1_SMP13_Pos)           /*!< 0x00000800 */
  #define ADC_SMPR1_SMP14_Pos            (12U)
  #define ADC_SMPR1_SMP14_Msk            (0x7UL << ADC_SMPR1_SMP14_Pos)           /*!< 0x00007000 */
  #define ADC_SMPR1_SMP14                ADC_SMPR1_SMP14_Msk                     /*!< SMP14[2:0] bits (Channel 14 Sample time selection) */
  #define ADC_SMPR1_SMP14_0              (0x1UL << ADC_SMPR1_SMP14_Pos)           /*!< 0x00001000 */
  #define ADC_SMPR1_SMP14_1              (0x2UL << ADC_SMPR1_SMP14_Pos)           /*!< 0x00002000 */
  #define ADC_SMPR1_SMP14_2              (0x4UL << ADC_SMPR1_SMP14_Pos)           /*!< 0x00004000 */
  #define ADC_SMPR1_SMP15_Pos            (15U)
  #define ADC_SMPR1_SMP15_Msk            (0x7UL << ADC_SMPR1_SMP15_Pos)           /*!< 0x00038000 */
  #define ADC_SMPR1_SMP15                ADC_SMPR1_SMP15_Msk                     /*!< SMP15[2:0] bits (Channel 15 Sample time selection) */
  #define ADC_SMPR1_SMP15_0              (0x1UL << ADC_SMPR1_SMP15_Pos)           /*!< 0x00008000 */
  #define ADC_SMPR1_SMP15_1              (0x2UL << ADC_SMPR1_SMP15_Pos)           /*!< 0x00010000 */
  #define ADC_SMPR1_SMP15_2              (0x4UL << ADC_SMPR1_SMP15_Pos)           /*!< 0x00020000 */
  #define ADC_SMPR1_SMP16_Pos            (18U)
  #define ADC_SMPR1_SMP16_Msk            (0x7UL << ADC_SMPR1_SMP16_Pos)           /*!< 0x001C0000 */
  #define ADC_SMPR1_SMP16                ADC_SMPR1_SMP16_Msk                     /*!< SMP16[2:0] bits (Channel 16 Sample time selection) */
  #define ADC_SMPR1_SMP16_0              (0x1UL << ADC_SMPR1_SMP16_Pos)           /*!< 0x00040000 */
  #define ADC_SMPR1_SMP16_1              (0x2UL << ADC_SMPR1_SMP16_Pos)           /*!< 0x00080000 */
  #define ADC_SMPR1_SMP16_2              (0x4UL << ADC_SMPR1_SMP16_Pos)           /*!< 0x00100000 */
  #define ADC_SMPR1_SMP17_Pos            (21U)
  #define ADC_SMPR1_SMP17_Msk            (0x7UL << ADC_SMPR1_SMP17_Pos)           /*!< 0x00E00000 */
  #define ADC_SMPR1_SMP17                ADC_SMPR1_SMP17_Msk                     /*!< SMP17[2:0] bits (Channel 17 Sample time selection) */
  #define ADC_SMPR1_SMP17_0              (0x1UL << ADC_SMPR1_SMP17_Pos)           /*!< 0x00200000 */
  #define ADC_SMPR1_SMP17_1              (0x2UL << ADC_SMPR1_SMP17_Pos)           /*!< 0x00400000 */
  #define ADC_SMPR1_SMP17_2              (0x4UL << ADC_SMPR1_SMP17_Pos)           /*!< 0x00800000 */
  #define ADC_SMPR1_SMP18_Pos            (24U)
  #define ADC_SMPR1_SMP18_Msk            (0x7UL << ADC_SMPR1_SMP18_Pos)           /*!< 0x07000000 */
  #define ADC_SMPR1_SMP18                ADC_SMPR1_SMP18_Msk                     /*!< SMP18[2:0] bits (Channel 18 Sample time selection) */
  #define ADC_SMPR1_SMP18_0              (0x1UL << ADC_SMPR1_SMP18_Pos)           /*!< 0x01000000 */
  #define ADC_SMPR1_SMP18_1              (0x2UL << ADC_SMPR1_SMP18_Pos)           /*!< 0x02000000 */
  #define ADC_SMPR1_SMP18_2              (0x4UL << ADC_SMPR1_SMP18_Pos)           /*!< 0x04000000 */
  
  /******************  Bit definition for ADC_SMPR2 register  *******************/
  #define ADC_SMPR2_SMP0_Pos             (0U)
  #define ADC_SMPR2_SMP0_Msk             (0x7UL << ADC_SMPR2_SMP0_Pos)            /*!< 0x00000007 */
  #define ADC_SMPR2_SMP0                 ADC_SMPR2_SMP0_Msk                      /*!< SMP0[2:0] bits (Channel 0 Sample time selection) */
  #define ADC_SMPR2_SMP0_0               (0x1UL << ADC_SMPR2_SMP0_Pos)            /*!< 0x00000001 */
  #define ADC_SMPR2_SMP0_1               (0x2UL << ADC_SMPR2_SMP0_Pos)            /*!< 0x00000002 */
  #define ADC_SMPR2_SMP0_2               (0x4UL << ADC_SMPR2_SMP0_Pos)            /*!< 0x00000004 */
  #define ADC_SMPR2_SMP1_Pos             (3U)
  #define ADC_SMPR2_SMP1_Msk             (0x7UL << ADC_SMPR2_SMP1_Pos)            /*!< 0x00000038 */
  #define ADC_SMPR2_SMP1                 ADC_SMPR2_SMP1_Msk                      /*!< SMP1[2:0] bits (Channel 1 Sample time selection) */
  #define ADC_SMPR2_SMP1_0               (0x1UL << ADC_SMPR2_SMP1_Pos)            /*!< 0x00000008 */
  #define ADC_SMPR2_SMP1_1               (0x2UL << ADC_SMPR2_SMP1_Pos)            /*!< 0x00000010 */
  #define ADC_SMPR2_SMP1_2               (0x4UL << ADC_SMPR2_SMP1_Pos)            /*!< 0x00000020 */
  #define ADC_SMPR2_SMP2_Pos             (6U)
  #define ADC_SMPR2_SMP2_Msk             (0x7UL << ADC_SMPR2_SMP2_Pos)            /*!< 0x000001C0 */
  #define ADC_SMPR2_SMP2                 ADC_SMPR2_SMP2_Msk                      /*!< SMP2[2:0] bits (Channel 2 Sample time selection) */
  #define ADC_SMPR2_SMP2_0               (0x1UL << ADC_SMPR2_SMP2_Pos)            /*!< 0x00000040 */
  #define ADC_SMPR2_SMP2_1               (0x2UL << ADC_SMPR2_SMP2_Pos)            /*!< 0x00000080 */
  #define ADC_SMPR2_SMP2_2               (0x4UL << ADC_SMPR2_SMP2_Pos)            /*!< 0x00000100 */
  #define ADC_SMPR2_SMP3_Pos             (9U)
  #define ADC_SMPR2_SMP3_Msk             (0x7UL << ADC_SMPR2_SMP3_Pos)            /*!< 0x00000E00 */
  #define ADC_SMPR2_SMP3                 ADC_SMPR2_SMP3_Msk                      /*!< SMP3[2:0] bits (Channel 3 Sample time selection) */
  #define ADC_SMPR2_SMP3_0               (0x1UL << ADC_SMPR2_SMP3_Pos)            /*!< 0x00000200 */
  #define ADC_SMPR2_SMP3_1               (0x2UL << ADC_SMPR2_SMP3_Pos)            /*!< 0x00000400 */
  #define ADC_SMPR2_SMP3_2               (0x4UL << ADC_SMPR2_SMP3_Pos)            /*!< 0x00000800 */
  #define ADC_SMPR2_SMP4_Pos             (12U)
  #define ADC_SMPR2_SMP4_Msk             (0x7UL << ADC_SMPR2_SMP4_Pos)            /*!< 0x00007000 */
  #define ADC_SMPR2_SMP4                 ADC_SMPR2_SMP4_Msk                      /*!< SMP4[2:0] bits (Channel 4 Sample time selection) */
  #define ADC_SMPR2_SMP4_0               (0x1UL << ADC_SMPR2_SMP4_Pos)            /*!< 0x00001000 */
  #define ADC_SMPR2_SMP4_1               (0x2UL << ADC_SMPR2_SMP4_Pos)            /*!< 0x00002000 */
  #define ADC_SMPR2_SMP4_2               (0x4UL << ADC_SMPR2_SMP4_Pos)            /*!< 0x00004000 */
  #define ADC_SMPR2_SMP5_Pos             (15U)
  #define ADC_SMPR2_SMP5_Msk             (0x7UL << ADC_SMPR2_SMP5_Pos)            /*!< 0x00038000 */
  #define ADC_SMPR2_SMP5                 ADC_SMPR2_SMP5_Msk                      /*!< SMP5[2:0] bits (Channel 5 Sample time selection) */
  #define ADC_SMPR2_SMP5_0               (0x1UL << ADC_SMPR2_SMP5_Pos)            /*!< 0x00008000 */
  #define ADC_SMPR2_SMP5_1               (0x2UL << ADC_SMPR2_SMP5_Pos)            /*!< 0x00010000 */
  #define ADC_SMPR2_SMP5_2               (0x4UL << ADC_SMPR2_SMP5_Pos)            /*!< 0x00020000 */
  #define ADC_SMPR2_SMP6_Pos             (18U)
  #define ADC_SMPR2_SMP6_Msk             (0x7UL << ADC_SMPR2_SMP6_Pos)            /*!< 0x001C0000 */
  #define ADC_SMPR2_SMP6                 ADC_SMPR2_SMP6_Msk                      /*!< SMP6[2:0] bits (Channel 6 Sample time selection) */
  #define ADC_SMPR2_SMP6_0               (0x1UL << ADC_SMPR2_SMP6_Pos)            /*!< 0x00040000 */
  #define ADC_SMPR2_SMP6_1               (0x2UL << ADC_SMPR2_SMP6_Pos)            /*!< 0x00080000 */
  #define ADC_SMPR2_SMP6_2               (0x4UL << ADC_SMPR2_SMP6_Pos)            /*!< 0x00100000 */
  #define ADC_SMPR2_SMP7_Pos             (21U)
  #define ADC_SMPR2_SMP7_Msk             (0x7UL << ADC_SMPR2_SMP7_Pos)            /*!< 0x00E00000 */
  #define ADC_SMPR2_SMP7                 ADC_SMPR2_SMP7_Msk                      /*!< SMP7[2:0] bits (Channel 7 Sample time selection) */
  #define ADC_SMPR2_SMP7_0               (0x1UL << ADC_SMPR2_SMP7_Pos)            /*!< 0x00200000 */
  #define ADC_SMPR2_SMP7_1               (0x2UL << ADC_SMPR2_SMP7_Pos)            /*!< 0x00400000 */
  #define ADC_SMPR2_SMP7_2               (0x4UL << ADC_SMPR2_SMP7_Pos)            /*!< 0x00800000 */
  #define ADC_SMPR2_SMP8_Pos             (24U)
  #define ADC_SMPR2_SMP8_Msk             (0x7UL << ADC_SMPR2_SMP8_Pos)            /*!< 0x07000000 */
  #define ADC_SMPR2_SMP8                 ADC_SMPR2_SMP8_Msk                      /*!< SMP8[2:0] bits (Channel 8 Sample time selection) */
  #define ADC_SMPR2_SMP8_0               (0x1UL << ADC_SMPR2_SMP8_Pos)            /*!< 0x01000000 */
  #define ADC_SMPR2_SMP8_1               (0x2UL << ADC_SMPR2_SMP8_Pos)            /*!< 0x02000000 */
  #define ADC_SMPR2_SMP8_2               (0x4UL << ADC_SMPR2_SMP8_Pos)            /*!< 0x04000000 */
  #define ADC_SMPR2_SMP9_Pos             (27U)
  #define ADC_SMPR2_SMP9_Msk             (0x7UL << ADC_SMPR2_SMP9_Pos)            /*!< 0x38000000 */
  #define ADC_SMPR2_SMP9                 ADC_SMPR2_SMP9_Msk                      /*!< SMP9[2:0] bits (Channel 9 Sample time selection) */
  #define ADC_SMPR2_SMP9_0               (0x1UL << ADC_SMPR2_SMP9_Pos)            /*!< 0x08000000 */
  #define ADC_SMPR2_SMP9_1               (0x2UL << ADC_SMPR2_SMP9_Pos)            /*!< 0x10000000 */
  #define ADC_SMPR2_SMP9_2               (0x4UL << ADC_SMPR2_SMP9_Pos)            /*!< 0x20000000 */
  
  /******************  Bit definition for ADC_JOFR1 register  *******************/
  #define ADC_JOFR1_JOFFSET1_Pos         (0U)
  #define ADC_JOFR1_JOFFSET1_Msk         (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)      /*!< 0x00000FFF */
  #define ADC_JOFR1_JOFFSET1             ADC_JOFR1_JOFFSET1_Msk                  /*!< Data offset for injected channel 1 */
  
  /******************  Bit definition for ADC_JOFR2 register  *******************/
  #define ADC_JOFR2_JOFFSET2_Pos         (0U)
  #define ADC_JOFR2_JOFFSET2_Msk         (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)      /*!< 0x00000FFF */
  #define ADC_JOFR2_JOFFSET2             ADC_JOFR2_JOFFSET2_Msk                  /*!< Data offset for injected channel 2 */
  
  /******************  Bit definition for ADC_JOFR3 register  *******************/
  #define ADC_JOFR3_JOFFSET3_Pos         (0U)
  #define ADC_JOFR3_JOFFSET3_Msk         (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)      /*!< 0x00000FFF */
  #define ADC_JOFR3_JOFFSET3             ADC_JOFR3_JOFFSET3_Msk                  /*!< Data offset for injected channel 3 */
  
  /******************  Bit definition for ADC_JOFR4 register  *******************/
  #define ADC_JOFR4_JOFFSET4_Pos         (0U)
  #define ADC_JOFR4_JOFFSET4_Msk         (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)      /*!< 0x00000FFF */
  #define ADC_JOFR4_JOFFSET4             ADC_JOFR4_JOFFSET4_Msk                  /*!< Data offset for injected channel 4 */
  
  /*******************  Bit definition for ADC_HTR register  ********************/
  #define ADC_HTR_HT_Pos                 (0U)
  #define ADC_HTR_HT_Msk                 (0xFFFUL << ADC_HTR_HT_Pos)              /*!< 0x00000FFF */
  #define ADC_HTR_HT                     ADC_HTR_HT_Msk                          /*!< Analog watchdog high threshold */
  
  /*******************  Bit definition for ADC_LTR register  ********************/
  #define ADC_LTR_LT_Pos                 (0U)
  #define ADC_LTR_LT_Msk                 (0xFFFUL << ADC_LTR_LT_Pos)              /*!< 0x00000FFF */
  #define ADC_LTR_LT                     ADC_LTR_LT_Msk                          /*!< Analog watchdog low threshold */
  
  /*******************  Bit definition for ADC_SQR1 register  *******************/
  #define ADC_SQR1_SQ13_Pos              (0U)
  #define ADC_SQR1_SQ13_Msk              (0x1FUL << ADC_SQR1_SQ13_Pos)            /*!< 0x0000001F */
  #define ADC_SQR1_SQ13                  ADC_SQR1_SQ13_Msk                       /*!< SQ13[4:0] bits (13th conversion in regular sequence) */
  #define ADC_SQR1_SQ13_0                (0x01UL << ADC_SQR1_SQ13_Pos)            /*!< 0x00000001 */
  #define ADC_SQR1_SQ13_1                (0x02UL << ADC_SQR1_SQ13_Pos)            /*!< 0x00000002 */
  #define ADC_SQR1_SQ13_2                (0x04UL << ADC_SQR1_SQ13_Pos)            /*!< 0x00000004 */
  #define ADC_SQR1_SQ13_3                (0x08UL << ADC_SQR1_SQ13_Pos)            /*!< 0x00000008 */
  #define ADC_SQR1_SQ13_4                (0x10UL << ADC_SQR1_SQ13_Pos)            /*!< 0x00000010 */
  #define ADC_SQR1_SQ14_Pos              (5U)
  #define ADC_SQR1_SQ14_Msk              (0x1FUL << ADC_SQR1_SQ14_Pos)            /*!< 0x000003E0 */
  #define ADC_SQR1_SQ14                  ADC_SQR1_SQ14_Msk                       /*!< SQ14[4:0] bits (14th conversion in regular sequence) */
  #define ADC_SQR1_SQ14_0                (0x01UL << ADC_SQR1_SQ14_Pos)            /*!< 0x00000020 */
  #define ADC_SQR1_SQ14_1                (0x02UL << ADC_SQR1_SQ14_Pos)            /*!< 0x00000040 */
  #define ADC_SQR1_SQ14_2                (0x04UL << ADC_SQR1_SQ14_Pos)            /*!< 0x00000080 */
  #define ADC_SQR1_SQ14_3                (0x08UL << ADC_SQR1_SQ14_Pos)            /*!< 0x00000100 */
  #define ADC_SQR1_SQ14_4                (0x10UL << ADC_SQR1_SQ14_Pos)            /*!< 0x00000200 */
  #define ADC_SQR1_SQ15_Pos              (10U)
  #define ADC_SQR1_SQ15_Msk              (0x1FUL << ADC_SQR1_SQ15_Pos)            /*!< 0x00007C00 */
  #define ADC_SQR1_SQ15                  ADC_SQR1_SQ15_Msk                       /*!< SQ15[4:0] bits (15th conversion in regular sequence) */
  #define ADC_SQR1_SQ15_0                (0x01UL << ADC_SQR1_SQ15_Pos)            /*!< 0x00000400 */
  #define ADC_SQR1_SQ15_1                (0x02UL << ADC_SQR1_SQ15_Pos)            /*!< 0x00000800 */
  #define ADC_SQR1_SQ15_2                (0x04UL << ADC_SQR1_SQ15_Pos)            /*!< 0x00001000 */
  #define ADC_SQR1_SQ15_3                (0x08UL << ADC_SQR1_SQ15_Pos)            /*!< 0x00002000 */
  #define ADC_SQR1_SQ15_4                (0x10UL << ADC_SQR1_SQ15_Pos)            /*!< 0x00004000 */
  #define ADC_SQR1_SQ16_Pos              (15U)
  #define ADC_SQR1_SQ16_Msk              (0x1FUL << ADC_SQR1_SQ16_Pos)            /*!< 0x000F8000 */
  #define ADC_SQR1_SQ16                  ADC_SQR1_SQ16_Msk                       /*!< SQ16[4:0] bits (16th conversion in regular sequence) */
  #define ADC_SQR1_SQ16_0                (0x01UL << ADC_SQR1_SQ16_Pos)            /*!< 0x00008000 */
  #define ADC_SQR1_SQ16_1                (0x02UL << ADC_SQR1_SQ16_Pos)            /*!< 0x00010000 */
  #define ADC_SQR1_SQ16_2                (0x04UL << ADC_SQR1_SQ16_Pos)            /*!< 0x00020000 */
  #define ADC_SQR1_SQ16_3                (0x08UL << ADC_SQR1_SQ16_Pos)            /*!< 0x00040000 */
  #define ADC_SQR1_SQ16_4                (0x10UL << ADC_SQR1_SQ16_Pos)            /*!< 0x00080000 */
  #define ADC_SQR1_L_Pos                 (20U)
  #define ADC_SQR1_L_Msk                 (0xFUL << ADC_SQR1_L_Pos)                /*!< 0x00F00000 */
  #define ADC_SQR1_L                     ADC_SQR1_L_Msk                          /*!< L[3:0] bits (Regular channel sequence length) */
  #define ADC_SQR1_L_0                   (0x1UL << ADC_SQR1_L_Pos)                /*!< 0x00100000 */
  #define ADC_SQR1_L_1                   (0x2UL << ADC_SQR1_L_Pos)                /*!< 0x00200000 */
  #define ADC_SQR1_L_2                   (0x4UL << ADC_SQR1_L_Pos)                /*!< 0x00400000 */
  #define ADC_SQR1_L_3                   (0x8UL << ADC_SQR1_L_Pos)                /*!< 0x00800000 */
  
  /*******************  Bit definition for ADC_SQR2 register  *******************/
  #define ADC_SQR2_SQ7_Pos               (0U)
  #define ADC_SQR2_SQ7_Msk               (0x1FUL << ADC_SQR2_SQ7_Pos)             /*!< 0x0000001F */
  #define ADC_SQR2_SQ7                   ADC_SQR2_SQ7_Msk                        /*!< SQ7[4:0] bits (7th conversion in regular sequence) */
  #define ADC_SQR2_SQ7_0                 (0x01UL << ADC_SQR2_SQ7_Pos)             /*!< 0x00000001 */
  #define ADC_SQR2_SQ7_1                 (0x02UL << ADC_SQR2_SQ7_Pos)             /*!< 0x00000002 */
  #define ADC_SQR2_SQ7_2                 (0x04UL << ADC_SQR2_SQ7_Pos)             /*!< 0x00000004 */
  #define ADC_SQR2_SQ7_3                 (0x08UL << ADC_SQR2_SQ7_Pos)             /*!< 0x00000008 */
  #define ADC_SQR2_SQ7_4                 (0x10UL << ADC_SQR2_SQ7_Pos)             /*!< 0x00000010 */
  #define ADC_SQR2_SQ8_Pos               (5U)
  #define ADC_SQR2_SQ8_Msk               (0x1FUL << ADC_SQR2_SQ8_Pos)             /*!< 0x000003E0 */
  #define ADC_SQR2_SQ8                   ADC_SQR2_SQ8_Msk                        /*!< SQ8[4:0] bits (8th conversion in regular sequence) */
  #define ADC_SQR2_SQ8_0                 (0x01UL << ADC_SQR2_SQ8_Pos)             /*!< 0x00000020 */
  #define ADC_SQR2_SQ8_1                 (0x02UL << ADC_SQR2_SQ8_Pos)             /*!< 0x00000040 */
  #define ADC_SQR2_SQ8_2                 (0x04UL << ADC_SQR2_SQ8_Pos)             /*!< 0x00000080 */
  #define ADC_SQR2_SQ8_3                 (0x08UL << ADC_SQR2_SQ8_Pos)             /*!< 0x00000100 */
  #define ADC_SQR2_SQ8_4                 (0x10UL << ADC_SQR2_SQ8_Pos)             /*!< 0x00000200 */
  #define ADC_SQR2_SQ9_Pos               (10U)
  #define ADC_SQR2_SQ9_Msk               (0x1FUL << ADC_SQR2_SQ9_Pos)             /*!< 0x00007C00 */
  #define ADC_SQR2_SQ9                   ADC_SQR2_SQ9_Msk                        /*!< SQ9[4:0] bits (9th conversion in regular sequence) */
  #define ADC_SQR2_SQ9_0                 (0x01UL << ADC_SQR2_SQ9_Pos)             /*!< 0x00000400 */
  #define ADC_SQR2_SQ9_1                 (0x02UL << ADC_SQR2_SQ9_Pos)             /*!< 0x00000800 */
  #define ADC_SQR2_SQ9_2                 (0x04UL << ADC_SQR2_SQ9_Pos)             /*!< 0x00001000 */
  #define ADC_SQR2_SQ9_3                 (0x08UL << ADC_SQR2_SQ9_Pos)             /*!< 0x00002000 */
  #define ADC_SQR2_SQ9_4                 (0x10UL << ADC_SQR2_SQ9_Pos)             /*!< 0x00004000 */
  #define ADC_SQR2_SQ10_Pos              (15U)
  #define ADC_SQR2_SQ10_Msk              (0x1FUL << ADC_SQR2_SQ10_Pos)            /*!< 0x000F8000 */
  #define ADC_SQR2_SQ10                  ADC_SQR2_SQ10_Msk                       /*!< SQ10[4:0] bits (10th conversion in regular sequence) */
  #define ADC_SQR2_SQ10_0                (0x01UL << ADC_SQR2_SQ10_Pos)            /*!< 0x00008000 */
  #define ADC_SQR2_SQ10_1                (0x02UL << ADC_SQR2_SQ10_Pos)            /*!< 0x00010000 */
  #define ADC_SQR2_SQ10_2                (0x04UL << ADC_SQR2_SQ10_Pos)            /*!< 0x00020000 */
  #define ADC_SQR2_SQ10_3                (0x08UL << ADC_SQR2_SQ10_Pos)            /*!< 0x00040000 */
  #define ADC_SQR2_SQ10_4                (0x10UL << ADC_SQR2_SQ10_Pos)            /*!< 0x00080000 */
  #define ADC_SQR2_SQ11_Pos              (20U)
  #define ADC_SQR2_SQ11_Msk              (0x1FUL << ADC_SQR2_SQ11_Pos)            /*!< 0x01F00000 */
  #define ADC_SQR2_SQ11                  ADC_SQR2_SQ11_Msk                       /*!< SQ11[4:0] bits (11th conversion in regular sequence) */
  #define ADC_SQR2_SQ11_0                (0x01UL << ADC_SQR2_SQ11_Pos)            /*!< 0x00100000 */
  #define ADC_SQR2_SQ11_1                (0x02UL << ADC_SQR2_SQ11_Pos)            /*!< 0x00200000 */
  #define ADC_SQR2_SQ11_2                (0x04UL << ADC_SQR2_SQ11_Pos)            /*!< 0x00400000 */
  #define ADC_SQR2_SQ11_3                (0x08UL << ADC_SQR2_SQ11_Pos)            /*!< 0x00800000 */
  #define ADC_SQR2_SQ11_4                (0x10UL << ADC_SQR2_SQ11_Pos)            /*!< 0x01000000 */
  #define ADC_SQR2_SQ12_Pos              (25U)
  #define ADC_SQR2_SQ12_Msk              (0x1FUL << ADC_SQR2_SQ12_Pos)            /*!< 0x3E000000 */
  #define ADC_SQR2_SQ12                  ADC_SQR2_SQ12_Msk                       /*!< SQ12[4:0] bits (12th conversion in regular sequence) */
  #define ADC_SQR2_SQ12_0                (0x01UL << ADC_SQR2_SQ12_Pos)            /*!< 0x02000000 */
  #define ADC_SQR2_SQ12_1                (0x02UL << ADC_SQR2_SQ12_Pos)            /*!< 0x04000000 */
  #define ADC_SQR2_SQ12_2                (0x04UL << ADC_SQR2_SQ12_Pos)            /*!< 0x08000000 */
  #define ADC_SQR2_SQ12_3                (0x08UL << ADC_SQR2_SQ12_Pos)            /*!< 0x10000000 */
  #define ADC_SQR2_SQ12_4                (0x10UL << ADC_SQR2_SQ12_Pos)            /*!< 0x20000000 */
  
  /*******************  Bit definition for ADC_SQR3 register  *******************/
  #define ADC_SQR3_SQ1_Pos               (0U)
  #define ADC_SQR3_SQ1_Msk               (0x1FUL << ADC_SQR3_SQ1_Pos)             /*!< 0x0000001F */
  #define ADC_SQR3_SQ1                   ADC_SQR3_SQ1_Msk                        /*!< SQ1[4:0] bits (1st conversion in regular sequence) */
  #define ADC_SQR3_SQ1_0                 (0x01UL << ADC_SQR3_SQ1_Pos)             /*!< 0x00000001 */
  #define ADC_SQR3_SQ1_1                 (0x02UL << ADC_SQR3_SQ1_Pos)             /*!< 0x00000002 */
  #define ADC_SQR3_SQ1_2                 (0x04UL << ADC_SQR3_SQ1_Pos)             /*!< 0x00000004 */
  #define ADC_SQR3_SQ1_3                 (0x08UL << ADC_SQR3_SQ1_Pos)             /*!< 0x00000008 */
  #define ADC_SQR3_SQ1_4                 (0x10UL << ADC_SQR3_SQ1_Pos)             /*!< 0x00000010 */
  #define ADC_SQR3_SQ2_Pos               (5U)
  #define ADC_SQR3_SQ2_Msk               (0x1FUL << ADC_SQR3_SQ2_Pos)             /*!< 0x000003E0 */
  #define ADC_SQR3_SQ2                   ADC_SQR3_SQ2_Msk                        /*!< SQ2[4:0] bits (2nd conversion in regular sequence) */
  #define ADC_SQR3_SQ2_0                 (0x01UL << ADC_SQR3_SQ2_Pos)             /*!< 0x00000020 */
  #define ADC_SQR3_SQ2_1                 (0x02UL << ADC_SQR3_SQ2_Pos)             /*!< 0x00000040 */
  #define ADC_SQR3_SQ2_2                 (0x04UL << ADC_SQR3_SQ2_Pos)             /*!< 0x00000080 */
  #define ADC_SQR3_SQ2_3                 (0x08UL << ADC_SQR3_SQ2_Pos)             /*!< 0x00000100 */
  #define ADC_SQR3_SQ2_4                 (0x10UL << ADC_SQR3_SQ2_Pos)             /*!< 0x00000200 */
  #define ADC_SQR3_SQ3_Pos               (10U)
  #define ADC_SQR3_SQ3_Msk               (0x1FUL << ADC_SQR3_SQ3_Pos)             /*!< 0x00007C00 */
  #define ADC_SQR3_SQ3                   ADC_SQR3_SQ3_Msk                        /*!< SQ3[4:0] bits (3rd conversion in regular sequence) */
  #define ADC_SQR3_SQ3_0                 (0x01UL << ADC_SQR3_SQ3_Pos)             /*!< 0x00000400 */
  #define ADC_SQR3_SQ3_1                 (0x02UL << ADC_SQR3_SQ3_Pos)             /*!< 0x00000800 */
  #define ADC_SQR3_SQ3_2                 (0x04UL << ADC_SQR3_SQ3_Pos)             /*!< 0x00001000 */
  #define ADC_SQR3_SQ3_3                 (0x08UL << ADC_SQR3_SQ3_Pos)             /*!< 0x00002000 */
  #define ADC_SQR3_SQ3_4                 (0x10UL << ADC_SQR3_SQ3_Pos)             /*!< 0x00004000 */
  #define ADC_SQR3_SQ4_Pos               (15U)
  #define ADC_SQR3_SQ4_Msk               (0x1FUL << ADC_SQR3_SQ4_Pos)             /*!< 0x000F8000 */
  #define ADC_SQR3_SQ4                   ADC_SQR3_SQ4_Msk                        /*!< SQ4[4:0] bits (4th conversion in regular sequence) */
  #define ADC_SQR3_SQ4_0                 (0x01UL << ADC_SQR3_SQ4_Pos)             /*!< 0x00008000 */
  #define ADC_SQR3_SQ4_1                 (0x02UL << ADC_SQR3_SQ4_Pos)             /*!< 0x00010000 */
  #define ADC_SQR3_SQ4_2                 (0x04UL << ADC_SQR3_SQ4_Pos)             /*!< 0x00020000 */
  #define ADC_SQR3_SQ4_3                 (0x08UL << ADC_SQR3_SQ4_Pos)             /*!< 0x00040000 */
  #define ADC_SQR3_SQ4_4                 (0x10UL << ADC_SQR3_SQ4_Pos)             /*!< 0x00080000 */
  #define ADC_SQR3_SQ5_Pos               (20U)
  #define ADC_SQR3_SQ5_Msk               (0x1FUL << ADC_SQR3_SQ5_Pos)             /*!< 0x01F00000 */
  #define ADC_SQR3_SQ5                   ADC_SQR3_SQ5_Msk                        /*!< SQ5[4:0] bits (5th conversion in regular sequence) */
  #define ADC_SQR3_SQ5_0                 (0x01UL << ADC_SQR3_SQ5_Pos)             /*!< 0x00100000 */
  #define ADC_SQR3_SQ5_1                 (0x02UL << ADC_SQR3_SQ5_Pos)             /*!< 0x00200000 */
  #define ADC_SQR3_SQ5_2                 (0x04UL << ADC_SQR3_SQ5_Pos)             /*!< 0x00400000 */
  #define ADC_SQR3_SQ5_3                 (0x08UL << ADC_SQR3_SQ5_Pos)             /*!< 0x00800000 */
  #define ADC_SQR3_SQ5_4                 (0x10UL << ADC_SQR3_SQ5_Pos)             /*!< 0x01000000 */
  #define ADC_SQR3_SQ6_Pos               (25U)
  #define ADC_SQR3_SQ6_Msk               (0x1FUL << ADC_SQR3_SQ6_Pos)             /*!< 0x3E000000 */
  #define ADC_SQR3_SQ6                   ADC_SQR3_SQ6_Msk                        /*!< SQ6[4:0] bits (6th conversion in regular sequence) */
  #define ADC_SQR3_SQ6_0                 (0x01UL << ADC_SQR3_SQ6_Pos)             /*!< 0x02000000 */
  #define ADC_SQR3_SQ6_1                 (0x02UL << ADC_SQR3_SQ6_Pos)             /*!< 0x04000000 */
  #define ADC_SQR3_SQ6_2                 (0x04UL << ADC_SQR3_SQ6_Pos)             /*!< 0x08000000 */
  #define ADC_SQR3_SQ6_3                 (0x08UL << ADC_SQR3_SQ6_Pos)             /*!< 0x10000000 */
  #define ADC_SQR3_SQ6_4                 (0x10UL << ADC_SQR3_SQ6_Pos)             /*!< 0x20000000 */
  
  /*******************  Bit definition for ADC_JSQR register  *******************/
  #define ADC_JSQR_JSQ1_Pos              (0U)
  #define ADC_JSQR_JSQ1_Msk              (0x1FUL << ADC_JSQR_JSQ1_Pos)            /*!< 0x0000001F */
  #define ADC_JSQR_JSQ1                  ADC_JSQR_JSQ1_Msk                       /*!< JSQ1[4:0] bits (1st conversion in injected sequence) */
  #define ADC_JSQR_JSQ1_0                (0x01UL << ADC_JSQR_JSQ1_Pos)            /*!< 0x00000001 */
  #define ADC_JSQR_JSQ1_1                (0x02UL << ADC_JSQR_JSQ1_Pos)            /*!< 0x00000002 */
  #define ADC_JSQR_JSQ1_2                (0x04UL << ADC_JSQR_JSQ1_Pos)            /*!< 0x00000004 */
  #define ADC_JSQR_JSQ1_3                (0x08UL << ADC_JSQR_JSQ1_Pos)            /*!< 0x00000008 */
  #define ADC_JSQR_JSQ1_4                (0x10UL << ADC_JSQR_JSQ1_Pos)            /*!< 0x00000010 */
  #define ADC_JSQR_JSQ2_Pos              (5U)
  #define ADC_JSQR_JSQ2_Msk              (0x1FUL << ADC_JSQR_JSQ2_Pos)            /*!< 0x000003E0 */
  #define ADC_JSQR_JSQ2                  ADC_JSQR_JSQ2_Msk                       /*!< JSQ2[4:0] bits (2nd conversion in injected sequence) */
  #define ADC_JSQR_JSQ2_0                (0x01UL << ADC_JSQR_JSQ2_Pos)            /*!< 0x00000020 */
  #define ADC_JSQR_JSQ2_1                (0x02UL << ADC_JSQR_JSQ2_Pos)            /*!< 0x00000040 */
  #define ADC_JSQR_JSQ2_2                (0x04UL << ADC_JSQR_JSQ2_Pos)            /*!< 0x00000080 */
  #define ADC_JSQR_JSQ2_3                (0x08UL << ADC_JSQR_JSQ2_Pos)            /*!< 0x00000100 */
  #define ADC_JSQR_JSQ2_4                (0x10UL << ADC_JSQR_JSQ2_Pos)            /*!< 0x00000200 */
  #define ADC_JSQR_JSQ3_Pos              (10U)
  #define ADC_JSQR_JSQ3_Msk              (0x1FUL << ADC_JSQR_JSQ3_Pos)            /*!< 0x00007C00 */
  #define ADC_JSQR_JSQ3                  ADC_JSQR_JSQ3_Msk                       /*!< JSQ3[4:0] bits (3rd conversion in injected sequence) */
  #define ADC_JSQR_JSQ3_0                (0x01UL << ADC_JSQR_JSQ3_Pos)            /*!< 0x00000400 */
  #define ADC_JSQR_JSQ3_1                (0x02UL << ADC_JSQR_JSQ3_Pos)            /*!< 0x00000800 */
  #define ADC_JSQR_JSQ3_2                (0x04UL << ADC_JSQR_JSQ3_Pos)            /*!< 0x00001000 */
  #define ADC_JSQR_JSQ3_3                (0x08UL << ADC_JSQR_JSQ3_Pos)            /*!< 0x00002000 */
  #define ADC_JSQR_JSQ3_4                (0x10UL << ADC_JSQR_JSQ3_Pos)            /*!< 0x00004000 */
  #define ADC_JSQR_JSQ4_Pos              (15U)
  #define ADC_JSQR_JSQ4_Msk              (0x1FUL << ADC_JSQR_JSQ4_Pos)            /*!< 0x000F8000 */
  #define ADC_JSQR_JSQ4                  ADC_JSQR_JSQ4_Msk                       /*!< JSQ4[4:0] bits (4th conversion in injected sequence) */
  #define ADC_JSQR_JSQ4_0                (0x01UL << ADC_JSQR_JSQ4_Pos)            /*!< 0x00008000 */
  #define ADC_JSQR_JSQ4_1                (0x02UL << ADC_JSQR_JSQ4_Pos)            /*!< 0x00010000 */
  #define ADC_JSQR_JSQ4_2                (0x04UL << ADC_JSQR_JSQ4_Pos)            /*!< 0x00020000 */
  #define ADC_JSQR_JSQ4_3                (0x08UL << ADC_JSQR_JSQ4_Pos)            /*!< 0x00040000 */
  #define ADC_JSQR_JSQ4_4                (0x10UL << ADC_JSQR_JSQ4_Pos)            /*!< 0x00080000 */
  #define ADC_JSQR_JL_Pos                (20U)
  #define ADC_JSQR_JL_Msk                (0x3UL << ADC_JSQR_JL_Pos)               /*!< 0x00300000 */
  #define ADC_JSQR_JL                    ADC_JSQR_JL_Msk                         /*!< JL[1:0] bits (Injected Sequence length) */
  #define ADC_JSQR_JL_0                  (0x1UL << ADC_JSQR_JL_Pos)               /*!< 0x00100000 */
  #define ADC_JSQR_JL_1                  (0x2UL << ADC_JSQR_JL_Pos)               /*!< 0x00200000 */
  
  /*******************  Bit definition for ADC_JDR1 register  *******************/
  #define ADC_JDR1_JDATA                 ((uint16_t)0xFFFFU)                     /*!< Injected data */
  
  /*******************  Bit definition for ADC_JDR2 register  *******************/
  #define ADC_JDR2_JDATA                 ((uint16_t)0xFFFFU)                     /*!< Injected data */
  
  /*******************  Bit definition for ADC_JDR3 register  *******************/
  #define ADC_JDR3_JDATA                 ((uint16_t)0xFFFFU)                     /*!< Injected data */
  
  /*******************  Bit definition for ADC_JDR4 register  *******************/
  #define ADC_JDR4_JDATA                 ((uint16_t)0xFFFFU)                     /*!< Injected data */
  
  /********************  Bit definition for ADC_DR register  ********************/
  #define ADC_DR_DATA_Pos                (0U)
  #define ADC_DR_DATA_Msk                (0xFFFFUL << ADC_DR_DATA_Pos)            /*!< 0x0000FFFF */
  #define ADC_DR_DATA                    ADC_DR_DATA_Msk                         /*!< Regular data */
  
  /******************************************************************************/
  /*                                                                            */
  /*                      Analog Comparators (COMP)                             */
  /*                                                                            */
  /******************************************************************************/
  
  #define COMP_V1_1_0_0                                  /*!< Comparator IP version */
  
  /***********************  Bit definition for COMP_CSR register  ***************/
  /* COMP1 bits definition */
  #define COMP_CSR_COMP1EN_Pos            (0U)
  #define COMP_CSR_COMP1EN_Msk            (0x1UL << COMP_CSR_COMP1EN_Pos)         /*!< 0x00000001 */
  #define COMP_CSR_COMP1EN                COMP_CSR_COMP1EN_Msk                   /*!< COMP1 enable */
  #define COMP_CSR_COMP1SW1_Pos           (1U)
  #define COMP_CSR_COMP1SW1_Msk           (0x1UL << COMP_CSR_COMP1SW1_Pos)        /*!< 0x00000002 */
  #define COMP_CSR_COMP1SW1               COMP_CSR_COMP1SW1_Msk                  /*!< SW1 switch control */
  #define COMP_CSR_COMP1MODE_Pos          (2U)
  #define COMP_CSR_COMP1MODE_Msk          (0x3UL << COMP_CSR_COMP1MODE_Pos)       /*!< 0x0000000C */
  #define COMP_CSR_COMP1MODE              COMP_CSR_COMP1MODE_Msk                 /*!< COMP1 power mode */
  #define COMP_CSR_COMP1MODE_0            (0x1UL << COMP_CSR_COMP1MODE_Pos)       /*!< 0x00000004 */
  #define COMP_CSR_COMP1MODE_1            (0x2UL << COMP_CSR_COMP1MODE_Pos)       /*!< 0x00000008 */
  #define COMP_CSR_COMP1INSEL_Pos         (4U)
  #define COMP_CSR_COMP1INSEL_Msk         (0x7UL << COMP_CSR_COMP1INSEL_Pos)      /*!< 0x00000070 */
  #define COMP_CSR_COMP1INSEL             COMP_CSR_COMP1INSEL_Msk                /*!< COMP1 inverting input select */
  #define COMP_CSR_COMP1INSEL_0           (0x1UL << COMP_CSR_COMP1INSEL_Pos)      /*!< 0x00000010 */
  #define COMP_CSR_COMP1INSEL_1           (0x2UL << COMP_CSR_COMP1INSEL_Pos)      /*!< 0x00000020 */
  #define COMP_CSR_COMP1INSEL_2           (0x4UL << COMP_CSR_COMP1INSEL_Pos)      /*!< 0x00000040 */
  #define COMP_CSR_COMP1OUTSEL_Pos        (8U)
  #define COMP_CSR_COMP1OUTSEL_Msk        (0x7UL << COMP_CSR_COMP1OUTSEL_Pos)     /*!< 0x00000700 */
  #define COMP_CSR_COMP1OUTSEL            COMP_CSR_COMP1OUTSEL_Msk               /*!< COMP1 output select */
  #define COMP_CSR_COMP1OUTSEL_0          (0x1UL << COMP_CSR_COMP1OUTSEL_Pos)     /*!< 0x00000100 */
  #define COMP_CSR_COMP1OUTSEL_1          (0x2UL << COMP_CSR_COMP1OUTSEL_Pos)     /*!< 0x00000200 */
  #define COMP_CSR_COMP1OUTSEL_2          (0x4UL << COMP_CSR_COMP1OUTSEL_Pos)     /*!< 0x00000400 */
  #define COMP_CSR_COMP1POL_Pos           (11U)
  #define COMP_CSR_COMP1POL_Msk           (0x1UL << COMP_CSR_COMP1POL_Pos)        /*!< 0x00000800 */
  #define COMP_CSR_COMP1POL               COMP_CSR_COMP1POL_Msk                  /*!< COMP1 output polarity */
  #define COMP_CSR_COMP1HYST_Pos          (12U)
  #define COMP_CSR_COMP1HYST_Msk          (0x3UL << COMP_CSR_COMP1HYST_Pos)       /*!< 0x00003000 */
  #define COMP_CSR_COMP1HYST              COMP_CSR_COMP1HYST_Msk                 /*!< COMP1 hysteresis */
  #define COMP_CSR_COMP1HYST_0            (0x1UL << COMP_CSR_COMP1HYST_Pos)       /*!< 0x00001000 */
  #define COMP_CSR_COMP1HYST_1            (0x2UL << COMP_CSR_COMP1HYST_Pos)       /*!< 0x00002000 */
  #define COMP_CSR_COMP1OUT_Pos           (14U)
  #define COMP_CSR_COMP1OUT_Msk           (0x1UL << COMP_CSR_COMP1OUT_Pos)        /*!< 0x00004000 */
  #define COMP_CSR_COMP1OUT               COMP_CSR_COMP1OUT_Msk                  /*!< COMP1 output level */
  #define COMP_CSR_COMP1LOCK_Pos          (15U)
  #define COMP_CSR_COMP1LOCK_Msk          (0x1UL << COMP_CSR_COMP1LOCK_Pos)       /*!< 0x00008000 */
  #define COMP_CSR_COMP1LOCK              COMP_CSR_COMP1LOCK_Msk                 /*!< COMP1 lock */
  /* COMP2 bits definition */
  #define COMP_CSR_COMP2EN_Pos            (16U)
  #define COMP_CSR_COMP2EN_Msk            (0x1UL << COMP_CSR_COMP2EN_Pos)         /*!< 0x00010000 */
  #define COMP_CSR_COMP2EN                COMP_CSR_COMP2EN_Msk                   /*!< COMP2 enable */
  #define COMP_CSR_COMP2MODE_Pos          (18U)
  #define COMP_CSR_COMP2MODE_Msk          (0x3UL << COMP_CSR_COMP2MODE_Pos)       /*!< 0x000C0000 */
  #define COMP_CSR_COMP2MODE              COMP_CSR_COMP2MODE_Msk                 /*!< COMP2 power mode */
  #define COMP_CSR_COMP2MODE_0            (0x1UL << COMP_CSR_COMP2MODE_Pos)       /*!< 0x00040000 */
  #define COMP_CSR_COMP2MODE_1            (0x2UL << COMP_CSR_COMP2MODE_Pos)       /*!< 0x00080000 */
  #define COMP_CSR_COMP2INSEL_Pos         (20U)
  #define COMP_CSR_COMP2INSEL_Msk         (0x7UL << COMP_CSR_COMP2INSEL_Pos)      /*!< 0x00700000 */
  #define COMP_CSR_COMP2INSEL             COMP_CSR_COMP2INSEL_Msk                /*!< COMP2 inverting input select */
  #define COMP_CSR_COMP2INSEL_0           (0x1UL << COMP_CSR_COMP2INSEL_Pos)      /*!< 0x00100000 */
  #define COMP_CSR_COMP2INSEL_1           (0x2UL << COMP_CSR_COMP2INSEL_Pos)      /*!< 0x00200000 */
  #define COMP_CSR_COMP2INSEL_2           (0x4UL << COMP_CSR_COMP2INSEL_Pos)      /*!< 0x00400000 */
  #define COMP_CSR_WNDWEN_Pos             (23U)
  #define COMP_CSR_WNDWEN_Msk             (0x1UL << COMP_CSR_WNDWEN_Pos)          /*!< 0x00800000 */
  #define COMP_CSR_WNDWEN                 COMP_CSR_WNDWEN_Msk                    /*!< Comparators window mode enable */
  #define COMP_CSR_COMP2OUTSEL_Pos        (24U)
  #define COMP_CSR_COMP2OUTSEL_Msk        (0x7UL << COMP_CSR_COMP2OUTSEL_Pos)     /*!< 0x07000000 */
  #define COMP_CSR_COMP2OUTSEL            COMP_CSR_COMP2OUTSEL_Msk               /*!< COMP2 output select */
  #define COMP_CSR_COMP2OUTSEL_0          (0x1UL << COMP_CSR_COMP2OUTSEL_Pos)     /*!< 0x01000000 */
  #define COMP_CSR_COMP2OUTSEL_1          (0x2UL << COMP_CSR_COMP2OUTSEL_Pos)     /*!< 0x02000000 */
  #define COMP_CSR_COMP2OUTSEL_2          (0x4UL << COMP_CSR_COMP2OUTSEL_Pos)     /*!< 0x04000000 */
  #define COMP_CSR_COMP2POL_Pos           (27U)
  #define COMP_CSR_COMP2POL_Msk           (0x1UL << COMP_CSR_COMP2POL_Pos)        /*!< 0x08000000 */
  #define COMP_CSR_COMP2POL               COMP_CSR_COMP2POL_Msk                  /*!< COMP2 output polarity */
  #define COMP_CSR_COMP2HYST_Pos          (28U)
  #define COMP_CSR_COMP2HYST_Msk          (0x3UL << COMP_CSR_COMP2HYST_Pos)       /*!< 0x30000000 */
  #define COMP_CSR_COMP2HYST              COMP_CSR_COMP2HYST_Msk                 /*!< COMP2 hysteresis */
  #define COMP_CSR_COMP2HYST_0            (0x1UL << COMP_CSR_COMP2HYST_Pos)       /*!< 0x10000000 */
  #define COMP_CSR_COMP2HYST_1            (0x2UL << COMP_CSR_COMP2HYST_Pos)       /*!< 0x20000000 */
  #define COMP_CSR_COMP2OUT_Pos           (30U)
  #define COMP_CSR_COMP2OUT_Msk           (0x1UL << COMP_CSR_COMP2OUT_Pos)        /*!< 0x40000000 */
  #define COMP_CSR_COMP2OUT               COMP_CSR_COMP2OUT_Msk                  /*!< COMP2 output level */
  #define COMP_CSR_COMP2LOCK_Pos          (31U)
  #define COMP_CSR_COMP2LOCK_Msk          (0x1UL << COMP_CSR_COMP2LOCK_Pos)       /*!< 0x80000000 */
  #define COMP_CSR_COMP2LOCK              COMP_CSR_COMP2LOCK_Msk                 /*!< COMP2 lock */
  /* COMPx bits definition */
  #define COMP_CSR_COMPxEN_Pos            (0U)
  #define COMP_CSR_COMPxEN_Msk            (0x1UL << COMP_CSR_COMPxEN_Pos)         /*!< 0x00000001 */
  #define COMP_CSR_COMPxEN                COMP_CSR_COMPxEN_Msk                   /*!< COMPx enable */
  #define COMP_CSR_COMPxSW1_Pos           (1U)
  #define COMP_CSR_COMPxSW1_Msk           (0x1UL << COMP_CSR_COMPxSW1_Pos)        /*!< 0x00000002 */
  #define COMP_CSR_COMPxSW1               COMP_CSR_COMPxSW1_Msk                  /*!< COMPx SW1 switch control */
  #define COMP_CSR_COMPxMODE_Pos          (2U)
  #define COMP_CSR_COMPxMODE_Msk          (0x3UL << COMP_CSR_COMPxMODE_Pos)       /*!< 0x0000000C */
  #define COMP_CSR_COMPxMODE              COMP_CSR_COMPxMODE_Msk                 /*!< COMPx power mode */
  #define COMP_CSR_COMPxMODE_0            (0x1UL << COMP_CSR_COMPxMODE_Pos)       /*!< 0x00000004 */
  #define COMP_CSR_COMPxMODE_1            (0x2UL << COMP_CSR_COMPxMODE_Pos)       /*!< 0x00000008 */
  #define COMP_CSR_COMPxINSEL_Pos         (4U)
  #define COMP_CSR_COMPxINSEL_Msk         (0x7UL << COMP_CSR_COMPxINSEL_Pos)      /*!< 0x00000070 */
  #define COMP_CSR_COMPxINSEL             COMP_CSR_COMPxINSEL_Msk                /*!< COMPx inverting input select */
  #define COMP_CSR_COMPxINSEL_0           (0x1UL << COMP_CSR_COMPxINSEL_Pos)      /*!< 0x00000010 */
  #define COMP_CSR_COMPxINSEL_1           (0x2UL << COMP_CSR_COMPxINSEL_Pos)      /*!< 0x00000020 */
  #define COMP_CSR_COMPxINSEL_2           (0x4UL << COMP_CSR_COMPxINSEL_Pos)      /*!< 0x00000040 */
  #define COMP_CSR_COMPxWNDWEN_Pos        (7U)
  #define COMP_CSR_COMPxWNDWEN_Msk        (0x1UL << COMP_CSR_COMPxWNDWEN_Pos)     /*!< 0x00000080 */
  #define COMP_CSR_COMPxWNDWEN            COMP_CSR_COMPxWNDWEN_Msk               /*!< COMPx window mode enable */
  #define COMP_CSR_COMPxOUTSEL_Pos        (8U)
  #define COMP_CSR_COMPxOUTSEL_Msk        (0x7UL << COMP_CSR_COMPxOUTSEL_Pos)     /*!< 0x00000700 */
  #define COMP_CSR_COMPxOUTSEL            COMP_CSR_COMPxOUTSEL_Msk               /*!< COMPx output select */
  #define COMP_CSR_COMPxOUTSEL_0          (0x1UL << COMP_CSR_COMPxOUTSEL_Pos)     /*!< 0x00000100 */
  #define COMP_CSR_COMPxOUTSEL_1          (0x2UL << COMP_CSR_COMPxOUTSEL_Pos)     /*!< 0x00000200 */
  #define COMP_CSR_COMPxOUTSEL_2          (0x4UL << COMP_CSR_COMPxOUTSEL_Pos)     /*!< 0x00000400 */
  #define COMP_CSR_COMPxPOL_Pos           (11U)
  #define COMP_CSR_COMPxPOL_Msk           (0x1UL << COMP_CSR_COMPxPOL_Pos)        /*!< 0x00000800 */
  #define COMP_CSR_COMPxPOL               COMP_CSR_COMPxPOL_Msk                  /*!< COMPx output polarity */
  #define COMP_CSR_COMPxHYST_Pos          (12U)
  #define COMP_CSR_COMPxHYST_Msk          (0x3UL << COMP_CSR_COMPxHYST_Pos)       /*!< 0x00003000 */
  #define COMP_CSR_COMPxHYST              COMP_CSR_COMPxHYST_Msk                 /*!< COMPx hysteresis */
  #define COMP_CSR_COMPxHYST_0            (0x1UL << COMP_CSR_COMPxHYST_Pos)       /*!< 0x00001000 */
  #define COMP_CSR_COMPxHYST_1            (0x2UL << COMP_CSR_COMPxHYST_Pos)       /*!< 0x00002000 */
  #define COMP_CSR_COMPxOUT_Pos           (14U)
  #define COMP_CSR_COMPxOUT_Msk           (0x1UL << COMP_CSR_COMPxOUT_Pos)        /*!< 0x00004000 */
  #define COMP_CSR_COMPxOUT               COMP_CSR_COMPxOUT_Msk                  /*!< COMPx output level */
  #define COMP_CSR_COMPxLOCK_Pos          (15U)
  #define COMP_CSR_COMPxLOCK_Msk          (0x1UL << COMP_CSR_COMPxLOCK_Pos)       /*!< 0x00008000 */
  #define COMP_CSR_COMPxLOCK              COMP_CSR_COMPxLOCK_Msk                 /*!< COMPx lock */
  
  /******************************************************************************/
  /*                                                                            */
  /*                   Controller Area Network (CAN )                           */
  /*                                                                            */
  /******************************************************************************/
  /*******************  Bit definition for CAN_MCR register  ********************/
  #define CAN_MCR_INRQ_Pos       (0U)
  #define CAN_MCR_INRQ_Msk       (0x1UL << CAN_MCR_INRQ_Pos)                      /*!< 0x00000001 */
  #define CAN_MCR_INRQ           CAN_MCR_INRQ_Msk                                /*!<Initialization Request */
  #define CAN_MCR_SLEEP_Pos      (1U)
  #define CAN_MCR_SLEEP_Msk      (0x1UL << CAN_MCR_SLEEP_Pos)                     /*!< 0x00000002 */
  #define CAN_MCR_SLEEP          CAN_MCR_SLEEP_Msk                               /*!<Sleep Mode Request */
  #define CAN_MCR_TXFP_Pos       (2U)
  #define CAN_MCR_TXFP_Msk       (0x1UL << CAN_MCR_TXFP_Pos)                      /*!< 0x00000004 */
  #define CAN_MCR_TXFP           CAN_MCR_TXFP_Msk                                /*!<Transmit FIFO Priority */
  #define CAN_MCR_RFLM_Pos       (3U)
  #define CAN_MCR_RFLM_Msk       (0x1UL << CAN_MCR_RFLM_Pos)                      /*!< 0x00000008 */
  #define CAN_MCR_RFLM           CAN_MCR_RFLM_Msk                                /*!<Receive FIFO Locked Mode */
  #define CAN_MCR_NART_Pos       (4U)
  #define CAN_MCR_NART_Msk       (0x1UL << CAN_MCR_NART_Pos)                      /*!< 0x00000010 */
  #define CAN_MCR_NART           CAN_MCR_NART_Msk                                /*!<No Automatic Retransmission */
  #define CAN_MCR_AWUM_Pos       (5U)
  #define CAN_MCR_AWUM_Msk       (0x1UL << CAN_MCR_AWUM_Pos)                      /*!< 0x00000020 */
  #define CAN_MCR_AWUM           CAN_MCR_AWUM_Msk                                /*!<Automatic Wakeup Mode */
  #define CAN_MCR_ABOM_Pos       (6U)
  #define CAN_MCR_ABOM_Msk       (0x1UL << CAN_MCR_ABOM_Pos)                      /*!< 0x00000040 */
  #define CAN_MCR_ABOM           CAN_MCR_ABOM_Msk                                /*!<Automatic Bus-Off Management */
  #define CAN_MCR_TTCM_Pos       (7U)
  #define CAN_MCR_TTCM_Msk       (0x1UL << CAN_MCR_TTCM_Pos)                      /*!< 0x00000080 */
  #define CAN_MCR_TTCM           CAN_MCR_TTCM_Msk                                /*!<Time Triggered Communication Mode */
  #define CAN_MCR_RESET_Pos      (15U)
  #define CAN_MCR_RESET_Msk      (0x1UL << CAN_MCR_RESET_Pos)                     /*!< 0x00008000 */
  #define CAN_MCR_RESET          CAN_MCR_RESET_Msk                               /*!<bxCAN software master reset */
  
  /*******************  Bit definition for CAN_MSR register  ********************/
  #define CAN_MSR_INAK_Pos       (0U)
  #define CAN_MSR_INAK_Msk       (0x1UL << CAN_MSR_INAK_Pos)                      /*!< 0x00000001 */
  #define CAN_MSR_INAK           CAN_MSR_INAK_Msk                                /*!<Initialization Acknowledge */
  #define CAN_MSR_SLAK_Pos       (1U)
  #define CAN_MSR_SLAK_Msk       (0x1UL << CAN_MSR_SLAK_Pos)                      /*!< 0x00000002 */
  #define CAN_MSR_SLAK           CAN_MSR_SLAK_Msk                                /*!<Sleep Acknowledge */
  #define CAN_MSR_ERRI_Pos       (2U)
  #define CAN_MSR_ERRI_Msk       (0x1UL << CAN_MSR_ERRI_Pos)                      /*!< 0x00000004 */
  #define CAN_MSR_ERRI           CAN_MSR_ERRI_Msk                                /*!<Error Interrupt */
  #define CAN_MSR_WKUI_Pos       (3U)
  #define CAN_MSR_WKUI_Msk       (0x1UL << CAN_MSR_WKUI_Pos)                      /*!< 0x00000008 */
  #define CAN_MSR_WKUI           CAN_MSR_WKUI_Msk                                /*!<Wakeup Interrupt */
  #define CAN_MSR_SLAKI_Pos      (4U)
  #define CAN_MSR_SLAKI_Msk      (0x1UL << CAN_MSR_SLAKI_Pos)                     /*!< 0x00000010 */
  #define CAN_MSR_SLAKI          CAN_MSR_SLAKI_Msk                               /*!<Sleep Acknowledge Interrupt */
  #define CAN_MSR_TXM_Pos        (8U)
  #define CAN_MSR_TXM_Msk        (0x1UL << CAN_MSR_TXM_Pos)                       /*!< 0x00000100 */
  #define CAN_MSR_TXM            CAN_MSR_TXM_Msk                                 /*!<Transmit Mode */
  #define CAN_MSR_RXM_Pos        (9U)
  #define CAN_MSR_RXM_Msk        (0x1UL << CAN_MSR_RXM_Pos)                       /*!< 0x00000200 */
  #define CAN_MSR_RXM            CAN_MSR_RXM_Msk                                 /*!<Receive Mode */
  #define CAN_MSR_SAMP_Pos       (10U)
  #define CAN_MSR_SAMP_Msk       (0x1UL << CAN_MSR_SAMP_Pos)                      /*!< 0x00000400 */
  #define CAN_MSR_SAMP           CAN_MSR_SAMP_Msk                                /*!<Last Sample Point */
  #define CAN_MSR_RX_Pos         (11U)
  #define CAN_MSR_RX_Msk         (0x1UL << CAN_MSR_RX_Pos)                        /*!< 0x00000800 */
  #define CAN_MSR_RX             CAN_MSR_RX_Msk                                  /*!<CAN Rx Signal */
  
  /*******************  Bit definition for CAN_TSR register  ********************/
  #define CAN_TSR_RQCP0_Pos      (0U)
  #define CAN_TSR_RQCP0_Msk      (0x1UL << CAN_TSR_RQCP0_Pos)                     /*!< 0x00000001 */
  #define CAN_TSR_RQCP0          CAN_TSR_RQCP0_Msk                               /*!<Request Completed Mailbox0 */
  #define CAN_TSR_TXOK0_Pos      (1U)
  #define CAN_TSR_TXOK0_Msk      (0x1UL << CAN_TSR_TXOK0_Pos)                     /*!< 0x00000002 */
  #define CAN_TSR_TXOK0          CAN_TSR_TXOK0_Msk                               /*!<Transmission OK of Mailbox0 */
  #define CAN_TSR_ALST0_Pos      (2U)
  #define CAN_TSR_ALST0_Msk      (0x1UL << CAN_TSR_ALST0_Pos)                     /*!< 0x00000004 */
  #define CAN_TSR_ALST0          CAN_TSR_ALST0_Msk                               /*!<Arbitration Lost for Mailbox0 */
  #define CAN_TSR_TERR0_Pos      (3U)
  #define CAN_TSR_TERR0_Msk      (0x1UL << CAN_TSR_TERR0_Pos)                     /*!< 0x00000008 */
  #define CAN_TSR_TERR0          CAN_TSR_TERR0_Msk                               /*!<Transmission Error of Mailbox0 */
  #define CAN_TSR_ABRQ0_Pos      (7U)
  #define CAN_TSR_ABRQ0_Msk      (0x1UL << CAN_TSR_ABRQ0_Pos)                     /*!< 0x00000080 */
  #define CAN_TSR_ABRQ0          CAN_TSR_ABRQ0_Msk                               /*!<Abort Request for Mailbox0 */
  #define CAN_TSR_RQCP1_Pos      (8U)
  #define CAN_TSR_RQCP1_Msk      (0x1UL << CAN_TSR_RQCP1_Pos)                     /*!< 0x00000100 */
  #define CAN_TSR_RQCP1          CAN_TSR_RQCP1_Msk                               /*!<Request Completed Mailbox1 */
  #define CAN_TSR_TXOK1_Pos      (9U)
  #define CAN_TSR_TXOK1_Msk      (0x1UL << CAN_TSR_TXOK1_Pos)                     /*!< 0x00000200 */
  #define CAN_TSR_TXOK1          CAN_TSR_TXOK1_Msk                               /*!<Transmission OK of Mailbox1 */
  #define CAN_TSR_ALST1_Pos      (10U)
  #define CAN_TSR_ALST1_Msk      (0x1UL << CAN_TSR_ALST1_Pos)                     /*!< 0x00000400 */
  #define CAN_TSR_ALST1          CAN_TSR_ALST1_Msk                               /*!<Arbitration Lost for Mailbox1 */
  #define CAN_TSR_TERR1_Pos      (11U)
  #define CAN_TSR_TERR1_Msk      (0x1UL << CAN_TSR_TERR1_Pos)                     /*!< 0x00000800 */
  #define CAN_TSR_TERR1          CAN_TSR_TERR1_Msk                               /*!<Transmission Error of Mailbox1 */
  #define CAN_TSR_ABRQ1_Pos      (15U)
  #define CAN_TSR_ABRQ1_Msk      (0x1UL << CAN_TSR_ABRQ1_Pos)                     /*!< 0x00008000 */
  #define CAN_TSR_ABRQ1          CAN_TSR_ABRQ1_Msk                               /*!<Abort Request for Mailbox 1 */
  #define CAN_TSR_RQCP2_Pos      (16U)
  #define CAN_TSR_RQCP2_Msk      (0x1UL << CAN_TSR_RQCP2_Pos)                     /*!< 0x00010000 */
  #define CAN_TSR_RQCP2          CAN_TSR_RQCP2_Msk                               /*!<Request Completed Mailbox2 */
  #define CAN_TSR_TXOK2_Pos      (17U)
  #define CAN_TSR_TXOK2_Msk      (0x1UL << CAN_TSR_TXOK2_Pos)                     /*!< 0x00020000 */
  #define CAN_TSR_TXOK2          CAN_TSR_TXOK2_Msk                               /*!<Transmission OK of Mailbox 2 */
  #define CAN_TSR_ALST2_Pos      (18U)
  #define CAN_TSR_ALST2_Msk      (0x1UL << CAN_TSR_ALST2_Pos)                     /*!< 0x00040000 */
  #define CAN_TSR_ALST2          CAN_TSR_ALST2_Msk                               /*!<Arbitration Lost for mailbox 2 */
  #define CAN_TSR_TERR2_Pos      (19U)
  #define CAN_TSR_TERR2_Msk      (0x1UL << CAN_TSR_TERR2_Pos)                     /*!< 0x00080000 */
  #define CAN_TSR_TERR2          CAN_TSR_TERR2_Msk                               /*!<Transmission Error of Mailbox 2 */
  #define CAN_TSR_ABRQ2_Pos      (23U)
  #define CAN_TSR_ABRQ2_Msk      (0x1UL << CAN_TSR_ABRQ2_Pos)                     /*!< 0x00800000 */
  #define CAN_TSR_ABRQ2          CAN_TSR_ABRQ2_Msk                               /*!<Abort Request for Mailbox 2 */
  #define CAN_TSR_CODE_Pos       (24U)
  #define CAN_TSR_CODE_Msk       (0x3UL << CAN_TSR_CODE_Pos)                      /*!< 0x03000000 */
  #define CAN_TSR_CODE           CAN_TSR_CODE_Msk                                /*!<Mailbox Code */
  
  #define CAN_TSR_TME_Pos        (26U)
  #define CAN_TSR_TME_Msk        (0x7UL << CAN_TSR_TME_Pos)                       /*!< 0x1C000000 */
  #define CAN_TSR_TME            CAN_TSR_TME_Msk                                 /*!<TME[2:0] bits */
  #define CAN_TSR_TME0_Pos       (26U)
  #define CAN_TSR_TME0_Msk       (0x1UL << CAN_TSR_TME0_Pos)                      /*!< 0x04000000 */
  #define CAN_TSR_TME0           CAN_TSR_TME0_Msk                                /*!<Transmit Mailbox 0 Empty */
  #define CAN_TSR_TME1_Pos       (27U)
  #define CAN_TSR_TME1_Msk       (0x1UL << CAN_TSR_TME1_Pos)                      /*!< 0x08000000 */
  #define CAN_TSR_TME1           CAN_TSR_TME1_Msk                                /*!<Transmit Mailbox 1 Empty */
  #define CAN_TSR_TME2_Pos       (28U)
  #define CAN_TSR_TME2_Msk       (0x1UL << CAN_TSR_TME2_Pos)                      /*!< 0x10000000 */
  #define CAN_TSR_TME2           CAN_TSR_TME2_Msk                                /*!<Transmit Mailbox 2 Empty */
  
  #define CAN_TSR_LOW_Pos        (29U)
  #define CAN_TSR_LOW_Msk        (0x7UL << CAN_TSR_LOW_Pos)                       /*!< 0xE0000000 */
  #define CAN_TSR_LOW            CAN_TSR_LOW_Msk                                 /*!<LOW[2:0] bits */
  #define CAN_TSR_LOW0_Pos       (29U)
  #define CAN_TSR_LOW0_Msk       (0x1UL << CAN_TSR_LOW0_Pos)                      /*!< 0x20000000 */
  #define CAN_TSR_LOW0           CAN_TSR_LOW0_Msk                                /*!<Lowest Priority Flag for Mailbox 0 */
  #define CAN_TSR_LOW1_Pos       (30U)
  #define CAN_TSR_LOW1_Msk       (0x1UL << CAN_TSR_LOW1_Pos)                      /*!< 0x40000000 */
  #define CAN_TSR_LOW1           CAN_TSR_LOW1_Msk                                /*!<Lowest Priority Flag for Mailbox 1 */
  #define CAN_TSR_LOW2_Pos       (31U)
  #define CAN_TSR_LOW2_Msk       (0x1UL << CAN_TSR_LOW2_Pos)                      /*!< 0x80000000 */
  #define CAN_TSR_LOW2           CAN_TSR_LOW2_Msk                                /*!<Lowest Priority Flag for Mailbox 2 */
  
  /*******************  Bit definition for CAN_RF0R register  *******************/
  #define CAN_RF0R_FMP0_Pos      (0U)
  #define CAN_RF0R_FMP0_Msk      (0x3UL << CAN_RF0R_FMP0_Pos)                     /*!< 0x00000003 */
  #define CAN_RF0R_FMP0          CAN_RF0R_FMP0_Msk                               /*!<FIFO 0 Message Pending */
  #define CAN_RF0R_FULL0_Pos     (3U)
  #define CAN_RF0R_FULL0_Msk     (0x1UL << CAN_RF0R_FULL0_Pos)                    /*!< 0x00000008 */
  #define CAN_RF0R_FULL0         CAN_RF0R_FULL0_Msk                              /*!<FIFO 0 Full */
  #define CAN_RF0R_FOVR0_Pos     (4U)
  #define CAN_RF0R_FOVR0_Msk     (0x1UL << CAN_RF0R_FOVR0_Pos)                    /*!< 0x00000010 */
  #define CAN_RF0R_FOVR0         CAN_RF0R_FOVR0_Msk                              /*!<FIFO 0 Overrun */
  #define CAN_RF0R_RFOM0_Pos     (5U)
  #define CAN_RF0R_RFOM0_Msk     (0x1UL << CAN_RF0R_RFOM0_Pos)                    /*!< 0x00000020 */
  #define CAN_RF0R_RFOM0         CAN_RF0R_RFOM0_Msk                              /*!<Release FIFO 0 Output Mailbox */
  
  /*******************  Bit definition for CAN_RF1R register  *******************/
  #define CAN_RF1R_FMP1_Pos      (0U)
  #define CAN_RF1R_FMP1_Msk      (0x3UL << CAN_RF1R_FMP1_Pos)                     /*!< 0x00000003 */
  #define CAN_RF1R_FMP1          CAN_RF1R_FMP1_Msk                               /*!<FIFO 1 Message Pending */
  #define CAN_RF1R_FULL1_Pos     (3U)
  #define CAN_RF1R_FULL1_Msk     (0x1UL << CAN_RF1R_FULL1_Pos)                    /*!< 0x00000008 */
  #define CAN_RF1R_FULL1         CAN_RF1R_FULL1_Msk                              /*!<FIFO 1 Full */
  #define CAN_RF1R_FOVR1_Pos     (4U)
  #define CAN_RF1R_FOVR1_Msk     (0x1UL << CAN_RF1R_FOVR1_Pos)                    /*!< 0x00000010 */
  #define CAN_RF1R_FOVR1         CAN_RF1R_FOVR1_Msk                              /*!<FIFO 1 Overrun */
  #define CAN_RF1R_RFOM1_Pos     (5U)
  #define CAN_RF1R_RFOM1_Msk     (0x1UL << CAN_RF1R_RFOM1_Pos)                    /*!< 0x00000020 */
  #define CAN_RF1R_RFOM1         CAN_RF1R_RFOM1_Msk                              /*!<Release FIFO 1 Output Mailbox */
  
  /********************  Bit definition for CAN_IER register  *******************/
  #define CAN_IER_TMEIE_Pos      (0U)
  #define CAN_IER_TMEIE_Msk      (0x1UL << CAN_IER_TMEIE_Pos)                     /*!< 0x00000001 */
  #define CAN_IER_TMEIE          CAN_IER_TMEIE_Msk                               /*!<Transmit Mailbox Empty Interrupt Enable */
  #define CAN_IER_FMPIE0_Pos     (1U)
  #define CAN_IER_FMPIE0_Msk     (0x1UL << CAN_IER_FMPIE0_Pos)                    /*!< 0x00000002 */
  #define CAN_IER_FMPIE0         CAN_IER_FMPIE0_Msk                              /*!<FIFO Message Pending Interrupt Enable */
  #define CAN_IER_FFIE0_Pos      (2U)
  #define CAN_IER_FFIE0_Msk      (0x1UL << CAN_IER_FFIE0_Pos)                     /*!< 0x00000004 */
  #define CAN_IER_FFIE0          CAN_IER_FFIE0_Msk                               /*!<FIFO Full Interrupt Enable */
  #define CAN_IER_FOVIE0_Pos     (3U)
  #define CAN_IER_FOVIE0_Msk     (0x1UL << CAN_IER_FOVIE0_Pos)                    /*!< 0x00000008 */
  #define CAN_IER_FOVIE0         CAN_IER_FOVIE0_Msk                              /*!<FIFO Overrun Interrupt Enable */
  #define CAN_IER_FMPIE1_Pos     (4U)
  #define CAN_IER_FMPIE1_Msk     (0x1UL << CAN_IER_FMPIE1_Pos)                    /*!< 0x00000010 */
  #define CAN_IER_FMPIE1         CAN_IER_FMPIE1_Msk                              /*!<FIFO Message Pending Interrupt Enable */
  #define CAN_IER_FFIE1_Pos      (5U)
  #define CAN_IER_FFIE1_Msk      (0x1UL << CAN_IER_FFIE1_Pos)                     /*!< 0x00000020 */
  #define CAN_IER_FFIE1          CAN_IER_FFIE1_Msk                               /*!<FIFO Full Interrupt Enable */
  #define CAN_IER_FOVIE1_Pos     (6U)
  #define CAN_IER_FOVIE1_Msk     (0x1UL << CAN_IER_FOVIE1_Pos)                    /*!< 0x00000040 */
  #define CAN_IER_FOVIE1         CAN_IER_FOVIE1_Msk                              /*!<FIFO Overrun Interrupt Enable */
  #define CAN_IER_EWGIE_Pos      (8U)
  #define CAN_IER_EWGIE_Msk      (0x1UL << CAN_IER_EWGIE_Pos)                     /*!< 0x00000100 */
  #define CAN_IER_EWGIE          CAN_IER_EWGIE_Msk                               /*!<Error Warning Interrupt Enable */
  #define CAN_IER_EPVIE_Pos      (9U)
  #define CAN_IER_EPVIE_Msk      (0x1UL << CAN_IER_EPVIE_Pos)                     /*!< 0x00000200 */
  #define CAN_IER_EPVIE          CAN_IER_EPVIE_Msk                               /*!<Error Passive Interrupt Enable */
  #define CAN_IER_BOFIE_Pos      (10U)
  #define CAN_IER_BOFIE_Msk      (0x1UL << CAN_IER_BOFIE_Pos)                     /*!< 0x00000400 */
  #define CAN_IER_BOFIE          CAN_IER_BOFIE_Msk                               /*!<Bus-Off Interrupt Enable */
  #define CAN_IER_LECIE_Pos      (11U)
  #define CAN_IER_LECIE_Msk      (0x1UL << CAN_IER_LECIE_Pos)                     /*!< 0x00000800 */
  #define CAN_IER_LECIE          CAN_IER_LECIE_Msk                               /*!<Last Error Code Interrupt Enable */
  #define CAN_IER_ERRIE_Pos      (15U)
  #define CAN_IER_ERRIE_Msk      (0x1UL << CAN_IER_ERRIE_Pos)                     /*!< 0x00008000 */
  #define CAN_IER_ERRIE          CAN_IER_ERRIE_Msk                               /*!<Error Interrupt Enable */
  #define CAN_IER_WKUIE_Pos      (16U)
  #define CAN_IER_WKUIE_Msk      (0x1UL << CAN_IER_WKUIE_Pos)                     /*!< 0x00010000 */
  #define CAN_IER_WKUIE          CAN_IER_WKUIE_Msk                               /*!<Wakeup Interrupt Enable */
  #define CAN_IER_SLKIE_Pos      (17U)
  #define CAN_IER_SLKIE_Msk      (0x1UL << CAN_IER_SLKIE_Pos)                     /*!< 0x00020000 */
  #define CAN_IER_SLKIE          CAN_IER_SLKIE_Msk                               /*!<Sleep Interrupt Enable */
  
  /********************  Bit definition for CAN_ESR register  *******************/
  #define CAN_ESR_EWGF_Pos       (0U)
  #define CAN_ESR_EWGF_Msk       (0x1UL << CAN_ESR_EWGF_Pos)                      /*!< 0x00000001 */
  #define CAN_ESR_EWGF           CAN_ESR_EWGF_Msk                                /*!<Error Warning Flag */
  #define CAN_ESR_EPVF_Pos       (1U)
  #define CAN_ESR_EPVF_Msk       (0x1UL << CAN_ESR_EPVF_Pos)                      /*!< 0x00000002 */
  #define CAN_ESR_EPVF           CAN_ESR_EPVF_Msk                                /*!<Error Passive Flag */
  #define CAN_ESR_BOFF_Pos       (2U)
  #define CAN_ESR_BOFF_Msk       (0x1UL << CAN_ESR_BOFF_Pos)                      /*!< 0x00000004 */
  #define CAN_ESR_BOFF           CAN_ESR_BOFF_Msk                                /*!<Bus-Off Flag */
  
  #define CAN_ESR_LEC_Pos        (4U)
  #define CAN_ESR_LEC_Msk        (0x7UL << CAN_ESR_LEC_Pos)                       /*!< 0x00000070 */
  #define CAN_ESR_LEC            CAN_ESR_LEC_Msk                                 /*!<LEC[2:0] bits (Last Error Code) */
  #define CAN_ESR_LEC_0          (0x1UL << CAN_ESR_LEC_Pos)                       /*!< 0x00000010 */
  #define CAN_ESR_LEC_1          (0x2UL << CAN_ESR_LEC_Pos)                       /*!< 0x00000020 */
  #define CAN_ESR_LEC_2          (0x4UL << CAN_ESR_LEC_Pos)                       /*!< 0x00000040 */
  
  #define CAN_ESR_TEC_Pos        (16U)
  #define CAN_ESR_TEC_Msk        (0xFFUL << CAN_ESR_TEC_Pos)                      /*!< 0x00FF0000 */
  #define CAN_ESR_TEC            CAN_ESR_TEC_Msk                                 /*!<Least significant byte of the 9-bit Transmit Error Counter */
  #define CAN_ESR_REC_Pos        (24U)
  #define CAN_ESR_REC_Msk        (0xFFUL << CAN_ESR_REC_Pos)                      /*!< 0xFF000000 */
  #define CAN_ESR_REC            CAN_ESR_REC_Msk                                 /*!<Receive Error Counter */
  
  /*******************  Bit definition for CAN_BTR register  ********************/
  #define CAN_BTR_BRP_Pos        (0U)
  #define CAN_BTR_BRP_Msk        (0x3FFUL << CAN_BTR_BRP_Pos)                     /*!< 0x000003FF */
  #define CAN_BTR_BRP            CAN_BTR_BRP_Msk                                 /*!<Baud Rate Prescaler */
  #define CAN_BTR_TS1_Pos        (16U)
  #define CAN_BTR_TS1_Msk        (0xFUL << CAN_BTR_TS1_Pos)                       /*!< 0x000F0000 */
  #define CAN_BTR_TS1            CAN_BTR_TS1_Msk                                 /*!<Time Segment 1 */
  #define CAN_BTR_TS1_0          (0x1UL << CAN_BTR_TS1_Pos)                       /*!< 0x00010000 */
  #define CAN_BTR_TS1_1          (0x2UL << CAN_BTR_TS1_Pos)                       /*!< 0x00020000 */
  #define CAN_BTR_TS1_2          (0x4UL << CAN_BTR_TS1_Pos)                       /*!< 0x00040000 */
  #define CAN_BTR_TS1_3          (0x8UL << CAN_BTR_TS1_Pos)                       /*!< 0x00080000 */
  #define CAN_BTR_TS2_Pos        (20U)
  #define CAN_BTR_TS2_Msk        (0x7UL << CAN_BTR_TS2_Pos)                       /*!< 0x00700000 */
  #define CAN_BTR_TS2            CAN_BTR_TS2_Msk                                 /*!<Time Segment 2 */
  #define CAN_BTR_TS2_0          (0x1UL << CAN_BTR_TS2_Pos)                       /*!< 0x00100000 */
  #define CAN_BTR_TS2_1          (0x2UL << CAN_BTR_TS2_Pos)                       /*!< 0x00200000 */
  #define CAN_BTR_TS2_2          (0x4UL << CAN_BTR_TS2_Pos)                       /*!< 0x00400000 */
  #define CAN_BTR_SJW_Pos        (24U)
  #define CAN_BTR_SJW_Msk        (0x3UL << CAN_BTR_SJW_Pos)                       /*!< 0x03000000 */
  #define CAN_BTR_SJW            CAN_BTR_SJW_Msk                                 /*!<Resynchronization Jump Width */
  #define CAN_BTR_SJW_0          (0x1UL << CAN_BTR_SJW_Pos)                       /*!< 0x01000000 */
  #define CAN_BTR_SJW_1          (0x2UL << CAN_BTR_SJW_Pos)                       /*!< 0x02000000 */
  #define CAN_BTR_LBKM_Pos       (30U)
  #define CAN_BTR_LBKM_Msk       (0x1UL << CAN_BTR_LBKM_Pos)                      /*!< 0x40000000 */
  #define CAN_BTR_LBKM           CAN_BTR_LBKM_Msk                                /*!<Loop Back Mode (Debug) */
  #define CAN_BTR_SILM_Pos       (31U)
  #define CAN_BTR_SILM_Msk       (0x1UL << CAN_BTR_SILM_Pos)                      /*!< 0x80000000 */
  #define CAN_BTR_SILM           CAN_BTR_SILM_Msk                                /*!<Silent Mode */
  
  /*!<Mailbox registers */
  /******************  Bit definition for CAN_TI0R register  ********************/
  #define CAN_TI0R_TXRQ_Pos      (0U)
  #define CAN_TI0R_TXRQ_Msk      (0x1UL << CAN_TI0R_TXRQ_Pos)                     /*!< 0x00000001 */
  #define CAN_TI0R_TXRQ          CAN_TI0R_TXRQ_Msk                               /*!<Transmit Mailbox Request */
  #define CAN_TI0R_RTR_Pos       (1U)
  #define CAN_TI0R_RTR_Msk       (0x1UL << CAN_TI0R_RTR_Pos)                      /*!< 0x00000002 */
  #define CAN_TI0R_RTR           CAN_TI0R_RTR_Msk                                /*!<Remote Transmission Request */
  #define CAN_TI0R_IDE_Pos       (2U)
  #define CAN_TI0R_IDE_Msk       (0x1UL << CAN_TI0R_IDE_Pos)                      /*!< 0x00000004 */
  #define CAN_TI0R_IDE           CAN_TI0R_IDE_Msk                                /*!<Identifier Extension */
  #define CAN_TI0R_EXID_Pos      (3U)
  #define CAN_TI0R_EXID_Msk      (0x3FFFFUL << CAN_TI0R_EXID_Pos)                 /*!< 0x001FFFF8 */
  #define CAN_TI0R_EXID          CAN_TI0R_EXID_Msk                               /*!<Extended Identifier */
  #define CAN_TI0R_STID_Pos      (21U)
  #define CAN_TI0R_STID_Msk      (0x7FFUL << CAN_TI0R_STID_Pos)                   /*!< 0xFFE00000 */
  #define CAN_TI0R_STID          CAN_TI0R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
  
  /******************  Bit definition for CAN_TDT0R register  *******************/
  #define CAN_TDT0R_DLC_Pos      (0U)
  #define CAN_TDT0R_DLC_Msk      (0xFUL << CAN_TDT0R_DLC_Pos)                     /*!< 0x0000000F */
  #define CAN_TDT0R_DLC          CAN_TDT0R_DLC_Msk                               /*!<Data Length Code */
  #define CAN_TDT0R_TGT_Pos      (8U)
  #define CAN_TDT0R_TGT_Msk      (0x1UL << CAN_TDT0R_TGT_Pos)                     /*!< 0x00000100 */
  #define CAN_TDT0R_TGT          CAN_TDT0R_TGT_Msk                               /*!<Transmit Global Time */
  #define CAN_TDT0R_TIME_Pos     (16U)
  #define CAN_TDT0R_TIME_Msk     (0xFFFFUL << CAN_TDT0R_TIME_Pos)                 /*!< 0xFFFF0000 */
  #define CAN_TDT0R_TIME         CAN_TDT0R_TIME_Msk                              /*!<Message Time Stamp */
  
  /******************  Bit definition for CAN_TDL0R register  *******************/
  #define CAN_TDL0R_DATA0_Pos    (0U)
  #define CAN_TDL0R_DATA0_Msk    (0xFFUL << CAN_TDL0R_DATA0_Pos)                  /*!< 0x000000FF */
  #define CAN_TDL0R_DATA0        CAN_TDL0R_DATA0_Msk                             /*!<Data byte 0 */
  #define CAN_TDL0R_DATA1_Pos    (8U)
  #define CAN_TDL0R_DATA1_Msk    (0xFFUL << CAN_TDL0R_DATA1_Pos)                  /*!< 0x0000FF00 */
  #define CAN_TDL0R_DATA1        CAN_TDL0R_DATA1_Msk                             /*!<Data byte 1 */
  #define CAN_TDL0R_DATA2_Pos    (16U)
  #define CAN_TDL0R_DATA2_Msk    (0xFFUL << CAN_TDL0R_DATA2_Pos)                  /*!< 0x00FF0000 */
  #define CAN_TDL0R_DATA2        CAN_TDL0R_DATA2_Msk                             /*!<Data byte 2 */
  #define CAN_TDL0R_DATA3_Pos    (24U)
  #define CAN_TDL0R_DATA3_Msk    (0xFFUL << CAN_TDL0R_DATA3_Pos)                  /*!< 0xFF000000 */
  #define CAN_TDL0R_DATA3        CAN_TDL0R_DATA3_Msk                             /*!<Data byte 3 */
  
  /******************  Bit definition for CAN_TDH0R register  *******************/
  #define CAN_TDH0R_DATA4_Pos    (0U)
  #define CAN_TDH0R_DATA4_Msk    (0xFFUL << CAN_TDH0R_DATA4_Pos)                  /*!< 0x000000FF */
  #define CAN_TDH0R_DATA4        CAN_TDH0R_DATA4_Msk                             /*!<Data byte 4 */
  #define CAN_TDH0R_DATA5_Pos    (8U)
  #define CAN_TDH0R_DATA5_Msk    (0xFFUL << CAN_TDH0R_DATA5_Pos)                  /*!< 0x0000FF00 */
  #define CAN_TDH0R_DATA5        CAN_TDH0R_DATA5_Msk                             /*!<Data byte 5 */
  #define CAN_TDH0R_DATA6_Pos    (16U)
  #define CAN_TDH0R_DATA6_Msk    (0xFFUL << CAN_TDH0R_DATA6_Pos)                  /*!< 0x00FF0000 */
  #define CAN_TDH0R_DATA6        CAN_TDH0R_DATA6_Msk                             /*!<Data byte 6 */
  #define CAN_TDH0R_DATA7_Pos    (24U)
  #define CAN_TDH0R_DATA7_Msk    (0xFFUL << CAN_TDH0R_DATA7_Pos)                  /*!< 0xFF000000 */
  #define CAN_TDH0R_DATA7        CAN_TDH0R_DATA7_Msk                             /*!<Data byte 7 */
  
  /*******************  Bit definition for CAN_TI1R register  *******************/
  #define CAN_TI1R_TXRQ_Pos      (0U)
  #define CAN_TI1R_TXRQ_Msk      (0x1UL << CAN_TI1R_TXRQ_Pos)                     /*!< 0x00000001 */
  #define CAN_TI1R_TXRQ          CAN_TI1R_TXRQ_Msk                               /*!<Transmit Mailbox Request */
  #define CAN_TI1R_RTR_Pos       (1U)
  #define CAN_TI1R_RTR_Msk       (0x1UL << CAN_TI1R_RTR_Pos)                      /*!< 0x00000002 */
  #define CAN_TI1R_RTR           CAN_TI1R_RTR_Msk                                /*!<Remote Transmission Request */
  #define CAN_TI1R_IDE_Pos       (2U)
  #define CAN_TI1R_IDE_Msk       (0x1UL << CAN_TI1R_IDE_Pos)                      /*!< 0x00000004 */
  #define CAN_TI1R_IDE           CAN_TI1R_IDE_Msk                                /*!<Identifier Extension */
  #define CAN_TI1R_EXID_Pos      (3U)
  #define CAN_TI1R_EXID_Msk      (0x3FFFFUL << CAN_TI1R_EXID_Pos)                 /*!< 0x001FFFF8 */
  #define CAN_TI1R_EXID          CAN_TI1R_EXID_Msk                               /*!<Extended Identifier */
  #define CAN_TI1R_STID_Pos      (21U)
  #define CAN_TI1R_STID_Msk      (0x7FFUL << CAN_TI1R_STID_Pos)                   /*!< 0xFFE00000 */
  #define CAN_TI1R_STID          CAN_TI1R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
  
  /*******************  Bit definition for CAN_TDT1R register  ******************/
  #define CAN_TDT1R_DLC_Pos      (0U)
  #define CAN_TDT1R_DLC_Msk      (0xFUL << CAN_TDT1R_DLC_Pos)                     /*!< 0x0000000F */
  #define CAN_TDT1R_DLC          CAN_TDT1R_DLC_Msk                               /*!<Data Length Code */
  #define CAN_TDT1R_TGT_Pos      (8U)
  #define CAN_TDT1R_TGT_Msk      (0x1UL << CAN_TDT1R_TGT_Pos)                     /*!< 0x00000100 */
  #define CAN_TDT1R_TGT          CAN_TDT1R_TGT_Msk                               /*!<Transmit Global Time */
  #define CAN_TDT1R_TIME_Pos     (16U)
  #define CAN_TDT1R_TIME_Msk     (0xFFFFUL << CAN_TDT1R_TIME_Pos)                 /*!< 0xFFFF0000 */
  #define CAN_TDT1R_TIME         CAN_TDT1R_TIME_Msk                              /*!<Message Time Stamp */
  
  /*******************  Bit definition for CAN_TDL1R register  ******************/
  #define CAN_TDL1R_DATA0_Pos    (0U)
  #define CAN_TDL1R_DATA0_Msk    (0xFFUL << CAN_TDL1R_DATA0_Pos)                  /*!< 0x000000FF */
  #define CAN_TDL1R_DATA0        CAN_TDL1R_DATA0_Msk                             /*!<Data byte 0 */
  #define CAN_TDL1R_DATA1_Pos    (8U)
  #define CAN_TDL1R_DATA1_Msk    (0xFFUL << CAN_TDL1R_DATA1_Pos)                  /*!< 0x0000FF00 */
  #define CAN_TDL1R_DATA1        CAN_TDL1R_DATA1_Msk                             /*!<Data byte 1 */
  #define CAN_TDL1R_DATA2_Pos    (16U)
  #define CAN_TDL1R_DATA2_Msk    (0xFFUL << CAN_TDL1R_DATA2_Pos)                  /*!< 0x00FF0000 */
  #define CAN_TDL1R_DATA2        CAN_TDL1R_DATA2_Msk                             /*!<Data byte 2 */
  #define CAN_TDL1R_DATA3_Pos    (24U)
  #define CAN_TDL1R_DATA3_Msk    (0xFFUL << CAN_TDL1R_DATA3_Pos)                  /*!< 0xFF000000 */
  #define CAN_TDL1R_DATA3        CAN_TDL1R_DATA3_Msk                             /*!<Data byte 3 */
  
  /*******************  Bit definition for CAN_TDH1R register  ******************/
  #define CAN_TDH1R_DATA4_Pos    (0U)
  #define CAN_TDH1R_DATA4_Msk    (0xFFUL << CAN_TDH1R_DATA4_Pos)                  /*!< 0x000000FF */
  #define CAN_TDH1R_DATA4        CAN_TDH1R_DATA4_Msk                             /*!<Data byte 4 */
  #define CAN_TDH1R_DATA5_Pos    (8U)
  #define CAN_TDH1R_DATA5_Msk    (0xFFUL << CAN_TDH1R_DATA5_Pos)                  /*!< 0x0000FF00 */
  #define CAN_TDH1R_DATA5        CAN_TDH1R_DATA5_Msk                             /*!<Data byte 5 */
  #define CAN_TDH1R_DATA6_Pos    (16U)
  #define CAN_TDH1R_DATA6_Msk    (0xFFUL << CAN_TDH1R_DATA6_Pos)                  /*!< 0x00FF0000 */
  #define CAN_TDH1R_DATA6        CAN_TDH1R_DATA6_Msk                             /*!<Data byte 6 */
  #define CAN_TDH1R_DATA7_Pos    (24U)
  #define CAN_TDH1R_DATA7_Msk    (0xFFUL << CAN_TDH1R_DATA7_Pos)                  /*!< 0xFF000000 */
  #define CAN_TDH1R_DATA7        CAN_TDH1R_DATA7_Msk                             /*!<Data byte 7 */
  
  /*******************  Bit definition for CAN_TI2R register  *******************/
  #define CAN_TI2R_TXRQ_Pos      (0U)
  #define CAN_TI2R_TXRQ_Msk      (0x1UL << CAN_TI2R_TXRQ_Pos)                     /*!< 0x00000001 */
  #define CAN_TI2R_TXRQ          CAN_TI2R_TXRQ_Msk                               /*!<Transmit Mailbox Request */
  #define CAN_TI2R_RTR_Pos       (1U)
  #define CAN_TI2R_RTR_Msk       (0x1UL << CAN_TI2R_RTR_Pos)                      /*!< 0x00000002 */
  #define CAN_TI2R_RTR           CAN_TI2R_RTR_Msk                                /*!<Remote Transmission Request */
  #define CAN_TI2R_IDE_Pos       (2U)
  #define CAN_TI2R_IDE_Msk       (0x1UL << CAN_TI2R_IDE_Pos)                      /*!< 0x00000004 */
  #define CAN_TI2R_IDE           CAN_TI2R_IDE_Msk                                /*!<Identifier Extension */
  #define CAN_TI2R_EXID_Pos      (3U)
  #define CAN_TI2R_EXID_Msk      (0x3FFFFUL << CAN_TI2R_EXID_Pos)                 /*!< 0x001FFFF8 */
  #define CAN_TI2R_EXID          CAN_TI2R_EXID_Msk                               /*!<Extended identifier */
  #define CAN_TI2R_STID_Pos      (21U)
  #define CAN_TI2R_STID_Msk      (0x7FFUL << CAN_TI2R_STID_Pos)                   /*!< 0xFFE00000 */
  #define CAN_TI2R_STID          CAN_TI2R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
  
  /*******************  Bit definition for CAN_TDT2R register  ******************/
  #define CAN_TDT2R_DLC_Pos      (0U)
  #define CAN_TDT2R_DLC_Msk      (0xFUL << CAN_TDT2R_DLC_Pos)                     /*!< 0x0000000F */
  #define CAN_TDT2R_DLC          CAN_TDT2R_DLC_Msk                               /*!<Data Length Code */
  #define CAN_TDT2R_TGT_Pos      (8U)
  #define CAN_TDT2R_TGT_Msk      (0x1UL << CAN_TDT2R_TGT_Pos)                     /*!< 0x00000100 */
  #define CAN_TDT2R_TGT          CAN_TDT2R_TGT_Msk                               /*!<Transmit Global Time */
  #define CAN_TDT2R_TIME_Pos     (16U)
  #define CAN_TDT2R_TIME_Msk     (0xFFFFUL << CAN_TDT2R_TIME_Pos)                 /*!< 0xFFFF0000 */
  #define CAN_TDT2R_TIME         CAN_TDT2R_TIME_Msk                              /*!<Message Time Stamp */
  
  /*******************  Bit definition for CAN_TDL2R register  ******************/
  #define CAN_TDL2R_DATA0_Pos    (0U)
  #define CAN_TDL2R_DATA0_Msk    (0xFFUL << CAN_TDL2R_DATA0_Pos)                  /*!< 0x000000FF */
  #define CAN_TDL2R_DATA0        CAN_TDL2R_DATA0_Msk                             /*!<Data byte 0 */
  #define CAN_TDL2R_DATA1_Pos    (8U)
  #define CAN_TDL2R_DATA1_Msk    (0xFFUL << CAN_TDL2R_DATA1_Pos)                  /*!< 0x0000FF00 */
  #define CAN_TDL2R_DATA1        CAN_TDL2R_DATA1_Msk                             /*!<Data byte 1 */
  #define CAN_TDL2R_DATA2_Pos    (16U)
  #define CAN_TDL2R_DATA2_Msk    (0xFFUL << CAN_TDL2R_DATA2_Pos)                  /*!< 0x00FF0000 */
  #define CAN_TDL2R_DATA2        CAN_TDL2R_DATA2_Msk                             /*!<Data byte 2 */
  #define CAN_TDL2R_DATA3_Pos    (24U)
  #define CAN_TDL2R_DATA3_Msk    (0xFFUL << CAN_TDL2R_DATA3_Pos)                  /*!< 0xFF000000 */
  #define CAN_TDL2R_DATA3        CAN_TDL2R_DATA3_Msk                             /*!<Data byte 3 */
  
  /*******************  Bit definition for CAN_TDH2R register  ******************/
  #define CAN_TDH2R_DATA4_Pos    (0U)
  #define CAN_TDH2R_DATA4_Msk    (0xFFUL << CAN_TDH2R_DATA4_Pos)                  /*!< 0x000000FF */
  #define CAN_TDH2R_DATA4        CAN_TDH2R_DATA4_Msk                             /*!<Data byte 4 */
  #define CAN_TDH2R_DATA5_Pos    (8U)
  #define CAN_TDH2R_DATA5_Msk    (0xFFUL << CAN_TDH2R_DATA5_Pos)                  /*!< 0x0000FF00 */
  #define CAN_TDH2R_DATA5        CAN_TDH2R_DATA5_Msk                             /*!<Data byte 5 */
  #define CAN_TDH2R_DATA6_Pos    (16U)
  #define CAN_TDH2R_DATA6_Msk    (0xFFUL << CAN_TDH2R_DATA6_Pos)                  /*!< 0x00FF0000 */
  #define CAN_TDH2R_DATA6        CAN_TDH2R_DATA6_Msk                             /*!<Data byte 6 */
  #define CAN_TDH2R_DATA7_Pos    (24U)
  #define CAN_TDH2R_DATA7_Msk    (0xFFUL << CAN_TDH2R_DATA7_Pos)                  /*!< 0xFF000000 */
  #define CAN_TDH2R_DATA7        CAN_TDH2R_DATA7_Msk                             /*!<Data byte 7 */
  
  /*******************  Bit definition for CAN_RI0R register  *******************/
  #define CAN_RI0R_RTR_Pos       (1U)
  #define CAN_RI0R_RTR_Msk       (0x1UL << CAN_RI0R_RTR_Pos)                      /*!< 0x00000002 */
  #define CAN_RI0R_RTR           CAN_RI0R_RTR_Msk                                /*!<Remote Transmission Request */
  #define CAN_RI0R_IDE_Pos       (2U)
  #define CAN_RI0R_IDE_Msk       (0x1UL << CAN_RI0R_IDE_Pos)                      /*!< 0x00000004 */
  #define CAN_RI0R_IDE           CAN_RI0R_IDE_Msk                                /*!<Identifier Extension */
  #define CAN_RI0R_EXID_Pos      (3U)
  #define CAN_RI0R_EXID_Msk      (0x3FFFFUL << CAN_RI0R_EXID_Pos)                 /*!< 0x001FFFF8 */
  #define CAN_RI0R_EXID          CAN_RI0R_EXID_Msk                               /*!<Extended Identifier */
  #define CAN_RI0R_STID_Pos      (21U)
  #define CAN_RI0R_STID_Msk      (0x7FFUL << CAN_RI0R_STID_Pos)                   /*!< 0xFFE00000 */
  #define CAN_RI0R_STID          CAN_RI0R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
  
  /*******************  Bit definition for CAN_RDT0R register  ******************/
  #define CAN_RDT0R_DLC_Pos      (0U)
  #define CAN_RDT0R_DLC_Msk      (0xFUL << CAN_RDT0R_DLC_Pos)                     /*!< 0x0000000F */
  #define CAN_RDT0R_DLC          CAN_RDT0R_DLC_Msk                               /*!<Data Length Code */
  #define CAN_RDT0R_FMI_Pos      (8U)
  #define CAN_RDT0R_FMI_Msk      (0xFFUL << CAN_RDT0R_FMI_Pos)                    /*!< 0x0000FF00 */
  #define CAN_RDT0R_FMI          CAN_RDT0R_FMI_Msk                               /*!<Filter Match Index */
  #define CAN_RDT0R_TIME_Pos     (16U)
  #define CAN_RDT0R_TIME_Msk     (0xFFFFUL << CAN_RDT0R_TIME_Pos)                 /*!< 0xFFFF0000 */
  #define CAN_RDT0R_TIME         CAN_RDT0R_TIME_Msk                              /*!<Message Time Stamp */
  
  /*******************  Bit definition for CAN_RDL0R register  ******************/
  #define CAN_RDL0R_DATA0_Pos    (0U)
  #define CAN_RDL0R_DATA0_Msk    (0xFFUL << CAN_RDL0R_DATA0_Pos)                  /*!< 0x000000FF */
  #define CAN_RDL0R_DATA0        CAN_RDL0R_DATA0_Msk                             /*!<Data byte 0 */
  #define CAN_RDL0R_DATA1_Pos    (8U)
  #define CAN_RDL0R_DATA1_Msk    (0xFFUL << CAN_RDL0R_DATA1_Pos)                  /*!< 0x0000FF00 */
  #define CAN_RDL0R_DATA1        CAN_RDL0R_DATA1_Msk                             /*!<Data byte 1 */
  #define CAN_RDL0R_DATA2_Pos    (16U)
  #define CAN_RDL0R_DATA2_Msk    (0xFFUL << CAN_RDL0R_DATA2_Pos)                  /*!< 0x00FF0000 */
  #define CAN_RDL0R_DATA2        CAN_RDL0R_DATA2_Msk                             /*!<Data byte 2 */
  #define CAN_RDL0R_DATA3_Pos    (24U)
  #define CAN_RDL0R_DATA3_Msk    (0xFFUL << CAN_RDL0R_DATA3_Pos)                  /*!< 0xFF000000 */
  #define CAN_RDL0R_DATA3        CAN_RDL0R_DATA3_Msk                             /*!<Data byte 3 */
  
  /*******************  Bit definition for CAN_RDH0R register  ******************/
  #define CAN_RDH0R_DATA4_Pos    (0U)
  #define CAN_RDH0R_DATA4_Msk    (0xFFUL << CAN_RDH0R_DATA4_Pos)                  /*!< 0x000000FF */
  #define CAN_RDH0R_DATA4        CAN_RDH0R_DATA4_Msk                             /*!<Data byte 4 */
  #define CAN_RDH0R_DATA5_Pos    (8U)
  #define CAN_RDH0R_DATA5_Msk    (0xFFUL << CAN_RDH0R_DATA5_Pos)                  /*!< 0x0000FF00 */
  #define CAN_RDH0R_DATA5        CAN_RDH0R_DATA5_Msk                             /*!<Data byte 5 */
  #define CAN_RDH0R_DATA6_Pos    (16U)
  #define CAN_RDH0R_DATA6_Msk    (0xFFUL << CAN_RDH0R_DATA6_Pos)                  /*!< 0x00FF0000 */
  #define CAN_RDH0R_DATA6        CAN_RDH0R_DATA6_Msk                             /*!<Data byte 6 */
  #define CAN_RDH0R_DATA7_Pos    (24U)
  #define CAN_RDH0R_DATA7_Msk    (0xFFUL << CAN_RDH0R_DATA7_Pos)                  /*!< 0xFF000000 */
  #define CAN_RDH0R_DATA7        CAN_RDH0R_DATA7_Msk                             /*!<Data byte 7 */
  
  /*******************  Bit definition for CAN_RI1R register  *******************/
  #define CAN_RI1R_RTR_Pos       (1U)
  #define CAN_RI1R_RTR_Msk       (0x1UL << CAN_RI1R_RTR_Pos)                      /*!< 0x00000002 */
  #define CAN_RI1R_RTR           CAN_RI1R_RTR_Msk                                /*!<Remote Transmission Request */
  #define CAN_RI1R_IDE_Pos       (2U)
  #define CAN_RI1R_IDE_Msk       (0x1UL << CAN_RI1R_IDE_Pos)                      /*!< 0x00000004 */
  #define CAN_RI1R_IDE           CAN_RI1R_IDE_Msk                                /*!<Identifier Extension */
  #define CAN_RI1R_EXID_Pos      (3U)
  #define CAN_RI1R_EXID_Msk      (0x3FFFFUL << CAN_RI1R_EXID_Pos)                 /*!< 0x001FFFF8 */
  #define CAN_RI1R_EXID          CAN_RI1R_EXID_Msk                               /*!<Extended identifier */
  #define CAN_RI1R_STID_Pos      (21U)
  #define CAN_RI1R_STID_Msk      (0x7FFUL << CAN_RI1R_STID_Pos)                   /*!< 0xFFE00000 */
  #define CAN_RI1R_STID          CAN_RI1R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
  
  /*******************  Bit definition for CAN_RDT1R register  ******************/
  #define CAN_RDT1R_DLC_Pos      (0U)
  #define CAN_RDT1R_DLC_Msk      (0xFUL << CAN_RDT1R_DLC_Pos)                     /*!< 0x0000000F */
  #define CAN_RDT1R_DLC          CAN_RDT1R_DLC_Msk                               /*!<Data Length Code */
  #define CAN_RDT1R_FMI_Pos      (8U)
  #define CAN_RDT1R_FMI_Msk      (0xFFUL << CAN_RDT1R_FMI_Pos)                    /*!< 0x0000FF00 */
  #define CAN_RDT1R_FMI          CAN_RDT1R_FMI_Msk                               /*!<Filter Match Index */
  #define CAN_RDT1R_TIME_Pos     (16U)
  #define CAN_RDT1R_TIME_Msk     (0xFFFFUL << CAN_RDT1R_TIME_Pos)                 /*!< 0xFFFF0000 */
  #define CAN_RDT1R_TIME         CAN_RDT1R_TIME_Msk                              /*!<Message Time Stamp */
  
  /*******************  Bit definition for CAN_RDL1R register  ******************/
  #define CAN_RDL1R_DATA0_Pos    (0U)
  #define CAN_RDL1R_DATA0_Msk    (0xFFUL << CAN_RDL1R_DATA0_Pos)                  /*!< 0x000000FF */
  #define CAN_RDL1R_DATA0        CAN_RDL1R_DATA0_Msk                             /*!<Data byte 0 */
  #define CAN_RDL1R_DATA1_Pos    (8U)
  #define CAN_RDL1R_DATA1_Msk    (0xFFUL << CAN_RDL1R_DATA1_Pos)                  /*!< 0x0000FF00 */
  #define CAN_RDL1R_DATA1        CAN_RDL1R_DATA1_Msk                             /*!<Data byte 1 */
  #define CAN_RDL1R_DATA2_Pos    (16U)
  #define CAN_RDL1R_DATA2_Msk    (0xFFUL << CAN_RDL1R_DATA2_Pos)                  /*!< 0x00FF0000 */
  #define CAN_RDL1R_DATA2        CAN_RDL1R_DATA2_Msk                             /*!<Data byte 2 */
  #define CAN_RDL1R_DATA3_Pos    (24U)
  #define CAN_RDL1R_DATA3_Msk    (0xFFUL << CAN_RDL1R_DATA3_Pos)                  /*!< 0xFF000000 */
  #define CAN_RDL1R_DATA3        CAN_RDL1R_DATA3_Msk                             /*!<Data byte 3 */
  
  /*******************  Bit definition for CAN_RDH1R register  ******************/
  #define CAN_RDH1R_DATA4_Pos    (0U)
  #define CAN_RDH1R_DATA4_Msk    (0xFFUL << CAN_RDH1R_DATA4_Pos)                  /*!< 0x000000FF */
  #define CAN_RDH1R_DATA4        CAN_RDH1R_DATA4_Msk                             /*!<Data byte 4 */
  #define CAN_RDH1R_DATA5_Pos    (8U)
  #define CAN_RDH1R_DATA5_Msk    (0xFFUL << CAN_RDH1R_DATA5_Pos)                  /*!< 0x0000FF00 */
  #define CAN_RDH1R_DATA5        CAN_RDH1R_DATA5_Msk                             /*!<Data byte 5 */
  #define CAN_RDH1R_DATA6_Pos    (16U)
  #define CAN_RDH1R_DATA6_Msk    (0xFFUL << CAN_RDH1R_DATA6_Pos)                  /*!< 0x00FF0000 */
  #define CAN_RDH1R_DATA6        CAN_RDH1R_DATA6_Msk                             /*!<Data byte 6 */
  #define CAN_RDH1R_DATA7_Pos    (24U)
  #define CAN_RDH1R_DATA7_Msk    (0xFFUL << CAN_RDH1R_DATA7_Pos)                  /*!< 0xFF000000 */
  #define CAN_RDH1R_DATA7        CAN_RDH1R_DATA7_Msk                             /*!<Data byte 7 */
  
  /*!<CAN filter registers */
  /*******************  Bit definition for CAN_FMR register  ********************/
  #define CAN_FMR_FINIT_Pos      (0U)
  #define CAN_FMR_FINIT_Msk      (0x1UL << CAN_FMR_FINIT_Pos)                     /*!< 0x00000001 */
  #define CAN_FMR_FINIT          CAN_FMR_FINIT_Msk                               /*!<Filter Init Mode */
  
  /*******************  Bit definition for CAN_FM1R register  *******************/
  #define CAN_FM1R_FBM_Pos       (0U)
  #define CAN_FM1R_FBM_Msk       (0x3FFFUL << CAN_FM1R_FBM_Pos)                   /*!< 0x00003FFF */
  #define CAN_FM1R_FBM           CAN_FM1R_FBM_Msk                                /*!<Filter Mode */
  #define CAN_FM1R_FBM0_Pos      (0U)
  #define CAN_FM1R_FBM0_Msk      (0x1UL << CAN_FM1R_FBM0_Pos)                     /*!< 0x00000001 */
  #define CAN_FM1R_FBM0          CAN_FM1R_FBM0_Msk                               /*!<Filter Init Mode bit 0 */
  #define CAN_FM1R_FBM1_Pos      (1U)
  #define CAN_FM1R_FBM1_Msk      (0x1UL << CAN_FM1R_FBM1_Pos)                     /*!< 0x00000002 */
  #define CAN_FM1R_FBM1          CAN_FM1R_FBM1_Msk                               /*!<Filter Init Mode bit 1 */
  #define CAN_FM1R_FBM2_Pos      (2U)
  #define CAN_FM1R_FBM2_Msk      (0x1UL << CAN_FM1R_FBM2_Pos)                     /*!< 0x00000004 */
  #define CAN_FM1R_FBM2          CAN_FM1R_FBM2_Msk                               /*!<Filter Init Mode bit 2 */
  #define CAN_FM1R_FBM3_Pos      (3U)
  #define CAN_FM1R_FBM3_Msk      (0x1UL << CAN_FM1R_FBM3_Pos)                     /*!< 0x00000008 */
  #define CAN_FM1R_FBM3          CAN_FM1R_FBM3_Msk                               /*!<Filter Init Mode bit 3 */
  #define CAN_FM1R_FBM4_Pos      (4U)
  #define CAN_FM1R_FBM4_Msk      (0x1UL << CAN_FM1R_FBM4_Pos)                     /*!< 0x00000010 */
  #define CAN_FM1R_FBM4          CAN_FM1R_FBM4_Msk                               /*!<Filter Init Mode bit 4 */
  #define CAN_FM1R_FBM5_Pos      (5U)
  #define CAN_FM1R_FBM5_Msk      (0x1UL << CAN_FM1R_FBM5_Pos)                     /*!< 0x00000020 */
  #define CAN_FM1R_FBM5          CAN_FM1R_FBM5_Msk                               /*!<Filter Init Mode bit 5 */
  #define CAN_FM1R_FBM6_Pos      (6U)
  #define CAN_FM1R_FBM6_Msk      (0x1UL << CAN_FM1R_FBM6_Pos)                     /*!< 0x00000040 */
  #define CAN_FM1R_FBM6          CAN_FM1R_FBM6_Msk                               /*!<Filter Init Mode bit 6 */
  #define CAN_FM1R_FBM7_Pos      (7U)
  #define CAN_FM1R_FBM7_Msk      (0x1UL << CAN_FM1R_FBM7_Pos)                     /*!< 0x00000080 */
  #define CAN_FM1R_FBM7          CAN_FM1R_FBM7_Msk                               /*!<Filter Init Mode bit 7 */
  #define CAN_FM1R_FBM8_Pos      (8U)
  #define CAN_FM1R_FBM8_Msk      (0x1UL << CAN_FM1R_FBM8_Pos)                     /*!< 0x00000100 */
  #define CAN_FM1R_FBM8          CAN_FM1R_FBM8_Msk                               /*!<Filter Init Mode bit 8 */
  #define CAN_FM1R_FBM9_Pos      (9U)
  #define CAN_FM1R_FBM9_Msk      (0x1UL << CAN_FM1R_FBM9_Pos)                     /*!< 0x00000200 */
  #define CAN_FM1R_FBM9          CAN_FM1R_FBM9_Msk                               /*!<Filter Init Mode bit 9 */
  #define CAN_FM1R_FBM10_Pos     (10U)
  #define CAN_FM1R_FBM10_Msk     (0x1UL << CAN_FM1R_FBM10_Pos)                    /*!< 0x00000400 */
  #define CAN_FM1R_FBM10         CAN_FM1R_FBM10_Msk                              /*!<Filter Init Mode bit 10 */
  #define CAN_FM1R_FBM11_Pos     (11U)
  #define CAN_FM1R_FBM11_Msk     (0x1UL << CAN_FM1R_FBM11_Pos)                    /*!< 0x00000800 */
  #define CAN_FM1R_FBM11         CAN_FM1R_FBM11_Msk                              /*!<Filter Init Mode bit 11 */
  #define CAN_FM1R_FBM12_Pos     (12U)
  #define CAN_FM1R_FBM12_Msk     (0x1UL << CAN_FM1R_FBM12_Pos)                    /*!< 0x00001000 */
  #define CAN_FM1R_FBM12         CAN_FM1R_FBM12_Msk                              /*!<Filter Init Mode bit 12 */
  #define CAN_FM1R_FBM13_Pos     (13U)
  #define CAN_FM1R_FBM13_Msk     (0x1UL << CAN_FM1R_FBM13_Pos)                    /*!< 0x00002000 */
  #define CAN_FM1R_FBM13         CAN_FM1R_FBM13_Msk                              /*!<Filter Init Mode bit 13 */
  
  /*******************  Bit definition for CAN_FS1R register  *******************/
  #define CAN_FS1R_FSC_Pos       (0U)
  #define CAN_FS1R_FSC_Msk       (0x3FFFUL << CAN_FS1R_FSC_Pos)                   /*!< 0x00003FFF */
  #define CAN_FS1R_FSC           CAN_FS1R_FSC_Msk                                /*!<Filter Scale Configuration */
  #define CAN_FS1R_FSC0_Pos      (0U)
  #define CAN_FS1R_FSC0_Msk      (0x1UL << CAN_FS1R_FSC0_Pos)                     /*!< 0x00000001 */
  #define CAN_FS1R_FSC0          CAN_FS1R_FSC0_Msk                               /*!<Filter Scale Configuration bit 0 */
  #define CAN_FS1R_FSC1_Pos      (1U)
  #define CAN_FS1R_FSC1_Msk      (0x1UL << CAN_FS1R_FSC1_Pos)                     /*!< 0x00000002 */
  #define CAN_FS1R_FSC1          CAN_FS1R_FSC1_Msk                               /*!<Filter Scale Configuration bit 1 */
  #define CAN_FS1R_FSC2_Pos      (2U)
  #define CAN_FS1R_FSC2_Msk      (0x1UL << CAN_FS1R_FSC2_Pos)                     /*!< 0x00000004 */
  #define CAN_FS1R_FSC2          CAN_FS1R_FSC2_Msk                               /*!<Filter Scale Configuration bit 2 */
  #define CAN_FS1R_FSC3_Pos      (3U)
  #define CAN_FS1R_FSC3_Msk      (0x1UL << CAN_FS1R_FSC3_Pos)                     /*!< 0x00000008 */
  #define CAN_FS1R_FSC3          CAN_FS1R_FSC3_Msk                               /*!<Filter Scale Configuration bit 3 */
  #define CAN_FS1R_FSC4_Pos      (4U)
  #define CAN_FS1R_FSC4_Msk      (0x1UL << CAN_FS1R_FSC4_Pos)                     /*!< 0x00000010 */
  #define CAN_FS1R_FSC4          CAN_FS1R_FSC4_Msk                               /*!<Filter Scale Configuration bit 4 */
  #define CAN_FS1R_FSC5_Pos      (5U)
  #define CAN_FS1R_FSC5_Msk      (0x1UL << CAN_FS1R_FSC5_Pos)                     /*!< 0x00000020 */
  #define CAN_FS1R_FSC5          CAN_FS1R_FSC5_Msk                               /*!<Filter Scale Configuration bit 5 */
  #define CAN_FS1R_FSC6_Pos      (6U)
  #define CAN_FS1R_FSC6_Msk      (0x1UL << CAN_FS1R_FSC6_Pos)                     /*!< 0x00000040 */
  #define CAN_FS1R_FSC6          CAN_FS1R_FSC6_Msk                               /*!<Filter Scale Configuration bit 6 */
  #define CAN_FS1R_FSC7_Pos      (7U)
  #define CAN_FS1R_FSC7_Msk      (0x1UL << CAN_FS1R_FSC7_Pos)                     /*!< 0x00000080 */
  #define CAN_FS1R_FSC7          CAN_FS1R_FSC7_Msk                               /*!<Filter Scale Configuration bit 7 */
  #define CAN_FS1R_FSC8_Pos      (8U)
  #define CAN_FS1R_FSC8_Msk      (0x1UL << CAN_FS1R_FSC8_Pos)                     /*!< 0x00000100 */
  #define CAN_FS1R_FSC8          CAN_FS1R_FSC8_Msk                               /*!<Filter Scale Configuration bit 8 */
  #define CAN_FS1R_FSC9_Pos      (9U)
  #define CAN_FS1R_FSC9_Msk      (0x1UL << CAN_FS1R_FSC9_Pos)                     /*!< 0x00000200 */
  #define CAN_FS1R_FSC9          CAN_FS1R_FSC9_Msk                               /*!<Filter Scale Configuration bit 9 */
  #define CAN_FS1R_FSC10_Pos     (10U)
  #define CAN_FS1R_FSC10_Msk     (0x1UL << CAN_FS1R_FSC10_Pos)                    /*!< 0x00000400 */
  #define CAN_FS1R_FSC10         CAN_FS1R_FSC10_Msk                              /*!<Filter Scale Configuration bit 10 */
  #define CAN_FS1R_FSC11_Pos     (11U)
  #define CAN_FS1R_FSC11_Msk     (0x1UL << CAN_FS1R_FSC11_Pos)                    /*!< 0x00000800 */
  #define CAN_FS1R_FSC11         CAN_FS1R_FSC11_Msk                              /*!<Filter Scale Configuration bit 11 */
  #define CAN_FS1R_FSC12_Pos     (12U)
  #define CAN_FS1R_FSC12_Msk     (0x1UL << CAN_FS1R_FSC12_Pos)                    /*!< 0x00001000 */
  #define CAN_FS1R_FSC12         CAN_FS1R_FSC12_Msk                              /*!<Filter Scale Configuration bit 12 */
  #define CAN_FS1R_FSC13_Pos     (13U)
  #define CAN_FS1R_FSC13_Msk     (0x1UL << CAN_FS1R_FSC13_Pos)                    /*!< 0x00002000 */
  #define CAN_FS1R_FSC13         CAN_FS1R_FSC13_Msk                              /*!<Filter Scale Configuration bit 13 */
  
  /******************  Bit definition for CAN_FFA1R register  *******************/
  #define CAN_FFA1R_FFA_Pos      (0U)
  #define CAN_FFA1R_FFA_Msk      (0x3FFFUL << CAN_FFA1R_FFA_Pos)                  /*!< 0x00003FFF */
  #define CAN_FFA1R_FFA          CAN_FFA1R_FFA_Msk                               /*!<Filter FIFO Assignment */
  #define CAN_FFA1R_FFA0_Pos     (0U)
  #define CAN_FFA1R_FFA0_Msk     (0x1UL << CAN_FFA1R_FFA0_Pos)                    /*!< 0x00000001 */
  #define CAN_FFA1R_FFA0         CAN_FFA1R_FFA0_Msk                              /*!<Filter FIFO Assignment for Filter 0 */
  #define CAN_FFA1R_FFA1_Pos     (1U)
  #define CAN_FFA1R_FFA1_Msk     (0x1UL << CAN_FFA1R_FFA1_Pos)                    /*!< 0x00000002 */
  #define CAN_FFA1R_FFA1         CAN_FFA1R_FFA1_Msk                              /*!<Filter FIFO Assignment for Filter 1 */
  #define CAN_FFA1R_FFA2_Pos     (2U)
  #define CAN_FFA1R_FFA2_Msk     (0x1UL << CAN_FFA1R_FFA2_Pos)                    /*!< 0x00000004 */
  #define CAN_FFA1R_FFA2         CAN_FFA1R_FFA2_Msk                              /*!<Filter FIFO Assignment for Filter 2 */
  #define CAN_FFA1R_FFA3_Pos     (3U)
  #define CAN_FFA1R_FFA3_Msk     (0x1UL << CAN_FFA1R_FFA3_Pos)                    /*!< 0x00000008 */
  #define CAN_FFA1R_FFA3         CAN_FFA1R_FFA3_Msk                              /*!<Filter FIFO Assignment for Filter 3 */
  #define CAN_FFA1R_FFA4_Pos     (4U)
  #define CAN_FFA1R_FFA4_Msk     (0x1UL << CAN_FFA1R_FFA4_Pos)                    /*!< 0x00000010 */
  #define CAN_FFA1R_FFA4         CAN_FFA1R_FFA4_Msk                              /*!<Filter FIFO Assignment for Filter 4 */
  #define CAN_FFA1R_FFA5_Pos     (5U)
  #define CAN_FFA1R_FFA5_Msk     (0x1UL << CAN_FFA1R_FFA5_Pos)                    /*!< 0x00000020 */
  #define CAN_FFA1R_FFA5         CAN_FFA1R_FFA5_Msk                              /*!<Filter FIFO Assignment for Filter 5 */
  #define CAN_FFA1R_FFA6_Pos     (6U)
  #define CAN_FFA1R_FFA6_Msk     (0x1UL << CAN_FFA1R_FFA6_Pos)                    /*!< 0x00000040 */
  #define CAN_FFA1R_FFA6         CAN_FFA1R_FFA6_Msk                              /*!<Filter FIFO Assignment for Filter 6 */
  #define CAN_FFA1R_FFA7_Pos     (7U)
  #define CAN_FFA1R_FFA7_Msk     (0x1UL << CAN_FFA1R_FFA7_Pos)                    /*!< 0x00000080 */
  #define CAN_FFA1R_FFA7         CAN_FFA1R_FFA7_Msk                              /*!<Filter FIFO Assignment for Filter 7 */
  #define CAN_FFA1R_FFA8_Pos     (8U)
  #define CAN_FFA1R_FFA8_Msk     (0x1UL << CAN_FFA1R_FFA8_Pos)                    /*!< 0x00000100 */
  #define CAN_FFA1R_FFA8         CAN_FFA1R_FFA8_Msk                              /*!<Filter FIFO Assignment for Filter 8 */
  #define CAN_FFA1R_FFA9_Pos     (9U)
  #define CAN_FFA1R_FFA9_Msk     (0x1UL << CAN_FFA1R_FFA9_Pos)                    /*!< 0x00000200 */
  #define CAN_FFA1R_FFA9         CAN_FFA1R_FFA9_Msk                              /*!<Filter FIFO Assignment for Filter 9 */
  #define CAN_FFA1R_FFA10_Pos    (10U)
  #define CAN_FFA1R_FFA10_Msk    (0x1UL << CAN_FFA1R_FFA10_Pos)                   /*!< 0x00000400 */
  #define CAN_FFA1R_FFA10        CAN_FFA1R_FFA10_Msk                             /*!<Filter FIFO Assignment for Filter 10 */
  #define CAN_FFA1R_FFA11_Pos    (11U)
  #define CAN_FFA1R_FFA11_Msk    (0x1UL << CAN_FFA1R_FFA11_Pos)                   /*!< 0x00000800 */
  #define CAN_FFA1R_FFA11        CAN_FFA1R_FFA11_Msk                             /*!<Filter FIFO Assignment for Filter 11 */
  #define CAN_FFA1R_FFA12_Pos    (12U)
  #define CAN_FFA1R_FFA12_Msk    (0x1UL << CAN_FFA1R_FFA12_Pos)                   /*!< 0x00001000 */
  #define CAN_FFA1R_FFA12        CAN_FFA1R_FFA12_Msk                             /*!<Filter FIFO Assignment for Filter 12 */
  #define CAN_FFA1R_FFA13_Pos    (13U)
  #define CAN_FFA1R_FFA13_Msk    (0x1UL << CAN_FFA1R_FFA13_Pos)                   /*!< 0x00002000 */
  #define CAN_FFA1R_FFA13        CAN_FFA1R_FFA13_Msk                             /*!<Filter FIFO Assignment for Filter 13 */
  
  /*******************  Bit definition for CAN_FA1R register  *******************/
  #define CAN_FA1R_FACT_Pos      (0U)
  #define CAN_FA1R_FACT_Msk      (0x3FFFUL << CAN_FA1R_FACT_Pos)                  /*!< 0x00003FFF */
  #define CAN_FA1R_FACT          CAN_FA1R_FACT_Msk                               /*!<Filter Active */
  #define CAN_FA1R_FACT0_Pos     (0U)
  #define CAN_FA1R_FACT0_Msk     (0x1UL << CAN_FA1R_FACT0_Pos)                    /*!< 0x00000001 */
  #define CAN_FA1R_FACT0         CAN_FA1R_FACT0_Msk                              /*!<Filter 0 Active */
  #define CAN_FA1R_FACT1_Pos     (1U)
  #define CAN_FA1R_FACT1_Msk     (0x1UL << CAN_FA1R_FACT1_Pos)                    /*!< 0x00000002 */
  #define CAN_FA1R_FACT1         CAN_FA1R_FACT1_Msk                              /*!<Filter 1 Active */
  #define CAN_FA1R_FACT2_Pos     (2U)
  #define CAN_FA1R_FACT2_Msk     (0x1UL << CAN_FA1R_FACT2_Pos)                    /*!< 0x00000004 */
  #define CAN_FA1R_FACT2         CAN_FA1R_FACT2_Msk                              /*!<Filter 2 Active */
  #define CAN_FA1R_FACT3_Pos     (3U)
  #define CAN_FA1R_FACT3_Msk     (0x1UL << CAN_FA1R_FACT3_Pos)                    /*!< 0x00000008 */
  #define CAN_FA1R_FACT3         CAN_FA1R_FACT3_Msk                              /*!<Filter 3 Active */
  #define CAN_FA1R_FACT4_Pos     (4U)
  #define CAN_FA1R_FACT4_Msk     (0x1UL << CAN_FA1R_FACT4_Pos)                    /*!< 0x00000010 */
  #define CAN_FA1R_FACT4         CAN_FA1R_FACT4_Msk                              /*!<Filter 4 Active */
  #define CAN_FA1R_FACT5_Pos     (5U)
  #define CAN_FA1R_FACT5_Msk     (0x1UL << CAN_FA1R_FACT5_Pos)                    /*!< 0x00000020 */
  #define CAN_FA1R_FACT5         CAN_FA1R_FACT5_Msk                              /*!<Filter 5 Active */
  #define CAN_FA1R_FACT6_Pos     (6U)
  #define CAN_FA1R_FACT6_Msk     (0x1UL << CAN_FA1R_FACT6_Pos)                    /*!< 0x00000040 */
  #define CAN_FA1R_FACT6         CAN_FA1R_FACT6_Msk                              /*!<Filter 6 Active */
  #define CAN_FA1R_FACT7_Pos     (7U)
  #define CAN_FA1R_FACT7_Msk     (0x1UL << CAN_FA1R_FACT7_Pos)                    /*!< 0x00000080 */
  #define CAN_FA1R_FACT7         CAN_FA1R_FACT7_Msk                              /*!<Filter 7 Active */
  #define CAN_FA1R_FACT8_Pos     (8U)
  #define CAN_FA1R_FACT8_Msk     (0x1UL << CAN_FA1R_FACT8_Pos)                    /*!< 0x00000100 */
  #define CAN_FA1R_FACT8         CAN_FA1R_FACT8_Msk                              /*!<Filter 8 Active */
  #define CAN_FA1R_FACT9_Pos     (9U)
  #define CAN_FA1R_FACT9_Msk     (0x1UL << CAN_FA1R_FACT9_Pos)                    /*!< 0x00000200 */
  #define CAN_FA1R_FACT9         CAN_FA1R_FACT9_Msk                              /*!<Filter 9 Active */
  #define CAN_FA1R_FACT10_Pos    (10U)
  #define CAN_FA1R_FACT10_Msk    (0x1UL << CAN_FA1R_FACT10_Pos)                   /*!< 0x00000400 */
  #define CAN_FA1R_FACT10        CAN_FA1R_FACT10_Msk                             /*!<Filter 10 Active */
  #define CAN_FA1R_FACT11_Pos    (11U)
  #define CAN_FA1R_FACT11_Msk    (0x1UL << CAN_FA1R_FACT11_Pos)                   /*!< 0x00000800 */
  #define CAN_FA1R_FACT11        CAN_FA1R_FACT11_Msk                             /*!<Filter 11 Active */
  #define CAN_FA1R_FACT12_Pos    (12U)
  #define CAN_FA1R_FACT12_Msk    (0x1UL << CAN_FA1R_FACT12_Pos)                   /*!< 0x00001000 */
  #define CAN_FA1R_FACT12        CAN_FA1R_FACT12_Msk                             /*!<Filter 12 Active */
  #define CAN_FA1R_FACT13_Pos    (13U)
  #define CAN_FA1R_FACT13_Msk    (0x1UL << CAN_FA1R_FACT13_Pos)                   /*!< 0x00002000 */
  #define CAN_FA1R_FACT13        CAN_FA1R_FACT13_Msk                             /*!<Filter 13 Active */
  
  /*******************  Bit definition for CAN_F0R1 register  *******************/
  #define CAN_F0R1_FB0_Pos       (0U)
  #define CAN_F0R1_FB0_Msk       (0x1UL << CAN_F0R1_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F0R1_FB0           CAN_F0R1_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F0R1_FB1_Pos       (1U)
  #define CAN_F0R1_FB1_Msk       (0x1UL << CAN_F0R1_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F0R1_FB1           CAN_F0R1_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F0R1_FB2_Pos       (2U)
  #define CAN_F0R1_FB2_Msk       (0x1UL << CAN_F0R1_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F0R1_FB2           CAN_F0R1_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F0R1_FB3_Pos       (3U)
  #define CAN_F0R1_FB3_Msk       (0x1UL << CAN_F0R1_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F0R1_FB3           CAN_F0R1_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F0R1_FB4_Pos       (4U)
  #define CAN_F0R1_FB4_Msk       (0x1UL << CAN_F0R1_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F0R1_FB4           CAN_F0R1_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F0R1_FB5_Pos       (5U)
  #define CAN_F0R1_FB5_Msk       (0x1UL << CAN_F0R1_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F0R1_FB5           CAN_F0R1_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F0R1_FB6_Pos       (6U)
  #define CAN_F0R1_FB6_Msk       (0x1UL << CAN_F0R1_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F0R1_FB6           CAN_F0R1_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F0R1_FB7_Pos       (7U)
  #define CAN_F0R1_FB7_Msk       (0x1UL << CAN_F0R1_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F0R1_FB7           CAN_F0R1_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F0R1_FB8_Pos       (8U)
  #define CAN_F0R1_FB8_Msk       (0x1UL << CAN_F0R1_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F0R1_FB8           CAN_F0R1_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F0R1_FB9_Pos       (9U)
  #define CAN_F0R1_FB9_Msk       (0x1UL << CAN_F0R1_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F0R1_FB9           CAN_F0R1_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F0R1_FB10_Pos      (10U)
  #define CAN_F0R1_FB10_Msk      (0x1UL << CAN_F0R1_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F0R1_FB10          CAN_F0R1_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F0R1_FB11_Pos      (11U)
  #define CAN_F0R1_FB11_Msk      (0x1UL << CAN_F0R1_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F0R1_FB11          CAN_F0R1_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F0R1_FB12_Pos      (12U)
  #define CAN_F0R1_FB12_Msk      (0x1UL << CAN_F0R1_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F0R1_FB12          CAN_F0R1_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F0R1_FB13_Pos      (13U)
  #define CAN_F0R1_FB13_Msk      (0x1UL << CAN_F0R1_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F0R1_FB13          CAN_F0R1_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F0R1_FB14_Pos      (14U)
  #define CAN_F0R1_FB14_Msk      (0x1UL << CAN_F0R1_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F0R1_FB14          CAN_F0R1_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F0R1_FB15_Pos      (15U)
  #define CAN_F0R1_FB15_Msk      (0x1UL << CAN_F0R1_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F0R1_FB15          CAN_F0R1_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F0R1_FB16_Pos      (16U)
  #define CAN_F0R1_FB16_Msk      (0x1UL << CAN_F0R1_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F0R1_FB16          CAN_F0R1_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F0R1_FB17_Pos      (17U)
  #define CAN_F0R1_FB17_Msk      (0x1UL << CAN_F0R1_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F0R1_FB17          CAN_F0R1_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F0R1_FB18_Pos      (18U)
  #define CAN_F0R1_FB18_Msk      (0x1UL << CAN_F0R1_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F0R1_FB18          CAN_F0R1_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F0R1_FB19_Pos      (19U)
  #define CAN_F0R1_FB19_Msk      (0x1UL << CAN_F0R1_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F0R1_FB19          CAN_F0R1_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F0R1_FB20_Pos      (20U)
  #define CAN_F0R1_FB20_Msk      (0x1UL << CAN_F0R1_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F0R1_FB20          CAN_F0R1_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F0R1_FB21_Pos      (21U)
  #define CAN_F0R1_FB21_Msk      (0x1UL << CAN_F0R1_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F0R1_FB21          CAN_F0R1_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F0R1_FB22_Pos      (22U)
  #define CAN_F0R1_FB22_Msk      (0x1UL << CAN_F0R1_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F0R1_FB22          CAN_F0R1_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F0R1_FB23_Pos      (23U)
  #define CAN_F0R1_FB23_Msk      (0x1UL << CAN_F0R1_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F0R1_FB23          CAN_F0R1_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F0R1_FB24_Pos      (24U)
  #define CAN_F0R1_FB24_Msk      (0x1UL << CAN_F0R1_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F0R1_FB24          CAN_F0R1_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F0R1_FB25_Pos      (25U)
  #define CAN_F0R1_FB25_Msk      (0x1UL << CAN_F0R1_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F0R1_FB25          CAN_F0R1_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F0R1_FB26_Pos      (26U)
  #define CAN_F0R1_FB26_Msk      (0x1UL << CAN_F0R1_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F0R1_FB26          CAN_F0R1_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F0R1_FB27_Pos      (27U)
  #define CAN_F0R1_FB27_Msk      (0x1UL << CAN_F0R1_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F0R1_FB27          CAN_F0R1_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F0R1_FB28_Pos      (28U)
  #define CAN_F0R1_FB28_Msk      (0x1UL << CAN_F0R1_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F0R1_FB28          CAN_F0R1_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F0R1_FB29_Pos      (29U)
  #define CAN_F0R1_FB29_Msk      (0x1UL << CAN_F0R1_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F0R1_FB29          CAN_F0R1_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F0R1_FB30_Pos      (30U)
  #define CAN_F0R1_FB30_Msk      (0x1UL << CAN_F0R1_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F0R1_FB30          CAN_F0R1_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F0R1_FB31_Pos      (31U)
  #define CAN_F0R1_FB31_Msk      (0x1UL << CAN_F0R1_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F0R1_FB31          CAN_F0R1_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F1R1 register  *******************/
  #define CAN_F1R1_FB0_Pos       (0U)
  #define CAN_F1R1_FB0_Msk       (0x1UL << CAN_F1R1_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F1R1_FB0           CAN_F1R1_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F1R1_FB1_Pos       (1U)
  #define CAN_F1R1_FB1_Msk       (0x1UL << CAN_F1R1_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F1R1_FB1           CAN_F1R1_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F1R1_FB2_Pos       (2U)
  #define CAN_F1R1_FB2_Msk       (0x1UL << CAN_F1R1_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F1R1_FB2           CAN_F1R1_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F1R1_FB3_Pos       (3U)
  #define CAN_F1R1_FB3_Msk       (0x1UL << CAN_F1R1_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F1R1_FB3           CAN_F1R1_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F1R1_FB4_Pos       (4U)
  #define CAN_F1R1_FB4_Msk       (0x1UL << CAN_F1R1_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F1R1_FB4           CAN_F1R1_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F1R1_FB5_Pos       (5U)
  #define CAN_F1R1_FB5_Msk       (0x1UL << CAN_F1R1_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F1R1_FB5           CAN_F1R1_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F1R1_FB6_Pos       (6U)
  #define CAN_F1R1_FB6_Msk       (0x1UL << CAN_F1R1_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F1R1_FB6           CAN_F1R1_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F1R1_FB7_Pos       (7U)
  #define CAN_F1R1_FB7_Msk       (0x1UL << CAN_F1R1_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F1R1_FB7           CAN_F1R1_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F1R1_FB8_Pos       (8U)
  #define CAN_F1R1_FB8_Msk       (0x1UL << CAN_F1R1_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F1R1_FB8           CAN_F1R1_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F1R1_FB9_Pos       (9U)
  #define CAN_F1R1_FB9_Msk       (0x1UL << CAN_F1R1_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F1R1_FB9           CAN_F1R1_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F1R1_FB10_Pos      (10U)
  #define CAN_F1R1_FB10_Msk      (0x1UL << CAN_F1R1_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F1R1_FB10          CAN_F1R1_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F1R1_FB11_Pos      (11U)
  #define CAN_F1R1_FB11_Msk      (0x1UL << CAN_F1R1_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F1R1_FB11          CAN_F1R1_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F1R1_FB12_Pos      (12U)
  #define CAN_F1R1_FB12_Msk      (0x1UL << CAN_F1R1_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F1R1_FB12          CAN_F1R1_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F1R1_FB13_Pos      (13U)
  #define CAN_F1R1_FB13_Msk      (0x1UL << CAN_F1R1_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F1R1_FB13          CAN_F1R1_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F1R1_FB14_Pos      (14U)
  #define CAN_F1R1_FB14_Msk      (0x1UL << CAN_F1R1_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F1R1_FB14          CAN_F1R1_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F1R1_FB15_Pos      (15U)
  #define CAN_F1R1_FB15_Msk      (0x1UL << CAN_F1R1_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F1R1_FB15          CAN_F1R1_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F1R1_FB16_Pos      (16U)
  #define CAN_F1R1_FB16_Msk      (0x1UL << CAN_F1R1_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F1R1_FB16          CAN_F1R1_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F1R1_FB17_Pos      (17U)
  #define CAN_F1R1_FB17_Msk      (0x1UL << CAN_F1R1_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F1R1_FB17          CAN_F1R1_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F1R1_FB18_Pos      (18U)
  #define CAN_F1R1_FB18_Msk      (0x1UL << CAN_F1R1_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F1R1_FB18          CAN_F1R1_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F1R1_FB19_Pos      (19U)
  #define CAN_F1R1_FB19_Msk      (0x1UL << CAN_F1R1_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F1R1_FB19          CAN_F1R1_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F1R1_FB20_Pos      (20U)
  #define CAN_F1R1_FB20_Msk      (0x1UL << CAN_F1R1_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F1R1_FB20          CAN_F1R1_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F1R1_FB21_Pos      (21U)
  #define CAN_F1R1_FB21_Msk      (0x1UL << CAN_F1R1_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F1R1_FB21          CAN_F1R1_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F1R1_FB22_Pos      (22U)
  #define CAN_F1R1_FB22_Msk      (0x1UL << CAN_F1R1_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F1R1_FB22          CAN_F1R1_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F1R1_FB23_Pos      (23U)
  #define CAN_F1R1_FB23_Msk      (0x1UL << CAN_F1R1_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F1R1_FB23          CAN_F1R1_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F1R1_FB24_Pos      (24U)
  #define CAN_F1R1_FB24_Msk      (0x1UL << CAN_F1R1_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F1R1_FB24          CAN_F1R1_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F1R1_FB25_Pos      (25U)
  #define CAN_F1R1_FB25_Msk      (0x1UL << CAN_F1R1_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F1R1_FB25          CAN_F1R1_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F1R1_FB26_Pos      (26U)
  #define CAN_F1R1_FB26_Msk      (0x1UL << CAN_F1R1_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F1R1_FB26          CAN_F1R1_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F1R1_FB27_Pos      (27U)
  #define CAN_F1R1_FB27_Msk      (0x1UL << CAN_F1R1_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F1R1_FB27          CAN_F1R1_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F1R1_FB28_Pos      (28U)
  #define CAN_F1R1_FB28_Msk      (0x1UL << CAN_F1R1_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F1R1_FB28          CAN_F1R1_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F1R1_FB29_Pos      (29U)
  #define CAN_F1R1_FB29_Msk      (0x1UL << CAN_F1R1_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F1R1_FB29          CAN_F1R1_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F1R1_FB30_Pos      (30U)
  #define CAN_F1R1_FB30_Msk      (0x1UL << CAN_F1R1_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F1R1_FB30          CAN_F1R1_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F1R1_FB31_Pos      (31U)
  #define CAN_F1R1_FB31_Msk      (0x1UL << CAN_F1R1_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F1R1_FB31          CAN_F1R1_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F2R1 register  *******************/
  #define CAN_F2R1_FB0_Pos       (0U)
  #define CAN_F2R1_FB0_Msk       (0x1UL << CAN_F2R1_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F2R1_FB0           CAN_F2R1_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F2R1_FB1_Pos       (1U)
  #define CAN_F2R1_FB1_Msk       (0x1UL << CAN_F2R1_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F2R1_FB1           CAN_F2R1_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F2R1_FB2_Pos       (2U)
  #define CAN_F2R1_FB2_Msk       (0x1UL << CAN_F2R1_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F2R1_FB2           CAN_F2R1_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F2R1_FB3_Pos       (3U)
  #define CAN_F2R1_FB3_Msk       (0x1UL << CAN_F2R1_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F2R1_FB3           CAN_F2R1_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F2R1_FB4_Pos       (4U)
  #define CAN_F2R1_FB4_Msk       (0x1UL << CAN_F2R1_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F2R1_FB4           CAN_F2R1_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F2R1_FB5_Pos       (5U)
  #define CAN_F2R1_FB5_Msk       (0x1UL << CAN_F2R1_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F2R1_FB5           CAN_F2R1_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F2R1_FB6_Pos       (6U)
  #define CAN_F2R1_FB6_Msk       (0x1UL << CAN_F2R1_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F2R1_FB6           CAN_F2R1_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F2R1_FB7_Pos       (7U)
  #define CAN_F2R1_FB7_Msk       (0x1UL << CAN_F2R1_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F2R1_FB7           CAN_F2R1_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F2R1_FB8_Pos       (8U)
  #define CAN_F2R1_FB8_Msk       (0x1UL << CAN_F2R1_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F2R1_FB8           CAN_F2R1_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F2R1_FB9_Pos       (9U)
  #define CAN_F2R1_FB9_Msk       (0x1UL << CAN_F2R1_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F2R1_FB9           CAN_F2R1_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F2R1_FB10_Pos      (10U)
  #define CAN_F2R1_FB10_Msk      (0x1UL << CAN_F2R1_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F2R1_FB10          CAN_F2R1_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F2R1_FB11_Pos      (11U)
  #define CAN_F2R1_FB11_Msk      (0x1UL << CAN_F2R1_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F2R1_FB11          CAN_F2R1_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F2R1_FB12_Pos      (12U)
  #define CAN_F2R1_FB12_Msk      (0x1UL << CAN_F2R1_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F2R1_FB12          CAN_F2R1_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F2R1_FB13_Pos      (13U)
  #define CAN_F2R1_FB13_Msk      (0x1UL << CAN_F2R1_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F2R1_FB13          CAN_F2R1_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F2R1_FB14_Pos      (14U)
  #define CAN_F2R1_FB14_Msk      (0x1UL << CAN_F2R1_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F2R1_FB14          CAN_F2R1_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F2R1_FB15_Pos      (15U)
  #define CAN_F2R1_FB15_Msk      (0x1UL << CAN_F2R1_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F2R1_FB15          CAN_F2R1_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F2R1_FB16_Pos      (16U)
  #define CAN_F2R1_FB16_Msk      (0x1UL << CAN_F2R1_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F2R1_FB16          CAN_F2R1_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F2R1_FB17_Pos      (17U)
  #define CAN_F2R1_FB17_Msk      (0x1UL << CAN_F2R1_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F2R1_FB17          CAN_F2R1_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F2R1_FB18_Pos      (18U)
  #define CAN_F2R1_FB18_Msk      (0x1UL << CAN_F2R1_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F2R1_FB18          CAN_F2R1_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F2R1_FB19_Pos      (19U)
  #define CAN_F2R1_FB19_Msk      (0x1UL << CAN_F2R1_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F2R1_FB19          CAN_F2R1_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F2R1_FB20_Pos      (20U)
  #define CAN_F2R1_FB20_Msk      (0x1UL << CAN_F2R1_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F2R1_FB20          CAN_F2R1_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F2R1_FB21_Pos      (21U)
  #define CAN_F2R1_FB21_Msk      (0x1UL << CAN_F2R1_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F2R1_FB21          CAN_F2R1_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F2R1_FB22_Pos      (22U)
  #define CAN_F2R1_FB22_Msk      (0x1UL << CAN_F2R1_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F2R1_FB22          CAN_F2R1_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F2R1_FB23_Pos      (23U)
  #define CAN_F2R1_FB23_Msk      (0x1UL << CAN_F2R1_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F2R1_FB23          CAN_F2R1_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F2R1_FB24_Pos      (24U)
  #define CAN_F2R1_FB24_Msk      (0x1UL << CAN_F2R1_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F2R1_FB24          CAN_F2R1_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F2R1_FB25_Pos      (25U)
  #define CAN_F2R1_FB25_Msk      (0x1UL << CAN_F2R1_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F2R1_FB25          CAN_F2R1_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F2R1_FB26_Pos      (26U)
  #define CAN_F2R1_FB26_Msk      (0x1UL << CAN_F2R1_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F2R1_FB26          CAN_F2R1_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F2R1_FB27_Pos      (27U)
  #define CAN_F2R1_FB27_Msk      (0x1UL << CAN_F2R1_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F2R1_FB27          CAN_F2R1_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F2R1_FB28_Pos      (28U)
  #define CAN_F2R1_FB28_Msk      (0x1UL << CAN_F2R1_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F2R1_FB28          CAN_F2R1_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F2R1_FB29_Pos      (29U)
  #define CAN_F2R1_FB29_Msk      (0x1UL << CAN_F2R1_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F2R1_FB29          CAN_F2R1_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F2R1_FB30_Pos      (30U)
  #define CAN_F2R1_FB30_Msk      (0x1UL << CAN_F2R1_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F2R1_FB30          CAN_F2R1_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F2R1_FB31_Pos      (31U)
  #define CAN_F2R1_FB31_Msk      (0x1UL << CAN_F2R1_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F2R1_FB31          CAN_F2R1_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F3R1 register  *******************/
  #define CAN_F3R1_FB0_Pos       (0U)
  #define CAN_F3R1_FB0_Msk       (0x1UL << CAN_F3R1_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F3R1_FB0           CAN_F3R1_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F3R1_FB1_Pos       (1U)
  #define CAN_F3R1_FB1_Msk       (0x1UL << CAN_F3R1_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F3R1_FB1           CAN_F3R1_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F3R1_FB2_Pos       (2U)
  #define CAN_F3R1_FB2_Msk       (0x1UL << CAN_F3R1_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F3R1_FB2           CAN_F3R1_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F3R1_FB3_Pos       (3U)
  #define CAN_F3R1_FB3_Msk       (0x1UL << CAN_F3R1_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F3R1_FB3           CAN_F3R1_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F3R1_FB4_Pos       (4U)
  #define CAN_F3R1_FB4_Msk       (0x1UL << CAN_F3R1_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F3R1_FB4           CAN_F3R1_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F3R1_FB5_Pos       (5U)
  #define CAN_F3R1_FB5_Msk       (0x1UL << CAN_F3R1_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F3R1_FB5           CAN_F3R1_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F3R1_FB6_Pos       (6U)
  #define CAN_F3R1_FB6_Msk       (0x1UL << CAN_F3R1_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F3R1_FB6           CAN_F3R1_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F3R1_FB7_Pos       (7U)
  #define CAN_F3R1_FB7_Msk       (0x1UL << CAN_F3R1_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F3R1_FB7           CAN_F3R1_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F3R1_FB8_Pos       (8U)
  #define CAN_F3R1_FB8_Msk       (0x1UL << CAN_F3R1_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F3R1_FB8           CAN_F3R1_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F3R1_FB9_Pos       (9U)
  #define CAN_F3R1_FB9_Msk       (0x1UL << CAN_F3R1_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F3R1_FB9           CAN_F3R1_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F3R1_FB10_Pos      (10U)
  #define CAN_F3R1_FB10_Msk      (0x1UL << CAN_F3R1_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F3R1_FB10          CAN_F3R1_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F3R1_FB11_Pos      (11U)
  #define CAN_F3R1_FB11_Msk      (0x1UL << CAN_F3R1_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F3R1_FB11          CAN_F3R1_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F3R1_FB12_Pos      (12U)
  #define CAN_F3R1_FB12_Msk      (0x1UL << CAN_F3R1_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F3R1_FB12          CAN_F3R1_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F3R1_FB13_Pos      (13U)
  #define CAN_F3R1_FB13_Msk      (0x1UL << CAN_F3R1_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F3R1_FB13          CAN_F3R1_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F3R1_FB14_Pos      (14U)
  #define CAN_F3R1_FB14_Msk      (0x1UL << CAN_F3R1_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F3R1_FB14          CAN_F3R1_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F3R1_FB15_Pos      (15U)
  #define CAN_F3R1_FB15_Msk      (0x1UL << CAN_F3R1_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F3R1_FB15          CAN_F3R1_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F3R1_FB16_Pos      (16U)
  #define CAN_F3R1_FB16_Msk      (0x1UL << CAN_F3R1_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F3R1_FB16          CAN_F3R1_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F3R1_FB17_Pos      (17U)
  #define CAN_F3R1_FB17_Msk      (0x1UL << CAN_F3R1_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F3R1_FB17          CAN_F3R1_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F3R1_FB18_Pos      (18U)
  #define CAN_F3R1_FB18_Msk      (0x1UL << CAN_F3R1_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F3R1_FB18          CAN_F3R1_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F3R1_FB19_Pos      (19U)
  #define CAN_F3R1_FB19_Msk      (0x1UL << CAN_F3R1_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F3R1_FB19          CAN_F3R1_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F3R1_FB20_Pos      (20U)
  #define CAN_F3R1_FB20_Msk      (0x1UL << CAN_F3R1_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F3R1_FB20          CAN_F3R1_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F3R1_FB21_Pos      (21U)
  #define CAN_F3R1_FB21_Msk      (0x1UL << CAN_F3R1_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F3R1_FB21          CAN_F3R1_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F3R1_FB22_Pos      (22U)
  #define CAN_F3R1_FB22_Msk      (0x1UL << CAN_F3R1_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F3R1_FB22          CAN_F3R1_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F3R1_FB23_Pos      (23U)
  #define CAN_F3R1_FB23_Msk      (0x1UL << CAN_F3R1_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F3R1_FB23          CAN_F3R1_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F3R1_FB24_Pos      (24U)
  #define CAN_F3R1_FB24_Msk      (0x1UL << CAN_F3R1_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F3R1_FB24          CAN_F3R1_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F3R1_FB25_Pos      (25U)
  #define CAN_F3R1_FB25_Msk      (0x1UL << CAN_F3R1_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F3R1_FB25          CAN_F3R1_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F3R1_FB26_Pos      (26U)
  #define CAN_F3R1_FB26_Msk      (0x1UL << CAN_F3R1_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F3R1_FB26          CAN_F3R1_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F3R1_FB27_Pos      (27U)
  #define CAN_F3R1_FB27_Msk      (0x1UL << CAN_F3R1_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F3R1_FB27          CAN_F3R1_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F3R1_FB28_Pos      (28U)
  #define CAN_F3R1_FB28_Msk      (0x1UL << CAN_F3R1_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F3R1_FB28          CAN_F3R1_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F3R1_FB29_Pos      (29U)
  #define CAN_F3R1_FB29_Msk      (0x1UL << CAN_F3R1_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F3R1_FB29          CAN_F3R1_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F3R1_FB30_Pos      (30U)
  #define CAN_F3R1_FB30_Msk      (0x1UL << CAN_F3R1_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F3R1_FB30          CAN_F3R1_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F3R1_FB31_Pos      (31U)
  #define CAN_F3R1_FB31_Msk      (0x1UL << CAN_F3R1_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F3R1_FB31          CAN_F3R1_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F4R1 register  *******************/
  #define CAN_F4R1_FB0_Pos       (0U)
  #define CAN_F4R1_FB0_Msk       (0x1UL << CAN_F4R1_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F4R1_FB0           CAN_F4R1_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F4R1_FB1_Pos       (1U)
  #define CAN_F4R1_FB1_Msk       (0x1UL << CAN_F4R1_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F4R1_FB1           CAN_F4R1_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F4R1_FB2_Pos       (2U)
  #define CAN_F4R1_FB2_Msk       (0x1UL << CAN_F4R1_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F4R1_FB2           CAN_F4R1_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F4R1_FB3_Pos       (3U)
  #define CAN_F4R1_FB3_Msk       (0x1UL << CAN_F4R1_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F4R1_FB3           CAN_F4R1_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F4R1_FB4_Pos       (4U)
  #define CAN_F4R1_FB4_Msk       (0x1UL << CAN_F4R1_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F4R1_FB4           CAN_F4R1_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F4R1_FB5_Pos       (5U)
  #define CAN_F4R1_FB5_Msk       (0x1UL << CAN_F4R1_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F4R1_FB5           CAN_F4R1_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F4R1_FB6_Pos       (6U)
  #define CAN_F4R1_FB6_Msk       (0x1UL << CAN_F4R1_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F4R1_FB6           CAN_F4R1_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F4R1_FB7_Pos       (7U)
  #define CAN_F4R1_FB7_Msk       (0x1UL << CAN_F4R1_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F4R1_FB7           CAN_F4R1_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F4R1_FB8_Pos       (8U)
  #define CAN_F4R1_FB8_Msk       (0x1UL << CAN_F4R1_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F4R1_FB8           CAN_F4R1_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F4R1_FB9_Pos       (9U)
  #define CAN_F4R1_FB9_Msk       (0x1UL << CAN_F4R1_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F4R1_FB9           CAN_F4R1_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F4R1_FB10_Pos      (10U)
  #define CAN_F4R1_FB10_Msk      (0x1UL << CAN_F4R1_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F4R1_FB10          CAN_F4R1_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F4R1_FB11_Pos      (11U)
  #define CAN_F4R1_FB11_Msk      (0x1UL << CAN_F4R1_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F4R1_FB11          CAN_F4R1_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F4R1_FB12_Pos      (12U)
  #define CAN_F4R1_FB12_Msk      (0x1UL << CAN_F4R1_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F4R1_FB12          CAN_F4R1_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F4R1_FB13_Pos      (13U)
  #define CAN_F4R1_FB13_Msk      (0x1UL << CAN_F4R1_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F4R1_FB13          CAN_F4R1_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F4R1_FB14_Pos      (14U)
  #define CAN_F4R1_FB14_Msk      (0x1UL << CAN_F4R1_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F4R1_FB14          CAN_F4R1_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F4R1_FB15_Pos      (15U)
  #define CAN_F4R1_FB15_Msk      (0x1UL << CAN_F4R1_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F4R1_FB15          CAN_F4R1_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F4R1_FB16_Pos      (16U)
  #define CAN_F4R1_FB16_Msk      (0x1UL << CAN_F4R1_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F4R1_FB16          CAN_F4R1_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F4R1_FB17_Pos      (17U)
  #define CAN_F4R1_FB17_Msk      (0x1UL << CAN_F4R1_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F4R1_FB17          CAN_F4R1_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F4R1_FB18_Pos      (18U)
  #define CAN_F4R1_FB18_Msk      (0x1UL << CAN_F4R1_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F4R1_FB18          CAN_F4R1_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F4R1_FB19_Pos      (19U)
  #define CAN_F4R1_FB19_Msk      (0x1UL << CAN_F4R1_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F4R1_FB19          CAN_F4R1_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F4R1_FB20_Pos      (20U)
  #define CAN_F4R1_FB20_Msk      (0x1UL << CAN_F4R1_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F4R1_FB20          CAN_F4R1_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F4R1_FB21_Pos      (21U)
  #define CAN_F4R1_FB21_Msk      (0x1UL << CAN_F4R1_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F4R1_FB21          CAN_F4R1_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F4R1_FB22_Pos      (22U)
  #define CAN_F4R1_FB22_Msk      (0x1UL << CAN_F4R1_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F4R1_FB22          CAN_F4R1_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F4R1_FB23_Pos      (23U)
  #define CAN_F4R1_FB23_Msk      (0x1UL << CAN_F4R1_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F4R1_FB23          CAN_F4R1_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F4R1_FB24_Pos      (24U)
  #define CAN_F4R1_FB24_Msk      (0x1UL << CAN_F4R1_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F4R1_FB24          CAN_F4R1_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F4R1_FB25_Pos      (25U)
  #define CAN_F4R1_FB25_Msk      (0x1UL << CAN_F4R1_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F4R1_FB25          CAN_F4R1_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F4R1_FB26_Pos      (26U)
  #define CAN_F4R1_FB26_Msk      (0x1UL << CAN_F4R1_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F4R1_FB26          CAN_F4R1_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F4R1_FB27_Pos      (27U)
  #define CAN_F4R1_FB27_Msk      (0x1UL << CAN_F4R1_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F4R1_FB27          CAN_F4R1_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F4R1_FB28_Pos      (28U)
  #define CAN_F4R1_FB28_Msk      (0x1UL << CAN_F4R1_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F4R1_FB28          CAN_F4R1_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F4R1_FB29_Pos      (29U)
  #define CAN_F4R1_FB29_Msk      (0x1UL << CAN_F4R1_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F4R1_FB29          CAN_F4R1_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F4R1_FB30_Pos      (30U)
  #define CAN_F4R1_FB30_Msk      (0x1UL << CAN_F4R1_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F4R1_FB30          CAN_F4R1_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F4R1_FB31_Pos      (31U)
  #define CAN_F4R1_FB31_Msk      (0x1UL << CAN_F4R1_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F4R1_FB31          CAN_F4R1_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F5R1 register  *******************/
  #define CAN_F5R1_FB0_Pos       (0U)
  #define CAN_F5R1_FB0_Msk       (0x1UL << CAN_F5R1_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F5R1_FB0           CAN_F5R1_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F5R1_FB1_Pos       (1U)
  #define CAN_F5R1_FB1_Msk       (0x1UL << CAN_F5R1_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F5R1_FB1           CAN_F5R1_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F5R1_FB2_Pos       (2U)
  #define CAN_F5R1_FB2_Msk       (0x1UL << CAN_F5R1_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F5R1_FB2           CAN_F5R1_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F5R1_FB3_Pos       (3U)
  #define CAN_F5R1_FB3_Msk       (0x1UL << CAN_F5R1_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F5R1_FB3           CAN_F5R1_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F5R1_FB4_Pos       (4U)
  #define CAN_F5R1_FB4_Msk       (0x1UL << CAN_F5R1_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F5R1_FB4           CAN_F5R1_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F5R1_FB5_Pos       (5U)
  #define CAN_F5R1_FB5_Msk       (0x1UL << CAN_F5R1_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F5R1_FB5           CAN_F5R1_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F5R1_FB6_Pos       (6U)
  #define CAN_F5R1_FB6_Msk       (0x1UL << CAN_F5R1_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F5R1_FB6           CAN_F5R1_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F5R1_FB7_Pos       (7U)
  #define CAN_F5R1_FB7_Msk       (0x1UL << CAN_F5R1_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F5R1_FB7           CAN_F5R1_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F5R1_FB8_Pos       (8U)
  #define CAN_F5R1_FB8_Msk       (0x1UL << CAN_F5R1_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F5R1_FB8           CAN_F5R1_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F5R1_FB9_Pos       (9U)
  #define CAN_F5R1_FB9_Msk       (0x1UL << CAN_F5R1_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F5R1_FB9           CAN_F5R1_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F5R1_FB10_Pos      (10U)
  #define CAN_F5R1_FB10_Msk      (0x1UL << CAN_F5R1_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F5R1_FB10          CAN_F5R1_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F5R1_FB11_Pos      (11U)
  #define CAN_F5R1_FB11_Msk      (0x1UL << CAN_F5R1_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F5R1_FB11          CAN_F5R1_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F5R1_FB12_Pos      (12U)
  #define CAN_F5R1_FB12_Msk      (0x1UL << CAN_F5R1_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F5R1_FB12          CAN_F5R1_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F5R1_FB13_Pos      (13U)
  #define CAN_F5R1_FB13_Msk      (0x1UL << CAN_F5R1_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F5R1_FB13          CAN_F5R1_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F5R1_FB14_Pos      (14U)
  #define CAN_F5R1_FB14_Msk      (0x1UL << CAN_F5R1_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F5R1_FB14          CAN_F5R1_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F5R1_FB15_Pos      (15U)
  #define CAN_F5R1_FB15_Msk      (0x1UL << CAN_F5R1_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F5R1_FB15          CAN_F5R1_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F5R1_FB16_Pos      (16U)
  #define CAN_F5R1_FB16_Msk      (0x1UL << CAN_F5R1_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F5R1_FB16          CAN_F5R1_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F5R1_FB17_Pos      (17U)
  #define CAN_F5R1_FB17_Msk      (0x1UL << CAN_F5R1_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F5R1_FB17          CAN_F5R1_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F5R1_FB18_Pos      (18U)
  #define CAN_F5R1_FB18_Msk      (0x1UL << CAN_F5R1_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F5R1_FB18          CAN_F5R1_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F5R1_FB19_Pos      (19U)
  #define CAN_F5R1_FB19_Msk      (0x1UL << CAN_F5R1_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F5R1_FB19          CAN_F5R1_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F5R1_FB20_Pos      (20U)
  #define CAN_F5R1_FB20_Msk      (0x1UL << CAN_F5R1_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F5R1_FB20          CAN_F5R1_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F5R1_FB21_Pos      (21U)
  #define CAN_F5R1_FB21_Msk      (0x1UL << CAN_F5R1_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F5R1_FB21          CAN_F5R1_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F5R1_FB22_Pos      (22U)
  #define CAN_F5R1_FB22_Msk      (0x1UL << CAN_F5R1_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F5R1_FB22          CAN_F5R1_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F5R1_FB23_Pos      (23U)
  #define CAN_F5R1_FB23_Msk      (0x1UL << CAN_F5R1_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F5R1_FB23          CAN_F5R1_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F5R1_FB24_Pos      (24U)
  #define CAN_F5R1_FB24_Msk      (0x1UL << CAN_F5R1_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F5R1_FB24          CAN_F5R1_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F5R1_FB25_Pos      (25U)
  #define CAN_F5R1_FB25_Msk      (0x1UL << CAN_F5R1_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F5R1_FB25          CAN_F5R1_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F5R1_FB26_Pos      (26U)
  #define CAN_F5R1_FB26_Msk      (0x1UL << CAN_F5R1_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F5R1_FB26          CAN_F5R1_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F5R1_FB27_Pos      (27U)
  #define CAN_F5R1_FB27_Msk      (0x1UL << CAN_F5R1_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F5R1_FB27          CAN_F5R1_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F5R1_FB28_Pos      (28U)
  #define CAN_F5R1_FB28_Msk      (0x1UL << CAN_F5R1_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F5R1_FB28          CAN_F5R1_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F5R1_FB29_Pos      (29U)
  #define CAN_F5R1_FB29_Msk      (0x1UL << CAN_F5R1_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F5R1_FB29          CAN_F5R1_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F5R1_FB30_Pos      (30U)
  #define CAN_F5R1_FB30_Msk      (0x1UL << CAN_F5R1_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F5R1_FB30          CAN_F5R1_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F5R1_FB31_Pos      (31U)
  #define CAN_F5R1_FB31_Msk      (0x1UL << CAN_F5R1_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F5R1_FB31          CAN_F5R1_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F6R1 register  *******************/
  #define CAN_F6R1_FB0_Pos       (0U)
  #define CAN_F6R1_FB0_Msk       (0x1UL << CAN_F6R1_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F6R1_FB0           CAN_F6R1_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F6R1_FB1_Pos       (1U)
  #define CAN_F6R1_FB1_Msk       (0x1UL << CAN_F6R1_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F6R1_FB1           CAN_F6R1_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F6R1_FB2_Pos       (2U)
  #define CAN_F6R1_FB2_Msk       (0x1UL << CAN_F6R1_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F6R1_FB2           CAN_F6R1_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F6R1_FB3_Pos       (3U)
  #define CAN_F6R1_FB3_Msk       (0x1UL << CAN_F6R1_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F6R1_FB3           CAN_F6R1_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F6R1_FB4_Pos       (4U)
  #define CAN_F6R1_FB4_Msk       (0x1UL << CAN_F6R1_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F6R1_FB4           CAN_F6R1_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F6R1_FB5_Pos       (5U)
  #define CAN_F6R1_FB5_Msk       (0x1UL << CAN_F6R1_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F6R1_FB5           CAN_F6R1_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F6R1_FB6_Pos       (6U)
  #define CAN_F6R1_FB6_Msk       (0x1UL << CAN_F6R1_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F6R1_FB6           CAN_F6R1_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F6R1_FB7_Pos       (7U)
  #define CAN_F6R1_FB7_Msk       (0x1UL << CAN_F6R1_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F6R1_FB7           CAN_F6R1_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F6R1_FB8_Pos       (8U)
  #define CAN_F6R1_FB8_Msk       (0x1UL << CAN_F6R1_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F6R1_FB8           CAN_F6R1_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F6R1_FB9_Pos       (9U)
  #define CAN_F6R1_FB9_Msk       (0x1UL << CAN_F6R1_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F6R1_FB9           CAN_F6R1_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F6R1_FB10_Pos      (10U)
  #define CAN_F6R1_FB10_Msk      (0x1UL << CAN_F6R1_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F6R1_FB10          CAN_F6R1_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F6R1_FB11_Pos      (11U)
  #define CAN_F6R1_FB11_Msk      (0x1UL << CAN_F6R1_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F6R1_FB11          CAN_F6R1_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F6R1_FB12_Pos      (12U)
  #define CAN_F6R1_FB12_Msk      (0x1UL << CAN_F6R1_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F6R1_FB12          CAN_F6R1_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F6R1_FB13_Pos      (13U)
  #define CAN_F6R1_FB13_Msk      (0x1UL << CAN_F6R1_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F6R1_FB13          CAN_F6R1_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F6R1_FB14_Pos      (14U)
  #define CAN_F6R1_FB14_Msk      (0x1UL << CAN_F6R1_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F6R1_FB14          CAN_F6R1_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F6R1_FB15_Pos      (15U)
  #define CAN_F6R1_FB15_Msk      (0x1UL << CAN_F6R1_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F6R1_FB15          CAN_F6R1_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F6R1_FB16_Pos      (16U)
  #define CAN_F6R1_FB16_Msk      (0x1UL << CAN_F6R1_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F6R1_FB16          CAN_F6R1_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F6R1_FB17_Pos      (17U)
  #define CAN_F6R1_FB17_Msk      (0x1UL << CAN_F6R1_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F6R1_FB17          CAN_F6R1_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F6R1_FB18_Pos      (18U)
  #define CAN_F6R1_FB18_Msk      (0x1UL << CAN_F6R1_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F6R1_FB18          CAN_F6R1_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F6R1_FB19_Pos      (19U)
  #define CAN_F6R1_FB19_Msk      (0x1UL << CAN_F6R1_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F6R1_FB19          CAN_F6R1_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F6R1_FB20_Pos      (20U)
  #define CAN_F6R1_FB20_Msk      (0x1UL << CAN_F6R1_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F6R1_FB20          CAN_F6R1_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F6R1_FB21_Pos      (21U)
  #define CAN_F6R1_FB21_Msk      (0x1UL << CAN_F6R1_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F6R1_FB21          CAN_F6R1_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F6R1_FB22_Pos      (22U)
  #define CAN_F6R1_FB22_Msk      (0x1UL << CAN_F6R1_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F6R1_FB22          CAN_F6R1_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F6R1_FB23_Pos      (23U)
  #define CAN_F6R1_FB23_Msk      (0x1UL << CAN_F6R1_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F6R1_FB23          CAN_F6R1_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F6R1_FB24_Pos      (24U)
  #define CAN_F6R1_FB24_Msk      (0x1UL << CAN_F6R1_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F6R1_FB24          CAN_F6R1_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F6R1_FB25_Pos      (25U)
  #define CAN_F6R1_FB25_Msk      (0x1UL << CAN_F6R1_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F6R1_FB25          CAN_F6R1_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F6R1_FB26_Pos      (26U)
  #define CAN_F6R1_FB26_Msk      (0x1UL << CAN_F6R1_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F6R1_FB26          CAN_F6R1_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F6R1_FB27_Pos      (27U)
  #define CAN_F6R1_FB27_Msk      (0x1UL << CAN_F6R1_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F6R1_FB27          CAN_F6R1_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F6R1_FB28_Pos      (28U)
  #define CAN_F6R1_FB28_Msk      (0x1UL << CAN_F6R1_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F6R1_FB28          CAN_F6R1_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F6R1_FB29_Pos      (29U)
  #define CAN_F6R1_FB29_Msk      (0x1UL << CAN_F6R1_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F6R1_FB29          CAN_F6R1_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F6R1_FB30_Pos      (30U)
  #define CAN_F6R1_FB30_Msk      (0x1UL << CAN_F6R1_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F6R1_FB30          CAN_F6R1_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F6R1_FB31_Pos      (31U)
  #define CAN_F6R1_FB31_Msk      (0x1UL << CAN_F6R1_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F6R1_FB31          CAN_F6R1_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F7R1 register  *******************/
  #define CAN_F7R1_FB0_Pos       (0U)
  #define CAN_F7R1_FB0_Msk       (0x1UL << CAN_F7R1_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F7R1_FB0           CAN_F7R1_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F7R1_FB1_Pos       (1U)
  #define CAN_F7R1_FB1_Msk       (0x1UL << CAN_F7R1_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F7R1_FB1           CAN_F7R1_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F7R1_FB2_Pos       (2U)
  #define CAN_F7R1_FB2_Msk       (0x1UL << CAN_F7R1_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F7R1_FB2           CAN_F7R1_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F7R1_FB3_Pos       (3U)
  #define CAN_F7R1_FB3_Msk       (0x1UL << CAN_F7R1_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F7R1_FB3           CAN_F7R1_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F7R1_FB4_Pos       (4U)
  #define CAN_F7R1_FB4_Msk       (0x1UL << CAN_F7R1_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F7R1_FB4           CAN_F7R1_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F7R1_FB5_Pos       (5U)
  #define CAN_F7R1_FB5_Msk       (0x1UL << CAN_F7R1_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F7R1_FB5           CAN_F7R1_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F7R1_FB6_Pos       (6U)
  #define CAN_F7R1_FB6_Msk       (0x1UL << CAN_F7R1_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F7R1_FB6           CAN_F7R1_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F7R1_FB7_Pos       (7U)
  #define CAN_F7R1_FB7_Msk       (0x1UL << CAN_F7R1_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F7R1_FB7           CAN_F7R1_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F7R1_FB8_Pos       (8U)
  #define CAN_F7R1_FB8_Msk       (0x1UL << CAN_F7R1_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F7R1_FB8           CAN_F7R1_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F7R1_FB9_Pos       (9U)
  #define CAN_F7R1_FB9_Msk       (0x1UL << CAN_F7R1_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F7R1_FB9           CAN_F7R1_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F7R1_FB10_Pos      (10U)
  #define CAN_F7R1_FB10_Msk      (0x1UL << CAN_F7R1_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F7R1_FB10          CAN_F7R1_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F7R1_FB11_Pos      (11U)
  #define CAN_F7R1_FB11_Msk      (0x1UL << CAN_F7R1_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F7R1_FB11          CAN_F7R1_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F7R1_FB12_Pos      (12U)
  #define CAN_F7R1_FB12_Msk      (0x1UL << CAN_F7R1_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F7R1_FB12          CAN_F7R1_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F7R1_FB13_Pos      (13U)
  #define CAN_F7R1_FB13_Msk      (0x1UL << CAN_F7R1_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F7R1_FB13          CAN_F7R1_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F7R1_FB14_Pos      (14U)
  #define CAN_F7R1_FB14_Msk      (0x1UL << CAN_F7R1_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F7R1_FB14          CAN_F7R1_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F7R1_FB15_Pos      (15U)
  #define CAN_F7R1_FB15_Msk      (0x1UL << CAN_F7R1_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F7R1_FB15          CAN_F7R1_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F7R1_FB16_Pos      (16U)
  #define CAN_F7R1_FB16_Msk      (0x1UL << CAN_F7R1_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F7R1_FB16          CAN_F7R1_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F7R1_FB17_Pos      (17U)
  #define CAN_F7R1_FB17_Msk      (0x1UL << CAN_F7R1_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F7R1_FB17          CAN_F7R1_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F7R1_FB18_Pos      (18U)
  #define CAN_F7R1_FB18_Msk      (0x1UL << CAN_F7R1_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F7R1_FB18          CAN_F7R1_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F7R1_FB19_Pos      (19U)
  #define CAN_F7R1_FB19_Msk      (0x1UL << CAN_F7R1_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F7R1_FB19          CAN_F7R1_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F7R1_FB20_Pos      (20U)
  #define CAN_F7R1_FB20_Msk      (0x1UL << CAN_F7R1_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F7R1_FB20          CAN_F7R1_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F7R1_FB21_Pos      (21U)
  #define CAN_F7R1_FB21_Msk      (0x1UL << CAN_F7R1_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F7R1_FB21          CAN_F7R1_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F7R1_FB22_Pos      (22U)
  #define CAN_F7R1_FB22_Msk      (0x1UL << CAN_F7R1_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F7R1_FB22          CAN_F7R1_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F7R1_FB23_Pos      (23U)
  #define CAN_F7R1_FB23_Msk      (0x1UL << CAN_F7R1_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F7R1_FB23          CAN_F7R1_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F7R1_FB24_Pos      (24U)
  #define CAN_F7R1_FB24_Msk      (0x1UL << CAN_F7R1_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F7R1_FB24          CAN_F7R1_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F7R1_FB25_Pos      (25U)
  #define CAN_F7R1_FB25_Msk      (0x1UL << CAN_F7R1_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F7R1_FB25          CAN_F7R1_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F7R1_FB26_Pos      (26U)
  #define CAN_F7R1_FB26_Msk      (0x1UL << CAN_F7R1_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F7R1_FB26          CAN_F7R1_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F7R1_FB27_Pos      (27U)
  #define CAN_F7R1_FB27_Msk      (0x1UL << CAN_F7R1_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F7R1_FB27          CAN_F7R1_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F7R1_FB28_Pos      (28U)
  #define CAN_F7R1_FB28_Msk      (0x1UL << CAN_F7R1_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F7R1_FB28          CAN_F7R1_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F7R1_FB29_Pos      (29U)
  #define CAN_F7R1_FB29_Msk      (0x1UL << CAN_F7R1_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F7R1_FB29          CAN_F7R1_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F7R1_FB30_Pos      (30U)
  #define CAN_F7R1_FB30_Msk      (0x1UL << CAN_F7R1_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F7R1_FB30          CAN_F7R1_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F7R1_FB31_Pos      (31U)
  #define CAN_F7R1_FB31_Msk      (0x1UL << CAN_F7R1_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F7R1_FB31          CAN_F7R1_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F8R1 register  *******************/
  #define CAN_F8R1_FB0_Pos       (0U)
  #define CAN_F8R1_FB0_Msk       (0x1UL << CAN_F8R1_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F8R1_FB0           CAN_F8R1_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F8R1_FB1_Pos       (1U)
  #define CAN_F8R1_FB1_Msk       (0x1UL << CAN_F8R1_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F8R1_FB1           CAN_F8R1_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F8R1_FB2_Pos       (2U)
  #define CAN_F8R1_FB2_Msk       (0x1UL << CAN_F8R1_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F8R1_FB2           CAN_F8R1_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F8R1_FB3_Pos       (3U)
  #define CAN_F8R1_FB3_Msk       (0x1UL << CAN_F8R1_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F8R1_FB3           CAN_F8R1_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F8R1_FB4_Pos       (4U)
  #define CAN_F8R1_FB4_Msk       (0x1UL << CAN_F8R1_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F8R1_FB4           CAN_F8R1_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F8R1_FB5_Pos       (5U)
  #define CAN_F8R1_FB5_Msk       (0x1UL << CAN_F8R1_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F8R1_FB5           CAN_F8R1_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F8R1_FB6_Pos       (6U)
  #define CAN_F8R1_FB6_Msk       (0x1UL << CAN_F8R1_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F8R1_FB6           CAN_F8R1_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F8R1_FB7_Pos       (7U)
  #define CAN_F8R1_FB7_Msk       (0x1UL << CAN_F8R1_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F8R1_FB7           CAN_F8R1_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F8R1_FB8_Pos       (8U)
  #define CAN_F8R1_FB8_Msk       (0x1UL << CAN_F8R1_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F8R1_FB8           CAN_F8R1_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F8R1_FB9_Pos       (9U)
  #define CAN_F8R1_FB9_Msk       (0x1UL << CAN_F8R1_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F8R1_FB9           CAN_F8R1_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F8R1_FB10_Pos      (10U)
  #define CAN_F8R1_FB10_Msk      (0x1UL << CAN_F8R1_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F8R1_FB10          CAN_F8R1_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F8R1_FB11_Pos      (11U)
  #define CAN_F8R1_FB11_Msk      (0x1UL << CAN_F8R1_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F8R1_FB11          CAN_F8R1_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F8R1_FB12_Pos      (12U)
  #define CAN_F8R1_FB12_Msk      (0x1UL << CAN_F8R1_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F8R1_FB12          CAN_F8R1_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F8R1_FB13_Pos      (13U)
  #define CAN_F8R1_FB13_Msk      (0x1UL << CAN_F8R1_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F8R1_FB13          CAN_F8R1_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F8R1_FB14_Pos      (14U)
  #define CAN_F8R1_FB14_Msk      (0x1UL << CAN_F8R1_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F8R1_FB14          CAN_F8R1_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F8R1_FB15_Pos      (15U)
  #define CAN_F8R1_FB15_Msk      (0x1UL << CAN_F8R1_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F8R1_FB15          CAN_F8R1_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F8R1_FB16_Pos      (16U)
  #define CAN_F8R1_FB16_Msk      (0x1UL << CAN_F8R1_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F8R1_FB16          CAN_F8R1_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F8R1_FB17_Pos      (17U)
  #define CAN_F8R1_FB17_Msk      (0x1UL << CAN_F8R1_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F8R1_FB17          CAN_F8R1_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F8R1_FB18_Pos      (18U)
  #define CAN_F8R1_FB18_Msk      (0x1UL << CAN_F8R1_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F8R1_FB18          CAN_F8R1_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F8R1_FB19_Pos      (19U)
  #define CAN_F8R1_FB19_Msk      (0x1UL << CAN_F8R1_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F8R1_FB19          CAN_F8R1_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F8R1_FB20_Pos      (20U)
  #define CAN_F8R1_FB20_Msk      (0x1UL << CAN_F8R1_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F8R1_FB20          CAN_F8R1_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F8R1_FB21_Pos      (21U)
  #define CAN_F8R1_FB21_Msk      (0x1UL << CAN_F8R1_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F8R1_FB21          CAN_F8R1_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F8R1_FB22_Pos      (22U)
  #define CAN_F8R1_FB22_Msk      (0x1UL << CAN_F8R1_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F8R1_FB22          CAN_F8R1_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F8R1_FB23_Pos      (23U)
  #define CAN_F8R1_FB23_Msk      (0x1UL << CAN_F8R1_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F8R1_FB23          CAN_F8R1_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F8R1_FB24_Pos      (24U)
  #define CAN_F8R1_FB24_Msk      (0x1UL << CAN_F8R1_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F8R1_FB24          CAN_F8R1_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F8R1_FB25_Pos      (25U)
  #define CAN_F8R1_FB25_Msk      (0x1UL << CAN_F8R1_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F8R1_FB25          CAN_F8R1_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F8R1_FB26_Pos      (26U)
  #define CAN_F8R1_FB26_Msk      (0x1UL << CAN_F8R1_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F8R1_FB26          CAN_F8R1_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F8R1_FB27_Pos      (27U)
  #define CAN_F8R1_FB27_Msk      (0x1UL << CAN_F8R1_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F8R1_FB27          CAN_F8R1_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F8R1_FB28_Pos      (28U)
  #define CAN_F8R1_FB28_Msk      (0x1UL << CAN_F8R1_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F8R1_FB28          CAN_F8R1_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F8R1_FB29_Pos      (29U)
  #define CAN_F8R1_FB29_Msk      (0x1UL << CAN_F8R1_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F8R1_FB29          CAN_F8R1_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F8R1_FB30_Pos      (30U)
  #define CAN_F8R1_FB30_Msk      (0x1UL << CAN_F8R1_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F8R1_FB30          CAN_F8R1_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F8R1_FB31_Pos      (31U)
  #define CAN_F8R1_FB31_Msk      (0x1UL << CAN_F8R1_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F8R1_FB31          CAN_F8R1_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F9R1 register  *******************/
  #define CAN_F9R1_FB0_Pos       (0U)
  #define CAN_F9R1_FB0_Msk       (0x1UL << CAN_F9R1_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F9R1_FB0           CAN_F9R1_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F9R1_FB1_Pos       (1U)
  #define CAN_F9R1_FB1_Msk       (0x1UL << CAN_F9R1_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F9R1_FB1           CAN_F9R1_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F9R1_FB2_Pos       (2U)
  #define CAN_F9R1_FB2_Msk       (0x1UL << CAN_F9R1_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F9R1_FB2           CAN_F9R1_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F9R1_FB3_Pos       (3U)
  #define CAN_F9R1_FB3_Msk       (0x1UL << CAN_F9R1_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F9R1_FB3           CAN_F9R1_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F9R1_FB4_Pos       (4U)
  #define CAN_F9R1_FB4_Msk       (0x1UL << CAN_F9R1_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F9R1_FB4           CAN_F9R1_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F9R1_FB5_Pos       (5U)
  #define CAN_F9R1_FB5_Msk       (0x1UL << CAN_F9R1_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F9R1_FB5           CAN_F9R1_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F9R1_FB6_Pos       (6U)
  #define CAN_F9R1_FB6_Msk       (0x1UL << CAN_F9R1_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F9R1_FB6           CAN_F9R1_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F9R1_FB7_Pos       (7U)
  #define CAN_F9R1_FB7_Msk       (0x1UL << CAN_F9R1_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F9R1_FB7           CAN_F9R1_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F9R1_FB8_Pos       (8U)
  #define CAN_F9R1_FB8_Msk       (0x1UL << CAN_F9R1_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F9R1_FB8           CAN_F9R1_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F9R1_FB9_Pos       (9U)
  #define CAN_F9R1_FB9_Msk       (0x1UL << CAN_F9R1_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F9R1_FB9           CAN_F9R1_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F9R1_FB10_Pos      (10U)
  #define CAN_F9R1_FB10_Msk      (0x1UL << CAN_F9R1_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F9R1_FB10          CAN_F9R1_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F9R1_FB11_Pos      (11U)
  #define CAN_F9R1_FB11_Msk      (0x1UL << CAN_F9R1_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F9R1_FB11          CAN_F9R1_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F9R1_FB12_Pos      (12U)
  #define CAN_F9R1_FB12_Msk      (0x1UL << CAN_F9R1_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F9R1_FB12          CAN_F9R1_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F9R1_FB13_Pos      (13U)
  #define CAN_F9R1_FB13_Msk      (0x1UL << CAN_F9R1_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F9R1_FB13          CAN_F9R1_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F9R1_FB14_Pos      (14U)
  #define CAN_F9R1_FB14_Msk      (0x1UL << CAN_F9R1_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F9R1_FB14          CAN_F9R1_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F9R1_FB15_Pos      (15U)
  #define CAN_F9R1_FB15_Msk      (0x1UL << CAN_F9R1_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F9R1_FB15          CAN_F9R1_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F9R1_FB16_Pos      (16U)
  #define CAN_F9R1_FB16_Msk      (0x1UL << CAN_F9R1_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F9R1_FB16          CAN_F9R1_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F9R1_FB17_Pos      (17U)
  #define CAN_F9R1_FB17_Msk      (0x1UL << CAN_F9R1_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F9R1_FB17          CAN_F9R1_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F9R1_FB18_Pos      (18U)
  #define CAN_F9R1_FB18_Msk      (0x1UL << CAN_F9R1_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F9R1_FB18          CAN_F9R1_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F9R1_FB19_Pos      (19U)
  #define CAN_F9R1_FB19_Msk      (0x1UL << CAN_F9R1_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F9R1_FB19          CAN_F9R1_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F9R1_FB20_Pos      (20U)
  #define CAN_F9R1_FB20_Msk      (0x1UL << CAN_F9R1_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F9R1_FB20          CAN_F9R1_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F9R1_FB21_Pos      (21U)
  #define CAN_F9R1_FB21_Msk      (0x1UL << CAN_F9R1_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F9R1_FB21          CAN_F9R1_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F9R1_FB22_Pos      (22U)
  #define CAN_F9R1_FB22_Msk      (0x1UL << CAN_F9R1_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F9R1_FB22          CAN_F9R1_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F9R1_FB23_Pos      (23U)
  #define CAN_F9R1_FB23_Msk      (0x1UL << CAN_F9R1_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F9R1_FB23          CAN_F9R1_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F9R1_FB24_Pos      (24U)
  #define CAN_F9R1_FB24_Msk      (0x1UL << CAN_F9R1_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F9R1_FB24          CAN_F9R1_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F9R1_FB25_Pos      (25U)
  #define CAN_F9R1_FB25_Msk      (0x1UL << CAN_F9R1_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F9R1_FB25          CAN_F9R1_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F9R1_FB26_Pos      (26U)
  #define CAN_F9R1_FB26_Msk      (0x1UL << CAN_F9R1_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F9R1_FB26          CAN_F9R1_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F9R1_FB27_Pos      (27U)
  #define CAN_F9R1_FB27_Msk      (0x1UL << CAN_F9R1_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F9R1_FB27          CAN_F9R1_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F9R1_FB28_Pos      (28U)
  #define CAN_F9R1_FB28_Msk      (0x1UL << CAN_F9R1_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F9R1_FB28          CAN_F9R1_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F9R1_FB29_Pos      (29U)
  #define CAN_F9R1_FB29_Msk      (0x1UL << CAN_F9R1_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F9R1_FB29          CAN_F9R1_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F9R1_FB30_Pos      (30U)
  #define CAN_F9R1_FB30_Msk      (0x1UL << CAN_F9R1_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F9R1_FB30          CAN_F9R1_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F9R1_FB31_Pos      (31U)
  #define CAN_F9R1_FB31_Msk      (0x1UL << CAN_F9R1_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F9R1_FB31          CAN_F9R1_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F10R1 register  ******************/
  #define CAN_F10R1_FB0_Pos      (0U)
  #define CAN_F10R1_FB0_Msk      (0x1UL << CAN_F10R1_FB0_Pos)                     /*!< 0x00000001 */
  #define CAN_F10R1_FB0          CAN_F10R1_FB0_Msk                               /*!<Filter bit 0 */
  #define CAN_F10R1_FB1_Pos      (1U)
  #define CAN_F10R1_FB1_Msk      (0x1UL << CAN_F10R1_FB1_Pos)                     /*!< 0x00000002 */
  #define CAN_F10R1_FB1          CAN_F10R1_FB1_Msk                               /*!<Filter bit 1 */
  #define CAN_F10R1_FB2_Pos      (2U)
  #define CAN_F10R1_FB2_Msk      (0x1UL << CAN_F10R1_FB2_Pos)                     /*!< 0x00000004 */
  #define CAN_F10R1_FB2          CAN_F10R1_FB2_Msk                               /*!<Filter bit 2 */
  #define CAN_F10R1_FB3_Pos      (3U)
  #define CAN_F10R1_FB3_Msk      (0x1UL << CAN_F10R1_FB3_Pos)                     /*!< 0x00000008 */
  #define CAN_F10R1_FB3          CAN_F10R1_FB3_Msk                               /*!<Filter bit 3 */
  #define CAN_F10R1_FB4_Pos      (4U)
  #define CAN_F10R1_FB4_Msk      (0x1UL << CAN_F10R1_FB4_Pos)                     /*!< 0x00000010 */
  #define CAN_F10R1_FB4          CAN_F10R1_FB4_Msk                               /*!<Filter bit 4 */
  #define CAN_F10R1_FB5_Pos      (5U)
  #define CAN_F10R1_FB5_Msk      (0x1UL << CAN_F10R1_FB5_Pos)                     /*!< 0x00000020 */
  #define CAN_F10R1_FB5          CAN_F10R1_FB5_Msk                               /*!<Filter bit 5 */
  #define CAN_F10R1_FB6_Pos      (6U)
  #define CAN_F10R1_FB6_Msk      (0x1UL << CAN_F10R1_FB6_Pos)                     /*!< 0x00000040 */
  #define CAN_F10R1_FB6          CAN_F10R1_FB6_Msk                               /*!<Filter bit 6 */
  #define CAN_F10R1_FB7_Pos      (7U)
  #define CAN_F10R1_FB7_Msk      (0x1UL << CAN_F10R1_FB7_Pos)                     /*!< 0x00000080 */
  #define CAN_F10R1_FB7          CAN_F10R1_FB7_Msk                               /*!<Filter bit 7 */
  #define CAN_F10R1_FB8_Pos      (8U)
  #define CAN_F10R1_FB8_Msk      (0x1UL << CAN_F10R1_FB8_Pos)                     /*!< 0x00000100 */
  #define CAN_F10R1_FB8          CAN_F10R1_FB8_Msk                               /*!<Filter bit 8 */
  #define CAN_F10R1_FB9_Pos      (9U)
  #define CAN_F10R1_FB9_Msk      (0x1UL << CAN_F10R1_FB9_Pos)                     /*!< 0x00000200 */
  #define CAN_F10R1_FB9          CAN_F10R1_FB9_Msk                               /*!<Filter bit 9 */
  #define CAN_F10R1_FB10_Pos     (10U)
  #define CAN_F10R1_FB10_Msk     (0x1UL << CAN_F10R1_FB10_Pos)                    /*!< 0x00000400 */
  #define CAN_F10R1_FB10         CAN_F10R1_FB10_Msk                              /*!<Filter bit 10 */
  #define CAN_F10R1_FB11_Pos     (11U)
  #define CAN_F10R1_FB11_Msk     (0x1UL << CAN_F10R1_FB11_Pos)                    /*!< 0x00000800 */
  #define CAN_F10R1_FB11         CAN_F10R1_FB11_Msk                              /*!<Filter bit 11 */
  #define CAN_F10R1_FB12_Pos     (12U)
  #define CAN_F10R1_FB12_Msk     (0x1UL << CAN_F10R1_FB12_Pos)                    /*!< 0x00001000 */
  #define CAN_F10R1_FB12         CAN_F10R1_FB12_Msk                              /*!<Filter bit 12 */
  #define CAN_F10R1_FB13_Pos     (13U)
  #define CAN_F10R1_FB13_Msk     (0x1UL << CAN_F10R1_FB13_Pos)                    /*!< 0x00002000 */
  #define CAN_F10R1_FB13         CAN_F10R1_FB13_Msk                              /*!<Filter bit 13 */
  #define CAN_F10R1_FB14_Pos     (14U)
  #define CAN_F10R1_FB14_Msk     (0x1UL << CAN_F10R1_FB14_Pos)                    /*!< 0x00004000 */
  #define CAN_F10R1_FB14         CAN_F10R1_FB14_Msk                              /*!<Filter bit 14 */
  #define CAN_F10R1_FB15_Pos     (15U)
  #define CAN_F10R1_FB15_Msk     (0x1UL << CAN_F10R1_FB15_Pos)                    /*!< 0x00008000 */
  #define CAN_F10R1_FB15         CAN_F10R1_FB15_Msk                              /*!<Filter bit 15 */
  #define CAN_F10R1_FB16_Pos     (16U)
  #define CAN_F10R1_FB16_Msk     (0x1UL << CAN_F10R1_FB16_Pos)                    /*!< 0x00010000 */
  #define CAN_F10R1_FB16         CAN_F10R1_FB16_Msk                              /*!<Filter bit 16 */
  #define CAN_F10R1_FB17_Pos     (17U)
  #define CAN_F10R1_FB17_Msk     (0x1UL << CAN_F10R1_FB17_Pos)                    /*!< 0x00020000 */
  #define CAN_F10R1_FB17         CAN_F10R1_FB17_Msk                              /*!<Filter bit 17 */
  #define CAN_F10R1_FB18_Pos     (18U)
  #define CAN_F10R1_FB18_Msk     (0x1UL << CAN_F10R1_FB18_Pos)                    /*!< 0x00040000 */
  #define CAN_F10R1_FB18         CAN_F10R1_FB18_Msk                              /*!<Filter bit 18 */
  #define CAN_F10R1_FB19_Pos     (19U)
  #define CAN_F10R1_FB19_Msk     (0x1UL << CAN_F10R1_FB19_Pos)                    /*!< 0x00080000 */
  #define CAN_F10R1_FB19         CAN_F10R1_FB19_Msk                              /*!<Filter bit 19 */
  #define CAN_F10R1_FB20_Pos     (20U)
  #define CAN_F10R1_FB20_Msk     (0x1UL << CAN_F10R1_FB20_Pos)                    /*!< 0x00100000 */
  #define CAN_F10R1_FB20         CAN_F10R1_FB20_Msk                              /*!<Filter bit 20 */
  #define CAN_F10R1_FB21_Pos     (21U)
  #define CAN_F10R1_FB21_Msk     (0x1UL << CAN_F10R1_FB21_Pos)                    /*!< 0x00200000 */
  #define CAN_F10R1_FB21         CAN_F10R1_FB21_Msk                              /*!<Filter bit 21 */
  #define CAN_F10R1_FB22_Pos     (22U)
  #define CAN_F10R1_FB22_Msk     (0x1UL << CAN_F10R1_FB22_Pos)                    /*!< 0x00400000 */
  #define CAN_F10R1_FB22         CAN_F10R1_FB22_Msk                              /*!<Filter bit 22 */
  #define CAN_F10R1_FB23_Pos     (23U)
  #define CAN_F10R1_FB23_Msk     (0x1UL << CAN_F10R1_FB23_Pos)                    /*!< 0x00800000 */
  #define CAN_F10R1_FB23         CAN_F10R1_FB23_Msk                              /*!<Filter bit 23 */
  #define CAN_F10R1_FB24_Pos     (24U)
  #define CAN_F10R1_FB24_Msk     (0x1UL << CAN_F10R1_FB24_Pos)                    /*!< 0x01000000 */
  #define CAN_F10R1_FB24         CAN_F10R1_FB24_Msk                              /*!<Filter bit 24 */
  #define CAN_F10R1_FB25_Pos     (25U)
  #define CAN_F10R1_FB25_Msk     (0x1UL << CAN_F10R1_FB25_Pos)                    /*!< 0x02000000 */
  #define CAN_F10R1_FB25         CAN_F10R1_FB25_Msk                              /*!<Filter bit 25 */
  #define CAN_F10R1_FB26_Pos     (26U)
  #define CAN_F10R1_FB26_Msk     (0x1UL << CAN_F10R1_FB26_Pos)                    /*!< 0x04000000 */
  #define CAN_F10R1_FB26         CAN_F10R1_FB26_Msk                              /*!<Filter bit 26 */
  #define CAN_F10R1_FB27_Pos     (27U)
  #define CAN_F10R1_FB27_Msk     (0x1UL << CAN_F10R1_FB27_Pos)                    /*!< 0x08000000 */
  #define CAN_F10R1_FB27         CAN_F10R1_FB27_Msk                              /*!<Filter bit 27 */
  #define CAN_F10R1_FB28_Pos     (28U)
  #define CAN_F10R1_FB28_Msk     (0x1UL << CAN_F10R1_FB28_Pos)                    /*!< 0x10000000 */
  #define CAN_F10R1_FB28         CAN_F10R1_FB28_Msk                              /*!<Filter bit 28 */
  #define CAN_F10R1_FB29_Pos     (29U)
  #define CAN_F10R1_FB29_Msk     (0x1UL << CAN_F10R1_FB29_Pos)                    /*!< 0x20000000 */
  #define CAN_F10R1_FB29         CAN_F10R1_FB29_Msk                              /*!<Filter bit 29 */
  #define CAN_F10R1_FB30_Pos     (30U)
  #define CAN_F10R1_FB30_Msk     (0x1UL << CAN_F10R1_FB30_Pos)                    /*!< 0x40000000 */
  #define CAN_F10R1_FB30         CAN_F10R1_FB30_Msk                              /*!<Filter bit 30 */
  #define CAN_F10R1_FB31_Pos     (31U)
  #define CAN_F10R1_FB31_Msk     (0x1UL << CAN_F10R1_FB31_Pos)                    /*!< 0x80000000 */
  #define CAN_F10R1_FB31         CAN_F10R1_FB31_Msk                              /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F11R1 register  ******************/
  #define CAN_F11R1_FB0_Pos      (0U)
  #define CAN_F11R1_FB0_Msk      (0x1UL << CAN_F11R1_FB0_Pos)                     /*!< 0x00000001 */
  #define CAN_F11R1_FB0          CAN_F11R1_FB0_Msk                               /*!<Filter bit 0 */
  #define CAN_F11R1_FB1_Pos      (1U)
  #define CAN_F11R1_FB1_Msk      (0x1UL << CAN_F11R1_FB1_Pos)                     /*!< 0x00000002 */
  #define CAN_F11R1_FB1          CAN_F11R1_FB1_Msk                               /*!<Filter bit 1 */
  #define CAN_F11R1_FB2_Pos      (2U)
  #define CAN_F11R1_FB2_Msk      (0x1UL << CAN_F11R1_FB2_Pos)                     /*!< 0x00000004 */
  #define CAN_F11R1_FB2          CAN_F11R1_FB2_Msk                               /*!<Filter bit 2 */
  #define CAN_F11R1_FB3_Pos      (3U)
  #define CAN_F11R1_FB3_Msk      (0x1UL << CAN_F11R1_FB3_Pos)                     /*!< 0x00000008 */
  #define CAN_F11R1_FB3          CAN_F11R1_FB3_Msk                               /*!<Filter bit 3 */
  #define CAN_F11R1_FB4_Pos      (4U)
  #define CAN_F11R1_FB4_Msk      (0x1UL << CAN_F11R1_FB4_Pos)                     /*!< 0x00000010 */
  #define CAN_F11R1_FB4          CAN_F11R1_FB4_Msk                               /*!<Filter bit 4 */
  #define CAN_F11R1_FB5_Pos      (5U)
  #define CAN_F11R1_FB5_Msk      (0x1UL << CAN_F11R1_FB5_Pos)                     /*!< 0x00000020 */
  #define CAN_F11R1_FB5          CAN_F11R1_FB5_Msk                               /*!<Filter bit 5 */
  #define CAN_F11R1_FB6_Pos      (6U)
  #define CAN_F11R1_FB6_Msk      (0x1UL << CAN_F11R1_FB6_Pos)                     /*!< 0x00000040 */
  #define CAN_F11R1_FB6          CAN_F11R1_FB6_Msk                               /*!<Filter bit 6 */
  #define CAN_F11R1_FB7_Pos      (7U)
  #define CAN_F11R1_FB7_Msk      (0x1UL << CAN_F11R1_FB7_Pos)                     /*!< 0x00000080 */
  #define CAN_F11R1_FB7          CAN_F11R1_FB7_Msk                               /*!<Filter bit 7 */
  #define CAN_F11R1_FB8_Pos      (8U)
  #define CAN_F11R1_FB8_Msk      (0x1UL << CAN_F11R1_FB8_Pos)                     /*!< 0x00000100 */
  #define CAN_F11R1_FB8          CAN_F11R1_FB8_Msk                               /*!<Filter bit 8 */
  #define CAN_F11R1_FB9_Pos      (9U)
  #define CAN_F11R1_FB9_Msk      (0x1UL << CAN_F11R1_FB9_Pos)                     /*!< 0x00000200 */
  #define CAN_F11R1_FB9          CAN_F11R1_FB9_Msk                               /*!<Filter bit 9 */
  #define CAN_F11R1_FB10_Pos     (10U)
  #define CAN_F11R1_FB10_Msk     (0x1UL << CAN_F11R1_FB10_Pos)                    /*!< 0x00000400 */
  #define CAN_F11R1_FB10         CAN_F11R1_FB10_Msk                              /*!<Filter bit 10 */
  #define CAN_F11R1_FB11_Pos     (11U)
  #define CAN_F11R1_FB11_Msk     (0x1UL << CAN_F11R1_FB11_Pos)                    /*!< 0x00000800 */
  #define CAN_F11R1_FB11         CAN_F11R1_FB11_Msk                              /*!<Filter bit 11 */
  #define CAN_F11R1_FB12_Pos     (12U)
  #define CAN_F11R1_FB12_Msk     (0x1UL << CAN_F11R1_FB12_Pos)                    /*!< 0x00001000 */
  #define CAN_F11R1_FB12         CAN_F11R1_FB12_Msk                              /*!<Filter bit 12 */
  #define CAN_F11R1_FB13_Pos     (13U)
  #define CAN_F11R1_FB13_Msk     (0x1UL << CAN_F11R1_FB13_Pos)                    /*!< 0x00002000 */
  #define CAN_F11R1_FB13         CAN_F11R1_FB13_Msk                              /*!<Filter bit 13 */
  #define CAN_F11R1_FB14_Pos     (14U)
  #define CAN_F11R1_FB14_Msk     (0x1UL << CAN_F11R1_FB14_Pos)                    /*!< 0x00004000 */
  #define CAN_F11R1_FB14         CAN_F11R1_FB14_Msk                              /*!<Filter bit 14 */
  #define CAN_F11R1_FB15_Pos     (15U)
  #define CAN_F11R1_FB15_Msk     (0x1UL << CAN_F11R1_FB15_Pos)                    /*!< 0x00008000 */
  #define CAN_F11R1_FB15         CAN_F11R1_FB15_Msk                              /*!<Filter bit 15 */
  #define CAN_F11R1_FB16_Pos     (16U)
  #define CAN_F11R1_FB16_Msk     (0x1UL << CAN_F11R1_FB16_Pos)                    /*!< 0x00010000 */
  #define CAN_F11R1_FB16         CAN_F11R1_FB16_Msk                              /*!<Filter bit 16 */
  #define CAN_F11R1_FB17_Pos     (17U)
  #define CAN_F11R1_FB17_Msk     (0x1UL << CAN_F11R1_FB17_Pos)                    /*!< 0x00020000 */
  #define CAN_F11R1_FB17         CAN_F11R1_FB17_Msk                              /*!<Filter bit 17 */
  #define CAN_F11R1_FB18_Pos     (18U)
  #define CAN_F11R1_FB18_Msk     (0x1UL << CAN_F11R1_FB18_Pos)                    /*!< 0x00040000 */
  #define CAN_F11R1_FB18         CAN_F11R1_FB18_Msk                              /*!<Filter bit 18 */
  #define CAN_F11R1_FB19_Pos     (19U)
  #define CAN_F11R1_FB19_Msk     (0x1UL << CAN_F11R1_FB19_Pos)                    /*!< 0x00080000 */
  #define CAN_F11R1_FB19         CAN_F11R1_FB19_Msk                              /*!<Filter bit 19 */
  #define CAN_F11R1_FB20_Pos     (20U)
  #define CAN_F11R1_FB20_Msk     (0x1UL << CAN_F11R1_FB20_Pos)                    /*!< 0x00100000 */
  #define CAN_F11R1_FB20         CAN_F11R1_FB20_Msk                              /*!<Filter bit 20 */
  #define CAN_F11R1_FB21_Pos     (21U)
  #define CAN_F11R1_FB21_Msk     (0x1UL << CAN_F11R1_FB21_Pos)                    /*!< 0x00200000 */
  #define CAN_F11R1_FB21         CAN_F11R1_FB21_Msk                              /*!<Filter bit 21 */
  #define CAN_F11R1_FB22_Pos     (22U)
  #define CAN_F11R1_FB22_Msk     (0x1UL << CAN_F11R1_FB22_Pos)                    /*!< 0x00400000 */
  #define CAN_F11R1_FB22         CAN_F11R1_FB22_Msk                              /*!<Filter bit 22 */
  #define CAN_F11R1_FB23_Pos     (23U)
  #define CAN_F11R1_FB23_Msk     (0x1UL << CAN_F11R1_FB23_Pos)                    /*!< 0x00800000 */
  #define CAN_F11R1_FB23         CAN_F11R1_FB23_Msk                              /*!<Filter bit 23 */
  #define CAN_F11R1_FB24_Pos     (24U)
  #define CAN_F11R1_FB24_Msk     (0x1UL << CAN_F11R1_FB24_Pos)                    /*!< 0x01000000 */
  #define CAN_F11R1_FB24         CAN_F11R1_FB24_Msk                              /*!<Filter bit 24 */
  #define CAN_F11R1_FB25_Pos     (25U)
  #define CAN_F11R1_FB25_Msk     (0x1UL << CAN_F11R1_FB25_Pos)                    /*!< 0x02000000 */
  #define CAN_F11R1_FB25         CAN_F11R1_FB25_Msk                              /*!<Filter bit 25 */
  #define CAN_F11R1_FB26_Pos     (26U)
  #define CAN_F11R1_FB26_Msk     (0x1UL << CAN_F11R1_FB26_Pos)                    /*!< 0x04000000 */
  #define CAN_F11R1_FB26         CAN_F11R1_FB26_Msk                              /*!<Filter bit 26 */
  #define CAN_F11R1_FB27_Pos     (27U)
  #define CAN_F11R1_FB27_Msk     (0x1UL << CAN_F11R1_FB27_Pos)                    /*!< 0x08000000 */
  #define CAN_F11R1_FB27         CAN_F11R1_FB27_Msk                              /*!<Filter bit 27 */
  #define CAN_F11R1_FB28_Pos     (28U)
  #define CAN_F11R1_FB28_Msk     (0x1UL << CAN_F11R1_FB28_Pos)                    /*!< 0x10000000 */
  #define CAN_F11R1_FB28         CAN_F11R1_FB28_Msk                              /*!<Filter bit 28 */
  #define CAN_F11R1_FB29_Pos     (29U)
  #define CAN_F11R1_FB29_Msk     (0x1UL << CAN_F11R1_FB29_Pos)                    /*!< 0x20000000 */
  #define CAN_F11R1_FB29         CAN_F11R1_FB29_Msk                              /*!<Filter bit 29 */
  #define CAN_F11R1_FB30_Pos     (30U)
  #define CAN_F11R1_FB30_Msk     (0x1UL << CAN_F11R1_FB30_Pos)                    /*!< 0x40000000 */
  #define CAN_F11R1_FB30         CAN_F11R1_FB30_Msk                              /*!<Filter bit 30 */
  #define CAN_F11R1_FB31_Pos     (31U)
  #define CAN_F11R1_FB31_Msk     (0x1UL << CAN_F11R1_FB31_Pos)                    /*!< 0x80000000 */
  #define CAN_F11R1_FB31         CAN_F11R1_FB31_Msk                              /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F12R1 register  ******************/
  #define CAN_F12R1_FB0_Pos      (0U)
  #define CAN_F12R1_FB0_Msk      (0x1UL << CAN_F12R1_FB0_Pos)                     /*!< 0x00000001 */
  #define CAN_F12R1_FB0          CAN_F12R1_FB0_Msk                               /*!<Filter bit 0 */
  #define CAN_F12R1_FB1_Pos      (1U)
  #define CAN_F12R1_FB1_Msk      (0x1UL << CAN_F12R1_FB1_Pos)                     /*!< 0x00000002 */
  #define CAN_F12R1_FB1          CAN_F12R1_FB1_Msk                               /*!<Filter bit 1 */
  #define CAN_F12R1_FB2_Pos      (2U)
  #define CAN_F12R1_FB2_Msk      (0x1UL << CAN_F12R1_FB2_Pos)                     /*!< 0x00000004 */
  #define CAN_F12R1_FB2          CAN_F12R1_FB2_Msk                               /*!<Filter bit 2 */
  #define CAN_F12R1_FB3_Pos      (3U)
  #define CAN_F12R1_FB3_Msk      (0x1UL << CAN_F12R1_FB3_Pos)                     /*!< 0x00000008 */
  #define CAN_F12R1_FB3          CAN_F12R1_FB3_Msk                               /*!<Filter bit 3 */
  #define CAN_F12R1_FB4_Pos      (4U)
  #define CAN_F12R1_FB4_Msk      (0x1UL << CAN_F12R1_FB4_Pos)                     /*!< 0x00000010 */
  #define CAN_F12R1_FB4          CAN_F12R1_FB4_Msk                               /*!<Filter bit 4 */
  #define CAN_F12R1_FB5_Pos      (5U)
  #define CAN_F12R1_FB5_Msk      (0x1UL << CAN_F12R1_FB5_Pos)                     /*!< 0x00000020 */
  #define CAN_F12R1_FB5          CAN_F12R1_FB5_Msk                               /*!<Filter bit 5 */
  #define CAN_F12R1_FB6_Pos      (6U)
  #define CAN_F12R1_FB6_Msk      (0x1UL << CAN_F12R1_FB6_Pos)                     /*!< 0x00000040 */
  #define CAN_F12R1_FB6          CAN_F12R1_FB6_Msk                               /*!<Filter bit 6 */
  #define CAN_F12R1_FB7_Pos      (7U)
  #define CAN_F12R1_FB7_Msk      (0x1UL << CAN_F12R1_FB7_Pos)                     /*!< 0x00000080 */
  #define CAN_F12R1_FB7          CAN_F12R1_FB7_Msk                               /*!<Filter bit 7 */
  #define CAN_F12R1_FB8_Pos      (8U)
  #define CAN_F12R1_FB8_Msk      (0x1UL << CAN_F12R1_FB8_Pos)                     /*!< 0x00000100 */
  #define CAN_F12R1_FB8          CAN_F12R1_FB8_Msk                               /*!<Filter bit 8 */
  #define CAN_F12R1_FB9_Pos      (9U)
  #define CAN_F12R1_FB9_Msk      (0x1UL << CAN_F12R1_FB9_Pos)                     /*!< 0x00000200 */
  #define CAN_F12R1_FB9          CAN_F12R1_FB9_Msk                               /*!<Filter bit 9 */
  #define CAN_F12R1_FB10_Pos     (10U)
  #define CAN_F12R1_FB10_Msk     (0x1UL << CAN_F12R1_FB10_Pos)                    /*!< 0x00000400 */
  #define CAN_F12R1_FB10         CAN_F12R1_FB10_Msk                              /*!<Filter bit 10 */
  #define CAN_F12R1_FB11_Pos     (11U)
  #define CAN_F12R1_FB11_Msk     (0x1UL << CAN_F12R1_FB11_Pos)                    /*!< 0x00000800 */
  #define CAN_F12R1_FB11         CAN_F12R1_FB11_Msk                              /*!<Filter bit 11 */
  #define CAN_F12R1_FB12_Pos     (12U)
  #define CAN_F12R1_FB12_Msk     (0x1UL << CAN_F12R1_FB12_Pos)                    /*!< 0x00001000 */
  #define CAN_F12R1_FB12         CAN_F12R1_FB12_Msk                              /*!<Filter bit 12 */
  #define CAN_F12R1_FB13_Pos     (13U)
  #define CAN_F12R1_FB13_Msk     (0x1UL << CAN_F12R1_FB13_Pos)                    /*!< 0x00002000 */
  #define CAN_F12R1_FB13         CAN_F12R1_FB13_Msk                              /*!<Filter bit 13 */
  #define CAN_F12R1_FB14_Pos     (14U)
  #define CAN_F12R1_FB14_Msk     (0x1UL << CAN_F12R1_FB14_Pos)                    /*!< 0x00004000 */
  #define CAN_F12R1_FB14         CAN_F12R1_FB14_Msk                              /*!<Filter bit 14 */
  #define CAN_F12R1_FB15_Pos     (15U)
  #define CAN_F12R1_FB15_Msk     (0x1UL << CAN_F12R1_FB15_Pos)                    /*!< 0x00008000 */
  #define CAN_F12R1_FB15         CAN_F12R1_FB15_Msk                              /*!<Filter bit 15 */
  #define CAN_F12R1_FB16_Pos     (16U)
  #define CAN_F12R1_FB16_Msk     (0x1UL << CAN_F12R1_FB16_Pos)                    /*!< 0x00010000 */
  #define CAN_F12R1_FB16         CAN_F12R1_FB16_Msk                              /*!<Filter bit 16 */
  #define CAN_F12R1_FB17_Pos     (17U)
  #define CAN_F12R1_FB17_Msk     (0x1UL << CAN_F12R1_FB17_Pos)                    /*!< 0x00020000 */
  #define CAN_F12R1_FB17         CAN_F12R1_FB17_Msk                              /*!<Filter bit 17 */
  #define CAN_F12R1_FB18_Pos     (18U)
  #define CAN_F12R1_FB18_Msk     (0x1UL << CAN_F12R1_FB18_Pos)                    /*!< 0x00040000 */
  #define CAN_F12R1_FB18         CAN_F12R1_FB18_Msk                              /*!<Filter bit 18 */
  #define CAN_F12R1_FB19_Pos     (19U)
  #define CAN_F12R1_FB19_Msk     (0x1UL << CAN_F12R1_FB19_Pos)                    /*!< 0x00080000 */
  #define CAN_F12R1_FB19         CAN_F12R1_FB19_Msk                              /*!<Filter bit 19 */
  #define CAN_F12R1_FB20_Pos     (20U)
  #define CAN_F12R1_FB20_Msk     (0x1UL << CAN_F12R1_FB20_Pos)                    /*!< 0x00100000 */
  #define CAN_F12R1_FB20         CAN_F12R1_FB20_Msk                              /*!<Filter bit 20 */
  #define CAN_F12R1_FB21_Pos     (21U)
  #define CAN_F12R1_FB21_Msk     (0x1UL << CAN_F12R1_FB21_Pos)                    /*!< 0x00200000 */
  #define CAN_F12R1_FB21         CAN_F12R1_FB21_Msk                              /*!<Filter bit 21 */
  #define CAN_F12R1_FB22_Pos     (22U)
  #define CAN_F12R1_FB22_Msk     (0x1UL << CAN_F12R1_FB22_Pos)                    /*!< 0x00400000 */
  #define CAN_F12R1_FB22         CAN_F12R1_FB22_Msk                              /*!<Filter bit 22 */
  #define CAN_F12R1_FB23_Pos     (23U)
  #define CAN_F12R1_FB23_Msk     (0x1UL << CAN_F12R1_FB23_Pos)                    /*!< 0x00800000 */
  #define CAN_F12R1_FB23         CAN_F12R1_FB23_Msk                              /*!<Filter bit 23 */
  #define CAN_F12R1_FB24_Pos     (24U)
  #define CAN_F12R1_FB24_Msk     (0x1UL << CAN_F12R1_FB24_Pos)                    /*!< 0x01000000 */
  #define CAN_F12R1_FB24         CAN_F12R1_FB24_Msk                              /*!<Filter bit 24 */
  #define CAN_F12R1_FB25_Pos     (25U)
  #define CAN_F12R1_FB25_Msk     (0x1UL << CAN_F12R1_FB25_Pos)                    /*!< 0x02000000 */
  #define CAN_F12R1_FB25         CAN_F12R1_FB25_Msk                              /*!<Filter bit 25 */
  #define CAN_F12R1_FB26_Pos     (26U)
  #define CAN_F12R1_FB26_Msk     (0x1UL << CAN_F12R1_FB26_Pos)                    /*!< 0x04000000 */
  #define CAN_F12R1_FB26         CAN_F12R1_FB26_Msk                              /*!<Filter bit 26 */
  #define CAN_F12R1_FB27_Pos     (27U)
  #define CAN_F12R1_FB27_Msk     (0x1UL << CAN_F12R1_FB27_Pos)                    /*!< 0x08000000 */
  #define CAN_F12R1_FB27         CAN_F12R1_FB27_Msk                              /*!<Filter bit 27 */
  #define CAN_F12R1_FB28_Pos     (28U)
  #define CAN_F12R1_FB28_Msk     (0x1UL << CAN_F12R1_FB28_Pos)                    /*!< 0x10000000 */
  #define CAN_F12R1_FB28         CAN_F12R1_FB28_Msk                              /*!<Filter bit 28 */
  #define CAN_F12R1_FB29_Pos     (29U)
  #define CAN_F12R1_FB29_Msk     (0x1UL << CAN_F12R1_FB29_Pos)                    /*!< 0x20000000 */
  #define CAN_F12R1_FB29         CAN_F12R1_FB29_Msk                              /*!<Filter bit 29 */
  #define CAN_F12R1_FB30_Pos     (30U)
  #define CAN_F12R1_FB30_Msk     (0x1UL << CAN_F12R1_FB30_Pos)                    /*!< 0x40000000 */
  #define CAN_F12R1_FB30         CAN_F12R1_FB30_Msk                              /*!<Filter bit 30 */
  #define CAN_F12R1_FB31_Pos     (31U)
  #define CAN_F12R1_FB31_Msk     (0x1UL << CAN_F12R1_FB31_Pos)                    /*!< 0x80000000 */
  #define CAN_F12R1_FB31         CAN_F12R1_FB31_Msk                              /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F13R1 register  ******************/
  #define CAN_F13R1_FB0_Pos      (0U)
  #define CAN_F13R1_FB0_Msk      (0x1UL << CAN_F13R1_FB0_Pos)                     /*!< 0x00000001 */
  #define CAN_F13R1_FB0          CAN_F13R1_FB0_Msk                               /*!<Filter bit 0 */
  #define CAN_F13R1_FB1_Pos      (1U)
  #define CAN_F13R1_FB1_Msk      (0x1UL << CAN_F13R1_FB1_Pos)                     /*!< 0x00000002 */
  #define CAN_F13R1_FB1          CAN_F13R1_FB1_Msk                               /*!<Filter bit 1 */
  #define CAN_F13R1_FB2_Pos      (2U)
  #define CAN_F13R1_FB2_Msk      (0x1UL << CAN_F13R1_FB2_Pos)                     /*!< 0x00000004 */
  #define CAN_F13R1_FB2          CAN_F13R1_FB2_Msk                               /*!<Filter bit 2 */
  #define CAN_F13R1_FB3_Pos      (3U)
  #define CAN_F13R1_FB3_Msk      (0x1UL << CAN_F13R1_FB3_Pos)                     /*!< 0x00000008 */
  #define CAN_F13R1_FB3          CAN_F13R1_FB3_Msk                               /*!<Filter bit 3 */
  #define CAN_F13R1_FB4_Pos      (4U)
  #define CAN_F13R1_FB4_Msk      (0x1UL << CAN_F13R1_FB4_Pos)                     /*!< 0x00000010 */
  #define CAN_F13R1_FB4          CAN_F13R1_FB4_Msk                               /*!<Filter bit 4 */
  #define CAN_F13R1_FB5_Pos      (5U)
  #define CAN_F13R1_FB5_Msk      (0x1UL << CAN_F13R1_FB5_Pos)                     /*!< 0x00000020 */
  #define CAN_F13R1_FB5          CAN_F13R1_FB5_Msk                               /*!<Filter bit 5 */
  #define CAN_F13R1_FB6_Pos      (6U)
  #define CAN_F13R1_FB6_Msk      (0x1UL << CAN_F13R1_FB6_Pos)                     /*!< 0x00000040 */
  #define CAN_F13R1_FB6          CAN_F13R1_FB6_Msk                               /*!<Filter bit 6 */
  #define CAN_F13R1_FB7_Pos      (7U)
  #define CAN_F13R1_FB7_Msk      (0x1UL << CAN_F13R1_FB7_Pos)                     /*!< 0x00000080 */
  #define CAN_F13R1_FB7          CAN_F13R1_FB7_Msk                               /*!<Filter bit 7 */
  #define CAN_F13R1_FB8_Pos      (8U)
  #define CAN_F13R1_FB8_Msk      (0x1UL << CAN_F13R1_FB8_Pos)                     /*!< 0x00000100 */
  #define CAN_F13R1_FB8          CAN_F13R1_FB8_Msk                               /*!<Filter bit 8 */
  #define CAN_F13R1_FB9_Pos      (9U)
  #define CAN_F13R1_FB9_Msk      (0x1UL << CAN_F13R1_FB9_Pos)                     /*!< 0x00000200 */
  #define CAN_F13R1_FB9          CAN_F13R1_FB9_Msk                               /*!<Filter bit 9 */
  #define CAN_F13R1_FB10_Pos     (10U)
  #define CAN_F13R1_FB10_Msk     (0x1UL << CAN_F13R1_FB10_Pos)                    /*!< 0x00000400 */
  #define CAN_F13R1_FB10         CAN_F13R1_FB10_Msk                              /*!<Filter bit 10 */
  #define CAN_F13R1_FB11_Pos     (11U)
  #define CAN_F13R1_FB11_Msk     (0x1UL << CAN_F13R1_FB11_Pos)                    /*!< 0x00000800 */
  #define CAN_F13R1_FB11         CAN_F13R1_FB11_Msk                              /*!<Filter bit 11 */
  #define CAN_F13R1_FB12_Pos     (12U)
  #define CAN_F13R1_FB12_Msk     (0x1UL << CAN_F13R1_FB12_Pos)                    /*!< 0x00001000 */
  #define CAN_F13R1_FB12         CAN_F13R1_FB12_Msk                              /*!<Filter bit 12 */
  #define CAN_F13R1_FB13_Pos     (13U)
  #define CAN_F13R1_FB13_Msk     (0x1UL << CAN_F13R1_FB13_Pos)                    /*!< 0x00002000 */
  #define CAN_F13R1_FB13         CAN_F13R1_FB13_Msk                              /*!<Filter bit 13 */
  #define CAN_F13R1_FB14_Pos     (14U)
  #define CAN_F13R1_FB14_Msk     (0x1UL << CAN_F13R1_FB14_Pos)                    /*!< 0x00004000 */
  #define CAN_F13R1_FB14         CAN_F13R1_FB14_Msk                              /*!<Filter bit 14 */
  #define CAN_F13R1_FB15_Pos     (15U)
  #define CAN_F13R1_FB15_Msk     (0x1UL << CAN_F13R1_FB15_Pos)                    /*!< 0x00008000 */
  #define CAN_F13R1_FB15         CAN_F13R1_FB15_Msk                              /*!<Filter bit 15 */
  #define CAN_F13R1_FB16_Pos     (16U)
  #define CAN_F13R1_FB16_Msk     (0x1UL << CAN_F13R1_FB16_Pos)                    /*!< 0x00010000 */
  #define CAN_F13R1_FB16         CAN_F13R1_FB16_Msk                              /*!<Filter bit 16 */
  #define CAN_F13R1_FB17_Pos     (17U)
  #define CAN_F13R1_FB17_Msk     (0x1UL << CAN_F13R1_FB17_Pos)                    /*!< 0x00020000 */
  #define CAN_F13R1_FB17         CAN_F13R1_FB17_Msk                              /*!<Filter bit 17 */
  #define CAN_F13R1_FB18_Pos     (18U)
  #define CAN_F13R1_FB18_Msk     (0x1UL << CAN_F13R1_FB18_Pos)                    /*!< 0x00040000 */
  #define CAN_F13R1_FB18         CAN_F13R1_FB18_Msk                              /*!<Filter bit 18 */
  #define CAN_F13R1_FB19_Pos     (19U)
  #define CAN_F13R1_FB19_Msk     (0x1UL << CAN_F13R1_FB19_Pos)                    /*!< 0x00080000 */
  #define CAN_F13R1_FB19         CAN_F13R1_FB19_Msk                              /*!<Filter bit 19 */
  #define CAN_F13R1_FB20_Pos     (20U)
  #define CAN_F13R1_FB20_Msk     (0x1UL << CAN_F13R1_FB20_Pos)                    /*!< 0x00100000 */
  #define CAN_F13R1_FB20         CAN_F13R1_FB20_Msk                              /*!<Filter bit 20 */
  #define CAN_F13R1_FB21_Pos     (21U)
  #define CAN_F13R1_FB21_Msk     (0x1UL << CAN_F13R1_FB21_Pos)                    /*!< 0x00200000 */
  #define CAN_F13R1_FB21         CAN_F13R1_FB21_Msk                              /*!<Filter bit 21 */
  #define CAN_F13R1_FB22_Pos     (22U)
  #define CAN_F13R1_FB22_Msk     (0x1UL << CAN_F13R1_FB22_Pos)                    /*!< 0x00400000 */
  #define CAN_F13R1_FB22         CAN_F13R1_FB22_Msk                              /*!<Filter bit 22 */
  #define CAN_F13R1_FB23_Pos     (23U)
  #define CAN_F13R1_FB23_Msk     (0x1UL << CAN_F13R1_FB23_Pos)                    /*!< 0x00800000 */
  #define CAN_F13R1_FB23         CAN_F13R1_FB23_Msk                              /*!<Filter bit 23 */
  #define CAN_F13R1_FB24_Pos     (24U)
  #define CAN_F13R1_FB24_Msk     (0x1UL << CAN_F13R1_FB24_Pos)                    /*!< 0x01000000 */
  #define CAN_F13R1_FB24         CAN_F13R1_FB24_Msk                              /*!<Filter bit 24 */
  #define CAN_F13R1_FB25_Pos     (25U)
  #define CAN_F13R1_FB25_Msk     (0x1UL << CAN_F13R1_FB25_Pos)                    /*!< 0x02000000 */
  #define CAN_F13R1_FB25         CAN_F13R1_FB25_Msk                              /*!<Filter bit 25 */
  #define CAN_F13R1_FB26_Pos     (26U)
  #define CAN_F13R1_FB26_Msk     (0x1UL << CAN_F13R1_FB26_Pos)                    /*!< 0x04000000 */
  #define CAN_F13R1_FB26         CAN_F13R1_FB26_Msk                              /*!<Filter bit 26 */
  #define CAN_F13R1_FB27_Pos     (27U)
  #define CAN_F13R1_FB27_Msk     (0x1UL << CAN_F13R1_FB27_Pos)                    /*!< 0x08000000 */
  #define CAN_F13R1_FB27         CAN_F13R1_FB27_Msk                              /*!<Filter bit 27 */
  #define CAN_F13R1_FB28_Pos     (28U)
  #define CAN_F13R1_FB28_Msk     (0x1UL << CAN_F13R1_FB28_Pos)                    /*!< 0x10000000 */
  #define CAN_F13R1_FB28         CAN_F13R1_FB28_Msk                              /*!<Filter bit 28 */
  #define CAN_F13R1_FB29_Pos     (29U)
  #define CAN_F13R1_FB29_Msk     (0x1UL << CAN_F13R1_FB29_Pos)                    /*!< 0x20000000 */
  #define CAN_F13R1_FB29         CAN_F13R1_FB29_Msk                              /*!<Filter bit 29 */
  #define CAN_F13R1_FB30_Pos     (30U)
  #define CAN_F13R1_FB30_Msk     (0x1UL << CAN_F13R1_FB30_Pos)                    /*!< 0x40000000 */
  #define CAN_F13R1_FB30         CAN_F13R1_FB30_Msk                              /*!<Filter bit 30 */
  #define CAN_F13R1_FB31_Pos     (31U)
  #define CAN_F13R1_FB31_Msk     (0x1UL << CAN_F13R1_FB31_Pos)                    /*!< 0x80000000 */
  #define CAN_F13R1_FB31         CAN_F13R1_FB31_Msk                              /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F0R2 register  *******************/
  #define CAN_F0R2_FB0_Pos       (0U)
  #define CAN_F0R2_FB0_Msk       (0x1UL << CAN_F0R2_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F0R2_FB0           CAN_F0R2_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F0R2_FB1_Pos       (1U)
  #define CAN_F0R2_FB1_Msk       (0x1UL << CAN_F0R2_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F0R2_FB1           CAN_F0R2_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F0R2_FB2_Pos       (2U)
  #define CAN_F0R2_FB2_Msk       (0x1UL << CAN_F0R2_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F0R2_FB2           CAN_F0R2_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F0R2_FB3_Pos       (3U)
  #define CAN_F0R2_FB3_Msk       (0x1UL << CAN_F0R2_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F0R2_FB3           CAN_F0R2_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F0R2_FB4_Pos       (4U)
  #define CAN_F0R2_FB4_Msk       (0x1UL << CAN_F0R2_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F0R2_FB4           CAN_F0R2_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F0R2_FB5_Pos       (5U)
  #define CAN_F0R2_FB5_Msk       (0x1UL << CAN_F0R2_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F0R2_FB5           CAN_F0R2_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F0R2_FB6_Pos       (6U)
  #define CAN_F0R2_FB6_Msk       (0x1UL << CAN_F0R2_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F0R2_FB6           CAN_F0R2_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F0R2_FB7_Pos       (7U)
  #define CAN_F0R2_FB7_Msk       (0x1UL << CAN_F0R2_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F0R2_FB7           CAN_F0R2_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F0R2_FB8_Pos       (8U)
  #define CAN_F0R2_FB8_Msk       (0x1UL << CAN_F0R2_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F0R2_FB8           CAN_F0R2_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F0R2_FB9_Pos       (9U)
  #define CAN_F0R2_FB9_Msk       (0x1UL << CAN_F0R2_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F0R2_FB9           CAN_F0R2_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F0R2_FB10_Pos      (10U)
  #define CAN_F0R2_FB10_Msk      (0x1UL << CAN_F0R2_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F0R2_FB10          CAN_F0R2_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F0R2_FB11_Pos      (11U)
  #define CAN_F0R2_FB11_Msk      (0x1UL << CAN_F0R2_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F0R2_FB11          CAN_F0R2_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F0R2_FB12_Pos      (12U)
  #define CAN_F0R2_FB12_Msk      (0x1UL << CAN_F0R2_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F0R2_FB12          CAN_F0R2_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F0R2_FB13_Pos      (13U)
  #define CAN_F0R2_FB13_Msk      (0x1UL << CAN_F0R2_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F0R2_FB13          CAN_F0R2_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F0R2_FB14_Pos      (14U)
  #define CAN_F0R2_FB14_Msk      (0x1UL << CAN_F0R2_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F0R2_FB14          CAN_F0R2_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F0R2_FB15_Pos      (15U)
  #define CAN_F0R2_FB15_Msk      (0x1UL << CAN_F0R2_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F0R2_FB15          CAN_F0R2_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F0R2_FB16_Pos      (16U)
  #define CAN_F0R2_FB16_Msk      (0x1UL << CAN_F0R2_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F0R2_FB16          CAN_F0R2_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F0R2_FB17_Pos      (17U)
  #define CAN_F0R2_FB17_Msk      (0x1UL << CAN_F0R2_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F0R2_FB17          CAN_F0R2_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F0R2_FB18_Pos      (18U)
  #define CAN_F0R2_FB18_Msk      (0x1UL << CAN_F0R2_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F0R2_FB18          CAN_F0R2_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F0R2_FB19_Pos      (19U)
  #define CAN_F0R2_FB19_Msk      (0x1UL << CAN_F0R2_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F0R2_FB19          CAN_F0R2_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F0R2_FB20_Pos      (20U)
  #define CAN_F0R2_FB20_Msk      (0x1UL << CAN_F0R2_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F0R2_FB20          CAN_F0R2_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F0R2_FB21_Pos      (21U)
  #define CAN_F0R2_FB21_Msk      (0x1UL << CAN_F0R2_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F0R2_FB21          CAN_F0R2_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F0R2_FB22_Pos      (22U)
  #define CAN_F0R2_FB22_Msk      (0x1UL << CAN_F0R2_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F0R2_FB22          CAN_F0R2_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F0R2_FB23_Pos      (23U)
  #define CAN_F0R2_FB23_Msk      (0x1UL << CAN_F0R2_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F0R2_FB23          CAN_F0R2_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F0R2_FB24_Pos      (24U)
  #define CAN_F0R2_FB24_Msk      (0x1UL << CAN_F0R2_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F0R2_FB24          CAN_F0R2_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F0R2_FB25_Pos      (25U)
  #define CAN_F0R2_FB25_Msk      (0x1UL << CAN_F0R2_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F0R2_FB25          CAN_F0R2_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F0R2_FB26_Pos      (26U)
  #define CAN_F0R2_FB26_Msk      (0x1UL << CAN_F0R2_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F0R2_FB26          CAN_F0R2_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F0R2_FB27_Pos      (27U)
  #define CAN_F0R2_FB27_Msk      (0x1UL << CAN_F0R2_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F0R2_FB27          CAN_F0R2_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F0R2_FB28_Pos      (28U)
  #define CAN_F0R2_FB28_Msk      (0x1UL << CAN_F0R2_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F0R2_FB28          CAN_F0R2_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F0R2_FB29_Pos      (29U)
  #define CAN_F0R2_FB29_Msk      (0x1UL << CAN_F0R2_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F0R2_FB29          CAN_F0R2_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F0R2_FB30_Pos      (30U)
  #define CAN_F0R2_FB30_Msk      (0x1UL << CAN_F0R2_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F0R2_FB30          CAN_F0R2_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F0R2_FB31_Pos      (31U)
  #define CAN_F0R2_FB31_Msk      (0x1UL << CAN_F0R2_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F0R2_FB31          CAN_F0R2_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F1R2 register  *******************/
  #define CAN_F1R2_FB0_Pos       (0U)
  #define CAN_F1R2_FB0_Msk       (0x1UL << CAN_F1R2_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F1R2_FB0           CAN_F1R2_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F1R2_FB1_Pos       (1U)
  #define CAN_F1R2_FB1_Msk       (0x1UL << CAN_F1R2_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F1R2_FB1           CAN_F1R2_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F1R2_FB2_Pos       (2U)
  #define CAN_F1R2_FB2_Msk       (0x1UL << CAN_F1R2_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F1R2_FB2           CAN_F1R2_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F1R2_FB3_Pos       (3U)
  #define CAN_F1R2_FB3_Msk       (0x1UL << CAN_F1R2_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F1R2_FB3           CAN_F1R2_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F1R2_FB4_Pos       (4U)
  #define CAN_F1R2_FB4_Msk       (0x1UL << CAN_F1R2_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F1R2_FB4           CAN_F1R2_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F1R2_FB5_Pos       (5U)
  #define CAN_F1R2_FB5_Msk       (0x1UL << CAN_F1R2_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F1R2_FB5           CAN_F1R2_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F1R2_FB6_Pos       (6U)
  #define CAN_F1R2_FB6_Msk       (0x1UL << CAN_F1R2_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F1R2_FB6           CAN_F1R2_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F1R2_FB7_Pos       (7U)
  #define CAN_F1R2_FB7_Msk       (0x1UL << CAN_F1R2_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F1R2_FB7           CAN_F1R2_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F1R2_FB8_Pos       (8U)
  #define CAN_F1R2_FB8_Msk       (0x1UL << CAN_F1R2_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F1R2_FB8           CAN_F1R2_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F1R2_FB9_Pos       (9U)
  #define CAN_F1R2_FB9_Msk       (0x1UL << CAN_F1R2_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F1R2_FB9           CAN_F1R2_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F1R2_FB10_Pos      (10U)
  #define CAN_F1R2_FB10_Msk      (0x1UL << CAN_F1R2_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F1R2_FB10          CAN_F1R2_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F1R2_FB11_Pos      (11U)
  #define CAN_F1R2_FB11_Msk      (0x1UL << CAN_F1R2_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F1R2_FB11          CAN_F1R2_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F1R2_FB12_Pos      (12U)
  #define CAN_F1R2_FB12_Msk      (0x1UL << CAN_F1R2_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F1R2_FB12          CAN_F1R2_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F1R2_FB13_Pos      (13U)
  #define CAN_F1R2_FB13_Msk      (0x1UL << CAN_F1R2_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F1R2_FB13          CAN_F1R2_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F1R2_FB14_Pos      (14U)
  #define CAN_F1R2_FB14_Msk      (0x1UL << CAN_F1R2_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F1R2_FB14          CAN_F1R2_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F1R2_FB15_Pos      (15U)
  #define CAN_F1R2_FB15_Msk      (0x1UL << CAN_F1R2_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F1R2_FB15          CAN_F1R2_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F1R2_FB16_Pos      (16U)
  #define CAN_F1R2_FB16_Msk      (0x1UL << CAN_F1R2_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F1R2_FB16          CAN_F1R2_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F1R2_FB17_Pos      (17U)
  #define CAN_F1R2_FB17_Msk      (0x1UL << CAN_F1R2_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F1R2_FB17          CAN_F1R2_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F1R2_FB18_Pos      (18U)
  #define CAN_F1R2_FB18_Msk      (0x1UL << CAN_F1R2_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F1R2_FB18          CAN_F1R2_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F1R2_FB19_Pos      (19U)
  #define CAN_F1R2_FB19_Msk      (0x1UL << CAN_F1R2_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F1R2_FB19          CAN_F1R2_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F1R2_FB20_Pos      (20U)
  #define CAN_F1R2_FB20_Msk      (0x1UL << CAN_F1R2_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F1R2_FB20          CAN_F1R2_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F1R2_FB21_Pos      (21U)
  #define CAN_F1R2_FB21_Msk      (0x1UL << CAN_F1R2_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F1R2_FB21          CAN_F1R2_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F1R2_FB22_Pos      (22U)
  #define CAN_F1R2_FB22_Msk      (0x1UL << CAN_F1R2_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F1R2_FB22          CAN_F1R2_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F1R2_FB23_Pos      (23U)
  #define CAN_F1R2_FB23_Msk      (0x1UL << CAN_F1R2_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F1R2_FB23          CAN_F1R2_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F1R2_FB24_Pos      (24U)
  #define CAN_F1R2_FB24_Msk      (0x1UL << CAN_F1R2_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F1R2_FB24          CAN_F1R2_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F1R2_FB25_Pos      (25U)
  #define CAN_F1R2_FB25_Msk      (0x1UL << CAN_F1R2_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F1R2_FB25          CAN_F1R2_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F1R2_FB26_Pos      (26U)
  #define CAN_F1R2_FB26_Msk      (0x1UL << CAN_F1R2_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F1R2_FB26          CAN_F1R2_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F1R2_FB27_Pos      (27U)
  #define CAN_F1R2_FB27_Msk      (0x1UL << CAN_F1R2_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F1R2_FB27          CAN_F1R2_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F1R2_FB28_Pos      (28U)
  #define CAN_F1R2_FB28_Msk      (0x1UL << CAN_F1R2_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F1R2_FB28          CAN_F1R2_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F1R2_FB29_Pos      (29U)
  #define CAN_F1R2_FB29_Msk      (0x1UL << CAN_F1R2_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F1R2_FB29          CAN_F1R2_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F1R2_FB30_Pos      (30U)
  #define CAN_F1R2_FB30_Msk      (0x1UL << CAN_F1R2_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F1R2_FB30          CAN_F1R2_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F1R2_FB31_Pos      (31U)
  #define CAN_F1R2_FB31_Msk      (0x1UL << CAN_F1R2_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F1R2_FB31          CAN_F1R2_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F2R2 register  *******************/
  #define CAN_F2R2_FB0_Pos       (0U)
  #define CAN_F2R2_FB0_Msk       (0x1UL << CAN_F2R2_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F2R2_FB0           CAN_F2R2_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F2R2_FB1_Pos       (1U)
  #define CAN_F2R2_FB1_Msk       (0x1UL << CAN_F2R2_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F2R2_FB1           CAN_F2R2_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F2R2_FB2_Pos       (2U)
  #define CAN_F2R2_FB2_Msk       (0x1UL << CAN_F2R2_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F2R2_FB2           CAN_F2R2_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F2R2_FB3_Pos       (3U)
  #define CAN_F2R2_FB3_Msk       (0x1UL << CAN_F2R2_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F2R2_FB3           CAN_F2R2_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F2R2_FB4_Pos       (4U)
  #define CAN_F2R2_FB4_Msk       (0x1UL << CAN_F2R2_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F2R2_FB4           CAN_F2R2_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F2R2_FB5_Pos       (5U)
  #define CAN_F2R2_FB5_Msk       (0x1UL << CAN_F2R2_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F2R2_FB5           CAN_F2R2_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F2R2_FB6_Pos       (6U)
  #define CAN_F2R2_FB6_Msk       (0x1UL << CAN_F2R2_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F2R2_FB6           CAN_F2R2_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F2R2_FB7_Pos       (7U)
  #define CAN_F2R2_FB7_Msk       (0x1UL << CAN_F2R2_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F2R2_FB7           CAN_F2R2_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F2R2_FB8_Pos       (8U)
  #define CAN_F2R2_FB8_Msk       (0x1UL << CAN_F2R2_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F2R2_FB8           CAN_F2R2_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F2R2_FB9_Pos       (9U)
  #define CAN_F2R2_FB9_Msk       (0x1UL << CAN_F2R2_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F2R2_FB9           CAN_F2R2_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F2R2_FB10_Pos      (10U)
  #define CAN_F2R2_FB10_Msk      (0x1UL << CAN_F2R2_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F2R2_FB10          CAN_F2R2_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F2R2_FB11_Pos      (11U)
  #define CAN_F2R2_FB11_Msk      (0x1UL << CAN_F2R2_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F2R2_FB11          CAN_F2R2_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F2R2_FB12_Pos      (12U)
  #define CAN_F2R2_FB12_Msk      (0x1UL << CAN_F2R2_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F2R2_FB12          CAN_F2R2_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F2R2_FB13_Pos      (13U)
  #define CAN_F2R2_FB13_Msk      (0x1UL << CAN_F2R2_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F2R2_FB13          CAN_F2R2_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F2R2_FB14_Pos      (14U)
  #define CAN_F2R2_FB14_Msk      (0x1UL << CAN_F2R2_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F2R2_FB14          CAN_F2R2_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F2R2_FB15_Pos      (15U)
  #define CAN_F2R2_FB15_Msk      (0x1UL << CAN_F2R2_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F2R2_FB15          CAN_F2R2_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F2R2_FB16_Pos      (16U)
  #define CAN_F2R2_FB16_Msk      (0x1UL << CAN_F2R2_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F2R2_FB16          CAN_F2R2_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F2R2_FB17_Pos      (17U)
  #define CAN_F2R2_FB17_Msk      (0x1UL << CAN_F2R2_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F2R2_FB17          CAN_F2R2_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F2R2_FB18_Pos      (18U)
  #define CAN_F2R2_FB18_Msk      (0x1UL << CAN_F2R2_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F2R2_FB18          CAN_F2R2_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F2R2_FB19_Pos      (19U)
  #define CAN_F2R2_FB19_Msk      (0x1UL << CAN_F2R2_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F2R2_FB19          CAN_F2R2_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F2R2_FB20_Pos      (20U)
  #define CAN_F2R2_FB20_Msk      (0x1UL << CAN_F2R2_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F2R2_FB20          CAN_F2R2_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F2R2_FB21_Pos      (21U)
  #define CAN_F2R2_FB21_Msk      (0x1UL << CAN_F2R2_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F2R2_FB21          CAN_F2R2_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F2R2_FB22_Pos      (22U)
  #define CAN_F2R2_FB22_Msk      (0x1UL << CAN_F2R2_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F2R2_FB22          CAN_F2R2_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F2R2_FB23_Pos      (23U)
  #define CAN_F2R2_FB23_Msk      (0x1UL << CAN_F2R2_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F2R2_FB23          CAN_F2R2_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F2R2_FB24_Pos      (24U)
  #define CAN_F2R2_FB24_Msk      (0x1UL << CAN_F2R2_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F2R2_FB24          CAN_F2R2_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F2R2_FB25_Pos      (25U)
  #define CAN_F2R2_FB25_Msk      (0x1UL << CAN_F2R2_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F2R2_FB25          CAN_F2R2_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F2R2_FB26_Pos      (26U)
  #define CAN_F2R2_FB26_Msk      (0x1UL << CAN_F2R2_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F2R2_FB26          CAN_F2R2_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F2R2_FB27_Pos      (27U)
  #define CAN_F2R2_FB27_Msk      (0x1UL << CAN_F2R2_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F2R2_FB27          CAN_F2R2_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F2R2_FB28_Pos      (28U)
  #define CAN_F2R2_FB28_Msk      (0x1UL << CAN_F2R2_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F2R2_FB28          CAN_F2R2_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F2R2_FB29_Pos      (29U)
  #define CAN_F2R2_FB29_Msk      (0x1UL << CAN_F2R2_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F2R2_FB29          CAN_F2R2_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F2R2_FB30_Pos      (30U)
  #define CAN_F2R2_FB30_Msk      (0x1UL << CAN_F2R2_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F2R2_FB30          CAN_F2R2_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F2R2_FB31_Pos      (31U)
  #define CAN_F2R2_FB31_Msk      (0x1UL << CAN_F2R2_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F2R2_FB31          CAN_F2R2_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F3R2 register  *******************/
  #define CAN_F3R2_FB0_Pos       (0U)
  #define CAN_F3R2_FB0_Msk       (0x1UL << CAN_F3R2_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F3R2_FB0           CAN_F3R2_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F3R2_FB1_Pos       (1U)
  #define CAN_F3R2_FB1_Msk       (0x1UL << CAN_F3R2_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F3R2_FB1           CAN_F3R2_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F3R2_FB2_Pos       (2U)
  #define CAN_F3R2_FB2_Msk       (0x1UL << CAN_F3R2_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F3R2_FB2           CAN_F3R2_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F3R2_FB3_Pos       (3U)
  #define CAN_F3R2_FB3_Msk       (0x1UL << CAN_F3R2_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F3R2_FB3           CAN_F3R2_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F3R2_FB4_Pos       (4U)
  #define CAN_F3R2_FB4_Msk       (0x1UL << CAN_F3R2_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F3R2_FB4           CAN_F3R2_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F3R2_FB5_Pos       (5U)
  #define CAN_F3R2_FB5_Msk       (0x1UL << CAN_F3R2_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F3R2_FB5           CAN_F3R2_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F3R2_FB6_Pos       (6U)
  #define CAN_F3R2_FB6_Msk       (0x1UL << CAN_F3R2_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F3R2_FB6           CAN_F3R2_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F3R2_FB7_Pos       (7U)
  #define CAN_F3R2_FB7_Msk       (0x1UL << CAN_F3R2_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F3R2_FB7           CAN_F3R2_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F3R2_FB8_Pos       (8U)
  #define CAN_F3R2_FB8_Msk       (0x1UL << CAN_F3R2_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F3R2_FB8           CAN_F3R2_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F3R2_FB9_Pos       (9U)
  #define CAN_F3R2_FB9_Msk       (0x1UL << CAN_F3R2_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F3R2_FB9           CAN_F3R2_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F3R2_FB10_Pos      (10U)
  #define CAN_F3R2_FB10_Msk      (0x1UL << CAN_F3R2_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F3R2_FB10          CAN_F3R2_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F3R2_FB11_Pos      (11U)
  #define CAN_F3R2_FB11_Msk      (0x1UL << CAN_F3R2_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F3R2_FB11          CAN_F3R2_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F3R2_FB12_Pos      (12U)
  #define CAN_F3R2_FB12_Msk      (0x1UL << CAN_F3R2_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F3R2_FB12          CAN_F3R2_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F3R2_FB13_Pos      (13U)
  #define CAN_F3R2_FB13_Msk      (0x1UL << CAN_F3R2_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F3R2_FB13          CAN_F3R2_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F3R2_FB14_Pos      (14U)
  #define CAN_F3R2_FB14_Msk      (0x1UL << CAN_F3R2_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F3R2_FB14          CAN_F3R2_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F3R2_FB15_Pos      (15U)
  #define CAN_F3R2_FB15_Msk      (0x1UL << CAN_F3R2_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F3R2_FB15          CAN_F3R2_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F3R2_FB16_Pos      (16U)
  #define CAN_F3R2_FB16_Msk      (0x1UL << CAN_F3R2_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F3R2_FB16          CAN_F3R2_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F3R2_FB17_Pos      (17U)
  #define CAN_F3R2_FB17_Msk      (0x1UL << CAN_F3R2_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F3R2_FB17          CAN_F3R2_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F3R2_FB18_Pos      (18U)
  #define CAN_F3R2_FB18_Msk      (0x1UL << CAN_F3R2_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F3R2_FB18          CAN_F3R2_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F3R2_FB19_Pos      (19U)
  #define CAN_F3R2_FB19_Msk      (0x1UL << CAN_F3R2_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F3R2_FB19          CAN_F3R2_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F3R2_FB20_Pos      (20U)
  #define CAN_F3R2_FB20_Msk      (0x1UL << CAN_F3R2_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F3R2_FB20          CAN_F3R2_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F3R2_FB21_Pos      (21U)
  #define CAN_F3R2_FB21_Msk      (0x1UL << CAN_F3R2_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F3R2_FB21          CAN_F3R2_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F3R2_FB22_Pos      (22U)
  #define CAN_F3R2_FB22_Msk      (0x1UL << CAN_F3R2_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F3R2_FB22          CAN_F3R2_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F3R2_FB23_Pos      (23U)
  #define CAN_F3R2_FB23_Msk      (0x1UL << CAN_F3R2_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F3R2_FB23          CAN_F3R2_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F3R2_FB24_Pos      (24U)
  #define CAN_F3R2_FB24_Msk      (0x1UL << CAN_F3R2_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F3R2_FB24          CAN_F3R2_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F3R2_FB25_Pos      (25U)
  #define CAN_F3R2_FB25_Msk      (0x1UL << CAN_F3R2_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F3R2_FB25          CAN_F3R2_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F3R2_FB26_Pos      (26U)
  #define CAN_F3R2_FB26_Msk      (0x1UL << CAN_F3R2_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F3R2_FB26          CAN_F3R2_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F3R2_FB27_Pos      (27U)
  #define CAN_F3R2_FB27_Msk      (0x1UL << CAN_F3R2_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F3R2_FB27          CAN_F3R2_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F3R2_FB28_Pos      (28U)
  #define CAN_F3R2_FB28_Msk      (0x1UL << CAN_F3R2_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F3R2_FB28          CAN_F3R2_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F3R2_FB29_Pos      (29U)
  #define CAN_F3R2_FB29_Msk      (0x1UL << CAN_F3R2_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F3R2_FB29          CAN_F3R2_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F3R2_FB30_Pos      (30U)
  #define CAN_F3R2_FB30_Msk      (0x1UL << CAN_F3R2_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F3R2_FB30          CAN_F3R2_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F3R2_FB31_Pos      (31U)
  #define CAN_F3R2_FB31_Msk      (0x1UL << CAN_F3R2_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F3R2_FB31          CAN_F3R2_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F4R2 register  *******************/
  #define CAN_F4R2_FB0_Pos       (0U)
  #define CAN_F4R2_FB0_Msk       (0x1UL << CAN_F4R2_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F4R2_FB0           CAN_F4R2_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F4R2_FB1_Pos       (1U)
  #define CAN_F4R2_FB1_Msk       (0x1UL << CAN_F4R2_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F4R2_FB1           CAN_F4R2_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F4R2_FB2_Pos       (2U)
  #define CAN_F4R2_FB2_Msk       (0x1UL << CAN_F4R2_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F4R2_FB2           CAN_F4R2_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F4R2_FB3_Pos       (3U)
  #define CAN_F4R2_FB3_Msk       (0x1UL << CAN_F4R2_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F4R2_FB3           CAN_F4R2_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F4R2_FB4_Pos       (4U)
  #define CAN_F4R2_FB4_Msk       (0x1UL << CAN_F4R2_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F4R2_FB4           CAN_F4R2_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F4R2_FB5_Pos       (5U)
  #define CAN_F4R2_FB5_Msk       (0x1UL << CAN_F4R2_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F4R2_FB5           CAN_F4R2_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F4R2_FB6_Pos       (6U)
  #define CAN_F4R2_FB6_Msk       (0x1UL << CAN_F4R2_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F4R2_FB6           CAN_F4R2_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F4R2_FB7_Pos       (7U)
  #define CAN_F4R2_FB7_Msk       (0x1UL << CAN_F4R2_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F4R2_FB7           CAN_F4R2_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F4R2_FB8_Pos       (8U)
  #define CAN_F4R2_FB8_Msk       (0x1UL << CAN_F4R2_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F4R2_FB8           CAN_F4R2_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F4R2_FB9_Pos       (9U)
  #define CAN_F4R2_FB9_Msk       (0x1UL << CAN_F4R2_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F4R2_FB9           CAN_F4R2_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F4R2_FB10_Pos      (10U)
  #define CAN_F4R2_FB10_Msk      (0x1UL << CAN_F4R2_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F4R2_FB10          CAN_F4R2_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F4R2_FB11_Pos      (11U)
  #define CAN_F4R2_FB11_Msk      (0x1UL << CAN_F4R2_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F4R2_FB11          CAN_F4R2_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F4R2_FB12_Pos      (12U)
  #define CAN_F4R2_FB12_Msk      (0x1UL << CAN_F4R2_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F4R2_FB12          CAN_F4R2_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F4R2_FB13_Pos      (13U)
  #define CAN_F4R2_FB13_Msk      (0x1UL << CAN_F4R2_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F4R2_FB13          CAN_F4R2_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F4R2_FB14_Pos      (14U)
  #define CAN_F4R2_FB14_Msk      (0x1UL << CAN_F4R2_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F4R2_FB14          CAN_F4R2_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F4R2_FB15_Pos      (15U)
  #define CAN_F4R2_FB15_Msk      (0x1UL << CAN_F4R2_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F4R2_FB15          CAN_F4R2_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F4R2_FB16_Pos      (16U)
  #define CAN_F4R2_FB16_Msk      (0x1UL << CAN_F4R2_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F4R2_FB16          CAN_F4R2_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F4R2_FB17_Pos      (17U)
  #define CAN_F4R2_FB17_Msk      (0x1UL << CAN_F4R2_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F4R2_FB17          CAN_F4R2_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F4R2_FB18_Pos      (18U)
  #define CAN_F4R2_FB18_Msk      (0x1UL << CAN_F4R2_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F4R2_FB18          CAN_F4R2_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F4R2_FB19_Pos      (19U)
  #define CAN_F4R2_FB19_Msk      (0x1UL << CAN_F4R2_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F4R2_FB19          CAN_F4R2_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F4R2_FB20_Pos      (20U)
  #define CAN_F4R2_FB20_Msk      (0x1UL << CAN_F4R2_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F4R2_FB20          CAN_F4R2_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F4R2_FB21_Pos      (21U)
  #define CAN_F4R2_FB21_Msk      (0x1UL << CAN_F4R2_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F4R2_FB21          CAN_F4R2_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F4R2_FB22_Pos      (22U)
  #define CAN_F4R2_FB22_Msk      (0x1UL << CAN_F4R2_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F4R2_FB22          CAN_F4R2_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F4R2_FB23_Pos      (23U)
  #define CAN_F4R2_FB23_Msk      (0x1UL << CAN_F4R2_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F4R2_FB23          CAN_F4R2_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F4R2_FB24_Pos      (24U)
  #define CAN_F4R2_FB24_Msk      (0x1UL << CAN_F4R2_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F4R2_FB24          CAN_F4R2_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F4R2_FB25_Pos      (25U)
  #define CAN_F4R2_FB25_Msk      (0x1UL << CAN_F4R2_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F4R2_FB25          CAN_F4R2_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F4R2_FB26_Pos      (26U)
  #define CAN_F4R2_FB26_Msk      (0x1UL << CAN_F4R2_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F4R2_FB26          CAN_F4R2_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F4R2_FB27_Pos      (27U)
  #define CAN_F4R2_FB27_Msk      (0x1UL << CAN_F4R2_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F4R2_FB27          CAN_F4R2_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F4R2_FB28_Pos      (28U)
  #define CAN_F4R2_FB28_Msk      (0x1UL << CAN_F4R2_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F4R2_FB28          CAN_F4R2_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F4R2_FB29_Pos      (29U)
  #define CAN_F4R2_FB29_Msk      (0x1UL << CAN_F4R2_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F4R2_FB29          CAN_F4R2_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F4R2_FB30_Pos      (30U)
  #define CAN_F4R2_FB30_Msk      (0x1UL << CAN_F4R2_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F4R2_FB30          CAN_F4R2_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F4R2_FB31_Pos      (31U)
  #define CAN_F4R2_FB31_Msk      (0x1UL << CAN_F4R2_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F4R2_FB31          CAN_F4R2_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F5R2 register  *******************/
  #define CAN_F5R2_FB0_Pos       (0U)
  #define CAN_F5R2_FB0_Msk       (0x1UL << CAN_F5R2_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F5R2_FB0           CAN_F5R2_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F5R2_FB1_Pos       (1U)
  #define CAN_F5R2_FB1_Msk       (0x1UL << CAN_F5R2_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F5R2_FB1           CAN_F5R2_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F5R2_FB2_Pos       (2U)
  #define CAN_F5R2_FB2_Msk       (0x1UL << CAN_F5R2_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F5R2_FB2           CAN_F5R2_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F5R2_FB3_Pos       (3U)
  #define CAN_F5R2_FB3_Msk       (0x1UL << CAN_F5R2_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F5R2_FB3           CAN_F5R2_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F5R2_FB4_Pos       (4U)
  #define CAN_F5R2_FB4_Msk       (0x1UL << CAN_F5R2_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F5R2_FB4           CAN_F5R2_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F5R2_FB5_Pos       (5U)
  #define CAN_F5R2_FB5_Msk       (0x1UL << CAN_F5R2_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F5R2_FB5           CAN_F5R2_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F5R2_FB6_Pos       (6U)
  #define CAN_F5R2_FB6_Msk       (0x1UL << CAN_F5R2_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F5R2_FB6           CAN_F5R2_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F5R2_FB7_Pos       (7U)
  #define CAN_F5R2_FB7_Msk       (0x1UL << CAN_F5R2_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F5R2_FB7           CAN_F5R2_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F5R2_FB8_Pos       (8U)
  #define CAN_F5R2_FB8_Msk       (0x1UL << CAN_F5R2_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F5R2_FB8           CAN_F5R2_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F5R2_FB9_Pos       (9U)
  #define CAN_F5R2_FB9_Msk       (0x1UL << CAN_F5R2_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F5R2_FB9           CAN_F5R2_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F5R2_FB10_Pos      (10U)
  #define CAN_F5R2_FB10_Msk      (0x1UL << CAN_F5R2_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F5R2_FB10          CAN_F5R2_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F5R2_FB11_Pos      (11U)
  #define CAN_F5R2_FB11_Msk      (0x1UL << CAN_F5R2_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F5R2_FB11          CAN_F5R2_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F5R2_FB12_Pos      (12U)
  #define CAN_F5R2_FB12_Msk      (0x1UL << CAN_F5R2_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F5R2_FB12          CAN_F5R2_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F5R2_FB13_Pos      (13U)
  #define CAN_F5R2_FB13_Msk      (0x1UL << CAN_F5R2_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F5R2_FB13          CAN_F5R2_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F5R2_FB14_Pos      (14U)
  #define CAN_F5R2_FB14_Msk      (0x1UL << CAN_F5R2_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F5R2_FB14          CAN_F5R2_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F5R2_FB15_Pos      (15U)
  #define CAN_F5R2_FB15_Msk      (0x1UL << CAN_F5R2_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F5R2_FB15          CAN_F5R2_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F5R2_FB16_Pos      (16U)
  #define CAN_F5R2_FB16_Msk      (0x1UL << CAN_F5R2_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F5R2_FB16          CAN_F5R2_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F5R2_FB17_Pos      (17U)
  #define CAN_F5R2_FB17_Msk      (0x1UL << CAN_F5R2_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F5R2_FB17          CAN_F5R2_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F5R2_FB18_Pos      (18U)
  #define CAN_F5R2_FB18_Msk      (0x1UL << CAN_F5R2_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F5R2_FB18          CAN_F5R2_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F5R2_FB19_Pos      (19U)
  #define CAN_F5R2_FB19_Msk      (0x1UL << CAN_F5R2_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F5R2_FB19          CAN_F5R2_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F5R2_FB20_Pos      (20U)
  #define CAN_F5R2_FB20_Msk      (0x1UL << CAN_F5R2_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F5R2_FB20          CAN_F5R2_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F5R2_FB21_Pos      (21U)
  #define CAN_F5R2_FB21_Msk      (0x1UL << CAN_F5R2_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F5R2_FB21          CAN_F5R2_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F5R2_FB22_Pos      (22U)
  #define CAN_F5R2_FB22_Msk      (0x1UL << CAN_F5R2_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F5R2_FB22          CAN_F5R2_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F5R2_FB23_Pos      (23U)
  #define CAN_F5R2_FB23_Msk      (0x1UL << CAN_F5R2_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F5R2_FB23          CAN_F5R2_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F5R2_FB24_Pos      (24U)
  #define CAN_F5R2_FB24_Msk      (0x1UL << CAN_F5R2_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F5R2_FB24          CAN_F5R2_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F5R2_FB25_Pos      (25U)
  #define CAN_F5R2_FB25_Msk      (0x1UL << CAN_F5R2_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F5R2_FB25          CAN_F5R2_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F5R2_FB26_Pos      (26U)
  #define CAN_F5R2_FB26_Msk      (0x1UL << CAN_F5R2_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F5R2_FB26          CAN_F5R2_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F5R2_FB27_Pos      (27U)
  #define CAN_F5R2_FB27_Msk      (0x1UL << CAN_F5R2_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F5R2_FB27          CAN_F5R2_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F5R2_FB28_Pos      (28U)
  #define CAN_F5R2_FB28_Msk      (0x1UL << CAN_F5R2_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F5R2_FB28          CAN_F5R2_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F5R2_FB29_Pos      (29U)
  #define CAN_F5R2_FB29_Msk      (0x1UL << CAN_F5R2_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F5R2_FB29          CAN_F5R2_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F5R2_FB30_Pos      (30U)
  #define CAN_F5R2_FB30_Msk      (0x1UL << CAN_F5R2_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F5R2_FB30          CAN_F5R2_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F5R2_FB31_Pos      (31U)
  #define CAN_F5R2_FB31_Msk      (0x1UL << CAN_F5R2_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F5R2_FB31          CAN_F5R2_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F6R2 register  *******************/
  #define CAN_F6R2_FB0_Pos       (0U)
  #define CAN_F6R2_FB0_Msk       (0x1UL << CAN_F6R2_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F6R2_FB0           CAN_F6R2_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F6R2_FB1_Pos       (1U)
  #define CAN_F6R2_FB1_Msk       (0x1UL << CAN_F6R2_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F6R2_FB1           CAN_F6R2_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F6R2_FB2_Pos       (2U)
  #define CAN_F6R2_FB2_Msk       (0x1UL << CAN_F6R2_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F6R2_FB2           CAN_F6R2_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F6R2_FB3_Pos       (3U)
  #define CAN_F6R2_FB3_Msk       (0x1UL << CAN_F6R2_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F6R2_FB3           CAN_F6R2_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F6R2_FB4_Pos       (4U)
  #define CAN_F6R2_FB4_Msk       (0x1UL << CAN_F6R2_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F6R2_FB4           CAN_F6R2_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F6R2_FB5_Pos       (5U)
  #define CAN_F6R2_FB5_Msk       (0x1UL << CAN_F6R2_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F6R2_FB5           CAN_F6R2_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F6R2_FB6_Pos       (6U)
  #define CAN_F6R2_FB6_Msk       (0x1UL << CAN_F6R2_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F6R2_FB6           CAN_F6R2_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F6R2_FB7_Pos       (7U)
  #define CAN_F6R2_FB7_Msk       (0x1UL << CAN_F6R2_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F6R2_FB7           CAN_F6R2_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F6R2_FB8_Pos       (8U)
  #define CAN_F6R2_FB8_Msk       (0x1UL << CAN_F6R2_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F6R2_FB8           CAN_F6R2_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F6R2_FB9_Pos       (9U)
  #define CAN_F6R2_FB9_Msk       (0x1UL << CAN_F6R2_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F6R2_FB9           CAN_F6R2_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F6R2_FB10_Pos      (10U)
  #define CAN_F6R2_FB10_Msk      (0x1UL << CAN_F6R2_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F6R2_FB10          CAN_F6R2_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F6R2_FB11_Pos      (11U)
  #define CAN_F6R2_FB11_Msk      (0x1UL << CAN_F6R2_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F6R2_FB11          CAN_F6R2_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F6R2_FB12_Pos      (12U)
  #define CAN_F6R2_FB12_Msk      (0x1UL << CAN_F6R2_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F6R2_FB12          CAN_F6R2_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F6R2_FB13_Pos      (13U)
  #define CAN_F6R2_FB13_Msk      (0x1UL << CAN_F6R2_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F6R2_FB13          CAN_F6R2_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F6R2_FB14_Pos      (14U)
  #define CAN_F6R2_FB14_Msk      (0x1UL << CAN_F6R2_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F6R2_FB14          CAN_F6R2_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F6R2_FB15_Pos      (15U)
  #define CAN_F6R2_FB15_Msk      (0x1UL << CAN_F6R2_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F6R2_FB15          CAN_F6R2_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F6R2_FB16_Pos      (16U)
  #define CAN_F6R2_FB16_Msk      (0x1UL << CAN_F6R2_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F6R2_FB16          CAN_F6R2_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F6R2_FB17_Pos      (17U)
  #define CAN_F6R2_FB17_Msk      (0x1UL << CAN_F6R2_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F6R2_FB17          CAN_F6R2_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F6R2_FB18_Pos      (18U)
  #define CAN_F6R2_FB18_Msk      (0x1UL << CAN_F6R2_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F6R2_FB18          CAN_F6R2_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F6R2_FB19_Pos      (19U)
  #define CAN_F6R2_FB19_Msk      (0x1UL << CAN_F6R2_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F6R2_FB19          CAN_F6R2_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F6R2_FB20_Pos      (20U)
  #define CAN_F6R2_FB20_Msk      (0x1UL << CAN_F6R2_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F6R2_FB20          CAN_F6R2_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F6R2_FB21_Pos      (21U)
  #define CAN_F6R2_FB21_Msk      (0x1UL << CAN_F6R2_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F6R2_FB21          CAN_F6R2_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F6R2_FB22_Pos      (22U)
  #define CAN_F6R2_FB22_Msk      (0x1UL << CAN_F6R2_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F6R2_FB22          CAN_F6R2_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F6R2_FB23_Pos      (23U)
  #define CAN_F6R2_FB23_Msk      (0x1UL << CAN_F6R2_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F6R2_FB23          CAN_F6R2_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F6R2_FB24_Pos      (24U)
  #define CAN_F6R2_FB24_Msk      (0x1UL << CAN_F6R2_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F6R2_FB24          CAN_F6R2_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F6R2_FB25_Pos      (25U)
  #define CAN_F6R2_FB25_Msk      (0x1UL << CAN_F6R2_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F6R2_FB25          CAN_F6R2_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F6R2_FB26_Pos      (26U)
  #define CAN_F6R2_FB26_Msk      (0x1UL << CAN_F6R2_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F6R2_FB26          CAN_F6R2_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F6R2_FB27_Pos      (27U)
  #define CAN_F6R2_FB27_Msk      (0x1UL << CAN_F6R2_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F6R2_FB27          CAN_F6R2_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F6R2_FB28_Pos      (28U)
  #define CAN_F6R2_FB28_Msk      (0x1UL << CAN_F6R2_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F6R2_FB28          CAN_F6R2_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F6R2_FB29_Pos      (29U)
  #define CAN_F6R2_FB29_Msk      (0x1UL << CAN_F6R2_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F6R2_FB29          CAN_F6R2_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F6R2_FB30_Pos      (30U)
  #define CAN_F6R2_FB30_Msk      (0x1UL << CAN_F6R2_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F6R2_FB30          CAN_F6R2_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F6R2_FB31_Pos      (31U)
  #define CAN_F6R2_FB31_Msk      (0x1UL << CAN_F6R2_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F6R2_FB31          CAN_F6R2_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F7R2 register  *******************/
  #define CAN_F7R2_FB0_Pos       (0U)
  #define CAN_F7R2_FB0_Msk       (0x1UL << CAN_F7R2_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F7R2_FB0           CAN_F7R2_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F7R2_FB1_Pos       (1U)
  #define CAN_F7R2_FB1_Msk       (0x1UL << CAN_F7R2_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F7R2_FB1           CAN_F7R2_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F7R2_FB2_Pos       (2U)
  #define CAN_F7R2_FB2_Msk       (0x1UL << CAN_F7R2_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F7R2_FB2           CAN_F7R2_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F7R2_FB3_Pos       (3U)
  #define CAN_F7R2_FB3_Msk       (0x1UL << CAN_F7R2_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F7R2_FB3           CAN_F7R2_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F7R2_FB4_Pos       (4U)
  #define CAN_F7R2_FB4_Msk       (0x1UL << CAN_F7R2_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F7R2_FB4           CAN_F7R2_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F7R2_FB5_Pos       (5U)
  #define CAN_F7R2_FB5_Msk       (0x1UL << CAN_F7R2_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F7R2_FB5           CAN_F7R2_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F7R2_FB6_Pos       (6U)
  #define CAN_F7R2_FB6_Msk       (0x1UL << CAN_F7R2_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F7R2_FB6           CAN_F7R2_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F7R2_FB7_Pos       (7U)
  #define CAN_F7R2_FB7_Msk       (0x1UL << CAN_F7R2_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F7R2_FB7           CAN_F7R2_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F7R2_FB8_Pos       (8U)
  #define CAN_F7R2_FB8_Msk       (0x1UL << CAN_F7R2_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F7R2_FB8           CAN_F7R2_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F7R2_FB9_Pos       (9U)
  #define CAN_F7R2_FB9_Msk       (0x1UL << CAN_F7R2_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F7R2_FB9           CAN_F7R2_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F7R2_FB10_Pos      (10U)
  #define CAN_F7R2_FB10_Msk      (0x1UL << CAN_F7R2_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F7R2_FB10          CAN_F7R2_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F7R2_FB11_Pos      (11U)
  #define CAN_F7R2_FB11_Msk      (0x1UL << CAN_F7R2_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F7R2_FB11          CAN_F7R2_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F7R2_FB12_Pos      (12U)
  #define CAN_F7R2_FB12_Msk      (0x1UL << CAN_F7R2_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F7R2_FB12          CAN_F7R2_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F7R2_FB13_Pos      (13U)
  #define CAN_F7R2_FB13_Msk      (0x1UL << CAN_F7R2_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F7R2_FB13          CAN_F7R2_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F7R2_FB14_Pos      (14U)
  #define CAN_F7R2_FB14_Msk      (0x1UL << CAN_F7R2_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F7R2_FB14          CAN_F7R2_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F7R2_FB15_Pos      (15U)
  #define CAN_F7R2_FB15_Msk      (0x1UL << CAN_F7R2_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F7R2_FB15          CAN_F7R2_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F7R2_FB16_Pos      (16U)
  #define CAN_F7R2_FB16_Msk      (0x1UL << CAN_F7R2_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F7R2_FB16          CAN_F7R2_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F7R2_FB17_Pos      (17U)
  #define CAN_F7R2_FB17_Msk      (0x1UL << CAN_F7R2_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F7R2_FB17          CAN_F7R2_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F7R2_FB18_Pos      (18U)
  #define CAN_F7R2_FB18_Msk      (0x1UL << CAN_F7R2_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F7R2_FB18          CAN_F7R2_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F7R2_FB19_Pos      (19U)
  #define CAN_F7R2_FB19_Msk      (0x1UL << CAN_F7R2_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F7R2_FB19          CAN_F7R2_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F7R2_FB20_Pos      (20U)
  #define CAN_F7R2_FB20_Msk      (0x1UL << CAN_F7R2_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F7R2_FB20          CAN_F7R2_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F7R2_FB21_Pos      (21U)
  #define CAN_F7R2_FB21_Msk      (0x1UL << CAN_F7R2_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F7R2_FB21          CAN_F7R2_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F7R2_FB22_Pos      (22U)
  #define CAN_F7R2_FB22_Msk      (0x1UL << CAN_F7R2_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F7R2_FB22          CAN_F7R2_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F7R2_FB23_Pos      (23U)
  #define CAN_F7R2_FB23_Msk      (0x1UL << CAN_F7R2_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F7R2_FB23          CAN_F7R2_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F7R2_FB24_Pos      (24U)
  #define CAN_F7R2_FB24_Msk      (0x1UL << CAN_F7R2_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F7R2_FB24          CAN_F7R2_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F7R2_FB25_Pos      (25U)
  #define CAN_F7R2_FB25_Msk      (0x1UL << CAN_F7R2_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F7R2_FB25          CAN_F7R2_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F7R2_FB26_Pos      (26U)
  #define CAN_F7R2_FB26_Msk      (0x1UL << CAN_F7R2_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F7R2_FB26          CAN_F7R2_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F7R2_FB27_Pos      (27U)
  #define CAN_F7R2_FB27_Msk      (0x1UL << CAN_F7R2_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F7R2_FB27          CAN_F7R2_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F7R2_FB28_Pos      (28U)
  #define CAN_F7R2_FB28_Msk      (0x1UL << CAN_F7R2_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F7R2_FB28          CAN_F7R2_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F7R2_FB29_Pos      (29U)
  #define CAN_F7R2_FB29_Msk      (0x1UL << CAN_F7R2_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F7R2_FB29          CAN_F7R2_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F7R2_FB30_Pos      (30U)
  #define CAN_F7R2_FB30_Msk      (0x1UL << CAN_F7R2_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F7R2_FB30          CAN_F7R2_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F7R2_FB31_Pos      (31U)
  #define CAN_F7R2_FB31_Msk      (0x1UL << CAN_F7R2_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F7R2_FB31          CAN_F7R2_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F8R2 register  *******************/
  #define CAN_F8R2_FB0_Pos       (0U)
  #define CAN_F8R2_FB0_Msk       (0x1UL << CAN_F8R2_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F8R2_FB0           CAN_F8R2_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F8R2_FB1_Pos       (1U)
  #define CAN_F8R2_FB1_Msk       (0x1UL << CAN_F8R2_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F8R2_FB1           CAN_F8R2_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F8R2_FB2_Pos       (2U)
  #define CAN_F8R2_FB2_Msk       (0x1UL << CAN_F8R2_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F8R2_FB2           CAN_F8R2_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F8R2_FB3_Pos       (3U)
  #define CAN_F8R2_FB3_Msk       (0x1UL << CAN_F8R2_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F8R2_FB3           CAN_F8R2_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F8R2_FB4_Pos       (4U)
  #define CAN_F8R2_FB4_Msk       (0x1UL << CAN_F8R2_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F8R2_FB4           CAN_F8R2_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F8R2_FB5_Pos       (5U)
  #define CAN_F8R2_FB5_Msk       (0x1UL << CAN_F8R2_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F8R2_FB5           CAN_F8R2_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F8R2_FB6_Pos       (6U)
  #define CAN_F8R2_FB6_Msk       (0x1UL << CAN_F8R2_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F8R2_FB6           CAN_F8R2_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F8R2_FB7_Pos       (7U)
  #define CAN_F8R2_FB7_Msk       (0x1UL << CAN_F8R2_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F8R2_FB7           CAN_F8R2_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F8R2_FB8_Pos       (8U)
  #define CAN_F8R2_FB8_Msk       (0x1UL << CAN_F8R2_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F8R2_FB8           CAN_F8R2_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F8R2_FB9_Pos       (9U)
  #define CAN_F8R2_FB9_Msk       (0x1UL << CAN_F8R2_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F8R2_FB9           CAN_F8R2_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F8R2_FB10_Pos      (10U)
  #define CAN_F8R2_FB10_Msk      (0x1UL << CAN_F8R2_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F8R2_FB10          CAN_F8R2_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F8R2_FB11_Pos      (11U)
  #define CAN_F8R2_FB11_Msk      (0x1UL << CAN_F8R2_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F8R2_FB11          CAN_F8R2_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F8R2_FB12_Pos      (12U)
  #define CAN_F8R2_FB12_Msk      (0x1UL << CAN_F8R2_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F8R2_FB12          CAN_F8R2_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F8R2_FB13_Pos      (13U)
  #define CAN_F8R2_FB13_Msk      (0x1UL << CAN_F8R2_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F8R2_FB13          CAN_F8R2_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F8R2_FB14_Pos      (14U)
  #define CAN_F8R2_FB14_Msk      (0x1UL << CAN_F8R2_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F8R2_FB14          CAN_F8R2_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F8R2_FB15_Pos      (15U)
  #define CAN_F8R2_FB15_Msk      (0x1UL << CAN_F8R2_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F8R2_FB15          CAN_F8R2_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F8R2_FB16_Pos      (16U)
  #define CAN_F8R2_FB16_Msk      (0x1UL << CAN_F8R2_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F8R2_FB16          CAN_F8R2_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F8R2_FB17_Pos      (17U)
  #define CAN_F8R2_FB17_Msk      (0x1UL << CAN_F8R2_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F8R2_FB17          CAN_F8R2_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F8R2_FB18_Pos      (18U)
  #define CAN_F8R2_FB18_Msk      (0x1UL << CAN_F8R2_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F8R2_FB18          CAN_F8R2_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F8R2_FB19_Pos      (19U)
  #define CAN_F8R2_FB19_Msk      (0x1UL << CAN_F8R2_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F8R2_FB19          CAN_F8R2_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F8R2_FB20_Pos      (20U)
  #define CAN_F8R2_FB20_Msk      (0x1UL << CAN_F8R2_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F8R2_FB20          CAN_F8R2_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F8R2_FB21_Pos      (21U)
  #define CAN_F8R2_FB21_Msk      (0x1UL << CAN_F8R2_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F8R2_FB21          CAN_F8R2_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F8R2_FB22_Pos      (22U)
  #define CAN_F8R2_FB22_Msk      (0x1UL << CAN_F8R2_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F8R2_FB22          CAN_F8R2_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F8R2_FB23_Pos      (23U)
  #define CAN_F8R2_FB23_Msk      (0x1UL << CAN_F8R2_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F8R2_FB23          CAN_F8R2_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F8R2_FB24_Pos      (24U)
  #define CAN_F8R2_FB24_Msk      (0x1UL << CAN_F8R2_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F8R2_FB24          CAN_F8R2_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F8R2_FB25_Pos      (25U)
  #define CAN_F8R2_FB25_Msk      (0x1UL << CAN_F8R2_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F8R2_FB25          CAN_F8R2_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F8R2_FB26_Pos      (26U)
  #define CAN_F8R2_FB26_Msk      (0x1UL << CAN_F8R2_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F8R2_FB26          CAN_F8R2_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F8R2_FB27_Pos      (27U)
  #define CAN_F8R2_FB27_Msk      (0x1UL << CAN_F8R2_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F8R2_FB27          CAN_F8R2_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F8R2_FB28_Pos      (28U)
  #define CAN_F8R2_FB28_Msk      (0x1UL << CAN_F8R2_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F8R2_FB28          CAN_F8R2_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F8R2_FB29_Pos      (29U)
  #define CAN_F8R2_FB29_Msk      (0x1UL << CAN_F8R2_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F8R2_FB29          CAN_F8R2_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F8R2_FB30_Pos      (30U)
  #define CAN_F8R2_FB30_Msk      (0x1UL << CAN_F8R2_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F8R2_FB30          CAN_F8R2_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F8R2_FB31_Pos      (31U)
  #define CAN_F8R2_FB31_Msk      (0x1UL << CAN_F8R2_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F8R2_FB31          CAN_F8R2_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F9R2 register  *******************/
  #define CAN_F9R2_FB0_Pos       (0U)
  #define CAN_F9R2_FB0_Msk       (0x1UL << CAN_F9R2_FB0_Pos)                      /*!< 0x00000001 */
  #define CAN_F9R2_FB0           CAN_F9R2_FB0_Msk                                /*!<Filter bit 0 */
  #define CAN_F9R2_FB1_Pos       (1U)
  #define CAN_F9R2_FB1_Msk       (0x1UL << CAN_F9R2_FB1_Pos)                      /*!< 0x00000002 */
  #define CAN_F9R2_FB1           CAN_F9R2_FB1_Msk                                /*!<Filter bit 1 */
  #define CAN_F9R2_FB2_Pos       (2U)
  #define CAN_F9R2_FB2_Msk       (0x1UL << CAN_F9R2_FB2_Pos)                      /*!< 0x00000004 */
  #define CAN_F9R2_FB2           CAN_F9R2_FB2_Msk                                /*!<Filter bit 2 */
  #define CAN_F9R2_FB3_Pos       (3U)
  #define CAN_F9R2_FB3_Msk       (0x1UL << CAN_F9R2_FB3_Pos)                      /*!< 0x00000008 */
  #define CAN_F9R2_FB3           CAN_F9R2_FB3_Msk                                /*!<Filter bit 3 */
  #define CAN_F9R2_FB4_Pos       (4U)
  #define CAN_F9R2_FB4_Msk       (0x1UL << CAN_F9R2_FB4_Pos)                      /*!< 0x00000010 */
  #define CAN_F9R2_FB4           CAN_F9R2_FB4_Msk                                /*!<Filter bit 4 */
  #define CAN_F9R2_FB5_Pos       (5U)
  #define CAN_F9R2_FB5_Msk       (0x1UL << CAN_F9R2_FB5_Pos)                      /*!< 0x00000020 */
  #define CAN_F9R2_FB5           CAN_F9R2_FB5_Msk                                /*!<Filter bit 5 */
  #define CAN_F9R2_FB6_Pos       (6U)
  #define CAN_F9R2_FB6_Msk       (0x1UL << CAN_F9R2_FB6_Pos)                      /*!< 0x00000040 */
  #define CAN_F9R2_FB6           CAN_F9R2_FB6_Msk                                /*!<Filter bit 6 */
  #define CAN_F9R2_FB7_Pos       (7U)
  #define CAN_F9R2_FB7_Msk       (0x1UL << CAN_F9R2_FB7_Pos)                      /*!< 0x00000080 */
  #define CAN_F9R2_FB7           CAN_F9R2_FB7_Msk                                /*!<Filter bit 7 */
  #define CAN_F9R2_FB8_Pos       (8U)
  #define CAN_F9R2_FB8_Msk       (0x1UL << CAN_F9R2_FB8_Pos)                      /*!< 0x00000100 */
  #define CAN_F9R2_FB8           CAN_F9R2_FB8_Msk                                /*!<Filter bit 8 */
  #define CAN_F9R2_FB9_Pos       (9U)
  #define CAN_F9R2_FB9_Msk       (0x1UL << CAN_F9R2_FB9_Pos)                      /*!< 0x00000200 */
  #define CAN_F9R2_FB9           CAN_F9R2_FB9_Msk                                /*!<Filter bit 9 */
  #define CAN_F9R2_FB10_Pos      (10U)
  #define CAN_F9R2_FB10_Msk      (0x1UL << CAN_F9R2_FB10_Pos)                     /*!< 0x00000400 */
  #define CAN_F9R2_FB10          CAN_F9R2_FB10_Msk                               /*!<Filter bit 10 */
  #define CAN_F9R2_FB11_Pos      (11U)
  #define CAN_F9R2_FB11_Msk      (0x1UL << CAN_F9R2_FB11_Pos)                     /*!< 0x00000800 */
  #define CAN_F9R2_FB11          CAN_F9R2_FB11_Msk                               /*!<Filter bit 11 */
  #define CAN_F9R2_FB12_Pos      (12U)
  #define CAN_F9R2_FB12_Msk      (0x1UL << CAN_F9R2_FB12_Pos)                     /*!< 0x00001000 */
  #define CAN_F9R2_FB12          CAN_F9R2_FB12_Msk                               /*!<Filter bit 12 */
  #define CAN_F9R2_FB13_Pos      (13U)
  #define CAN_F9R2_FB13_Msk      (0x1UL << CAN_F9R2_FB13_Pos)                     /*!< 0x00002000 */
  #define CAN_F9R2_FB13          CAN_F9R2_FB13_Msk                               /*!<Filter bit 13 */
  #define CAN_F9R2_FB14_Pos      (14U)
  #define CAN_F9R2_FB14_Msk      (0x1UL << CAN_F9R2_FB14_Pos)                     /*!< 0x00004000 */
  #define CAN_F9R2_FB14          CAN_F9R2_FB14_Msk                               /*!<Filter bit 14 */
  #define CAN_F9R2_FB15_Pos      (15U)
  #define CAN_F9R2_FB15_Msk      (0x1UL << CAN_F9R2_FB15_Pos)                     /*!< 0x00008000 */
  #define CAN_F9R2_FB15          CAN_F9R2_FB15_Msk                               /*!<Filter bit 15 */
  #define CAN_F9R2_FB16_Pos      (16U)
  #define CAN_F9R2_FB16_Msk      (0x1UL << CAN_F9R2_FB16_Pos)                     /*!< 0x00010000 */
  #define CAN_F9R2_FB16          CAN_F9R2_FB16_Msk                               /*!<Filter bit 16 */
  #define CAN_F9R2_FB17_Pos      (17U)
  #define CAN_F9R2_FB17_Msk      (0x1UL << CAN_F9R2_FB17_Pos)                     /*!< 0x00020000 */
  #define CAN_F9R2_FB17          CAN_F9R2_FB17_Msk                               /*!<Filter bit 17 */
  #define CAN_F9R2_FB18_Pos      (18U)
  #define CAN_F9R2_FB18_Msk      (0x1UL << CAN_F9R2_FB18_Pos)                     /*!< 0x00040000 */
  #define CAN_F9R2_FB18          CAN_F9R2_FB18_Msk                               /*!<Filter bit 18 */
  #define CAN_F9R2_FB19_Pos      (19U)
  #define CAN_F9R2_FB19_Msk      (0x1UL << CAN_F9R2_FB19_Pos)                     /*!< 0x00080000 */
  #define CAN_F9R2_FB19          CAN_F9R2_FB19_Msk                               /*!<Filter bit 19 */
  #define CAN_F9R2_FB20_Pos      (20U)
  #define CAN_F9R2_FB20_Msk      (0x1UL << CAN_F9R2_FB20_Pos)                     /*!< 0x00100000 */
  #define CAN_F9R2_FB20          CAN_F9R2_FB20_Msk                               /*!<Filter bit 20 */
  #define CAN_F9R2_FB21_Pos      (21U)
  #define CAN_F9R2_FB21_Msk      (0x1UL << CAN_F9R2_FB21_Pos)                     /*!< 0x00200000 */
  #define CAN_F9R2_FB21          CAN_F9R2_FB21_Msk                               /*!<Filter bit 21 */
  #define CAN_F9R2_FB22_Pos      (22U)
  #define CAN_F9R2_FB22_Msk      (0x1UL << CAN_F9R2_FB22_Pos)                     /*!< 0x00400000 */
  #define CAN_F9R2_FB22          CAN_F9R2_FB22_Msk                               /*!<Filter bit 22 */
  #define CAN_F9R2_FB23_Pos      (23U)
  #define CAN_F9R2_FB23_Msk      (0x1UL << CAN_F9R2_FB23_Pos)                     /*!< 0x00800000 */
  #define CAN_F9R2_FB23          CAN_F9R2_FB23_Msk                               /*!<Filter bit 23 */
  #define CAN_F9R2_FB24_Pos      (24U)
  #define CAN_F9R2_FB24_Msk      (0x1UL << CAN_F9R2_FB24_Pos)                     /*!< 0x01000000 */
  #define CAN_F9R2_FB24          CAN_F9R2_FB24_Msk                               /*!<Filter bit 24 */
  #define CAN_F9R2_FB25_Pos      (25U)
  #define CAN_F9R2_FB25_Msk      (0x1UL << CAN_F9R2_FB25_Pos)                     /*!< 0x02000000 */
  #define CAN_F9R2_FB25          CAN_F9R2_FB25_Msk                               /*!<Filter bit 25 */
  #define CAN_F9R2_FB26_Pos      (26U)
  #define CAN_F9R2_FB26_Msk      (0x1UL << CAN_F9R2_FB26_Pos)                     /*!< 0x04000000 */
  #define CAN_F9R2_FB26          CAN_F9R2_FB26_Msk                               /*!<Filter bit 26 */
  #define CAN_F9R2_FB27_Pos      (27U)
  #define CAN_F9R2_FB27_Msk      (0x1UL << CAN_F9R2_FB27_Pos)                     /*!< 0x08000000 */
  #define CAN_F9R2_FB27          CAN_F9R2_FB27_Msk                               /*!<Filter bit 27 */
  #define CAN_F9R2_FB28_Pos      (28U)
  #define CAN_F9R2_FB28_Msk      (0x1UL << CAN_F9R2_FB28_Pos)                     /*!< 0x10000000 */
  #define CAN_F9R2_FB28          CAN_F9R2_FB28_Msk                               /*!<Filter bit 28 */
  #define CAN_F9R2_FB29_Pos      (29U)
  #define CAN_F9R2_FB29_Msk      (0x1UL << CAN_F9R2_FB29_Pos)                     /*!< 0x20000000 */
  #define CAN_F9R2_FB29          CAN_F9R2_FB29_Msk                               /*!<Filter bit 29 */
  #define CAN_F9R2_FB30_Pos      (30U)
  #define CAN_F9R2_FB30_Msk      (0x1UL << CAN_F9R2_FB30_Pos)                     /*!< 0x40000000 */
  #define CAN_F9R2_FB30          CAN_F9R2_FB30_Msk                               /*!<Filter bit 30 */
  #define CAN_F9R2_FB31_Pos      (31U)
  #define CAN_F9R2_FB31_Msk      (0x1UL << CAN_F9R2_FB31_Pos)                     /*!< 0x80000000 */
  #define CAN_F9R2_FB31          CAN_F9R2_FB31_Msk                               /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F10R2 register  ******************/
  #define CAN_F10R2_FB0_Pos      (0U)
  #define CAN_F10R2_FB0_Msk      (0x1UL << CAN_F10R2_FB0_Pos)                     /*!< 0x00000001 */
  #define CAN_F10R2_FB0          CAN_F10R2_FB0_Msk                               /*!<Filter bit 0 */
  #define CAN_F10R2_FB1_Pos      (1U)
  #define CAN_F10R2_FB1_Msk      (0x1UL << CAN_F10R2_FB1_Pos)                     /*!< 0x00000002 */
  #define CAN_F10R2_FB1          CAN_F10R2_FB1_Msk                               /*!<Filter bit 1 */
  #define CAN_F10R2_FB2_Pos      (2U)
  #define CAN_F10R2_FB2_Msk      (0x1UL << CAN_F10R2_FB2_Pos)                     /*!< 0x00000004 */
  #define CAN_F10R2_FB2          CAN_F10R2_FB2_Msk                               /*!<Filter bit 2 */
  #define CAN_F10R2_FB3_Pos      (3U)
  #define CAN_F10R2_FB3_Msk      (0x1UL << CAN_F10R2_FB3_Pos)                     /*!< 0x00000008 */
  #define CAN_F10R2_FB3          CAN_F10R2_FB3_Msk                               /*!<Filter bit 3 */
  #define CAN_F10R2_FB4_Pos      (4U)
  #define CAN_F10R2_FB4_Msk      (0x1UL << CAN_F10R2_FB4_Pos)                     /*!< 0x00000010 */
  #define CAN_F10R2_FB4          CAN_F10R2_FB4_Msk                               /*!<Filter bit 4 */
  #define CAN_F10R2_FB5_Pos      (5U)
  #define CAN_F10R2_FB5_Msk      (0x1UL << CAN_F10R2_FB5_Pos)                     /*!< 0x00000020 */
  #define CAN_F10R2_FB5          CAN_F10R2_FB5_Msk                               /*!<Filter bit 5 */
  #define CAN_F10R2_FB6_Pos      (6U)
  #define CAN_F10R2_FB6_Msk      (0x1UL << CAN_F10R2_FB6_Pos)                     /*!< 0x00000040 */
  #define CAN_F10R2_FB6          CAN_F10R2_FB6_Msk                               /*!<Filter bit 6 */
  #define CAN_F10R2_FB7_Pos      (7U)
  #define CAN_F10R2_FB7_Msk      (0x1UL << CAN_F10R2_FB7_Pos)                     /*!< 0x00000080 */
  #define CAN_F10R2_FB7          CAN_F10R2_FB7_Msk                               /*!<Filter bit 7 */
  #define CAN_F10R2_FB8_Pos      (8U)
  #define CAN_F10R2_FB8_Msk      (0x1UL << CAN_F10R2_FB8_Pos)                     /*!< 0x00000100 */
  #define CAN_F10R2_FB8          CAN_F10R2_FB8_Msk                               /*!<Filter bit 8 */
  #define CAN_F10R2_FB9_Pos      (9U)
  #define CAN_F10R2_FB9_Msk      (0x1UL << CAN_F10R2_FB9_Pos)                     /*!< 0x00000200 */
  #define CAN_F10R2_FB9          CAN_F10R2_FB9_Msk                               /*!<Filter bit 9 */
  #define CAN_F10R2_FB10_Pos     (10U)
  #define CAN_F10R2_FB10_Msk     (0x1UL << CAN_F10R2_FB10_Pos)                    /*!< 0x00000400 */
  #define CAN_F10R2_FB10         CAN_F10R2_FB10_Msk                              /*!<Filter bit 10 */
  #define CAN_F10R2_FB11_Pos     (11U)
  #define CAN_F10R2_FB11_Msk     (0x1UL << CAN_F10R2_FB11_Pos)                    /*!< 0x00000800 */
  #define CAN_F10R2_FB11         CAN_F10R2_FB11_Msk                              /*!<Filter bit 11 */
  #define CAN_F10R2_FB12_Pos     (12U)
  #define CAN_F10R2_FB12_Msk     (0x1UL << CAN_F10R2_FB12_Pos)                    /*!< 0x00001000 */
  #define CAN_F10R2_FB12         CAN_F10R2_FB12_Msk                              /*!<Filter bit 12 */
  #define CAN_F10R2_FB13_Pos     (13U)
  #define CAN_F10R2_FB13_Msk     (0x1UL << CAN_F10R2_FB13_Pos)                    /*!< 0x00002000 */
  #define CAN_F10R2_FB13         CAN_F10R2_FB13_Msk                              /*!<Filter bit 13 */
  #define CAN_F10R2_FB14_Pos     (14U)
  #define CAN_F10R2_FB14_Msk     (0x1UL << CAN_F10R2_FB14_Pos)                    /*!< 0x00004000 */
  #define CAN_F10R2_FB14         CAN_F10R2_FB14_Msk                              /*!<Filter bit 14 */
  #define CAN_F10R2_FB15_Pos     (15U)
  #define CAN_F10R2_FB15_Msk     (0x1UL << CAN_F10R2_FB15_Pos)                    /*!< 0x00008000 */
  #define CAN_F10R2_FB15         CAN_F10R2_FB15_Msk                              /*!<Filter bit 15 */
  #define CAN_F10R2_FB16_Pos     (16U)
  #define CAN_F10R2_FB16_Msk     (0x1UL << CAN_F10R2_FB16_Pos)                    /*!< 0x00010000 */
  #define CAN_F10R2_FB16         CAN_F10R2_FB16_Msk                              /*!<Filter bit 16 */
  #define CAN_F10R2_FB17_Pos     (17U)
  #define CAN_F10R2_FB17_Msk     (0x1UL << CAN_F10R2_FB17_Pos)                    /*!< 0x00020000 */
  #define CAN_F10R2_FB17         CAN_F10R2_FB17_Msk                              /*!<Filter bit 17 */
  #define CAN_F10R2_FB18_Pos     (18U)
  #define CAN_F10R2_FB18_Msk     (0x1UL << CAN_F10R2_FB18_Pos)                    /*!< 0x00040000 */
  #define CAN_F10R2_FB18         CAN_F10R2_FB18_Msk                              /*!<Filter bit 18 */
  #define CAN_F10R2_FB19_Pos     (19U)
  #define CAN_F10R2_FB19_Msk     (0x1UL << CAN_F10R2_FB19_Pos)                    /*!< 0x00080000 */
  #define CAN_F10R2_FB19         CAN_F10R2_FB19_Msk                              /*!<Filter bit 19 */
  #define CAN_F10R2_FB20_Pos     (20U)
  #define CAN_F10R2_FB20_Msk     (0x1UL << CAN_F10R2_FB20_Pos)                    /*!< 0x00100000 */
  #define CAN_F10R2_FB20         CAN_F10R2_FB20_Msk                              /*!<Filter bit 20 */
  #define CAN_F10R2_FB21_Pos     (21U)
  #define CAN_F10R2_FB21_Msk     (0x1UL << CAN_F10R2_FB21_Pos)                    /*!< 0x00200000 */
  #define CAN_F10R2_FB21         CAN_F10R2_FB21_Msk                              /*!<Filter bit 21 */
  #define CAN_F10R2_FB22_Pos     (22U)
  #define CAN_F10R2_FB22_Msk     (0x1UL << CAN_F10R2_FB22_Pos)                    /*!< 0x00400000 */
  #define CAN_F10R2_FB22         CAN_F10R2_FB22_Msk                              /*!<Filter bit 22 */
  #define CAN_F10R2_FB23_Pos     (23U)
  #define CAN_F10R2_FB23_Msk     (0x1UL << CAN_F10R2_FB23_Pos)                    /*!< 0x00800000 */
  #define CAN_F10R2_FB23         CAN_F10R2_FB23_Msk                              /*!<Filter bit 23 */
  #define CAN_F10R2_FB24_Pos     (24U)
  #define CAN_F10R2_FB24_Msk     (0x1UL << CAN_F10R2_FB24_Pos)                    /*!< 0x01000000 */
  #define CAN_F10R2_FB24         CAN_F10R2_FB24_Msk                              /*!<Filter bit 24 */
  #define CAN_F10R2_FB25_Pos     (25U)
  #define CAN_F10R2_FB25_Msk     (0x1UL << CAN_F10R2_FB25_Pos)                    /*!< 0x02000000 */
  #define CAN_F10R2_FB25         CAN_F10R2_FB25_Msk                              /*!<Filter bit 25 */
  #define CAN_F10R2_FB26_Pos     (26U)
  #define CAN_F10R2_FB26_Msk     (0x1UL << CAN_F10R2_FB26_Pos)                    /*!< 0x04000000 */
  #define CAN_F10R2_FB26         CAN_F10R2_FB26_Msk                              /*!<Filter bit 26 */
  #define CAN_F10R2_FB27_Pos     (27U)
  #define CAN_F10R2_FB27_Msk     (0x1UL << CAN_F10R2_FB27_Pos)                    /*!< 0x08000000 */
  #define CAN_F10R2_FB27         CAN_F10R2_FB27_Msk                              /*!<Filter bit 27 */
  #define CAN_F10R2_FB28_Pos     (28U)
  #define CAN_F10R2_FB28_Msk     (0x1UL << CAN_F10R2_FB28_Pos)                    /*!< 0x10000000 */
  #define CAN_F10R2_FB28         CAN_F10R2_FB28_Msk                              /*!<Filter bit 28 */
  #define CAN_F10R2_FB29_Pos     (29U)
  #define CAN_F10R2_FB29_Msk     (0x1UL << CAN_F10R2_FB29_Pos)                    /*!< 0x20000000 */
  #define CAN_F10R2_FB29         CAN_F10R2_FB29_Msk                              /*!<Filter bit 29 */
  #define CAN_F10R2_FB30_Pos     (30U)
  #define CAN_F10R2_FB30_Msk     (0x1UL << CAN_F10R2_FB30_Pos)                    /*!< 0x40000000 */
  #define CAN_F10R2_FB30         CAN_F10R2_FB30_Msk                              /*!<Filter bit 30 */
  #define CAN_F10R2_FB31_Pos     (31U)
  #define CAN_F10R2_FB31_Msk     (0x1UL << CAN_F10R2_FB31_Pos)                    /*!< 0x80000000 */
  #define CAN_F10R2_FB31         CAN_F10R2_FB31_Msk                              /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F11R2 register  ******************/
  #define CAN_F11R2_FB0_Pos      (0U)
  #define CAN_F11R2_FB0_Msk      (0x1UL << CAN_F11R2_FB0_Pos)                     /*!< 0x00000001 */
  #define CAN_F11R2_FB0          CAN_F11R2_FB0_Msk                               /*!<Filter bit 0 */
  #define CAN_F11R2_FB1_Pos      (1U)
  #define CAN_F11R2_FB1_Msk      (0x1UL << CAN_F11R2_FB1_Pos)                     /*!< 0x00000002 */
  #define CAN_F11R2_FB1          CAN_F11R2_FB1_Msk                               /*!<Filter bit 1 */
  #define CAN_F11R2_FB2_Pos      (2U)
  #define CAN_F11R2_FB2_Msk      (0x1UL << CAN_F11R2_FB2_Pos)                     /*!< 0x00000004 */
  #define CAN_F11R2_FB2          CAN_F11R2_FB2_Msk                               /*!<Filter bit 2 */
  #define CAN_F11R2_FB3_Pos      (3U)
  #define CAN_F11R2_FB3_Msk      (0x1UL << CAN_F11R2_FB3_Pos)                     /*!< 0x00000008 */
  #define CAN_F11R2_FB3          CAN_F11R2_FB3_Msk                               /*!<Filter bit 3 */
  #define CAN_F11R2_FB4_Pos      (4U)
  #define CAN_F11R2_FB4_Msk      (0x1UL << CAN_F11R2_FB4_Pos)                     /*!< 0x00000010 */
  #define CAN_F11R2_FB4          CAN_F11R2_FB4_Msk                               /*!<Filter bit 4 */
  #define CAN_F11R2_FB5_Pos      (5U)
  #define CAN_F11R2_FB5_Msk      (0x1UL << CAN_F11R2_FB5_Pos)                     /*!< 0x00000020 */
  #define CAN_F11R2_FB5          CAN_F11R2_FB5_Msk                               /*!<Filter bit 5 */
  #define CAN_F11R2_FB6_Pos      (6U)
  #define CAN_F11R2_FB6_Msk      (0x1UL << CAN_F11R2_FB6_Pos)                     /*!< 0x00000040 */
  #define CAN_F11R2_FB6          CAN_F11R2_FB6_Msk                               /*!<Filter bit 6 */
  #define CAN_F11R2_FB7_Pos      (7U)
  #define CAN_F11R2_FB7_Msk      (0x1UL << CAN_F11R2_FB7_Pos)                     /*!< 0x00000080 */
  #define CAN_F11R2_FB7          CAN_F11R2_FB7_Msk                               /*!<Filter bit 7 */
  #define CAN_F11R2_FB8_Pos      (8U)
  #define CAN_F11R2_FB8_Msk      (0x1UL << CAN_F11R2_FB8_Pos)                     /*!< 0x00000100 */
  #define CAN_F11R2_FB8          CAN_F11R2_FB8_Msk                               /*!<Filter bit 8 */
  #define CAN_F11R2_FB9_Pos      (9U)
  #define CAN_F11R2_FB9_Msk      (0x1UL << CAN_F11R2_FB9_Pos)                     /*!< 0x00000200 */
  #define CAN_F11R2_FB9          CAN_F11R2_FB9_Msk                               /*!<Filter bit 9 */
  #define CAN_F11R2_FB10_Pos     (10U)
  #define CAN_F11R2_FB10_Msk     (0x1UL << CAN_F11R2_FB10_Pos)                    /*!< 0x00000400 */
  #define CAN_F11R2_FB10         CAN_F11R2_FB10_Msk                              /*!<Filter bit 10 */
  #define CAN_F11R2_FB11_Pos     (11U)
  #define CAN_F11R2_FB11_Msk     (0x1UL << CAN_F11R2_FB11_Pos)                    /*!< 0x00000800 */
  #define CAN_F11R2_FB11         CAN_F11R2_FB11_Msk                              /*!<Filter bit 11 */
  #define CAN_F11R2_FB12_Pos     (12U)
  #define CAN_F11R2_FB12_Msk     (0x1UL << CAN_F11R2_FB12_Pos)                    /*!< 0x00001000 */
  #define CAN_F11R2_FB12         CAN_F11R2_FB12_Msk                              /*!<Filter bit 12 */
  #define CAN_F11R2_FB13_Pos     (13U)
  #define CAN_F11R2_FB13_Msk     (0x1UL << CAN_F11R2_FB13_Pos)                    /*!< 0x00002000 */
  #define CAN_F11R2_FB13         CAN_F11R2_FB13_Msk                              /*!<Filter bit 13 */
  #define CAN_F11R2_FB14_Pos     (14U)
  #define CAN_F11R2_FB14_Msk     (0x1UL << CAN_F11R2_FB14_Pos)                    /*!< 0x00004000 */
  #define CAN_F11R2_FB14         CAN_F11R2_FB14_Msk                              /*!<Filter bit 14 */
  #define CAN_F11R2_FB15_Pos     (15U)
  #define CAN_F11R2_FB15_Msk     (0x1UL << CAN_F11R2_FB15_Pos)                    /*!< 0x00008000 */
  #define CAN_F11R2_FB15         CAN_F11R2_FB15_Msk                              /*!<Filter bit 15 */
  #define CAN_F11R2_FB16_Pos     (16U)
  #define CAN_F11R2_FB16_Msk     (0x1UL << CAN_F11R2_FB16_Pos)                    /*!< 0x00010000 */
  #define CAN_F11R2_FB16         CAN_F11R2_FB16_Msk                              /*!<Filter bit 16 */
  #define CAN_F11R2_FB17_Pos     (17U)
  #define CAN_F11R2_FB17_Msk     (0x1UL << CAN_F11R2_FB17_Pos)                    /*!< 0x00020000 */
  #define CAN_F11R2_FB17         CAN_F11R2_FB17_Msk                              /*!<Filter bit 17 */
  #define CAN_F11R2_FB18_Pos     (18U)
  #define CAN_F11R2_FB18_Msk     (0x1UL << CAN_F11R2_FB18_Pos)                    /*!< 0x00040000 */
  #define CAN_F11R2_FB18         CAN_F11R2_FB18_Msk                              /*!<Filter bit 18 */
  #define CAN_F11R2_FB19_Pos     (19U)
  #define CAN_F11R2_FB19_Msk     (0x1UL << CAN_F11R2_FB19_Pos)                    /*!< 0x00080000 */
  #define CAN_F11R2_FB19         CAN_F11R2_FB19_Msk                              /*!<Filter bit 19 */
  #define CAN_F11R2_FB20_Pos     (20U)
  #define CAN_F11R2_FB20_Msk     (0x1UL << CAN_F11R2_FB20_Pos)                    /*!< 0x00100000 */
  #define CAN_F11R2_FB20         CAN_F11R2_FB20_Msk                              /*!<Filter bit 20 */
  #define CAN_F11R2_FB21_Pos     (21U)
  #define CAN_F11R2_FB21_Msk     (0x1UL << CAN_F11R2_FB21_Pos)                    /*!< 0x00200000 */
  #define CAN_F11R2_FB21         CAN_F11R2_FB21_Msk                              /*!<Filter bit 21 */
  #define CAN_F11R2_FB22_Pos     (22U)
  #define CAN_F11R2_FB22_Msk     (0x1UL << CAN_F11R2_FB22_Pos)                    /*!< 0x00400000 */
  #define CAN_F11R2_FB22         CAN_F11R2_FB22_Msk                              /*!<Filter bit 22 */
  #define CAN_F11R2_FB23_Pos     (23U)
  #define CAN_F11R2_FB23_Msk     (0x1UL << CAN_F11R2_FB23_Pos)                    /*!< 0x00800000 */
  #define CAN_F11R2_FB23         CAN_F11R2_FB23_Msk                              /*!<Filter bit 23 */
  #define CAN_F11R2_FB24_Pos     (24U)
  #define CAN_F11R2_FB24_Msk     (0x1UL << CAN_F11R2_FB24_Pos)                    /*!< 0x01000000 */
  #define CAN_F11R2_FB24         CAN_F11R2_FB24_Msk                              /*!<Filter bit 24 */
  #define CAN_F11R2_FB25_Pos     (25U)
  #define CAN_F11R2_FB25_Msk     (0x1UL << CAN_F11R2_FB25_Pos)                    /*!< 0x02000000 */
  #define CAN_F11R2_FB25         CAN_F11R2_FB25_Msk                              /*!<Filter bit 25 */
  #define CAN_F11R2_FB26_Pos     (26U)
  #define CAN_F11R2_FB26_Msk     (0x1UL << CAN_F11R2_FB26_Pos)                    /*!< 0x04000000 */
  #define CAN_F11R2_FB26         CAN_F11R2_FB26_Msk                              /*!<Filter bit 26 */
  #define CAN_F11R2_FB27_Pos     (27U)
  #define CAN_F11R2_FB27_Msk     (0x1UL << CAN_F11R2_FB27_Pos)                    /*!< 0x08000000 */
  #define CAN_F11R2_FB27         CAN_F11R2_FB27_Msk                              /*!<Filter bit 27 */
  #define CAN_F11R2_FB28_Pos     (28U)
  #define CAN_F11R2_FB28_Msk     (0x1UL << CAN_F11R2_FB28_Pos)                    /*!< 0x10000000 */
  #define CAN_F11R2_FB28         CAN_F11R2_FB28_Msk                              /*!<Filter bit 28 */
  #define CAN_F11R2_FB29_Pos     (29U)
  #define CAN_F11R2_FB29_Msk     (0x1UL << CAN_F11R2_FB29_Pos)                    /*!< 0x20000000 */
  #define CAN_F11R2_FB29         CAN_F11R2_FB29_Msk                              /*!<Filter bit 29 */
  #define CAN_F11R2_FB30_Pos     (30U)
  #define CAN_F11R2_FB30_Msk     (0x1UL << CAN_F11R2_FB30_Pos)                    /*!< 0x40000000 */
  #define CAN_F11R2_FB30         CAN_F11R2_FB30_Msk                              /*!<Filter bit 30 */
  #define CAN_F11R2_FB31_Pos     (31U)
  #define CAN_F11R2_FB31_Msk     (0x1UL << CAN_F11R2_FB31_Pos)                    /*!< 0x80000000 */
  #define CAN_F11R2_FB31         CAN_F11R2_FB31_Msk                              /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F12R2 register  ******************/
  #define CAN_F12R2_FB0_Pos      (0U)
  #define CAN_F12R2_FB0_Msk      (0x1UL << CAN_F12R2_FB0_Pos)                     /*!< 0x00000001 */
  #define CAN_F12R2_FB0          CAN_F12R2_FB0_Msk                               /*!<Filter bit 0 */
  #define CAN_F12R2_FB1_Pos      (1U)
  #define CAN_F12R2_FB1_Msk      (0x1UL << CAN_F12R2_FB1_Pos)                     /*!< 0x00000002 */
  #define CAN_F12R2_FB1          CAN_F12R2_FB1_Msk                               /*!<Filter bit 1 */
  #define CAN_F12R2_FB2_Pos      (2U)
  #define CAN_F12R2_FB2_Msk      (0x1UL << CAN_F12R2_FB2_Pos)                     /*!< 0x00000004 */
  #define CAN_F12R2_FB2          CAN_F12R2_FB2_Msk                               /*!<Filter bit 2 */
  #define CAN_F12R2_FB3_Pos      (3U)
  #define CAN_F12R2_FB3_Msk      (0x1UL << CAN_F12R2_FB3_Pos)                     /*!< 0x00000008 */
  #define CAN_F12R2_FB3          CAN_F12R2_FB3_Msk                               /*!<Filter bit 3 */
  #define CAN_F12R2_FB4_Pos      (4U)
  #define CAN_F12R2_FB4_Msk      (0x1UL << CAN_F12R2_FB4_Pos)                     /*!< 0x00000010 */
  #define CAN_F12R2_FB4          CAN_F12R2_FB4_Msk                               /*!<Filter bit 4 */
  #define CAN_F12R2_FB5_Pos      (5U)
  #define CAN_F12R2_FB5_Msk      (0x1UL << CAN_F12R2_FB5_Pos)                     /*!< 0x00000020 */
  #define CAN_F12R2_FB5          CAN_F12R2_FB5_Msk                               /*!<Filter bit 5 */
  #define CAN_F12R2_FB6_Pos      (6U)
  #define CAN_F12R2_FB6_Msk      (0x1UL << CAN_F12R2_FB6_Pos)                     /*!< 0x00000040 */
  #define CAN_F12R2_FB6          CAN_F12R2_FB6_Msk                               /*!<Filter bit 6 */
  #define CAN_F12R2_FB7_Pos      (7U)
  #define CAN_F12R2_FB7_Msk      (0x1UL << CAN_F12R2_FB7_Pos)                     /*!< 0x00000080 */
  #define CAN_F12R2_FB7          CAN_F12R2_FB7_Msk                               /*!<Filter bit 7 */
  #define CAN_F12R2_FB8_Pos      (8U)
  #define CAN_F12R2_FB8_Msk      (0x1UL << CAN_F12R2_FB8_Pos)                     /*!< 0x00000100 */
  #define CAN_F12R2_FB8          CAN_F12R2_FB8_Msk                               /*!<Filter bit 8 */
  #define CAN_F12R2_FB9_Pos      (9U)
  #define CAN_F12R2_FB9_Msk      (0x1UL << CAN_F12R2_FB9_Pos)                     /*!< 0x00000200 */
  #define CAN_F12R2_FB9          CAN_F12R2_FB9_Msk                               /*!<Filter bit 9 */
  #define CAN_F12R2_FB10_Pos     (10U)
  #define CAN_F12R2_FB10_Msk     (0x1UL << CAN_F12R2_FB10_Pos)                    /*!< 0x00000400 */
  #define CAN_F12R2_FB10         CAN_F12R2_FB10_Msk                              /*!<Filter bit 10 */
  #define CAN_F12R2_FB11_Pos     (11U)
  #define CAN_F12R2_FB11_Msk     (0x1UL << CAN_F12R2_FB11_Pos)                    /*!< 0x00000800 */
  #define CAN_F12R2_FB11         CAN_F12R2_FB11_Msk                              /*!<Filter bit 11 */
  #define CAN_F12R2_FB12_Pos     (12U)
  #define CAN_F12R2_FB12_Msk     (0x1UL << CAN_F12R2_FB12_Pos)                    /*!< 0x00001000 */
  #define CAN_F12R2_FB12         CAN_F12R2_FB12_Msk                              /*!<Filter bit 12 */
  #define CAN_F12R2_FB13_Pos     (13U)
  #define CAN_F12R2_FB13_Msk     (0x1UL << CAN_F12R2_FB13_Pos)                    /*!< 0x00002000 */
  #define CAN_F12R2_FB13         CAN_F12R2_FB13_Msk                              /*!<Filter bit 13 */
  #define CAN_F12R2_FB14_Pos     (14U)
  #define CAN_F12R2_FB14_Msk     (0x1UL << CAN_F12R2_FB14_Pos)                    /*!< 0x00004000 */
  #define CAN_F12R2_FB14         CAN_F12R2_FB14_Msk                              /*!<Filter bit 14 */
  #define CAN_F12R2_FB15_Pos     (15U)
  #define CAN_F12R2_FB15_Msk     (0x1UL << CAN_F12R2_FB15_Pos)                    /*!< 0x00008000 */
  #define CAN_F12R2_FB15         CAN_F12R2_FB15_Msk                              /*!<Filter bit 15 */
  #define CAN_F12R2_FB16_Pos     (16U)
  #define CAN_F12R2_FB16_Msk     (0x1UL << CAN_F12R2_FB16_Pos)                    /*!< 0x00010000 */
  #define CAN_F12R2_FB16         CAN_F12R2_FB16_Msk                              /*!<Filter bit 16 */
  #define CAN_F12R2_FB17_Pos     (17U)
  #define CAN_F12R2_FB17_Msk     (0x1UL << CAN_F12R2_FB17_Pos)                    /*!< 0x00020000 */
  #define CAN_F12R2_FB17         CAN_F12R2_FB17_Msk                              /*!<Filter bit 17 */
  #define CAN_F12R2_FB18_Pos     (18U)
  #define CAN_F12R2_FB18_Msk     (0x1UL << CAN_F12R2_FB18_Pos)                    /*!< 0x00040000 */
  #define CAN_F12R2_FB18         CAN_F12R2_FB18_Msk                              /*!<Filter bit 18 */
  #define CAN_F12R2_FB19_Pos     (19U)
  #define CAN_F12R2_FB19_Msk     (0x1UL << CAN_F12R2_FB19_Pos)                    /*!< 0x00080000 */
  #define CAN_F12R2_FB19         CAN_F12R2_FB19_Msk                              /*!<Filter bit 19 */
  #define CAN_F12R2_FB20_Pos     (20U)
  #define CAN_F12R2_FB20_Msk     (0x1UL << CAN_F12R2_FB20_Pos)                    /*!< 0x00100000 */
  #define CAN_F12R2_FB20         CAN_F12R2_FB20_Msk                              /*!<Filter bit 20 */
  #define CAN_F12R2_FB21_Pos     (21U)
  #define CAN_F12R2_FB21_Msk     (0x1UL << CAN_F12R2_FB21_Pos)                    /*!< 0x00200000 */
  #define CAN_F12R2_FB21         CAN_F12R2_FB21_Msk                              /*!<Filter bit 21 */
  #define CAN_F12R2_FB22_Pos     (22U)
  #define CAN_F12R2_FB22_Msk     (0x1UL << CAN_F12R2_FB22_Pos)                    /*!< 0x00400000 */
  #define CAN_F12R2_FB22         CAN_F12R2_FB22_Msk                              /*!<Filter bit 22 */
  #define CAN_F12R2_FB23_Pos     (23U)
  #define CAN_F12R2_FB23_Msk     (0x1UL << CAN_F12R2_FB23_Pos)                    /*!< 0x00800000 */
  #define CAN_F12R2_FB23         CAN_F12R2_FB23_Msk                              /*!<Filter bit 23 */
  #define CAN_F12R2_FB24_Pos     (24U)
  #define CAN_F12R2_FB24_Msk     (0x1UL << CAN_F12R2_FB24_Pos)                    /*!< 0x01000000 */
  #define CAN_F12R2_FB24         CAN_F12R2_FB24_Msk                              /*!<Filter bit 24 */
  #define CAN_F12R2_FB25_Pos     (25U)
  #define CAN_F12R2_FB25_Msk     (0x1UL << CAN_F12R2_FB25_Pos)                    /*!< 0x02000000 */
  #define CAN_F12R2_FB25         CAN_F12R2_FB25_Msk                              /*!<Filter bit 25 */
  #define CAN_F12R2_FB26_Pos     (26U)
  #define CAN_F12R2_FB26_Msk     (0x1UL << CAN_F12R2_FB26_Pos)                    /*!< 0x04000000 */
  #define CAN_F12R2_FB26         CAN_F12R2_FB26_Msk                              /*!<Filter bit 26 */
  #define CAN_F12R2_FB27_Pos     (27U)
  #define CAN_F12R2_FB27_Msk     (0x1UL << CAN_F12R2_FB27_Pos)                    /*!< 0x08000000 */
  #define CAN_F12R2_FB27         CAN_F12R2_FB27_Msk                              /*!<Filter bit 27 */
  #define CAN_F12R2_FB28_Pos     (28U)
  #define CAN_F12R2_FB28_Msk     (0x1UL << CAN_F12R2_FB28_Pos)                    /*!< 0x10000000 */
  #define CAN_F12R2_FB28         CAN_F12R2_FB28_Msk                              /*!<Filter bit 28 */
  #define CAN_F12R2_FB29_Pos     (29U)
  #define CAN_F12R2_FB29_Msk     (0x1UL << CAN_F12R2_FB29_Pos)                    /*!< 0x20000000 */
  #define CAN_F12R2_FB29         CAN_F12R2_FB29_Msk                              /*!<Filter bit 29 */
  #define CAN_F12R2_FB30_Pos     (30U)
  #define CAN_F12R2_FB30_Msk     (0x1UL << CAN_F12R2_FB30_Pos)                    /*!< 0x40000000 */
  #define CAN_F12R2_FB30         CAN_F12R2_FB30_Msk                              /*!<Filter bit 30 */
  #define CAN_F12R2_FB31_Pos     (31U)
  #define CAN_F12R2_FB31_Msk     (0x1UL << CAN_F12R2_FB31_Pos)                    /*!< 0x80000000 */
  #define CAN_F12R2_FB31         CAN_F12R2_FB31_Msk                              /*!<Filter bit 31 */
  
  /*******************  Bit definition for CAN_F13R2 register  ******************/
  #define CAN_F13R2_FB0_Pos      (0U)
  #define CAN_F13R2_FB0_Msk      (0x1UL << CAN_F13R2_FB0_Pos)                     /*!< 0x00000001 */
  #define CAN_F13R2_FB0          CAN_F13R2_FB0_Msk                               /*!<Filter bit 0 */
  #define CAN_F13R2_FB1_Pos      (1U)
  #define CAN_F13R2_FB1_Msk      (0x1UL << CAN_F13R2_FB1_Pos)                     /*!< 0x00000002 */
  #define CAN_F13R2_FB1          CAN_F13R2_FB1_Msk                               /*!<Filter bit 1 */
  #define CAN_F13R2_FB2_Pos      (2U)
  #define CAN_F13R2_FB2_Msk      (0x1UL << CAN_F13R2_FB2_Pos)                     /*!< 0x00000004 */
  #define CAN_F13R2_FB2          CAN_F13R2_FB2_Msk                               /*!<Filter bit 2 */
  #define CAN_F13R2_FB3_Pos      (3U)
  #define CAN_F13R2_FB3_Msk      (0x1UL << CAN_F13R2_FB3_Pos)                     /*!< 0x00000008 */
  #define CAN_F13R2_FB3          CAN_F13R2_FB3_Msk                               /*!<Filter bit 3 */
  #define CAN_F13R2_FB4_Pos      (4U)
  #define CAN_F13R2_FB4_Msk      (0x1UL << CAN_F13R2_FB4_Pos)                     /*!< 0x00000010 */
  #define CAN_F13R2_FB4          CAN_F13R2_FB4_Msk                               /*!<Filter bit 4 */
  #define CAN_F13R2_FB5_Pos      (5U)
  #define CAN_F13R2_FB5_Msk      (0x1UL << CAN_F13R2_FB5_Pos)                     /*!< 0x00000020 */
  #define CAN_F13R2_FB5          CAN_F13R2_FB5_Msk                               /*!<Filter bit 5 */
  #define CAN_F13R2_FB6_Pos      (6U)
  #define CAN_F13R2_FB6_Msk      (0x1UL << CAN_F13R2_FB6_Pos)                     /*!< 0x00000040 */
  #define CAN_F13R2_FB6          CAN_F13R2_FB6_Msk                               /*!<Filter bit 6 */
  #define CAN_F13R2_FB7_Pos      (7U)
  #define CAN_F13R2_FB7_Msk      (0x1UL << CAN_F13R2_FB7_Pos)                     /*!< 0x00000080 */
  #define CAN_F13R2_FB7          CAN_F13R2_FB7_Msk                               /*!<Filter bit 7 */
  #define CAN_F13R2_FB8_Pos      (8U)
  #define CAN_F13R2_FB8_Msk      (0x1UL << CAN_F13R2_FB8_Pos)                     /*!< 0x00000100 */
  #define CAN_F13R2_FB8          CAN_F13R2_FB8_Msk                               /*!<Filter bit 8 */
  #define CAN_F13R2_FB9_Pos      (9U)
  #define CAN_F13R2_FB9_Msk      (0x1UL << CAN_F13R2_FB9_Pos)                     /*!< 0x00000200 */
  #define CAN_F13R2_FB9          CAN_F13R2_FB9_Msk                               /*!<Filter bit 9 */
  #define CAN_F13R2_FB10_Pos     (10U)
  #define CAN_F13R2_FB10_Msk     (0x1UL << CAN_F13R2_FB10_Pos)                    /*!< 0x00000400 */
  #define CAN_F13R2_FB10         CAN_F13R2_FB10_Msk                              /*!<Filter bit 10 */
  #define CAN_F13R2_FB11_Pos     (11U)
  #define CAN_F13R2_FB11_Msk     (0x1UL << CAN_F13R2_FB11_Pos)                    /*!< 0x00000800 */
  #define CAN_F13R2_FB11         CAN_F13R2_FB11_Msk                              /*!<Filter bit 11 */
  #define CAN_F13R2_FB12_Pos     (12U)
  #define CAN_F13R2_FB12_Msk     (0x1UL << CAN_F13R2_FB12_Pos)                    /*!< 0x00001000 */
  #define CAN_F13R2_FB12         CAN_F13R2_FB12_Msk                              /*!<Filter bit 12 */
  #define CAN_F13R2_FB13_Pos     (13U)
  #define CAN_F13R2_FB13_Msk     (0x1UL << CAN_F13R2_FB13_Pos)                    /*!< 0x00002000 */
  #define CAN_F13R2_FB13         CAN_F13R2_FB13_Msk                              /*!<Filter bit 13 */
  #define CAN_F13R2_FB14_Pos     (14U)
  #define CAN_F13R2_FB14_Msk     (0x1UL << CAN_F13R2_FB14_Pos)                    /*!< 0x00004000 */
  #define CAN_F13R2_FB14         CAN_F13R2_FB14_Msk                              /*!<Filter bit 14 */
  #define CAN_F13R2_FB15_Pos     (15U)
  #define CAN_F13R2_FB15_Msk     (0x1UL << CAN_F13R2_FB15_Pos)                    /*!< 0x00008000 */
  #define CAN_F13R2_FB15         CAN_F13R2_FB15_Msk                              /*!<Filter bit 15 */
  #define CAN_F13R2_FB16_Pos     (16U)
  #define CAN_F13R2_FB16_Msk     (0x1UL << CAN_F13R2_FB16_Pos)                    /*!< 0x00010000 */
  #define CAN_F13R2_FB16         CAN_F13R2_FB16_Msk                              /*!<Filter bit 16 */
  #define CAN_F13R2_FB17_Pos     (17U)
  #define CAN_F13R2_FB17_Msk     (0x1UL << CAN_F13R2_FB17_Pos)                    /*!< 0x00020000 */
  #define CAN_F13R2_FB17         CAN_F13R2_FB17_Msk                              /*!<Filter bit 17 */
  #define CAN_F13R2_FB18_Pos     (18U)
  #define CAN_F13R2_FB18_Msk     (0x1UL << CAN_F13R2_FB18_Pos)                    /*!< 0x00040000 */
  #define CAN_F13R2_FB18         CAN_F13R2_FB18_Msk                              /*!<Filter bit 18 */
  #define CAN_F13R2_FB19_Pos     (19U)
  #define CAN_F13R2_FB19_Msk     (0x1UL << CAN_F13R2_FB19_Pos)                    /*!< 0x00080000 */
  #define CAN_F13R2_FB19         CAN_F13R2_FB19_Msk                              /*!<Filter bit 19 */
  #define CAN_F13R2_FB20_Pos     (20U)
  #define CAN_F13R2_FB20_Msk     (0x1UL << CAN_F13R2_FB20_Pos)                    /*!< 0x00100000 */
  #define CAN_F13R2_FB20         CAN_F13R2_FB20_Msk                              /*!<Filter bit 20 */
  #define CAN_F13R2_FB21_Pos     (21U)
  #define CAN_F13R2_FB21_Msk     (0x1UL << CAN_F13R2_FB21_Pos)                    /*!< 0x00200000 */
  #define CAN_F13R2_FB21         CAN_F13R2_FB21_Msk                              /*!<Filter bit 21 */
  #define CAN_F13R2_FB22_Pos     (22U)
  #define CAN_F13R2_FB22_Msk     (0x1UL << CAN_F13R2_FB22_Pos)                    /*!< 0x00400000 */
  #define CAN_F13R2_FB22         CAN_F13R2_FB22_Msk                              /*!<Filter bit 22 */
  #define CAN_F13R2_FB23_Pos     (23U)
  #define CAN_F13R2_FB23_Msk     (0x1UL << CAN_F13R2_FB23_Pos)                    /*!< 0x00800000 */
  #define CAN_F13R2_FB23         CAN_F13R2_FB23_Msk                              /*!<Filter bit 23 */
  #define CAN_F13R2_FB24_Pos     (24U)
  #define CAN_F13R2_FB24_Msk     (0x1UL << CAN_F13R2_FB24_Pos)                    /*!< 0x01000000 */
  #define CAN_F13R2_FB24         CAN_F13R2_FB24_Msk                              /*!<Filter bit 24 */
  #define CAN_F13R2_FB25_Pos     (25U)
  #define CAN_F13R2_FB25_Msk     (0x1UL << CAN_F13R2_FB25_Pos)                    /*!< 0x02000000 */
  #define CAN_F13R2_FB25         CAN_F13R2_FB25_Msk                              /*!<Filter bit 25 */
  #define CAN_F13R2_FB26_Pos     (26U)
  #define CAN_F13R2_FB26_Msk     (0x1UL << CAN_F13R2_FB26_Pos)                    /*!< 0x04000000 */
  #define CAN_F13R2_FB26         CAN_F13R2_FB26_Msk                              /*!<Filter bit 26 */
  #define CAN_F13R2_FB27_Pos     (27U)
  #define CAN_F13R2_FB27_Msk     (0x1UL << CAN_F13R2_FB27_Pos)                    /*!< 0x08000000 */
  #define CAN_F13R2_FB27         CAN_F13R2_FB27_Msk                              /*!<Filter bit 27 */
  #define CAN_F13R2_FB28_Pos     (28U)
  #define CAN_F13R2_FB28_Msk     (0x1UL << CAN_F13R2_FB28_Pos)                    /*!< 0x10000000 */
  #define CAN_F13R2_FB28         CAN_F13R2_FB28_Msk                              /*!<Filter bit 28 */
  #define CAN_F13R2_FB29_Pos     (29U)
  #define CAN_F13R2_FB29_Msk     (0x1UL << CAN_F13R2_FB29_Pos)                    /*!< 0x20000000 */
  #define CAN_F13R2_FB29         CAN_F13R2_FB29_Msk                              /*!<Filter bit 29 */
  #define CAN_F13R2_FB30_Pos     (30U)
  #define CAN_F13R2_FB30_Msk     (0x1UL << CAN_F13R2_FB30_Pos)                    /*!< 0x40000000 */
  #define CAN_F13R2_FB30         CAN_F13R2_FB30_Msk                              /*!<Filter bit 30 */
  #define CAN_F13R2_FB31_Pos     (31U)
  #define CAN_F13R2_FB31_Msk     (0x1UL << CAN_F13R2_FB31_Pos)                    /*!< 0x80000000 */
  #define CAN_F13R2_FB31         CAN_F13R2_FB31_Msk                              /*!<Filter bit 31 */
  
  /******************************************************************************/
  /*                                                                            */
  /*                     CRC calculation unit (CRC)                             */
  /*                                                                            */
  /******************************************************************************/
  /*******************  Bit definition for CRC_DR register  *********************/
  #define CRC_DR_DR_Pos            (0U)
  #define CRC_DR_DR_Msk            (0xFFFFFFFFUL << CRC_DR_DR_Pos)                /*!< 0xFFFFFFFF */
  #define CRC_DR_DR                CRC_DR_DR_Msk                                 /*!< Data register bits */
  
  /*******************  Bit definition for CRC_IDR register  ********************/
  #define CRC_IDR_IDR              ((uint8_t)0xFFU)                              /*!< General-purpose 8-bit data register bits */
  
  /********************  Bit definition for CRC_CR register  ********************/
  #define CRC_CR_RESET_Pos         (0U)
  #define CRC_CR_RESET_Msk         (0x1UL << CRC_CR_RESET_Pos)                    /*!< 0x00000001 */
  #define CRC_CR_RESET             CRC_CR_RESET_Msk                              /*!< RESET the CRC computation unit bit */
  #define CRC_CR_POLYSIZE_Pos      (3U)
  #define CRC_CR_POLYSIZE_Msk      (0x3UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000018 */
  #define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                           /*!< Polynomial size bits */
  #define CRC_CR_POLYSIZE_0        (0x1UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000008 */
  #define CRC_CR_POLYSIZE_1        (0x2UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000010 */
  #define CRC_CR_REV_IN_Pos        (5U)
  #define CRC_CR_REV_IN_Msk        (0x3UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000060 */
  #define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                             /*!< REV_IN Reverse Input Data bits */
  #define CRC_CR_REV_IN_0          (0x1UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000020 */
  #define CRC_CR_REV_IN_1          (0x2UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000040 */
  #define CRC_CR_REV_OUT_Pos       (7U)
  #define CRC_CR_REV_OUT_Msk       (0x1UL << CRC_CR_REV_OUT_Pos)                  /*!< 0x00000080 */
  #define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                            /*!< REV_OUT Reverse Output Data bits */
  
  /*******************  Bit definition for CRC_INIT register  *******************/
  #define CRC_INIT_INIT_Pos        (0U)
  #define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)            /*!< 0xFFFFFFFF */
  #define CRC_INIT_INIT            CRC_INIT_INIT_Msk                             /*!< Initial CRC value bits */
  
  /*******************  Bit definition for CRC_POL register  ********************/
  #define CRC_POL_POL_Pos          (0U)
  #define CRC_POL_POL_Msk          (0xFFFFFFFFUL << CRC_POL_POL_Pos)              /*!< 0xFFFFFFFF */
  #define CRC_POL_POL              CRC_POL_POL_Msk                               /*!< Coefficients of the polynomial */
  
  /******************************************************************************/
  /*                                                                            */
  /*                 Digital to Analog Converter (DAC)                          */
  /*                                                                            */
  /******************************************************************************/
  
  /*
   * @brief Specific device feature definitions (not present on all devices in the STM32F3 serie)
   */
  #define DAC_CHANNEL2_SUPPORT                           /*!< DAC feature available only on specific devices: DAC channel 2 available (may not be available on all DAC instances DACx) */
  
  
  /********************  Bit definition for DAC_CR register  ********************/
  #define DAC_CR_EN1_Pos              (0U)
  #define DAC_CR_EN1_Msk              (0x1UL << DAC_CR_EN1_Pos)                   /*!< 0x00000001 */
  #define DAC_CR_EN1                  DAC_CR_EN1_Msk                             /*!< DAC channel1 enable */
  #define DAC_CR_BOFF1_Pos            (1U)
  #define DAC_CR_BOFF1_Msk            (0x1UL << DAC_CR_BOFF1_Pos)                 /*!< 0x00000002 */
  #define DAC_CR_BOFF1                DAC_CR_BOFF1_Msk                           /*!< DAC channel1 output buffer disable */
  #define DAC_CR_TEN1_Pos             (2U)
  #define DAC_CR_TEN1_Msk             (0x1UL << DAC_CR_TEN1_Pos)                  /*!< 0x00000004 */
  #define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            /*!< DAC channel1 Trigger enable */
  
  #define DAC_CR_TSEL1_Pos            (3U)
  #define DAC_CR_TSEL1_Msk            (0x7UL << DAC_CR_TSEL1_Pos)                 /*!< 0x00000038 */
  #define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           /*!< TSEL1[2:0] (DAC channel1 Trigger selection) */
  #define DAC_CR_TSEL1_0              (0x1UL << DAC_CR_TSEL1_Pos)                 /*!< 0x00000008 */
  #define DAC_CR_TSEL1_1              (0x2UL << DAC_CR_TSEL1_Pos)                 /*!< 0x00000010 */
  #define DAC_CR_TSEL1_2              (0x4UL << DAC_CR_TSEL1_Pos)                 /*!< 0x00000020 */
  
  #define DAC_CR_WAVE1_Pos            (6U)
  #define DAC_CR_WAVE1_Msk            (0x3UL << DAC_CR_WAVE1_Pos)                 /*!< 0x000000C0 */
  #define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           /*!< WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
  #define DAC_CR_WAVE1_0              (0x1UL << DAC_CR_WAVE1_Pos)                 /*!< 0x00000040 */
  #define DAC_CR_WAVE1_1              (0x2UL << DAC_CR_WAVE1_Pos)                 /*!< 0x00000080 */
  
  #define DAC_CR_MAMP1_Pos            (8U)
  #define DAC_CR_MAMP1_Msk            (0xFUL << DAC_CR_MAMP1_Pos)                 /*!< 0x00000F00 */
  #define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           /*!< MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
  #define DAC_CR_MAMP1_0              (0x1UL << DAC_CR_MAMP1_Pos)                 /*!< 0x00000100 */
  #define DAC_CR_MAMP1_1              (0x2UL << DAC_CR_MAMP1_Pos)                 /*!< 0x00000200 */
  #define DAC_CR_MAMP1_2              (0x4UL << DAC_CR_MAMP1_Pos)                 /*!< 0x00000400 */
  #define DAC_CR_MAMP1_3              (0x8UL << DAC_CR_MAMP1_Pos)                 /*!< 0x00000800 */
  
  #define DAC_CR_DMAEN1_Pos           (12U)
  #define DAC_CR_DMAEN1_Msk           (0x1UL << DAC_CR_DMAEN1_Pos)                /*!< 0x00001000 */
  #define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          /*!< DAC channel1 DMA enable */
  #define DAC_CR_DMAUDRIE1_Pos        (13U)
  #define DAC_CR_DMAUDRIE1_Msk        (0x1UL << DAC_CR_DMAUDRIE1_Pos)             /*!< 0x00002000 */
  #define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       /*!< DAC channel1 DMA underrun IT enable */
  #define DAC_CR_EN2_Pos              (16U)
  #define DAC_CR_EN2_Msk              (0x1UL << DAC_CR_EN2_Pos)                   /*!< 0x00010000 */
  #define DAC_CR_EN2                  DAC_CR_EN2_Msk                             /*!< DAC channel2 enable */
  #define DAC_CR_BOFF2_Pos            (17U)
  #define DAC_CR_BOFF2_Msk            (0x1UL << DAC_CR_BOFF2_Pos)                 /*!< 0x00020000 */
  #define DAC_CR_BOFF2                DAC_CR_BOFF2_Msk                           /*!< DAC channel2 output buffer disable */
  #define DAC_CR_TEN2_Pos             (18U)
  #define DAC_CR_TEN2_Msk             (0x1UL << DAC_CR_TEN2_Pos)                  /*!< 0x00040000 */
  #define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            /*!< DAC channel2 Trigger enable */
  
  #define DAC_CR_TSEL2_Pos            (19U)
  #define DAC_CR_TSEL2_Msk            (0x7UL << DAC_CR_TSEL2_Pos)                 /*!< 0x00380000 */
  #define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           /*!< TSEL2[2:0] (DAC channel2 Trigger selection) */
  #define DAC_CR_TSEL2_0              (0x1UL << DAC_CR_TSEL2_Pos)                 /*!< 0x00080000 */
  #define DAC_CR_TSEL2_1              (0x2UL << DAC_CR_TSEL2_Pos)                 /*!< 0x00100000 */
  #define DAC_CR_TSEL2_2              (0x4UL << DAC_CR_TSEL2_Pos)                 /*!< 0x00200000 */
  
  #define DAC_CR_WAVE2_Pos            (22U)
  #define DAC_CR_WAVE2_Msk            (0x3UL << DAC_CR_WAVE2_Pos)                 /*!< 0x00C00000 */
  #define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           /*!< WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
  #define DAC_CR_WAVE2_0              (0x1UL << DAC_CR_WAVE2_Pos)                 /*!< 0x00400000 */
  #define DAC_CR_WAVE2_1              (0x2UL << DAC_CR_WAVE2_Pos)                 /*!< 0x00800000 */
  
  #define DAC_CR_MAMP2_Pos            (24U)
  #define DAC_CR_MAMP2_Msk            (0xFUL << DAC_CR_MAMP2_Pos)                 /*!< 0x0F000000 */
  #define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           /*!< MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
  #define DAC_CR_MAMP2_0              (0x1UL << DAC_CR_MAMP2_Pos)                 /*!< 0x01000000 */
  #define DAC_CR_MAMP2_1              (0x2UL << DAC_CR_MAMP2_Pos)                 /*!< 0x02000000 */
  #define DAC_CR_MAMP2_2              (0x4UL << DAC_CR_MAMP2_Pos)                 /*!< 0x04000000 */
  #define DAC_CR_MAMP2_3              (0x8UL << DAC_CR_MAMP2_Pos)                 /*!< 0x08000000 */
  
  #define DAC_CR_DMAEN2_Pos           (28U)
  #define DAC_CR_DMAEN2_Msk           (0x1UL << DAC_CR_DMAEN2_Pos)                /*!< 0x10000000 */
  #define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          /*!< DAC channel2 DMA enabled */
  #define DAC_CR_DMAUDRIE2_Pos        (29U)
  #define DAC_CR_DMAUDRIE2_Msk        (0x1UL << DAC_CR_DMAUDRIE2_Pos)             /*!< 0x20000000 */
  #define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       /*!< DAC channel2 DMA underrun IT enable */
  
  /*****************  Bit definition for DAC_SWTRIGR register  ******************/
  #define DAC_SWTRIGR_SWTRIG1_Pos     (0U)
  #define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)          /*!< 0x00000001 */
  #define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    /*!< DAC channel1 software trigger */
  #define DAC_SWTRIGR_SWTRIG2_Pos     (1U)
  #define DAC_SWTRIGR_SWTRIG2_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)          /*!< 0x00000002 */
  #define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    /*!< DAC channel2 software trigger */
  
  /*****************  Bit definition for DAC_DHR12R1 register  ******************/
  #define DAC_DHR12R1_DACC1DHR_Pos    (0U)
  #define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)       /*!< 0x00000FFF */
  #define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   /*!< DAC channel1 12-bit Right aligned data */
  
  /*****************  Bit definition for DAC_DHR12L1 register  ******************/
  #define DAC_DHR12L1_DACC1DHR_Pos    (4U)
  #define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)       /*!< 0x0000FFF0 */
  #define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   /*!< DAC channel1 12-bit Left aligned data */
  
  /******************  Bit definition for DAC_DHR8R1 register  ******************/
  #define DAC_DHR8R1_DACC1DHR_Pos     (0U)
  #define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)         /*!< 0x000000FF */
  #define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    /*!< DAC channel1 8-bit Right aligned data */
  
  /*****************  Bit definition for DAC_DHR12R2 register  ******************/
  #define DAC_DHR12R2_DACC2DHR_Pos    (0U)
  #define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)       /*!< 0x00000FFF */
  #define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   /*!< DAC channel2 12-bit Right aligned data */
  
  /*****************  Bit definition for DAC_DHR12L2 register  ******************/
  #define DAC_DHR12L2_DACC2DHR_Pos    (4U)
  #define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)       /*!< 0x0000FFF0 */
  #define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   /*!< DAC channel2 12-bit Left aligned data */
  
  /******************  Bit definition for DAC_DHR8R2 register  ******************/
  #define DAC_DHR8R2_DACC2DHR_Pos     (0U)
  #define DAC_DHR8R2_DACC2DHR_Msk     (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)         /*!< 0x000000FF */
  #define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    /*!< DAC channel2 8-bit Right aligned data */
  
  /*****************  Bit definition for DAC_DHR12RD register  ******************/
  #define DAC_DHR12RD_DACC1DHR_Pos    (0U)
  #define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)       /*!< 0x00000FFF */
  #define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   /*!< DAC channel1 12-bit Right aligned data */
  #define DAC_DHR12RD_DACC2DHR_Pos    (16U)
  #define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)       /*!< 0x0FFF0000 */
  #define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   /*!< DAC channel2 12-bit Right aligned data */
  
  /*****************  Bit definition for DAC_DHR12LD register  ******************/
  #define DAC_DHR12LD_DACC1DHR_Pos    (4U)
  #define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)       /*!< 0x0000FFF0 */
  #define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   /*!< DAC channel1 12-bit Left aligned data */
  #define DAC_DHR12LD_DACC2DHR_Pos    (20U)
  #define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)       /*!< 0xFFF00000 */
  #define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   /*!< DAC channel2 12-bit Left aligned data */
  
  /******************  Bit definition for DAC_DHR8RD register  ******************/
  #define DAC_DHR8RD_DACC1DHR_Pos     (0U)
  #define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)         /*!< 0x000000FF */
  #define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    /*!< DAC channel1 8-bit Right aligned data */
  #define DAC_DHR8RD_DACC2DHR_Pos     (8U)
  #define DAC_DHR8RD_DACC2DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)         /*!< 0x0000FF00 */
  #define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    /*!< DAC channel2 8-bit Right aligned data */
  
  /*******************  Bit definition for DAC_DOR1 register  *******************/
  #define DAC_DOR1_DACC1DOR_Pos       (0U)
  #define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)          /*!< 0x00000FFF */
  #define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      /*!< DAC channel1 data output */
  
  /*******************  Bit definition for DAC_DOR2 register  *******************/
  #define DAC_DOR2_DACC2DOR_Pos       (0U)
  #define DAC_DOR2_DACC2DOR_Msk       (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)          /*!< 0x00000FFF */
  #define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      /*!< DAC channel2 data output */
  
  /********************  Bit definition for DAC_SR register  ********************/
  #define DAC_SR_DMAUDR1_Pos          (13U)
  #define DAC_SR_DMAUDR1_Msk          (0x1UL << DAC_SR_DMAUDR1_Pos)               /*!< 0x00002000 */
  #define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         /*!< DAC channel1 DMA underrun flag */
  #define DAC_SR_DMAUDR2_Pos          (29U)
  #define DAC_SR_DMAUDR2_Msk          (0x1UL << DAC_SR_DMAUDR2_Pos)               /*!< 0x20000000 */
  #define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         /*!< DAC channel2 DMA underrun flag */
  
  /******************************************************************************/
  /*                                                                            */
  /*                                 Debug MCU (DBGMCU)                         */
  /*                                                                            */
  /******************************************************************************/
  /********************  Bit definition for DBGMCU_IDCODE register  *************/
  #define DBGMCU_IDCODE_DEV_ID_Pos                     (0U)
  #define DBGMCU_IDCODE_DEV_ID_Msk                     (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */
  #define DBGMCU_IDCODE_DEV_ID                         DBGMCU_IDCODE_DEV_ID_Msk
  #define DBGMCU_IDCODE_REV_ID_Pos                     (16U)
  #define DBGMCU_IDCODE_REV_ID_Msk                     (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
  #define DBGMCU_IDCODE_REV_ID                         DBGMCU_IDCODE_REV_ID_Msk
  
  /********************  Bit definition for DBGMCU_CR register  *****************/
  #define DBGMCU_CR_DBG_SLEEP_Pos                      (0U)
  #define DBGMCU_CR_DBG_SLEEP_Msk                      (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
  #define DBGMCU_CR_DBG_SLEEP                          DBGMCU_CR_DBG_SLEEP_Msk
  #define DBGMCU_CR_DBG_STOP_Pos                       (1U)
  #define DBGMCU_CR_DBG_STOP_Msk                       (0x1UL << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */
  #define DBGMCU_CR_DBG_STOP                           DBGMCU_CR_DBG_STOP_Msk
  #define DBGMCU_CR_DBG_STANDBY_Pos                    (2U)
  #define DBGMCU_CR_DBG_STANDBY_Msk                    (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */
  #define DBGMCU_CR_DBG_STANDBY                        DBGMCU_CR_DBG_STANDBY_Msk
  #define DBGMCU_CR_TRACE_IOEN_Pos                     (5U)
  #define DBGMCU_CR_TRACE_IOEN_Msk                     (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */
  #define DBGMCU_CR_TRACE_IOEN                         DBGMCU_CR_TRACE_IOEN_Msk
  
  #define DBGMCU_CR_TRACE_MODE_Pos                     (6U)
  #define DBGMCU_CR_TRACE_MODE_Msk                     (0x3UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */
  #define DBGMCU_CR_TRACE_MODE                         DBGMCU_CR_TRACE_MODE_Msk
  #define DBGMCU_CR_TRACE_MODE_0                       (0x1UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */
  #define DBGMCU_CR_TRACE_MODE_1                       (0x2UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */
  
  /********************  Bit definition for DBGMCU_APB1_FZ register  ************/
  #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos             (0U)
  #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
  #define DBGMCU_APB1_FZ_DBG_TIM2_STOP                 DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
  #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos             (1U)
  #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
  #define DBGMCU_APB1_FZ_DBG_TIM3_STOP                 DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
  #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos             (2U)
  #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) /*!< 0x00000004 */
  #define DBGMCU_APB1_FZ_DBG_TIM4_STOP                 DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
  #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos             (3U)
  #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*!< 0x00000008 */
  #define DBGMCU_APB1_FZ_DBG_TIM5_STOP                 DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
  #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos             (4U)
  #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
  #define DBGMCU_APB1_FZ_DBG_TIM6_STOP                 DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
  #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos             (5U)
  #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
  #define DBGMCU_APB1_FZ_DBG_TIM7_STOP                 DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk
  #define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos            (6U)
  #define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk            (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) /*!< 0x00000040 */
  #define DBGMCU_APB1_FZ_DBG_TIM12_STOP                DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk
  #define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos            (7U)
  #define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk            (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos) /*!< 0x00000080 */
  #define DBGMCU_APB1_FZ_DBG_TIM13_STOP                DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk
  #define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos            (8U)
  #define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk            (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) /*!< 0x00000100 */
  #define DBGMCU_APB1_FZ_DBG_TIM14_STOP                DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk
  #define DBGMCU_APB1_FZ_DBG_TIM18_STOP_Pos            (9U)
  #define DBGMCU_APB1_FZ_DBG_TIM18_STOP_Msk            (0x1UL << DBGMCU_APB1_FZ_DBG_TIM18_STOP_Pos) /*!< 0x00000200 */
  #define DBGMCU_APB1_FZ_DBG_TIM18_STOP                DBGMCU_APB1_FZ_DBG_TIM18_STOP_Msk
  #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos              (10U)
  #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk              (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */
  #define DBGMCU_APB1_FZ_DBG_RTC_STOP                  DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
  #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos             (11U)
  #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
  #define DBGMCU_APB1_FZ_DBG_WWDG_STOP                 DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
  #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos             (12U)
  #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
  #define DBGMCU_APB1_FZ_DBG_IWDG_STOP                 DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
  #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos    (21U)
  #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk    (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00200000 */
  #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
  #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos    (22U)
  #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk    (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00400000 */
  #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
  #define DBGMCU_APB1_FZ_DBG_CAN_STOP_Pos              (25U)
  #define DBGMCU_APB1_FZ_DBG_CAN_STOP_Msk              (0x1UL << DBGMCU_APB1_FZ_DBG_CAN_STOP_Pos) /*!< 0x02000000 */
  #define DBGMCU_APB1_FZ_DBG_CAN_STOP                  DBGMCU_APB1_FZ_DBG_CAN_STOP_Msk
  
  /********************  Bit definition for DBGMCU_APB2_FZ register  ************/
  #define DBGMCU_APB2_FZ_DBG_TIM15_STOP_Pos            (2U)
  #define DBGMCU_APB2_FZ_DBG_TIM15_STOP_Msk            (0x1UL << DBGMCU_APB2_FZ_DBG_TIM15_STOP_Pos) /*!< 0x00000004 */
  #define DBGMCU_APB2_FZ_DBG_TIM15_STOP                DBGMCU_APB2_FZ_DBG_TIM15_STOP_Msk
  #define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos            (3U)
  #define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk            (0x1UL << DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos) /*!< 0x00000008 */
  #define DBGMCU_APB2_FZ_DBG_TIM16_STOP                DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk
  #define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos            (4U)
  #define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk            (0x1UL << DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos) /*!< 0x00000010 */
  #define DBGMCU_APB2_FZ_DBG_TIM17_STOP                DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk
  #define DBGMCU_APB2_FZ_DBG_TIM19_STOP_Pos            (5U)
  #define DBGMCU_APB2_FZ_DBG_TIM19_STOP_Msk            (0x1UL << DBGMCU_APB2_FZ_DBG_TIM19_STOP_Pos) /*!< 0x00000020 */
  #define DBGMCU_APB2_FZ_DBG_TIM19_STOP                DBGMCU_APB2_FZ_DBG_TIM19_STOP_Msk
  
  /******************************************************************************/
  /*                                                                            */
  /*                             DMA Controller (DMA)                           */
  /*                                                                            */
  /******************************************************************************/
  /*******************  Bit definition for DMA_ISR register  ********************/
  #define DMA_ISR_GIF1_Pos       (0U)
  #define DMA_ISR_GIF1_Msk       (0x1UL << DMA_ISR_GIF1_Pos)                      /*!< 0x00000001 */
  #define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                /*!< Channel 1 Global interrupt flag */
  #define DMA_ISR_TCIF1_Pos      (1U)
  #define DMA_ISR_TCIF1_Msk      (0x1UL << DMA_ISR_TCIF1_Pos)                     /*!< 0x00000002 */
  #define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               /*!< Channel 1 Transfer Complete flag */
  #define DMA_ISR_HTIF1_Pos      (2U)
  #define DMA_ISR_HTIF1_Msk      (0x1UL << DMA_ISR_HTIF1_Pos)                     /*!< 0x00000004 */
  #define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               /*!< Channel 1 Half Transfer flag */
  #define DMA_ISR_TEIF1_Pos      (3U)
  #define DMA_ISR_TEIF1_Msk      (0x1UL << DMA_ISR_TEIF1_Pos)                     /*!< 0x00000008 */
  #define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               /*!< Channel 1 Transfer Error flag */
  #define DMA_ISR_GIF2_Pos       (4U)
  #define DMA_ISR_GIF2_Msk       (0x1UL << DMA_ISR_GIF2_Pos)                      /*!< 0x00000010 */
  #define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                /*!< Channel 2 Global interrupt flag */
  #define DMA_ISR_TCIF2_Pos      (5U)
  #define DMA_ISR_TCIF2_Msk      (0x1UL << DMA_ISR_TCIF2_Pos)                     /*!< 0x00000020 */
  #define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               /*!< Channel 2 Transfer Complete flag */
  #define DMA_ISR_HTIF2_Pos      (6U)
  #define DMA_ISR_HTIF2_Msk      (0x1UL << DMA_ISR_HTIF2_Pos)                     /*!< 0x00000040 */
  #define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               /*!< Channel 2 Half Transfer flag */
  #define DMA_ISR_TEIF2_Pos      (7U)
  #define DMA_ISR_TEIF2_Msk      (0x1UL << DMA_ISR_TEIF2_Pos)                     /*!< 0x00000080 */
  #define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               /*!< Channel 2 Transfer Error flag */
  #define DMA_ISR_GIF3_Pos       (8U)
  #define DMA_ISR_GIF3_Msk       (0x1UL << DMA_ISR_GIF3_Pos)                      /*!< 0x00000100 */
  #define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                /*!< Channel 3 Global interrupt flag */
  #define DMA_ISR_TCIF3_Pos      (9U)
  #define DMA_ISR_TCIF3_Msk      (0x1UL << DMA_ISR_TCIF3_Pos)                     /*!< 0x00000200 */
  #define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               /*!< Channel 3 Transfer Complete flag */
  #define DMA_ISR_HTIF3_Pos      (10U)
  #define DMA_ISR_HTIF3_Msk      (0x1UL << DMA_ISR_HTIF3_Pos)                     /*!< 0x00000400 */
  #define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               /*!< Channel 3 Half Transfer flag */
  #define DMA_ISR_TEIF3_Pos      (11U)
  #define DMA_ISR_TEIF3_Msk      (0x1UL << DMA_ISR_TEIF3_Pos)                     /*!< 0x00000800 */
  #define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               /*!< Channel 3 Transfer Error flag */
  #define DMA_ISR_GIF4_Pos       (12U)
  #define DMA_ISR_GIF4_Msk       (0x1UL << DMA_ISR_GIF4_Pos)                      /*!< 0x00001000 */
  #define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                /*!< Channel 4 Global interrupt flag */
  #define DMA_ISR_TCIF4_Pos      (13U)
  #define DMA_ISR_TCIF4_Msk      (0x1UL << DMA_ISR_TCIF4_Pos)                     /*!< 0x00002000 */
  #define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               /*!< Channel 4 Transfer Complete flag */
  #define DMA_ISR_HTIF4_Pos      (14U)
  #define DMA_ISR_HTIF4_Msk      (0x1UL << DMA_ISR_HTIF4_Pos)                     /*!< 0x00004000 */
  #define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               /*!< Channel 4 Half Transfer flag */
  #define DMA_ISR_TEIF4_Pos      (15U)
  #define DMA_ISR_TEIF4_Msk      (0x1UL << DMA_ISR_TEIF4_Pos)                     /*!< 0x00008000 */
  #define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               /*!< Channel 4 Transfer Error flag */
  #define DMA_ISR_GIF5_Pos       (16U)
  #define DMA_ISR_GIF5_Msk       (0x1UL << DMA_ISR_GIF5_Pos)                      /*!< 0x00010000 */
  #define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                /*!< Channel 5 Global interrupt flag */
  #define DMA_ISR_TCIF5_Pos      (17U)
  #define DMA_ISR_TCIF5_Msk      (0x1UL << DMA_ISR_TCIF5_Pos)                     /*!< 0x00020000 */
  #define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               /*!< Channel 5 Transfer Complete flag */
  #define DMA_ISR_HTIF5_Pos      (18U)
  #define DMA_ISR_HTIF5_Msk      (0x1UL << DMA_ISR_HTIF5_Pos)                     /*!< 0x00040000 */
  #define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               /*!< Channel 5 Half Transfer flag */
  #define DMA_ISR_TEIF5_Pos      (19U)
  #define DMA_ISR_TEIF5_Msk      (0x1UL << DMA_ISR_TEIF5_Pos)                     /*!< 0x00080000 */
  #define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               /*!< Channel 5 Transfer Error flag */
  #define DMA_ISR_GIF6_Pos       (20U)
  #define DMA_ISR_GIF6_Msk       (0x1UL << DMA_ISR_GIF6_Pos)                      /*!< 0x00100000 */
  #define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                /*!< Channel 6 Global interrupt flag */
  #define DMA_ISR_TCIF6_Pos      (21U)
  #define DMA_ISR_TCIF6_Msk      (0x1UL << DMA_ISR_TCIF6_Pos)                     /*!< 0x00200000 */
  #define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               /*!< Channel 6 Transfer Complete flag */
  #define DMA_ISR_HTIF6_Pos      (22U)
  #define DMA_ISR_HTIF6_Msk      (0x1UL << DMA_ISR_HTIF6_Pos)                     /*!< 0x00400000 */
  #define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               /*!< Channel 6 Half Transfer flag */
  #define DMA_ISR_TEIF6_Pos      (23U)
  #define DMA_ISR_TEIF6_Msk      (0x1UL << DMA_ISR_TEIF6_Pos)                     /*!< 0x00800000 */
  #define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               /*!< Channel 6 Transfer Error flag */
  #define DMA_ISR_GIF7_Pos       (24U)
  #define DMA_ISR_GIF7_Msk       (0x1UL << DMA_ISR_GIF7_Pos)                      /*!< 0x01000000 */
  #define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                /*!< Channel 7 Global interrupt flag */
  #define DMA_ISR_TCIF7_Pos      (25U)
  #define DMA_ISR_TCIF7_Msk      (0x1UL << DMA_ISR_TCIF7_Pos)                     /*!< 0x02000000 */
  #define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               /*!< Channel 7 Transfer Complete flag */
  #define DMA_ISR_HTIF7_Pos      (26U)
  #define DMA_ISR_HTIF7_Msk      (0x1UL << DMA_ISR_HTIF7_Pos)                     /*!< 0x04000000 */
  #define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               /*!< Channel 7 Half Transfer flag */
  #define DMA_ISR_TEIF7_Pos      (27U)
  #define DMA_ISR_TEIF7_Msk      (0x1UL << DMA_ISR_TEIF7_Pos)                     /*!< 0x08000000 */
  #define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               /*!< Channel 7 Transfer Error flag */
  
  /*******************  Bit definition for DMA_IFCR register  *******************/
  #define DMA_IFCR_CGIF1_Pos     (0U)
  #define DMA_IFCR_CGIF1_Msk     (0x1UL << DMA_IFCR_CGIF1_Pos)                    /*!< 0x00000001 */
  #define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              /*!< Channel 1 Global interrupt clear */
  #define DMA_IFCR_CTCIF1_Pos    (1U)
  #define DMA_IFCR_CTCIF1_Msk    (0x1UL << DMA_IFCR_CTCIF1_Pos)                   /*!< 0x00000002 */
  #define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             /*!< Channel 1 Transfer Complete clear */
  #define DMA_IFCR_CHTIF1_Pos    (2U)
  #define DMA_IFCR_CHTIF1_Msk    (0x1UL << DMA_IFCR_CHTIF1_Pos)                   /*!< 0x00000004 */
  #define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             /*!< Channel 1 Half Transfer clear */
  #define DMA_IFCR_CTEIF1_Pos    (3U)
  #define DMA_IFCR_CTEIF1_Msk    (0x1UL << DMA_IFCR_CTEIF1_Pos)                   /*!< 0x00000008 */
  #define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             /*!< Channel 1 Transfer Error clear */
  #define DMA_IFCR_CGIF2_Pos     (4U)
  #define DMA_IFCR_CGIF2_Msk     (0x1UL << DMA_IFCR_CGIF2_Pos)                    /*!< 0x00000010 */
  #define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              /*!< Channel 2 Global interrupt clear */
  #define DMA_IFCR_CTCIF2_Pos    (5U)
  #define DMA_IFCR_CTCIF2_Msk    (0x1UL << DMA_IFCR_CTCIF2_Pos)                   /*!< 0x00000020 */
  #define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             /*!< Channel 2 Transfer Complete clear */
  #define DMA_IFCR_CHTIF2_Pos    (6U)
  #define DMA_IFCR_CHTIF2_Msk    (0x1UL << DMA_IFCR_CHTIF2_Pos)                   /*!< 0x00000040 */
  #define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             /*!< Channel 2 Half Transfer clear */
  #define DMA_IFCR_CTEIF2_Pos    (7U)
  #define DMA_IFCR_CTEIF2_Msk    (0x1UL << DMA_IFCR_CTEIF2_Pos)                   /*!< 0x00000080 */
  #define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             /*!< Channel 2 Transfer Error clear */
  #define DMA_IFCR_CGIF3_Pos     (8U)
  #define DMA_IFCR_CGIF3_Msk     (0x1UL << DMA_IFCR_CGIF3_Pos)                    /*!< 0x00000100 */
  #define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              /*!< Channel 3 Global interrupt clear */
  #define DMA_IFCR_CTCIF3_Pos    (9U)
  #define DMA_IFCR_CTCIF3_Msk    (0x1UL << DMA_IFCR_CTCIF3_Pos)                   /*!< 0x00000200 */
  #define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             /*!< Channel 3 Transfer Complete clear */
  #define DMA_IFCR_CHTIF3_Pos    (10U)
  #define DMA_IFCR_CHTIF3_Msk    (0x1UL << DMA_IFCR_CHTIF3_Pos)                   /*!< 0x00000400 */
  #define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             /*!< Channel 3 Half Transfer clear */
  #define DMA_IFCR_CTEIF3_Pos    (11U)
  #define DMA_IFCR_CTEIF3_Msk    (0x1UL << DMA_IFCR_CTEIF3_Pos)                   /*!< 0x00000800 */
  #define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             /*!< Channel 3 Transfer Error clear */
  #define DMA_IFCR_CGIF4_Pos     (12U)
  #define DMA_IFCR_CGIF4_Msk     (0x1UL << DMA_IFCR_CGIF4_Pos)                    /*!< 0x00001000 */
  #define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              /*!< Channel 4 Global interrupt clear */
  #define DMA_IFCR_CTCIF4_Pos    (13U)
  #define DMA_IFCR_CTCIF4_Msk    (0x1UL << DMA_IFCR_CTCIF4_Pos)                   /*!< 0x00002000 */
  #define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             /*!< Channel 4 Transfer Complete clear */
  #define DMA_IFCR_CHTIF4_Pos    (14U)
  #define DMA_IFCR_CHTIF4_Msk    (0x1UL << DMA_IFCR_CHTIF4_Pos)                   /*!< 0x00004000 */
  #define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             /*!< Channel 4 Half Transfer clear */
  #define DMA_IFCR_CTEIF4_Pos    (15U)
  #define DMA_IFCR_CTEIF4_Msk    (0x1UL << DMA_IFCR_CTEIF4_Pos)                   /*!< 0x00008000 */
  #define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             /*!< Channel 4 Transfer Error clear */
  #define DMA_IFCR_CGIF5_Pos     (16U)
  #define DMA_IFCR_CGIF5_Msk     (0x1UL << DMA_IFCR_CGIF5_Pos)                    /*!< 0x00010000 */
  #define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              /*!< Channel 5 Global interrupt clear */
  #define DMA_IFCR_CTCIF5_Pos    (17U)
  #define DMA_IFCR_CTCIF5_Msk    (0x1UL << DMA_IFCR_CTCIF5_Pos)                   /*!< 0x00020000 */
  #define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             /*!< Channel 5 Transfer Complete clear */
  #define DMA_IFCR_CHTIF5_Pos    (18U)
  #define DMA_IFCR_CHTIF5_Msk    (0x1UL << DMA_IFCR_CHTIF5_Pos)                   /*!< 0x00040000 */
  #define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             /*!< Channel 5 Half Transfer clear */
  #define DMA_IFCR_CTEIF5_Pos    (19U)
  #define DMA_IFCR_CTEIF5_Msk    (0x1UL << DMA_IFCR_CTEIF5_Pos)                   /*!< 0x00080000 */
  #define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             /*!< Channel 5 Transfer Error clear */
  #define DMA_IFCR_CGIF6_Pos     (20U)
  #define DMA_IFCR_CGIF6_Msk     (0x1UL << DMA_IFCR_CGIF6_Pos)                    /*!< 0x00100000 */
  #define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              /*!< Channel 6 Global interrupt clear */
  #define DMA_IFCR_CTCIF6_Pos    (21U)
  #define DMA_IFCR_CTCIF6_Msk    (0x1UL << DMA_IFCR_CTCIF6_Pos)                   /*!< 0x00200000 */
  #define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             /*!< Channel 6 Transfer Complete clear */
  #define DMA_IFCR_CHTIF6_Pos    (22U)
  #define DMA_IFCR_CHTIF6_Msk    (0x1UL << DMA_IFCR_CHTIF6_Pos)                   /*!< 0x00400000 */
  #define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             /*!< Channel 6 Half Transfer clear */
  #define DMA_IFCR_CTEIF6_Pos    (23U)
  #define DMA_IFCR_CTEIF6_Msk    (0x1UL << DMA_IFCR_CTEIF6_Pos)                   /*!< 0x00800000 */
  #define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             /*!< Channel 6 Transfer Error clear */
  #define DMA_IFCR_CGIF7_Pos     (24U)
  #define DMA_IFCR_CGIF7_Msk     (0x1UL << DMA_IFCR_CGIF7_Pos)                    /*!< 0x01000000 */
  #define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              /*!< Channel 7 Global interrupt clear */
  #define DMA_IFCR_CTCIF7_Pos    (25U)
  #define DMA_IFCR_CTCIF7_Msk    (0x1UL << DMA_IFCR_CTCIF7_Pos)                   /*!< 0x02000000 */
  #define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             /*!< Channel 7 Transfer Complete clear */
  #define DMA_IFCR_CHTIF7_Pos    (26U)
  #define DMA_IFCR_CHTIF7_Msk    (0x1UL << DMA_IFCR_CHTIF7_Pos)                   /*!< 0x04000000 */
  #define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             /*!< Channel 7 Half Transfer clear */
  #define DMA_IFCR_CTEIF7_Pos    (27U)
  #define DMA_IFCR_CTEIF7_Msk    (0x1UL << DMA_IFCR_CTEIF7_Pos)                   /*!< 0x08000000 */
  #define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             /*!< Channel 7 Transfer Error clear */
  
  /*******************  Bit definition for DMA_CCR register  ********************/
  #define DMA_CCR_EN_Pos         (0U)
  #define DMA_CCR_EN_Msk         (0x1UL << DMA_CCR_EN_Pos)                        /*!< 0x00000001 */
  #define DMA_CCR_EN             DMA_CCR_EN_Msk                                  /*!< Channel enable                      */
  #define DMA_CCR_TCIE_Pos       (1U)
  #define DMA_CCR_TCIE_Msk       (0x1UL << DMA_CCR_TCIE_Pos)                      /*!< 0x00000002 */
  #define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                /*!< Transfer complete interrupt enable  */
  #define DMA_CCR_HTIE_Pos       (2U)
  #define DMA_CCR_HTIE_Msk       (0x1UL << DMA_CCR_HTIE_Pos)                      /*!< 0x00000004 */
  #define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                /*!< Half Transfer interrupt enable      */
  #define DMA_CCR_TEIE_Pos       (3U)
  #define DMA_CCR_TEIE_Msk       (0x1UL << DMA_CCR_TEIE_Pos)                      /*!< 0x00000008 */
  #define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                /*!< Transfer error interrupt enable     */
  #define DMA_CCR_DIR_Pos        (4U)
  #define DMA_CCR_DIR_Msk        (0x1UL << DMA_CCR_DIR_Pos)                       /*!< 0x00000010 */
  #define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 /*!< Data transfer direction             */
  #define DMA_CCR_CIRC_Pos       (5U)
  #define DMA_CCR_CIRC_Msk       (0x1UL << DMA_CCR_CIRC_Pos)                      /*!< 0x00000020 */
  #define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                /*!< Circular mode                       */
  #define DMA_CCR_PINC_Pos       (6U)
  #define DMA_CCR_PINC_Msk       (0x1UL << DMA_CCR_PINC_Pos)                      /*!< 0x00000040 */
  #define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                /*!< Peripheral increment mode           */
  #define DMA_CCR_MINC_Pos       (7U)
  #define DMA_CCR_MINC_Msk       (0x1UL << DMA_CCR_MINC_Pos)                      /*!< 0x00000080 */
  #define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                /*!< Memory increment mode               */
  
  #define DMA_CCR_PSIZE_Pos      (8U)
  #define DMA_CCR_PSIZE_Msk      (0x3UL << DMA_CCR_PSIZE_Pos)                     /*!< 0x00000300 */
  #define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               /*!< PSIZE[1:0] bits (Peripheral size)   */
  #define DMA_CCR_PSIZE_0        (0x1UL << DMA_CCR_PSIZE_Pos)                     /*!< 0x00000100 */
  #define DMA_CCR_PSIZE_1        (0x2UL << DMA_CCR_PSIZE_Pos)                     /*!< 0x00000200 */
  
  #define DMA_CCR_MSIZE_Pos      (10U)
  #define DMA_CCR_MSIZE_Msk      (0x3UL << DMA_CCR_MSIZE_Pos)                     /*!< 0x00000C00 */
  #define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               /*!< MSIZE[1:0] bits (Memory size)       */
  #define DMA_CCR_MSIZE_0        (0x1UL << DMA_CCR_MSIZE_Pos)                     /*!< 0x00000400 */
  #define DMA_CCR_MSIZE_1        (0x2UL << DMA_CCR_MSIZE_Pos)                     /*!< 0x00000800 */
  
  #define DMA_CCR_PL_Pos         (12U)
  #define DMA_CCR_PL_Msk         (0x3UL << DMA_CCR_PL_Pos)                        /*!< 0x00003000 */
  #define DMA_CCR_PL             DMA_CCR_PL_Msk                                  /*!< PL[1:0] bits(Channel Priority level)*/
  #define DMA_CCR_PL_0           (0x1UL << DMA_CCR_PL_Pos)                        /*!< 0x00001000 */
  #define DMA_CCR_PL_1           (0x2UL << DMA_CCR_PL_Pos)                        /*!< 0x00002000 */
  
  #define DMA_CCR_MEM2MEM_Pos    (14U)
  #define DMA_CCR_MEM2MEM_Msk    (0x1UL << DMA_CCR_MEM2MEM_Pos)                   /*!< 0x00004000 */
  #define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             /*!< Memory to memory mode               */
  
  /******************  Bit definition for DMA_CNDTR register  *******************/
  #define DMA_CNDTR_NDT_Pos      (0U)
  #define DMA_CNDTR_NDT_Msk      (0xFFFFUL << DMA_CNDTR_NDT_Pos)                  /*!< 0x0000FFFF */
  #define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               /*!< Number of data to Transfer          */
  
  /******************  Bit definition for DMA_CPAR register  ********************/
  #define DMA_CPAR_PA_Pos        (0U)
  #define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)                /*!< 0xFFFFFFFF */
  #define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 /*!< Peripheral Address                  */
  
  /******************  Bit definition for DMA_CMAR register  ********************/
  #define DMA_CMAR_MA_Pos        (0U)
  #define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)                /*!< 0xFFFFFFFF */
  #define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 /*!< Memory Address                      */
  
  /******************************************************************************/
  /*                                                                            */
  /*                    External Interrupt/Event Controller (EXTI)              */
  /*                                                                            */
  /******************************************************************************/
  /*******************  Bit definition for EXTI_IMR register  *******************/
  #define EXTI_IMR_MR0_Pos           (0U)
  #define EXTI_IMR_MR0_Msk           (0x1UL << EXTI_IMR_MR0_Pos)                  /*!< 0x00000001 */
  #define EXTI_IMR_MR0               EXTI_IMR_MR0_Msk                            /*!< Interrupt Mask on line 0 */
  #define EXTI_IMR_MR1_Pos           (1U)
  #define EXTI_IMR_MR1_Msk           (0x1UL << EXTI_IMR_MR1_Pos)                  /*!< 0x00000002 */
  #define EXTI_IMR_MR1               EXTI_IMR_MR1_Msk                            /*!< Interrupt Mask on line 1 */
  #define EXTI_IMR_MR2_Pos           (2U)
  #define EXTI_IMR_MR2_Msk           (0x1UL << EXTI_IMR_MR2_Pos)                  /*!< 0x00000004 */
  #define EXTI_IMR_MR2               EXTI_IMR_MR2_Msk                            /*!< Interrupt Mask on line 2 */
  #define EXTI_IMR_MR3_Pos           (3U)
  #define EXTI_IMR_MR3_Msk           (0x1UL << EXTI_IMR_MR3_Pos)                  /*!< 0x00000008 */
  #define EXTI_IMR_MR3               EXTI_IMR_MR3_Msk                            /*!< Interrupt Mask on line 3 */
  #define EXTI_IMR_MR4_Pos           (4U)
  #define EXTI_IMR_MR4_Msk           (0x1UL << EXTI_IMR_MR4_Pos)                  /*!< 0x00000010 */
  #define EXTI_IMR_MR4               EXTI_IMR_MR4_Msk                            /*!< Interrupt Mask on line 4 */
  #define EXTI_IMR_MR5_Pos           (5U)
  #define EXTI_IMR_MR5_Msk           (0x1UL << EXTI_IMR_MR5_Pos)                  /*!< 0x00000020 */
  #define EXTI_IMR_MR5               EXTI_IMR_MR5_Msk                            /*!< Interrupt Mask on line 5 */
  #define EXTI_IMR_MR6_Pos           (6U)
  #define EXTI_IMR_MR6_Msk           (0x1UL << EXTI_IMR_MR6_Pos)                  /*!< 0x00000040 */
  #define EXTI_IMR_MR6               EXTI_IMR_MR6_Msk                            /*!< Interrupt Mask on line 6 */
  #define EXTI_IMR_MR7_Pos           (7U)
  #define EXTI_IMR_MR7_Msk           (0x1UL << EXTI_IMR_MR7_Pos)                  /*!< 0x00000080 */
  #define EXTI_IMR_MR7               EXTI_IMR_MR7_Msk                            /*!< Interrupt Mask on line 7 */
  #define EXTI_IMR_MR8_Pos           (8U)
  #define EXTI_IMR_MR8_Msk           (0x1UL << EXTI_IMR_MR8_Pos)                  /*!< 0x00000100 */
  #define EXTI_IMR_MR8               EXTI_IMR_MR8_Msk                            /*!< Interrupt Mask on line 8 */
  #define EXTI_IMR_MR9_Pos           (9U)
  #define EXTI_IMR_MR9_Msk           (0x1UL << EXTI_IMR_MR9_Pos)                  /*!< 0x00000200 */
  #define EXTI_IMR_MR9               EXTI_IMR_MR9_Msk                            /*!< Interrupt Mask on line 9 */
  #define EXTI_IMR_MR10_Pos          (10U)
  #define EXTI_IMR_MR10_Msk          (0x1UL << EXTI_IMR_MR10_Pos)                 /*!< 0x00000400 */
  #define EXTI_IMR_MR10              EXTI_IMR_MR10_Msk                           /*!< Interrupt Mask on line 10 */
  #define EXTI_IMR_MR11_Pos          (11U)
  #define EXTI_IMR_MR11_Msk          (0x1UL << EXTI_IMR_MR11_Pos)                 /*!< 0x00000800 */
  #define EXTI_IMR_MR11              EXTI_IMR_MR11_Msk                           /*!< Interrupt Mask on line 11 */
  #define EXTI_IMR_MR12_Pos          (12U)
  #define EXTI_IMR_MR12_Msk          (0x1UL << EXTI_IMR_MR12_Pos)                 /*!< 0x00001000 */
  #define EXTI_IMR_MR12              EXTI_IMR_MR12_Msk                           /*!< Interrupt Mask on line 12 */
  #define EXTI_IMR_MR13_Pos          (13U)
  #define EXTI_IMR_MR13_Msk          (0x1UL << EXTI_IMR_MR13_Pos)                 /*!< 0x00002000 */
  #define EXTI_IMR_MR13              EXTI_IMR_MR13_Msk                           /*!< Interrupt Mask on line 13 */
  #define EXTI_IMR_MR14_Pos          (14U)
  #define EXTI_IMR_MR14_Msk          (0x1UL << EXTI_IMR_MR14_Pos)                 /*!< 0x00004000 */
  #define EXTI_IMR_MR14              EXTI_IMR_MR14_Msk                           /*!< Interrupt Mask on line 14 */
  #define EXTI_IMR_MR15_Pos          (15U)
  #define EXTI_IMR_MR15_Msk          (0x1UL << EXTI_IMR_MR15_Pos)                 /*!< 0x00008000 */
  #define EXTI_IMR_MR15              EXTI_IMR_MR15_Msk                           /*!< Interrupt Mask on line 15 */
  #define EXTI_IMR_MR16_Pos          (16U)
  #define EXTI_IMR_MR16_Msk          (0x1UL << EXTI_IMR_MR16_Pos)                 /*!< 0x00010000 */
  #define EXTI_IMR_MR16              EXTI_IMR_MR16_Msk                           /*!< Interrupt Mask on line 16 */
  #define EXTI_IMR_MR17_Pos          (17U)
  #define EXTI_IMR_MR17_Msk          (0x1UL << EXTI_IMR_MR17_Pos)                 /*!< 0x00020000 */
  #define EXTI_IMR_MR17              EXTI_IMR_MR17_Msk                           /*!< Interrupt Mask on line 17 */
  #define EXTI_IMR_MR19_Pos          (19U)
  #define EXTI_IMR_MR19_Msk          (0x1UL << EXTI_IMR_MR19_Pos)                 /*!< 0x00080000 */
  #define EXTI_IMR_MR19              EXTI_IMR_MR19_Msk                           /*!< Interrupt Mask on line 19 */
  #define EXTI_IMR_MR20_Pos          (20U)
  #define EXTI_IMR_MR20_Msk          (0x1UL << EXTI_IMR_MR20_Pos)                 /*!< 0x00100000 */
  #define EXTI_IMR_MR20              EXTI_IMR_MR20_Msk                           /*!< Interrupt Mask on line 20 */
  #define EXTI_IMR_MR21_Pos          (21U)
  #define EXTI_IMR_MR21_Msk          (0x1UL << EXTI_IMR_MR21_Pos)                 /*!< 0x00200000 */
  #define EXTI_IMR_MR21              EXTI_IMR_MR21_Msk                           /*!< Interrupt Mask on line 21 */
  #define EXTI_IMR_MR22_Pos          (22U)
  #define EXTI_IMR_MR22_Msk          (0x1UL << EXTI_IMR_MR22_Pos)                 /*!< 0x00400000 */
  #define EXTI_IMR_MR22              EXTI_IMR_MR22_Msk                           /*!< Interrupt Mask on line 22 */
  #define EXTI_IMR_MR23_Pos          (23U)
  #define EXTI_IMR_MR23_Msk          (0x1UL << EXTI_IMR_MR23_Pos)                 /*!< 0x00800000 */
  #define EXTI_IMR_MR23              EXTI_IMR_MR23_Msk                           /*!< Interrupt Mask on line 23 */
  #define EXTI_IMR_MR24_Pos          (24U)
  #define EXTI_IMR_MR24_Msk          (0x1UL << EXTI_IMR_MR24_Pos)                 /*!< 0x01000000 */
  #define EXTI_IMR_MR24              EXTI_IMR_MR24_Msk                           /*!< Interrupt Mask on line 24 */
  #define EXTI_IMR_MR25_Pos          (25U)
  #define EXTI_IMR_MR25_Msk          (0x1UL << EXTI_IMR_MR25_Pos)                 /*!< 0x02000000 */
  #define EXTI_IMR_MR25              EXTI_IMR_MR25_Msk                           /*!< Interrupt Mask on line 25 */
  #define EXTI_IMR_MR26_Pos          (26U)
  #define EXTI_IMR_MR26_Msk          (0x1UL << EXTI_IMR_MR26_Pos)                 /*!< 0x04000000 */
  #define EXTI_IMR_MR26              EXTI_IMR_MR26_Msk                           /*!< Interrupt Mask on line 26 */
  #define EXTI_IMR_MR27_Pos          (27U)
  #define EXTI_IMR_MR27_Msk          (0x1UL << EXTI_IMR_MR27_Pos)                 /*!< 0x08000000 */
  #define EXTI_IMR_MR27              EXTI_IMR_MR27_Msk                           /*!< Interrupt Mask on line 27 */
  #define EXTI_IMR_MR28_Pos          (28U)
  #define EXTI_IMR_MR28_Msk          (0x1UL << EXTI_IMR_MR28_Pos)                 /*!< 0x10000000 */
  #define EXTI_IMR_MR28              EXTI_IMR_MR28_Msk                           /*!< Interrupt Mask on line 28 */
  
  /* References Defines */
  #define  EXTI_IMR_IM0 EXTI_IMR_MR0
  #define  EXTI_IMR_IM1 EXTI_IMR_MR1
  #define  EXTI_IMR_IM2 EXTI_IMR_MR2
  #define  EXTI_IMR_IM3 EXTI_IMR_MR3
  #define  EXTI_IMR_IM4 EXTI_IMR_MR4
  #define  EXTI_IMR_IM5 EXTI_IMR_MR5
  #define  EXTI_IMR_IM6 EXTI_IMR_MR6
  #define  EXTI_IMR_IM7 EXTI_IMR_MR7
  #define  EXTI_IMR_IM8 EXTI_IMR_MR8
  #define  EXTI_IMR_IM9 EXTI_IMR_MR9
  #define  EXTI_IMR_IM10 EXTI_IMR_MR10
  #define  EXTI_IMR_IM11 EXTI_IMR_MR11
  #define  EXTI_IMR_IM12 EXTI_IMR_MR12
  #define  EXTI_IMR_IM13 EXTI_IMR_MR13
  #define  EXTI_IMR_IM14 EXTI_IMR_MR14
  #define  EXTI_IMR_IM15 EXTI_IMR_MR15
  #define  EXTI_IMR_IM16 EXTI_IMR_MR16
  #define  EXTI_IMR_IM17 EXTI_IMR_MR17
  #if defined(EXTI_IMR_MR18)
  #define  EXTI_IMR_IM18 EXTI_IMR_MR18
  #endif
  #define  EXTI_IMR_IM19 EXTI_IMR_MR19
  #define  EXTI_IMR_IM20 EXTI_IMR_MR20
  #if defined(EXTI_IMR_MR21)
  #define  EXTI_IMR_IM21 EXTI_IMR_MR21
  #endif
  #define  EXTI_IMR_IM22 EXTI_IMR_MR22
  #define  EXTI_IMR_IM23 EXTI_IMR_MR23
  #if defined(EXTI_IMR_MR24)
  #define  EXTI_IMR_IM24 EXTI_IMR_MR24
  #endif
  #define  EXTI_IMR_IM25 EXTI_IMR_MR25
  #if defined(EXTI_IMR_MR26)
  #define  EXTI_IMR_IM26 EXTI_IMR_MR26
  #endif
  #if defined(EXTI_IMR_MR27)
  #define  EXTI_IMR_IM27 EXTI_IMR_MR27
  #endif
  #if defined(EXTI_IMR_MR28)
  #define  EXTI_IMR_IM28 EXTI_IMR_MR28
  #endif
  #if defined(EXTI_IMR_MR29)
  #define  EXTI_IMR_IM29 EXTI_IMR_MR29
  #endif
  #if defined(EXTI_IMR_MR30)
  #define  EXTI_IMR_IM30 EXTI_IMR_MR30
  #endif
  #if defined(EXTI_IMR_MR31)
  #define  EXTI_IMR_IM31 EXTI_IMR_MR31
  #endif
  
  #define EXTI_IMR_IM_Pos            (0U)
  #define EXTI_IMR_IM_Msk            (0x1FFFFFFFUL << EXTI_IMR_IM_Pos)            /*!< 0x1FFFFFFF */
  #define EXTI_IMR_IM                EXTI_IMR_IM_Msk                             /*!< Interrupt Mask All */
  
  /*******************  Bit definition for EXTI_EMR register  *******************/
  #define EXTI_EMR_MR0_Pos           (0U)
  #define EXTI_EMR_MR0_Msk           (0x1UL << EXTI_EMR_MR0_Pos)                  /*!< 0x00000001 */
  #define EXTI_EMR_MR0               EXTI_EMR_MR0_Msk                            /*!< Event Mask on line 0 */
  #define EXTI_EMR_MR1_Pos           (1U)
  #define EXTI_EMR_MR1_Msk           (0x1UL << EXTI_EMR_MR1_Pos)                  /*!< 0x00000002 */
  #define EXTI_EMR_MR1               EXTI_EMR_MR1_Msk                            /*!< Event Mask on line 1 */
  #define EXTI_EMR_MR2_Pos           (2U)
  #define EXTI_EMR_MR2_Msk           (0x1UL << EXTI_EMR_MR2_Pos)                  /*!< 0x00000004 */
  #define EXTI_EMR_MR2               EXTI_EMR_MR2_Msk                            /*!< Event Mask on line 2 */
  #define EXTI_EMR_MR3_Pos           (3U)
  #define EXTI_EMR_MR3_Msk           (0x1UL << EXTI_EMR_MR3_Pos)                  /*!< 0x00000008 */
  #define EXTI_EMR_MR3               EXTI_EMR_MR3_Msk                            /*!< Event Mask on line 3 */
  #define EXTI_EMR_MR4_Pos           (4U)
  #define EXTI_EMR_MR4_Msk           (0x1UL << EXTI_EMR_MR4_Pos)                  /*!< 0x00000010 */
  #define EXTI_EMR_MR4               EXTI_EMR_MR4_Msk                            /*!< Event Mask on line 4 */
  #define EXTI_EMR_MR5_Pos           (5U)
  #define EXTI_EMR_MR5_Msk           (0x1UL << EXTI_EMR_MR5_Pos)                  /*!< 0x00000020 */
  #define EXTI_EMR_MR5               EXTI_EMR_MR5_Msk                            /*!< Event Mask on line 5 */
  #define EXTI_EMR_MR6_Pos           (6U)
  #define EXTI_EMR_MR6_Msk           (0x1UL << EXTI_EMR_MR6_Pos)                  /*!< 0x00000040 */
  #define EXTI_EMR_MR6               EXTI_EMR_MR6_Msk                            /*!< Event Mask on line 6 */
  #define EXTI_EMR_MR7_Pos           (7U)
  #define EXTI_EMR_MR7_Msk           (0x1UL << EXTI_EMR_MR7_Pos)                  /*!< 0x00000080 */
  #define EXTI_EMR_MR7               EXTI_EMR_MR7_Msk                            /*!< Event Mask on line 7 */
  #define EXTI_EMR_MR8_Pos           (8U)
  #define EXTI_EMR_MR8_Msk           (0x1UL << EXTI_EMR_MR8_Pos)                  /*!< 0x00000100 */
  #define EXTI_EMR_MR8               EXTI_EMR_MR8_Msk                            /*!< Event Mask on line 8 */
  #define EXTI_EMR_MR9_Pos           (9U)
  #define EXTI_EMR_MR9_Msk           (0x1UL << EXTI_EMR_MR9_Pos)                  /*!< 0x00000200 */
  #define EXTI_EMR_MR9               EXTI_EMR_MR9_Msk                            /*!< Event Mask on line 9 */
  #define EXTI_EMR_MR10_Pos          (10U)
  #define EXTI_EMR_MR10_Msk          (0x1UL << EXTI_EMR_MR10_Pos)                 /*!< 0x00000400 */
  #define EXTI_EMR_MR10              EXTI_EMR_MR10_Msk                           /*!< Event Mask on line 10 */
  #define EXTI_EMR_MR11_Pos          (11U)
  #define EXTI_EMR_MR11_Msk          (0x1UL << EXTI_EMR_MR11_Pos)                 /*!< 0x00000800 */
  #define EXTI_EMR_MR11              EXTI_EMR_MR11_Msk                           /*!< Event Mask on line 11 */
  #define EXTI_EMR_MR12_Pos          (12U)
  #define EXTI_EMR_MR12_Msk          (0x1UL << EXTI_EMR_MR12_Pos)                 /*!< 0x00001000 */
  #define EXTI_EMR_MR12              EXTI_EMR_MR12_Msk                           /*!< Event Mask on line 12 */
  #define EXTI_EMR_MR13_Pos          (13U)
  #define EXTI_EMR_MR13_Msk          (0x1UL << EXTI_EMR_MR13_Pos)                 /*!< 0x00002000 */
  #define EXTI_EMR_MR13              EXTI_EMR_MR13_Msk                           /*!< Event Mask on line 13 */
  #define EXTI_EMR_MR14_Pos          (14U)
  #define EXTI_EMR_MR14_Msk          (0x1UL << EXTI_EMR_MR14_Pos)                 /*!< 0x00004000 */
  #define EXTI_EMR_MR14              EXTI_EMR_MR14_Msk                           /*!< Event Mask on line 14 */
  #define EXTI_EMR_MR15_Pos          (15U)
  #define EXTI_EMR_MR15_Msk          (0x1UL << EXTI_EMR_MR15_Pos)                 /*!< 0x00008000 */
  #define EXTI_EMR_MR15              EXTI_EMR_MR15_Msk                           /*!< Event Mask on line 15 */
  #define EXTI_EMR_MR16_Pos          (16U)
  #define EXTI_EMR_MR16_Msk          (0x1UL << EXTI_EMR_MR16_Pos)                 /*!< 0x00010000 */
  #define EXTI_EMR_MR16              EXTI_EMR_MR16_Msk                           /*!< Event Mask on line 16 */
  #define EXTI_EMR_MR17_Pos          (17U)
  #define EXTI_EMR_MR17_Msk          (0x1UL << EXTI_EMR_MR17_Pos)                 /*!< 0x00020000 */
  #define EXTI_EMR_MR17              EXTI_EMR_MR17_Msk                           /*!< Event Mask on line 17 */
  #define EXTI_EMR_MR19_Pos          (19U)
  #define EXTI_EMR_MR19_Msk          (0x1UL << EXTI_EMR_MR19_Pos)                 /*!< 0x00080000 */
  #define EXTI_EMR_MR19              EXTI_EMR_MR19_Msk                           /*!< Event Mask on line 19 */
  #define EXTI_EMR_MR20_Pos          (20U)
  #define EXTI_EMR_MR20_Msk          (0x1UL << EXTI_EMR_MR20_Pos)                 /*!< 0x00100000 */
  #define EXTI_EMR_MR20              EXTI_EMR_MR20_Msk                           /*!< Event Mask on line 20 */
  #define EXTI_EMR_MR21_Pos          (21U)
  #define EXTI_EMR_MR21_Msk          (0x1UL << EXTI_EMR_MR21_Pos)                 /*!< 0x00200000 */
  #define EXTI_EMR_MR21              EXTI_EMR_MR21_Msk                           /*!< Event Mask on line 21 */
  #define EXTI_EMR_MR22_Pos          (22U)
  #define EXTI_EMR_MR22_Msk          (0x1UL << EXTI_EMR_MR22_Pos)                 /*!< 0x00400000 */
  #define EXTI_EMR_MR22              EXTI_EMR_MR22_Msk                           /*!< Event Mask on line 22 */
  #define EXTI_EMR_MR23_Pos          (23U)
  #define EXTI_EMR_MR23_Msk          (0x1UL << EXTI_EMR_MR23_Pos)                 /*!< 0x00800000 */
  #define EXTI_EMR_MR23              EXTI_EMR_MR23_Msk                           /*!< Event Mask on line 23 */
  #define EXTI_EMR_MR24_Pos          (24U)
  #define EXTI_EMR_MR24_Msk          (0x1UL << EXTI_EMR_MR24_Pos)                 /*!< 0x01000000 */
  #define EXTI_EMR_MR24              EXTI_EMR_MR24_Msk                           /*!< Event Mask on line 24 */
  #define EXTI_EMR_MR25_Pos          (25U)
  #define EXTI_EMR_MR25_Msk          (0x1UL << EXTI_EMR_MR25_Pos)                 /*!< 0x02000000 */
  #define EXTI_EMR_MR25              EXTI_EMR_MR25_Msk                           /*!< Event Mask on line 25 */
  #define EXTI_EMR_MR26_Pos          (26U)
  #define EXTI_EMR_MR26_Msk          (0x1UL << EXTI_EMR_MR26_Pos)                 /*!< 0x04000000 */
  #define EXTI_EMR_MR26              EXTI_EMR_MR26_Msk                           /*!< Event Mask on line 26 */
  #define EXTI_EMR_MR27_Pos          (27U)
  #define EXTI_EMR_MR27_Msk          (0x1UL << EXTI_EMR_MR27_Pos)                 /*!< 0x08000000 */
  #define EXTI_EMR_MR27              EXTI_EMR_MR27_Msk                           /*!< Event Mask on line 27 */
  #define EXTI_EMR_MR28_Pos          (28U)
  #define EXTI_EMR_MR28_Msk          (0x1UL << EXTI_EMR_MR28_Pos)                 /*!< 0x10000000 */
  #define EXTI_EMR_MR28              EXTI_EMR_MR28_Msk                           /*!< Event Mask on line 28 */
  
  /* References Defines */
  #define  EXTI_EMR_EM0 EXTI_EMR_MR0
  #define  EXTI_EMR_EM1 EXTI_EMR_MR1
  #define  EXTI_EMR_EM2 EXTI_EMR_MR2
  #define  EXTI_EMR_EM3 EXTI_EMR_MR3
  #define  EXTI_EMR_EM4 EXTI_EMR_MR4
  #define  EXTI_EMR_EM5 EXTI_EMR_MR5
  #define  EXTI_EMR_EM6 EXTI_EMR_MR6
  #define  EXTI_EMR_EM7 EXTI_EMR_MR7
  #define  EXTI_EMR_EM8 EXTI_EMR_MR8
  #define  EXTI_EMR_EM9 EXTI_EMR_MR9
  #define  EXTI_EMR_EM10 EXTI_EMR_MR10
  #define  EXTI_EMR_EM11 EXTI_EMR_MR11
  #define  EXTI_EMR_EM12 EXTI_EMR_MR12
  #define  EXTI_EMR_EM13 EXTI_EMR_MR13
  #define  EXTI_EMR_EM14 EXTI_EMR_MR14
  #define  EXTI_EMR_EM15 EXTI_EMR_MR15
  #define  EXTI_EMR_EM16 EXTI_EMR_MR16
  #define  EXTI_EMR_EM17 EXTI_EMR_MR17
  #if defined(EXTI_EMR_MR18)
  #define  EXTI_EMR_EM18 EXTI_EMR_MR18
  #endif
  #define  EXTI_EMR_EM19 EXTI_EMR_MR19
  #define  EXTI_EMR_EM20 EXTI_EMR_MR20
  #if defined(EXTI_EMR_MR21)
  #define  EXTI_EMR_EM21 EXTI_EMR_MR21
  #endif
  #define  EXTI_EMR_EM22 EXTI_EMR_MR22
  #define  EXTI_EMR_EM23 EXTI_EMR_MR23
  #if defined(EXTI_EMR_MR24)
  #define  EXTI_EMR_EM24 EXTI_EMR_MR24
  #endif
  #define  EXTI_EMR_EM25 EXTI_EMR_MR25
  #if defined(EXTI_EMR_MR26)
  #define  EXTI_EMR_EM26 EXTI_EMR_MR26
  #endif
  #if defined(EXTI_EMR_MR27)
  #define  EXTI_EMR_EM27 EXTI_EMR_MR27
  #endif
  #if defined(EXTI_EMR_MR28)
  #define  EXTI_EMR_EM28 EXTI_EMR_MR28
  #endif
  #if defined(EXTI_EMR_MR29)
  #define  EXTI_EMR_EM29 EXTI_EMR_MR29
  #endif
  #if defined(EXTI_EMR_MR30)
  #define  EXTI_EMR_EM30 EXTI_EMR_MR30
  #endif
  #if defined(EXTI_EMR_MR31)
  #define  EXTI_EMR_EM31 EXTI_EMR_MR31
  #endif
  
  /******************  Bit definition for EXTI_RTSR register  *******************/
  #define EXTI_RTSR_TR0_Pos          (0U)
  #define EXTI_RTSR_TR0_Msk          (0x1UL << EXTI_RTSR_TR0_Pos)                 /*!< 0x00000001 */
  #define EXTI_RTSR_TR0              EXTI_RTSR_TR0_Msk                           /*!< Rising trigger event configuration bit of line 0 */
  #define EXTI_RTSR_TR1_Pos          (1U)
  #define EXTI_RTSR_TR1_Msk          (0x1UL << EXTI_RTSR_TR1_Pos)                 /*!< 0x00000002 */
  #define EXTI_RTSR_TR1              EXTI_RTSR_TR1_Msk                           /*!< Rising trigger event configuration bit of line 1 */
  #define EXTI_RTSR_TR2_Pos          (2U)
  #define EXTI_RTSR_TR2_Msk          (0x1UL << EXTI_RTSR_TR2_Pos)                 /*!< 0x00000004 */
  #define EXTI_RTSR_TR2              EXTI_RTSR_TR2_Msk                           /*!< Rising trigger event configuration bit of line 2 */
  #define EXTI_RTSR_TR3_Pos          (3U)
  #define EXTI_RTSR_TR3_Msk          (0x1UL << EXTI_RTSR_TR3_Pos)                 /*!< 0x00000008 */
  #define EXTI_RTSR_TR3              EXTI_RTSR_TR3_Msk                           /*!< Rising trigger event configuration bit of line 3 */
  #define EXTI_RTSR_TR4_Pos          (4U)
  #define EXTI_RTSR_TR4_Msk          (0x1UL << EXTI_RTSR_TR4_Pos)                 /*!< 0x00000010 */
  #define EXTI_RTSR_TR4              EXTI_RTSR_TR4_Msk                           /*!< Rising trigger event configuration bit of line 4 */
  #define EXTI_RTSR_TR5_Pos          (5U)
  #define EXTI_RTSR_TR5_Msk          (0x1UL << EXTI_RTSR_TR5_Pos)                 /*!< 0x00000020 */
  #define EXTI_RTSR_TR5              EXTI_RTSR_TR5_Msk                           /*!< Rising trigger event configuration bit of line 5 */
  #define EXTI_RTSR_TR6_Pos          (6U)
  #define EXTI_RTSR_TR6_Msk          (0x1UL << EXTI_RTSR_TR6_Pos)                 /*!< 0x00000040 */
  #define EXTI_RTSR_TR6              EXTI_RTSR_TR6_Msk                           /*!< Rising trigger event configuration bit of line 6 */
  #define EXTI_RTSR_TR7_Pos          (7U)
  #define EXTI_RTSR_TR7_Msk          (0x1UL << EXTI_RTSR_TR7_Pos)                 /*!< 0x00000080 */
  #define EXTI_RTSR_TR7              EXTI_RTSR_TR7_Msk                           /*!< Rising trigger event configuration bit of line 7 */
  #define EXTI_RTSR_TR8_Pos          (8U)
  #define EXTI_RTSR_TR8_Msk          (0x1UL << EXTI_RTSR_TR8_Pos)                 /*!< 0x00000100 */
  #define EXTI_RTSR_TR8              EXTI_RTSR_TR8_Msk                           /*!< Rising trigger event configuration bit of line 8 */
  #define EXTI_RTSR_TR9_Pos          (9U)
  #define EXTI_RTSR_TR9_Msk          (0x1UL << EXTI_RTSR_TR9_Pos)                 /*!< 0x00000200 */
  #define EXTI_RTSR_TR9              EXTI_RTSR_TR9_Msk                           /*!< Rising trigger event configuration bit of line 9 */
  #define EXTI_RTSR_TR10_Pos         (10U)
  #define EXTI_RTSR_TR10_Msk         (0x1UL << EXTI_RTSR_TR10_Pos)                /*!< 0x00000400 */
  #define EXTI_RTSR_TR10             EXTI_RTSR_TR10_Msk                          /*!< Rising trigger event configuration bit of line 10 */
  #define EXTI_RTSR_TR11_Pos         (11U)
  #define EXTI_RTSR_TR11_Msk         (0x1UL << EXTI_RTSR_TR11_Pos)                /*!< 0x00000800 */
  #define EXTI_RTSR_TR11             EXTI_RTSR_TR11_Msk                          /*!< Rising trigger event configuration bit of line 11 */
  #define EXTI_RTSR_TR12_Pos         (12U)
  #define EXTI_RTSR_TR12_Msk         (0x1UL << EXTI_RTSR_TR12_Pos)                /*!< 0x00001000 */
  #define EXTI_RTSR_TR12             EXTI_RTSR_TR12_Msk                          /*!< Rising trigger event configuration bit of line 12 */
  #define EXTI_RTSR_TR13_Pos         (13U)
  #define EXTI_RTSR_TR13_Msk         (0x1UL << EXTI_RTSR_TR13_Pos)                /*!< 0x00002000 */
  #define EXTI_RTSR_TR13             EXTI_RTSR_TR13_Msk                          /*!< Rising trigger event configuration bit of line 13 */
  #define EXTI_RTSR_TR14_Pos         (14U)
  #define EXTI_RTSR_TR14_Msk         (0x1UL << EXTI_RTSR_TR14_Pos)                /*!< 0x00004000 */
  #define EXTI_RTSR_TR14             EXTI_RTSR_TR14_Msk                          /*!< Rising trigger event configuration bit of line 14 */
  #define EXTI_RTSR_TR15_Pos         (15U)
  #define EXTI_RTSR_TR15_Msk         (0x1UL << EXTI_RTSR_TR15_Pos)                /*!< 0x00008000 */
  #define EXTI_RTSR_TR15             EXTI_RTSR_TR15_Msk                          /*!< Rising trigger event configuration bit of line 15 */
  #define EXTI_RTSR_TR16_Pos         (16U)
  #define EXTI_RTSR_TR16_Msk         (0x1UL << EXTI_RTSR_TR16_Pos)                /*!< 0x00010000 */
  #define EXTI_RTSR_TR16             EXTI_RTSR_TR16_Msk                          /*!< Rising trigger event configuration bit of line 16 */
  #define EXTI_RTSR_TR17_Pos         (17U)
  #define EXTI_RTSR_TR17_Msk         (0x1UL << EXTI_RTSR_TR17_Pos)                /*!< 0x00020000 */
  #define EXTI_RTSR_TR17             EXTI_RTSR_TR17_Msk                          /*!< Rising trigger event configuration bit of line 17 */
  #define EXTI_RTSR_TR19_Pos         (19U)
  #define EXTI_RTSR_TR19_Msk         (0x1UL << EXTI_RTSR_TR19_Pos)                /*!< 0x00080000 */
  #define EXTI_RTSR_TR19             EXTI_RTSR_TR19_Msk                          /*!< Rising trigger event configuration bit of line 19 */
  #define EXTI_RTSR_TR20_Pos         (20U)
  #define EXTI_RTSR_TR20_Msk         (0x1UL << EXTI_RTSR_TR20_Pos)                /*!< 0x00100000 */
  #define EXTI_RTSR_TR20             EXTI_RTSR_TR20_Msk                          /*!< Rising trigger event configuration bit of line 20 */
  #define EXTI_RTSR_TR21_Pos         (21U)
  #define EXTI_RTSR_TR21_Msk         (0x1UL << EXTI_RTSR_TR21_Pos)                /*!< 0x00200000 */
  #define EXTI_RTSR_TR21             EXTI_RTSR_TR21_Msk                          /*!< Rising trigger event configuration bit of line 21 */
  #define EXTI_RTSR_TR22_Pos         (22U)
  #define EXTI_RTSR_TR22_Msk         (0x1UL << EXTI_RTSR_TR22_Pos)                /*!< 0x00400000 */
  #define EXTI_RTSR_TR22             EXTI_RTSR_TR22_Msk                          /*!< Rising trigger event configuration bit of line 22 */
  
  /* References Defines */
  #define EXTI_RTSR_RT0 EXTI_RTSR_TR0
  #define EXTI_RTSR_RT1 EXTI_RTSR_TR1
  #define EXTI_RTSR_RT2 EXTI_RTSR_TR2
  #define EXTI_RTSR_RT3 EXTI_RTSR_TR3
  #define EXTI_RTSR_RT4 EXTI_RTSR_TR4
  #define EXTI_RTSR_RT5 EXTI_RTSR_TR5
  #define EXTI_RTSR_RT6 EXTI_RTSR_TR6
  #define EXTI_RTSR_RT7 EXTI_RTSR_TR7
  #define EXTI_RTSR_RT8 EXTI_RTSR_TR8
  #define EXTI_RTSR_RT9 EXTI_RTSR_TR9
  #define EXTI_RTSR_RT10 EXTI_RTSR_TR10
  #define EXTI_RTSR_RT11 EXTI_RTSR_TR11
  #define EXTI_RTSR_RT12 EXTI_RTSR_TR12
  #define EXTI_RTSR_RT13 EXTI_RTSR_TR13
  #define EXTI_RTSR_RT14 EXTI_RTSR_TR14
  #define EXTI_RTSR_RT15 EXTI_RTSR_TR15
  #define EXTI_RTSR_RT16 EXTI_RTSR_TR16
  #define EXTI_RTSR_RT17 EXTI_RTSR_TR17
  #if defined(EXTI_RTSR_TR18)
  #define EXTI_RTSR_RT18 EXTI_RTSR_TR18
  #endif
  #define EXTI_RTSR_RT19 EXTI_RTSR_TR19
  #define EXTI_RTSR_RT20 EXTI_RTSR_TR20
  #if defined(EXTI_RTSR_TR21)
  #define EXTI_RTSR_RT21 EXTI_RTSR_TR21
  #endif
  #define EXTI_RTSR_RT22 EXTI_RTSR_TR22
  #if defined(EXTI_RTSR_TR23)
  #define EXTI_RTSR_RT23 EXTI_RTSR_TR23
  #endif
  #if defined(EXTI_RTSR_TR24)
  #define EXTI_RTSR_RT24 EXTI_RTSR_TR24
  #endif
  #if defined(EXTI_RTSR_TR25)
  #define EXTI_RTSR_RT25 EXTI_RTSR_TR25
  #endif
  #if defined(EXTI_RTSR_TR26)
  #define EXTI_RTSR_RT26 EXTI_RTSR_TR26
  #endif
  #if defined(EXTI_RTSR_TR27)
  #define EXTI_RTSR_RT27 EXTI_RTSR_TR27
  #endif
  #if defined(EXTI_RTSR_TR28)
  #define EXTI_RTSR_RT28 EXTI_RTSR_TR28
  #endif
  #if defined(EXTI_RTSR_TR29)
  #define EXTI_RTSR_RT29 EXTI_RTSR_TR29
  #endif
  #if defined(EXTI_RTSR_TR30)
  #define EXTI_RTSR_RT30 EXTI_RTSR_TR30
  #endif
  #if defined(EXTI_RTSR_TR31)
  #define EXTI_RTSR_RT31 EXTI_RTSR_TR31
  #endif
  
  /******************  Bit definition for EXTI_FTSR register  *******************/
  #define EXTI_FTSR_TR0_Pos          (0U)
  #define EXTI_FTSR_TR0_Msk          (0x1UL << EXTI_FTSR_TR0_Pos)                 /*!< 0x00000001 */
  #define EXTI_FTSR_TR0              EXTI_FTSR_TR0_Msk                           /*!< Falling trigger event configuration bit of line 0 */
  #define EXTI_FTSR_TR1_Pos          (1U)
  #define EXTI_FTSR_TR1_Msk          (0x1UL << EXTI_FTSR_TR1_Pos)                 /*!< 0x00000002 */
  #define EXTI_FTSR_TR1              EXTI_FTSR_TR1_Msk                           /*!< Falling trigger event configuration bit of line 1 */
  #define EXTI_FTSR_TR2_Pos          (2U)
  #define EXTI_FTSR_TR2_Msk          (0x1UL << EXTI_FTSR_TR2_Pos)                 /*!< 0x00000004 */
  #define EXTI_FTSR_TR2              EXTI_FTSR_TR2_Msk                           /*!< Falling trigger event configuration bit of line 2 */
  #define EXTI_FTSR_TR3_Pos          (3U)
  #define EXTI_FTSR_TR3_Msk          (0x1UL << EXTI_FTSR_TR3_Pos)                 /*!< 0x00000008 */
  #define EXTI_FTSR_TR3              EXTI_FTSR_TR3_Msk                           /*!< Falling trigger event configuration bit of line 3 */
  #define EXTI_FTSR_TR4_Pos          (4U)
  #define EXTI_FTSR_TR4_Msk          (0x1UL << EXTI_FTSR_TR4_Pos)                 /*!< 0x00000010 */
  #define EXTI_FTSR_TR4              EXTI_FTSR_TR4_Msk                           /*!< Falling trigger event configuration bit of line 4 */
  #define EXTI_FTSR_TR5_Pos          (5U)
  #define EXTI_FTSR_TR5_Msk          (0x1UL << EXTI_FTSR_TR5_Pos)                 /*!< 0x00000020 */
  #define EXTI_FTSR_TR5              EXTI_FTSR_TR5_Msk                           /*!< Falling trigger event configuration bit of line 5 */
  #define EXTI_FTSR_TR6_Pos          (6U)
  #define EXTI_FTSR_TR6_Msk          (0x1UL << EXTI_FTSR_TR6_Pos)                 /*!< 0x00000040 */
  #define EXTI_FTSR_TR6              EXTI_FTSR_TR6_Msk                           /*!< Falling trigger event configuration bit of line 6 */
  #define EXTI_FTSR_TR7_Pos          (7U)
  #define EXTI_FTSR_TR7_Msk          (0x1UL << EXTI_FTSR_TR7_Pos)                 /*!< 0x00000080 */
  #define EXTI_FTSR_TR7              EXTI_FTSR_TR7_Msk                           /*!< Falling trigger event configuration bit of line 7 */
  #define EXTI_FTSR_TR8_Pos          (8U)
  #define EXTI_FTSR_TR8_Msk          (0x1UL << EXTI_FTSR_TR8_Pos)                 /*!< 0x00000100 */
  #define EXTI_FTSR_TR8              EXTI_FTSR_TR8_Msk                           /*!< Falling trigger event configuration bit of line 8 */
  #define EXTI_FTSR_TR9_Pos          (9U)
  #define EXTI_FTSR_TR9_Msk          (0x1UL << EXTI_FTSR_TR9_Pos)                 /*!< 0x00000200 */
  #define EXTI_FTSR_TR9              EXTI_FTSR_TR9_Msk                           /*!< Falling trigger event configuration bit of line 9 */
  #define EXTI_FTSR_TR10_Pos         (10U)
  #define EXTI_FTSR_TR10_Msk         (0x1UL << EXTI_FTSR_TR10_Pos)                /*!< 0x00000400 */
  #define EXTI_FTSR_TR10             EXTI_FTSR_TR10_Msk                          /*!< Falling trigger event configuration bit of line 10 */
  #define EXTI_FTSR_TR11_Pos         (11U)
  #define EXTI_FTSR_TR11_Msk         (0x1UL << EXTI_FTSR_TR11_Pos)                /*!< 0x00000800 */
  #define EXTI_FTSR_TR11             EXTI_FTSR_TR11_Msk                          /*!< Falling trigger event configuration bit of line 11 */
  #define EXTI_FTSR_TR12_Pos         (12U)
  #define EXTI_FTSR_TR12_Msk         (0x1UL << EXTI_FTSR_TR12_Pos)                /*!< 0x00001000 */
  #define EXTI_FTSR_TR12             EXTI_FTSR_TR12_Msk                          /*!< Falling trigger event configuration bit of line 12 */
  #define EXTI_FTSR_TR13_Pos         (13U)
  #define EXTI_FTSR_TR13_Msk         (0x1UL << EXTI_FTSR_TR13_Pos)                /*!< 0x00002000 */
  #define EXTI_FTSR_TR13             EXTI_FTSR_TR13_Msk                          /*!< Falling trigger event configuration bit of line 13 */
  #define EXTI_FTSR_TR14_Pos         (14U)
  #define EXTI_FTSR_TR14_Msk         (0x1UL << EXTI_FTSR_TR14_Pos)                /*!< 0x00004000 */
  #define EXTI_FTSR_TR14             EXTI_FTSR_TR14_Msk                          /*!< Falling trigger event configuration bit of line 14 */
  #define EXTI_FTSR_TR15_Pos         (15U)
  #define EXTI_FTSR_TR15_Msk         (0x1UL << EXTI_FTSR_TR15_Pos)                /*!< 0x00008000 */
  #define EXTI_FTSR_TR15             EXTI_FTSR_TR15_Msk                          /*!< Falling trigger event configuration bit of line 15 */
  #define EXTI_FTSR_TR16_Pos         (16U)
  #define EXTI_FTSR_TR16_Msk         (0x1UL << EXTI_FTSR_TR16_Pos)                /*!< 0x00010000 */
  #define EXTI_FTSR_TR16             EXTI_FTSR_TR16_Msk                          /*!< Falling trigger event configuration bit of line 16 */
  #define EXTI_FTSR_TR17_Pos         (17U)
  #define EXTI_FTSR_TR17_Msk         (0x1UL << EXTI_FTSR_TR17_Pos)                /*!< 0x00020000 */
  #define EXTI_FTSR_TR17             EXTI_FTSR_TR17_Msk                          /*!< Falling trigger event configuration bit of line 17 */
  #define EXTI_FTSR_TR19_Pos         (19U)
  #define EXTI_FTSR_TR19_Msk         (0x1UL << EXTI_FTSR_TR19_Pos)                /*!< 0x00080000 */
  #define EXTI_FTSR_TR19             EXTI_FTSR_TR19_Msk                          /*!< Falling trigger event configuration bit of line 19 */
  #define EXTI_FTSR_TR20_Pos         (20U)
  #define EXTI_FTSR_TR20_Msk         (0x1UL << EXTI_FTSR_TR20_Pos)                /*!< 0x00100000 */
  #define EXTI_FTSR_TR20             EXTI_FTSR_TR20_Msk                          /*!< Falling trigger event configuration bit of line 20 */
  #define EXTI_FTSR_TR21_Pos         (21U)
  #define EXTI_FTSR_TR21_Msk         (0x1UL << EXTI_FTSR_TR21_Pos)                /*!< 0x00200000 */
  #define EXTI_FTSR_TR21             EXTI_FTSR_TR21_Msk                          /*!< Falling trigger event configuration bit of line 21 */
  #define EXTI_FTSR_TR22_Pos         (22U)
  #define EXTI_FTSR_TR22_Msk         (0x1UL << EXTI_FTSR_TR22_Pos)                /*!< 0x00400000 */
  #define EXTI_FTSR_TR22             EXTI_FTSR_TR22_Msk                          /*!< Falling trigger event configuration bit of line 22 */
  
  /* References Defines */
  #define EXTI_FTSR_FT0 EXTI_FTSR_TR0
  #define EXTI_FTSR_FT1 EXTI_FTSR_TR1
  #define EXTI_FTSR_FT2 EXTI_FTSR_TR2
  #define EXTI_FTSR_FT3 EXTI_FTSR_TR3
  #define EXTI_FTSR_FT4 EXTI_FTSR_TR4
  #define EXTI_FTSR_FT5 EXTI_FTSR_TR5
  #define EXTI_FTSR_FT6 EXTI_FTSR_TR6
  #define EXTI_FTSR_FT7 EXTI_FTSR_TR7
  #define EXTI_FTSR_FT8 EXTI_FTSR_TR8
  #define EXTI_FTSR_FT9 EXTI_FTSR_TR9
  #define EXTI_FTSR_FT10 EXTI_FTSR_TR10
  #define EXTI_FTSR_FT11 EXTI_FTSR_TR11
  #define EXTI_FTSR_FT12 EXTI_FTSR_TR12
  #define EXTI_FTSR_FT13 EXTI_FTSR_TR13
  #define EXTI_FTSR_FT14 EXTI_FTSR_TR14
  #define EXTI_FTSR_FT15 EXTI_FTSR_TR15
  #define EXTI_FTSR_FT16 EXTI_FTSR_TR16
  #define EXTI_FTSR_FT17 EXTI_FTSR_TR17
  #if defined(EXTI_FTSR_TR18)
  #define EXTI_FTSR_FT18 EXTI_FTSR_TR18
  #endif
  #define EXTI_FTSR_FT19 EXTI_FTSR_TR19
  #define EXTI_FTSR_FT20 EXTI_FTSR_TR20
  #if defined(EXTI_FTSR_TR21)
  #define EXTI_FTSR_FT21 EXTI_FTSR_TR21
  #endif
  #define EXTI_FTSR_FT22 EXTI_FTSR_TR22
  #if defined(EXTI_FTSR_TR23)
  #define EXTI_FTSR_FT23 EXTI_FTSR_TR23
  #endif
  #if defined(EXTI_FTSR_TR24)
  #define EXTI_FTSR_FT24 EXTI_FTSR_TR24
  #endif
  #if defined(EXTI_FTSR_TR25)
  #define EXTI_FTSR_FT25 EXTI_FTSR_TR25
  #endif
  #if defined(EXTI_FTSR_TR26)
  #define EXTI_FTSR_FT26 EXTI_FTSR_TR26
  #endif
  #if defined(EXTI_FTSR_TR27)
  #define EXTI_FTSR_FT27 EXTI_FTSR_TR27
  #endif
  #if defined(EXTI_FTSR_TR28)
  #define EXTI_FTSR_FT28 EXTI_FTSR_TR28
  #endif
  #if defined(EXTI_FTSR_TR29)
  #define EXTI_FTSR_FT29 EXTI_FTSR_TR29
  #endif
  #if defined(EXTI_FTSR_TR30)
  #define EXTI_FTSR_FT30 EXTI_FTSR_TR30
  #endif
  #if defined(EXTI_FTSR_TR31)
  #define EXTI_FTSR_FT31 EXTI_FTSR_TR31
  #endif
  
  /******************  Bit definition for EXTI_SWIER register  ******************/
  #define EXTI_SWIER_SWIER0_Pos      (0U)
  #define EXTI_SWIER_SWIER0_Msk      (0x1UL << EXTI_SWIER_SWIER0_Pos)             /*!< 0x00000001 */
  #define EXTI_SWIER_SWIER0          EXTI_SWIER_SWIER0_Msk                       /*!< Software Interrupt on line 0 */
  #define EXTI_SWIER_SWIER1_Pos      (1U)
  #define EXTI_SWIER_SWIER1_Msk      (0x1UL << EXTI_SWIER_SWIER1_Pos)             /*!< 0x00000002 */
  #define EXTI_SWIER_SWIER1          EXTI_SWIER_SWIER1_Msk                       /*!< Software Interrupt on line 1 */
  #define EXTI_SWIER_SWIER2_Pos      (2U)
  #define EXTI_SWIER_SWIER2_Msk      (0x1UL << EXTI_SWIER_SWIER2_Pos)             /*!< 0x00000004 */
  #define EXTI_SWIER_SWIER2          EXTI_SWIER_SWIER2_Msk                       /*!< Software Interrupt on line 2 */
  #define EXTI_SWIER_SWIER3_Pos      (3U)
  #define EXTI_SWIER_SWIER3_Msk      (0x1UL << EXTI_SWIER_SWIER3_Pos)             /*!< 0x00000008 */
  #define EXTI_SWIER_SWIER3          EXTI_SWIER_SWIER3_Msk                       /*!< Software Interrupt on line 3 */
  #define EXTI_SWIER_SWIER4_Pos      (4U)
  #define EXTI_SWIER_SWIER4_Msk      (0x1UL << EXTI_SWIER_SWIER4_Pos)             /*!< 0x00000010 */
  #define EXTI_SWIER_SWIER4          EXTI_SWIER_SWIER4_Msk                       /*!< Software Interrupt on line 4 */
  #define EXTI_SWIER_SWIER5_Pos      (5U)
  #define EXTI_SWIER_SWIER5_Msk      (0x1UL << EXTI_SWIER_SWIER5_Pos)             /*!< 0x00000020 */
  #define EXTI_SWIER_SWIER5          EXTI_SWIER_SWIER5_Msk                       /*!< Software Interrupt on line 5 */
  #define EXTI_SWIER_SWIER6_Pos      (6U)
  #define EXTI_SWIER_SWIER6_Msk      (0x1UL << EXTI_SWIER_SWIER6_Pos)             /*!< 0x00000040 */
  #define EXTI_SWIER_SWIER6          EXTI_SWIER_SWIER6_Msk                       /*!< Software Interrupt on line 6 */
  #define EXTI_SWIER_SWIER7_Pos      (7U)
  #define EXTI_SWIER_SWIER7_Msk      (0x1UL << EXTI_SWIER_SWIER7_Pos)             /*!< 0x00000080 */
  #define EXTI_SWIER_SWIER7          EXTI_SWIER_SWIER7_Msk                       /*!< Software Interrupt on line 7 */
  #define EXTI_SWIER_SWIER8_Pos      (8U)
  #define EXTI_SWIER_SWIER8_Msk      (0x1UL << EXTI_SWIER_SWIER8_Pos)             /*!< 0x00000100 */
  #define EXTI_SWIER_SWIER8          EXTI_SWIER_SWIER8_Msk                       /*!< Software Interrupt on line 8 */
  #define EXTI_SWIER_SWIER9_Pos      (9U)
  #define EXTI_SWIER_SWIER9_Msk      (0x1UL << EXTI_SWIER_SWIER9_Pos)             /*!< 0x00000200 */
  #define EXTI_SWIER_SWIER9          EXTI_SWIER_SWIER9_Msk                       /*!< Software Interrupt on line 9 */
  #define EXTI_SWIER_SWIER10_Pos     (10U)
  #define EXTI_SWIER_SWIER10_Msk     (0x1UL << EXTI_SWIER_SWIER10_Pos)            /*!< 0x00000400 */
  #define EXTI_SWIER_SWIER10         EXTI_SWIER_SWIER10_Msk                      /*!< Software Interrupt on line 10 */
  #define EXTI_SWIER_SWIER11_Pos     (11U)
  #define EXTI_SWIER_SWIER11_Msk     (0x1UL << EXTI_SWIER_SWIER11_Pos)            /*!< 0x00000800 */
  #define EXTI_SWIER_SWIER11         EXTI_SWIER_SWIER11_Msk                      /*!< Software Interrupt on line 11 */
  #define EXTI_SWIER_SWIER12_Pos     (12U)
  #define EXTI_SWIER_SWIER12_Msk     (0x1UL << EXTI_SWIER_SWIER12_Pos)            /*!< 0x00001000 */
  #define EXTI_SWIER_SWIER12         EXTI_SWIER_SWIER12_Msk                      /*!< Software Interrupt on line 12 */
  #define EXTI_SWIER_SWIER13_Pos     (13U)
  #define EXTI_SWIER_SWIER13_Msk     (0x1UL << EXTI_SWIER_SWIER13_Pos)            /*!< 0x00002000 */
  #define EXTI_SWIER_SWIER13         EXTI_SWIER_SWIER13_Msk                      /*!< Software Interrupt on line 13 */
  #define EXTI_SWIER_SWIER14_Pos     (14U)
  #define EXTI_SWIER_SWIER14_Msk     (0x1UL << EXTI_SWIER_SWIER14_Pos)            /*!< 0x00004000 */
  #define EXTI_SWIER_SWIER14         EXTI_SWIER_SWIER14_Msk                      /*!< Software Interrupt on line 14 */
  #define EXTI_SWIER_SWIER15_Pos     (15U)
  #define EXTI_SWIER_SWIER15_Msk     (0x1UL << EXTI_SWIER_SWIER15_Pos)            /*!< 0x00008000 */
  #define EXTI_SWIER_SWIER15         EXTI_SWIER_SWIER15_Msk                      /*!< Software Interrupt on line 15 */
  #define EXTI_SWIER_SWIER16_Pos     (16U)
  #define EXTI_SWIER_SWIER16_Msk     (0x1UL << EXTI_SWIER_SWIER16_Pos)            /*!< 0x00010000 */
  #define EXTI_SWIER_SWIER16         EXTI_SWIER_SWIER16_Msk                      /*!< Software Interrupt on line 16 */
  #define EXTI_SWIER_SWIER17_Pos     (17U)
  #define EXTI_SWIER_SWIER17_Msk     (0x1UL << EXTI_SWIER_SWIER17_Pos)            /*!< 0x00020000 */
  #define EXTI_SWIER_SWIER17         EXTI_SWIER_SWIER17_Msk                      /*!< Software Interrupt on line 17 */
  #define EXTI_SWIER_SWIER19_Pos     (19U)
  #define EXTI_SWIER_SWIER19_Msk     (0x1UL << EXTI_SWIER_SWIER19_Pos)            /*!< 0x00080000 */
  #define EXTI_SWIER_SWIER19         EXTI_SWIER_SWIER19_Msk                      /*!< Software Interrupt on line 19 */
  #define EXTI_SWIER_SWIER20_Pos     (20U)
  #define EXTI_SWIER_SWIER20_Msk     (0x1UL << EXTI_SWIER_SWIER20_Pos)            /*!< 0x00100000 */
  #define EXTI_SWIER_SWIER20         EXTI_SWIER_SWIER20_Msk                      /*!< Software Interrupt on line 20 */
  #define EXTI_SWIER_SWIER21_Pos     (21U)
  #define EXTI_SWIER_SWIER21_Msk     (0x1UL << EXTI_SWIER_SWIER21_Pos)            /*!< 0x00200000 */
  #define EXTI_SWIER_SWIER21         EXTI_SWIER_SWIER21_Msk                      /*!< Software Interrupt on line 21 */
  #define EXTI_SWIER_SWIER22_Pos     (22U)
  #define EXTI_SWIER_SWIER22_Msk     (0x1UL << EXTI_SWIER_SWIER22_Pos)            /*!< 0x00400000 */
  #define EXTI_SWIER_SWIER22         EXTI_SWIER_SWIER22_Msk                      /*!< Software Interrupt on line 22 */
  
  /* References Defines */
  #define EXTI_SWIER_SWI0 EXTI_SWIER_SWIER0
  #define EXTI_SWIER_SWI1 EXTI_SWIER_SWIER1
  #define EXTI_SWIER_SWI2 EXTI_SWIER_SWIER2
  #define EXTI_SWIER_SWI3 EXTI_SWIER_SWIER3
  #define EXTI_SWIER_SWI4 EXTI_SWIER_SWIER4
  #define EXTI_SWIER_SWI5 EXTI_SWIER_SWIER5
  #define EXTI_SWIER_SWI6 EXTI_SWIER_SWIER6
  #define EXTI_SWIER_SWI7 EXTI_SWIER_SWIER7
  #define EXTI_SWIER_SWI8 EXTI_SWIER_SWIER8
  #define EXTI_SWIER_SWI9 EXTI_SWIER_SWIER9
  #define EXTI_SWIER_SWI10 EXTI_SWIER_SWIER10
  #define EXTI_SWIER_SWI11 EXTI_SWIER_SWIER11
  #define EXTI_SWIER_SWI12 EXTI_SWIER_SWIER12
  #define EXTI_SWIER_SWI13 EXTI_SWIER_SWIER13
  #define EXTI_SWIER_SWI14 EXTI_SWIER_SWIER14
  #define EXTI_SWIER_SWI15 EXTI_SWIER_SWIER15
  #define EXTI_SWIER_SWI16 EXTI_SWIER_SWIER16
  #define EXTI_SWIER_SWI17 EXTI_SWIER_SWIER17
  #if defined(EXTI_SWIER_SWIER18)
  #define EXTI_SWIER_SWI18 EXTI_SWIER_SWIER18
  #endif
  #define EXTI_SWIER_SWI19 EXTI_SWIER_SWIER19
  #define EXTI_SWIER_SWI20 EXTI_SWIER_SWIER20
  #if defined(EXTI_SWIER_SWIER21)
  #define EXTI_SWIER_SWI21 EXTI_SWIER_SWIER21
  #endif
  #define EXTI_SWIER_SWI22 EXTI_SWIER_SWIER22
  #if defined(EXTI_SWIER_SWIER23)
  #define EXTI_SWIER_SWI23 EXTI_SWIER_SWIER23
  #endif
  #if defined(EXTI_SWIER_SWIER24)
  #define EXTI_SWIER_SWI24 EXTI_SWIER_SWIER24
  #endif
  #if defined(EXTI_SWIER_SWIER25)
  #define EXTI_SWIER_SWI25 EXTI_SWIER_SWIER25
  #endif
  #if defined(EXTI_SWIER_SWIER26)
  #define EXTI_SWIER_SWI26 EXTI_SWIER_SWIER26
  #endif
  #if defined(EXTI_SWIER_SWIER27)
  #define EXTI_SWIER_SWI27 EXTI_SWIER_SWIER27
  #endif
  #if defined(EXTI_SWIER_SWIER28)
  #define EXTI_SWIER_SWI28 EXTI_SWIER_SWIER28
  #endif
  #if defined(EXTI_SWIER_SWIER29)
  #define EXTI_SWIER_SWI29 EXTI_SWIER_SWIER29
  #endif
  #if defined(EXTI_SWIER_SWIER30)
  #define EXTI_SWIER_SWI30 EXTI_SWIER_SWIER30
  #endif
  #if defined(EXTI_SWIER_SWIER31)
  #define EXTI_SWIER_SWI31 EXTI_SWIER_SWIER31
  #endif
  
  /*******************  Bit definition for EXTI_PR register  ********************/
  #define EXTI_PR_PR0_Pos            (0U)
  #define EXTI_PR_PR0_Msk            (0x1UL << EXTI_PR_PR0_Pos)                   /*!< 0x00000001 */
  #define EXTI_PR_PR0                EXTI_PR_PR0_Msk                             /*!< Pending bit for line 0 */
  #define EXTI_PR_PR1_Pos            (1U)
  #define EXTI_PR_PR1_Msk            (0x1UL << EXTI_PR_PR1_Pos)                   /*!< 0x00000002 */
  #define EXTI_PR_PR1                EXTI_PR_PR1_Msk                             /*!< Pending bit for line 1 */
  #define EXTI_PR_PR2_Pos            (2U)
  #define EXTI_PR_PR2_Msk            (0x1UL << EXTI_PR_PR2_Pos)                   /*!< 0x00000004 */
  #define EXTI_PR_PR2                EXTI_PR_PR2_Msk                             /*!< Pending bit for line 2 */
  #define EXTI_PR_PR3_Pos            (3U)
  #define EXTI_PR_PR3_Msk            (0x1UL << EXTI_PR_PR3_Pos)                   /*!< 0x00000008 */
  #define EXTI_PR_PR3                EXTI_PR_PR3_Msk                             /*!< Pending bit for line 3 */
  #define EXTI_PR_PR4_Pos            (4U)
  #define EXTI_PR_PR4_Msk            (0x1UL << EXTI_PR_PR4_Pos)                   /*!< 0x00000010 */
  #define EXTI_PR_PR4                EXTI_PR_PR4_Msk                             /*!< Pending bit for line 4 */
  #define EXTI_PR_PR5_Pos            (5U)
  #define EXTI_PR_PR5_Msk            (0x1UL << EXTI_PR_PR5_Pos)                   /*!< 0x00000020 */
  #define EXTI_PR_PR5                EXTI_PR_PR5_Msk                             /*!< Pending bit for line 5 */
  #define EXTI_PR_PR6_Pos            (6U)
  #define EXTI_PR_PR6_Msk            (0x1UL << EXTI_PR_PR6_Pos)                   /*!< 0x00000040 */
  #define EXTI_PR_PR6                EXTI_PR_PR6_Msk                             /*!< Pending bit for line 6 */
  #define EXTI_PR_PR7_Pos            (7U)
  #define EXTI_PR_PR7_Msk            (0x1UL << EXTI_PR_PR7_Pos)                   /*!< 0x00000080 */
  #define EXTI_PR_PR7                EXTI_PR_PR7_Msk                             /*!< Pending bit for line 7 */
  #define EXTI_PR_PR8_Pos            (8U)
  #define EXTI_PR_PR8_Msk            (0x1UL << EXTI_PR_PR8_Pos)                   /*!< 0x00000100 */
  #define EXTI_PR_PR8                EXTI_PR_PR8_Msk                             /*!< Pending bit for line 8 */
  #define EXTI_PR_PR9_Pos            (9U)
  #define EXTI_PR_PR9_Msk            (0x1UL << EXTI_PR_PR9_Pos)                   /*!< 0x00000200 */
  #define EXTI_PR_PR9                EXTI_PR_PR9_Msk                             /*!< Pending bit for line 9 */
  #define EXTI_PR_PR10_Pos           (10U)
  #define EXTI_PR_PR10_Msk           (0x1UL << EXTI_PR_PR10_Pos)                  /*!< 0x00000400 */
  #define EXTI_PR_PR10               EXTI_PR_PR10_Msk                            /*!< Pending bit for line 10 */
  #define EXTI_PR_PR11_Pos           (11U)
  #define EXTI_PR_PR11_Msk           (0x1UL << EXTI_PR_PR11_Pos)                  /*!< 0x00000800 */
  #define EXTI_PR_PR11               EXTI_PR_PR11_Msk                            /*!< Pending bit for line 11 */
  #define EXTI_PR_PR12_Pos           (12U)
  #define EXTI_PR_PR12_Msk           (0x1UL << EXTI_PR_PR12_Pos)                  /*!< 0x00001000 */
  #define EXTI_PR_PR12               EXTI_PR_PR12_Msk                            /*!< Pending bit for line 12 */
  #define EXTI_PR_PR13_Pos           (13U)
  #define EXTI_PR_PR13_Msk           (0x1UL << EXTI_PR_PR13_Pos)                  /*!< 0x00002000 */
  #define EXTI_PR_PR13               EXTI_PR_PR13_Msk                            /*!< Pending bit for line 13 */
  #define EXTI_PR_PR14_Pos           (14U)
  #define EXTI_PR_PR14_Msk           (0x1UL << EXTI_PR_PR14_Pos)                  /*!< 0x00004000 */
  #define EXTI_PR_PR14               EXTI_PR_PR14_Msk                            /*!< Pending bit for line 14 */
  #define EXTI_PR_PR15_Pos           (15U)
  #define EXTI_PR_PR15_Msk           (0x1UL << EXTI_PR_PR15_Pos)                  /*!< 0x00008000 */
  #define EXTI_PR_PR15               EXTI_PR_PR15_Msk                            /*!< Pending bit for line 15 */
  #define EXTI_PR_PR16_Pos           (16U)
  #define EXTI_PR_PR16_Msk           (0x1UL << EXTI_PR_PR16_Pos)                  /*!< 0x00010000 */
  #define EXTI_PR_PR16               EXTI_PR_PR16_Msk                            /*!< Pending bit for line 16 */
  #define EXTI_PR_PR17_Pos           (17U)
  #define EXTI_PR_PR17_Msk           (0x1UL << EXTI_PR_PR17_Pos)                  /*!< 0x00020000 */
  #define EXTI_PR_PR17               EXTI_PR_PR17_Msk                            /*!< Pending bit for line 17 */
  #define EXTI_PR_PR19_Pos           (19U)
  #define EXTI_PR_PR19_Msk           (0x1UL << EXTI_PR_PR19_Pos)                  /*!< 0x00080000 */
  #define EXTI_PR_PR19               EXTI_PR_PR19_Msk                            /*!< Pending bit for line 19 */
  #define EXTI_PR_PR20_Pos           (20U)
  #define EXTI_PR_PR20_Msk           (0x1UL << EXTI_PR_PR20_Pos)                  /*!< 0x00100000 */
  #define EXTI_PR_PR20               EXTI_PR_PR20_Msk                            /*!< Pending bit for line 20 */
  #define EXTI_PR_PR21_Pos           (21U)
  #define EXTI_PR_PR21_Msk           (0x1UL << EXTI_PR_PR21_Pos)                  /*!< 0x00200000 */
  #define EXTI_PR_PR21               EXTI_PR_PR21_Msk                            /*!< Pending bit for line 21 */
  #define EXTI_PR_PR22_Pos           (22U)
  #define EXTI_PR_PR22_Msk           (0x1UL << EXTI_PR_PR22_Pos)                  /*!< 0x00400000 */
  #define EXTI_PR_PR22               EXTI_PR_PR22_Msk                            /*!< Pending bit for line 22 */
  
  /* References Defines */
  #define EXTI_PR_PIF0 EXTI_PR_PR0
  #define EXTI_PR_PIF1 EXTI_PR_PR1
  #define EXTI_PR_PIF2 EXTI_PR_PR2
  #define EXTI_PR_PIF3 EXTI_PR_PR3
  #define EXTI_PR_PIF4 EXTI_PR_PR4
  #define EXTI_PR_PIF5 EXTI_PR_PR5
  #define EXTI_PR_PIF6 EXTI_PR_PR6
  #define EXTI_PR_PIF6 EXTI_PR_PR6
  #define EXTI_PR_PIF7 EXTI_PR_PR7
  #define EXTI_PR_PIF8 EXTI_PR_PR8
  #define EXTI_PR_PIF9 EXTI_PR_PR9
  #define EXTI_PR_PIF10 EXTI_PR_PR10
  #define EXTI_PR_PIF11 EXTI_PR_PR11
  #define EXTI_PR_PIF12 EXTI_PR_PR12
  #define EXTI_PR_PIF13 EXTI_PR_PR13
  #define EXTI_PR_PIF14 EXTI_PR_PR14
  #define EXTI_PR_PIF15 EXTI_PR_PR15
  #define EXTI_PR_PIF16 EXTI_PR_PR16
  #define EXTI_PR_PIF17 EXTI_PR_PR17
  #if defined(EXTI_PR_PR18)
  #define EXTI_PR_PIF18 EXTI_PR_PR18
  #endif
  #define EXTI_PR_PIF19 EXTI_PR_PR19
  #define EXTI_PR_PIF20 EXTI_PR_PR20
  #if defined(EXTI_PR_PR21)
  #define EXTI_PR_PIF21 EXTI_PR_PR21
  #endif
  #define EXTI_PR_PIF22 EXTI_PR_PR22
  #if defined(EXTI_PR_PR23)
  #define EXTI_PR_PIF23 EXTI_PR_PR23
  #endif
  #if defined(EXTI_PR_PR24)
  #define EXTI_PR_PIF24 EXTI_PR_PR24
  #endif
  #if defined(EXTI_PR_PR25)
  #define EXTI_PR_PIF25 EXTI_PR_PR25
  #endif
  #if defined(EXTI_PR_PR26)
  #define EXTI_PR_PIF26 EXTI_PR_PR26
  #endif
  #if defined(EXTI_PR_PR27)
  #define EXTI_PR_PIF27 EXTI_PR_PR27
  #endif
  #if defined(EXTI_PR_PR28)
  #define EXTI_PR_PIF28 EXTI_PR_PR28
  #endif
  #if defined(EXTI_PR_PR29)
  #define EXTI_PR_PIF29 EXTI_PR_PR29
  #endif
  #if defined(EXTI_PR_PR30)
  #define EXTI_PR_PIF30 EXTI_PR_PR30
  #endif
  #if defined(EXTI_PR_PR31)
  #define EXTI_PR_PIF31 EXTI_PR_PR31
  #endif
  
  
  /******************************************************************************/
  /*                                                                            */
  /*                                    FLASH                                   */
  /*                                                                            */
  /******************************************************************************/
  /*******************  Bit definition for FLASH_ACR register  ******************/
  #define FLASH_ACR_LATENCY_Pos                (0U)
  #define FLASH_ACR_LATENCY_Msk                (0x7UL << FLASH_ACR_LATENCY_Pos)   /*!< 0x00000007 */
  #define FLASH_ACR_LATENCY                    FLASH_ACR_LATENCY_Msk             /*!< LATENCY[2:0] bits (Latency) */
  #define FLASH_ACR_LATENCY_0                  (0x1UL << FLASH_ACR_LATENCY_Pos)   /*!< 0x00000001 */
  #define FLASH_ACR_LATENCY_1                  (0x2UL << FLASH_ACR_LATENCY_Pos)   /*!< 0x00000002 */
  #define FLASH_ACR_LATENCY_2                  (0x4UL << FLASH_ACR_LATENCY_Pos)   /*!< 0x00000004 */
  
  #define FLASH_ACR_PRFTBE_Pos                 (4U)
  #define FLASH_ACR_PRFTBE_Msk                 (0x1UL << FLASH_ACR_PRFTBE_Pos)    /*!< 0x00000010 */
  #define FLASH_ACR_PRFTBE                     FLASH_ACR_PRFTBE_Msk              /*!< Prefetch Buffer Enable */
  #define FLASH_ACR_PRFTBS_Pos                 (5U)
  #define FLASH_ACR_PRFTBS_Msk                 (0x1UL << FLASH_ACR_PRFTBS_Pos)    /*!< 0x00000020 */
  #define FLASH_ACR_PRFTBS                     FLASH_ACR_PRFTBS_Msk              /*!< Prefetch Buffer Status */
  
  /******************  Bit definition for FLASH_KEYR register  ******************/
  #define FLASH_KEYR_FKEYR_Pos                 (0U)
  #define FLASH_KEYR_FKEYR_Msk                 (0xFFFFFFFFUL << FLASH_KEYR_FKEYR_Pos) /*!< 0xFFFFFFFF */
  #define FLASH_KEYR_FKEYR                     FLASH_KEYR_FKEYR_Msk              /*!< FPEC Key */
  
  #define FLASH_KEY1_Pos                       (0U)
  #define FLASH_KEY1_Msk                       (0x45670123UL << FLASH_KEY1_Pos)   /*!< 0x45670123 */
  #define FLASH_KEY1                           FLASH_KEY1_Msk                    /*!< FPEC Key1 */
  #define FLASH_KEY2_Pos                       (0U)
  #define FLASH_KEY2_Msk                       (0xCDEF89ABUL << FLASH_KEY2_Pos)   /*!< 0xCDEF89AB */
  #define FLASH_KEY2                           FLASH_KEY2_Msk                    /*!< FPEC Key2 */
  
  /*****************  Bit definition for FLASH_OPTKEYR register  ****************/
  #define FLASH_OPTKEYR_OPTKEYR_Pos            (0U)
  #define FLASH_OPTKEYR_OPTKEYR_Msk            (0xFFFFFFFFUL << FLASH_OPTKEYR_OPTKEYR_Pos) /*!< 0xFFFFFFFF */
  #define FLASH_OPTKEYR_OPTKEYR                FLASH_OPTKEYR_OPTKEYR_Msk         /*!< Option Byte Key */
  
  #define  FLASH_OPTKEY1                       FLASH_KEY1                    /*!< Option Byte Key1 */
  #define  FLASH_OPTKEY2                       FLASH_KEY2                    /*!< Option Byte Key2 */
  
  /******************  Bit definition for FLASH_SR register  *******************/
  #define FLASH_SR_BSY_Pos                     (0U)
  #define FLASH_SR_BSY_Msk                     (0x1UL << FLASH_SR_BSY_Pos)        /*!< 0x00000001 */
  #define FLASH_SR_BSY                         FLASH_SR_BSY_Msk                  /*!< Busy */
  #define FLASH_SR_PGERR_Pos                   (2U)
  #define FLASH_SR_PGERR_Msk                   (0x1UL << FLASH_SR_PGERR_Pos)      /*!< 0x00000004 */
  #define FLASH_SR_PGERR                       FLASH_SR_PGERR_Msk                /*!< Programming Error */
  #define FLASH_SR_WRPERR_Pos                  (4U)
  #define FLASH_SR_WRPERR_Msk                  (0x1UL << FLASH_SR_WRPERR_Pos)     /*!< 0x00000010 */
  #define FLASH_SR_WRPERR                      FLASH_SR_WRPERR_Msk               /*!< Write Protection Error */
  #define FLASH_SR_EOP_Pos                     (5U)
  #define FLASH_SR_EOP_Msk                     (0x1UL << FLASH_SR_EOP_Pos)        /*!< 0x00000020 */
  #define FLASH_SR_EOP                         FLASH_SR_EOP_Msk                  /*!< End of operation */
  
  /*******************  Bit definition for FLASH_CR register  *******************/
  #define FLASH_CR_PG_Pos                      (0U)
  #define FLASH_CR_PG_Msk                      (0x1UL << FLASH_CR_PG_Pos)         /*!< 0x00000001 */
  #define FLASH_CR_PG                          FLASH_CR_PG_Msk                   /*!< Programming */
  #define FLASH_CR_PER_Pos                     (1U)
  #define FLASH_CR_PER_Msk                     (0x1UL << FLASH_CR_PER_Pos)        /*!< 0x00000002 */
  #define FLASH_CR_PER                         FLASH_CR_PER_Msk                  /*!< Page Erase */
  #define FLASH_CR_MER_Pos                     (2U)
  #define FLASH_CR_MER_Msk                     (0x1UL << FLASH_CR_MER_Pos)        /*!< 0x00000004 */
  #define FLASH_CR_MER                         FLASH_CR_MER_Msk                  /*!< Mass Erase */
  #define FLASH_CR_OPTPG_Pos                   (4U)
  #define FLASH_CR_OPTPG_Msk                   (0x1UL << FLASH_CR_OPTPG_Pos)      /*!< 0x00000010 */
  #define FLASH_CR_OPTPG                       FLASH_CR_OPTPG_Msk                /*!< Option Byte Programming */
  #define FLASH_CR_OPTER_Pos                   (5U)
  #define FLASH_CR_OPTER_Msk                   (0x1UL << FLASH_CR_OPTER_Pos)      /*!< 0x00000020 */
  #define FLASH_CR_OPTER                       FLASH_CR_OPTER_Msk                /*!< Option Byte Erase */
  #define FLASH_CR_STRT_Pos                    (6U)
  #define FLASH_CR_STRT_Msk                    (0x1UL << FLASH_CR_STRT_Pos)       /*!< 0x00000040 */
  #define FLASH_CR_STRT                        FLASH_CR_STRT_Msk                 /*!< Start */
  #define FLASH_CR_LOCK_Pos                    (7U)
  #define FLASH_CR_LOCK_Msk                    (0x1UL << FLASH_CR_LOCK_Pos)       /*!< 0x00000080 */
  #define FLASH_CR_LOCK                        FLASH_CR_LOCK_Msk                 /*!< Lock */
  #define FLASH_CR_OPTWRE_Pos                  (9U)
  #define FLASH_CR_OPTWRE_Msk                  (0x1UL << FLASH_CR_OPTWRE_Pos)     /*!< 0x00000200 */
  #define FLASH_CR_OPTWRE                      FLASH_CR_OPTWRE_Msk               /*!< Option Bytes Write Enable */
  #define FLASH_CR_ERRIE_Pos                   (10U)
  #define FLASH_CR_ERRIE_Msk                   (0x1UL << FLASH_CR_ERRIE_Pos)      /*!< 0x00000400 */
  #define FLASH_CR_ERRIE                       FLASH_CR_ERRIE_Msk                /*!< Error Interrupt Enable */
  #define FLASH_CR_EOPIE_Pos                   (12U)
  #define FLASH_CR_EOPIE_Msk                   (0x1UL << FLASH_CR_EOPIE_Pos)      /*!< 0x00001000 */
  #define FLASH_CR_EOPIE                       FLASH_CR_EOPIE_Msk                /*!< End of operation interrupt enable */
  #define FLASH_CR_OBL_LAUNCH_Pos              (13U)
  #define FLASH_CR_OBL_LAUNCH_Msk              (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x00002000 */
  #define FLASH_CR_OBL_LAUNCH                  FLASH_CR_OBL_LAUNCH_Msk           /*!< OptionBytes Loader Launch */
  
  /*******************  Bit definition for FLASH_AR register  *******************/
  #define FLASH_AR_FAR_Pos                     (0U)
  #define FLASH_AR_FAR_Msk                     (0xFFFFFFFFUL << FLASH_AR_FAR_Pos) /*!< 0xFFFFFFFF */
  #define FLASH_AR_FAR                         FLASH_AR_FAR_Msk                  /*!< Flash Address */
  
  /******************  Bit definition for FLASH_OBR register  *******************/
  #define FLASH_OBR_OPTERR_Pos                 (0U)
  #define FLASH_OBR_OPTERR_Msk                 (0x1UL << FLASH_OBR_OPTERR_Pos)    /*!< 0x00000001 */
  #define FLASH_OBR_OPTERR                     FLASH_OBR_OPTERR_Msk              /*!< Option Byte Error */
  #define FLASH_OBR_LEVEL1_PROT_Pos            (1U)
  #define FLASH_OBR_LEVEL1_PROT_Msk            (0x1UL << FLASH_OBR_LEVEL1_PROT_Pos) /*!< 0x00000002 */
  #define FLASH_OBR_LEVEL1_PROT                FLASH_OBR_LEVEL1_PROT_Msk         /*!< Level 1 Read protection status */
  #define FLASH_OBR_LEVEL2_PROT_Pos            (2U)
  #define FLASH_OBR_LEVEL2_PROT_Msk            (0x1UL << FLASH_OBR_LEVEL2_PROT_Pos) /*!< 0x00000004 */
  #define FLASH_OBR_LEVEL2_PROT                FLASH_OBR_LEVEL2_PROT_Msk         /*!< Level 2 Read protection status */
  
  #define FLASH_OBR_USER_Pos                   (8U)
  #define FLASH_OBR_USER_Msk                   (0xF7UL << FLASH_OBR_USER_Pos)     /*!< 0x0000F700 */
  #define FLASH_OBR_USER                       FLASH_OBR_USER_Msk                /*!< User Option Bytes */
  #define FLASH_OBR_IWDG_SW_Pos                (8U)
  #define FLASH_OBR_IWDG_SW_Msk                (0x1UL << FLASH_OBR_IWDG_SW_Pos)   /*!< 0x00000100 */
  #define FLASH_OBR_IWDG_SW                    FLASH_OBR_IWDG_SW_Msk             /*!< IWDG SW */
  #define FLASH_OBR_nRST_STOP_Pos              (9U)
  #define FLASH_OBR_nRST_STOP_Msk              (0x1UL << FLASH_OBR_nRST_STOP_Pos) /*!< 0x00000200 */
  #define FLASH_OBR_nRST_STOP                  FLASH_OBR_nRST_STOP_Msk           /*!< nRST_STOP */
  #define FLASH_OBR_nRST_STDBY_Pos             (10U)
  #define FLASH_OBR_nRST_STDBY_Msk             (0x1UL << FLASH_OBR_nRST_STDBY_Pos) /*!< 0x00000400 */
  #define FLASH_OBR_nRST_STDBY                 FLASH_OBR_nRST_STDBY_Msk          /*!< nRST_STDBY */
  #define FLASH_OBR_nBOOT1_Pos                 (12U)
  #define FLASH_OBR_nBOOT1_Msk                 (0x1UL << FLASH_OBR_nBOOT1_Pos)    /*!< 0x00001000 */
  #define FLASH_OBR_nBOOT1                     FLASH_OBR_nBOOT1_Msk              /*!< nBOOT1 */
  #define FLASH_OBR_VDDA_MONITOR_Pos           (13U)
  #define FLASH_OBR_VDDA_MONITOR_Msk           (0x1UL << FLASH_OBR_VDDA_MONITOR_Pos) /*!< 0x00002000 */
  #define FLASH_OBR_VDDA_MONITOR               FLASH_OBR_VDDA_MONITOR_Msk        /*!< VDDA_MONITOR */
  #define FLASH_OBR_SRAM_PE_Pos                (14U)
  #define FLASH_OBR_SRAM_PE_Msk                (0x1UL << FLASH_OBR_SRAM_PE_Pos)   /*!< 0x00004000 */
  #define FLASH_OBR_SRAM_PE                    FLASH_OBR_SRAM_PE_Msk             /*!< SRAM_PE */
  #define FLASH_OBR_SDADC12_VDD_MONITOR_Pos    (15U)
  #define FLASH_OBR_SDADC12_VDD_MONITOR_Msk    (0x1UL << FLASH_OBR_SDADC12_VDD_MONITOR_Pos) /*!< 0x00008000 */
  #define FLASH_OBR_SDADC12_VDD_MONITOR        FLASH_OBR_SDADC12_VDD_MONITOR_Msk /*!< SDADC12_VDD_MONITOR */
  #define FLASH_OBR_DATA0_Pos                  (16U)
  #define FLASH_OBR_DATA0_Msk                  (0xFFUL << FLASH_OBR_DATA0_Pos)    /*!< 0x00FF0000 */
  #define FLASH_OBR_DATA0                      FLASH_OBR_DATA0_Msk               /*!< Data0 */
  #define FLASH_OBR_DATA1_Pos                  (24U)
  #define FLASH_OBR_DATA1_Msk                  (0xFFUL << FLASH_OBR_DATA1_Pos)    /*!< 0xFF000000 */
  #define FLASH_OBR_DATA1                      FLASH_OBR_DATA1_Msk               /*!< Data1 */
  
  /* Legacy defines */
  #define FLASH_OBR_WDG_SW FLASH_OBR_IWDG_SW
  
  /******************  Bit definition for FLASH_WRPR register  ******************/
  #define FLASH_WRPR_WRP_Pos                   (0U)
  #define FLASH_WRPR_WRP_Msk                   (0xFFFFFFFFUL << FLASH_WRPR_WRP_Pos) /*!< 0xFFFFFFFF */
  #define FLASH_WRPR_WRP                       FLASH_WRPR_WRP_Msk                /*!< Write Protect */
  
  /*----------------------------------------------------------------------------*/
  
  /******************  Bit definition for OB_RDP register  **********************/
  #define OB_RDP_RDP_Pos       (0U)
  #define OB_RDP_RDP_Msk       (0xFFUL << OB_RDP_RDP_Pos)                         /*!< 0x000000FF */
  #define OB_RDP_RDP           OB_RDP_RDP_Msk                                    /*!< Read protection option byte */
  #define OB_RDP_nRDP_Pos      (8U)
  #define OB_RDP_nRDP_Msk      (0xFFUL << OB_RDP_nRDP_Pos)                        /*!< 0x0000FF00 */
  #define OB_RDP_nRDP          OB_RDP_nRDP_Msk                                   /*!< Read protection complemented option byte */
  
  /******************  Bit definition for OB_USER register  *********************/
  #define OB_USER_USER_Pos     (16U)
  #define OB_USER_USER_Msk     (0xFFUL << OB_USER_USER_Pos)                       /*!< 0x00FF0000 */
  #define OB_USER_USER         OB_USER_USER_Msk                                  /*!< User option byte */
  #define OB_USER_nUSER_Pos    (24U)
  #define OB_USER_nUSER_Msk    (0xFFUL << OB_USER_nUSER_Pos)                      /*!< 0xFF000000 */
  #define OB_USER_nUSER        OB_USER_nUSER_Msk                                 /*!< User complemented option byte */
  
  /******************  Bit definition for FLASH_WRP0 register  ******************/
  #define OB_WRP0_WRP0_Pos     (0U)
  #define OB_WRP0_WRP0_Msk     (0xFFUL << OB_WRP0_WRP0_Pos)                       /*!< 0x000000FF */
  #define OB_WRP0_WRP0         OB_WRP0_WRP0_Msk                                  /*!< Flash memory write protection option bytes */
  #define OB_WRP0_nWRP0_Pos    (8U)
  #define OB_WRP0_nWRP0_Msk    (0xFFUL << OB_WRP0_nWRP0_Pos)                      /*!< 0x0000FF00 */
  #define OB_WRP0_nWRP0        OB_WRP0_nWRP0_Msk                                 /*!< Flash memory write protection complemented option bytes */
  
  /******************  Bit definition for FLASH_WRP1 register  ******************/
  #define OB_WRP1_WRP1_Pos     (16U)
  #define OB_WRP1_WRP1_Msk     (0xFFUL << OB_WRP1_WRP1_Pos)                       /*!< 0x00FF0000 */
  #define OB_WRP1_WRP1         OB_WRP1_WRP1_Msk                                  /*!< Flash memory write protection option bytes */
  #define OB_WRP1_nWRP1_Pos    (24U)
  #define OB_WRP1_nWRP1_Msk    (0xFFUL << OB_WRP1_nWRP1_Pos)                      /*!< 0xFF000000 */
  #define OB_WRP1_nWRP1        OB_WRP1_nWRP1_Msk                                 /*!< Flash memory write protection complemented option bytes */
  
  /******************  Bit definition for FLASH_WRP2 register  ******************/
  #define OB_WRP2_WRP2_Pos     (0U)
  #define OB_WRP2_WRP2_Msk     (0xFFUL << OB_WRP2_WRP2_Pos)                       /*!< 0x000000FF */
  #define OB_WRP2_WRP2         OB_WRP2_WRP2_Msk                                  /*!< Flash memory write protection option bytes */
  #define OB_WRP2_nWRP2_Pos    (8U)
  #define OB_WRP2_nWRP2_Msk    (0xFFUL << OB_WRP2_nWRP2_Pos)                      /*!< 0x0000FF00 */
  #define OB_WRP2_nWRP2        OB_WRP2_nWRP2_Msk                                 /*!< Flash memory write protection complemented option bytes */
  
  /******************  Bit definition for FLASH_WRP3 register  ******************/
  #define OB_WRP3_WRP3_Pos     (16U)
  #define OB_WRP3_WRP3_Msk     (0xFFUL << OB_WRP3_WRP3_Pos)                       /*!< 0x00FF0000 */
  #define OB_WRP3_WRP3         OB_WRP3_WRP3_Msk                                  /*!< Flash memory write protection option bytes */
  #define OB_WRP3_nWRP3_Pos    (24U)
  #define OB_WRP3_nWRP3_Msk    (0xFFUL << OB_WRP3_nWRP3_Pos)                      /*!< 0xFF000000 */
  #define OB_WRP3_nWRP3        OB_WRP3_nWRP3_Msk                                 /*!< Flash memory write protection complemented option bytes */
  
  /******************************************************************************/
  /*                                                                            */
  /*                            General Purpose I/O (GPIO)                      */
  /*                                                                            */
  /******************************************************************************/
  /*******************  Bit definition for GPIO_MODER register  *****************/
  #define GPIO_MODER_MODER0_Pos            (0U)
  #define GPIO_MODER_MODER0_Msk            (0x3UL << GPIO_MODER_MODER0_Pos)       /*!< 0x00000003 */
  #define GPIO_MODER_MODER0                GPIO_MODER_MODER0_Msk
  #define GPIO_MODER_MODER0_0              (0x1UL << GPIO_MODER_MODER0_Pos)       /*!< 0x00000001 */
  #define GPIO_MODER_MODER0_1              (0x2UL << GPIO_MODER_MODER0_Pos)       /*!< 0x00000002 */
  #define GPIO_MODER_MODER1_Pos            (2U)
  #define GPIO_MODER_MODER1_Msk            (0x3UL << GPIO_MODER_MODER1_Pos)       /*!< 0x0000000C */
  #define GPIO_MODER_MODER1                GPIO_MODER_MODER1_Msk
  #define GPIO_MODER_MODER1_0              (0x1UL << GPIO_MODER_MODER1_Pos)       /*!< 0x00000004 */
  #define GPIO_MODER_MODER1_1              (0x2UL << GPIO_MODER_MODER1_Pos)       /*!< 0x00000008 */
  #define GPIO_MODER_MODER2_Pos            (4U)
  #define GPIO_MODER_MODER2_Msk            (0x3UL << GPIO_MODER_MODER2_Pos)       /*!< 0x00000030 */
  #define GPIO_MODER_MODER2                GPIO_MODER_MODER2_Msk
  #define GPIO_MODER_MODER2_0              (0x1UL << GPIO_MODER_MODER2_Pos)       /*!< 0x00000010 */
  #define GPIO_MODER_MODER2_1              (0x2UL << GPIO_MODER_MODER2_Pos)       /*!< 0x00000020 */
  #define GPIO_MODER_MODER3_Pos            (6U)
  #define GPIO_MODER_MODER3_Msk            (0x3UL << GPIO_MODER_MODER3_Pos)       /*!< 0x000000C0 */
  #define GPIO_MODER_MODER3                GPIO_MODER_MODER3_Msk
  #define GPIO_MODER_MODER3_0              (0x1UL << GPIO_MODER_MODER3_Pos)       /*!< 0x00000040 */
  #define GPIO_MODER_MODER3_1              (0x2UL << GPIO_MODER_MODER3_Pos)       /*!< 0x00000080 */
  #define GPIO_MODER_MODER4_Pos            (8U)
  #define GPIO_MODER_MODER4_Msk            (0x3UL << GPIO_MODER_MODER4_Pos)       /*!< 0x00000300 */
  #define GPIO_MODER_MODER4                GPIO_MODER_MODER4_Msk
  #define GPIO_MODER_MODER4_0              (0x1UL << GPIO_MODER_MODER4_Pos)       /*!< 0x00000100 */
  #define GPIO_MODER_MODER4_1              (0x2UL << GPIO_MODER_MODER4_Pos)       /*!< 0x00000200 */
  #define GPIO_MODER_MODER5_Pos            (10U)
  #define GPIO_MODER_MODER5_Msk            (0x3UL << GPIO_MODER_MODER5_Pos)       /*!< 0x00000C00 */
  #define GPIO_MODER_MODER5                GPIO_MODER_MODER5_Msk
  #define GPIO_MODER_MODER5_0              (0x1UL << GPIO_MODER_MODER5_Pos)       /*!< 0x00000400 */
  #define GPIO_MODER_MODER5_1              (0x2UL << GPIO_MODER_MODER5_Pos)       /*!< 0x00000800 */
  #define GPIO_MODER_MODER6_Pos            (12U)
  #define GPIO_MODER_MODER6_Msk            (0x3UL << GPIO_MODER_MODER6_Pos)       /*!< 0x00003000 */
  #define GPIO_MODER_MODER6                GPIO_MODER_MODER6_Msk
  #define GPIO_MODER_MODER6_0              (0x1UL << GPIO_MODER_MODER6_Pos)       /*!< 0x00001000 */
  #define GPIO_MODER_MODER6_1              (0x2UL << GPIO_MODER_MODER6_Pos)       /*!< 0x00002000 */
  #define GPIO_MODER_MODER7_Pos            (14U)
  #define GPIO_MODER_MODER7_Msk            (0x3UL << GPIO_MODER_MODER7_Pos)       /*!< 0x0000C000 */
  #define GPIO_MODER_MODER7                GPIO_MODER_MODER7_Msk
  #define GPIO_MODER_MODER7_0              (0x1UL << GPIO_MODER_MODER7_Pos)       /*!< 0x00004000 */
  #define GPIO_MODER_MODER7_1              (0x2UL << GPIO_MODER_MODER7_Pos)       /*!< 0x00008000 */
  #define GPIO_MODER_MODER8_Pos            (16U)
  #define GPIO_MODER_MODER8_Msk            (0x3UL << GPIO_MODER_MODER8_Pos)       /*!< 0x00030000 */
  #define GPIO_MODER_MODER8                GPIO_MODER_MODER8_Msk
  #define GPIO_MODER_MODER8_0              (0x1UL << GPIO_MODER_MODER8_Pos)       /*!< 0x00010000 */
  #define GPIO_MODER_MODER8_1              (0x2UL << GPIO_MODER_MODER8_Pos)       /*!< 0x00020000 */
  #define GPIO_MODER_MODER9_Pos            (18U)
  #define GPIO_MODER_MODER9_Msk            (0x3UL << GPIO_MODER_MODER9_Pos)       /*!< 0x000C0000 */
  #define GPIO_MODER_MODER9                GPIO_MODER_MODER9_Msk
  #define GPIO_MODER_MODER9_0              (0x1UL << GPIO_MODER_MODER9_Pos)       /*!< 0x00040000 */
  #define GPIO_MODER_MODER9_1              (0x2UL << GPIO_MODER_MODER9_Pos)       /*!< 0x00080000 */
  #define GPIO_MODER_MODER10_Pos           (20U)
  #define GPIO_MODER_MODER10_Msk           (0x3UL << GPIO_MODER_MODER10_Pos)      /*!< 0x00300000 */
  #define GPIO_MODER_MODER10               GPIO_MODER_MODER10_Msk
  #define GPIO_MODER_MODER10_0             (0x1UL << GPIO_MODER_MODER10_Pos)      /*!< 0x00100000 */
  #define GPIO_MODER_MODER10_1             (0x2UL << GPIO_MODER_MODER10_Pos)      /*!< 0x00200000 */
  #define GPIO_MODER_MODER11_Pos           (22U)
  #define GPIO_MODER_MODER11_Msk           (0x3UL << GPIO_MODER_MODER11_Pos)      /*!< 0x00C00000 */
  #define GPIO_MODER_MODER11               GPIO_MODER_MODER11_Msk
  #define GPIO_MODER_MODER11_0             (0x1UL << GPIO_MODER_MODER11_Pos)      /*!< 0x00400000 */
  #define GPIO_MODER_MODER11_1             (0x2UL << GPIO_MODER_MODER11_Pos)      /*!< 0x00800000 */
  #define GPIO_MODER_MODER12_Pos           (24U)
  #define GPIO_MODER_MODER12_Msk           (0x3UL << GPIO_MODER_MODER12_Pos)      /*!< 0x03000000 */
  #define GPIO_MODER_MODER12               GPIO_MODER_MODER12_Msk
  #define GPIO_MODER_MODER12_0             (0x1UL << GPIO_MODER_MODER12_Pos)      /*!< 0x01000000 */
  #define GPIO_MODER_MODER12_1             (0x2UL << GPIO_MODER_MODER12_Pos)      /*!< 0x02000000 */
  #define GPIO_MODER_MODER13_Pos           (26U)
  #define GPIO_MODER_MODER13_Msk           (0x3UL << GPIO_MODER_MODER13_Pos)      /*!< 0x0C000000 */
  #define GPIO_MODER_MODER13               GPIO_MODER_MODER13_Msk
  #define GPIO_MODER_MODER13_0             (0x1UL << GPIO_MODER_MODER13_Pos)      /*!< 0x04000000 */
  #define GPIO_MODER_MODER13_1             (0x2UL << GPIO_MODER_MODER13_Pos)      /*!< 0x08000000 */
  #define GPIO_MODER_MODER14_Pos           (28U)
  #define GPIO_MODER_MODER14_Msk           (0x3UL << GPIO_MODER_MODER14_Pos)      /*!< 0x30000000 */
  #define GPIO_MODER_MODER14               GPIO_MODER_MODER14_Msk
  #define GPIO_MODER_MODER14_0             (0x1UL << GPIO_MODER_MODER14_Pos)      /*!< 0x10000000 */
  #define GPIO_MODER_MODER14_1             (0x2UL << GPIO_MODER_MODER14_Pos)      /*!< 0x20000000 */
  #define GPIO_MODER_MODER15_Pos           (30U)
  #define GPIO_MODER_MODER15_Msk           (0x3UL << GPIO_MODER_MODER15_Pos)      /*!< 0xC0000000 */
  #define GPIO_MODER_MODER15               GPIO_MODER_MODER15_Msk
  #define GPIO_MODER_MODER15_0             (0x1UL << GPIO_MODER_MODER15_Pos)      /*!< 0x40000000 */
  #define GPIO_MODER_MODER15_1             (0x2UL << GPIO_MODER_MODER15_Pos)      /*!< 0x80000000 */
  
  /******************  Bit definition for GPIO_OTYPER register  *****************/
  #define GPIO_OTYPER_OT_0                 (0x00000001U)
  #define GPIO_OTYPER_OT_1                 (0x00000002U)
  #define GPIO_OTYPER_OT_2                 (0x00000004U)
  #define GPIO_OTYPER_OT_3                 (0x00000008U)
  #define GPIO_OTYPER_OT_4                 (0x00000010U)
  #define GPIO_OTYPER_OT_5                 (0x00000020U)
  #define GPIO_OTYPER_OT_6                 (0x00000040U)
  #define GPIO_OTYPER_OT_7                 (0x00000080U)
  #define GPIO_OTYPER_OT_8                 (0x00000100U)
  #define GPIO_OTYPER_OT_9                 (0x00000200U)
  #define GPIO_OTYPER_OT_10                (0x00000400U)
  #define GPIO_OTYPER_OT_11                (0x00000800U)
  #define GPIO_OTYPER_OT_12                (0x00001000U)
  #define GPIO_OTYPER_OT_13                (0x00002000U)
  #define GPIO_OTYPER_OT_14                (0x00004000U)
  #define GPIO_OTYPER_OT_15                (0x00008000U)
  
  /****************  Bit definition for GPIO_OSPEEDR register  ******************/
  #define GPIO_OSPEEDER_OSPEEDR0_Pos       (0U)
  #define GPIO_OSPEEDER_OSPEEDR0_Msk       (0x3UL << GPIO_OSPEEDER_OSPEEDR0_Pos)  /*!< 0x00000003 */
  #define GPIO_OSPEEDER_OSPEEDR0           GPIO_OSPEEDER_OSPEEDR0_Msk
  #define GPIO_OSPEEDER_OSPEEDR0_0         (0x1UL << GPIO_OSPEEDER_OSPEEDR0_Pos)  /*!< 0x00000001 */
  #define GPIO_OSPEEDER_OSPEEDR0_1         (0x2UL << GPIO_OSPEEDER_OSPEEDR0_Pos)  /*!< 0x00000002 */
  #define GPIO_OSPEEDER_OSPEEDR1_Pos       (2U)
  #define GPIO_OSPEEDER_OSPEEDR1_Msk       (0x3UL << GPIO_OSPEEDER_OSPEEDR1_Pos)  /*!< 0x0000000C */
  #define GPIO_OSPEEDER_OSPEEDR1           GPIO_OSPEEDER_OSPEEDR1_Msk
  #define GPIO_OSPEEDER_OSPEEDR1_0         (0x1UL << GPIO_OSPEEDER_OSPEEDR1_Pos)  /*!< 0x00000004 */
  #define GPIO_OSPEEDER_OSPEEDR1_1         (0x2UL << GPIO_OSPEEDER_OSPEEDR1_Pos)  /*!< 0x00000008 */
  #define GPIO_OSPEEDER_OSPEEDR2_Pos       (4U)
  #define GPIO_OSPEEDER_OSPEEDR2_Msk       (0x3UL << GPIO_OSPEEDER_OSPEEDR2_Pos)  /*!< 0x00000030 */
  #define GPIO_OSPEEDER_OSPEEDR2           GPIO_OSPEEDER_OSPEEDR2_Msk
  #define GPIO_OSPEEDER_OSPEEDR2_0         (0x1UL << GPIO_OSPEEDER_OSPEEDR2_Pos)  /*!< 0x00000010 */
  #define GPIO_OSPEEDER_OSPEEDR2_1         (0x2UL << GPIO_OSPEEDER_OSPEEDR2_Pos)  /*!< 0x00000020 */
  #define GPIO_OSPEEDER_OSPEEDR3_Pos       (6U)
  #define GPIO_OSPEEDER_OSPEEDR3_Msk       (0x3UL << GPIO_OSPEEDER_OSPEEDR3_Pos)  /*!< 0x000000C0 */
  #define GPIO_OSPEEDER_OSPEEDR3           GPIO_OSPEEDER_OSPEEDR3_Msk
  #define GPIO_OSPEEDER_OSPEEDR3_0         (0x1UL << GPIO_OSPEEDER_OSPEEDR3_Pos)  /*!< 0x00000040 */
  #define GPIO_OSPEEDER_OSPEEDR3_1         (0x2UL << GPIO_OSPEEDER_OSPEEDR3_Pos)  /*!< 0x00000080 */
  #define GPIO_OSPEEDER_OSPEEDR4_Pos       (8U)
  #define GPIO_OSPEEDER_OSPEEDR4_Msk       (0x3UL << GPIO_OSPEEDER_OSPEEDR4_Pos)  /*!< 0x00000300 */
  #define GPIO_OSPEEDER_OSPEEDR4           GPIO_OSPEEDER_OSPEEDR4_Msk
  #define GPIO_OSPEEDER_OSPEEDR4_0         (0x1UL << GPIO_OSPEEDER_OSPEEDR4_Pos)  /*!< 0x00000100 */
  #define GPIO_OSPEEDER_OSPEEDR4_1         (0x2UL << GPIO_OSPEEDER_OSPEEDR4_Pos)  /*!< 0x00000200 */
  #define GPIO_OSPEEDER_OSPEEDR5_Pos       (10U)
  #define GPIO_OSPEEDER_OSPEEDR5_Msk       (0x3UL << GPIO_OSPEEDER_OSPEEDR5_Pos)  /*!< 0x00000C00 */
  #define GPIO_OSPEEDER_OSPEEDR5           GPIO_OSPEEDER_OSPEEDR5_Msk
  #define GPIO_OSPEEDER_OSPEEDR5_0         (0x1UL << GPIO_OSPEEDER_OSPEEDR5_Pos)  /*!< 0x00000400 */
  #define GPIO_OSPEEDER_OSPEEDR5_1         (0x2UL << GPIO_OSPEEDER_OSPEEDR5_Pos)  /*!< 0x00000800 */
  #define GPIO_OSPEEDER_OSPEEDR6_Pos       (12U)
  #define GPIO_OSPEEDER_OSPEEDR6_Msk       (0x3UL << GPIO_OSPEEDER_OSPEEDR6_Pos)  /*!< 0x00003000 */
  #define GPIO_OSPEEDER_OSPEEDR6           GPIO_OSPEEDER_OSPEEDR6_Msk
  #define GPIO_OSPEEDER_OSPEEDR6_0         (0x1UL << GPIO_OSPEEDER_OSPEEDR6_Pos)  /*!< 0x00001000 */
  #define GPIO_OSPEEDER_OSPEEDR6_1         (0x2UL << GPIO_OSPEEDER_OSPEEDR6_Pos)  /*!< 0x00002000 */
  #define GPIO_OSPEEDER_OSPEEDR7_Pos       (14U)
  #define GPIO_OSPEEDER_OSPEEDR7_Msk       (0x3UL << GPIO_OSPEEDER_OSPEEDR7_Pos)  /*!< 0x0000C000 */
  #define GPIO_OSPEEDER_OSPEEDR7           GPIO_OSPEEDER_OSPEEDR7_Msk
  #define GPIO_OSPEEDER_OSPEEDR7_0         (0x1UL << GPIO_OSPEEDER_OSPEEDR7_Pos)  /*!< 0x00004000 */
  #define GPIO_OSPEEDER_OSPEEDR7_1         (0x2UL << GPIO_OSPEEDER_OSPEEDR7_Pos)  /*!< 0x00008000 */
  #define GPIO_OSPEEDER_OSPEEDR8_Pos       (16U)
  #define GPIO_OSPEEDER_OSPEEDR8_Msk       (0x3UL << GPIO_OSPEEDER_OSPEEDR8_Pos)  /*!< 0x00030000 */
  #define GPIO_OSPEEDER_OSPEEDR8           GPIO_OSPEEDER_OSPEEDR8_Msk
  #define GPIO_OSPEEDER_OSPEEDR8_0         (0x1UL << GPIO_OSPEEDER_OSPEEDR8_Pos)  /*!< 0x00010000 */
  #define GPIO_OSPEEDER_OSPEEDR8_1         (0x2UL << GPIO_OSPEEDER_OSPEEDR8_Pos)  /*!< 0x00020000 */
  #define GPIO_OSPEEDER_OSPEEDR9_Pos       (18U)
  #define GPIO_OSPEEDER_OSPEEDR9_Msk       (0x3UL << GPIO_OSPEEDER_OSPEEDR9_Pos)  /*!< 0x000C0000 */
  #define GPIO_OSPEEDER_OSPEEDR9           GPIO_OSPEEDER_OSPEEDR9_Msk
  #define GPIO_OSPEEDER_OSPEEDR9_0         (0x1UL << GPIO_OSPEEDER_OSPEEDR9_Pos)  /*!< 0x00040000 */
  #define GPIO_OSPEEDER_OSPEEDR9_1         (0x2UL << GPIO_OSPEEDER_OSPEEDR9_Pos)  /*!< 0x00080000 */
  #define GPIO_OSPEEDER_OSPEEDR10_Pos      (20U)
  #define GPIO_OSPEEDER_OSPEEDR10_Msk      (0x3UL << GPIO_OSPEEDER_OSPEEDR10_Pos) /*!< 0x00300000 */
  #define GPIO_OSPEEDER_OSPEEDR10          GPIO_OSPEEDER_OSPEEDR10_Msk
  #define GPIO_OSPEEDER_OSPEEDR10_0        (0x1UL << GPIO_OSPEEDER_OSPEEDR10_Pos) /*!< 0x00100000 */
  #define GPIO_OSPEEDER_OSPEEDR10_1        (0x2UL << GPIO_OSPEEDER_OSPEEDR10_Pos) /*!< 0x00200000 */
  #define GPIO_OSPEEDER_OSPEEDR11_Pos      (22U)
  #define GPIO_OSPEEDER_OSPEEDR11_Msk      (0x3UL << GPIO_OSPEEDER_OSPEEDR11_Pos) /*!< 0x00C00000 */
  #define GPIO_OSPEEDER_OSPEEDR11          GPIO_OSPEEDER_OSPEEDR11_Msk
  #define GPIO_OSPEEDER_OSPEEDR11_0        (0x1UL << GPIO_OSPEEDER_OSPEEDR11_Pos) /*!< 0x00400000 */
  #define GPIO_OSPEEDER_OSPEEDR11_1        (0x2UL << GPIO_OSPEEDER_OSPEEDR11_Pos) /*!< 0x00800000 */
  #define GPIO_OSPEEDER_OSPEEDR12_Pos      (24U)
  #define GPIO_OSPEEDER_OSPEEDR12_Msk      (0x3UL << GPIO_OSPEEDER_OSPEEDR12_Pos) /*!< 0x03000000 */
  #define GPIO_OSPEEDER_OSPEEDR12          GPIO_OSPEEDER_OSPEEDR12_Msk
  #define GPIO_OSPEEDER_OSPEEDR12_0        (0x1UL << GPIO_OSPEEDER_OSPEEDR12_Pos) /*!< 0x01000000 */
  #define GPIO_OSPEEDER_OSPEEDR12_1        (0x2UL << GPIO_OSPEEDER_OSPEEDR12_Pos) /*!< 0x02000000 */
  #define GPIO_OSPEEDER_OSPEEDR13_Pos      (26U)
  #define GPIO_OSPEEDER_OSPEEDR13_Msk      (0x3UL << GPIO_OSPEEDER_OSPEEDR13_Pos) /*!< 0x0C000000 */
  #define GPIO_OSPEEDER_OSPEEDR13          GPIO_OSPEEDER_OSPEEDR13_Msk
  #define GPIO_OSPEEDER_OSPEEDR13_0        (0x1UL << GPIO_OSPEEDER_OSPEEDR13_Pos) /*!< 0x04000000 */
  #define GPIO_OSPEEDER_OSPEEDR13_1        (0x2UL << GPIO_OSPEEDER_OSPEEDR13_Pos) /*!< 0x08000000 */
  #define GPIO_OSPEEDER_OSPEEDR14_Pos      (28U)
  #define GPIO_OSPEEDER_OSPEEDR14_Msk      (0x3UL << GPIO_OSPEEDER_OSPEEDR14_Pos) /*!< 0x30000000 */
  #define GPIO_OSPEEDER_OSPEEDR14          GPIO_OSPEEDER_OSPEEDR14_Msk
  #define GPIO_OSPEEDER_OSPEEDR14_0        (0x1UL << GPIO_OSPEEDER_OSPEEDR14_Pos) /*!< 0x10000000 */
  #define GPIO_OSPEEDER_OSPEEDR14_1        (0x2UL << GPIO_OSPEEDER_OSPEEDR14_Pos) /*!< 0x20000000 */
  #define GPIO_OSPEEDER_OSPEEDR15_Pos      (30U)
  #define GPIO_OSPEEDER_OSPEEDR15_Msk      (0x3UL << GPIO_OSPEEDER_OSPEEDR15_Pos) /*!< 0xC0000000 */
  #define GPIO_OSPEEDER_OSPEEDR15          GPIO_OSPEEDER_OSPEEDR15_Msk
  #define GPIO_OSPEEDER_OSPEEDR15_0        (0x1UL << GPIO_OSPEEDER_OSPEEDR15_Pos) /*!< 0x40000000 */
  #define GPIO_OSPEEDER_OSPEEDR15_1        (0x2UL << GPIO_OSPEEDER_OSPEEDR15_Pos) /*!< 0x80000000 */
  
  /*******************  Bit definition for GPIO_PUPDR register ******************/
  #define GPIO_PUPDR_PUPDR0_Pos            (0U)
  #define GPIO_PUPDR_PUPDR0_Msk            (0x3UL << GPIO_PUPDR_PUPDR0_Pos)       /*!< 0x00000003 */
  #define GPIO_PUPDR_PUPDR0                GPIO_PUPDR_PUPDR0_Msk
  #define GPIO_PUPDR_PUPDR0_0              (0x1UL << GPIO_PUPDR_PUPDR0_Pos)       /*!< 0x00000001 */
  #define GPIO_PUPDR_PUPDR0_1              (0x2UL << GPIO_PUPDR_PUPDR0_Pos)       /*!< 0x00000002 */
  #define GPIO_PUPDR_PUPDR1_Pos            (2U)
  #define GPIO_PUPDR_PUPDR1_Msk            (0x3UL << GPIO_PUPDR_PUPDR1_Pos)       /*!< 0x0000000C */
  #define GPIO_PUPDR_PUPDR1                GPIO_PUPDR_PUPDR1_Msk
  #define GPIO_PUPDR_PUPDR1_0              (0x1UL << GPIO_PUPDR_PUPDR1_Pos)       /*!< 0x00000004 */
  #define GPIO_PUPDR_PUPDR1_1              (0x2UL << GPIO_PUPDR_PUPDR1_Pos)       /*!< 0x00000008 */
  #define GPIO_PUPDR_PUPDR2_Pos            (4U)
  #define GPIO_PUPDR_PUPDR2_Msk            (0x3UL << GPIO_PUPDR_PUPDR2_Pos)       /*!< 0x00000030 */
  #define GPIO_PUPDR_PUPDR2                GPIO_PUPDR_PUPDR2_Msk
  #define GPIO_PUPDR_PUPDR2_0              (0x1UL << GPIO_PUPDR_PUPDR2_Pos)       /*!< 0x00000010 */
  #define GPIO_PUPDR_PUPDR2_1              (0x2UL << GPIO_PUPDR_PUPDR2_Pos)       /*!< 0x00000020 */
  #define GPIO_PUPDR_PUPDR3_Pos            (6U)
  #define GPIO_PUPDR_PUPDR3_Msk            (0x3UL << GPIO_PUPDR_PUPDR3_Pos)       /*!< 0x000000C0 */
  #define GPIO_PUPDR_PUPDR3                GPIO_PUPDR_PUPDR3_Msk
  #define GPIO_PUPDR_PUPDR3_0              (0x1UL << GPIO_PUPDR_PUPDR3_Pos)       /*!< 0x00000040 */
  #define GPIO_PUPDR_PUPDR3_1              (0x2UL << GPIO_PUPDR_PUPDR3_Pos)       /*!< 0x00000080 */
  #define GPIO_PUPDR_PUPDR4_Pos            (8U)
  #define GPIO_PUPDR_PUPDR4_Msk            (0x3UL << GPIO_PUPDR_PUPDR4_Pos)       /*!< 0x00000300 */
  #define GPIO_PUPDR_PUPDR4                GPIO_PUPDR_PUPDR4_Msk
  #define GPIO_PUPDR_PUPDR4_0              (0x1UL << GPIO_PUPDR_PUPDR4_Pos)       /*!< 0x00000100 */
  #define GPIO_PUPDR_PUPDR4_1              (0x2UL << GPIO_PUPDR_PUPDR4_Pos)       /*!< 0x00000200 */
  #define GPIO_PUPDR_PUPDR5_Pos            (10U)
  #define GPIO_PUPDR_PUPDR5_Msk            (0x3UL << GPIO_PUPDR_PUPDR5_Pos)       /*!< 0x00000C00 */
  #define GPIO_PUPDR_PUPDR5                GPIO_PUPDR_PUPDR5_Msk
  #define GPIO_PUPDR_PUPDR5_0              (0x1UL << GPIO_PUPDR_PUPDR5_Pos)       /*!< 0x00000400 */
  #define GPIO_PUPDR_PUPDR5_1              (0x2UL << GPIO_PUPDR_PUPDR5_Pos)       /*!< 0x00000800 */
  #define GPIO_PUPDR_PUPDR6_Pos            (12U)
  #define GPIO_PUPDR_PUPDR6_Msk            (0x3UL << GPIO_PUPDR_PUPDR6_Pos)       /*!< 0x00003000 */
  #define GPIO_PUPDR_PUPDR6                GPIO_PUPDR_PUPDR6_Msk
  #define GPIO_PUPDR_PUPDR6_0              (0x1UL << GPIO_PUPDR_PUPDR6_Pos)       /*!< 0x00001000 */
  #define GPIO_PUPDR_PUPDR6_1              (0x2UL << GPIO_PUPDR_PUPDR6_Pos)       /*!< 0x00002000 */
  #define GPIO_PUPDR_PUPDR7_Pos            (14U)
  #define GPIO_PUPDR_PUPDR7_Msk            (0x3UL << GPIO_PUPDR_PUPDR7_Pos)       /*!< 0x0000C000 */
  #define GPIO_PUPDR_PUPDR7                GPIO_PUPDR_PUPDR7_Msk
  #define GPIO_PUPDR_PUPDR7_0              (0x1UL << GPIO_PUPDR_PUPDR7_Pos)       /*!< 0x00004000 */
  #define GPIO_PUPDR_PUPDR7_1              (0x2UL << GPIO_PUPDR_PUPDR7_Pos)       /*!< 0x00008000 */
  #define GPIO_PUPDR_PUPDR8_Pos            (16U)
  #define GPIO_PUPDR_PUPDR8_Msk            (0x3UL << GPIO_PUPDR_PUPDR8_Pos)       /*!< 0x00030000 */
  #define GPIO_PUPDR_PUPDR8                GPIO_PUPDR_PUPDR8_Msk
  #define GPIO_PUPDR_PUPDR8_0              (0x1UL << GPIO_PUPDR_PUPDR8_Pos)       /*!< 0x00010000 */
  #define GPIO_PUPDR_PUPDR8_1              (0x2UL << GPIO_PUPDR_PUPDR8_Pos)       /*!< 0x00020000 */
  #define GPIO_PUPDR_PUPDR9_Pos            (18U)
  #define GPIO_PUPDR_PUPDR9_Msk            (0x3UL << GPIO_PUPDR_PUPDR9_Pos)       /*!< 0x000C0000 */
  #define GPIO_PUPDR_PUPDR9                GPIO_PUPDR_PUPDR9_Msk
  #define GPIO_PUPDR_PUPDR9_0              (0x1UL << GPIO_PUPDR_PUPDR9_Pos)       /*!< 0x00040000 */
  #define GPIO_PUPDR_PUPDR9_1              (0x2UL << GPIO_PUPDR_PUPDR9_Pos)       /*!< 0x00080000 */
  #define GPIO_PUPDR_PUPDR10_Pos           (20U)
  #define GPIO_PUPDR_PUPDR10_Msk           (0x3UL << GPIO_PUPDR_PUPDR10_Pos)      /*!< 0x00300000 */
  #define GPIO_PUPDR_PUPDR10               GPIO_PUPDR_PUPDR10_Msk
  #define GPIO_PUPDR_PUPDR10_0             (0x1UL << GPIO_PUPDR_PUPDR10_Pos)      /*!< 0x00100000 */
  #define GPIO_PUPDR_PUPDR10_1             (0x2UL << GPIO_PUPDR_PUPDR10_Pos)      /*!< 0x00200000 */
  #define GPIO_PUPDR_PUPDR11_Pos           (22U)
  #define GPIO_PUPDR_PUPDR11_Msk           (0x3UL << GPIO_PUPDR_PUPDR11_Pos)      /*!< 0x00C00000 */
  #define GPIO_PUPDR_PUPDR11               GPIO_PUPDR_PUPDR11_Msk
  #define GPIO_PUPDR_PUPDR11_0             (0x1UL << GPIO_PUPDR_PUPDR11_Pos)      /*!< 0x00400000 */
  #define GPIO_PUPDR_PUPDR11_1             (0x2UL << GPIO_PUPDR_PUPDR11_Pos)      /*!< 0x00800000 */
  #define GPIO_PUPDR_PUPDR12_Pos           (24U)
  #define GPIO_PUPDR_PUPDR12_Msk           (0x3UL << GPIO_PUPDR_PUPDR12_Pos)      /*!< 0x03000000 */
  #define GPIO_PUPDR_PUPDR12               GPIO_PUPDR_PUPDR12_Msk
  #define GPIO_PUPDR_PUPDR12_0             (0x1UL << GPIO_PUPDR_PUPDR12_Pos)      /*!< 0x01000000 */
  #define GPIO_PUPDR_PUPDR12_1             (0x2UL << GPIO_PUPDR_PUPDR12_Pos)      /*!< 0x02000000 */
  #define GPIO_PUPDR_PUPDR13_Pos           (26U)
  #define GPIO_PUPDR_PUPDR13_Msk           (0x3UL << GPIO_PUPDR_PUPDR13_Pos)      /*!< 0x0C000000 */
  #define GPIO_PUPDR_PUPDR13               GPIO_PUPDR_PUPDR13_Msk
  #define GPIO_PUPDR_PUPDR13_0             (0x1UL << GPIO_PUPDR_PUPDR13_Pos)      /*!< 0x04000000 */
  #define GPIO_PUPDR_PUPDR13_1             (0x2UL << GPIO_PUPDR_PUPDR13_Pos)      /*!< 0x08000000 */
  #define GPIO_PUPDR_PUPDR14_Pos           (28U)
  #define GPIO_PUPDR_PUPDR14_Msk           (0x3UL << GPIO_PUPDR_PUPDR14_Pos)      /*!< 0x30000000 */
  #define GPIO_PUPDR_PUPDR14               GPIO_PUPDR_PUPDR14_Msk
  #define GPIO_PUPDR_PUPDR14_0             (0x1UL << GPIO_PUPDR_PUPDR14_Pos)      /*!< 0x10000000 */
  #define GPIO_PUPDR_PUPDR14_1             (0x2UL << GPIO_PUPDR_PUPDR14_Pos)      /*!< 0x20000000 */
  #define GPIO_PUPDR_PUPDR15_Pos           (30U)
  #define GPIO_PUPDR_PUPDR15_Msk           (0x3UL << GPIO_PUPDR_PUPDR15_Pos)      /*!< 0xC0000000 */
  #define GPIO_PUPDR_PUPDR15               GPIO_PUPDR_PUPDR15_Msk
  #define GPIO_PUPDR_PUPDR15_0             (0x1UL << GPIO_PUPDR_PUPDR15_Pos)      /*!< 0x40000000 */
  #define GPIO_PUPDR_PUPDR15_1             (0x2UL << GPIO_PUPDR_PUPDR15_Pos)      /*!< 0x80000000 */
  
  /*******************  Bit definition for GPIO_IDR register  *******************/
  #define GPIO_IDR_0                       (0x00000001U)
  #define GPIO_IDR_1                       (0x00000002U)
  #define GPIO_IDR_2                       (0x00000004U)
  #define GPIO_IDR_3                       (0x00000008U)
  #define GPIO_IDR_4                       (0x00000010U)
  #define GPIO_IDR_5                       (0x00000020U)
  #define GPIO_IDR_6                       (0x00000040U)
  #define GPIO_IDR_7                       (0x00000080U)
  #define GPIO_IDR_8                       (0x00000100U)
  #define GPIO_IDR_9                       (0x00000200U)
  #define GPIO_IDR_10                      (0x00000400U)
  #define GPIO_IDR_11                      (0x00000800U)
  #define GPIO_IDR_12                      (0x00001000U)
  #define GPIO_IDR_13                      (0x00002000U)
  #define GPIO_IDR_14                      (0x00004000U)
  #define GPIO_IDR_15                      (0x00008000U)
  
  /******************  Bit definition for GPIO_ODR register  ********************/
  #define GPIO_ODR_0                       (0x00000001U)
  #define GPIO_ODR_1                       (0x00000002U)
  #define GPIO_ODR_2                       (0x00000004U)
  #define GPIO_ODR_3                       (0x00000008U)
  #define GPIO_ODR_4                       (0x00000010U)
  #define GPIO_ODR_5                       (0x00000020U)
  #define GPIO_ODR_6                       (0x00000040U)
  #define GPIO_ODR_7                       (0x00000080U)
  #define GPIO_ODR_8                       (0x00000100U)
  #define GPIO_ODR_9                       (0x00000200U)
  #define GPIO_ODR_10                      (0x00000400U)
  #define GPIO_ODR_11                      (0x00000800U)
  #define GPIO_ODR_12                      (0x00001000U)
  #define GPIO_ODR_13                      (0x00002000U)
  #define GPIO_ODR_14                      (0x00004000U)
  #define GPIO_ODR_15                      (0x00008000U)
  
  /****************** Bit definition for GPIO_BSRR register  ********************/
  #define GPIO_BSRR_BS_0                   (0x00000001U)
  #define GPIO_BSRR_BS_1                   (0x00000002U)
  #define GPIO_BSRR_BS_2                   (0x00000004U)
  #define GPIO_BSRR_BS_3                   (0x00000008U)
  #define GPIO_BSRR_BS_4                   (0x00000010U)
  #define GPIO_BSRR_BS_5                   (0x00000020U)
  #define GPIO_BSRR_BS_6                   (0x00000040U)
  #define GPIO_BSRR_BS_7                   (0x00000080U)
  #define GPIO_BSRR_BS_8                   (0x00000100U)
  #define GPIO_BSRR_BS_9                   (0x00000200U)
  #define GPIO_BSRR_BS_10                  (0x00000400U)
  #define GPIO_BSRR_BS_11                  (0x00000800U)
  #define GPIO_BSRR_BS_12                  (0x00001000U)
  #define GPIO_BSRR_BS_13                  (0x00002000U)
  #define GPIO_BSRR_BS_14                  (0x00004000U)
  #define GPIO_BSRR_BS_15                  (0x00008000U)
  #define GPIO_BSRR_BR_0                   (0x00010000U)
  #define GPIO_BSRR_BR_1                   (0x00020000U)
  #define GPIO_BSRR_BR_2                   (0x00040000U)
  #define GPIO_BSRR_BR_3                   (0x00080000U)
  #define GPIO_BSRR_BR_4                   (0x00100000U)
  #define GPIO_BSRR_BR_5                   (0x00200000U)
  #define GPIO_BSRR_BR_6                   (0x00400000U)
  #define GPIO_BSRR_BR_7                   (0x00800000U)
  #define GPIO_BSRR_BR_8                   (0x01000000U)
  #define GPIO_BSRR_BR_9                   (0x02000000U)
  #define GPIO_BSRR_BR_10                  (0x04000000U)
  #define GPIO_BSRR_BR_11                  (0x08000000U)
  #define GPIO_BSRR_BR_12                  (0x10000000U)
  #define GPIO_BSRR_BR_13                  (0x20000000U)
  #define GPIO_BSRR_BR_14                  (0x40000000U)
  #define GPIO_BSRR_BR_15                  (0x80000000U)
  
  /****************** Bit definition for GPIO_LCKR register  ********************/
  #define GPIO_LCKR_LCK0_Pos               (0U)
  #define GPIO_LCKR_LCK0_Msk               (0x1UL << GPIO_LCKR_LCK0_Pos)          /*!< 0x00000001 */
  #define GPIO_LCKR_LCK0                   GPIO_LCKR_LCK0_Msk
  #define GPIO_LCKR_LCK1_Pos               (1U)
  #define GPIO_LCKR_LCK1_Msk               (0x1UL << GPIO_LCKR_LCK1_Pos)          /*!< 0x00000002 */
  #define GPIO_LCKR_LCK1                   GPIO_LCKR_LCK1_Msk
  #define GPIO_LCKR_LCK2_Pos               (2U)
  #define GPIO_LCKR_LCK2_Msk               (0x1UL << GPIO_LCKR_LCK2_Pos)          /*!< 0x00000004 */
  #define GPIO_LCKR_LCK2                   GPIO_LCKR_LCK2_Msk
  #define GPIO_LCKR_LCK3_Pos               (3U)
  #define GPIO_LCKR_LCK3_Msk               (0x1UL << GPIO_LCKR_LCK3_Pos)          /*!< 0x00000008 */
  #define GPIO_LCKR_LCK3                   GPIO_LCKR_LCK3_Msk
  #define GPIO_LCKR_LCK4_Pos               (4U)
  #define GPIO_LCKR_LCK4_Msk               (0x1UL << GPIO_LCKR_LCK4_Pos)          /*!< 0x00000010 */
  #define GPIO_LCKR_LCK4                   GPIO_LCKR_LCK4_Msk
  #define GPIO_LCKR_LCK5_Pos               (5U)
  #define GPIO_LCKR_LCK5_Msk               (0x1UL << GPIO_LCKR_LCK5_Pos)          /*!< 0x00000020 */
  #define GPIO_LCKR_LCK5                   GPIO_LCKR_LCK5_Msk
  #define GPIO_LCKR_LCK6_Pos               (6U)
  #define GPIO_LCKR_LCK6_Msk               (0x1UL << GPIO_LCKR_LCK6_Pos)          /*!< 0x00000040 */
  #define GPIO_LCKR_LCK6                   GPIO_LCKR_LCK6_Msk
  #define GPIO_LCKR_LCK7_Pos               (7U)
  #define GPIO_LCKR_LCK7_Msk               (0x1UL << GPIO_LCKR_LCK7_Pos)          /*!< 0x00000080 */
  #define GPIO_LCKR_LCK7                   GPIO_LCKR_LCK7_Msk
  #define GPIO_LCKR_LCK8_Pos               (8U)
  #define GPIO_LCKR_LCK8_Msk               (0x1UL << GPIO_LCKR_LCK8_Pos)          /*!< 0x00000100 */
  #define GPIO_LCKR_LCK8                   GPIO_LCKR_LCK8_Msk
  #define GPIO_LCKR_LCK9_Pos               (9U)
  #define GPIO_LCKR_LCK9_Msk               (0x1UL << GPIO_LCKR_LCK9_Pos)          /*!< 0x00000200 */
  #define GPIO_LCKR_LCK9                   GPIO_LCKR_LCK9_Msk
  #define GPIO_LCKR_LCK10_Pos              (10U)
  #define GPIO_LCKR_LCK10_Msk              (0x1UL << GPIO_LCKR_LCK10_Pos)         /*!< 0x00000400 */
  #define GPIO_LCKR_LCK10                  GPIO_LCKR_LCK10_Msk
  #define GPIO_LCKR_LCK11_Pos              (11U)
  #define GPIO_LCKR_LCK11_Msk              (0x1UL << GPIO_LCKR_LCK11_Pos)         /*!< 0x00000800 */
  #define GPIO_LCKR_LCK11                  GPIO_LCKR_LCK11_Msk
  #define GPIO_LCKR_LCK12_Pos              (12U)
  #define GPIO_LCKR_LCK12_Msk              (0x1UL << GPIO_LCKR_LCK12_Pos)         /*!< 0x00001000 */
  #define GPIO_LCKR_LCK12                  GPIO_LCKR_LCK12_Msk
  #define GPIO_LCKR_LCK13_Pos              (13U)
  #define GPIO_LCKR_LCK13_Msk              (0x1UL << GPIO_LCKR_LCK13_Pos)         /*!< 0x00002000 */
  #define GPIO_LCKR_LCK13                  GPIO_LCKR_LCK13_Msk
  #define GPIO_LCKR_LCK14_Pos              (14U)
  #define GPIO_LCKR_LCK14_Msk              (0x1UL << GPIO_LCKR_LCK14_Pos)         /*!< 0x00004000 */
  #define GPIO_LCKR_LCK14                  GPIO_LCKR_LCK14_Msk
  #define GPIO_LCKR_LCK15_Pos              (15U)
  #define GPIO_LCKR_LCK15_Msk              (0x1UL << GPIO_LCKR_LCK15_Pos)         /*!< 0x00008000 */
  #define GPIO_LCKR_LCK15                  GPIO_LCKR_LCK15_Msk
  #define GPIO_LCKR_LCKK_Pos               (16U)
  #define GPIO_LCKR_LCKK_Msk               (0x1UL << GPIO_LCKR_LCKK_Pos)          /*!< 0x00010000 */
  #define GPIO_LCKR_LCKK                   GPIO_LCKR_LCKK_Msk
  
  /****************** Bit definition for GPIO_AFRL register  ********************/
  #define GPIO_AFRL_AFRL0_Pos              (0U)
  #define GPIO_AFRL_AFRL0_Msk              (0xFUL << GPIO_AFRL_AFRL0_Pos)         /*!< 0x0000000F */
  #define GPIO_AFRL_AFRL0                  GPIO_AFRL_AFRL0_Msk
  #define GPIO_AFRL_AFRL1_Pos              (4U)
  #define GPIO_AFRL_AFRL1_Msk              (0xFUL << GPIO_AFRL_AFRL1_Pos)         /*!< 0x000000F0 */
  #define GPIO_AFRL_AFRL1                  GPIO_AFRL_AFRL1_Msk
  #define GPIO_AFRL_AFRL2_Pos              (8U)
  #define GPIO_AFRL_AFRL2_Msk              (0xFUL << GPIO_AFRL_AFRL2_Pos)         /*!< 0x00000F00 */
  #define GPIO_AFRL_AFRL2                  GPIO_AFRL_AFRL2_Msk
  #define GPIO_AFRL_AFRL3_Pos              (12U)
  #define GPIO_AFRL_AFRL3_Msk              (0xFUL << GPIO_AFRL_AFRL3_Pos)         /*!< 0x0000F000 */
  #define GPIO_AFRL_AFRL3                  GPIO_AFRL_AFRL3_Msk
  #define GPIO_AFRL_AFRL4_Pos              (16U)
  #define GPIO_AFRL_AFRL4_Msk              (0xFUL << GPIO_AFRL_AFRL4_Pos)         /*!< 0x000F0000 */
  #define GPIO_AFRL_AFRL4                  GPIO_AFRL_AFRL4_Msk
  #define GPIO_AFRL_AFRL5_Pos              (20U)
  #define GPIO_AFRL_AFRL5_Msk              (0xFUL << GPIO_AFRL_AFRL5_Pos)         /*!< 0x00F00000 */
  #define GPIO_AFRL_AFRL5                  GPIO_AFRL_AFRL5_Msk
  #define GPIO_AFRL_AFRL6_Pos              (24U)
  #define GPIO_AFRL_AFRL6_Msk              (0xFUL << GPIO_AFRL_AFRL6_Pos)         /*!< 0x0F000000 */
  #define GPIO_AFRL_AFRL6                  GPIO_AFRL_AFRL6_Msk
  #define GPIO_AFRL_AFRL7_Pos              (28U)
  #define GPIO_AFRL_AFRL7_Msk              (0xFUL << GPIO_AFRL_AFRL7_Pos)         /*!< 0xF0000000 */
  #define GPIO_AFRL_AFRL7                  GPIO_AFRL_AFRL7_Msk
  
  /****************** Bit definition for GPIO_AFRH register  ********************/
  #define GPIO_AFRH_AFRH0_Pos              (0U)
  #define GPIO_AFRH_AFRH0_Msk              (0xFUL << GPIO_AFRH_AFRH0_Pos)         /*!< 0x0000000F */
  #define GPIO_AFRH_AFRH0                  GPIO_AFRH_AFRH0_Msk
  #define GPIO_AFRH_AFRH1_Pos              (4U)
  #define GPIO_AFRH_AFRH1_Msk              (0xFUL << GPIO_AFRH_AFRH1_Pos)         /*!< 0x000000F0 */
  #define GPIO_AFRH_AFRH1                  GPIO_AFRH_AFRH1_Msk
  #define GPIO_AFRH_AFRH2_Pos              (8U)
  #define GPIO_AFRH_AFRH2_Msk              (0xFUL << GPIO_AFRH_AFRH2_Pos)         /*!< 0x00000F00 */
  #define GPIO_AFRH_AFRH2                  GPIO_AFRH_AFRH2_Msk
  #define GPIO_AFRH_AFRH3_Pos              (12U)
  #define GPIO_AFRH_AFRH3_Msk              (0xFUL << GPIO_AFRH_AFRH3_Pos)         /*!< 0x0000F000 */
  #define GPIO_AFRH_AFRH3                  GPIO_AFRH_AFRH3_Msk
  #define GPIO_AFRH_AFRH4_Pos              (16U)
  #define GPIO_AFRH_AFRH4_Msk              (0xFUL << GPIO_AFRH_AFRH4_Pos)         /*!< 0x000F0000 */
  #define GPIO_AFRH_AFRH4                  GPIO_AFRH_AFRH4_Msk
  #define GPIO_AFRH_AFRH5_Pos              (20U)
  #define GPIO_AFRH_AFRH5_Msk              (0xFUL << GPIO_AFRH_AFRH5_Pos)         /*!< 0x00F00000 */
  #define GPIO_AFRH_AFRH5                  GPIO_AFRH_AFRH5_Msk
  #define GPIO_AFRH_AFRH6_Pos              (24U)
  #define GPIO_AFRH_AFRH6_Msk              (0xFUL << GPIO_AFRH_AFRH6_Pos)         /*!< 0x0F000000 */
  #define GPIO_AFRH_AFRH6                  GPIO_AFRH_AFRH6_Msk
  #define GPIO_AFRH_AFRH7_Pos              (28U)
  #define GPIO_AFRH_AFRH7_Msk              (0xFUL << GPIO_AFRH_AFRH7_Pos)         /*!< 0xF0000000 */
  #define GPIO_AFRH_AFRH7                  GPIO_AFRH_AFRH7_Msk
  
  /****************** Bit definition for GPIO_BRR register  *********************/
  #define GPIO_BRR_BR_0                    (0x00000001U)
  #define GPIO_BRR_BR_1                    (0x00000002U)
  #define GPIO_BRR_BR_2                    (0x00000004U)
  #define GPIO_BRR_BR_3                    (0x00000008U)
  #define GPIO_BRR_BR_4                    (0x00000010U)
  #define GPIO_BRR_BR_5                    (0x00000020U)
  #define GPIO_BRR_BR_6                    (0x00000040U)
  #define GPIO_BRR_BR_7                    (0x00000080U)
  #define GPIO_BRR_BR_8                    (0x00000100U)
  #define GPIO_BRR_BR_9                    (0x00000200U)
  #define GPIO_BRR_BR_10                   (0x00000400U)
  #define GPIO_BRR_BR_11                   (0x00000800U)
  #define GPIO_BRR_BR_12                   (0x00001000U)
  #define GPIO_BRR_BR_13                   (0x00002000U)
  #define GPIO_BRR_BR_14                   (0x00004000U)
  #define GPIO_BRR_BR_15                   (0x00008000U)
  
  /******************************************************************************/
  /*                                                                            */
  /*                      Inter-integrated Circuit Interface (I2C)              */
  /*                                                                            */
  /******************************************************************************/
  /*******************  Bit definition for I2C_CR1 register  *******************/
  #define I2C_CR1_PE_Pos               (0U)
  #define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                  /*!< 0x00000001 */
  #define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable */
  #define I2C_CR1_TXIE_Pos             (1U)
  #define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)                /*!< 0x00000002 */
  #define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable */
  #define I2C_CR1_RXIE_Pos             (2U)
  #define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)                /*!< 0x00000004 */
  #define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable */
  #define I2C_CR1_ADDRIE_Pos           (3U)
  #define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)              /*!< 0x00000008 */
  #define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable */
  #define I2C_CR1_NACKIE_Pos           (4U)
  #define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)              /*!< 0x00000010 */
  #define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable */
  #define I2C_CR1_STOPIE_Pos           (5U)
  #define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)              /*!< 0x00000020 */
  #define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable */
  #define I2C_CR1_TCIE_Pos             (6U)
  #define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)                /*!< 0x00000040 */
  #define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable */
  #define I2C_CR1_ERRIE_Pos            (7U)
  #define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)               /*!< 0x00000080 */
  #define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable */
  #define I2C_CR1_DNF_Pos              (8U)
  #define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                 /*!< 0x00000F00 */
  #define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter */
  #define I2C_CR1_ANFOFF_Pos           (12U)
  #define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)              /*!< 0x00001000 */
  #define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF */
  #define I2C_CR1_SWRST_Pos            (13U)
  #define I2C_CR1_SWRST_Msk            (0x1UL << I2C_CR1_SWRST_Pos)               /*!< 0x00002000 */
  #define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         /*!< Software reset */
  #define I2C_CR1_TXDMAEN_Pos          (14U)
  #define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)             /*!< 0x00004000 */
  #define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable */
  #define I2C_CR1_RXDMAEN_Pos          (15U)
  #define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)             /*!< 0x00008000 */
  #define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable */
  #define I2C_CR1_SBC_Pos              (16U)
  #define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                 /*!< 0x00010000 */
  #define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control */
  #define I2C_CR1_NOSTRETCH_Pos        (17U)
  #define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)           /*!< 0x00020000 */
  #define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable */
  #define I2C_CR1_WUPEN_Pos            (18U)
  #define I2C_CR1_WUPEN_Msk            (0x1UL << I2C_CR1_WUPEN_Pos)               /*!< 0x00040000 */
  #define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         /*!< Wakeup from STOP enable */
  #define I2C_CR1_GCEN_Pos             (19U)
  #define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)                /*!< 0x00080000 */
  #define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable */
  #define I2C_CR1_SMBHEN_Pos           (20U)
  #define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)              /*!< 0x00100000 */
  #define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable */
  #define I2C_CR1_SMBDEN_Pos           (21U)
  #define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)              /*!< 0x00200000 */
  #define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
  #define I2C_CR1_ALERTEN_Pos          (22U)
  #define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)             /*!< 0x00400000 */
  #define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable */
  #define I2C_CR1_PECEN_Pos            (23U)
  #define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)               /*!< 0x00800000 */
  #define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable */
  
  /* Legacy defines */
  #define I2C_CR1_DFN I2C_CR1_DNF
  
  /******************  Bit definition for I2C_CR2 register  ********************/
  #define I2C_CR2_SADD_Pos             (0U)
  #define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)              /*!< 0x000003FF */
  #define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode) */
  #define I2C_CR2_RD_WRN_Pos           (10U)
  #define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)              /*!< 0x00000400 */
  #define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode) */
  #define I2C_CR2_ADD10_Pos            (11U)
  #define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)               /*!< 0x00000800 */
  #define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode) */
  #define I2C_CR2_HEAD10R_Pos          (12U)
  #define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)             /*!< 0x00001000 */
  #define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
  #define I2C_CR2_START_Pos            (13U)
  #define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)               /*!< 0x00002000 */
  #define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation */
  #define I2C_CR2_STOP_Pos             (14U)
  #define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)                /*!< 0x00004000 */
  #define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode) */
  #define I2C_CR2_NACK_Pos             (15U)
  #define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)                /*!< 0x00008000 */
  #define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode) */
  #define I2C_CR2_NBYTES_Pos           (16U)
  #define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)             /*!< 0x00FF0000 */
  #define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes */
  #define I2C_CR2_RELOAD_Pos           (24U)
  #define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)              /*!< 0x01000000 */
  #define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode */
  #define I2C_CR2_AUTOEND_Pos          (25U)
  #define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)             /*!< 0x02000000 */
  #define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode) */
  #define I2C_CR2_PECBYTE_Pos          (26U)
  #define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)             /*!< 0x04000000 */
  #define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte */
  
  /*******************  Bit definition for I2C_OAR1 register  ******************/
  #define I2C_OAR1_OA1_Pos             (0U)
  #define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)              /*!< 0x000003FF */
  #define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1 */
  #define I2C_OAR1_OA1MODE_Pos         (10U)
  #define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)            /*!< 0x00000400 */
  #define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
  #define I2C_OAR1_OA1EN_Pos           (15U)
  #define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)              /*!< 0x00008000 */
  #define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable */
  
  /*******************  Bit definition for I2C_OAR2 register  *******************/
  #define I2C_OAR2_OA2_Pos             (1U)
  #define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)               /*!< 0x000000FE */
  #define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2                        */
  #define I2C_OAR2_OA2MSK_Pos          (8U)
  #define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)             /*!< 0x00000700 */
  #define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks                            */
  #define I2C_OAR2_OA2NOMASK           (0x00000000U)                             /*!< No mask                                        */
  #define I2C_OAR2_OA2MASK01_Pos       (8U)
  #define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)          /*!< 0x00000100 */
  #define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared   */
  #define I2C_OAR2_OA2MASK02_Pos       (9U)
  #define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)          /*!< 0x00000200 */
  #define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
  #define I2C_OAR2_OA2MASK03_Pos       (8U)
  #define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)          /*!< 0x00000300 */
  #define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
  #define I2C_OAR2_OA2MASK04_Pos       (10U)
  #define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)          /*!< 0x00000400 */
  #define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
  #define I2C_OAR2_OA2MASK05_Pos       (8U)
  #define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)          /*!< 0x00000500 */
  #define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
  #define I2C_OAR2_OA2MASK06_Pos       (9U)
  #define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)          /*!< 0x00000600 */
  #define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared   */
  #define I2C_OAR2_OA2MASK07_Pos       (8U)
  #define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)          /*!< 0x00000700 */
  #define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done      */
  #define I2C_OAR2_OA2EN_Pos           (15U)
  #define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)              /*!< 0x00008000 */
  #define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable                           */
  
  /*******************  Bit definition for I2C_TIMINGR register *****************/
  #define I2C_TIMINGR_SCLL_Pos         (0U)
  #define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)           /*!< 0x000000FF */
  #define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode) */
  #define I2C_TIMINGR_SCLH_Pos         (8U)
  #define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)           /*!< 0x0000FF00 */
  #define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
  #define I2C_TIMINGR_SDADEL_Pos       (16U)
  #define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)          /*!< 0x000F0000 */
  #define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time */
  #define I2C_TIMINGR_SCLDEL_Pos       (20U)
  #define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)          /*!< 0x00F00000 */
  #define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time */
  #define I2C_TIMINGR_PRESC_Pos        (28U)
  #define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)           /*!< 0xF0000000 */
  #define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler */
  
  /******************* Bit definition for I2C_TIMEOUTR register *****************/
  #define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
  #define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)     /*!< 0x00000FFF */
  #define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A */
  #define I2C_TIMEOUTR_TIDLE_Pos       (12U)
  #define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)          /*!< 0x00001000 */
  #define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection */
  #define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
  #define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)       /*!< 0x00008000 */
  #define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable */
  #define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
  #define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)     /*!< 0x0FFF0000 */
  #define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B*/
  #define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
  #define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)         /*!< 0x80000000 */
  #define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */
  
  /******************  Bit definition for I2C_ISR register  *********************/
  #define I2C_ISR_TXE_Pos              (0U)
  #define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                 /*!< 0x00000001 */
  #define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty */
  #define I2C_ISR_TXIS_Pos             (1U)
  #define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)                /*!< 0x00000002 */
  #define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status */
  #define I2C_ISR_RXNE_Pos             (2U)
  #define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)                /*!< 0x00000004 */
  #define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
  #define I2C_ISR_ADDR_Pos             (3U)
  #define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)                /*!< 0x00000008 */
  #define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)*/
  #define I2C_ISR_NACKF_Pos            (4U)
  #define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)               /*!< 0x00000010 */
  #define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag */
  #define I2C_ISR_STOPF_Pos            (5U)
  #define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)               /*!< 0x00000020 */
  #define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag */
  #define I2C_ISR_TC_Pos               (6U)
  #define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                  /*!< 0x00000040 */
  #define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
  #define I2C_ISR_TCR_Pos              (7U)
  #define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                 /*!< 0x00000080 */
  #define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload */
  #define I2C_ISR_BERR_Pos             (8U)
  #define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)                /*!< 0x00000100 */
  #define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error */
  #define I2C_ISR_ARLO_Pos             (9U)
  #define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)                /*!< 0x00000200 */
  #define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost */
  #define I2C_ISR_OVR_Pos              (10U)
  #define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                 /*!< 0x00000400 */
  #define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun */
  #define I2C_ISR_PECERR_Pos           (11U)
  #define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)              /*!< 0x00000800 */
  #define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception */
  #define I2C_ISR_TIMEOUT_Pos          (12U)
  #define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)             /*!< 0x00001000 */
  #define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag */
  #define I2C_ISR_ALERT_Pos            (13U)
  #define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)               /*!< 0x00002000 */
  #define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert */
  #define I2C_ISR_BUSY_Pos             (15U)
  #define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)                /*!< 0x00008000 */
  #define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy */
  #define I2C_ISR_DIR_Pos              (16U)
  #define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                 /*!< 0x00010000 */
  #define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
  #define I2C_ISR_ADDCODE_Pos          (17U)
  #define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)            /*!< 0x00FE0000 */
  #define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */
  
  /******************  Bit definition for I2C_ICR register  *********************/
  #define I2C_ICR_ADDRCF_Pos           (3U)
  #define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)              /*!< 0x00000008 */
  #define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag */
  #define I2C_ICR_NACKCF_Pos           (4U)
  #define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)              /*!< 0x00000010 */
  #define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag */
  #define I2C_ICR_STOPCF_Pos           (5U)
  #define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)              /*!< 0x00000020 */
  #define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag */
  #define I2C_ICR_BERRCF_Pos           (8U)
  #define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)              /*!< 0x00000100 */
  #define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag */
  #define I2C_ICR_ARLOCF_Pos           (9U)
  #define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)              /*!< 0x00000200 */
  #define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag */
  #define I2C_ICR_OVRCF_Pos            (10U)
  #define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)               /*!< 0x00000400 */
  #define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag */
  #define I2C_ICR_PECCF_Pos            (11U)
  #define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)               /*!< 0x00000800 */
  #define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag */
  #define I2C_ICR_TIMOUTCF_Pos         (12U)
  #define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)            /*!< 0x00001000 */
  #define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag */
  #define I2C_ICR_ALERTCF_Pos          (13U)
  #define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)             /*!< 0x00002000 */
  #define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag */
  
  /******************  Bit definition for I2C_PECR register  ********************/
  #define I2C_PECR_PEC_Pos             (0U)
  #define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)               /*!< 0x000000FF */
  #define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register */
  
  /******************  Bit definition for I2C_RXDR register  *********************/
  #define I2C_RXDR_RXDATA_Pos          (0U)
  #define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)            /*!< 0x000000FF */
  #define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data */
  
  /******************  Bit definition for I2C_TXDR register  *********************/
  #define I2C_TXDR_TXDATA_Pos          (0U)
  #define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)            /*!< 0x000000FF */
  #define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */
  
  
  /******************************************************************************/
  /*                                                                            */
  /*                           Independent WATCHDOG (IWDG)                      */
  /*                                                                            */
  /******************************************************************************/
  /*******************  Bit definition for IWDG_KR register  ********************/
  #define IWDG_KR_KEY_Pos      (0U)
  #define IWDG_KR_KEY_Msk      (0xFFFFUL << IWDG_KR_KEY_Pos)                      /*!< 0x0000FFFF */
  #define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   /*!< Key value (write only, read 0000h) */
  
  /*******************  Bit definition for IWDG_PR register  ********************/
  #define IWDG_PR_PR_Pos       (0U)
  #define IWDG_PR_PR_Msk       (0x7UL << IWDG_PR_PR_Pos)                          /*!< 0x00000007 */
  #define IWDG_PR_PR           IWDG_PR_PR_Msk                                    /*!< PR[2:0] (Prescaler divider) */
  #define IWDG_PR_PR_0         (0x1UL << IWDG_PR_PR_Pos)                          /*!< 0x00000001 */
  #define IWDG_PR_PR_1         (0x2UL << IWDG_PR_PR_Pos)                          /*!< 0x00000002 */
  #define IWDG_PR_PR_2         (0x4UL << IWDG_PR_PR_Pos)                          /*!< 0x00000004 */
  
  /*******************  Bit definition for IWDG_RLR register  *******************/
  #define IWDG_RLR_RL_Pos      (0U)
  #define IWDG_RLR_RL_Msk      (0xFFFUL << IWDG_RLR_RL_Pos)                       /*!< 0x00000FFF */
  #define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   /*!< Watchdog counter reload value */
  
  /*******************  Bit definition for IWDG_SR register  ********************/
  #define IWDG_SR_PVU_Pos      (0U)
  #define IWDG_SR_PVU_Msk      (0x1UL << IWDG_SR_PVU_Pos)                         /*!< 0x00000001 */
  #define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   /*!< Watchdog prescaler value update */
  #define IWDG_SR_RVU_Pos      (1U)
  #define IWDG_SR_RVU_Msk      (0x1UL << IWDG_SR_RVU_Pos)                         /*!< 0x00000002 */
  #define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   /*!< Watchdog counter reload value update */
  #define IWDG_SR_WVU_Pos      (2U)
  #define IWDG_SR_WVU_Msk      (0x1UL << IWDG_SR_WVU_Pos)                         /*!< 0x00000004 */
  #define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   /*!< Watchdog counter window value update */
  
  /*******************  Bit definition for IWDG_KR register  ********************/
  #define IWDG_WINR_WIN_Pos    (0U)
  #define IWDG_WINR_WIN_Msk    (0xFFFUL << IWDG_WINR_WIN_Pos)                     /*!< 0x00000FFF */
  #define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 /*!< Watchdog counter window value */
  
  /******************************************************************************/
  /*                                                                            */
  /*                          HDMI-CEC (CEC)                                    */
  /*                                                                            */
  /******************************************************************************/
  
  /*******************  Bit definition for CEC_CR register  *********************/
  #define CEC_CR_CECEN_Pos         (0U)
  #define CEC_CR_CECEN_Msk         (0x1UL << CEC_CR_CECEN_Pos)                    /*!< 0x00000001 */
  #define CEC_CR_CECEN             CEC_CR_CECEN_Msk                              /*!< CEC Enable                              */
  #define CEC_CR_TXSOM_Pos         (1U)
  #define CEC_CR_TXSOM_Msk         (0x1UL << CEC_CR_TXSOM_Pos)                    /*!< 0x00000002 */
  #define CEC_CR_TXSOM             CEC_CR_TXSOM_Msk                              /*!< CEC Tx Start Of Message                 */
  #define CEC_CR_TXEOM_Pos         (2U)
  #define CEC_CR_TXEOM_Msk         (0x1UL << CEC_CR_TXEOM_Pos)                    /*!< 0x00000004 */
  #define CEC_CR_TXEOM             CEC_CR_TXEOM_Msk                              /*!< CEC Tx End Of Message                   */
  
  /*******************  Bit definition for CEC_CFGR register  *******************/
  #define CEC_CFGR_SFT_Pos         (0U)
  #define CEC_CFGR_SFT_Msk         (0x7UL << CEC_CFGR_SFT_Pos)                    /*!< 0x00000007 */
  #define CEC_CFGR_SFT             CEC_CFGR_SFT_Msk                              /*!< CEC Signal Free Time                    */
  #define CEC_CFGR_RXTOL_Pos       (3U)
  #define CEC_CFGR_RXTOL_Msk       (0x1UL << CEC_CFGR_RXTOL_Pos)                  /*!< 0x00000008 */
  #define CEC_CFGR_RXTOL           CEC_CFGR_RXTOL_Msk                            /*!< CEC Tolerance                           */
  #define CEC_CFGR_BRESTP_Pos      (4U)
  #define CEC_CFGR_BRESTP_Msk      (0x1UL << CEC_CFGR_BRESTP_Pos)                 /*!< 0x00000010 */
  #define CEC_CFGR_BRESTP          CEC_CFGR_BRESTP_Msk                           /*!< CEC Rx Stop                             */
  #define CEC_CFGR_BREGEN_Pos      (5U)
  #define CEC_CFGR_BREGEN_Msk      (0x1UL << CEC_CFGR_BREGEN_Pos)                 /*!< 0x00000020 */
  #define CEC_CFGR_BREGEN          CEC_CFGR_BREGEN_Msk                           /*!< CEC Bit Rising Error generation         */
  #define CEC_CFGR_LBPEGEN_Pos     (6U)
  #define CEC_CFGR_LBPEGEN_Msk     (0x1UL << CEC_CFGR_LBPEGEN_Pos)                /*!< 0x00000040 */
  #define CEC_CFGR_LBPEGEN         CEC_CFGR_LBPEGEN_Msk                          /*!< CEC Long Bit Period Error generation    */
  #define CEC_CFGR_SFTOPT_Pos      (8U)
  #define CEC_CFGR_SFTOPT_Msk      (0x1UL << CEC_CFGR_SFTOPT_Pos)                 /*!< 0x00000100 */
  #define CEC_CFGR_SFTOPT          CEC_CFGR_SFTOPT_Msk                           /*!< CEC Signal Free Time optional           */
  #define CEC_CFGR_BRDNOGEN_Pos    (7U)
  #define CEC_CFGR_BRDNOGEN_Msk    (0x1UL << CEC_CFGR_BRDNOGEN_Pos)               /*!< 0x00000080 */
  #define CEC_CFGR_BRDNOGEN        CEC_CFGR_BRDNOGEN_Msk                         /*!< CEC Broadcast No error generation       */
  #define CEC_CFGR_OAR_Pos         (16U)
  #define CEC_CFGR_OAR_Msk         (0x7FFFUL << CEC_CFGR_OAR_Pos)                 /*!< 0x7FFF0000 */
  #define CEC_CFGR_OAR             CEC_CFGR_OAR_Msk                              /*!< CEC Own Address                         */
  #define CEC_CFGR_LSTN_Pos        (31U)
  #define CEC_CFGR_LSTN_Msk        (0x1UL << CEC_CFGR_LSTN_Pos)                   /*!< 0x80000000 */
  #define CEC_CFGR_LSTN            CEC_CFGR_LSTN_Msk                             /*!< CEC Listen mode                         */
  
  /*******************  Bit definition for CEC_TXDR register  *******************/
  #define CEC_TXDR_TXD_Pos         (0U)
  #define CEC_TXDR_TXD_Msk         (0xFFUL << CEC_TXDR_TXD_Pos)                   /*!< 0x000000FF */
  #define CEC_TXDR_TXD             CEC_TXDR_TXD_Msk                              /*!< CEC Tx Data                              */
  
  /*******************  Bit definition for CEC_RXDR register  *******************/
  #define CEC_TXDR_RXD_Pos         (0U)
  #define CEC_TXDR_RXD_Msk         (0xFFUL << CEC_TXDR_RXD_Pos)                   /*!< 0x000000FF */
  #define CEC_TXDR_RXD             CEC_TXDR_RXD_Msk                              /*!< CEC Rx Data                              */
  
  /*******************  Bit definition for CEC_ISR register  ********************/
  #define CEC_ISR_RXBR_Pos         (0U)
  #define CEC_ISR_RXBR_Msk         (0x1UL << CEC_ISR_RXBR_Pos)                    /*!< 0x00000001 */
  #define CEC_ISR_RXBR             CEC_ISR_RXBR_Msk                              /*!< CEC Rx-Byte Received                      */
  #define CEC_ISR_RXEND_Pos        (1U)
  #define CEC_ISR_RXEND_Msk        (0x1UL << CEC_ISR_RXEND_Pos)                   /*!< 0x00000002 */
  #define CEC_ISR_RXEND            CEC_ISR_RXEND_Msk                             /*!< CEC End Of Reception                      */
  #define CEC_ISR_RXOVR_Pos        (2U)
  #define CEC_ISR_RXOVR_Msk        (0x1UL << CEC_ISR_RXOVR_Pos)                   /*!< 0x00000004 */
  #define CEC_ISR_RXOVR            CEC_ISR_RXOVR_Msk                             /*!< CEC Rx-Overrun                            */
  #define CEC_ISR_BRE_Pos          (3U)
  #define CEC_ISR_BRE_Msk          (0x1UL << CEC_ISR_BRE_Pos)                     /*!< 0x00000008 */
  #define CEC_ISR_BRE              CEC_ISR_BRE_Msk                               /*!< CEC Rx Bit Rising Error                   */
  #define CEC_ISR_SBPE_Pos         (4U)
  #define CEC_ISR_SBPE_Msk         (0x1UL << CEC_ISR_SBPE_Pos)                    /*!< 0x00000010 */
  #define CEC_ISR_SBPE             CEC_ISR_SBPE_Msk                              /*!< CEC Rx Short Bit period Error             */
  #define CEC_ISR_LBPE_Pos         (5U)
  #define CEC_ISR_LBPE_Msk         (0x1UL << CEC_ISR_LBPE_Pos)                    /*!< 0x00000020 */
  #define CEC_ISR_LBPE             CEC_ISR_LBPE_Msk                              /*!< CEC Rx Long Bit period Error              */
  #define CEC_ISR_RXACKE_Pos       (6U)
  #define CEC_ISR_RXACKE_Msk       (0x1UL << CEC_ISR_RXACKE_Pos)                  /*!< 0x00000040 */
  #define CEC_ISR_RXACKE           CEC_ISR_RXACKE_Msk                            /*!< CEC Rx Missing Acknowledge                */
  #define CEC_ISR_ARBLST_Pos       (7U)
  #define CEC_ISR_ARBLST_Msk       (0x1UL << CEC_ISR_ARBLST_Pos)                  /*!< 0x00000080 */
  #define CEC_ISR_ARBLST           CEC_ISR_ARBLST_Msk                            /*!< CEC Arbitration Lost                      */
  #define CEC_ISR_TXBR_Pos         (8U)
  #define CEC_ISR_TXBR_Msk         (0x1UL << CEC_ISR_TXBR_Pos)                    /*!< 0x00000100 */
  #define CEC_ISR_TXBR             CEC_ISR_TXBR_Msk                              /*!< CEC Tx Byte Request                       */
  #define CEC_ISR_TXEND_Pos        (9U)
  #define CEC_ISR_TXEND_Msk        (0x1UL << CEC_ISR_TXEND_Pos)                   /*!< 0x00000200 */
  #define CEC_ISR_TXEND            CEC_ISR_TXEND_Msk                             /*!< CEC End of Transmission                   */
  #define CEC_ISR_TXUDR_Pos        (10U)
  #define CEC_ISR_TXUDR_Msk        (0x1UL << CEC_ISR_TXUDR_Pos)                   /*!< 0x00000400 */
  #define CEC_ISR_TXUDR            CEC_ISR_TXUDR_Msk                             /*!< CEC Tx-Buffer Underrun                    */
  #define CEC_ISR_TXERR_Pos        (11U)
  #define CEC_ISR_TXERR_Msk        (0x1UL << CEC_ISR_TXERR_Pos)                   /*!< 0x00000800 */
  #define CEC_ISR_TXERR            CEC_ISR_TXERR_Msk                             /*!< CEC Tx-Error                              */
  #define CEC_ISR_TXACKE_Pos       (12U)
  #define CEC_ISR_TXACKE_Msk       (0x1UL << CEC_ISR_TXACKE_Pos)                  /*!< 0x00001000 */
  #define CEC_ISR_TXACKE           CEC_ISR_TXACKE_Msk                            /*!< CEC Tx Missing Acknowledge                */
  
  /*******************  Bit definition for CEC_IER register  ********************/
  #define CEC_IER_RXBRIE_Pos       (0U)
  #define CEC_IER_RXBRIE_Msk       (0x1UL << CEC_IER_RXBRIE_Pos)                  /*!< 0x00000001 */
  #define CEC_IER_RXBRIE           CEC_IER_RXBRIE_Msk                            /*!< CEC Rx-Byte Received IT Enable            */
  #define CEC_IER_RXENDIE_Pos      (1U)
  #define CEC_IER_RXENDIE_Msk      (0x1UL << CEC_IER_RXENDIE_Pos)                 /*!< 0x00000002 */
  #define CEC_IER_RXENDIE          CEC_IER_RXENDIE_Msk                           /*!< CEC End Of Reception IT Enable            */
  #define CEC_IER_RXOVRIE_Pos      (2U)
  #define CEC_IER_RXOVRIE_Msk      (0x1UL << CEC_IER_RXOVRIE_Pos)                 /*!< 0x00000004 */
  #define CEC_IER_RXOVRIE          CEC_IER_RXOVRIE_Msk                           /*!< CEC Rx-Overrun IT Enable                  */
  #define CEC_IER_BREIE_Pos        (3U)
  #define CEC_IER_BREIE_Msk        (0x1UL << CEC_IER_BREIE_Pos)                   /*!< 0x00000008 */
  #define CEC_IER_BREIE            CEC_IER_BREIE_Msk                             /*!< CEC Rx Bit Rising Error IT Enable         */
  #define CEC_IER_SBPEIE_Pos       (4U)
  #define CEC_IER_SBPEIE_Msk       (0x1UL << CEC_IER_SBPEIE_Pos)                  /*!< 0x00000010 */
  #define CEC_IER_SBPEIE           CEC_IER_SBPEIE_Msk                            /*!< CEC Rx Short Bit period Error IT Enable   */
  #define CEC_IER_LBPEIE_Pos       (5U)
  #define CEC_IER_LBPEIE_Msk       (0x1UL << CEC_IER_LBPEIE_Pos)                  /*!< 0x00000020 */
  #define CEC_IER_LBPEIE           CEC_IER_LBPEIE_Msk                            /*!< CEC Rx Long Bit period Error IT Enable    */
  #define CEC_IER_RXACKEIE_Pos     (6U)
  #define CEC_IER_RXACKEIE_Msk     (0x1UL << CEC_IER_RXACKEIE_Pos)                /*!< 0x00000040 */
  #define CEC_IER_RXACKEIE         CEC_IER_RXACKEIE_Msk                          /*!< CEC Rx Missing Acknowledge IT Enable      */
  #define CEC_IER_ARBLSTIE_Pos     (7U)
  #define CEC_IER_ARBLSTIE_Msk     (0x1UL << CEC_IER_ARBLSTIE_Pos)                /*!< 0x00000080 */
  #define CEC_IER_ARBLSTIE         CEC_IER_ARBLSTIE_Msk                          /*!< CEC Arbitration Lost IT Enable            */
  #define CEC_IER_TXBRIE_Pos       (8U)
  #define CEC_IER_TXBRIE_Msk       (0x1UL << CEC_IER_TXBRIE_Pos)                  /*!< 0x00000100 */
  #define CEC_IER_TXBRIE           CEC_IER_TXBRIE_Msk                            /*!< CEC Tx Byte Request  IT Enable            */
  #define CEC_IER_TXENDIE_Pos      (9U)
  #define CEC_IER_TXENDIE_Msk      (0x1UL << CEC_IER_TXENDIE_Pos)                 /*!< 0x00000200 */
  #define CEC_IER_TXENDIE          CEC_IER_TXENDIE_Msk                           /*!< CEC End of Transmission IT Enable         */
  #define CEC_IER_TXUDRIE_Pos      (10U)
  #define CEC_IER_TXUDRIE_Msk      (0x1UL << CEC_IER_TXUDRIE_Pos)                 /*!< 0x00000400 */
  #define CEC_IER_TXUDRIE          CEC_IER_TXUDRIE_Msk                           /*!< CEC Tx-Buffer Underrun IT Enable          */
  #define CEC_IER_TXERRIE_Pos      (11U)
  #define CEC_IER_TXERRIE_Msk      (0x1UL << CEC_IER_TXERRIE_Pos)                 /*!< 0x00000800 */
  #define CEC_IER_TXERRIE          CEC_IER_TXERRIE_Msk                           /*!< CEC Tx-Error IT Enable                    */
  #define CEC_IER_TXACKEIE_Pos     (12U)
  #define CEC_IER_TXACKEIE_Msk     (0x1UL << CEC_IER_TXACKEIE_Pos)                /*!< 0x00001000 */
  #define CEC_IER_TXACKEIE         CEC_IER_TXACKEIE_Msk                          /*!< CEC Tx Missing Acknowledge IT Enable      */
  
  /******************************************************************************/
  /*                                                                            */
  /*                             Power Control                                  */
  /*                                                                            */
  /******************************************************************************/
  /* Note: No specific macro feature on this device */
  /********************  Bit definition for PWR_CR register  ********************/
  #define PWR_CR_LPDS_Pos            (0U)
  #define PWR_CR_LPDS_Msk            (0x1UL << PWR_CR_LPDS_Pos)                   /*!< 0x00000001 */
  #define PWR_CR_LPDS                PWR_CR_LPDS_Msk                             /*!< Low-power Deepsleep */
  #define PWR_CR_PDDS_Pos            (1U)
  #define PWR_CR_PDDS_Msk            (0x1UL << PWR_CR_PDDS_Pos)                   /*!< 0x00000002 */
  #define PWR_CR_PDDS                PWR_CR_PDDS_Msk                             /*!< Power Down Deepsleep */
  #define PWR_CR_CWUF_Pos            (2U)
  #define PWR_CR_CWUF_Msk            (0x1UL << PWR_CR_CWUF_Pos)                   /*!< 0x00000004 */
  #define PWR_CR_CWUF                PWR_CR_CWUF_Msk                             /*!< Clear Wakeup Flag */
  #define PWR_CR_CSBF_Pos            (3U)
  #define PWR_CR_CSBF_Msk            (0x1UL << PWR_CR_CSBF_Pos)                   /*!< 0x00000008 */
  #define PWR_CR_CSBF                PWR_CR_CSBF_Msk                             /*!< Clear Standby Flag */
  
  #define PWR_CR_DBP_Pos             (8U)
  #define PWR_CR_DBP_Msk             (0x1UL << PWR_CR_DBP_Pos)                    /*!< 0x00000100 */
  #define PWR_CR_DBP                 PWR_CR_DBP_Msk                              /*!< Disable Backup Domain write protection */
  #define PWR_CR_ENSD1_Pos           (9U)
  #define PWR_CR_ENSD1_Msk           (0x1UL << PWR_CR_ENSD1_Pos)               /*!< 0x00000200 */
  #define PWR_CR_ENSD1               PWR_CR_ENSD1_Msk                         /*!< Enable Analog part of the SDADC1 */
  #define PWR_CR_ENSD2_Pos           (10U)
  #define PWR_CR_ENSD2_Msk           (0x1UL << PWR_CR_ENSD2_Pos)               /*!< 0x00000400 */
  #define PWR_CR_ENSD2               PWR_CR_ENSD2_Msk                         /*!< Enable Analog part of the SDADC2 */
  #define PWR_CR_ENSD3_Pos           (11U)
  #define PWR_CR_ENSD3_Msk           (0x1UL << PWR_CR_ENSD3_Pos)               /*!< 0x00000800 */
  #define PWR_CR_ENSD3               PWR_CR_ENSD3_Msk                         /*!< Enable Analog part of the SDADC3 */
  /* Legacy aliases */
  #define PWR_CR_SDADC1EN_Pos        PWR_CR_ENSD1_Pos
  #define PWR_CR_SDADC1EN_Msk        PWR_CR_ENSD1_Msk
  #define PWR_CR_SDADC1EN            PWR_CR_ENSD1
  #define PWR_CR_SDADC2EN_Pos        PWR_CR_ENSD2_Pos
  #define PWR_CR_SDADC2EN_Msk        PWR_CR_ENSD2_Msk
  #define PWR_CR_SDADC2EN            PWR_CR_ENSD2
  #define PWR_CR_SDADC3EN_Pos        PWR_CR_ENSD3_Pos
  #define PWR_CR_SDADC3EN_Msk        PWR_CR_ENSD3_Msk
  #define PWR_CR_SDADC3EN            PWR_CR_ENSD3
  
  /*******************  Bit definition for PWR_CSR register  ********************/
  #define PWR_CSR_WUF_Pos            (0U)
  #define PWR_CSR_WUF_Msk            (0x1UL << PWR_CSR_WUF_Pos)                   /*!< 0x00000001 */
  #define PWR_CSR_WUF                PWR_CSR_WUF_Msk                             /*!< Wakeup Flag */
  #define PWR_CSR_SBF_Pos            (1U)
  #define PWR_CSR_SBF_Msk            (0x1UL << PWR_CSR_SBF_Pos)                   /*!< 0x00000002 */
  #define PWR_CSR_SBF                PWR_CSR_SBF_Msk                             /*!< Standby Flag */
  #define PWR_CSR_VREFINTRDYF_Pos    (3U)
  #define PWR_CSR_VREFINTRDYF_Msk    (0x1UL << PWR_CSR_VREFINTRDYF_Pos)           /*!< 0x00000008 */
  #define PWR_CSR_VREFINTRDYF        PWR_CSR_VREFINTRDYF_Msk                     /*!< Internal voltage reference (VREFINT) ready flag */
  
  #define PWR_CSR_EWUP1_Pos          (8U)
  #define PWR_CSR_EWUP1_Msk          (0x1UL << PWR_CSR_EWUP1_Pos)                 /*!< 0x00000100 */
  #define PWR_CSR_EWUP1              PWR_CSR_EWUP1_Msk                           /*!< Enable WKUP pin 1 */
  #define PWR_CSR_EWUP2_Pos          (9U)
  #define PWR_CSR_EWUP2_Msk          (0x1UL << PWR_CSR_EWUP2_Pos)                 /*!< 0x00000200 */
  #define PWR_CSR_EWUP2              PWR_CSR_EWUP2_Msk                           /*!< Enable WKUP pin 2 */
  #define PWR_CSR_EWUP3_Pos          (10U)
  #define PWR_CSR_EWUP3_Msk          (0x1UL << PWR_CSR_EWUP3_Pos)                 /*!< 0x00000400 */
  #define PWR_CSR_EWUP3              PWR_CSR_EWUP3_Msk                           /*!< Enable WKUP pin 3 */
  
  /******************************************************************************/
  /*                                                                            */
  /*                         Reset and Clock Control                            */
  /*                                                                            */
  /******************************************************************************/
  /********************  Bit definition for RCC_CR register  ********************/
  #define RCC_CR_HSION_Pos                         (0U)
  #define RCC_CR_HSION_Msk                         (0x1UL << RCC_CR_HSION_Pos)    /*!< 0x00000001 */
  #define RCC_CR_HSION                             RCC_CR_HSION_Msk
  #define RCC_CR_HSIRDY_Pos                        (1U)
  #define RCC_CR_HSIRDY_Msk                        (0x1UL << RCC_CR_HSIRDY_Pos)   /*!< 0x00000002 */
  #define RCC_CR_HSIRDY                            RCC_CR_HSIRDY_Msk
  
  #define RCC_CR_HSITRIM_Pos                       (3U)
  #define RCC_CR_HSITRIM_Msk                       (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
  #define RCC_CR_HSITRIM                           RCC_CR_HSITRIM_Msk
  #define RCC_CR_HSITRIM_0                         (0x01UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000008 */
  #define RCC_CR_HSITRIM_1                         (0x02UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000010 */
  #define RCC_CR_HSITRIM_2                         (0x04UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000020 */
  #define RCC_CR_HSITRIM_3                         (0x08UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000040 */
  #define RCC_CR_HSITRIM_4                         (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
  
  #define RCC_CR_HSICAL_Pos                        (8U)
  #define RCC_CR_HSICAL_Msk                        (0xFFUL << RCC_CR_HSICAL_Pos)  /*!< 0x0000FF00 */
  #define RCC_CR_HSICAL                            RCC_CR_HSICAL_Msk
  #define RCC_CR_HSICAL_0                          (0x01UL << RCC_CR_HSICAL_Pos)  /*!< 0x00000100 */
  #define RCC_CR_HSICAL_1                          (0x02UL << RCC_CR_HSICAL_Pos)  /*!< 0x00000200 */
  #define RCC_CR_HSICAL_2                          (0x04UL << RCC_CR_HSICAL_Pos)  /*!< 0x00000400 */
  #define RCC_CR_HSICAL_3                          (0x08UL << RCC_CR_HSICAL_Pos)  /*!< 0x00000800 */
  #define RCC_CR_HSICAL_4                          (0x10UL << RCC_CR_HSICAL_Pos)  /*!< 0x00001000 */
  #define RCC_CR_HSICAL_5                          (0x20UL << RCC_CR_HSICAL_Pos)  /*!< 0x00002000 */
  #define RCC_CR_HSICAL_6                          (0x40UL << RCC_CR_HSICAL_Pos)  /*!< 0x00004000 */
  #define RCC_CR_HSICAL_7                          (0x80UL << RCC_CR_HSICAL_Pos)  /*!< 0x00008000 */
  
  #define RCC_CR_HSEON_Pos                         (16U)
  #define RCC_CR_HSEON_Msk                         (0x1UL << RCC_CR_HSEON_Pos)    /*!< 0x00010000 */
  #define RCC_CR_HSEON                             RCC_CR_HSEON_Msk
  #define RCC_CR_HSERDY_Pos                        (17U)
  #define RCC_CR_HSERDY_Msk                        (0x1UL << RCC_CR_HSERDY_Pos)   /*!< 0x00020000 */
  #define RCC_CR_HSERDY                            RCC_CR_HSERDY_Msk
  #define RCC_CR_HSEBYP_Pos                        (18U)
  #define RCC_CR_HSEBYP_Msk                        (0x1UL << RCC_CR_HSEBYP_Pos)   /*!< 0x00040000 */
  #define RCC_CR_HSEBYP                            RCC_CR_HSEBYP_Msk
  #define RCC_CR_CSSON_Pos                         (19U)
  #define RCC_CR_CSSON_Msk                         (0x1UL << RCC_CR_CSSON_Pos)    /*!< 0x00080000 */
  #define RCC_CR_CSSON                             RCC_CR_CSSON_Msk
  #define RCC_CR_PLLON_Pos                         (24U)
  #define RCC_CR_PLLON_Msk                         (0x1UL << RCC_CR_PLLON_Pos)    /*!< 0x01000000 */
  #define RCC_CR_PLLON                             RCC_CR_PLLON_Msk
  #define RCC_CR_PLLRDY_Pos                        (25U)
  #define RCC_CR_PLLRDY_Msk                        (0x1UL << RCC_CR_PLLRDY_Pos)   /*!< 0x02000000 */
  #define RCC_CR_PLLRDY                            RCC_CR_PLLRDY_Msk
  
  /********************  Bit definition for RCC_CFGR register  ******************/
  /*!< SW configuration */
  #define RCC_CFGR_SW_Pos                          (0U)
  #define RCC_CFGR_SW_Msk                          (0x3UL << RCC_CFGR_SW_Pos)     /*!< 0x00000003 */
  #define RCC_CFGR_SW                              RCC_CFGR_SW_Msk               /*!< SW[1:0] bits (System clock Switch) */
  #define RCC_CFGR_SW_0                            (0x1UL << RCC_CFGR_SW_Pos)     /*!< 0x00000001 */
  #define RCC_CFGR_SW_1                            (0x2UL << RCC_CFGR_SW_Pos)     /*!< 0x00000002 */
  
  #define RCC_CFGR_SW_HSI                          (0x00000000U)                 /*!< HSI selected as system clock */
  #define RCC_CFGR_SW_HSE                          (0x00000001U)                 /*!< HSE selected as system clock */
  #define RCC_CFGR_SW_PLL                          (0x00000002U)                 /*!< PLL selected as system clock */
  
  /*!< SWS configuration */
  #define RCC_CFGR_SWS_Pos                         (2U)
  #define RCC_CFGR_SWS_Msk                         (0x3UL << RCC_CFGR_SWS_Pos)    /*!< 0x0000000C */
  #define RCC_CFGR_SWS                             RCC_CFGR_SWS_Msk              /*!< SWS[1:0] bits (System Clock Switch Status) */
  #define RCC_CFGR_SWS_0                           (0x1UL << RCC_CFGR_SWS_Pos)    /*!< 0x00000004 */
  #define RCC_CFGR_SWS_1                           (0x2UL << RCC_CFGR_SWS_Pos)    /*!< 0x00000008 */
  
  #define RCC_CFGR_SWS_HSI                         (0x00000000U)                 /*!< HSI oscillator used as system clock */
  #define RCC_CFGR_SWS_HSE                         (0x00000004U)                 /*!< HSE oscillator used as system clock */
  #define RCC_CFGR_SWS_PLL                         (0x00000008U)                 /*!< PLL used as system clock */
  
  /*!< HPRE configuration */
  #define RCC_CFGR_HPRE_Pos                        (4U)
  #define RCC_CFGR_HPRE_Msk                        (0xFUL << RCC_CFGR_HPRE_Pos)   /*!< 0x000000F0 */
  #define RCC_CFGR_HPRE                            RCC_CFGR_HPRE_Msk             /*!< HPRE[3:0] bits (AHB prescaler) */
  #define RCC_CFGR_HPRE_0                          (0x1UL << RCC_CFGR_HPRE_Pos)   /*!< 0x00000010 */
  #define RCC_CFGR_HPRE_1                          (0x2UL << RCC_CFGR_HPRE_Pos)   /*!< 0x00000020 */
  #define RCC_CFGR_HPRE_2                          (0x4UL << RCC_CFGR_HPRE_Pos)   /*!< 0x00000040 */
  #define RCC_CFGR_HPRE_3                          (0x8UL << RCC_CFGR_HPRE_Pos)   /*!< 0x00000080 */
  
  #define RCC_CFGR_HPRE_DIV1                       (0x00000000U)                 /*!< SYSCLK not divided */
  #define RCC_CFGR_HPRE_DIV2                       (0x00000080U)                 /*!< SYSCLK divided by 2 */
  #define RCC_CFGR_HPRE_DIV4                       (0x00000090U)                 /*!< SYSCLK divided by 4 */
  #define RCC_CFGR_HPRE_DIV8                       (0x000000A0U)                 /*!< SYSCLK divided by 8 */
  #define RCC_CFGR_HPRE_DIV16                      (0x000000B0U)                 /*!< SYSCLK divided by 16 */
  #define RCC_CFGR_HPRE_DIV64                      (0x000000C0U)                 /*!< SYSCLK divided by 64 */
  #define RCC_CFGR_HPRE_DIV128                     (0x000000D0U)                 /*!< SYSCLK divided by 128 */
  #define RCC_CFGR_HPRE_DIV256                     (0x000000E0U)                 /*!< SYSCLK divided by 256 */
  #define RCC_CFGR_HPRE_DIV512                     (0x000000F0U)                 /*!< SYSCLK divided by 512 */
  
  /*!< PPRE1 configuration */
  #define RCC_CFGR_PPRE1_Pos                       (8U)
  #define RCC_CFGR_PPRE1_Msk                       (0x7UL << RCC_CFGR_PPRE1_Pos)  /*!< 0x00000700 */
  #define RCC_CFGR_PPRE1                           RCC_CFGR_PPRE1_Msk            /*!< PRE1[2:0] bits (APB1 prescaler) */
  #define RCC_CFGR_PPRE1_0                         (0x1UL << RCC_CFGR_PPRE1_Pos)  /*!< 0x00000100 */
  #define RCC_CFGR_PPRE1_1                         (0x2UL << RCC_CFGR_PPRE1_Pos)  /*!< 0x00000200 */
  #define RCC_CFGR_PPRE1_2                         (0x4UL << RCC_CFGR_PPRE1_Pos)  /*!< 0x00000400 */
  
  #define RCC_CFGR_PPRE1_DIV1                      (0x00000000U)                 /*!< HCLK not divided */
  #define RCC_CFGR_PPRE1_DIV2                      (0x00000400U)                 /*!< HCLK divided by 2 */
  #define RCC_CFGR_PPRE1_DIV4                      (0x00000500U)                 /*!< HCLK divided by 4 */
  #define RCC_CFGR_PPRE1_DIV8                      (0x00000600U)                 /*!< HCLK divided by 8 */
  #define RCC_CFGR_PPRE1_DIV16                     (0x00000700U)                 /*!< HCLK divided by 16 */
  
  /*!< PPRE2 configuration */
  #define RCC_CFGR_PPRE2_Pos                       (11U)
  #define RCC_CFGR_PPRE2_Msk                       (0x7UL << RCC_CFGR_PPRE2_Pos)  /*!< 0x00003800 */
  #define RCC_CFGR_PPRE2                           RCC_CFGR_PPRE2_Msk            /*!< PRE2[2:0] bits (APB2 prescaler) */
  #define RCC_CFGR_PPRE2_0                         (0x1UL << RCC_CFGR_PPRE2_Pos)  /*!< 0x00000800 */
  #define RCC_CFGR_PPRE2_1                         (0x2UL << RCC_CFGR_PPRE2_Pos)  /*!< 0x00001000 */
  #define RCC_CFGR_PPRE2_2                         (0x4UL << RCC_CFGR_PPRE2_Pos)  /*!< 0x00002000 */
  
  #define RCC_CFGR_PPRE2_DIV1                      (0x00000000U)                 /*!< HCLK not divided */
  #define RCC_CFGR_PPRE2_DIV2                      (0x00002000U)                 /*!< HCLK divided by 2 */
  #define RCC_CFGR_PPRE2_DIV4                      (0x00002800U)                 /*!< HCLK divided by 4 */
  #define RCC_CFGR_PPRE2_DIV8                      (0x00003000U)                 /*!< HCLK divided by 8 */
  #define RCC_CFGR_PPRE2_DIV16                     (0x00003800U)                 /*!< HCLK divided by 16 */
  
  /*!< ADCPRE configuration */
  #define RCC_CFGR_ADCPRE_Pos                      (14U)
  #define RCC_CFGR_ADCPRE_Msk                      (0x3UL << RCC_CFGR_ADCPRE_Pos) /*!< 0x0000C000 */
  #define RCC_CFGR_ADCPRE                          RCC_CFGR_ADCPRE_Msk
  #define RCC_CFGR_ADCPRE_0                        (0x1UL << RCC_CFGR_ADCPRE_Pos) /*!< 0x00004000 */
  #define RCC_CFGR_ADCPRE_1                        (0x2UL << RCC_CFGR_ADCPRE_Pos) /*!< 0x00008000 */
  
  #define RCC_CFGR_ADCPRE_DIV2                     (0x00000000U)                 /*!< ADC CLK divided by 2 */
  #define RCC_CFGR_ADCPRE_DIV4                     (0x00004000U)                 /*!< ADC CLK divided by 4 */
  #define RCC_CFGR_ADCPRE_DIV6                     (0x00008000U)                 /*!< ADC CLK divided by 6 */
  #define RCC_CFGR_ADCPRE_DIV8                     (0x0000C000U)                 /*!< ADC CLK divided by 8 */
  
  #define RCC_CFGR_PLLSRC_Pos                      (16U)
  #define RCC_CFGR_PLLSRC_Msk                      (0x1UL << RCC_CFGR_PLLSRC_Pos) /*!< 0x00010000 */
  #define RCC_CFGR_PLLSRC                          RCC_CFGR_PLLSRC_Msk           /*!< PLL entry clock source */
  #define RCC_CFGR_PLLSRC_HSI_DIV2                 (0x00000000U)                 /*!< HSI clock divided by 2 selected as PLL entry clock source */
  #define RCC_CFGR_PLLSRC_HSE_PREDIV               (0x00010000U)                 /*!< HSE/PREDIV clock selected as PLL entry clock source */
  
  #define RCC_CFGR_PLLXTPRE_Pos                    (17U)
  #define RCC_CFGR_PLLXTPRE_Msk                    (0x1UL << RCC_CFGR_PLLXTPRE_Pos) /*!< 0x00020000 */
  #define RCC_CFGR_PLLXTPRE                        RCC_CFGR_PLLXTPRE_Msk         /*!< HSE divider for PLL entry */
  #define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1        (0x00000000U)                 /*!< HSE/PREDIV clock not divided for PLL entry */
  #define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2        (0x00020000U)                 /*!< HSE/PREDIV clock divided by 2 for PLL entry */
  
  /*!< PLLMUL configuration */
  #define RCC_CFGR_PLLMUL_Pos                      (18U)
  #define RCC_CFGR_PLLMUL_Msk                      (0xFUL << RCC_CFGR_PLLMUL_Pos) /*!< 0x003C0000 */
  #define RCC_CFGR_PLLMUL                          RCC_CFGR_PLLMUL_Msk           /*!< PLLMUL[3:0] bits (PLL multiplication factor) */
  #define RCC_CFGR_PLLMUL_0                        (0x1UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00040000 */
  #define RCC_CFGR_PLLMUL_1                        (0x2UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00080000 */
  #define RCC_CFGR_PLLMUL_2                        (0x4UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00100000 */
  #define RCC_CFGR_PLLMUL_3                        (0x8UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00200000 */
  
  #define RCC_CFGR_PLLMUL2                         (0x00000000U)                 /*!< PLL input clock*2 */
  #define RCC_CFGR_PLLMUL3                         (0x00040000U)                 /*!< PLL input clock*3 */
  #define RCC_CFGR_PLLMUL4                         (0x00080000U)                 /*!< PLL input clock*4 */
  #define RCC_CFGR_PLLMUL5                         (0x000C0000U)                 /*!< PLL input clock*5 */
  #define RCC_CFGR_PLLMUL6                         (0x00100000U)                 /*!< PLL input clock*6 */
  #define RCC_CFGR_PLLMUL7                         (0x00140000U)                 /*!< PLL input clock*7 */
  #define RCC_CFGR_PLLMUL8                         (0x00180000U)                 /*!< PLL input clock*8 */
  #define RCC_CFGR_PLLMUL9                         (0x001C0000U)                 /*!< PLL input clock*9 */
  #define RCC_CFGR_PLLMUL10                        (0x00200000U)                 /*!< PLL input clock10 */
  #define RCC_CFGR_PLLMUL11                        (0x00240000U)                 /*!< PLL input clock*11 */
  #define RCC_CFGR_PLLMUL12                        (0x00280000U)                 /*!< PLL input clock*12 */
  #define RCC_CFGR_PLLMUL13                        (0x002C0000U)                 /*!< PLL input clock*13 */
  #define RCC_CFGR_PLLMUL14                        (0x00300000U)                 /*!< PLL input clock*14 */
  #define RCC_CFGR_PLLMUL15                        (0x00340000U)                 /*!< PLL input clock*15 */
  #define RCC_CFGR_PLLMUL16                        (0x00380000U)                 /*!< PLL input clock*16 */
  
  /*!< MCO configuration */
  #define RCC_CFGR_MCO_Pos                         (24U)
  #define RCC_CFGR_MCO_Msk                         (0x7UL << RCC_CFGR_MCO_Pos)    /*!< 0x07000000 */
  #define RCC_CFGR_MCO                             RCC_CFGR_MCO_Msk              /*!< MCO[2:0] bits (Microcontroller Clock Output) */
  #define RCC_CFGR_MCO_0                           (0x1UL << RCC_CFGR_MCO_Pos)    /*!< 0x01000000 */
  #define RCC_CFGR_MCO_1                           (0x2UL << RCC_CFGR_MCO_Pos)    /*!< 0x02000000 */
  #define RCC_CFGR_MCO_2                           (0x4UL << RCC_CFGR_MCO_Pos)    /*!< 0x04000000 */
  
  #define RCC_CFGR_MCO_NOCLOCK                     (0x00000000U)                 /*!< No clock */
  #define RCC_CFGR_MCO_LSI                         (0x02000000U)                 /*!< LSI clock selected as MCO source */
  #define RCC_CFGR_MCO_LSE                         (0x03000000U)                 /*!< LSE clock selected as MCO source */
  #define RCC_CFGR_MCO_SYSCLK                      (0x04000000U)                 /*!< System clock selected as MCO source */
  #define RCC_CFGR_MCO_HSI                         (0x05000000U)                 /*!< HSI clock selected as MCO source */
  #define RCC_CFGR_MCO_HSE                         (0x06000000U)                 /*!< HSE clock selected as MCO source  */
  #define RCC_CFGR_MCO_PLL                         (0x07000000U)                 /*!< PLL clock divided by 2 selected as MCO source */
  
  /* Reference defines */
  #define RCC_CFGR_MCOSEL                      RCC_CFGR_MCO
  #define RCC_CFGR_MCOSEL_0                    RCC_CFGR_MCO_0
  #define RCC_CFGR_MCOSEL_1                    RCC_CFGR_MCO_1
  #define RCC_CFGR_MCOSEL_2                    RCC_CFGR_MCO_2
  #define RCC_CFGR_MCOSEL_NOCLOCK              RCC_CFGR_MCO_NOCLOCK
  #define RCC_CFGR_MCOSEL_LSI                  RCC_CFGR_MCO_LSI
  #define RCC_CFGR_MCOSEL_LSE                  RCC_CFGR_MCO_LSE
  #define RCC_CFGR_MCOSEL_SYSCLK               RCC_CFGR_MCO_SYSCLK
  #define RCC_CFGR_MCOSEL_HSI                  RCC_CFGR_MCO_HSI
  #define RCC_CFGR_MCOSEL_HSE                  RCC_CFGR_MCO_HSE
  #define RCC_CFGR_MCOSEL_PLL_DIV2             RCC_CFGR_MCO_PLL
  
  /*!< SDPRE configuration */
  #define RCC_CFGR_SDPRE_Pos                    (27U)
  #define RCC_CFGR_SDPRE_Msk                    (0x1FUL << RCC_CFGR_SDPRE_Pos) /*!< 0xF8000000 */
  #define RCC_CFGR_SDPRE                        RCC_CFGR_SDPRE_Msk         /*!< SDPRE[4:0] bits (Sigma Delta ADC prescaler) */
  #define RCC_CFGR_SDPRE_0                      (0x01UL << RCC_CFGR_SDPRE_Pos) /*!< 0x08000000 */
  #define RCC_CFGR_SDPRE_1                      (0x02UL << RCC_CFGR_SDPRE_Pos) /*!< 0x10000000 */
  #define RCC_CFGR_SDPRE_2                      (0x04UL << RCC_CFGR_SDPRE_Pos) /*!< 0x20000000 */
  #define RCC_CFGR_SDPRE_3                      (0x08UL << RCC_CFGR_SDPRE_Pos) /*!< 0x40000000 */
  #define RCC_CFGR_SDPRE_4                      (0x10UL << RCC_CFGR_SDPRE_Pos) /*!< 0x80000000 */
  
  #define RCC_CFGR_SDPRE_DIV1                   (0x00000000U)                 /*!< SDADC CLK not divided */
  #define RCC_CFGR_SDPRE_DIV2                   (0x80000000U)                 /*!< SDADC CLK divided by 2 */
  #define RCC_CFGR_SDPRE_DIV4                   (0x88000000U)                 /*!< SDADC CLK divided by 4 */
  #define RCC_CFGR_SDPRE_DIV6                   (0x90000000U)                 /*!< SDADC CLK divided by 6 */
  #define RCC_CFGR_SDPRE_DIV8                   (0x98000000U)                 /*!< SDADC CLK divided by 8 */
  #define RCC_CFGR_SDPRE_DIV10                  (0xA0000000U)                 /*!< SDADC CLK divided by 10 */
  #define RCC_CFGR_SDPRE_DIV12                  (0xA8000000U)                 /*!< SDADC CLK divided by 12 */
  #define RCC_CFGR_SDPRE_DIV14                  (0xB0000000U)                 /*!< SDADC CLK divided by 14 */
  #define RCC_CFGR_SDPRE_DIV16                  (0xB8000000U)                 /*!< SDADC CLK divided by 16 */
  #define RCC_CFGR_SDPRE_DIV20                  (0xC0000000U)                 /*!< SDADC CLK divided by 20 */
  #define RCC_CFGR_SDPRE_DIV24                  (0xC8000000U)                 /*!< SDADC CLK divided by 24 */
  #define RCC_CFGR_SDPRE_DIV28                  (0xD0000000U)                 /*!< SDADC CLK divided by 28 */
  #define RCC_CFGR_SDPRE_DIV32                  (0xD8000000U)                 /*!< SDADC CLK divided by 32 */
  #define RCC_CFGR_SDPRE_DIV36                  (0xE0000000U)                 /*!< SDADC CLK divided by 36 */
  #define RCC_CFGR_SDPRE_DIV40                  (0xE8000000U)                 /*!< SDADC CLK divided by 40 */
  #define RCC_CFGR_SDPRE_DIV44                  (0xF0000000U)                 /*!< SDADC CLK divided by 44 */
  #define RCC_CFGR_SDPRE_DIV48                  (0xF8000000U)                 /*!< SDADC CLK divided by 48 */
  
  /* Legacy aliases */
  #define RCC_CFGR_SDADCPRE_Pos                  RCC_CFGR_SDPRE_Pos
  #define RCC_CFGR_SDADCPRE_Msk                  RCC_CFGR_SDPRE_Msk
  #define RCC_CFGR_SDADCPRE                      RCC_CFGR_SDPRE
  #define RCC_CFGR_SDADCPRE_0                    RCC_CFGR_SDPRE_0
  #define RCC_CFGR_SDADCPRE_1                    RCC_CFGR_SDPRE_1
  #define RCC_CFGR_SDADCPRE_2                    RCC_CFGR_SDPRE_2
  #define RCC_CFGR_SDADCPRE_3                    RCC_CFGR_SDPRE_3
  #define RCC_CFGR_SDADCPRE_4                    RCC_CFGR_SDPRE_4
  
  #define RCC_CFGR_SDADCPRE_DIV1                 RCC_CFGR_SDPRE_DIV1
  #define RCC_CFGR_SDADCPRE_DIV2                 RCC_CFGR_SDPRE_DIV2
  #define RCC_CFGR_SDADCPRE_DIV4                 RCC_CFGR_SDPRE_DIV4
  #define RCC_CFGR_SDADCPRE_DIV6                 RCC_CFGR_SDPRE_DIV6
  #define RCC_CFGR_SDADCPRE_DIV8                 RCC_CFGR_SDPRE_DIV8
  #define RCC_CFGR_SDADCPRE_DIV10                RCC_CFGR_SDPRE_DIV10
  #define RCC_CFGR_SDADCPRE_DIV12                RCC_CFGR_SDPRE_DIV12
  #define RCC_CFGR_SDADCPRE_DIV14                RCC_CFGR_SDPRE_DIV14
  #define RCC_CFGR_SDADCPRE_DIV16                RCC_CFGR_SDPRE_DIV16
  #define RCC_CFGR_SDADCPRE_DIV20                RCC_CFGR_SDPRE_DIV20
  #define RCC_CFGR_SDADCPRE_DIV24                RCC_CFGR_SDPRE_DIV24
  #define RCC_CFGR_SDADCPRE_DIV28                RCC_CFGR_SDPRE_DIV28
  #define RCC_CFGR_SDADCPRE_DIV32                RCC_CFGR_SDPRE_DIV32
  #define RCC_CFGR_SDADCPRE_DIV36                RCC_CFGR_SDPRE_DIV36
  #define RCC_CFGR_SDADCPRE_DIV40                RCC_CFGR_SDPRE_DIV40
  #define RCC_CFGR_SDADCPRE_DIV44                RCC_CFGR_SDPRE_DIV44
  #define RCC_CFGR_SDADCPRE_DIV48                RCC_CFGR_SDPRE_DIV48
  
  /*********************  Bit definition for RCC_CIR register  ********************/
  #define RCC_CIR_LSIRDYF_Pos                      (0U)
  #define RCC_CIR_LSIRDYF_Msk                      (0x1UL << RCC_CIR_LSIRDYF_Pos) /*!< 0x00000001 */
  #define RCC_CIR_LSIRDYF                          RCC_CIR_LSIRDYF_Msk           /*!< LSI Ready Interrupt flag */
  #define RCC_CIR_LSERDYF_Pos                      (1U)
  #define RCC_CIR_LSERDYF_Msk                      (0x1UL << RCC_CIR_LSERDYF_Pos) /*!< 0x00000002 */
  #define RCC_CIR_LSERDYF                          RCC_CIR_LSERDYF_Msk           /*!< LSE Ready Interrupt flag */
  #define RCC_CIR_HSIRDYF_Pos                      (2U)
  #define RCC_CIR_HSIRDYF_Msk                      (0x1UL << RCC_CIR_HSIRDYF_Pos) /*!< 0x00000004 */
  #define RCC_CIR_HSIRDYF                          RCC_CIR_HSIRDYF_Msk           /*!< HSI Ready Interrupt flag */
  #define RCC_CIR_HSERDYF_Pos                      (3U)
  #define RCC_CIR_HSERDYF_Msk                      (0x1UL << RCC_CIR_HSERDYF_Pos) /*!< 0x00000008 */
  #define RCC_CIR_HSERDYF                          RCC_CIR_HSERDYF_Msk           /*!< HSE Ready Interrupt flag */
  #define RCC_CIR_PLLRDYF_Pos                      (4U)
  #define RCC_CIR_PLLRDYF_Msk                      (0x1UL << RCC_CIR_PLLRDYF_Pos) /*!< 0x00000010 */
  #define RCC_CIR_PLLRDYF                          RCC_CIR_PLLRDYF_Msk           /*!< PLL Ready Interrupt flag */
  #define RCC_CIR_CSSF_Pos                         (7U)
  #define RCC_CIR_CSSF_Msk                         (0x1UL << RCC_CIR_CSSF_Pos)    /*!< 0x00000080 */
  #define RCC_CIR_CSSF                             RCC_CIR_CSSF_Msk              /*!< Clock Security System Interrupt flag */
  #define RCC_CIR_LSIRDYIE_Pos                     (8U)
  #define RCC_CIR_LSIRDYIE_Msk                     (0x1UL << RCC_CIR_LSIRDYIE_Pos) /*!< 0x00000100 */
  #define RCC_CIR_LSIRDYIE                         RCC_CIR_LSIRDYIE_Msk          /*!< LSI Ready Interrupt Enable */
  #define RCC_CIR_LSERDYIE_Pos                     (9U)
  #define RCC_CIR_LSERDYIE_Msk                     (0x1UL << RCC_CIR_LSERDYIE_Pos) /*!< 0x00000200 */
  #define RCC_CIR_LSERDYIE                         RCC_CIR_LSERDYIE_Msk          /*!< LSE Ready Interrupt Enable */
  #define RCC_CIR_HSIRDYIE_Pos                     (10U)
  #define RCC_CIR_HSIRDYIE_Msk                     (0x1UL << RCC_CIR_HSIRDYIE_Pos) /*!< 0x00000400 */
  #define RCC_CIR_HSIRDYIE                         RCC_CIR_HSIRDYIE_Msk          /*!< HSI Ready Interrupt Enable */
  #define RCC_CIR_HSERDYIE_Pos                     (11U)
  #define RCC_CIR_HSERDYIE_Msk                     (0x1UL << RCC_CIR_HSERDYIE_Pos) /*!< 0x00000800 */
  #define RCC_CIR_HSERDYIE                         RCC_CIR_HSERDYIE_Msk          /*!< HSE Ready Interrupt Enable */
  #define RCC_CIR_PLLRDYIE_Pos                     (12U)
  #define RCC_CIR_PLLRDYIE_Msk                     (0x1UL << RCC_CIR_PLLRDYIE_Pos) /*!< 0x00001000 */
  #define RCC_CIR_PLLRDYIE                         RCC_CIR_PLLRDYIE_Msk          /*!< PLL Ready Interrupt Enable */
  #define RCC_CIR_LSIRDYC_Pos                      (16U)
  #define RCC_CIR_LSIRDYC_Msk                      (0x1UL << RCC_CIR_LSIRDYC_Pos) /*!< 0x00010000 */
  #define RCC_CIR_LSIRDYC                          RCC_CIR_LSIRDYC_Msk           /*!< LSI Ready Interrupt Clear */
  #define RCC_CIR_LSERDYC_Pos                      (17U)
  #define RCC_CIR_LSERDYC_Msk                      (0x1UL << RCC_CIR_LSERDYC_Pos) /*!< 0x00020000 */
  #define RCC_CIR_LSERDYC                          RCC_CIR_LSERDYC_Msk           /*!< LSE Ready Interrupt Clear */
  #define RCC_CIR_HSIRDYC_Pos                      (18U)
  #define RCC_CIR_HSIRDYC_Msk                      (0x1UL << RCC_CIR_HSIRDYC_Pos) /*!< 0x00040000 */
  #define RCC_CIR_HSIRDYC                          RCC_CIR_HSIRDYC_Msk           /*!< HSI Ready Interrupt Clear */
  #define RCC_CIR_HSERDYC_Pos                      (19U)
  #define RCC_CIR_HSERDYC_Msk                      (0x1UL << RCC_CIR_HSERDYC_Pos) /*!< 0x00080000 */
  #define RCC_CIR_HSERDYC                          RCC_CIR_HSERDYC_Msk           /*!< HSE Ready Interrupt Clear */
  #define RCC_CIR_PLLRDYC_Pos                      (20U)
  #define RCC_CIR_PLLRDYC_Msk                      (0x1UL << RCC_CIR_PLLRDYC_Pos) /*!< 0x00100000 */
  #define RCC_CIR_PLLRDYC                          RCC_CIR_PLLRDYC_Msk           /*!< PLL Ready Interrupt Clear */
  #define RCC_CIR_CSSC_Pos                         (23U)
  #define RCC_CIR_CSSC_Msk                         (0x1UL << RCC_CIR_CSSC_Pos)    /*!< 0x00800000 */
  #define RCC_CIR_CSSC                             RCC_CIR_CSSC_Msk              /*!< Clock Security System Interrupt Clear */
  
  /******************  Bit definition for RCC_APB2RSTR register  *****************/
  #define RCC_APB2RSTR_SYSCFGRST_Pos               (0U)
  #define RCC_APB2RSTR_SYSCFGRST_Msk               (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00000001 */
  #define RCC_APB2RSTR_SYSCFGRST                   RCC_APB2RSTR_SYSCFGRST_Msk    /*!< SYSCFG reset */
  #define RCC_APB2RSTR_ADC1RST_Pos                 (9U)
  #define RCC_APB2RSTR_ADC1RST_Msk                 (0x1UL << RCC_APB2RSTR_ADC1RST_Pos) /*!< 0x00000200 */
  #define RCC_APB2RSTR_ADC1RST                     RCC_APB2RSTR_ADC1RST_Msk      /*!< ADC1 reset */
  #define RCC_APB2RSTR_SPI1RST_Pos                 (12U)
  #define RCC_APB2RSTR_SPI1RST_Msk                 (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */
  #define RCC_APB2RSTR_SPI1RST                     RCC_APB2RSTR_SPI1RST_Msk      /*!< SPI1 reset */
  #define RCC_APB2RSTR_USART1RST_Pos               (14U)
  #define RCC_APB2RSTR_USART1RST_Msk               (0x1UL << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00004000 */
  #define RCC_APB2RSTR_USART1RST                   RCC_APB2RSTR_USART1RST_Msk    /*!< USART1 reset */
  #define RCC_APB2RSTR_TIM15RST_Pos                (16U)
  #define RCC_APB2RSTR_TIM15RST_Msk                (0x1UL << RCC_APB2RSTR_TIM15RST_Pos) /*!< 0x00010000 */
  #define RCC_APB2RSTR_TIM15RST                    RCC_APB2RSTR_TIM15RST_Msk     /*!< TIM15 reset */
  #define RCC_APB2RSTR_TIM16RST_Pos                (17U)
  #define RCC_APB2RSTR_TIM16RST_Msk                (0x1UL << RCC_APB2RSTR_TIM16RST_Pos) /*!< 0x00020000 */
  #define RCC_APB2RSTR_TIM16RST                    RCC_APB2RSTR_TIM16RST_Msk     /*!< TIM16 reset */
  #define RCC_APB2RSTR_TIM17RST_Pos                (18U)
  #define RCC_APB2RSTR_TIM17RST_Msk                (0x1UL << RCC_APB2RSTR_TIM17RST_Pos) /*!< 0x00040000 */
  #define RCC_APB2RSTR_TIM17RST                    RCC_APB2RSTR_TIM17RST_Msk     /*!< TIM17 reset */
  #define RCC_APB2RSTR_TIM19RST_Pos                (19U)
  #define RCC_APB2RSTR_TIM19RST_Msk                (0x1UL << RCC_APB2RSTR_TIM19RST_Pos) /*!< 0x00080000 */
  #define RCC_APB2RSTR_TIM19RST                    RCC_APB2RSTR_TIM19RST_Msk     /*!< TIM19 reset */
  #define RCC_APB2RSTR_SDADC1RST_Pos               (24U)
  #define RCC_APB2RSTR_SDADC1RST_Msk               (0x1UL << RCC_APB2RSTR_SDADC1RST_Pos) /*!< 0x01000000 */
  #define RCC_APB2RSTR_SDADC1RST                   RCC_APB2RSTR_SDADC1RST_Msk    /*!< SDADC1 reset */
  #define RCC_APB2RSTR_SDADC2RST_Pos               (25U)
  #define RCC_APB2RSTR_SDADC2RST_Msk               (0x1UL << RCC_APB2RSTR_SDADC2RST_Pos) /*!< 0x02000000 */
  #define RCC_APB2RSTR_SDADC2RST                   RCC_APB2RSTR_SDADC2RST_Msk    /*!< SDADC2 reset */
  #define RCC_APB2RSTR_SDADC3RST_Pos               (26U)
  #define RCC_APB2RSTR_SDADC3RST_Msk               (0x1UL << RCC_APB2RSTR_SDADC3RST_Pos) /*!< 0x04000000 */
  #define RCC_APB2RSTR_SDADC3RST                   RCC_APB2RSTR_SDADC3RST_Msk    /*!< SDADC3 reset */
  
  /******************  Bit definition for RCC_APB1RSTR register  ******************/
  #define RCC_APB1RSTR_TIM2RST_Pos                 (0U)
  #define RCC_APB1RSTR_TIM2RST_Msk                 (0x1UL << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */
  #define RCC_APB1RSTR_TIM2RST                     RCC_APB1RSTR_TIM2RST_Msk      /*!< Timer 2 reset */
  #define RCC_APB1RSTR_TIM3RST_Pos                 (1U)
  #define RCC_APB1RSTR_TIM3RST_Msk                 (0x1UL << RCC_APB1RSTR_TIM3RST_Pos) /*!< 0x00000002 */
  #define RCC_APB1RSTR_TIM3RST                     RCC_APB1RSTR_TIM3RST_Msk      /*!< Timer 3 reset */
  #define RCC_APB1RSTR_TIM4RST_Pos                 (2U)
  #define RCC_APB1RSTR_TIM4RST_Msk                 (0x1UL << RCC_APB1RSTR_TIM4RST_Pos) /*!< 0x00000004 */
  #define RCC_APB1RSTR_TIM4RST                     RCC_APB1RSTR_TIM4RST_Msk      /*!< Timer 4 reset */
  #define RCC_APB1RSTR_TIM5RST_Pos                 (3U)
  #define RCC_APB1RSTR_TIM5RST_Msk                 (0x1UL << RCC_APB1RSTR_TIM5RST_Pos) /*!< 0x00000008 */
  #define RCC_APB1RSTR_TIM5RST                     RCC_APB1RSTR_TIM5RST_Msk      /*!< Timer 5 reset */
  #define RCC_APB1RSTR_TIM6RST_Pos                 (4U)
  #define RCC_APB1RSTR_TIM6RST_Msk                 (0x1UL << RCC_APB1RSTR_TIM6RST_Pos) /*!< 0x00000010 */
  #define RCC_APB1RSTR_TIM6RST                     RCC_APB1RSTR_TIM6RST_Msk      /*!< Timer 6 reset */
  #define RCC_APB1RSTR_TIM7RST_Pos                 (5U)
  #define RCC_APB1RSTR_TIM7RST_Msk                 (0x1UL << RCC_APB1RSTR_TIM7RST_Pos) /*!< 0x00000020 */
  #define RCC_APB1RSTR_TIM7RST                     RCC_APB1RSTR_TIM7RST_Msk      /*!< Timer 7 reset */
  #define RCC_APB1RSTR_TIM12RST_Pos                (6U)
  #define RCC_APB1RSTR_TIM12RST_Msk                (0x1UL << RCC_APB1RSTR_TIM12RST_Pos) /*!< 0x00000040 */
  #define RCC_APB1RSTR_TIM12RST                    RCC_APB1RSTR_TIM12RST_Msk     /*!< Timer 12 reset */
  #define RCC_APB1RSTR_TIM13RST_Pos                (7U)
  #define RCC_APB1RSTR_TIM13RST_Msk                (0x1UL << RCC_APB1RSTR_TIM13RST_Pos) /*!< 0x00000080 */
  #define RCC_APB1RSTR_TIM13RST                    RCC_APB1RSTR_TIM13RST_Msk     /*!< Timer 13 reset */
  #define RCC_APB1RSTR_TIM14RST_Pos                (8U)
  #define RCC_APB1RSTR_TIM14RST_Msk                (0x1UL << RCC_APB1RSTR_TIM14RST_Pos) /*!< 0x00000100 */
  #define RCC_APB1RSTR_TIM14RST                    RCC_APB1RSTR_TIM14RST_Msk     /*!< Timer 14 reset */
  #define RCC_APB1RSTR_TIM18RST_Pos                (9U)
  #define RCC_APB1RSTR_TIM18RST_Msk                (0x1UL << RCC_APB1RSTR_TIM18RST_Pos) /*!< 0x00000200 */
  #define RCC_APB1RSTR_TIM18RST                    RCC_APB1RSTR_TIM18RST_Msk     /*!< Timer 18 reset */
  #define RCC_APB1RSTR_WWDGRST_Pos                 (11U)
  #define RCC_APB1RSTR_WWDGRST_Msk                 (0x1UL << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */
  #define RCC_APB1RSTR_WWDGRST                     RCC_APB1RSTR_WWDGRST_Msk      /*!< Window Watchdog reset */
  #define RCC_APB1RSTR_SPI2RST_Pos                 (14U)
  #define RCC_APB1RSTR_SPI2RST_Msk                 (0x1UL << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */
  #define RCC_APB1RSTR_SPI2RST                     RCC_APB1RSTR_SPI2RST_Msk      /*!< SPI2 reset */
  #define RCC_APB1RSTR_SPI3RST_Pos                 (15U)
  #define RCC_APB1RSTR_SPI3RST_Msk                 (0x1UL << RCC_APB1RSTR_SPI3RST_Pos) /*!< 0x00008000 */
  #define RCC_APB1RSTR_SPI3RST                     RCC_APB1RSTR_SPI3RST_Msk      /*!< SPI3 reset */
  #define RCC_APB1RSTR_USART2RST_Pos               (17U)
  #define RCC_APB1RSTR_USART2RST_Msk               (0x1UL << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */
  #define RCC_APB1RSTR_USART2RST                   RCC_APB1RSTR_USART2RST_Msk    /*!< USART 2 reset */
  #define RCC_APB1RSTR_USART3RST_Pos               (18U)
  #define RCC_APB1RSTR_USART3RST_Msk               (0x1UL << RCC_APB1RSTR_USART3RST_Pos) /*!< 0x00040000 */
  #define RCC_APB1RSTR_USART3RST                   RCC_APB1RSTR_USART3RST_Msk    /*!< USART 3 reset */
  #define RCC_APB1RSTR_I2C1RST_Pos                 (21U)
  #define RCC_APB1RSTR_I2C1RST_Msk                 (0x1UL << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */
  #define RCC_APB1RSTR_I2C1RST                     RCC_APB1RSTR_I2C1RST_Msk      /*!< I2C 1 reset */
  #define RCC_APB1RSTR_I2C2RST_Pos                 (22U)
  #define RCC_APB1RSTR_I2C2RST_Msk                 (0x1UL << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */
  #define RCC_APB1RSTR_I2C2RST                     RCC_APB1RSTR_I2C2RST_Msk      /*!< I2C 2 reset */
  #define RCC_APB1RSTR_CANRST_Pos                  (25U)
  #define RCC_APB1RSTR_CANRST_Msk                  (0x1UL << RCC_APB1RSTR_CANRST_Pos) /*!< 0x02000000 */
  #define RCC_APB1RSTR_CANRST                      RCC_APB1RSTR_CANRST_Msk       /*!< CAN reset */
  #define RCC_APB1RSTR_DAC2RST_Pos                 (26U)
  #define RCC_APB1RSTR_DAC2RST_Msk                 (0x1UL << RCC_APB1RSTR_DAC2RST_Pos) /*!< 0x04000000 */
  #define RCC_APB1RSTR_DAC2RST                     RCC_APB1RSTR_DAC2RST_Msk      /*!< DAC 2 reset */
  #define RCC_APB1RSTR_PWRRST_Pos                  (28U)
  #define RCC_APB1RSTR_PWRRST_Msk                  (0x1UL << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */
  #define RCC_APB1RSTR_PWRRST                      RCC_APB1RSTR_PWRRST_Msk       /*!< PWR reset */
  #define RCC_APB1RSTR_DAC1RST_Pos                 (29U)
  #define RCC_APB1RSTR_DAC1RST_Msk                 (0x1UL << RCC_APB1RSTR_DAC1RST_Pos) /*!< 0x20000000 */
  #define RCC_APB1RSTR_DAC1RST                     RCC_APB1RSTR_DAC1RST_Msk      /*!< DAC 1 reset */
  #define RCC_APB1RSTR_CECRST_Pos                  (30U)
  #define RCC_APB1RSTR_CECRST_Msk                  (0x1UL << RCC_APB1RSTR_CECRST_Pos) /*!< 0x40000000 */
  #define RCC_APB1RSTR_CECRST                      RCC_APB1RSTR_CECRST_Msk       /*!< CEC reset */
  
  /******************  Bit definition for RCC_AHBENR register  ******************/
  #define RCC_AHBENR_DMA1EN_Pos                    (0U)
  #define RCC_AHBENR_DMA1EN_Msk                    (0x1UL << RCC_AHBENR_DMA1EN_Pos) /*!< 0x00000001 */
  #define RCC_AHBENR_DMA1EN                        RCC_AHBENR_DMA1EN_Msk         /*!< DMA1 clock enable */
  #define RCC_AHBENR_DMA2EN_Pos                    (1U)
  #define RCC_AHBENR_DMA2EN_Msk                    (0x1UL << RCC_AHBENR_DMA2EN_Pos) /*!< 0x00000002 */
  #define RCC_AHBENR_DMA2EN                        RCC_AHBENR_DMA2EN_Msk         /*!< DMA2 clock enable */
  #define RCC_AHBENR_SRAMEN_Pos                    (2U)
  #define RCC_AHBENR_SRAMEN_Msk                    (0x1UL << RCC_AHBENR_SRAMEN_Pos) /*!< 0x00000004 */
  #define RCC_AHBENR_SRAMEN                        RCC_AHBENR_SRAMEN_Msk         /*!< SRAM interface clock enable */
  #define RCC_AHBENR_FLITFEN_Pos                   (4U)
  #define RCC_AHBENR_FLITFEN_Msk                   (0x1UL << RCC_AHBENR_FLITFEN_Pos) /*!< 0x00000010 */
  #define RCC_AHBENR_FLITFEN                       RCC_AHBENR_FLITFEN_Msk        /*!< FLITF clock enable */
  #define RCC_AHBENR_CRCEN_Pos                     (6U)
  #define RCC_AHBENR_CRCEN_Msk                     (0x1UL << RCC_AHBENR_CRCEN_Pos) /*!< 0x00000040 */
  #define RCC_AHBENR_CRCEN                         RCC_AHBENR_CRCEN_Msk          /*!< CRC clock enable */
  #define RCC_AHBENR_GPIOAEN_Pos                   (17U)
  #define RCC_AHBENR_GPIOAEN_Msk                   (0x1UL << RCC_AHBENR_GPIOAEN_Pos) /*!< 0x00020000 */
  #define RCC_AHBENR_GPIOAEN                       RCC_AHBENR_GPIOAEN_Msk        /*!< GPIOA clock enable */
  #define RCC_AHBENR_GPIOBEN_Pos                   (18U)
  #define RCC_AHBENR_GPIOBEN_Msk                   (0x1UL << RCC_AHBENR_GPIOBEN_Pos) /*!< 0x00040000 */
  #define RCC_AHBENR_GPIOBEN                       RCC_AHBENR_GPIOBEN_Msk        /*!< GPIOB clock enable */
  #define RCC_AHBENR_GPIOCEN_Pos                   (19U)
  #define RCC_AHBENR_GPIOCEN_Msk                   (0x1UL << RCC_AHBENR_GPIOCEN_Pos) /*!< 0x00080000 */
  #define RCC_AHBENR_GPIOCEN                       RCC_AHBENR_GPIOCEN_Msk        /*!< GPIOC clock enable */
  #define RCC_AHBENR_GPIODEN_Pos                   (20U)
  #define RCC_AHBENR_GPIODEN_Msk                   (0x1UL << RCC_AHBENR_GPIODEN_Pos) /*!< 0x00100000 */
  #define RCC_AHBENR_GPIODEN                       RCC_AHBENR_GPIODEN_Msk        /*!< GPIOD clock enable */
  #define RCC_AHBENR_GPIOEEN_Pos                   (21U)
  #define RCC_AHBENR_GPIOEEN_Msk                   (0x1UL << RCC_AHBENR_GPIOEEN_Pos) /*!< 0x00200000 */
  #define RCC_AHBENR_GPIOEEN                       RCC_AHBENR_GPIOEEN_Msk        /*!< GPIOE clock enable */
  #define RCC_AHBENR_GPIOFEN_Pos                   (22U)
  #define RCC_AHBENR_GPIOFEN_Msk                   (0x1UL << RCC_AHBENR_GPIOFEN_Pos) /*!< 0x00400000 */
  #define RCC_AHBENR_GPIOFEN                       RCC_AHBENR_GPIOFEN_Msk        /*!< GPIOF clock enable */
  #define RCC_AHBENR_TSCEN_Pos                     (24U)
  #define RCC_AHBENR_TSCEN_Msk                     (0x1UL << RCC_AHBENR_TSCEN_Pos) /*!< 0x01000000 */
  #define RCC_AHBENR_TSCEN                         RCC_AHBENR_TSCEN_Msk          /*!< TS clock enable */
  
  /*****************  Bit definition for RCC_APB2ENR register  ******************/
  #define RCC_APB2ENR_SYSCFGEN_Pos                 (0U)
  #define RCC_APB2ENR_SYSCFGEN_Msk                 (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos) /*!< 0x00000001 */
  #define RCC_APB2ENR_SYSCFGEN                     RCC_APB2ENR_SYSCFGEN_Msk      /*!< SYSCFG clock enable */
  #define RCC_APB2ENR_ADC1EN_Pos                   (9U)
  #define RCC_APB2ENR_ADC1EN_Msk                   (0x1UL << RCC_APB2ENR_ADC1EN_Pos) /*!< 0x00000200 */
  #define RCC_APB2ENR_ADC1EN                       RCC_APB2ENR_ADC1EN_Msk        /*!< ADC1 clock enable */
  #define RCC_APB2ENR_SPI1EN_Pos                   (12U)
  #define RCC_APB2ENR_SPI1EN_Msk                   (0x1UL << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */
  #define RCC_APB2ENR_SPI1EN                       RCC_APB2ENR_SPI1EN_Msk        /*!< SPI1 clock enable */
  #define RCC_APB2ENR_USART1EN_Pos                 (14U)
  #define RCC_APB2ENR_USART1EN_Msk                 (0x1UL << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00004000 */
  #define RCC_APB2ENR_USART1EN                     RCC_APB2ENR_USART1EN_Msk      /*!< USART1 clock enable */
  #define RCC_APB2ENR_TIM15EN_Pos                  (16U)
  #define RCC_APB2ENR_TIM15EN_Msk                  (0x1UL << RCC_APB2ENR_TIM15EN_Pos) /*!< 0x00010000 */
  #define RCC_APB2ENR_TIM15EN                      RCC_APB2ENR_TIM15EN_Msk       /*!< TIM15 clock enable */
  #define RCC_APB2ENR_TIM16EN_Pos                  (17U)
  #define RCC_APB2ENR_TIM16EN_Msk                  (0x1UL << RCC_APB2ENR_TIM16EN_Pos) /*!< 0x00020000 */
  #define RCC_APB2ENR_TIM16EN                      RCC_APB2ENR_TIM16EN_Msk       /*!< TIM16 clock enable */
  #define RCC_APB2ENR_TIM17EN_Pos                  (18U)
  #define RCC_APB2ENR_TIM17EN_Msk                  (0x1UL << RCC_APB2ENR_TIM17EN_Pos) /*!< 0x00040000 */
  #define RCC_APB2ENR_TIM17EN                      RCC_APB2ENR_TIM17EN_Msk       /*!< TIM17 clock enable */
  #define RCC_APB2ENR_TIM19EN_Pos                  (19U)
  #define RCC_APB2ENR_TIM19EN_Msk                  (0x1UL << RCC_APB2ENR_TIM19EN_Pos) /*!< 0x00080000 */
  #define RCC_APB2ENR_TIM19EN                      RCC_APB2ENR_TIM19EN_Msk       /*!< TIM19 clock enable */
  #define RCC_APB2ENR_SDADC1EN_Pos                 (24U)
  #define RCC_APB2ENR_SDADC1EN_Msk                 (0x1UL << RCC_APB2ENR_SDADC1EN_Pos) /*!< 0x01000000 */
  #define RCC_APB2ENR_SDADC1EN                     RCC_APB2ENR_SDADC1EN_Msk      /*!< SDADC1 clock enable */
  #define RCC_APB2ENR_SDADC2EN_Pos                 (25U)
  #define RCC_APB2ENR_SDADC2EN_Msk                 (0x1UL << RCC_APB2ENR_SDADC2EN_Pos) /*!< 0x02000000 */
  #define RCC_APB2ENR_SDADC2EN                     RCC_APB2ENR_SDADC2EN_Msk      /*!< SDADC2 clock enable */
  #define RCC_APB2ENR_SDADC3EN_Pos                 (26U)
  #define RCC_APB2ENR_SDADC3EN_Msk                 (0x1UL << RCC_APB2ENR_SDADC3EN_Pos) /*!< 0x04000000 */
  #define RCC_APB2ENR_SDADC3EN                     RCC_APB2ENR_SDADC3EN_Msk      /*!< SDADC3 clock enable */
  
  /******************  Bit definition for RCC_APB1ENR register  ******************/
  #define RCC_APB1ENR_TIM2EN_Pos                   (0U)
  #define RCC_APB1ENR_TIM2EN_Msk                   (0x1UL << RCC_APB1ENR_TIM2EN_Pos) /*!< 0x00000001 */
  #define RCC_APB1ENR_TIM2EN                       RCC_APB1ENR_TIM2EN_Msk        /*!< Timer 2 clock enable */
  #define RCC_APB1ENR_TIM3EN_Pos                   (1U)
  #define RCC_APB1ENR_TIM3EN_Msk                   (0x1UL << RCC_APB1ENR_TIM3EN_Pos) /*!< 0x00000002 */
  #define RCC_APB1ENR_TIM3EN                       RCC_APB1ENR_TIM3EN_Msk        /*!< Timer 3 clock enable */
  #define RCC_APB1ENR_TIM4EN_Pos                   (2U)
  #define RCC_APB1ENR_TIM4EN_Msk                   (0x1UL << RCC_APB1ENR_TIM4EN_Pos) /*!< 0x00000004 */
  #define RCC_APB1ENR_TIM4EN                       RCC_APB1ENR_TIM4EN_Msk        /*!< Timer 4 clock enable */
  #define RCC_APB1ENR_TIM5EN_Pos                   (3U)
  #define RCC_APB1ENR_TIM5EN_Msk                   (0x1UL << RCC_APB1ENR_TIM5EN_Pos) /*!< 0x00000008 */
  #define RCC_APB1ENR_TIM5EN                       RCC_APB1ENR_TIM5EN_Msk        /*!< Timer 5 clock enable */
  #define RCC_APB1ENR_TIM6EN_Pos                   (4U)
  #define RCC_APB1ENR_TIM6EN_Msk                   (0x1UL << RCC_APB1ENR_TIM6EN_Pos) /*!< 0x00000010 */
  #define RCC_APB1ENR_TIM6EN                       RCC_APB1ENR_TIM6EN_Msk        /*!< Timer 6 clock enable */
  #define RCC_APB1ENR_TIM7EN_Pos                   (5U)
  #define RCC_APB1ENR_TIM7EN_Msk                   (0x1UL << RCC_APB1ENR_TIM7EN_Pos) /*!< 0x00000020 */
  #define RCC_APB1ENR_TIM7EN                       RCC_APB1ENR_TIM7EN_Msk        /*!< Timer 7 clock enable */
  #define RCC_APB1ENR_TIM12EN_Pos                  (6U)
  #define RCC_APB1ENR_TIM12EN_Msk                  (0x1UL << RCC_APB1ENR_TIM12EN_Pos) /*!< 0x00000040 */
  #define RCC_APB1ENR_TIM12EN                      RCC_APB1ENR_TIM12EN_Msk       /*!< Timer 12 clock enable */
  #define RCC_APB1ENR_TIM13EN_Pos                  (7U)
  #define RCC_APB1ENR_TIM13EN_Msk                  (0x1UL << RCC_APB1ENR_TIM13EN_Pos) /*!< 0x00000080 */
  #define RCC_APB1ENR_TIM13EN                      RCC_APB1ENR_TIM13EN_Msk       /*!< Timer 13 clock enable */
  #define RCC_APB1ENR_TIM14EN_Pos                  (8U)
  #define RCC_APB1ENR_TIM14EN_Msk                  (0x1UL << RCC_APB1ENR_TIM14EN_Pos) /*!< 0x00000100 */
  #define RCC_APB1ENR_TIM14EN                      RCC_APB1ENR_TIM14EN_Msk       /*!< Timer 14 clock enable */
  #define RCC_APB1ENR_TIM18EN_Pos                  (9U)
  #define RCC_APB1ENR_TIM18EN_Msk                  (0x1UL << RCC_APB1ENR_TIM18EN_Pos) /*!< 0x00000200 */
  #define RCC_APB1ENR_TIM18EN                      RCC_APB1ENR_TIM18EN_Msk       /*!< Timer 18 clock enable */
  #define RCC_APB1ENR_WWDGEN_Pos                   (11U)
  #define RCC_APB1ENR_WWDGEN_Msk                   (0x1UL << RCC_APB1ENR_WWDGEN_Pos) /*!< 0x00000800 */
  #define RCC_APB1ENR_WWDGEN                       RCC_APB1ENR_WWDGEN_Msk        /*!< Window Watchdog clock enable */
  #define RCC_APB1ENR_SPI2EN_Pos                   (14U)
  #define RCC_APB1ENR_SPI2EN_Msk                   (0x1UL << RCC_APB1ENR_SPI2EN_Pos) /*!< 0x00004000 */
  #define RCC_APB1ENR_SPI2EN                       RCC_APB1ENR_SPI2EN_Msk        /*!< SPI2 clock enable */
  #define RCC_APB1ENR_SPI3EN_Pos                   (15U)
  #define RCC_APB1ENR_SPI3EN_Msk                   (0x1UL << RCC_APB1ENR_SPI3EN_Pos) /*!< 0x00008000 */
  #define RCC_APB1ENR_SPI3EN                       RCC_APB1ENR_SPI3EN_Msk        /*!< SPI3 clock enable */
  #define RCC_APB1ENR_USART2EN_Pos                 (17U)
  #define RCC_APB1ENR_USART2EN_Msk                 (0x1UL << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */
  #define RCC_APB1ENR_USART2EN                     RCC_APB1ENR_USART2EN_Msk      /*!< USART 2 clock enable */
  #define RCC_APB1ENR_USART3EN_Pos                 (18U)
  #define RCC_APB1ENR_USART3EN_Msk                 (0x1UL << RCC_APB1ENR_USART3EN_Pos) /*!< 0x00040000 */
  #define RCC_APB1ENR_USART3EN                     RCC_APB1ENR_USART3EN_Msk      /*!< USART 3 clock enable */
  #define RCC_APB1ENR_I2C1EN_Pos                   (21U)
  #define RCC_APB1ENR_I2C1EN_Msk                   (0x1UL << RCC_APB1ENR_I2C1EN_Pos) /*!< 0x00200000 */
  #define RCC_APB1ENR_I2C1EN                       RCC_APB1ENR_I2C1EN_Msk        /*!< I2C 1 clock enable */
  #define RCC_APB1ENR_I2C2EN_Pos                   (22U)
  #define RCC_APB1ENR_I2C2EN_Msk                   (0x1UL << RCC_APB1ENR_I2C2EN_Pos) /*!< 0x00400000 */
  #define RCC_APB1ENR_I2C2EN                       RCC_APB1ENR_I2C2EN_Msk        /*!< I2C 2 clock enable */
  #define RCC_APB1ENR_CANEN_Pos                    (25U)
  #define RCC_APB1ENR_CANEN_Msk                    (0x1UL << RCC_APB1ENR_CANEN_Pos) /*!< 0x02000000 */
  #define RCC_APB1ENR_CANEN                        RCC_APB1ENR_CANEN_Msk         /*!< CAN clock enable */
  #define RCC_APB1ENR_DAC2EN_Pos                   (26U)
  #define RCC_APB1ENR_DAC2EN_Msk                   (0x1UL << RCC_APB1ENR_DAC2EN_Pos) /*!< 0x04000000 */
  #define RCC_APB1ENR_DAC2EN                       RCC_APB1ENR_DAC2EN_Msk        /*!< DAC 2 clock enable */
  #define RCC_APB1ENR_PWREN_Pos                    (28U)
  #define RCC_APB1ENR_PWREN_Msk                    (0x1UL << RCC_APB1ENR_PWREN_Pos) /*!< 0x10000000 */
  #define RCC_APB1ENR_PWREN                        RCC_APB1ENR_PWREN_Msk         /*!< PWR clock enable */
  #define RCC_APB1ENR_DAC1EN_Pos                   (29U)
  #define RCC_APB1ENR_DAC1EN_Msk                   (0x1UL << RCC_APB1ENR_DAC1EN_Pos) /*!< 0x20000000 */
  #define RCC_APB1ENR_DAC1EN                       RCC_APB1ENR_DAC1EN_Msk        /*!< DAC 1 clock enable */
  #define RCC_APB1ENR_CECEN_Pos                    (30U)
  #define RCC_APB1ENR_CECEN_Msk                    (0x1UL << RCC_APB1ENR_CECEN_Pos) /*!< 0x40000000 */
  #define RCC_APB1ENR_CECEN                        RCC_APB1ENR_CECEN_Msk         /*!< CEC clock enable */
  
  /********************  Bit definition for RCC_BDCR register  ******************/
  #define RCC_BDCR_LSE_Pos                         (0U)
  #define RCC_BDCR_LSE_Msk                         (0x7UL << RCC_BDCR_LSE_Pos)    /*!< 0x00000007 */
  #define RCC_BDCR_LSE                             RCC_BDCR_LSE_Msk              /*!< External Low Speed oscillator [2:0] bits */
  #define RCC_BDCR_LSEON_Pos                       (0U)
  #define RCC_BDCR_LSEON_Msk                       (0x1UL << RCC_BDCR_LSEON_Pos)  /*!< 0x00000001 */
  #define RCC_BDCR_LSEON                           RCC_BDCR_LSEON_Msk            /*!< External Low Speed oscillator enable */
  #define RCC_BDCR_LSERDY_Pos                      (1U)
  #define RCC_BDCR_LSERDY_Msk                      (0x1UL << RCC_BDCR_LSERDY_Pos) /*!< 0x00000002 */
  #define RCC_BDCR_LSERDY                          RCC_BDCR_LSERDY_Msk           /*!< External Low Speed oscillator Ready */
  #define RCC_BDCR_LSEBYP_Pos                      (2U)
  #define RCC_BDCR_LSEBYP_Msk                      (0x1UL << RCC_BDCR_LSEBYP_Pos) /*!< 0x00000004 */
  #define RCC_BDCR_LSEBYP                          RCC_BDCR_LSEBYP_Msk           /*!< External Low Speed oscillator Bypass */
  
  #define RCC_BDCR_LSEDRV_Pos                      (3U)
  #define RCC_BDCR_LSEDRV_Msk                      (0x3UL << RCC_BDCR_LSEDRV_Pos) /*!< 0x00000018 */
  #define RCC_BDCR_LSEDRV                          RCC_BDCR_LSEDRV_Msk           /*!< LSEDRV[1:0] bits (LSE Osc. drive capability) */
  #define RCC_BDCR_LSEDRV_0                        (0x1UL << RCC_BDCR_LSEDRV_Pos) /*!< 0x00000008 */
  #define RCC_BDCR_LSEDRV_1                        (0x2UL << RCC_BDCR_LSEDRV_Pos) /*!< 0x00000010 */
  
  #define RCC_BDCR_RTCSEL_Pos                      (8U)
  #define RCC_BDCR_RTCSEL_Msk                      (0x3UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000300 */
  #define RCC_BDCR_RTCSEL                          RCC_BDCR_RTCSEL_Msk           /*!< RTCSEL[1:0] bits (RTC clock source selection) */
  #define RCC_BDCR_RTCSEL_0                        (0x1UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000100 */
  #define RCC_BDCR_RTCSEL_1                        (0x2UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000200 */
  
  /*!< RTC configuration */
  #define RCC_BDCR_RTCSEL_NOCLOCK                  (0x00000000U)                 /*!< No clock */
  #define RCC_BDCR_RTCSEL_LSE                      (0x00000100U)                 /*!< LSE oscillator clock used as RTC clock */
  #define RCC_BDCR_RTCSEL_LSI                      (0x00000200U)                 /*!< LSI oscillator clock used as RTC clock */
  #define RCC_BDCR_RTCSEL_HSE                      (0x00000300U)                 /*!< HSE oscillator clock divided by 32 used as RTC clock */
  
  #define RCC_BDCR_RTCEN_Pos                       (15U)
  #define RCC_BDCR_RTCEN_Msk                       (0x1UL << RCC_BDCR_RTCEN_Pos)  /*!< 0x00008000 */
  #define RCC_BDCR_RTCEN                           RCC_BDCR_RTCEN_Msk            /*!< RTC clock enable */
  #define RCC_BDCR_BDRST_Pos                       (16U)
  #define RCC_BDCR_BDRST_Msk                       (0x1UL << RCC_BDCR_BDRST_Pos)  /*!< 0x00010000 */
  #define RCC_BDCR_BDRST                           RCC_BDCR_BDRST_Msk            /*!< Backup domain software reset  */
  
  /********************  Bit definition for RCC_CSR register  *******************/
  #define RCC_CSR_LSION_Pos                        (0U)
  #define RCC_CSR_LSION_Msk                        (0x1UL << RCC_CSR_LSION_Pos)   /*!< 0x00000001 */
  #define RCC_CSR_LSION                            RCC_CSR_LSION_Msk             /*!< Internal Low Speed oscillator enable */
  #define RCC_CSR_LSIRDY_Pos                       (1U)
  #define RCC_CSR_LSIRDY_Msk                       (0x1UL << RCC_CSR_LSIRDY_Pos)  /*!< 0x00000002 */
  #define RCC_CSR_LSIRDY                           RCC_CSR_LSIRDY_Msk            /*!< Internal Low Speed oscillator Ready */
  #define RCC_CSR_RMVF_Pos                         (24U)
  #define RCC_CSR_RMVF_Msk                         (0x1UL << RCC_CSR_RMVF_Pos)    /*!< 0x01000000 */
  #define RCC_CSR_RMVF                             RCC_CSR_RMVF_Msk              /*!< Remove reset flag */
  #define RCC_CSR_OBLRSTF_Pos                      (25U)
  #define RCC_CSR_OBLRSTF_Msk                      (0x1UL << RCC_CSR_OBLRSTF_Pos) /*!< 0x02000000 */
  #define RCC_CSR_OBLRSTF                          RCC_CSR_OBLRSTF_Msk           /*!< OBL reset flag */
  #define RCC_CSR_PINRSTF_Pos                      (26U)
  #define RCC_CSR_PINRSTF_Msk                      (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
  #define RCC_CSR_PINRSTF                          RCC_CSR_PINRSTF_Msk           /*!< PIN reset flag */
  #define RCC_CSR_PORRSTF_Pos                      (27U)
  #define RCC_CSR_PORRSTF_Msk                      (0x1UL << RCC_CSR_PORRSTF_Pos) /*!< 0x08000000 */
  #define RCC_CSR_PORRSTF                          RCC_CSR_PORRSTF_Msk           /*!< POR/PDR reset flag */
  #define RCC_CSR_SFTRSTF_Pos                      (28U)
  #define RCC_CSR_SFTRSTF_Msk                      (0x1UL << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */
  #define RCC_CSR_SFTRSTF                          RCC_CSR_SFTRSTF_Msk           /*!< Software Reset flag */
  #define RCC_CSR_IWDGRSTF_Pos                     (29U)
  #define RCC_CSR_IWDGRSTF_Msk                     (0x1UL << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */
  #define RCC_CSR_IWDGRSTF                         RCC_CSR_IWDGRSTF_Msk          /*!< Independent Watchdog reset flag */
  #define RCC_CSR_WWDGRSTF_Pos                     (30U)
  #define RCC_CSR_WWDGRSTF_Msk                     (0x1UL << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */
  #define RCC_CSR_WWDGRSTF                         RCC_CSR_WWDGRSTF_Msk          /*!< Window watchdog reset flag */
  #define RCC_CSR_LPWRRSTF_Pos                     (31U)
  #define RCC_CSR_LPWRRSTF_Msk                     (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
  #define RCC_CSR_LPWRRSTF                         RCC_CSR_LPWRRSTF_Msk          /*!< Low-Power reset flag */
  
  /*******************  Bit definition for RCC_AHBRSTR register  ****************/
  #define RCC_AHBRSTR_GPIOARST_Pos                 (17U)
  #define RCC_AHBRSTR_GPIOARST_Msk                 (0x1UL << RCC_AHBRSTR_GPIOARST_Pos) /*!< 0x00020000 */
  #define RCC_AHBRSTR_GPIOARST                     RCC_AHBRSTR_GPIOARST_Msk      /*!< GPIOA reset */
  #define RCC_AHBRSTR_GPIOBRST_Pos                 (18U)
  #define RCC_AHBRSTR_GPIOBRST_Msk                 (0x1UL << RCC_AHBRSTR_GPIOBRST_Pos) /*!< 0x00040000 */
  #define RCC_AHBRSTR_GPIOBRST                     RCC_AHBRSTR_GPIOBRST_Msk      /*!< GPIOB reset */
  #define RCC_AHBRSTR_GPIOCRST_Pos                 (19U)
  #define RCC_AHBRSTR_GPIOCRST_Msk                 (0x1UL << RCC_AHBRSTR_GPIOCRST_Pos) /*!< 0x00080000 */
  #define RCC_AHBRSTR_GPIOCRST                     RCC_AHBRSTR_GPIOCRST_Msk      /*!< GPIOC reset */
  #define RCC_AHBRSTR_GPIODRST_Pos                 (20U)
  #define RCC_AHBRSTR_GPIODRST_Msk                 (0x1UL << RCC_AHBRSTR_GPIODRST_Pos) /*!< 0x00100000 */
  #define RCC_AHBRSTR_GPIODRST                     RCC_AHBRSTR_GPIODRST_Msk      /*!< GPIOD reset */
  #define RCC_AHBRSTR_GPIOERST_Pos                 (21U)
  #define RCC_AHBRSTR_GPIOERST_Msk                 (0x1UL << RCC_AHBRSTR_GPIOERST_Pos) /*!< 0x00200000 */
  #define RCC_AHBRSTR_GPIOERST                     RCC_AHBRSTR_GPIOERST_Msk      /*!< GPIOE reset */
  #define RCC_AHBRSTR_GPIOFRST_Pos                 (22U)
  #define RCC_AHBRSTR_GPIOFRST_Msk                 (0x1UL << RCC_AHBRSTR_GPIOFRST_Pos) /*!< 0x00400000 */
  #define RCC_AHBRSTR_GPIOFRST                     RCC_AHBRSTR_GPIOFRST_Msk      /*!< GPIOF reset */
  #define RCC_AHBRSTR_TSCRST_Pos                   (24U)
  #define RCC_AHBRSTR_TSCRST_Msk                   (0x1UL << RCC_AHBRSTR_TSCRST_Pos) /*!< 0x01000000 */
  #define RCC_AHBRSTR_TSCRST                       RCC_AHBRSTR_TSCRST_Msk        /*!< TSC reset */
  
  /*******************  Bit definition for RCC_CFGR2 register  ******************/
  /*!< PREDIV configuration */
  #define RCC_CFGR2_PREDIV_Pos                     (0U)
  #define RCC_CFGR2_PREDIV_Msk                     (0xFUL << RCC_CFGR2_PREDIV_Pos) /*!< 0x0000000F */
  #define RCC_CFGR2_PREDIV                         RCC_CFGR2_PREDIV_Msk          /*!< PREDIV[3:0] bits */
  #define RCC_CFGR2_PREDIV_0                       (0x1UL << RCC_CFGR2_PREDIV_Pos) /*!< 0x00000001 */
  #define RCC_CFGR2_PREDIV_1                       (0x2UL << RCC_CFGR2_PREDIV_Pos) /*!< 0x00000002 */
  #define RCC_CFGR2_PREDIV_2                       (0x4UL << RCC_CFGR2_PREDIV_Pos) /*!< 0x00000004 */
  #define RCC_CFGR2_PREDIV_3                       (0x8UL << RCC_CFGR2_PREDIV_Pos) /*!< 0x00000008 */
  
  #define RCC_CFGR2_PREDIV_DIV1                    (0x00000000U)                 /*!< PREDIV input clock not divided */
  #define RCC_CFGR2_PREDIV_DIV2                    (0x00000001U)                 /*!< PREDIV input clock divided by 2 */
  #define RCC_CFGR2_PREDIV_DIV3                    (0x00000002U)                 /*!< PREDIV input clock divided by 3 */
  #define RCC_CFGR2_PREDIV_DIV4                    (0x00000003U)                 /*!< PREDIV input clock divided by 4 */
  #define RCC_CFGR2_PREDIV_DIV5                    (0x00000004U)                 /*!< PREDIV input clock divided by 5 */
  #define RCC_CFGR2_PREDIV_DIV6                    (0x00000005U)                 /*!< PREDIV input clock divided by 6 */
  #define RCC_CFGR2_PREDIV_DIV7                    (0x00000006U)                 /*!< PREDIV input clock divided by 7 */
  #define RCC_CFGR2_PREDIV_DIV8                    (0x00000007U)                 /*!< PREDIV input clock divided by 8 */
  #define RCC_CFGR2_PREDIV_DIV9                    (0x00000008U)                 /*!< PREDIV input clock divided by 9 */
  #define RCC_CFGR2_PREDIV_DIV10                   (0x00000009U)                 /*!< PREDIV input clock divided by 10 */
  #define RCC_CFGR2_PREDIV_DIV11                   (0x0000000AU)                 /*!< PREDIV input clock divided by 11 */
  #define RCC_CFGR2_PREDIV_DIV12                   (0x0000000BU)                 /*!< PREDIV input clock divided by 12 */
  #define RCC_CFGR2_PREDIV_DIV13                   (0x0000000CU)                 /*!< PREDIV input clock divided by 13 */
  #define RCC_CFGR2_PREDIV_DIV14                   (0x0000000DU)                 /*!< PREDIV input clock divided by 14 */
  #define RCC_CFGR2_PREDIV_DIV15                   (0x0000000EU)                 /*!< PREDIV input clock divided by 15 */
  #define RCC_CFGR2_PREDIV_DIV16                   (0x0000000FU)                 /*!< PREDIV input clock divided by 16 */
  
  /*******************  Bit definition for RCC_CFGR3 register  ******************/
  #define RCC_CFGR3_USART1SW_Pos                   (0U)
  #define RCC_CFGR3_USART1SW_Msk                   (0x3UL << RCC_CFGR3_USART1SW_Pos) /*!< 0x00000003 */
  #define RCC_CFGR3_USART1SW                       RCC_CFGR3_USART1SW_Msk        /*!< USART1SW[1:0] bits */
  #define RCC_CFGR3_USART1SW_0                     (0x1UL << RCC_CFGR3_USART1SW_Pos) /*!< 0x00000001 */
  #define RCC_CFGR3_USART1SW_1                     (0x2UL << RCC_CFGR3_USART1SW_Pos) /*!< 0x00000002 */
  
  #define RCC_CFGR3_USART1SW_PCLK2                 (0x00000000U)                 /*!< PCLK2 clock used as USART1 clock source */
  #define RCC_CFGR3_USART1SW_SYSCLK                (0x00000001U)                 /*!< System clock selected as USART1 clock source */
  #define RCC_CFGR3_USART1SW_LSE                   (0x00000002U)                 /*!< LSE oscillator clock used as USART1 clock source */
  #define RCC_CFGR3_USART1SW_HSI                   (0x00000003U)                 /*!< HSI oscillator clock used as USART1 clock source */
  /* Legacy defines */
  #define  RCC_CFGR3_USART1SW_PCLK             RCC_CFGR3_USART1SW_PCLK2
  
  #define RCC_CFGR3_I2CSW_Pos                      (4U)
  #define RCC_CFGR3_I2CSW_Msk                      (0x3UL << RCC_CFGR3_I2CSW_Pos) /*!< 0x00000030 */
  #define RCC_CFGR3_I2CSW                          RCC_CFGR3_I2CSW_Msk           /*!< I2CSW bits */
  #define RCC_CFGR3_I2C1SW_Pos                     (4U)
  #define RCC_CFGR3_I2C1SW_Msk                     (0x1UL << RCC_CFGR3_I2C1SW_Pos) /*!< 0x00000010 */
  #define RCC_CFGR3_I2C1SW                         RCC_CFGR3_I2C1SW_Msk          /*!< I2C1SW bits */
  #define RCC_CFGR3_I2C2SW_Pos                     (5U)
  #define RCC_CFGR3_I2C2SW_Msk                     (0x1UL << RCC_CFGR3_I2C2SW_Pos) /*!< 0x00000020 */
  #define RCC_CFGR3_I2C2SW                         RCC_CFGR3_I2C2SW_Msk          /*!< I2C2SW bits */
  
  #define RCC_CFGR3_I2C1SW_HSI                     (0x00000000U)                 /*!< HSI oscillator clock used as I2C1 clock source */
  #define RCC_CFGR3_I2C1SW_SYSCLK_Pos              (4U)
  #define RCC_CFGR3_I2C1SW_SYSCLK_Msk              (0x1UL << RCC_CFGR3_I2C1SW_SYSCLK_Pos) /*!< 0x00000010 */
  #define RCC_CFGR3_I2C1SW_SYSCLK                  RCC_CFGR3_I2C1SW_SYSCLK_Msk   /*!< System clock selected as I2C1 clock source */
  #define RCC_CFGR3_I2C2SW_HSI                     (0x00000000U)                 /*!< HSI oscillator clock used as I2C2 clock source */
  #define RCC_CFGR3_I2C2SW_SYSCLK_Pos              (5U)
  #define RCC_CFGR3_I2C2SW_SYSCLK_Msk              (0x1UL << RCC_CFGR3_I2C2SW_SYSCLK_Pos) /*!< 0x00000020 */
  #define RCC_CFGR3_I2C2SW_SYSCLK                  RCC_CFGR3_I2C2SW_SYSCLK_Msk   /*!< System clock selected as I2C2 clock source */
  
  #define RCC_CFGR3_CECSW_Pos                      (6U)
  #define RCC_CFGR3_CECSW_Msk                      (0x1UL << RCC_CFGR3_CECSW_Pos) /*!< 0x00000040 */
  #define RCC_CFGR3_CECSW                          RCC_CFGR3_CECSW_Msk           /*!< CECSW bits */
  
  #define RCC_CFGR3_CECSW_HSI_DIV244               (0x00000000U)                 /*!< HSI clock divided by 244 selected as HDMI CEC entry clock source */
  #define RCC_CFGR3_CECSW_LSE_Pos                  (6U)
  #define RCC_CFGR3_CECSW_LSE_Msk                  (0x1UL << RCC_CFGR3_CECSW_LSE_Pos) /*!< 0x00000040 */
  #define RCC_CFGR3_CECSW_LSE                      RCC_CFGR3_CECSW_LSE_Msk       /*!< LSE clock selected as HDMI CEC entry clock source */
  
  #define RCC_CFGR3_USART2SW_Pos                   (16U)
  #define RCC_CFGR3_USART2SW_Msk                   (0x3UL << RCC_CFGR3_USART2SW_Pos) /*!< 0x00030000 */
  #define RCC_CFGR3_USART2SW                       RCC_CFGR3_USART2SW_Msk        /*!< USART2SW[1:0] bits */
  #define RCC_CFGR3_USART2SW_0                     (0x1UL << RCC_CFGR3_USART2SW_Pos) /*!< 0x00010000 */
  #define RCC_CFGR3_USART2SW_1                     (0x2UL << RCC_CFGR3_USART2SW_Pos) /*!< 0x00020000 */
  
  #define RCC_CFGR3_USART2SW_PCLK                  (0x00000000U)                 /*!< PCLK1 clock used as USART2 clock source */
  #define RCC_CFGR3_USART2SW_SYSCLK                (0x00010000U)                 /*!< System clock selected as USART2 clock source */
  #define RCC_CFGR3_USART2SW_LSE                   (0x00020000U)                 /*!< LSE oscillator clock used as USART2 clock source */
  #define RCC_CFGR3_USART2SW_HSI                   (0x00030000U)                 /*!< HSI oscillator clock used as USART2 clock source */
  
  #define RCC_CFGR3_USART3SW_Pos                   (18U)
  #define RCC_CFGR3_USART3SW_Msk                   (0x3UL << RCC_CFGR3_USART3SW_Pos) /*!< 0x000C0000 */
  #define RCC_CFGR3_USART3SW                       RCC_CFGR3_USART3SW_Msk        /*!< USART3SW[1:0] bits */
  #define RCC_CFGR3_USART3SW_0                     (0x1UL << RCC_CFGR3_USART3SW_Pos) /*!< 0x00040000 */
  #define RCC_CFGR3_USART3SW_1                     (0x2UL << RCC_CFGR3_USART3SW_Pos) /*!< 0x00080000 */
  
  #define RCC_CFGR3_USART3SW_PCLK                  (0x00000000U)                 /*!< PCLK1 clock used as USART3 clock source */
  #define RCC_CFGR3_USART3SW_SYSCLK                (0x00040000U)                 /*!< System clock selected as USART3 clock source */
  #define RCC_CFGR3_USART3SW_LSE                   (0x00080000U)                 /*!< LSE oscillator clock used as USART3 clock source */
  #define RCC_CFGR3_USART3SW_HSI                   (0x000C0000U)                 /*!< HSI oscillator clock used as USART3 clock source */
  
  /******************************************************************************/
  /*                                                                            */
  /*                           Real-Time Clock (RTC)                            */
  /*                                                                            */
  /******************************************************************************/
  /*
  * @brief Specific device feature definitions  (not present on all devices in the STM32F3 serie)
  */
  #define RTC_TAMPER1_SUPPORT  /*!< TAMPER 1 feature support */
  #define RTC_TAMPER2_SUPPORT  /*!< TAMPER 2 feature support */
  #define RTC_TAMPER3_SUPPORT  /*!< TAMPER 3 feature support */
  #define RTC_BACKUP_SUPPORT   /*!< BACKUP register feature support */
  #define RTC_WAKEUP_SUPPORT   /*!< WAKEUP feature support */
  
  /********************  Bits definition for RTC_TR register  *******************/
  #define RTC_TR_PM_Pos                (22U)
  #define RTC_TR_PM_Msk                (0x1UL << RTC_TR_PM_Pos)                   /*!< 0x00400000 */
  #define RTC_TR_PM                    RTC_TR_PM_Msk
  #define RTC_TR_HT_Pos                (20U)
  #define RTC_TR_HT_Msk                (0x3UL << RTC_TR_HT_Pos)                   /*!< 0x00300000 */
  #define RTC_TR_HT                    RTC_TR_HT_Msk
  #define RTC_TR_HT_0                  (0x1UL << RTC_TR_HT_Pos)                   /*!< 0x00100000 */
  #define RTC_TR_HT_1                  (0x2UL << RTC_TR_HT_Pos)                   /*!< 0x00200000 */
  #define RTC_TR_HU_Pos                (16U)
  #define RTC_TR_HU_Msk                (0xFUL << RTC_TR_HU_Pos)                   /*!< 0x000F0000 */
  #define RTC_TR_HU                    RTC_TR_HU_Msk
  #define RTC_TR_HU_0                  (0x1UL << RTC_TR_HU_Pos)                   /*!< 0x00010000 */
  #define RTC_TR_HU_1                  (0x2UL << RTC_TR_HU_Pos)                   /*!< 0x00020000 */
  #define RTC_TR_HU_2                  (0x4UL << RTC_TR_HU_Pos)                   /*!< 0x00040000 */
  #define RTC_TR_HU_3                  (0x8UL << RTC_TR_HU_Pos)                   /*!< 0x00080000 */
  #define RTC_TR_MNT_Pos               (12U)
  #define RTC_TR_MNT_Msk               (0x7UL << RTC_TR_MNT_Pos)                  /*!< 0x00007000 */
  #define RTC_TR_MNT                   RTC_TR_MNT_Msk
  #define RTC_TR_MNT_0                 (0x1UL << RTC_TR_MNT_Pos)                  /*!< 0x00001000 */
  #define RTC_TR_MNT_1                 (0x2UL << RTC_TR_MNT_Pos)                  /*!< 0x00002000 */
  #define RTC_TR_MNT_2                 (0x4UL << RTC_TR_MNT_Pos)                  /*!< 0x00004000 */
  #define RTC_TR_MNU_Pos               (8U)
  #define RTC_TR_MNU_Msk               (0xFUL << RTC_TR_MNU_Pos)                  /*!< 0x00000F00 */
  #define RTC_TR_MNU                   RTC_TR_MNU_Msk
  #define RTC_TR_MNU_0                 (0x1UL << RTC_TR_MNU_Pos)                  /*!< 0x00000100 */
  #define RTC_TR_MNU_1                 (0x2UL << RTC_TR_MNU_Pos)                  /*!< 0x00000200 */
  #define RTC_TR_MNU_2                 (0x4UL << RTC_TR_MNU_Pos)                  /*!< 0x00000400 */
  #define RTC_TR_MNU_3                 (0x8UL << RTC_TR_MNU_Pos)                  /*!< 0x00000800 */
  #define RTC_TR_ST_Pos                (4U)
  #define RTC_TR_ST_Msk                (0x7UL << RTC_TR_ST_Pos)                   /*!< 0x00000070 */
  #define RTC_TR_ST                    RTC_TR_ST_Msk
  #define RTC_TR_ST_0                  (0x1UL << RTC_TR_ST_Pos)                   /*!< 0x00000010 */
  #define RTC_TR_ST_1                  (0x2UL << RTC_TR_ST_Pos)                   /*!< 0x00000020 */
  #define RTC_TR_ST_2                  (0x4UL << RTC_TR_ST_Pos)                   /*!< 0x00000040 */
  #define RTC_TR_SU_Pos                (0U)
  #define RTC_TR_SU_Msk                (0xFUL << RTC_TR_SU_Pos)                   /*!< 0x0000000F */
  #define RTC_TR_SU                    RTC_TR_SU_Msk
  #define RTC_TR_SU_0                  (0x1UL << RTC_TR_SU_Pos)                   /*!< 0x00000001 */
  #define RTC_TR_SU_1                  (0x2UL << RTC_TR_SU_Pos)                   /*!< 0x00000002 */
  #define RTC_TR_SU_2                  (0x4UL << RTC_TR_SU_Pos)                   /*!< 0x00000004 */
  #define RTC_TR_SU_3                  (0x8UL << RTC_TR_SU_Pos)                   /*!< 0x00000008 */
  
  /********************  Bits definition for RTC_DR register  *******************/
  #define RTC_DR_YT_Pos                (20U)
  #define RTC_DR_YT_Msk                (0xFUL << RTC_DR_YT_Pos)                   /*!< 0x00F00000 */
  #define RTC_DR_YT                    RTC_DR_YT_Msk
  #define RTC_DR_YT_0                  (0x1UL << RTC_DR_YT_Pos)                   /*!< 0x00100000 */
  #define RTC_DR_YT_1                  (0x2UL << RTC_DR_YT_Pos)                   /*!< 0x00200000 */
  #define RTC_DR_YT_2                  (0x4UL << RTC_DR_YT_Pos)                   /*!< 0x00400000 */
  #define RTC_DR_YT_3                  (0x8UL << RTC_DR_YT_Pos)                   /*!< 0x00800000 */
  #define RTC_DR_YU_Pos                (16U)
  #define RTC_DR_YU_Msk                (0xFUL << RTC_DR_YU_Pos)                   /*!< 0x000F0000 */
  #define RTC_DR_YU                    RTC_DR_YU_Msk
  #define RTC_DR_YU_0                  (0x1UL << RTC_DR_YU_Pos)                   /*!< 0x00010000 */
  #define RTC_DR_YU_1                  (0x2UL << RTC_DR_YU_Pos)                   /*!< 0x00020000 */
  #define RTC_DR_YU_2                  (0x4UL << RTC_DR_YU_Pos)                   /*!< 0x00040000 */
  #define RTC_DR_YU_3                  (0x8UL << RTC_DR_YU_Pos)                   /*!< 0x00080000 */
  #define RTC_DR_WDU_Pos               (13U)
  #define RTC_DR_WDU_Msk               (0x7UL << RTC_DR_WDU_Pos)                  /*!< 0x0000E000 */
  #define RTC_DR_WDU                   RTC_DR_WDU_Msk
  #define RTC_DR_WDU_0                 (0x1UL << RTC_DR_WDU_Pos)                  /*!< 0x00002000 */
  #define RTC_DR_WDU_1                 (0x2UL << RTC_DR_WDU_Pos)                  /*!< 0x00004000 */
  #define RTC_DR_WDU_2                 (0x4UL << RTC_DR_WDU_Pos)                  /*!< 0x00008000 */
  #define RTC_DR_MT_Pos                (12U)
  #define RTC_DR_MT_Msk                (0x1UL << RTC_DR_MT_Pos)                   /*!< 0x00001000 */
  #define RTC_DR_MT                    RTC_DR_MT_Msk
  #define RTC_DR_MU_Pos                (8U)
  #define RTC_DR_MU_Msk                (0xFUL << RTC_DR_MU_Pos)                   /*!< 0x00000F00 */
  #define RTC_DR_MU                    RTC_DR_MU_Msk
  #define RTC_DR_MU_0                  (0x1UL << RTC_DR_MU_Pos)                   /*!< 0x00000100 */
  #define RTC_DR_MU_1                  (0x2UL << RTC_DR_MU_Pos)                   /*!< 0x00000200 */
  #define RTC_DR_MU_2                  (0x4UL << RTC_DR_MU_Pos)                   /*!< 0x00000400 */
  #define RTC_DR_MU_3                  (0x8UL << RTC_DR_MU_Pos)                   /*!< 0x00000800 */
  #define RTC_DR_DT_Pos                (4U)
  #define RTC_DR_DT_Msk                (0x3UL << RTC_DR_DT_Pos)                   /*!< 0x00000030 */
  #define RTC_DR_DT                    RTC_DR_DT_Msk
  #define RTC_DR_DT_0                  (0x1UL << RTC_DR_DT_Pos)                   /*!< 0x00000010 */
  #define RTC_DR_DT_1                  (0x2UL << RTC_DR_DT_Pos)                   /*!< 0x00000020 */
  #define RTC_DR_DU_Pos                (0U)
  #define RTC_DR_DU_Msk                (0xFUL << RTC_DR_DU_Pos)                   /*!< 0x0000000F */
  #define RTC_DR_DU                    RTC_DR_DU_Msk
  #define RTC_DR_DU_0                  (0x1UL << RTC_DR_DU_Pos)                   /*!< 0x00000001 */
  #define RTC_DR_DU_1                  (0x2UL << RTC_DR_DU_Pos)                   /*!< 0x00000002 */
  #define RTC_DR_DU_2                  (0x4UL << RTC_DR_DU_Pos)                   /*!< 0x00000004 */
  #define RTC_DR_DU_3                  (0x8UL << RTC_DR_DU_Pos)                   /*!< 0x00000008 */
  
  /********************  Bits definition for RTC_CR register  *******************/
  #define RTC_CR_COE_Pos               (23U)
  #define RTC_CR_COE_Msk               (0x1UL << RTC_CR_COE_Pos)                  /*!< 0x00800000 */
  #define RTC_CR_COE                   RTC_CR_COE_Msk
  #define RTC_CR_OSEL_Pos              (21U)
  #define RTC_CR_OSEL_Msk              (0x3UL << RTC_CR_OSEL_Pos)                 /*!< 0x00600000 */
  #define RTC_CR_OSEL                  RTC_CR_OSEL_Msk
  #define RTC_CR_OSEL_0                (0x1UL << RTC_CR_OSEL_Pos)                 /*!< 0x00200000 */
  #define RTC_CR_OSEL_1                (0x2UL << RTC_CR_OSEL_Pos)                 /*!< 0x00400000 */
  #define RTC_CR_POL_Pos               (20U)
  #define RTC_CR_POL_Msk               (0x1UL << RTC_CR_POL_Pos)                  /*!< 0x00100000 */
  #define RTC_CR_POL                   RTC_CR_POL_Msk
  #define RTC_CR_COSEL_Pos             (19U)
  #define RTC_CR_COSEL_Msk             (0x1UL << RTC_CR_COSEL_Pos)                /*!< 0x00080000 */
  #define RTC_CR_COSEL                 RTC_CR_COSEL_Msk
  #define RTC_CR_BKP_Pos               (18U)
  #define RTC_CR_BKP_Msk               (0x1UL << RTC_CR_BKP_Pos)                  /*!< 0x00040000 */
  #define RTC_CR_BKP                   RTC_CR_BKP_Msk
  #define RTC_CR_SUB1H_Pos             (17U)
  #define RTC_CR_SUB1H_Msk             (0x1UL << RTC_CR_SUB1H_Pos)                /*!< 0x00020000 */
  #define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk
  #define RTC_CR_ADD1H_Pos             (16U)
  #define RTC_CR_ADD1H_Msk             (0x1UL << RTC_CR_ADD1H_Pos)                /*!< 0x00010000 */
  #define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk
  #define RTC_CR_TSIE_Pos              (15U)
  #define RTC_CR_TSIE_Msk              (0x1UL << RTC_CR_TSIE_Pos)                 /*!< 0x00008000 */
  #define RTC_CR_TSIE                  RTC_CR_TSIE_Msk
  #define RTC_CR_WUTIE_Pos             (14U)
  #define RTC_CR_WUTIE_Msk             (0x1UL << RTC_CR_WUTIE_Pos)                /*!< 0x00004000 */
  #define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk
  #define RTC_CR_ALRBIE_Pos            (13U)
  #define RTC_CR_ALRBIE_Msk            (0x1UL << RTC_CR_ALRBIE_Pos)               /*!< 0x00002000 */
  #define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk
  #define RTC_CR_ALRAIE_Pos            (12U)
  #define RTC_CR_ALRAIE_Msk            (0x1UL << RTC_CR_ALRAIE_Pos)               /*!< 0x00001000 */
  #define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk
  #define RTC_CR_TSE_Pos               (11U)
  #define RTC_CR_TSE_Msk               (0x1UL << RTC_CR_TSE_Pos)                  /*!< 0x00000800 */
  #define RTC_CR_TSE                   RTC_CR_TSE_Msk
  #define RTC_CR_WUTE_Pos              (10U)
  #define RTC_CR_WUTE_Msk              (0x1UL << RTC_CR_WUTE_Pos)                 /*!< 0x00000400 */
  #define RTC_CR_WUTE                  RTC_CR_WUTE_Msk
  #define RTC_CR_ALRBE_Pos             (9U)
  #define RTC_CR_ALRBE_Msk             (0x1UL << RTC_CR_ALRBE_Pos)                /*!< 0x00000200 */
  #define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk
  #define RTC_CR_ALRAE_Pos             (8U)
  #define RTC_CR_ALRAE_Msk             (0x1UL << RTC_CR_ALRAE_Pos)                /*!< 0x00000100 */
  #define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk
  #define RTC_CR_FMT_Pos               (6U)
  #define RTC_CR_FMT_Msk               (0x1UL << RTC_CR_FMT_Pos)                  /*!< 0x00000040 */
  #define RTC_CR_FMT                   RTC_CR_FMT_Msk
  #define RTC_CR_BYPSHAD_Pos           (5U)
  #define RTC_CR_BYPSHAD_Msk           (0x1UL << RTC_CR_BYPSHAD_Pos)              /*!< 0x00000020 */
  #define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk
  #define RTC_CR_REFCKON_Pos           (4U)
  #define RTC_CR_REFCKON_Msk           (0x1UL << RTC_CR_REFCKON_Pos)              /*!< 0x00000010 */
  #define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk
  #define RTC_CR_TSEDGE_Pos            (3U)
  #define RTC_CR_TSEDGE_Msk            (0x1UL << RTC_CR_TSEDGE_Pos)               /*!< 0x00000008 */
  #define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk
  #define RTC_CR_WUCKSEL_Pos           (0U)
  #define RTC_CR_WUCKSEL_Msk           (0x7UL << RTC_CR_WUCKSEL_Pos)              /*!< 0x00000007 */
  #define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk
  #define RTC_CR_WUCKSEL_0             (0x1UL << RTC_CR_WUCKSEL_Pos)              /*!< 0x00000001 */
  #define RTC_CR_WUCKSEL_1             (0x2UL << RTC_CR_WUCKSEL_Pos)              /*!< 0x00000002 */
  #define RTC_CR_WUCKSEL_2             (0x4UL << RTC_CR_WUCKSEL_Pos)              /*!< 0x00000004 */
  
  /* Legacy defines */
  #define RTC_CR_BCK_Pos               RTC_CR_BKP_Pos
  #define RTC_CR_BCK_Msk               RTC_CR_BKP_Msk
  #define RTC_CR_BCK                   RTC_CR_BKP
  
  /********************  Bits definition for RTC_ISR register  ******************/
  #define RTC_ISR_RECALPF_Pos          (16U)
  #define RTC_ISR_RECALPF_Msk          (0x1UL << RTC_ISR_RECALPF_Pos)             /*!< 0x00010000 */
  #define RTC_ISR_RECALPF              RTC_ISR_RECALPF_Msk
  #define RTC_ISR_TAMP3F_Pos           (15U)
  #define RTC_ISR_TAMP3F_Msk           (0x1UL << RTC_ISR_TAMP3F_Pos)              /*!< 0x00008000 */
  #define RTC_ISR_TAMP3F               RTC_ISR_TAMP3F_Msk
  #define RTC_ISR_TAMP2F_Pos           (14U)
  #define RTC_ISR_TAMP2F_Msk           (0x1UL << RTC_ISR_TAMP2F_Pos)              /*!< 0x00004000 */
  #define RTC_ISR_TAMP2F               RTC_ISR_TAMP2F_Msk
  #define RTC_ISR_TAMP1F_Pos           (13U)
  #define RTC_ISR_TAMP1F_Msk           (0x1UL << RTC_ISR_TAMP1F_Pos)              /*!< 0x00002000 */
  #define RTC_ISR_TAMP1F               RTC_ISR_TAMP1F_Msk
  #define RTC_ISR_TSOVF_Pos            (12U)
  #define RTC_ISR_TSOVF_Msk            (0x1UL << RTC_ISR_TSOVF_Pos)               /*!< 0x00001000 */
  #define RTC_ISR_TSOVF                RTC_ISR_TSOVF_Msk
  #define RTC_ISR_TSF_Pos              (11U)
  #define RTC_ISR_TSF_Msk              (0x1UL << RTC_ISR_TSF_Pos)                 /*!< 0x00000800 */
  #define RTC_ISR_TSF                  RTC_ISR_TSF_Msk
  #define RTC_ISR_WUTF_Pos             (10U)
  #define RTC_ISR_WUTF_Msk             (0x1UL << RTC_ISR_WUTF_Pos)                /*!< 0x00000400 */
  #define RTC_ISR_WUTF                 RTC_ISR_WUTF_Msk
  #define RTC_ISR_ALRBF_Pos            (9U)
  #define RTC_ISR_ALRBF_Msk            (0x1UL << RTC_ISR_ALRBF_Pos)               /*!< 0x00000200 */
  #define RTC_ISR_ALRBF                RTC_ISR_ALRBF_Msk
  #define RTC_ISR_ALRAF_Pos            (8U)
  #define RTC_ISR_ALRAF_Msk            (0x1UL << RTC_ISR_ALRAF_Pos)               /*!< 0x00000100 */
  #define RTC_ISR_ALRAF                RTC_ISR_ALRAF_Msk
  #define RTC_ISR_INIT_Pos             (7U)
  #define RTC_ISR_INIT_Msk             (0x1UL << RTC_ISR_INIT_Pos)                /*!< 0x00000080 */
  #define RTC_ISR_INIT                 RTC_ISR_INIT_Msk
  #define RTC_ISR_INITF_Pos            (6U)
  #define RTC_ISR_INITF_Msk            (0x1UL << RTC_ISR_INITF_Pos)               /*!< 0x00000040 */
  #define RTC_ISR_INITF                RTC_ISR_INITF_Msk
  #define RTC_ISR_RSF_Pos              (5U)
  #define RTC_ISR_RSF_Msk              (0x1UL << RTC_ISR_RSF_Pos)                 /*!< 0x00000020 */
  #define RTC_ISR_RSF                  RTC_ISR_RSF_Msk
  #define RTC_ISR_INITS_Pos            (4U)
  #define RTC_ISR_INITS_Msk            (0x1UL << RTC_ISR_INITS_Pos)               /*!< 0x00000010 */
  #define RTC_ISR_INITS                RTC_ISR_INITS_Msk
  #define RTC_ISR_SHPF_Pos             (3U)
  #define RTC_ISR_SHPF_Msk             (0x1UL << RTC_ISR_SHPF_Pos)                /*!< 0x00000008 */
  #define RTC_ISR_SHPF                 RTC_ISR_SHPF_Msk
  #define RTC_ISR_WUTWF_Pos            (2U)
  #define RTC_ISR_WUTWF_Msk            (0x1UL << RTC_ISR_WUTWF_Pos)               /*!< 0x00000004 */
  #define RTC_ISR_WUTWF                RTC_ISR_WUTWF_Msk
  #define RTC_ISR_ALRBWF_Pos           (1U)
  #define RTC_ISR_ALRBWF_Msk           (0x1UL << RTC_ISR_ALRBWF_Pos)              /*!< 0x00000002 */
  #define RTC_ISR_ALRBWF               RTC_ISR_ALRBWF_Msk
  #define RTC_ISR_ALRAWF_Pos           (0U)
  #define RTC_ISR_ALRAWF_Msk           (0x1UL << RTC_ISR_ALRAWF_Pos)              /*!< 0x00000001 */
  #define RTC_ISR_ALRAWF               RTC_ISR_ALRAWF_Msk
  
  /********************  Bits definition for RTC_PRER register  *****************/
  #define RTC_PRER_PREDIV_A_Pos        (16U)
  #define RTC_PRER_PREDIV_A_Msk        (0x7FUL << RTC_PRER_PREDIV_A_Pos)          /*!< 0x007F0000 */
  #define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk
  #define RTC_PRER_PREDIV_S_Pos        (0U)
  #define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00007FFF */
  #define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk
  
  /********************  Bits definition for RTC_WUTR register  *****************/
  #define RTC_WUTR_WUT_Pos             (0U)
  #define RTC_WUTR_WUT_Msk             (0xFFFFUL << RTC_WUTR_WUT_Pos)             /*!< 0x0000FFFF */
  #define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk
  
  /********************  Bits definition for RTC_ALRMAR register  ***************/
  #define RTC_ALRMAR_MSK4_Pos          (31U)
  #define RTC_ALRMAR_MSK4_Msk          (0x1UL << RTC_ALRMAR_MSK4_Pos)             /*!< 0x80000000 */
  #define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk
  #define RTC_ALRMAR_WDSEL_Pos         (30U)
  #define RTC_ALRMAR_WDSEL_Msk         (0x1UL << RTC_ALRMAR_WDSEL_Pos)            /*!< 0x40000000 */
  #define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk
  #define RTC_ALRMAR_DT_Pos            (28U)
  #define RTC_ALRMAR_DT_Msk            (0x3UL << RTC_ALRMAR_DT_Pos)               /*!< 0x30000000 */
  #define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk
  #define RTC_ALRMAR_DT_0              (0x1UL << RTC_ALRMAR_DT_Pos)               /*!< 0x10000000 */
  #define RTC_ALRMAR_DT_1              (0x2UL << RTC_ALRMAR_DT_Pos)               /*!< 0x20000000 */
  #define RTC_ALRMAR_DU_Pos            (24U)
  #define RTC_ALRMAR_DU_Msk            (0xFUL << RTC_ALRMAR_DU_Pos)               /*!< 0x0F000000 */
  #define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk
  #define RTC_ALRMAR_DU_0              (0x1UL << RTC_ALRMAR_DU_Pos)               /*!< 0x01000000 */
  #define RTC_ALRMAR_DU_1              (0x2UL << RTC_ALRMAR_DU_Pos)               /*!< 0x02000000 */
  #define RTC_ALRMAR_DU_2              (0x4UL << RTC_ALRMAR_DU_Pos)               /*!< 0x04000000 */
  #define RTC_ALRMAR_DU_3              (0x8UL << RTC_ALRMAR_DU_Pos)               /*!< 0x08000000 */
  #define RTC_ALRMAR_MSK3_Pos          (23U)
  #define RTC_ALRMAR_MSK3_Msk          (0x1UL << RTC_ALRMAR_MSK3_Pos)             /*!< 0x00800000 */
  #define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk
  #define RTC_ALRMAR_PM_Pos            (22U)
  #define RTC_ALRMAR_PM_Msk            (0x1UL << RTC_ALRMAR_PM_Pos)               /*!< 0x00400000 */
  #define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk
  #define RTC_ALRMAR_HT_Pos            (20U)
  #define RTC_ALRMAR_HT_Msk            (0x3UL << RTC_ALRMAR_HT_Pos)               /*!< 0x00300000 */
  #define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk
  #define RTC_ALRMAR_HT_0              (0x1UL << RTC_ALRMAR_HT_Pos)               /*!< 0x00100000 */
  #define RTC_ALRMAR_HT_1              (0x2UL << RTC_ALRMAR_HT_Pos)               /*!< 0x00200000 */
  #define RTC_ALRMAR_HU_Pos            (16U)
  #define RTC_ALRMAR_HU_Msk            (0xFUL << RTC_ALRMAR_HU_Pos)               /*!< 0x000F0000 */
  #define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk
  #define RTC_ALRMAR_HU_0              (0x1UL << RTC_ALRMAR_HU_Pos)               /*!< 0x00010000 */
  #define RTC_ALRMAR_HU_1              (0x2UL << RTC_ALRMAR_HU_Pos)               /*!< 0x00020000 */
  #define RTC_ALRMAR_HU_2              (0x4UL << RTC_ALRMAR_HU_Pos)               /*!< 0x00040000 */
  #define RTC_ALRMAR_HU_3              (0x8UL << RTC_ALRMAR_HU_Pos)               /*!< 0x00080000 */
  #define RTC_ALRMAR_MSK2_Pos          (15U)
  #define RTC_ALRMAR_MSK2_Msk          (0x1UL << RTC_ALRMAR_MSK2_Pos)             /*!< 0x00008000 */
  #define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk
  #define RTC_ALRMAR_MNT_Pos           (12U)
  #define RTC_ALRMAR_MNT_Msk           (0x7UL << RTC_ALRMAR_MNT_Pos)              /*!< 0x00007000 */
  #define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk
  #define RTC_ALRMAR_MNT_0             (0x1UL << RTC_ALRMAR_MNT_Pos)              /*!< 0x00001000 */
  #define RTC_ALRMAR_MNT_1             (0x2UL << RTC_ALRMAR_MNT_Pos)              /*!< 0x00002000 */
  #define RTC_ALRMAR_MNT_2             (0x4UL << RTC_ALRMAR_MNT_Pos)              /*!< 0x00004000 */
  #define RTC_ALRMAR_MNU_Pos           (8U)
  #define RTC_ALRMAR_MNU_Msk           (0xFUL << RTC_ALRMAR_MNU_Pos)              /*!< 0x00000F00 */
  #define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk
  #define RTC_ALRMAR_MNU_0             (0x1UL << RTC_ALRMAR_MNU_Pos)              /*!< 0x00000100 */
  #define RTC_ALRMAR_MNU_1             (0x2UL << RTC_ALRMAR_MNU_Pos)              /*!< 0x00000200 */
  #define RTC_ALRMAR_MNU_2             (0x4UL << RTC_ALRMAR_MNU_Pos)              /*!< 0x00000400 */
  #define RTC_ALRMAR_MNU_3             (0x8UL << RTC_ALRMAR_MNU_Pos)              /*!< 0x00000800 */
  #define RTC_ALRMAR_MSK1_Pos          (7U)
  #define RTC_ALRMAR_MSK1_Msk          (0x1UL << RTC_ALRMAR_MSK1_Pos)             /*!< 0x00000080 */
  #define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk
  #define RTC_ALRMAR_ST_Pos            (4U)
  #define RTC_ALRMAR_ST_Msk            (0x7UL << RTC_ALRMAR_ST_Pos)               /*!< 0x00000070 */
  #define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk
  #define RTC_ALRMAR_ST_0              (0x1UL << RTC_ALRMAR_ST_Pos)               /*!< 0x00000010 */
  #define RTC_ALRMAR_ST_1              (0x2UL << RTC_ALRMAR_ST_Pos)               /*!< 0x00000020 */
  #define RTC_ALRMAR_ST_2              (0x4UL << RTC_ALRMAR_ST_Pos)               /*!< 0x00000040 */
  #define RTC_ALRMAR_SU_Pos            (0U)
  #define RTC_ALRMAR_SU_Msk            (0xFUL << RTC_ALRMAR_SU_Pos)               /*!< 0x0000000F */
  #define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk
  #define RTC_ALRMAR_SU_0              (0x1UL << RTC_ALRMAR_SU_Pos)               /*!< 0x00000001 */
  #define RTC_ALRMAR_SU_1              (0x2UL << RTC_ALRMAR_SU_Pos)               /*!< 0x00000002 */
  #define RTC_ALRMAR_SU_2              (0x4UL << RTC_ALRMAR_SU_Pos)               /*!< 0x00000004 */
  #define RTC_ALRMAR_SU_3              (0x8UL << RTC_ALRMAR_SU_Pos)               /*!< 0x00000008 */
  
  /********************  Bits definition for RTC_ALRMBR register  ***************/
  #define RTC_ALRMBR_MSK4_Pos          (31U)
  #define RTC_ALRMBR_MSK4_Msk          (0x1UL << RTC_ALRMBR_MSK4_Pos)             /*!< 0x80000000 */
  #define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk
  #define RTC_ALRMBR_WDSEL_Pos         (30U)
  #define RTC_ALRMBR_WDSEL_Msk         (0x1UL << RTC_ALRMBR_WDSEL_Pos)            /*!< 0x40000000 */
  #define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk
  #define RTC_ALRMBR_DT_Pos            (28U)
  #define RTC_ALRMBR_DT_Msk            (0x3UL << RTC_ALRMBR_DT_Pos)               /*!< 0x30000000 */
  #define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk
  #define RTC_ALRMBR_DT_0              (0x1UL << RTC_ALRMBR_DT_Pos)               /*!< 0x10000000 */
  #define RTC_ALRMBR_DT_1              (0x2UL << RTC_ALRMBR_DT_Pos)               /*!< 0x20000000 */
  #define RTC_ALRMBR_DU_Pos            (24U)
  #define RTC_ALRMBR_DU_Msk            (0xFUL << RTC_ALRMBR_DU_Pos)               /*!< 0x0F000000 */
  #define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk
  #define RTC_ALRMBR_DU_0              (0x1UL << RTC_ALRMBR_DU_Pos)               /*!< 0x01000000 */
  #define RTC_ALRMBR_DU_1              (0x2UL << RTC_ALRMBR_DU_Pos)               /*!< 0x02000000 */
  #define RTC_ALRMBR_DU_2              (0x4UL << RTC_ALRMBR_DU_Pos)               /*!< 0x04000000 */
  #define RTC_ALRMBR_DU_3              (0x8UL << RTC_ALRMBR_DU_Pos)               /*!< 0x08000000 */
  #define RTC_ALRMBR_MSK3_Pos          (23U)
  #define RTC_ALRMBR_MSK3_Msk          (0x1UL << RTC_ALRMBR_MSK3_Pos)             /*!< 0x00800000 */
  #define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk
  #define RTC_ALRMBR_PM_Pos            (22U)
  #define RTC_ALRMBR_PM_Msk            (0x1UL << RTC_ALRMBR_PM_Pos)               /*!< 0x00400000 */
  #define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk
  #define RTC_ALRMBR_HT_Pos            (20U)
  #define RTC_ALRMBR_HT_Msk            (0x3UL << RTC_ALRMBR_HT_Pos)               /*!< 0x00300000 */
  #define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk
  #define RTC_ALRMBR_HT_0              (0x1UL << RTC_ALRMBR_HT_Pos)               /*!< 0x00100000 */
  #define RTC_ALRMBR_HT_1              (0x2UL << RTC_ALRMBR_HT_Pos)               /*!< 0x00200000 */
  #define RTC_ALRMBR_HU_Pos            (16U)
  #define RTC_ALRMBR_HU_Msk            (0xFUL << RTC_ALRMBR_HU_Pos)               /*!< 0x000F0000 */
  #define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk
  #define RTC_ALRMBR_HU_0              (0x1UL << RTC_ALRMBR_HU_Pos)               /*!< 0x00010000 */
  #define RTC_ALRMBR_HU_1              (0x2UL << RTC_ALRMBR_HU_Pos)               /*!< 0x00020000 */
  #define RTC_ALRMBR_HU_2              (0x4UL << RTC_ALRMBR_HU_Pos)               /*!< 0x00040000 */
  #define RTC_ALRMBR_HU_3              (0x8UL << RTC_ALRMBR_HU_Pos)               /*!< 0x00080000 */
  #define RTC_ALRMBR_MSK2_Pos          (15U)
  #define RTC_ALRMBR_MSK2_Msk          (0x1UL << RTC_ALRMBR_MSK2_Pos)             /*!< 0x00008000 */
  #define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk
  #define RTC_ALRMBR_MNT_Pos           (12U)
  #define RTC_ALRMBR_MNT_Msk           (0x7UL << RTC_ALRMBR_MNT_Pos)              /*!< 0x00007000 */
  #define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk
  #define RTC_ALRMBR_MNT_0             (0x1UL << RTC_ALRMBR_MNT_Pos)              /*!< 0x00001000 */
  #define RTC_ALRMBR_MNT_1             (0x2UL << RTC_ALRMBR_MNT_Pos)              /*!< 0x00002000 */
  #define RTC_ALRMBR_MNT_2             (0x4UL << RTC_ALRMBR_MNT_Pos)              /*!< 0x00004000 */
  #define RTC_ALRMBR_MNU_Pos           (8U)
  #define RTC_ALRMBR_MNU_Msk           (0xFUL << RTC_ALRMBR_MNU_Pos)              /*!< 0x00000F00 */
  #define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk
  #define RTC_ALRMBR_MNU_0             (0x1UL << RTC_ALRMBR_MNU_Pos)              /*!< 0x00000100 */
  #define RTC_ALRMBR_MNU_1             (0x2UL << RTC_ALRMBR_MNU_Pos)              /*!< 0x00000200 */
  #define RTC_ALRMBR_MNU_2             (0x4UL << RTC_ALRMBR_MNU_Pos)              /*!< 0x00000400 */
  #define RTC_ALRMBR_MNU_3             (0x8UL << RTC_ALRMBR_MNU_Pos)              /*!< 0x00000800 */
  #define RTC_ALRMBR_MSK1_Pos          (7U)
  #define RTC_ALRMBR_MSK1_Msk          (0x1UL << RTC_ALRMBR_MSK1_Pos)             /*!< 0x00000080 */
  #define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk
  #define RTC_ALRMBR_ST_Pos            (4U)
  #define RTC_ALRMBR_ST_Msk            (0x7UL << RTC_ALRMBR_ST_Pos)               /*!< 0x00000070 */
  #define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk
  #define RTC_ALRMBR_ST_0              (0x1UL << RTC_ALRMBR_ST_Pos)               /*!< 0x00000010 */
  #define RTC_ALRMBR_ST_1              (0x2UL << RTC_ALRMBR_ST_Pos)               /*!< 0x00000020 */
  #define RTC_ALRMBR_ST_2              (0x4UL << RTC_ALRMBR_ST_Pos)               /*!< 0x00000040 */
  #define RTC_ALRMBR_SU_Pos            (0U)
  #define RTC_ALRMBR_SU_Msk            (0xFUL << RTC_ALRMBR_SU_Pos)               /*!< 0x0000000F */
  #define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk
  #define RTC_ALRMBR_SU_0              (0x1UL << RTC_ALRMBR_SU_Pos)               /*!< 0x00000001 */
  #define RTC_ALRMBR_SU_1              (0x2UL << RTC_ALRMBR_SU_Pos)               /*!< 0x00000002 */
  #define RTC_ALRMBR_SU_2              (0x4UL << RTC_ALRMBR_SU_Pos)               /*!< 0x00000004 */
  #define RTC_ALRMBR_SU_3              (0x8UL << RTC_ALRMBR_SU_Pos)               /*!< 0x00000008 */
  
  /********************  Bits definition for RTC_WPR register  ******************/
  #define RTC_WPR_KEY_Pos              (0U)
  #define RTC_WPR_KEY_Msk              (0xFFUL << RTC_WPR_KEY_Pos)                /*!< 0x000000FF */
  #define RTC_WPR_KEY                  RTC_WPR_KEY_Msk
  
  /********************  Bits definition for RTC_SSR register  ******************/
  #define RTC_SSR_SS_Pos               (0U)
  #define RTC_SSR_SS_Msk               (0xFFFFUL << RTC_SSR_SS_Pos)               /*!< 0x0000FFFF */
  #define RTC_SSR_SS                   RTC_SSR_SS_Msk
  
  /********************  Bits definition for RTC_SHIFTR register  ***************/
  #define RTC_SHIFTR_SUBFS_Pos         (0U)
  #define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00007FFF */
  #define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk
  #define RTC_SHIFTR_ADD1S_Pos         (31U)
  #define RTC_SHIFTR_ADD1S_Msk         (0x1UL << RTC_SHIFTR_ADD1S_Pos)            /*!< 0x80000000 */
  #define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk
  
  /********************  Bits definition for RTC_TSTR register  *****************/
  #define RTC_TSTR_PM_Pos              (22U)
  #define RTC_TSTR_PM_Msk              (0x1UL << RTC_TSTR_PM_Pos)                 /*!< 0x00400000 */
  #define RTC_TSTR_PM                  RTC_TSTR_PM_Msk
  #define RTC_TSTR_HT_Pos              (20U)
  #define RTC_TSTR_HT_Msk              (0x3UL << RTC_TSTR_HT_Pos)                 /*!< 0x00300000 */
  #define RTC_TSTR_HT                  RTC_TSTR_HT_Msk
  #define RTC_TSTR_HT_0                (0x1UL << RTC_TSTR_HT_Pos)                 /*!< 0x00100000 */
  #define RTC_TSTR_HT_1                (0x2UL << RTC_TSTR_HT_Pos)                 /*!< 0x00200000 */
  #define RTC_TSTR_HU_Pos              (16U)
  #define RTC_TSTR_HU_Msk              (0xFUL << RTC_TSTR_HU_Pos)                 /*!< 0x000F0000 */
  #define RTC_TSTR_HU                  RTC_TSTR_HU_Msk
  #define RTC_TSTR_HU_0                (0x1UL << RTC_TSTR_HU_Pos)                 /*!< 0x00010000 */
  #define RTC_TSTR_HU_1                (0x2UL << RTC_TSTR_HU_Pos)                 /*!< 0x00020000 */
  #define RTC_TSTR_HU_2                (0x4UL << RTC_TSTR_HU_Pos)                 /*!< 0x00040000 */
  #define RTC_TSTR_HU_3                (0x8UL << RTC_TSTR_HU_Pos)                 /*!< 0x00080000 */
  #define RTC_TSTR_MNT_Pos             (12U)
  #define RTC_TSTR_MNT_Msk             (0x7UL << RTC_TSTR_MNT_Pos)                /*!< 0x00007000 */
  #define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk
  #define RTC_TSTR_MNT_0               (0x1UL << RTC_TSTR_MNT_Pos)                /*!< 0x00001000 */
  #define RTC_TSTR_MNT_1               (0x2UL << RTC_TSTR_MNT_Pos)                /*!< 0x00002000 */
  #define RTC_TSTR_MNT_2               (0x4UL << RTC_TSTR_MNT_Pos)                /*!< 0x00004000 */
  #define RTC_TSTR_MNU_Pos             (8U)
  #define RTC_TSTR_MNU_Msk             (0xFUL << RTC_TSTR_MNU_Pos)                /*!< 0x00000F00 */
  #define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk
  #define RTC_TSTR_MNU_0               (0x1UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000100 */
  #define RTC_TSTR_MNU_1               (0x2UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000200 */
  #define RTC_TSTR_MNU_2               (0x4UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000400 */
  #define RTC_TSTR_MNU_3               (0x8UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000800 */
  #define RTC_TSTR_ST_Pos              (4U)
  #define RTC_TSTR_ST_Msk              (0x7UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000070 */
  #define RTC_TSTR_ST                  RTC_TSTR_ST_Msk
  #define RTC_TSTR_ST_0                (0x1UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000010 */
  #define RTC_TSTR_ST_1                (0x2UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000020 */
  #define RTC_TSTR_ST_2                (0x4UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000040 */
  #define RTC_TSTR_SU_Pos              (0U)
  #define RTC_TSTR_SU_Msk              (0xFUL << RTC_TSTR_SU_Pos)                 /*!< 0x0000000F */
  #define RTC_TSTR_SU                  RTC_TSTR_SU_Msk
  #define RTC_TSTR_SU_0                (0x1UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000001 */
  #define RTC_TSTR_SU_1                (0x2UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000002 */
  #define RTC_TSTR_SU_2                (0x4UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000004 */
  #define RTC_TSTR_SU_3                (0x8UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000008 */
  
  /********************  Bits definition for RTC_TSDR register  *****************/
  #define RTC_TSDR_WDU_Pos             (13U)
  #define RTC_TSDR_WDU_Msk             (0x7UL << RTC_TSDR_WDU_Pos)                /*!< 0x0000E000 */
  #define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk
  #define RTC_TSDR_WDU_0               (0x1UL << RTC_TSDR_WDU_Pos)                /*!< 0x00002000 */
  #define RTC_TSDR_WDU_1               (0x2UL << RTC_TSDR_WDU_Pos)                /*!< 0x00004000 */
  #define RTC_TSDR_WDU_2               (0x4UL << RTC_TSDR_WDU_Pos)                /*!< 0x00008000 */
  #define RTC_TSDR_MT_Pos              (12U)
  #define RTC_TSDR_MT_Msk              (0x1UL << RTC_TSDR_MT_Pos)                 /*!< 0x00001000 */
  #define RTC_TSDR_MT                  RTC_TSDR_MT_Msk
  #define RTC_TSDR_MU_Pos              (8U)
  #define RTC_TSDR_MU_Msk              (0xFUL << RTC_TSDR_MU_Pos)                 /*!< 0x00000F00 */
  #define RTC_TSDR_MU                  RTC_TSDR_MU_Msk
  #define RTC_TSDR_MU_0                (0x1UL << RTC_TSDR_MU_Pos)                 /*!< 0x00000100 */
  #define RTC_TSDR_MU_1                (0x2UL << RTC_TSDR_MU_Pos)                 /*!< 0x00000200 */
  #define RTC_TSDR_MU_2                (0x4UL << RTC_TSDR_MU_Pos)                 /*!< 0x00000400 */
  #define RTC_TSDR_MU_3                (0x8UL << RTC_TSDR_MU_Pos)                 /*!< 0x00000800 */
  #define RTC_TSDR_DT_Pos              (4U)
  #define RTC_TSDR_DT_Msk              (0x3UL << RTC_TSDR_DT_Pos)                 /*!< 0x00000030 */
  #define RTC_TSDR_DT                  RTC_TSDR_DT_Msk
  #define RTC_TSDR_DT_0                (0x1UL << RTC_TSDR_DT_Pos)                 /*!< 0x00000010 */
  #define RTC_TSDR_DT_1                (0x2UL << RTC_TSDR_DT_Pos)                 /*!< 0x00000020 */
  #define RTC_TSDR_DU_Pos              (0U)
  #define RTC_TSDR_DU_Msk              (0xFUL << RTC_TSDR_DU_Pos)                 /*!< 0x0000000F */
  #define RTC_TSDR_DU                  RTC_TSDR_DU_Msk
  #define RTC_TSDR_DU_0                (0x1UL << RTC_TSDR_DU_Pos)                 /*!< 0x00000001 */
  #define RTC_TSDR_DU_1                (0x2UL << RTC_TSDR_DU_Pos)                 /*!< 0x00000002 */
  #define RTC_TSDR_DU_2                (0x4UL << RTC_TSDR_DU_Pos)                 /*!< 0x00000004 */
  #define RTC_TSDR_DU_3                (0x8UL << RTC_TSDR_DU_Pos)                 /*!< 0x00000008 */
  
  /********************  Bits definition for RTC_TSSSR register  ****************/
  #define RTC_TSSSR_SS_Pos             (0U)
  #define RTC_TSSSR_SS_Msk             (0xFFFFUL << RTC_TSSSR_SS_Pos)             /*!< 0x0000FFFF */
  #define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk
  
  /********************  Bits definition for RTC_CAL register  *****************/
  #define RTC_CALR_CALP_Pos            (15U)
  #define RTC_CALR_CALP_Msk            (0x1UL << RTC_CALR_CALP_Pos)               /*!< 0x00008000 */
  #define RTC_CALR_CALP                RTC_CALR_CALP_Msk
  #define RTC_CALR_CALW8_Pos           (14U)
  #define RTC_CALR_CALW8_Msk           (0x1UL << RTC_CALR_CALW8_Pos)              /*!< 0x00004000 */
  #define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk
  #define RTC_CALR_CALW16_Pos          (13U)
  #define RTC_CALR_CALW16_Msk          (0x1UL << RTC_CALR_CALW16_Pos)             /*!< 0x00002000 */
  #define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk
  #define RTC_CALR_CALM_Pos            (0U)
  #define RTC_CALR_CALM_Msk            (0x1FFUL << RTC_CALR_CALM_Pos)             /*!< 0x000001FF */
  #define RTC_CALR_CALM                RTC_CALR_CALM_Msk
  #define RTC_CALR_CALM_0              (0x001UL << RTC_CALR_CALM_Pos)             /*!< 0x00000001 */
  #define RTC_CALR_CALM_1              (0x002UL << RTC_CALR_CALM_Pos)             /*!< 0x00000002 */
  #define RTC_CALR_CALM_2              (0x004UL << RTC_CALR_CALM_Pos)             /*!< 0x00000004 */
  #define RTC_CALR_CALM_3              (0x008UL << RTC_CALR_CALM_Pos)             /*!< 0x00000008 */
  #define RTC_CALR_CALM_4              (0x010UL << RTC_CALR_CALM_Pos)             /*!< 0x00000010 */
  #define RTC_CALR_CALM_5              (0x020UL << RTC_CALR_CALM_Pos)             /*!< 0x00000020 */
  #define RTC_CALR_CALM_6              (0x040UL << RTC_CALR_CALM_Pos)             /*!< 0x00000040 */
  #define RTC_CALR_CALM_7              (0x080UL << RTC_CALR_CALM_Pos)             /*!< 0x00000080 */
  #define RTC_CALR_CALM_8              (0x100UL << RTC_CALR_CALM_Pos)             /*!< 0x00000100 */
  
  /********************  Bits definition for RTC_TAFCR register  ****************/
  #define RTC_TAFCR_PC15MODE_Pos       (23U)
  #define RTC_TAFCR_PC15MODE_Msk       (0x1UL << RTC_TAFCR_PC15MODE_Pos)          /*!< 0x00800000 */
  #define RTC_TAFCR_PC15MODE           RTC_TAFCR_PC15MODE_Msk
  #define RTC_TAFCR_PC15VALUE_Pos      (22U)
  #define RTC_TAFCR_PC15VALUE_Msk      (0x1UL << RTC_TAFCR_PC15VALUE_Pos)         /*!< 0x00400000 */
  #define RTC_TAFCR_PC15VALUE          RTC_TAFCR_PC15VALUE_Msk
  #define RTC_TAFCR_PC14MODE_Pos       (21U)
  #define RTC_TAFCR_PC14MODE_Msk       (0x1UL << RTC_TAFCR_PC14MODE_Pos)          /*!< 0x00200000 */
  #define RTC_TAFCR_PC14MODE           RTC_TAFCR_PC14MODE_Msk
  #define RTC_TAFCR_PC14VALUE_Pos      (20U)
  #define RTC_TAFCR_PC14VALUE_Msk      (0x1UL << RTC_TAFCR_PC14VALUE_Pos)         /*!< 0x00100000 */
  #define RTC_TAFCR_PC14VALUE          RTC_TAFCR_PC14VALUE_Msk
  #define RTC_TAFCR_PC13MODE_Pos       (19U)
  #define RTC_TAFCR_PC13MODE_Msk       (0x1UL << RTC_TAFCR_PC13MODE_Pos)          /*!< 0x00080000 */
  #define RTC_TAFCR_PC13MODE           RTC_TAFCR_PC13MODE_Msk
  #define RTC_TAFCR_PC13VALUE_Pos      (18U)
  #define RTC_TAFCR_PC13VALUE_Msk      (0x1UL << RTC_TAFCR_PC13VALUE_Pos)         /*!< 0x00040000 */
  #define RTC_TAFCR_PC13VALUE          RTC_TAFCR_PC13VALUE_Msk
  #define RTC_TAFCR_TAMPPUDIS_Pos      (15U)
  #define RTC_TAFCR_TAMPPUDIS_Msk      (0x1UL << RTC_TAFCR_TAMPPUDIS_Pos)         /*!< 0x00008000 */
  #define RTC_TAFCR_TAMPPUDIS          RTC_TAFCR_TAMPPUDIS_Msk
  #define RTC_TAFCR_TAMPPRCH_Pos       (13U)
  #define RTC_TAFCR_TAMPPRCH_Msk       (0x3UL << RTC_TAFCR_TAMPPRCH_Pos)          /*!< 0x00006000 */
  #define RTC_TAFCR_TAMPPRCH           RTC_TAFCR_TAMPPRCH_Msk
  #define RTC_TAFCR_TAMPPRCH_0         (0x1UL << RTC_TAFCR_TAMPPRCH_Pos)          /*!< 0x00002000 */
  #define RTC_TAFCR_TAMPPRCH_1         (0x2UL << RTC_TAFCR_TAMPPRCH_Pos)          /*!< 0x00004000 */
  #define RTC_TAFCR_TAMPFLT_Pos        (11U)
  #define RTC_TAFCR_TAMPFLT_Msk        (0x3UL << RTC_TAFCR_TAMPFLT_Pos)           /*!< 0x00001800 */
  #define RTC_TAFCR_TAMPFLT            RTC_TAFCR_TAMPFLT_Msk
  #define RTC_TAFCR_TAMPFLT_0          (0x1UL << RTC_TAFCR_TAMPFLT_Pos)           /*!< 0x00000800 */
  #define RTC_TAFCR_TAMPFLT_1          (0x2UL << RTC_TAFCR_TAMPFLT_Pos)           /*!< 0x00001000 */
  #define RTC_TAFCR_TAMPFREQ_Pos       (8U)
  #define RTC_TAFCR_TAMPFREQ_Msk       (0x7UL << RTC_TAFCR_TAMPFREQ_Pos)          /*!< 0x00000700 */
  #define RTC_TAFCR_TAMPFREQ           RTC_TAFCR_TAMPFREQ_Msk
  #define RTC_TAFCR_TAMPFREQ_0         (0x1UL << RTC_TAFCR_TAMPFREQ_Pos)          /*!< 0x00000100 */
  #define RTC_TAFCR_TAMPFREQ_1         (0x2UL << RTC_TAFCR_TAMPFREQ_Pos)          /*!< 0x00000200 */
  #define RTC_TAFCR_TAMPFREQ_2         (0x4UL << RTC_TAFCR_TAMPFREQ_Pos)          /*!< 0x00000400 */
  #define RTC_TAFCR_TAMPTS_Pos         (7U)
  #define RTC_TAFCR_TAMPTS_Msk         (0x1UL << RTC_TAFCR_TAMPTS_Pos)            /*!< 0x00000080 */
  #define RTC_TAFCR_TAMPTS             RTC_TAFCR_TAMPTS_Msk
  #define RTC_TAFCR_TAMP3TRG_Pos       (6U)
  #define RTC_TAFCR_TAMP3TRG_Msk       (0x1UL << RTC_TAFCR_TAMP3TRG_Pos)          /*!< 0x00000040 */
  #define RTC_TAFCR_TAMP3TRG           RTC_TAFCR_TAMP3TRG_Msk
  #define RTC_TAFCR_TAMP3E_Pos         (5U)
  #define RTC_TAFCR_TAMP3E_Msk         (0x1UL << RTC_TAFCR_TAMP3E_Pos)            /*!< 0x00000020 */
  #define RTC_TAFCR_TAMP3E             RTC_TAFCR_TAMP3E_Msk
  #define RTC_TAFCR_TAMP2TRG_Pos       (4U)
  #define RTC_TAFCR_TAMP2TRG_Msk       (0x1UL << RTC_TAFCR_TAMP2TRG_Pos)          /*!< 0x00000010 */
  #define RTC_TAFCR_TAMP2TRG           RTC_TAFCR_TAMP2TRG_Msk
  #define RTC_TAFCR_TAMP2E_Pos         (3U)
  #define RTC_TAFCR_TAMP2E_Msk         (0x1UL << RTC_TAFCR_TAMP2E_Pos)            /*!< 0x00000008 */
  #define RTC_TAFCR_TAMP2E             RTC_TAFCR_TAMP2E_Msk
  #define RTC_TAFCR_TAMPIE_Pos         (2U)
  #define RTC_TAFCR_TAMPIE_Msk         (0x1UL << RTC_TAFCR_TAMPIE_Pos)            /*!< 0x00000004 */
  #define RTC_TAFCR_TAMPIE             RTC_TAFCR_TAMPIE_Msk
  #define RTC_TAFCR_TAMP1TRG_Pos       (1U)
  #define RTC_TAFCR_TAMP1TRG_Msk       (0x1UL << RTC_TAFCR_TAMP1TRG_Pos)          /*!< 0x00000002 */
  #define RTC_TAFCR_TAMP1TRG           RTC_TAFCR_TAMP1TRG_Msk
  #define RTC_TAFCR_TAMP1E_Pos         (0U)
  #define RTC_TAFCR_TAMP1E_Msk         (0x1UL << RTC_TAFCR_TAMP1E_Pos)            /*!< 0x00000001 */
  #define RTC_TAFCR_TAMP1E             RTC_TAFCR_TAMP1E_Msk
  
  /* Reference defines */
  #define RTC_TAFCR_ALARMOUTTYPE               RTC_TAFCR_PC13VALUE
  
  /********************  Bits definition for RTC_ALRMASSR register  *************/
  #define RTC_ALRMASSR_MASKSS_Pos      (24U)
  #define RTC_ALRMASSR_MASKSS_Msk      (0xFUL << RTC_ALRMASSR_MASKSS_Pos)         /*!< 0x0F000000 */
  #define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk
  #define RTC_ALRMASSR_MASKSS_0        (0x1UL << RTC_ALRMASSR_MASKSS_Pos)         /*!< 0x01000000 */
  #define RTC_ALRMASSR_MASKSS_1        (0x2UL << RTC_ALRMASSR_MASKSS_Pos)         /*!< 0x02000000 */
  #define RTC_ALRMASSR_MASKSS_2        (0x4UL << RTC_ALRMASSR_MASKSS_Pos)         /*!< 0x04000000 */
  #define RTC_ALRMASSR_MASKSS_3        (0x8UL << RTC_ALRMASSR_MASKSS_Pos)         /*!< 0x08000000 */
  #define RTC_ALRMASSR_SS_Pos          (0U)
  #define RTC_ALRMASSR_SS_Msk          (0x7FFFUL << RTC_ALRMASSR_SS_Pos)          /*!< 0x00007FFF */
  #define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk
  
  /********************  Bits definition for RTC_ALRMBSSR register  *************/
  #define RTC_ALRMBSSR_MASKSS_Pos      (24U)
  #define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)         /*!< 0x0F000000 */
  #define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk
  #define RTC_ALRMBSSR_MASKSS_0        (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)         /*!< 0x01000000 */
  #define RTC_ALRMBSSR_MASKSS_1        (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)         /*!< 0x02000000 */
  #define RTC_ALRMBSSR_MASKSS_2        (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)         /*!< 0x04000000 */
  #define RTC_ALRMBSSR_MASKSS_3        (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)         /*!< 0x08000000 */
  #define RTC_ALRMBSSR_SS_Pos          (0U)
  #define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)          /*!< 0x00007FFF */
  #define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk
  
  /********************  Bits definition for RTC_BKP0R register  ****************/
  #define RTC_BKP0R_Pos                (0U)
  #define RTC_BKP0R_Msk                (0xFFFFFFFFUL << RTC_BKP0R_Pos)            /*!< 0xFFFFFFFF */
  #define RTC_BKP0R                    RTC_BKP0R_Msk
  
  /********************  Bits definition for RTC_BKP1R register  ****************/
  #define RTC_BKP1R_Pos                (0U)
  #define RTC_BKP1R_Msk                (0xFFFFFFFFUL << RTC_BKP1R_Pos)            /*!< 0xFFFFFFFF */
  #define RTC_BKP1R                    RTC_BKP1R_Msk
  
  /********************  Bits definition for RTC_BKP2R register  ****************/
  #define RTC_BKP2R_Pos                (0U)
  #define RTC_BKP2R_Msk                (0xFFFFFFFFUL << RTC_BKP2R_Pos)            /*!< 0xFFFFFFFF */
  #define RTC_BKP2R                    RTC_BKP2R_Msk
  
  /********************  Bits definition for RTC_BKP3R register  ****************/
  #define RTC_BKP3R_Pos                (0U)
  #define RTC_BKP3R_Msk                (0xFFFFFFFFUL << RTC_BKP3R_Pos)            /*!< 0xFFFFFFFF */
  #define RTC_BKP3R                    RTC_BKP3R_Msk
  
  /********************  Bits definition for RTC_BKP4R register  ****************/
  #define RTC_BKP4R_Pos                (0U)
  #define RTC_BKP4R_Msk                (0xFFFFFFFFUL << RTC_BKP4R_Pos)            /*!< 0xFFFFFFFF */
  #define RTC_BKP4R                    RTC_BKP4R_Msk
  
  /********************  Bits definition for RTC_BKP5R register  ****************/
  #define RTC_BKP5R_Pos                (0U)
  #define RTC_BKP5R_Msk                (0xFFFFFFFFUL << RTC_BKP5R_Pos)            /*!< 0xFFFFFFFF */
  #define RTC_BKP5R                    RTC_BKP5R_Msk
  
  /********************  Bits definition for RTC_BKP6R register  ****************/
  #define RTC_BKP6R_Pos                (0U)
  #define RTC_BKP6R_Msk                (0xFFFFFFFFUL << RTC_BKP6R_Pos)            /*!< 0xFFFFFFFF */
  #define RTC_BKP6R                    RTC_BKP6R_Msk
  
  /********************  Bits definition for RTC_BKP7R register  ****************/
  #define RTC_BKP7R_Pos                (0U)
  #define RTC_BKP7R_Msk                (0xFFFFFFFFUL << RTC_BKP7R_Pos)            /*!< 0xFFFFFFFF */
  #define RTC_BKP7R                    RTC_BKP7R_Msk
  
  /********************  Bits definition for RTC_BKP8R register  ****************/
  #define RTC_BKP8R_Pos                (0U)
  #define RTC_BKP8R_Msk                (0xFFFFFFFFUL << RTC_BKP8R_Pos)            /*!< 0xFFFFFFFF */
  #define RTC_BKP8R                    RTC_BKP8R_Msk
  
  /********************  Bits definition for RTC_BKP9R register  ****************/
  #define RTC_BKP9R_Pos                (0U)
  #define RTC_BKP9R_Msk                (0xFFFFFFFFUL << RTC_BKP9R_Pos)            /*!< 0xFFFFFFFF */
  #define RTC_BKP9R                    RTC_BKP9R_Msk
  
  /********************  Bits definition for RTC_BKP10R register  ***************/
  #define RTC_BKP10R_Pos               (0U)
  #define RTC_BKP10R_Msk               (0xFFFFFFFFUL << RTC_BKP10R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP10R                   RTC_BKP10R_Msk
  
  /********************  Bits definition for RTC_BKP11R register  ***************/
  #define RTC_BKP11R_Pos               (0U)
  #define RTC_BKP11R_Msk               (0xFFFFFFFFUL << RTC_BKP11R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP11R                   RTC_BKP11R_Msk
  
  /********************  Bits definition for RTC_BKP12R register  ***************/
  #define RTC_BKP12R_Pos               (0U)
  #define RTC_BKP12R_Msk               (0xFFFFFFFFUL << RTC_BKP12R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP12R                   RTC_BKP12R_Msk
  
  /********************  Bits definition for RTC_BKP13R register  ***************/
  #define RTC_BKP13R_Pos               (0U)
  #define RTC_BKP13R_Msk               (0xFFFFFFFFUL << RTC_BKP13R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP13R                   RTC_BKP13R_Msk
  
  /********************  Bits definition for RTC_BKP14R register  ***************/
  #define RTC_BKP14R_Pos               (0U)
  #define RTC_BKP14R_Msk               (0xFFFFFFFFUL << RTC_BKP14R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP14R                   RTC_BKP14R_Msk
  
  /********************  Bits definition for RTC_BKP15R register  ***************/
  #define RTC_BKP15R_Pos               (0U)
  #define RTC_BKP15R_Msk               (0xFFFFFFFFUL << RTC_BKP15R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP15R                   RTC_BKP15R_Msk
  
  /********************  Bits definition for RTC_BKP16R register  ***************/
  #define RTC_BKP16R_Pos               (0U)
  #define RTC_BKP16R_Msk               (0xFFFFFFFFUL << RTC_BKP16R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP16R                   RTC_BKP16R_Msk
  
  /********************  Bits definition for RTC_BKP17R register  ***************/
  #define RTC_BKP17R_Pos               (0U)
  #define RTC_BKP17R_Msk               (0xFFFFFFFFUL << RTC_BKP17R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP17R                   RTC_BKP17R_Msk
  
  /********************  Bits definition for RTC_BKP18R register  ***************/
  #define RTC_BKP18R_Pos               (0U)
  #define RTC_BKP18R_Msk               (0xFFFFFFFFUL << RTC_BKP18R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP18R                   RTC_BKP18R_Msk
  
  /********************  Bits definition for RTC_BKP19R register  ***************/
  #define RTC_BKP19R_Pos               (0U)
  #define RTC_BKP19R_Msk               (0xFFFFFFFFUL << RTC_BKP19R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP19R                   RTC_BKP19R_Msk
  
  /********************  Bits definition for RTC_BKP20R register  ***************/
  #define RTC_BKP20R_Pos               (0U)
  #define RTC_BKP20R_Msk               (0xFFFFFFFFUL << RTC_BKP20R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP20R                   RTC_BKP20R_Msk
  
  /********************  Bits definition for RTC_BKP21R register  ***************/
  #define RTC_BKP21R_Pos               (0U)
  #define RTC_BKP21R_Msk               (0xFFFFFFFFUL << RTC_BKP21R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP21R                   RTC_BKP21R_Msk
  
  /********************  Bits definition for RTC_BKP22R register  ***************/
  #define RTC_BKP22R_Pos               (0U)
  #define RTC_BKP22R_Msk               (0xFFFFFFFFUL << RTC_BKP22R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP22R                   RTC_BKP22R_Msk
  
  /********************  Bits definition for RTC_BKP23R register  ***************/
  #define RTC_BKP23R_Pos               (0U)
  #define RTC_BKP23R_Msk               (0xFFFFFFFFUL << RTC_BKP23R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP23R                   RTC_BKP23R_Msk
  
  /********************  Bits definition for RTC_BKP24R register  ***************/
  #define RTC_BKP24R_Pos               (0U)
  #define RTC_BKP24R_Msk               (0xFFFFFFFFUL << RTC_BKP24R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP24R                   RTC_BKP24R_Msk
  
  /********************  Bits definition for RTC_BKP25R register  ***************/
  #define RTC_BKP25R_Pos               (0U)
  #define RTC_BKP25R_Msk               (0xFFFFFFFFUL << RTC_BKP25R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP25R                   RTC_BKP25R_Msk
  
  /********************  Bits definition for RTC_BKP26R register  ***************/
  #define RTC_BKP26R_Pos               (0U)
  #define RTC_BKP26R_Msk               (0xFFFFFFFFUL << RTC_BKP26R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP26R                   RTC_BKP26R_Msk
  
  /********************  Bits definition for RTC_BKP27R register  ***************/
  #define RTC_BKP27R_Pos               (0U)
  #define RTC_BKP27R_Msk               (0xFFFFFFFFUL << RTC_BKP27R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP27R                   RTC_BKP27R_Msk
  
  /********************  Bits definition for RTC_BKP28R register  ***************/
  #define RTC_BKP28R_Pos               (0U)
  #define RTC_BKP28R_Msk               (0xFFFFFFFFUL << RTC_BKP28R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP28R                   RTC_BKP28R_Msk
  
  /********************  Bits definition for RTC_BKP29R register  ***************/
  #define RTC_BKP29R_Pos               (0U)
  #define RTC_BKP29R_Msk               (0xFFFFFFFFUL << RTC_BKP29R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP29R                   RTC_BKP29R_Msk
  
  /********************  Bits definition for RTC_BKP30R register  ***************/
  #define RTC_BKP30R_Pos               (0U)
  #define RTC_BKP30R_Msk               (0xFFFFFFFFUL << RTC_BKP30R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP30R                   RTC_BKP30R_Msk
  
  /********************  Bits definition for RTC_BKP31R register  ***************/
  #define RTC_BKP31R_Pos               (0U)
  #define RTC_BKP31R_Msk               (0xFFFFFFFFUL << RTC_BKP31R_Pos)           /*!< 0xFFFFFFFF */
  #define RTC_BKP31R                   RTC_BKP31R_Msk
  
  /******************** Number of backup registers ******************************/
  #define RTC_BKP_NUMBER                       32
  
  /******************************************************************************/
  /*                                                                            */
  /*             Sigma-Delta Analog to Digital Converter (SDADC)                */
  /*                                                                            */
  /******************************************************************************/
  
  /*****************  Bit definition for SDADC_CR1 register  ********************/
  #define SDADC_CR1_EOCALIE_Pos         (0U)
  #define SDADC_CR1_EOCALIE_Msk         (0x1UL << SDADC_CR1_EOCALIE_Pos)          /*!< 0x00000001 */
  #define SDADC_CR1_EOCALIE             SDADC_CR1_EOCALIE_Msk                    /*!< End of calibration interrupt enable */
  #define SDADC_CR1_JEOCIE_Pos          (1U)
  #define SDADC_CR1_JEOCIE_Msk          (0x1UL << SDADC_CR1_JEOCIE_Pos)           /*!< 0x00000002 */
  #define SDADC_CR1_JEOCIE              SDADC_CR1_JEOCIE_Msk                     /*!< Injected end of conversion interrupt enable */
  #define SDADC_CR1_JOVRIE_Pos          (2U)
  #define SDADC_CR1_JOVRIE_Msk          (0x1UL << SDADC_CR1_JOVRIE_Pos)           /*!< 0x00000004 */
  #define SDADC_CR1_JOVRIE              SDADC_CR1_JOVRIE_Msk                     /*!< Injected data overrun interrupt enable */
  #define SDADC_CR1_REOCIE_Pos          (3U)
  #define SDADC_CR1_REOCIE_Msk          (0x1UL << SDADC_CR1_REOCIE_Pos)           /*!< 0x00000008 */
  #define SDADC_CR1_REOCIE              SDADC_CR1_REOCIE_Msk                     /*!< Regular end of conversion interrupt enable */
  #define SDADC_CR1_ROVRIE_Pos          (4U)
  #define SDADC_CR1_ROVRIE_Msk          (0x1UL << SDADC_CR1_ROVRIE_Pos)           /*!< 0x00000010 */
  #define SDADC_CR1_ROVRIE              SDADC_CR1_ROVRIE_Msk                     /*!< Regular data overrun interrupt enable */
  #define SDADC_CR1_REFV_Pos            (8U)
  #define SDADC_CR1_REFV_Msk            (0x3UL << SDADC_CR1_REFV_Pos)             /*!< 0x00000300 */
  #define SDADC_CR1_REFV                SDADC_CR1_REFV_Msk                       /*!< Reference voltage selection */
  #define SDADC_CR1_REFV_0              (0x1UL << SDADC_CR1_REFV_Pos)             /*!< 0x00000100 */
  #define SDADC_CR1_REFV_1              (0x2UL << SDADC_CR1_REFV_Pos)             /*!< 0x00000200 */
  #define SDADC_CR1_SLOWCK_Pos          (10U)
  #define SDADC_CR1_SLOWCK_Msk          (0x1UL << SDADC_CR1_SLOWCK_Pos)           /*!< 0x00000400 */
  #define SDADC_CR1_SLOWCK              SDADC_CR1_SLOWCK_Msk                     /*!< Slow clock mode enable */
  #define SDADC_CR1_SBI_Pos             (11U)
  #define SDADC_CR1_SBI_Msk             (0x1UL << SDADC_CR1_SBI_Pos)              /*!< 0x00000800 */
  #define SDADC_CR1_SBI                 SDADC_CR1_SBI_Msk                        /*!< Enter standby mode when idle */
  #define SDADC_CR1_PDI_Pos             (12U)
  #define SDADC_CR1_PDI_Msk             (0x1UL << SDADC_CR1_PDI_Pos)              /*!< 0x00001000 */
  #define SDADC_CR1_PDI                 SDADC_CR1_PDI_Msk                        /*!< Enter power down mode when idle */
  #define SDADC_CR1_JSYNC_Pos           (14U)
  #define SDADC_CR1_JSYNC_Msk           (0x1UL << SDADC_CR1_JSYNC_Pos)            /*!< 0x00004000 */
  #define SDADC_CR1_JSYNC               SDADC_CR1_JSYNC_Msk                      /*!< Launch a injected conversion synchronously with SDADC1 */
  #define SDADC_CR1_RSYNC_Pos           (15U)
  #define SDADC_CR1_RSYNC_Msk           (0x1UL << SDADC_CR1_RSYNC_Pos)            /*!< 0x00008000 */
  #define SDADC_CR1_RSYNC               SDADC_CR1_RSYNC_Msk                      /*!< Launch regular conversion synchronously with SDADC1 */
  #define SDADC_CR1_JDMAEN_Pos          (16U)
  #define SDADC_CR1_JDMAEN_Msk          (0x1UL << SDADC_CR1_JDMAEN_Pos)           /*!< 0x00010000 */
  #define SDADC_CR1_JDMAEN              SDADC_CR1_JDMAEN_Msk                     /*!< DMA channel enabled to read data for the injected channel group */
  #define SDADC_CR1_RDMAEN_Pos          (17U)
  #define SDADC_CR1_RDMAEN_Msk          (0x1UL << SDADC_CR1_RDMAEN_Pos)           /*!< 0x00020000 */
  #define SDADC_CR1_RDMAEN              SDADC_CR1_RDMAEN_Msk                     /*!< DMA channel enabled to read data for the regular channel */
  #define SDADC_CR1_INIT_Pos            (31U)
  #define SDADC_CR1_INIT_Msk            (0x1UL << SDADC_CR1_INIT_Pos)             /*!< 0x80000000 */
  #define SDADC_CR1_INIT                SDADC_CR1_INIT_Msk                       /*!< Initialization mode request */
  
  /*****************  Bit definition for SDADC_CR2 register  ********************/
  #define SDADC_CR2_ADON_Pos            (0U)
  #define SDADC_CR2_ADON_Msk            (0x1UL << SDADC_CR2_ADON_Pos)             /*!< 0x00000001 */
  #define SDADC_CR2_ADON                SDADC_CR2_ADON_Msk                       /*!< SDADC enable */
  #define SDADC_CR2_CALIBCNT_Pos        (1U)
  #define SDADC_CR2_CALIBCNT_Msk        (0x3UL << SDADC_CR2_CALIBCNT_Pos)         /*!< 0x00000006 */
  #define SDADC_CR2_CALIBCNT            SDADC_CR2_CALIBCNT_Msk                   /*!< Number of calibration sequences to be performed */
  #define SDADC_CR2_CALIBCNT_0          (0x1UL << SDADC_CR2_CALIBCNT_Pos)         /*!< 0x00000002 */
  #define SDADC_CR2_CALIBCNT_1          (0x2UL << SDADC_CR2_CALIBCNT_Pos)         /*!< 0x00000004 */
  #define SDADC_CR2_STARTCALIB_Pos      (4U)
  #define SDADC_CR2_STARTCALIB_Msk      (0x1UL << SDADC_CR2_STARTCALIB_Pos)       /*!< 0x00000010 */
  #define SDADC_CR2_STARTCALIB          SDADC_CR2_STARTCALIB_Msk                 /*!< Start calibration */
  #define SDADC_CR2_JCONT_Pos           (5U)
  #define SDADC_CR2_JCONT_Msk           (0x1UL << SDADC_CR2_JCONT_Pos)            /*!< 0x00000020 */
  #define SDADC_CR2_JCONT               SDADC_CR2_JCONT_Msk                      /*!< Continuous mode selection for injected conversions */
  #define SDADC_CR2_JDS_Pos             (6U)
  #define SDADC_CR2_JDS_Msk             (0x1UL << SDADC_CR2_JDS_Pos)              /*!< 0x00000040 */
  #define SDADC_CR2_JDS                 SDADC_CR2_JDS_Msk                        /*!< Delay start of injected conversions */
  #define SDADC_CR2_JEXTSEL_Pos         (8U)
  #define SDADC_CR2_JEXTSEL_Msk         (0xFUL << SDADC_CR2_JEXTSEL_Pos)          /*!< 0x00000F00 */
  #define SDADC_CR2_JEXTSEL             SDADC_CR2_JEXTSEL_Msk                    /*!< Trigger signal selection for launching injected conversions */
  #define SDADC_CR2_JEXTSEL_0           (0x1UL << SDADC_CR2_JEXTSEL_Pos)          /*!< 0x00000100 */
  #define SDADC_CR2_JEXTSEL_1           (0x2UL << SDADC_CR2_JEXTSEL_Pos)          /*!< 0x00000200 */
  #define SDADC_CR2_JEXTSEL_2           (0x4UL << SDADC_CR2_JEXTSEL_Pos)          /*!< 0x00000400 */
  #define SDADC_CR2_JEXTSEL_3           (0x8UL << SDADC_CR2_JEXTSEL_Pos)          /*!< 0x00000800 */
  #define SDADC_CR2_JEXTEN_Pos          (13U)
  #define SDADC_CR2_JEXTEN_Msk          (0x3UL << SDADC_CR2_JEXTEN_Pos)           /*!< 0x00006000 */
  #define SDADC_CR2_JEXTEN              SDADC_CR2_JEXTEN_Msk                     /*!< Trigger enable and trigger edge selection for injected conversions */
  #define SDADC_CR2_JEXTEN_0            (0x1UL << SDADC_CR2_JEXTEN_Pos)           /*!< 0x00002000 */
  #define SDADC_CR2_JEXTEN_1            (0x2UL << SDADC_CR2_JEXTEN_Pos)           /*!< 0x00004000 */
  #define SDADC_CR2_JSWSTART_Pos        (15U)
  #define SDADC_CR2_JSWSTART_Msk        (0x1UL << SDADC_CR2_JSWSTART_Pos)         /*!< 0x00008000 */
  #define SDADC_CR2_JSWSTART            SDADC_CR2_JSWSTART_Msk                   /*!< Start a conversion of the injected group of channels */
  #define SDADC_CR2_RCH_Pos             (16U)
  #define SDADC_CR2_RCH_Msk             (0xFUL << SDADC_CR2_RCH_Pos)              /*!< 0x000F0000 */
  #define SDADC_CR2_RCH                 SDADC_CR2_RCH_Msk                        /*!< Regular channel selection */
  #define SDADC_CR2_RCH_0               (0x1UL << SDADC_CR2_RCH_Pos)              /*!< 0x00010000 */
  #define SDADC_CR2_RCH_1               (0x2UL << SDADC_CR2_RCH_Pos)              /*!< 0x00020000 */
  #define SDADC_CR2_RCH_2               (0x4UL << SDADC_CR2_RCH_Pos)              /*!< 0x00040000 */
  #define SDADC_CR2_RCH_3               (0x8UL << SDADC_CR2_RCH_Pos)              /*!< 0x00080000 */
  #define SDADC_CR2_RCONT_Pos           (22U)
  #define SDADC_CR2_RCONT_Msk           (0x1UL << SDADC_CR2_RCONT_Pos)            /*!< 0x00400000 */
  #define SDADC_CR2_RCONT               SDADC_CR2_RCONT_Msk                      /*!< Continuous mode selection for regular conversions */
  #define SDADC_CR2_RSWSTART_Pos        (23U)
  #define SDADC_CR2_RSWSTART_Msk        (0x1UL << SDADC_CR2_RSWSTART_Pos)         /*!< 0x00800000 */
  #define SDADC_CR2_RSWSTART            SDADC_CR2_RSWSTART_Msk                   /*!< Software start of a conversion on the regular channel */
  #define SDADC_CR2_FAST_Pos            (24U)
  #define SDADC_CR2_FAST_Msk            (0x1UL << SDADC_CR2_FAST_Pos)             /*!< 0x01000000 */
  #define SDADC_CR2_FAST                SDADC_CR2_FAST_Msk                       /*!< Fast conversion mode selection */
  
  /********************  Bit definition for SDADC_ISR register  *****************/
  #define SDADC_ISR_EOCALF_Pos          (0U)
  #define SDADC_ISR_EOCALF_Msk          (0x1UL << SDADC_ISR_EOCALF_Pos)           /*!< 0x00000001 */
  #define SDADC_ISR_EOCALF              SDADC_ISR_EOCALF_Msk                     /*!< End of calibration flag */
  #define SDADC_ISR_JEOCF_Pos           (1U)
  #define SDADC_ISR_JEOCF_Msk           (0x1UL << SDADC_ISR_JEOCF_Pos)            /*!< 0x00000002 */
  #define SDADC_ISR_JEOCF               SDADC_ISR_JEOCF_Msk                      /*!< End of injected conversion flag */
  #define SDADC_ISR_JOVRF_Pos           (2U)
  #define SDADC_ISR_JOVRF_Msk           (0x1UL << SDADC_ISR_JOVRF_Pos)            /*!< 0x00000004 */
  #define SDADC_ISR_JOVRF               SDADC_ISR_JOVRF_Msk                      /*!< Injected conversion overrun flag */
  #define SDADC_ISR_REOCF_Pos           (3U)
  #define SDADC_ISR_REOCF_Msk           (0x1UL << SDADC_ISR_REOCF_Pos)            /*!< 0x00000008 */
  #define SDADC_ISR_REOCF               SDADC_ISR_REOCF_Msk                      /*!< End of regular conversion flag */
  #define SDADC_ISR_ROVRF_Pos           (4U)
  #define SDADC_ISR_ROVRF_Msk           (0x1UL << SDADC_ISR_ROVRF_Pos)            /*!< 0x00000010 */
  #define SDADC_ISR_ROVRF               SDADC_ISR_ROVRF_Msk                      /*!< Regular conversion overrun flag */
  #define SDADC_ISR_CALIBIP_Pos         (12U)
  #define SDADC_ISR_CALIBIP_Msk         (0x1UL << SDADC_ISR_CALIBIP_Pos)          /*!< 0x00001000 */
  #define SDADC_ISR_CALIBIP             SDADC_ISR_CALIBIP_Msk                    /*!< Calibration in progress status */
  #define SDADC_ISR_JCIP_Pos            (13U)
  #define SDADC_ISR_JCIP_Msk            (0x1UL << SDADC_ISR_JCIP_Pos)             /*!< 0x00002000 */
  #define SDADC_ISR_JCIP                SDADC_ISR_JCIP_Msk                       /*!< Injected conversion in progress status */
  #define SDADC_ISR_RCIP_Pos            (14U)
  #define SDADC_ISR_RCIP_Msk            (0x1UL << SDADC_ISR_RCIP_Pos)             /*!< 0x00004000 */
  #define SDADC_ISR_RCIP                SDADC_ISR_RCIP_Msk                       /*!< Regular conversion in progress status */
  #define SDADC_ISR_STABIP_Pos          (15U)
  #define SDADC_ISR_STABIP_Msk          (0x1UL << SDADC_ISR_STABIP_Pos)           /*!< 0x00008000 */
  #define SDADC_ISR_STABIP              SDADC_ISR_STABIP_Msk                     /*!< Stabilization in progress status */
  #define SDADC_ISR_INITRDY_Pos         (31U)
  #define SDADC_ISR_INITRDY_Msk         (0x1UL << SDADC_ISR_INITRDY_Pos)          /*!< 0x80000000 */
  #define SDADC_ISR_INITRDY             SDADC_ISR_INITRDY_Msk                    /*!< Initialization mode is ready */
  
  /******************  Bit definition for SDADC_CLRISR register  ****************/
  #define SDADC_ISR_CLREOCALF_Pos       (0U)
  #define SDADC_ISR_CLREOCALF_Msk       (0x1UL << SDADC_ISR_CLREOCALF_Pos)        /*!< 0x00000001 */
  #define SDADC_ISR_CLREOCALF           SDADC_ISR_CLREOCALF_Msk                  /*!< Clear the end of calibration flag */
  #define SDADC_ISR_CLRJOVRF_Pos        (2U)
  #define SDADC_ISR_CLRJOVRF_Msk        (0x1UL << SDADC_ISR_CLRJOVRF_Pos)         /*!< 0x00000004 */
  #define SDADC_ISR_CLRJOVRF            SDADC_ISR_CLRJOVRF_Msk                   /*!< Clear the injected conversion overrun flag */
  #define SDADC_ISR_CLRROVRF_Pos        (4U)
  #define SDADC_ISR_CLRROVRF_Msk        (0x1UL << SDADC_ISR_CLRROVRF_Pos)         /*!< 0x00000010 */
  #define SDADC_ISR_CLRROVRF            SDADC_ISR_CLRROVRF_Msk                   /*!< Clear the regular conversion overrun flag */
  
  /******************  Bit definition for SDADC_JCHGR register  *****************/
  #define SDADC_JCHGR_JCHG_Pos          (0U)
  #define SDADC_JCHGR_JCHG_Msk          (0x1FFUL << SDADC_JCHGR_JCHG_Pos)         /*!< 0x000001FF */
  #define SDADC_JCHGR_JCHG              SDADC_JCHGR_JCHG_Msk                     /*!< Injected channel group selection */
  #define SDADC_JCHGR_JCHG_0            (0x001UL << SDADC_JCHGR_JCHG_Pos)         /*!< 0x00000001 */
  #define SDADC_JCHGR_JCHG_1            (0x002UL << SDADC_JCHGR_JCHG_Pos)         /*!< 0x00000002 */
  #define SDADC_JCHGR_JCHG_2            (0x004UL << SDADC_JCHGR_JCHG_Pos)         /*!< 0x00000004 */
  #define SDADC_JCHGR_JCHG_3            (0x008UL << SDADC_JCHGR_JCHG_Pos)         /*!< 0x00000008 */
  #define SDADC_JCHGR_JCHG_4            (0x010UL << SDADC_JCHGR_JCHG_Pos)         /*!< 0x00000010 */
  #define SDADC_JCHGR_JCHG_5            (0x020UL << SDADC_JCHGR_JCHG_Pos)         /*!< 0x00000020 */
  #define SDADC_JCHGR_JCHG_6            (0x040UL << SDADC_JCHGR_JCHG_Pos)         /*!< 0x00000040 */
  #define SDADC_JCHGR_JCHG_7            (0x080UL << SDADC_JCHGR_JCHG_Pos)         /*!< 0x00000080 */
  #define SDADC_JCHGR_JCHG_8            (0x100UL << SDADC_JCHGR_JCHG_Pos)         /*!< 0x00000100 */
  
  /******************  Bit definition for SDADC_CONF0R register  ****************/
  #define SDADC_CONF0R_OFFSET0_Pos      (0U)
  #define SDADC_CONF0R_OFFSET0_Msk      (0xFFFUL << SDADC_CONF0R_OFFSET0_Pos)     /*!< 0x00000FFF */
  #define SDADC_CONF0R_OFFSET0          SDADC_CONF0R_OFFSET0_Msk                 /*!< 12-bit calibration offset for configuration 0 */
  #define SDADC_CONF0R_GAIN0_Pos        (20U)
  #define SDADC_CONF0R_GAIN0_Msk        (0x7UL << SDADC_CONF0R_GAIN0_Pos)         /*!< 0x00700000 */
  #define SDADC_CONF0R_GAIN0            SDADC_CONF0R_GAIN0_Msk                   /*!< Gain setting for configuration 0 */
  #define SDADC_CONF0R_GAIN0_0          (0x1UL << SDADC_CONF0R_GAIN0_Pos)         /*!< 0x00100000 */
  #define SDADC_CONF0R_GAIN0_1          (0x2UL << SDADC_CONF0R_GAIN0_Pos)         /*!< 0x00200000 */
  #define SDADC_CONF0R_GAIN0_2          (0x4UL << SDADC_CONF0R_GAIN0_Pos)         /*!< 0x00400000 */
  #define SDADC_CONF0R_SE0_Pos          (26U)
  #define SDADC_CONF0R_SE0_Msk          (0x3UL << SDADC_CONF0R_SE0_Pos)           /*!< 0x0C000000 */
  #define SDADC_CONF0R_SE0              SDADC_CONF0R_SE0_Msk                     /*!< Single ended mode for configuration 0 */
  #define SDADC_CONF0R_SE0_0            (0x1UL << SDADC_CONF0R_SE0_Pos)           /*!< 0x04000000 */
  #define SDADC_CONF0R_SE0_1            (0x2UL << SDADC_CONF0R_SE0_Pos)           /*!< 0x08000000 */
  #define SDADC_CONF0R_COMMON0_Pos      (30U)
  #define SDADC_CONF0R_COMMON0_Msk      (0x3UL << SDADC_CONF0R_COMMON0_Pos)       /*!< 0xC0000000 */
  #define SDADC_CONF0R_COMMON0          SDADC_CONF0R_COMMON0_Msk                 /*!< Common mode for configuration 0 */
  #define SDADC_CONF0R_COMMON0_0        (0x1UL << SDADC_CONF0R_COMMON0_Pos)       /*!< 0x40000000 */
  #define SDADC_CONF0R_COMMON0_1        (0x2UL << SDADC_CONF0R_COMMON0_Pos)       /*!< 0x80000000 */
  
  /******************  Bit definition for SDADC_CONF1R register  ****************/
  #define SDADC_CONF1R_OFFSET1_Pos      (0U)
  #define SDADC_CONF1R_OFFSET1_Msk      (0xFFFUL << SDADC_CONF1R_OFFSET1_Pos)     /*!< 0x00000FFF */
  #define SDADC_CONF1R_OFFSET1          SDADC_CONF1R_OFFSET1_Msk                 /*!< 12-bit calibration offset for configuration 1 */
  #define SDADC_CONF1R_GAIN1_Pos        (20U)
  #define SDADC_CONF1R_GAIN1_Msk        (0x7UL << SDADC_CONF1R_GAIN1_Pos)         /*!< 0x00700000 */
  #define SDADC_CONF1R_GAIN1            SDADC_CONF1R_GAIN1_Msk                   /*!< Gain setting for configuration 1 */
  #define SDADC_CONF1R_GAIN1_0          (0x1UL << SDADC_CONF1R_GAIN1_Pos)         /*!< 0x00100000 */
  #define SDADC_CONF1R_GAIN1_1          (0x2UL << SDADC_CONF1R_GAIN1_Pos)         /*!< 0x00200000 */
  #define SDADC_CONF1R_GAIN1_2          (0x4UL << SDADC_CONF1R_GAIN1_Pos)         /*!< 0x00400000 */
  #define SDADC_CONF1R_SE1_Pos          (26U)
  #define SDADC_CONF1R_SE1_Msk          (0x3UL << SDADC_CONF1R_SE1_Pos)           /*!< 0x0C000000 */
  #define SDADC_CONF1R_SE1              SDADC_CONF1R_SE1_Msk                     /*!< Single ended mode for configuration 1 */
  #define SDADC_CONF1R_SE1_0            (0x1UL << SDADC_CONF1R_SE1_Pos)           /*!< 0x04000000 */
  #define SDADC_CONF1R_SE1_1            (0x2UL << SDADC_CONF1R_SE1_Pos)           /*!< 0x08000000 */
  #define SDADC_CONF1R_COMMON1_Pos      (30U)
  #define SDADC_CONF1R_COMMON1_Msk      (0x3UL << SDADC_CONF1R_COMMON1_Pos)       /*!< 0xC0000000 */
  #define SDADC_CONF1R_COMMON1          SDADC_CONF1R_COMMON1_Msk                 /*!< Common mode for configuration 1 */
  #define SDADC_CONF1R_COMMON1_0        (0x1UL << SDADC_CONF1R_COMMON1_Pos)       /*!< 0x40000000 */
  #define SDADC_CONF1R_COMMON1_1        (0x2UL << SDADC_CONF1R_COMMON1_Pos)       /*!< 0x80000000 */
  
  /******************  Bit definition for SDADC_CONF2R register  ****************/
  #define SDADC_CONF2R_OFFSET2_Pos      (0U)
  #define SDADC_CONF2R_OFFSET2_Msk      (0xFFFUL << SDADC_CONF2R_OFFSET2_Pos)     /*!< 0x00000FFF */
  #define SDADC_CONF2R_OFFSET2          SDADC_CONF2R_OFFSET2_Msk                 /*!< 12-bit calibration offset for configuration 2 */
  #define SDADC_CONF2R_GAIN2_Pos        (20U)
  #define SDADC_CONF2R_GAIN2_Msk        (0x7UL << SDADC_CONF2R_GAIN2_Pos)         /*!< 0x00700000 */
  #define SDADC_CONF2R_GAIN2            SDADC_CONF2R_GAIN2_Msk                   /*!< Gain setting for configuration 2 */
  #define SDADC_CONF2R_GAIN2_0          (0x1UL << SDADC_CONF2R_GAIN2_Pos)         /*!< 0x00100000 */
  #define SDADC_CONF2R_GAIN2_1          (0x2UL << SDADC_CONF2R_GAIN2_Pos)         /*!< 0x00200000 */
  #define SDADC_CONF2R_GAIN2_2          (0x4UL << SDADC_CONF2R_GAIN2_Pos)         /*!< 0x00400000 */
  #define SDADC_CONF2R_SE2_Pos          (26U)
  #define SDADC_CONF2R_SE2_Msk          (0x3UL << SDADC_CONF2R_SE2_Pos)           /*!< 0x0C000000 */
  #define SDADC_CONF2R_SE2              SDADC_CONF2R_SE2_Msk                     /*!< Single ended mode for configuration 2 */
  #define SDADC_CONF2R_SE2_0            (0x1UL << SDADC_CONF2R_SE2_Pos)           /*!< 0x04000000 */
  #define SDADC_CONF2R_SE2_1            (0x2UL << SDADC_CONF2R_SE2_Pos)           /*!< 0x08000000 */
  #define SDADC_CONF2R_COMMON2_Pos      (30U)
  #define SDADC_CONF2R_COMMON2_Msk      (0x3UL << SDADC_CONF2R_COMMON2_Pos)       /*!< 0xC0000000 */
  #define SDADC_CONF2R_COMMON2          SDADC_CONF2R_COMMON2_Msk                 /*!< Common mode for configuration 2 */
  #define SDADC_CONF2R_COMMON2_0        (0x1UL << SDADC_CONF2R_COMMON2_Pos)       /*!< 0x40000000 */
  #define SDADC_CONF2R_COMMON2_1        (0x2UL << SDADC_CONF2R_COMMON2_Pos)       /*!< 0x80000000 */
  
  /*****************  Bit definition for SDADC_CONFCHR1 register  ***************/
  #define SDADC_CONFCHR1_CONFCH0_Pos    (0U)
  #define SDADC_CONFCHR1_CONFCH0_Msk    (0x3UL << SDADC_CONFCHR1_CONFCH0_Pos)     /*!< 0x00000003 */
  #define SDADC_CONFCHR1_CONFCH0        SDADC_CONFCHR1_CONFCH0_Msk               /*!< Channel 0 configuration */
  #define SDADC_CONFCHR1_CONFCH1_Pos    (4U)
  #define SDADC_CONFCHR1_CONFCH1_Msk    (0x3UL << SDADC_CONFCHR1_CONFCH1_Pos)     /*!< 0x00000030 */
  #define SDADC_CONFCHR1_CONFCH1        SDADC_CONFCHR1_CONFCH1_Msk               /*!< Channel 1 configuration */
  #define SDADC_CONFCHR1_CONFCH2_Pos    (8U)
  #define SDADC_CONFCHR1_CONFCH2_Msk    (0x3UL << SDADC_CONFCHR1_CONFCH2_Pos)     /*!< 0x00000300 */
  #define SDADC_CONFCHR1_CONFCH2        SDADC_CONFCHR1_CONFCH2_Msk               /*!< Channel 2 configuration */
  #define SDADC_CONFCHR1_CONFCH3_Pos    (12U)
  #define SDADC_CONFCHR1_CONFCH3_Msk    (0x3UL << SDADC_CONFCHR1_CONFCH3_Pos)     /*!< 0x00003000 */
  #define SDADC_CONFCHR1_CONFCH3        SDADC_CONFCHR1_CONFCH3_Msk               /*!< Channel 3 configuration */
  #define SDADC_CONFCHR1_CONFCH4_Pos    (16U)
  #define SDADC_CONFCHR1_CONFCH4_Msk    (0x3UL << SDADC_CONFCHR1_CONFCH4_Pos)     /*!< 0x00030000 */
  #define SDADC_CONFCHR1_CONFCH4        SDADC_CONFCHR1_CONFCH4_Msk               /*!< Channel 4 configuration */
  #define SDADC_CONFCHR1_CONFCH5_Pos    (20U)
  #define SDADC_CONFCHR1_CONFCH5_Msk    (0x3UL << SDADC_CONFCHR1_CONFCH5_Pos)     /*!< 0x00300000 */
  #define SDADC_CONFCHR1_CONFCH5        SDADC_CONFCHR1_CONFCH5_Msk               /*!< Channel 5 configuration */
  #define SDADC_CONFCHR1_CONFCH6_Pos    (24U)
  #define SDADC_CONFCHR1_CONFCH6_Msk    (0x3UL << SDADC_CONFCHR1_CONFCH6_Pos)     /*!< 0x03000000 */
  #define SDADC_CONFCHR1_CONFCH6        SDADC_CONFCHR1_CONFCH6_Msk               /*!< Channel 6 configuration */
  #define SDADC_CONFCHR1_CONFCH7_Pos    (28U)
  #define SDADC_CONFCHR1_CONFCH7_Msk    (0x3UL << SDADC_CONFCHR1_CONFCH7_Pos)     /*!< 0x30000000 */
  #define SDADC_CONFCHR1_CONFCH7        SDADC_CONFCHR1_CONFCH7_Msk               /*!< Channel 7 configuration */
  
  /*****************  Bit definition for SDADC_CONFCHR2 register  ***************/
  #define SDADC_CONFCHR2_CONFCH8_Pos    (0U)
  #define SDADC_CONFCHR2_CONFCH8_Msk    (0x3UL << SDADC_CONFCHR2_CONFCH8_Pos)     /*!< 0x00000003 */
  #define SDADC_CONFCHR2_CONFCH8        SDADC_CONFCHR2_CONFCH8_Msk               /*!< Channel 8 configuration */
  
  /*****************  Bit definition for SDADC_JDATAR register  ***************/
  #define SDADC_JDATAR_JDATA_Pos        (0U)
  #define SDADC_JDATAR_JDATA_Msk        (0xFFFFUL << SDADC_JDATAR_JDATA_Pos)      /*!< 0x0000FFFF */
  #define SDADC_JDATAR_JDATA            SDADC_JDATAR_JDATA_Msk                   /*!< Injected group conversion data */
  #define SDADC_JDATAR_JDATACH_Pos      (24U)
  #define SDADC_JDATAR_JDATACH_Msk      (0xFUL << SDADC_JDATAR_JDATACH_Pos)       /*!< 0x0F000000 */
  #define SDADC_JDATAR_JDATACH          SDADC_JDATAR_JDATACH_Msk                 /*!< Injected channel most recently converted */
  #define SDADC_JDATAR_JDATACH_0        (0x1UL << SDADC_JDATAR_JDATACH_Pos)       /*!< 0x01000000 */
  #define SDADC_JDATAR_JDATACH_1        (0x2UL << SDADC_JDATAR_JDATACH_Pos)       /*!< 0x02000000 */
  #define SDADC_JDATAR_JDATACH_2        (0x4UL << SDADC_JDATAR_JDATACH_Pos)       /*!< 0x04000000 */
  #define SDADC_JDATAR_JDATACH_3        (0x8UL << SDADC_JDATAR_JDATACH_Pos)       /*!< 0x08000000 */
  
  /*****************  Bit definition for SDADC_RDATAR register  ***************/
  #define SDADC_RDATAR_RDATA_Pos        (0U)
  #define SDADC_RDATAR_RDATA_Msk        (0xFFFFUL << SDADC_RDATAR_RDATA_Pos)      /*!< 0x0000FFFF */
  #define SDADC_RDATAR_RDATA            SDADC_RDATAR_RDATA_Msk                   /*!< Injected group conversion data */
  
  /*****************  Bit definition for SDADC_JDATA12R register  ***************/
  #define SDADC_JDATA12R_JDATA2_Pos     (16U)
  #define SDADC_JDATA12R_JDATA2_Msk     (0xFFFFUL << SDADC_JDATA12R_JDATA2_Pos)   /*!< 0xFFFF0000 */
  #define SDADC_JDATA12R_JDATA2         SDADC_JDATA12R_JDATA2_Msk                /*!< Injected group conversion data for SDADC2 */
  #define SDADC_JDATA12R_JDATA1_Pos     (0U)
  #define SDADC_JDATA12R_JDATA1_Msk     (0xFFFFUL << SDADC_JDATA12R_JDATA1_Pos)   /*!< 0x0000FFFF */
  #define SDADC_JDATA12R_JDATA1         SDADC_JDATA12R_JDATA1_Msk                /*!< Injected group conversion data for SDADC1 */
  
  /*****************  Bit definition for SDADC_RDATA12R register  ***************/
  #define SDADC_RDATA12R_RDATA2_Pos     (16U)
  #define SDADC_RDATA12R_RDATA2_Msk     (0xFFFFUL << SDADC_RDATA12R_RDATA2_Pos)   /*!< 0xFFFF0000 */
  #define SDADC_RDATA12R_RDATA2         SDADC_RDATA12R_RDATA2_Msk                /*!< Regular conversion data for SDADC2 */
  #define SDADC_RDATA12R_RDATA1_Pos     (0U)
  #define SDADC_RDATA12R_RDATA1_Msk     (0xFFFFUL << SDADC_RDATA12R_RDATA1_Pos)   /*!< 0x0000FFFF */
  #define SDADC_RDATA12R_RDATA1         SDADC_RDATA12R_RDATA1_Msk                /*!< Regular conversion data for SDADC1 */
  
  /*****************  Bit definition for SDADC_JDATA13R register  ***************/
  #define SDADC_JDATA13R_JDATA3_Pos     (16U)
  #define SDADC_JDATA13R_JDATA3_Msk     (0xFFFFUL << SDADC_JDATA13R_JDATA3_Pos)   /*!< 0xFFFF0000 */
  #define SDADC_JDATA13R_JDATA3         SDADC_JDATA13R_JDATA3_Msk                /*!< Injected group conversion data for SDADC3 */
  #define SDADC_JDATA13R_JDATA1_Pos     (0U)
  #define SDADC_JDATA13R_JDATA1_Msk     (0xFFFFUL << SDADC_JDATA13R_JDATA1_Pos)   /*!< 0x0000FFFF */
  #define SDADC_JDATA13R_JDATA1         SDADC_JDATA13R_JDATA1_Msk                /*!< Injected group conversion data for SDADC1 */
  
  /*****************  Bit definition for SDADC_RDATA13R register  ***************/
  #define SDADC_RDATA13R_RDATA3_Pos     (16U)
  #define SDADC_RDATA13R_RDATA3_Msk     (0xFFFFUL << SDADC_RDATA13R_RDATA3_Pos)   /*!< 0xFFFF0000 */
  #define SDADC_RDATA13R_RDATA3         SDADC_RDATA13R_RDATA3_Msk                /*!< Regular conversion data for SDADC3 */
  #define SDADC_RDATA13R_RDATA1_Pos     (0U)
  #define SDADC_RDATA13R_RDATA1_Msk     (0xFFFFUL << SDADC_RDATA13R_RDATA1_Pos)   /*!< 0x0000FFFF */
  #define SDADC_RDATA13R_RDATA1         SDADC_RDATA13R_RDATA1_Msk                /*!< Regular conversion data for SDADC1 */
  
  /******************************************************************************/
  /*                                                                            */
  /*                        Serial Peripheral Interface (SPI)                   */
  /*                                                                            */
  /******************************************************************************/
  
  /*
   * @brief Specific device feature definitions (not present on all devices in the STM32F3 serie)
   */
  #define SPI_I2S_SUPPORT                       /*!< I2S support */
  
  /*******************  Bit definition for SPI_CR1 register  ********************/
  #define SPI_CR1_CPHA_Pos            (0U)
  #define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                 /*!< 0x00000001 */
  #define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!< Clock Phase */
  #define SPI_CR1_CPOL_Pos            (1U)
  #define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                 /*!< 0x00000002 */
  #define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!< Clock Polarity */
  #define SPI_CR1_MSTR_Pos            (2U)
  #define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                 /*!< 0x00000004 */
  #define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!< Master Selection */
  #define SPI_CR1_BR_Pos              (3U)
  #define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                   /*!< 0x00000038 */
  #define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!< BR[2:0] bits (Baud Rate Control) */
  #define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                   /*!< 0x00000008 */
  #define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                   /*!< 0x00000010 */
  #define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                   /*!< 0x00000020 */
  #define SPI_CR1_SPE_Pos             (6U)
  #define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                  /*!< 0x00000040 */
  #define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!< SPI Enable */
  #define SPI_CR1_LSBFIRST_Pos        (7U)
  #define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)             /*!< 0x00000080 */
  #define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!< Frame Format */
  #define SPI_CR1_SSI_Pos             (8U)
  #define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                  /*!< 0x00000100 */
  #define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!< Internal slave select */
  #define SPI_CR1_SSM_Pos             (9U)
  #define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                  /*!< 0x00000200 */
  #define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!< Software slave management */
  #define SPI_CR1_RXONLY_Pos          (10U)
  #define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)               /*!< 0x00000400 */
  #define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!< Receive only */
  #define SPI_CR1_CRCL_Pos            (11U)
  #define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                 /*!< 0x00000800 */
  #define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length */
  #define SPI_CR1_CRCNEXT_Pos         (12U)
  #define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)              /*!< 0x00001000 */
  #define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!< Transmit CRC next */
  #define SPI_CR1_CRCEN_Pos           (13U)
  #define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)                /*!< 0x00002000 */
  #define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!< Hardware CRC calculation enable */
  #define SPI_CR1_BIDIOE_Pos          (14U)
  #define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)               /*!< 0x00004000 */
  #define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!< Output enable in bidirectional mode */
  #define SPI_CR1_BIDIMODE_Pos        (15U)
  #define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)             /*!< 0x00008000 */
  #define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!< Bidirectional data mode enable */
  
  /*******************  Bit definition for SPI_CR2 register  ********************/
  #define SPI_CR2_RXDMAEN_Pos         (0U)
  #define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)              /*!< 0x00000001 */
  #define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable */
  #define SPI_CR2_TXDMAEN_Pos         (1U)
  #define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)              /*!< 0x00000002 */
  #define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable */
  #define SPI_CR2_SSOE_Pos            (2U)
  #define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                 /*!< 0x00000004 */
  #define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable */
  #define SPI_CR2_NSSP_Pos            (3U)
  #define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                 /*!< 0x00000008 */
  #define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable */
  #define SPI_CR2_FRF_Pos             (4U)
  #define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                  /*!< 0x00000010 */
  #define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable */
  #define SPI_CR2_ERRIE_Pos           (5U)
  #define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)                /*!< 0x00000020 */
  #define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable */
  #define SPI_CR2_RXNEIE_Pos          (6U)
  #define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)               /*!< 0x00000040 */
  #define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
  #define SPI_CR2_TXEIE_Pos           (7U)
  #define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)                /*!< 0x00000080 */
  #define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable */
  #define SPI_CR2_DS_Pos              (8U)
  #define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                   /*!< 0x00000F00 */
  #define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size */
  #define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                   /*!< 0x00000100 */
  #define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                   /*!< 0x00000200 */
  #define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                   /*!< 0x00000400 */
  #define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                   /*!< 0x00000800 */
  #define SPI_CR2_FRXTH_Pos           (12U)
  #define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)                /*!< 0x00001000 */
  #define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold */
  #define SPI_CR2_LDMARX_Pos          (13U)
  #define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)               /*!< 0x00002000 */
  #define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception */
  #define SPI_CR2_LDMATX_Pos          (14U)
  #define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)               /*!< 0x00004000 */
  #define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */
  
  /********************  Bit definition for SPI_SR register  ********************/
  #define SPI_SR_RXNE_Pos             (0U)
  #define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                  /*!< 0x00000001 */
  #define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty */
  #define SPI_SR_TXE_Pos              (1U)
  #define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                   /*!< 0x00000002 */
  #define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty */
  #define SPI_SR_CHSIDE_Pos           (2U)
  #define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)                /*!< 0x00000004 */
  #define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side */
  #define SPI_SR_UDR_Pos              (3U)
  #define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                   /*!< 0x00000008 */
  #define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag */
  #define SPI_SR_CRCERR_Pos           (4U)
  #define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)                /*!< 0x00000010 */
  #define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag */
  #define SPI_SR_MODF_Pos             (5U)
  #define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                  /*!< 0x00000020 */
  #define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault */
  #define SPI_SR_OVR_Pos              (6U)
  #define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                   /*!< 0x00000040 */
  #define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag */
  #define SPI_SR_BSY_Pos              (7U)
  #define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                   /*!< 0x00000080 */
  #define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag */
  #define SPI_SR_FRE_Pos              (8U)
  #define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                   /*!< 0x00000100 */
  #define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error */
  #define SPI_SR_FRLVL_Pos            (9U)
  #define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                 /*!< 0x00000600 */
  #define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level */
  #define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                 /*!< 0x00000200 */
  #define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                 /*!< 0x00000400 */
  #define SPI_SR_FTLVL_Pos            (11U)
  #define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                 /*!< 0x00001800 */
  #define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level */
  #define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                 /*!< 0x00000800 */
  #define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                 /*!< 0x00001000 */
  
  /********************  Bit definition for SPI_DR register  ********************/
  #define SPI_DR_DR_Pos               (0U)
  #define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                 /*!< 0x0000FFFF */
  #define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!< Data Register */
  
  /*******************  Bit definition for SPI_CRCPR register  ******************/
  #define SPI_CRCPR_CRCPOLY_Pos       (0U)
  #define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)         /*!< 0x0000FFFF */
  #define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!< CRC polynomial register */
  
  /******************  Bit definition for SPI_RXCRCR register  ******************/
  #define SPI_RXCRCR_RXCRC_Pos        (0U)
  #define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)          /*!< 0x0000FFFF */
  #define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!< Rx CRC Register */
  
  /******************  Bit definition for SPI_TXCRCR register  ******************/
  #define SPI_TXCRCR_TXCRC_Pos        (0U)
  #define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)          /*!< 0x0000FFFF */
  #define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!< Tx CRC Register */
  
  /******************  Bit definition for SPI_I2SCFGR register  *****************/
  #define SPI_I2SCFGR_CHLEN_Pos       (0U)
  #define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)            /*!< 0x00000001 */
  #define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
  #define SPI_I2SCFGR_DATLEN_Pos      (1U)
  #define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)           /*!< 0x00000006 */
  #define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred) */
  #define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)           /*!< 0x00000002 */
  #define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)           /*!< 0x00000004 */
  #define SPI_I2SCFGR_CKPOL_Pos       (3U)
  #define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)            /*!< 0x00000008 */
  #define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity */
  #define SPI_I2SCFGR_I2SSTD_Pos      (4U)
  #define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)           /*!< 0x00000030 */
  #define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
  #define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)           /*!< 0x00000010 */
  #define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)           /*!< 0x00000020 */
  #define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
  #define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)          /*!< 0x00000080 */
  #define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization */
  #define SPI_I2SCFGR_I2SCFG_Pos      (8U)
  #define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)           /*!< 0x00000300 */
  #define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
  #define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)           /*!< 0x00000100 */
  #define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)           /*!< 0x00000200 */
  #define SPI_I2SCFGR_I2SE_Pos        (10U)
  #define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)             /*!< 0x00000400 */
  #define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable */
  #define SPI_I2SCFGR_I2SMOD_Pos      (11U)
  #define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)           /*!< 0x00000800 */
  #define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
  
  /******************  Bit definition for SPI_I2SPR register  *******************/
  #define SPI_I2SPR_I2SDIV_Pos        (0U)
  #define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)            /*!< 0x000000FF */
  #define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler */
  #define SPI_I2SPR_ODD_Pos           (8U)
  #define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)                /*!< 0x00000100 */
  #define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
  #define SPI_I2SPR_MCKOE_Pos         (9U)
  #define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)              /*!< 0x00000200 */
  #define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable */
  
  /******************************************************************************/
  /*                                                                            */
  /*                        System Configuration(SYSCFG)                        */
  /*                                                                            */
  /******************************************************************************/
  /*****************  Bit definition for SYSCFG_CFGR1 register  ****************/
  #define SYSCFG_CFGR1_MEM_MODE_Pos                (0U)
  #define SYSCFG_CFGR1_MEM_MODE_Msk                (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */
  #define SYSCFG_CFGR1_MEM_MODE                    SYSCFG_CFGR1_MEM_MODE_Msk     /*!< SYSCFG_Memory Remap Config */
  #define SYSCFG_CFGR1_MEM_MODE_0                  (0x00000001U)                 /*!< Bit 0 */
  #define SYSCFG_CFGR1_MEM_MODE_1                  (0x00000002U)                 /*!< Bit 1 */
  #define SYSCFG_CFGR1_DMA_RMP_Pos                 (11U)
  #define SYSCFG_CFGR1_DMA_RMP_Msk                 (0x1FUL << SYSCFG_CFGR1_DMA_RMP_Pos) /*!< 0x0000F800 */
  #define SYSCFG_CFGR1_DMA_RMP                     SYSCFG_CFGR1_DMA_RMP_Msk      /*!< DMA remap mask */
  #define SYSCFG_CFGR1_TIM16_DMA_RMP_Pos           (11U)
  #define SYSCFG_CFGR1_TIM16_DMA_RMP_Msk           (0x1UL << SYSCFG_CFGR1_TIM16_DMA_RMP_Pos) /*!< 0x00000800 */
  #define SYSCFG_CFGR1_TIM16_DMA_RMP               SYSCFG_CFGR1_TIM16_DMA_RMP_Msk /*!< Timer 16 DMA remap */
  #define SYSCFG_CFGR1_TIM17_DMA_RMP_Pos           (12U)
  #define SYSCFG_CFGR1_TIM17_DMA_RMP_Msk           (0x1UL << SYSCFG_CFGR1_TIM17_DMA_RMP_Pos) /*!< 0x00001000 */
  #define SYSCFG_CFGR1_TIM17_DMA_RMP               SYSCFG_CFGR1_TIM17_DMA_RMP_Msk /*!< Timer 17 DMA remap */
  #define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Pos     (13U)
  #define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Msk     (0x1UL << SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Pos) /*!< 0x00002000 */
  #define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP         SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Msk /*!< Timer 6 / DAC1 Ch1 DMA remap */
  #define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP_Pos     (14U)
  #define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP_Msk     (0x1UL << SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP_Pos) /*!< 0x00004000 */
  #define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP         SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP_Msk /*!< Timer 7 / DAC1 Ch2 DMA remap */
  #define SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP_Pos    (15U)
  #define SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP_Msk    (0x1UL << SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP_Pos) /*!< 0x00008000 */
  #define SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP        SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP_Msk /*!< Timer 18 / DAC2 Ch1 DMA remap */
  #define SYSCFG_CFGR1_I2C_PB6_FMP_Pos             (16U)
  #define SYSCFG_CFGR1_I2C_PB6_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos) /*!< 0x00010000 */
  #define SYSCFG_CFGR1_I2C_PB6_FMP                 SYSCFG_CFGR1_I2C_PB6_FMP_Msk  /*!< I2C PB6 Fast mode plus */
  #define SYSCFG_CFGR1_I2C_PB7_FMP_Pos             (17U)
  #define SYSCFG_CFGR1_I2C_PB7_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos) /*!< 0x00020000 */
  #define SYSCFG_CFGR1_I2C_PB7_FMP                 SYSCFG_CFGR1_I2C_PB7_FMP_Msk  /*!< I2C PB7 Fast mode plus */
  #define SYSCFG_CFGR1_I2C_PB8_FMP_Pos             (18U)
  #define SYSCFG_CFGR1_I2C_PB8_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos) /*!< 0x00040000 */
  #define SYSCFG_CFGR1_I2C_PB8_FMP                 SYSCFG_CFGR1_I2C_PB8_FMP_Msk  /*!< I2C PB8 Fast mode plus */
  #define SYSCFG_CFGR1_I2C_PB9_FMP_Pos             (19U)
  #define SYSCFG_CFGR1_I2C_PB9_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos) /*!< 0x00080000 */
  #define SYSCFG_CFGR1_I2C_PB9_FMP                 SYSCFG_CFGR1_I2C_PB9_FMP_Msk  /*!< I2C PB9 Fast mode plus */
  #define SYSCFG_CFGR1_I2C1_FMP_Pos                (20U)
  #define SYSCFG_CFGR1_I2C1_FMP_Msk                (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos) /*!< 0x00100000 */
  #define SYSCFG_CFGR1_I2C1_FMP                    SYSCFG_CFGR1_I2C1_FMP_Msk     /*!< I2C1 Fast mode plus */
  #define SYSCFG_CFGR1_I2C2_FMP_Pos                (21U)
  #define SYSCFG_CFGR1_I2C2_FMP_Msk                (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos) /*!< 0x00200000 */
  #define SYSCFG_CFGR1_I2C2_FMP                    SYSCFG_CFGR1_I2C2_FMP_Msk     /*!< I2C2 Fast mode plus */
  #define SYSCFG_CFGR1_VBAT_Pos                    (24U)
  #define SYSCFG_CFGR1_VBAT_Msk                    (0x1UL << SYSCFG_CFGR1_VBAT_Pos) /*!< 0x01000000 */
  #define SYSCFG_CFGR1_VBAT                        SYSCFG_CFGR1_VBAT_Msk         /*!< VBAT monitoring */
  #define SYSCFG_CFGR1_FPU_IE_Pos                  (26U)
  #define SYSCFG_CFGR1_FPU_IE_Msk                  (0x3FUL << SYSCFG_CFGR1_FPU_IE_Pos) /*!< 0xFC000000 */
  #define SYSCFG_CFGR1_FPU_IE                      SYSCFG_CFGR1_FPU_IE_Msk       /*!< Floating Point Unit Interrupt Enable */
  #define SYSCFG_CFGR1_FPU_IE_0                    (0x01UL << SYSCFG_CFGR1_FPU_IE_Pos) /*!< 0x04000000 */
  #define SYSCFG_CFGR1_FPU_IE_1                    (0x02UL << SYSCFG_CFGR1_FPU_IE_Pos) /*!< 0x08000000 */
  #define SYSCFG_CFGR1_FPU_IE_2                    (0x04UL << SYSCFG_CFGR1_FPU_IE_Pos) /*!< 0x10000000 */
  #define SYSCFG_CFGR1_FPU_IE_3                    (0x08UL << SYSCFG_CFGR1_FPU_IE_Pos) /*!< 0x20000000 */
  #define SYSCFG_CFGR1_FPU_IE_4                    (0x10UL << SYSCFG_CFGR1_FPU_IE_Pos) /*!< 0x40000000 */
  #define SYSCFG_CFGR1_FPU_IE_5                    (0x20UL << SYSCFG_CFGR1_FPU_IE_Pos) /*!< 0x80000000 */
  
  /*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/
  #define SYSCFG_EXTICR1_EXTI0_Pos                 (0U)
  #define SYSCFG_EXTICR1_EXTI0_Msk                 (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */
  #define SYSCFG_EXTICR1_EXTI0                     SYSCFG_EXTICR1_EXTI0_Msk      /*!< EXTI 0 configuration */
  #define SYSCFG_EXTICR1_EXTI1_Pos                 (4U)
  #define SYSCFG_EXTICR1_EXTI1_Msk                 (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */
  #define SYSCFG_EXTICR1_EXTI1                     SYSCFG_EXTICR1_EXTI1_Msk      /*!< EXTI 1 configuration */
  #define SYSCFG_EXTICR1_EXTI2_Pos                 (8U)
  #define SYSCFG_EXTICR1_EXTI2_Msk                 (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */
  #define SYSCFG_EXTICR1_EXTI2                     SYSCFG_EXTICR1_EXTI2_Msk      /*!< EXTI 2 configuration */
  #define SYSCFG_EXTICR1_EXTI3_Pos                 (12U)
  #define SYSCFG_EXTICR1_EXTI3_Msk                 (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */
  #define SYSCFG_EXTICR1_EXTI3                     SYSCFG_EXTICR1_EXTI3_Msk      /*!< EXTI 3 configuration */
  
  /*!<*
    * @brief  EXTI0 configuration
    */
  #define SYSCFG_EXTICR1_EXTI0_PA                  (0x00000000U)                 /*!< PA[0] pin */
  #define SYSCFG_EXTICR1_EXTI0_PB                  (0x00000001U)                 /*!< PB[0] pin */
  #define SYSCFG_EXTICR1_EXTI0_PC                  (0x00000002U)                 /*!< PC[0] pin */
  #define SYSCFG_EXTICR1_EXTI0_PD                  (0x00000003U)                 /*!< PD[0] pin */
  #define SYSCFG_EXTICR1_EXTI0_PE                  (0x00000004U)                 /*!< PE[0] pin */
  #define SYSCFG_EXTICR1_EXTI0_PF                  (0x00000005U)                 /*!< PF[0] pin */
  
  /*!<*
    * @brief  EXTI1 configuration
    */
  #define SYSCFG_EXTICR1_EXTI1_PA                  (0x00000000U)                 /*!< PA[1] pin */
  #define SYSCFG_EXTICR1_EXTI1_PB                  (0x00000010U)                 /*!< PB[1] pin */
  #define SYSCFG_EXTICR1_EXTI1_PC                  (0x00000020U)                 /*!< PC[1] pin */
  #define SYSCFG_EXTICR1_EXTI1_PD                  (0x00000030U)                 /*!< PD[1] pin */
  #define SYSCFG_EXTICR1_EXTI1_PE                  (0x00000040U)                 /*!< PE[1] pin */
  #define SYSCFG_EXTICR1_EXTI1_PF                  (0x00000050U)                 /*!< PF[1] pin */
  
  /*!<*
    * @brief  EXTI2 configuration
    */
  #define SYSCFG_EXTICR1_EXTI2_PA                  (0x00000000U)                 /*!< PA[2] pin */
  #define SYSCFG_EXTICR1_EXTI2_PB                  (0x00000100U)                 /*!< PB[2] pin */
  #define SYSCFG_EXTICR1_EXTI2_PC                  (0x00000200U)                 /*!< PC[2] pin */
  #define SYSCFG_EXTICR1_EXTI2_PD                  (0x00000300U)                 /*!< PD[2] pin */
  #define SYSCFG_EXTICR1_EXTI2_PE                  (0x00000400U)                 /*!< PE[2] pin */
  #define SYSCFG_EXTICR1_EXTI2_PF                  (0x00000500U)                 /*!< PF[2] pin */
  
  /*!<*
    * @brief  EXTI3 configuration
    */
  #define SYSCFG_EXTICR1_EXTI3_PA                  (0x00000000U)                 /*!< PA[3] pin */
  #define SYSCFG_EXTICR1_EXTI3_PB                  (0x00001000U)                 /*!< PB[3] pin */
  #define SYSCFG_EXTICR1_EXTI3_PC                  (0x00002000U)                 /*!< PC[3] pin */
  #define SYSCFG_EXTICR1_EXTI3_PD                  (0x00003000U)                 /*!< PD[3] pin */
  #define SYSCFG_EXTICR1_EXTI3_PE                  (0x00004000U)                 /*!< PE[3] pin */
  
  /*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/
  #define SYSCFG_EXTICR2_EXTI4_Pos                 (0U)
  #define SYSCFG_EXTICR2_EXTI4_Msk                 (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */
  #define SYSCFG_EXTICR2_EXTI4                     SYSCFG_EXTICR2_EXTI4_Msk      /*!< EXTI 4 configuration */
  #define SYSCFG_EXTICR2_EXTI5_Pos                 (4U)
  #define SYSCFG_EXTICR2_EXTI5_Msk                 (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */
  #define SYSCFG_EXTICR2_EXTI5                     SYSCFG_EXTICR2_EXTI5_Msk      /*!< EXTI 5 configuration */
  #define SYSCFG_EXTICR2_EXTI6_Pos                 (8U)
  #define SYSCFG_EXTICR2_EXTI6_Msk                 (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */
  #define SYSCFG_EXTICR2_EXTI6                     SYSCFG_EXTICR2_EXTI6_Msk      /*!< EXTI 6 configuration */
  #define SYSCFG_EXTICR2_EXTI7_Pos                 (12U)
  #define SYSCFG_EXTICR2_EXTI7_Msk                 (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */
  #define SYSCFG_EXTICR2_EXTI7                     SYSCFG_EXTICR2_EXTI7_Msk      /*!< EXTI 7 configuration */
  
  /*!<*
    * @brief  EXTI4 configuration
    */
  #define SYSCFG_EXTICR2_EXTI4_PA                  (0x00000000U)                 /*!< PA[4] pin */
  #define SYSCFG_EXTICR2_EXTI4_PB                  (0x00000001U)                 /*!< PB[4] pin */
  #define SYSCFG_EXTICR2_EXTI4_PC                  (0x00000002U)                 /*!< PC[4] pin */
  #define SYSCFG_EXTICR2_EXTI4_PD                  (0x00000003U)                 /*!< PD[4] pin */
  #define SYSCFG_EXTICR2_EXTI4_PE                  (0x00000004U)                 /*!< PE[4] pin */
  #define SYSCFG_EXTICR2_EXTI4_PF                  (0x00000005U)                 /*!< PF[4] pin */
  
  /*!<*
    * @brief  EXTI5 configuration
    */
  #define SYSCFG_EXTICR2_EXTI5_PA                  (0x00000000U)                 /*!< PA[5] pin */
  #define SYSCFG_EXTICR2_EXTI5_PB                  (0x00000010U)                 /*!< PB[5] pin */
  #define SYSCFG_EXTICR2_EXTI5_PC                  (0x00000020U)                 /*!< PC[5] pin */
  #define SYSCFG_EXTICR2_EXTI5_PD                  (0x00000030U)                 /*!< PD[5] pin */
  #define SYSCFG_EXTICR2_EXTI5_PE                  (0x00000040U)                 /*!< PE[5] pin */
  
  /*!<*
    * @brief  EXTI6 configuration
    */
  #define SYSCFG_EXTICR2_EXTI6_PA                  (0x00000000U)                 /*!< PA[6] pin */
  #define SYSCFG_EXTICR2_EXTI6_PB                  (0x00000100U)                 /*!< PB[6] pin */
  #define SYSCFG_EXTICR2_EXTI6_PC                  (0x00000200U)                 /*!< PC[6] pin */
  #define SYSCFG_EXTICR2_EXTI6_PD                  (0x00000300U)                 /*!< PD[6] pin */
  #define SYSCFG_EXTICR2_EXTI6_PE                  (0x00000400U)                 /*!< PE[6] pin */
  #define SYSCFG_EXTICR2_EXTI6_PF                  (0x00000500U)                 /*!< PF[6] pin */
  
  /*!<*
    * @brief  EXTI7 configuration
    */
  #define SYSCFG_EXTICR2_EXTI7_PA                  (0x00000000U)                 /*!< PA[7] pin */
  #define SYSCFG_EXTICR2_EXTI7_PB                  (0x00001000U)                 /*!< PB[7] pin */
  #define SYSCFG_EXTICR2_EXTI7_PC                  (0x00002000U)                 /*!< PC[7] pin */
  #define SYSCFG_EXTICR2_EXTI7_PD                  (0x00003000U)                 /*!< PD[7] pin */
  #define SYSCFG_EXTICR2_EXTI7_PE                  (0x00004000U)                 /*!< PE[7] pin */
  #define SYSCFG_EXTICR2_EXTI7_PF                  (0x00005000U)                 /*!< PF[7] pin */
  
  /*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/
  #define SYSCFG_EXTICR3_EXTI8_Pos                 (0U)
  #define SYSCFG_EXTICR3_EXTI8_Msk                 (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */
  #define SYSCFG_EXTICR3_EXTI8                     SYSCFG_EXTICR3_EXTI8_Msk      /*!< EXTI 8 configuration */
  #define SYSCFG_EXTICR3_EXTI9_Pos                 (4U)
  #define SYSCFG_EXTICR3_EXTI9_Msk                 (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */
  #define SYSCFG_EXTICR3_EXTI9                     SYSCFG_EXTICR3_EXTI9_Msk      /*!< EXTI 9 configuration */
  #define SYSCFG_EXTICR3_EXTI10_Pos                (8U)
  #define SYSCFG_EXTICR3_EXTI10_Msk                (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */
  #define SYSCFG_EXTICR3_EXTI10                    SYSCFG_EXTICR3_EXTI10_Msk     /*!< EXTI 10 configuration */
  #define SYSCFG_EXTICR3_EXTI11_Pos                (12U)
  #define SYSCFG_EXTICR3_EXTI11_Msk                (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */
  #define SYSCFG_EXTICR3_EXTI11                    SYSCFG_EXTICR3_EXTI11_Msk     /*!< EXTI 11 configuration */
  
  /*!<*
    * @brief  EXTI8 configuration
    */
  #define SYSCFG_EXTICR3_EXTI8_PA                  (0x00000000U)                 /*!< PA[8] pin */
  #define SYSCFG_EXTICR3_EXTI8_PB                  (0x00000001U)                 /*!< PB[8] pin */
  #define SYSCFG_EXTICR3_EXTI8_PC                  (0x00000002U)                 /*!< PC[8] pin */
  #define SYSCFG_EXTICR3_EXTI8_PD                  (0x00000003U)                 /*!< PD[8] pin */
  #define SYSCFG_EXTICR3_EXTI8_PE                  (0x00000004U)                 /*!< PE[8] pin */
  
  /*!<*
    * @brief  EXTI9 configuration
    */
  #define SYSCFG_EXTICR3_EXTI9_PA                  (0x00000000U)                 /*!< PA[9] pin */
  #define SYSCFG_EXTICR3_EXTI9_PB                  (0x00000010U)                 /*!< PB[9] pin */
  #define SYSCFG_EXTICR3_EXTI9_PC                  (0x00000020U)                 /*!< PC[9] pin */
  #define SYSCFG_EXTICR3_EXTI9_PD                  (0x00000030U)                 /*!< PD[9] pin */
  #define SYSCFG_EXTICR3_EXTI9_PE                  (0x00000040U)                 /*!< PE[9] pin */
  #define SYSCFG_EXTICR3_EXTI9_PF                  (0x00000050U)                 /*!< PF[9] pin */
  
  /*!<*
    * @brief  EXTI10 configuration
    */
  #define SYSCFG_EXTICR3_EXTI10_PA                 (0x00000000U)                 /*!< PA[10] pin */
  #define SYSCFG_EXTICR3_EXTI10_PB                 (0x00000100U)                 /*!< PB[10] pin */
  #define SYSCFG_EXTICR3_EXTI10_PC                 (0x00000200U)                 /*!< PC[10] pin */
  #define SYSCFG_EXTICR3_EXTI10_PD                 (0x00000300U)                 /*!< PD[10] pin */
  #define SYSCFG_EXTICR3_EXTI10_PE                 (0x00000400U)                 /*!< PE[10] pin */
  #define SYSCFG_EXTICR3_EXTI10_PF                 (0x00000500U)                 /*!< PF[10] pin */
  
  /*!<*
    * @brief  EXTI11 configuration
    */
  #define SYSCFG_EXTICR3_EXTI11_PA                 (0x00000000U)                 /*!< PA[11] pin */
  #define SYSCFG_EXTICR3_EXTI11_PB                 (0x00001000U)                 /*!< PB[11] pin */
  #define SYSCFG_EXTICR3_EXTI11_PC                 (0x00002000U)                 /*!< PC[11] pin */
  #define SYSCFG_EXTICR3_EXTI11_PD                 (0x00003000U)                 /*!< PD[11] pin */
  #define SYSCFG_EXTICR3_EXTI11_PE                 (0x00004000U)                 /*!< PE[11] pin */
  
  /*****************  Bit definition for SYSCFG_EXTICR4 register  *****************/
  #define SYSCFG_EXTICR4_EXTI12_Pos                (0U)
  #define SYSCFG_EXTICR4_EXTI12_Msk                (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */
  #define SYSCFG_EXTICR4_EXTI12                    SYSCFG_EXTICR4_EXTI12_Msk     /*!< EXTI 12 configuration */
  #define SYSCFG_EXTICR4_EXTI13_Pos                (4U)
  #define SYSCFG_EXTICR4_EXTI13_Msk                (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */
  #define SYSCFG_EXTICR4_EXTI13                    SYSCFG_EXTICR4_EXTI13_Msk     /*!< EXTI 13 configuration */
  #define SYSCFG_EXTICR4_EXTI14_Pos                (8U)
  #define SYSCFG_EXTICR4_EXTI14_Msk                (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */
  #define SYSCFG_EXTICR4_EXTI14                    SYSCFG_EXTICR4_EXTI14_Msk     /*!< EXTI 14 configuration */
  #define SYSCFG_EXTICR4_EXTI15_Pos                (12U)
  #define SYSCFG_EXTICR4_EXTI15_Msk                (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */
  #define SYSCFG_EXTICR4_EXTI15                    SYSCFG_EXTICR4_EXTI15_Msk     /*!< EXTI 15 configuration */
  
  /*!<*
    * @brief  EXTI12 configuration
    */
  #define SYSCFG_EXTICR4_EXTI12_PA                 (0x00000000U)                 /*!< PA[12] pin */
  #define SYSCFG_EXTICR4_EXTI12_PC                 (0x00000002U)                 /*!< PC[12] pin */
  #define SYSCFG_EXTICR4_EXTI12_PD                 (0x00000003U)                 /*!< PD[12] pin */
  #define SYSCFG_EXTICR4_EXTI12_PE                 (0x00000004U)                 /*!< PE[12] pin */
  
  /*!<*
    * @brief  EXTI13 configuration
    */
  #define SYSCFG_EXTICR4_EXTI13_PA                 (0x00000000U)                 /*!< PA[13] pin */
  #define SYSCFG_EXTICR4_EXTI13_PC                 (0x00000020U)                 /*!< PC[13] pin */
  #define SYSCFG_EXTICR4_EXTI13_PD                 (0x00000030U)                 /*!< PD[13] pin */
  #define SYSCFG_EXTICR4_EXTI13_PE                 (0x00000040U)                 /*!< PE[13] pin */
  
  /*!<*
    * @brief  EXTI14 configuration
    */
  #define SYSCFG_EXTICR4_EXTI14_PA                 (0x00000000U)                 /*!< PA[14] pin */
  #define SYSCFG_EXTICR4_EXTI14_PB                 (0x00000100U)                 /*!< PB[14] pin */
  #define SYSCFG_EXTICR4_EXTI14_PC                 (0x00000200U)                 /*!< PC[14] pin */
  #define SYSCFG_EXTICR4_EXTI14_PD                 (0x00000300U)                 /*!< PD[14] pin */
  #define SYSCFG_EXTICR4_EXTI14_PE                 (0x00000400U)                 /*!< PE[14] pin */
  
  /*!<*
    * @brief  EXTI15 configuration
    */
  #define SYSCFG_EXTICR4_EXTI15_PA                 (0x00000000U)                 /*!< PA[15] pin */
  #define SYSCFG_EXTICR4_EXTI15_PB                 (0x00001000U)                 /*!< PB[15] pin */
  #define SYSCFG_EXTICR4_EXTI15_PC                 (0x00002000U)                 /*!< PC[15] pin */
  #define SYSCFG_EXTICR4_EXTI15_PD                 (0x00003000U)                 /*!< PD[15] pin */
  #define SYSCFG_EXTICR4_EXTI15_PE                 (0x00004000U)                 /*!< PE[15] pin */
  
  /*****************  Bit definition for SYSCFG_CFGR2 register  ****************/
  #define SYSCFG_CFGR2_LOCKUP_LOCK_Pos             (0U)
  #define SYSCFG_CFGR2_LOCKUP_LOCK_Msk             (0x1UL << SYSCFG_CFGR2_LOCKUP_LOCK_Pos) /*!< 0x00000001 */
  #define SYSCFG_CFGR2_LOCKUP_LOCK                 SYSCFG_CFGR2_LOCKUP_LOCK_Msk  /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM4 with Break Input of TIMx */
  #define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos        (1U)
  #define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk        (0x1UL << SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos) /*!< 0x00000002 */
  #define SYSCFG_CFGR2_SRAM_PARITY_LOCK            SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIMx */
  #define SYSCFG_CFGR2_SRAM_PE_Pos                 (8U)
  #define SYSCFG_CFGR2_SRAM_PE_Msk                 (0x1UL << SYSCFG_CFGR2_SRAM_PE_Pos) /*!< 0x00000100 */
  #define SYSCFG_CFGR2_SRAM_PE                     SYSCFG_CFGR2_SRAM_PE_Msk      /*!< SRAM Parity error flag */
  
  /******************************************************************************/
  /*                                                                            */
  /*                                    TIM                                     */
  /*                                                                            */
  /******************************************************************************/
  /*******************  Bit definition for TIM_CR1 register  ********************/
  #define TIM_IP_V2_1                                      /*!< TIM IP version */
  #define TIM_CR1_CEN_Pos           (0U)
  #define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                    /*!< 0x00000001 */
  #define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable */
  #define TIM_CR1_UDIS_Pos          (1U)
  #define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                   /*!< 0x00000002 */
  #define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable */
  #define TIM_CR1_URS_Pos           (2U)
  #define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                    /*!< 0x00000004 */
  #define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
  #define TIM_CR1_OPM_Pos           (3U)
  #define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                    /*!< 0x00000008 */
  #define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode */
  #define TIM_CR1_DIR_Pos           (4U)
  #define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                    /*!< 0x00000010 */
  #define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction */
  
  #define TIM_CR1_CMS_Pos           (5U)
  #define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                    /*!< 0x00000060 */
  #define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
  #define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                    /*!< 0x00000020 */
  #define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                    /*!< 0x00000040 */
  
  #define TIM_CR1_ARPE_Pos          (7U)
  #define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                   /*!< 0x00000080 */
  #define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable */
  
  #define TIM_CR1_CKD_Pos           (8U)
  #define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                    /*!< 0x00000300 */
  #define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
  #define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                    /*!< 0x00000100 */
  #define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                    /*!< 0x00000200 */
  
  /*******************  Bit definition for TIM_CR2 register  ********************/
  #define TIM_CR2_CCPC_Pos          (0U)
  #define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                   /*!< 0x00000001 */
  #define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control */
  #define TIM_CR2_CCUS_Pos          (2U)
  #define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                   /*!< 0x00000004 */
  #define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
  #define TIM_CR2_CCDS_Pos          (3U)
  #define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                   /*!< 0x00000008 */
  #define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection */
  
  #define TIM_CR2_MMS_Pos           (4U)
  #define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                    /*!< 0x00000070 */
  #define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
  #define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                    /*!< 0x00000010 */
  #define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                    /*!< 0x00000020 */
  #define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                    /*!< 0x00000040 */
  
  #define TIM_CR2_TI1S_Pos          (7U)
  #define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                   /*!< 0x00000080 */
  #define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
  #define TIM_CR2_OIS1_Pos          (8U)
  #define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                   /*!< 0x00000100 */
  #define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output) */
  #define TIM_CR2_OIS1N_Pos         (9U)
  #define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                  /*!< 0x00000200 */
  #define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
  #define TIM_CR2_OIS2_Pos          (10U)
  #define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                   /*!< 0x00000400 */
  #define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output) */
  
  /*******************  Bit definition for TIM_SMCR register  *******************/
  #define TIM_SMCR_SMS_Pos          (0U)
  #define TIM_SMCR_SMS_Msk          (0x7UL << TIM_SMCR_SMS_Pos)                   /*!< 0x00000007 */
  #define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection) */
  #define TIM_SMCR_SMS_0            (0x00000001U)                                /*!<Bit 0 */
  #define TIM_SMCR_SMS_1            (0x00000002U)                                /*!<Bit 1 */
  #define TIM_SMCR_SMS_2            (0x00000004U)                                /*!<Bit 2 */
  
  #define TIM_SMCR_TS_Pos           (4U)
  #define TIM_SMCR_TS_Msk           (0x7UL << TIM_SMCR_TS_Pos)                    /*!< 0x00000070 */
  #define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection) */
  #define TIM_SMCR_TS_0             (0x1UL << TIM_SMCR_TS_Pos)                    /*!< 0x00000010 */
  #define TIM_SMCR_TS_1             (0x2UL << TIM_SMCR_TS_Pos)                    /*!< 0x00000020 */
  #define TIM_SMCR_TS_2             (0x4UL << TIM_SMCR_TS_Pos)                    /*!< 0x00000040 */
  
  #define TIM_SMCR_MSM_Pos          (7U)
  #define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                   /*!< 0x00000080 */
  #define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode */
  
  #define TIM_SMCR_ETF_Pos          (8U)
  #define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                   /*!< 0x00000F00 */
  #define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
  #define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                   /*!< 0x00000100 */
  #define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                   /*!< 0x00000200 */
  #define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                   /*!< 0x00000400 */
  #define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                   /*!< 0x00000800 */
  
  #define TIM_SMCR_ETPS_Pos         (12U)
  #define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                  /*!< 0x00003000 */
  #define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
  #define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                  /*!< 0x00001000 */
  #define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                  /*!< 0x00002000 */
  
  #define TIM_SMCR_ECE_Pos          (14U)
  #define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                   /*!< 0x00004000 */
  #define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable */
  #define TIM_SMCR_ETP_Pos          (15U)
  #define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                   /*!< 0x00008000 */
  #define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
  
  /*******************  Bit definition for TIM_DIER register  *******************/
  #define TIM_DIER_UIE_Pos          (0U)
  #define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                   /*!< 0x00000001 */
  #define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
  #define TIM_DIER_CC1IE_Pos        (1U)
  #define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                 /*!< 0x00000002 */
  #define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable */
  #define TIM_DIER_CC2IE_Pos        (2U)
  #define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                 /*!< 0x00000004 */
  #define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable */
  #define TIM_DIER_CC3IE_Pos        (3U)
  #define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                 /*!< 0x00000008 */
  #define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable */
  #define TIM_DIER_CC4IE_Pos        (4U)
  #define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                 /*!< 0x00000010 */
  #define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable */
  #define TIM_DIER_COMIE_Pos        (5U)
  #define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                 /*!< 0x00000020 */
  #define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable */
  #define TIM_DIER_TIE_Pos          (6U)
  #define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                   /*!< 0x00000040 */
  #define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable */
  #define TIM_DIER_BIE_Pos          (7U)
  #define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                   /*!< 0x00000080 */
  #define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable */
  #define TIM_DIER_UDE_Pos          (8U)
  #define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                   /*!< 0x00000100 */
  #define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable */
  #define TIM_DIER_CC1DE_Pos        (9U)
  #define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                 /*!< 0x00000200 */
  #define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
  #define TIM_DIER_CC2DE_Pos        (10U)
  #define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                 /*!< 0x00000400 */
  #define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
  #define TIM_DIER_CC3DE_Pos        (11U)
  #define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                 /*!< 0x00000800 */
  #define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
  #define TIM_DIER_CC4DE_Pos        (12U)
  #define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                 /*!< 0x00001000 */
  #define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
  #define TIM_DIER_COMDE_Pos        (13U)
  #define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                 /*!< 0x00002000 */
  #define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable */
  #define TIM_DIER_TDE_Pos          (14U)
  #define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                   /*!< 0x00004000 */
  #define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable */
  
  /********************  Bit definition for TIM_SR register  ********************/
  #define TIM_SR_UIF_Pos            (0U)
  #define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                     /*!< 0x00000001 */
  #define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag */
  #define TIM_SR_CC1IF_Pos          (1U)
  #define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                   /*!< 0x00000002 */
  #define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag */
  #define TIM_SR_CC2IF_Pos          (2U)
  #define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                   /*!< 0x00000004 */
  #define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag */
  #define TIM_SR_CC3IF_Pos          (3U)
  #define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                   /*!< 0x00000008 */
  #define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag */
  #define TIM_SR_CC4IF_Pos          (4U)
  #define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                   /*!< 0x00000010 */
  #define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag */
  #define TIM_SR_COMIF_Pos          (5U)
  #define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                   /*!< 0x00000020 */
  #define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag */
  #define TIM_SR_TIF_Pos            (6U)
  #define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                     /*!< 0x00000040 */
  #define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag */
  #define TIM_SR_BIF_Pos            (7U)
  #define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                     /*!< 0x00000080 */
  #define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag */
  #define TIM_SR_CC1OF_Pos          (9U)
  #define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                   /*!< 0x00000200 */
  #define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
  #define TIM_SR_CC2OF_Pos          (10U)
  #define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                   /*!< 0x00000400 */
  #define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
  #define TIM_SR_CC3OF_Pos          (11U)
  #define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                   /*!< 0x00000800 */
  #define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
  #define TIM_SR_CC4OF_Pos          (12U)
  #define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                   /*!< 0x00001000 */
  #define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
  
  /*******************  Bit definition for TIM_EGR register  ********************/
  #define TIM_EGR_UG_Pos            (0U)
  #define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                     /*!< 0x00000001 */
  #define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation */
  #define TIM_EGR_CC1G_Pos          (1U)
  #define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                   /*!< 0x00000002 */
  #define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation */
  #define TIM_EGR_CC2G_Pos          (2U)
  #define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                   /*!< 0x00000004 */
  #define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation */
  #define TIM_EGR_CC3G_Pos          (3U)
  #define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                   /*!< 0x00000008 */
  #define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation */
  #define TIM_EGR_CC4G_Pos          (4U)
  #define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                   /*!< 0x00000010 */
  #define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation */
  #define TIM_EGR_COMG_Pos          (5U)
  #define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                   /*!< 0x00000020 */
  #define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
  #define TIM_EGR_TG_Pos            (6U)
  #define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                     /*!< 0x00000040 */
  #define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation */
  #define TIM_EGR_BG_Pos            (7U)
  #define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                     /*!< 0x00000080 */
  #define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation */
  
  /******************  Bit definition for TIM_CCMR1 register  *******************/
  #define TIM_CCMR1_CC1S_Pos        (0U)
  #define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                 /*!< 0x00000003 */
  #define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
  #define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                 /*!< 0x00000001 */
  #define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                 /*!< 0x00000002 */
  
  #define TIM_CCMR1_OC1FE_Pos       (2U)
  #define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)                /*!< 0x00000004 */
  #define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable */
  #define TIM_CCMR1_OC1PE_Pos       (3U)
  #define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)                /*!< 0x00000008 */
  #define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable */
  
  #define TIM_CCMR1_OC1M_Pos        (4U)
  #define TIM_CCMR1_OC1M_Msk        (0x7UL << TIM_CCMR1_OC1M_Pos)                 /*!< 0x00000070 */
  #define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
  #define TIM_CCMR1_OC1M_0          (0x00000010U)                                /*!<Bit 0 */
  #define TIM_CCMR1_OC1M_1          (0x00000020U)                                /*!<Bit 1 */
  #define TIM_CCMR1_OC1M_2          (0x00000040U)                                /*!<Bit 2 */
  
  #define TIM_CCMR1_OC1CE_Pos       (7U)
  #define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)                /*!< 0x00000080 */
  #define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1Clear Enable */
  
  #define TIM_CCMR1_CC2S_Pos        (8U)
  #define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                 /*!< 0x00000300 */
  #define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
  #define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                 /*!< 0x00000100 */
  #define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                 /*!< 0x00000200 */
  
  #define TIM_CCMR1_OC2FE_Pos       (10U)
  #define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)                /*!< 0x00000400 */
  #define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable */
  #define TIM_CCMR1_OC2PE_Pos       (11U)
  #define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)                /*!< 0x00000800 */
  #define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable */
  
  #define TIM_CCMR1_OC2M_Pos        (12U)
  #define TIM_CCMR1_OC2M_Msk        (0x7UL << TIM_CCMR1_OC2M_Pos)                 /*!< 0x00007000 */
  #define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
  #define TIM_CCMR1_OC2M_0          (0x00001000U)                                /*!<Bit 0 */
  #define TIM_CCMR1_OC2M_1          (0x00002000U)                                /*!<Bit 1 */
  #define TIM_CCMR1_OC2M_2          (0x00004000U)                                /*!<Bit 2 */
  
  #define TIM_CCMR1_OC2CE_Pos       (15U)
  #define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)                /*!< 0x00008000 */
  #define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
  
  /*----------------------------------------------------------------------------*/
  
  #define TIM_CCMR1_IC1PSC_Pos      (2U)
  #define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)               /*!< 0x0000000C */
  #define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
  #define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)               /*!< 0x00000004 */
  #define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)               /*!< 0x00000008 */
  
  #define TIM_CCMR1_IC1F_Pos        (4U)
  #define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x000000F0 */
  #define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
  #define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x00000010 */
  #define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x00000020 */
  #define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x00000040 */
  #define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x00000080 */
  
  #define TIM_CCMR1_IC2PSC_Pos      (10U)
  #define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)               /*!< 0x00000C00 */
  #define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
  #define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)               /*!< 0x00000400 */
  #define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)               /*!< 0x00000800 */
  
  #define TIM_CCMR1_IC2F_Pos        (12U)
  #define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x0000F000 */
  #define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
  #define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x00001000 */
  #define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x00002000 */
  #define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x00004000 */
  #define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x00008000 */
  
  /******************  Bit definition for TIM_CCMR2 register  *******************/
  #define TIM_CCMR2_CC3S_Pos        (0U)
  #define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                 /*!< 0x00000003 */
  #define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
  #define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                 /*!< 0x00000001 */
  #define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                 /*!< 0x00000002 */
  
  #define TIM_CCMR2_OC3FE_Pos       (2U)
  #define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)                /*!< 0x00000004 */
  #define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable */
  #define TIM_CCMR2_OC3PE_Pos       (3U)
  #define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)                /*!< 0x00000008 */
  #define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable */
  
  #define TIM_CCMR2_OC3M_Pos        (4U)
  #define TIM_CCMR2_OC3M_Msk        (0x7UL << TIM_CCMR2_OC3M_Pos)                 /*!< 0x00000070 */
  #define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
  #define TIM_CCMR2_OC3M_0          (0x00000010U)                                /*!<Bit 0 */
  #define TIM_CCMR2_OC3M_1          (0x00000020U)                                /*!<Bit 1 */
  #define TIM_CCMR2_OC3M_2          (0x00000040U)                                /*!<Bit 2 */
  
  #define TIM_CCMR2_OC3CE_Pos       (7U)
  #define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)                /*!< 0x00000080 */
  #define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
  
  #define TIM_CCMR2_CC4S_Pos        (8U)
  #define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                 /*!< 0x00000300 */
  #define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
  #define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                 /*!< 0x00000100 */
  #define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                 /*!< 0x00000200 */
  
  #define TIM_CCMR2_OC4FE_Pos       (10U)
  #define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)                /*!< 0x00000400 */
  #define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable */
  #define TIM_CCMR2_OC4PE_Pos       (11U)
  #define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)                /*!< 0x00000800 */
  #define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
  
  #define TIM_CCMR2_OC4M_Pos        (12U)
  #define TIM_CCMR2_OC4M_Msk        (0x7UL << TIM_CCMR2_OC4M_Pos)                 /*!< 0x00007000 */
  #define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
  #define TIM_CCMR2_OC4M_0          (0x00001000U)                                /*!<Bit 0 */
  #define TIM_CCMR2_OC4M_1          (0x00002000U)                                /*!<Bit 1 */
  #define TIM_CCMR2_OC4M_2          (0x00004000U)                                /*!<Bit 2 */
  
  #define TIM_CCMR2_OC4CE_Pos       (15U)
  #define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)                /*!< 0x00008000 */
  #define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
  
  /*----------------------------------------------------------------------------*/
  
  #define TIM_CCMR2_IC3PSC_Pos      (2U)
  #define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)               /*!< 0x0000000C */
  #define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
  #define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)               /*!< 0x00000004 */
  #define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)               /*!< 0x00000008 */
  
  #define TIM_CCMR2_IC3F_Pos        (4U)
  #define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x000000F0 */
  #define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
  #define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x00000010 */
  #define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x00000020 */
  #define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x00000040 */
  #define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x00000080 */
  
  #define TIM_CCMR2_IC4PSC_Pos      (10U)
  #define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)               /*!< 0x00000C00 */
  #define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
  #define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)               /*!< 0x00000400 */
  #define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)               /*!< 0x00000800 */
  
  #define TIM_CCMR2_IC4F_Pos        (12U)
  #define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x0000F000 */
  #define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
  #define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x00001000 */
  #define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x00002000 */
  #define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x00004000 */
  #define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x00008000 */
  
  /*******************  Bit definition for TIM_CCER register  *******************/
  #define TIM_CCER_CC1E_Pos         (0U)
  #define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                  /*!< 0x00000001 */
  #define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable */
  #define TIM_CCER_CC1P_Pos         (1U)
  #define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                  /*!< 0x00000002 */
  #define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity */
  #define TIM_CCER_CC1NE_Pos        (2U)
  #define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                 /*!< 0x00000004 */
  #define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable */
  #define TIM_CCER_CC1NP_Pos        (3U)
  #define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                 /*!< 0x00000008 */
  #define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
  #define TIM_CCER_CC2E_Pos         (4U)
  #define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                  /*!< 0x00000010 */
  #define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable */
  #define TIM_CCER_CC2P_Pos         (5U)
  #define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                  /*!< 0x00000020 */
  #define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity */
  #define TIM_CCER_CC2NE_Pos        (6U)
  #define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                 /*!< 0x00000040 */
  #define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable */
  #define TIM_CCER_CC2NP_Pos        (7U)
  #define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                 /*!< 0x00000080 */
  #define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
  #define TIM_CCER_CC3E_Pos         (8U)
  #define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                  /*!< 0x00000100 */
  #define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable */
  #define TIM_CCER_CC3P_Pos         (9U)
  #define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                  /*!< 0x00000200 */
  #define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity */
  #define TIM_CCER_CC3NE_Pos        (10U)
  #define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                 /*!< 0x00000400 */
  #define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable */
  #define TIM_CCER_CC3NP_Pos        (11U)
  #define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                 /*!< 0x00000800 */
  #define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
  #define TIM_CCER_CC4E_Pos         (12U)
  #define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                  /*!< 0x00001000 */
  #define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable */
  #define TIM_CCER_CC4P_Pos         (13U)
  #define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                  /*!< 0x00002000 */
  #define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity */
  #define TIM_CCER_CC4NP_Pos        (15U)
  #define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                 /*!< 0x00008000 */
  #define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
  
  /*******************  Bit definition for TIM_CNT register  ********************/
  #define TIM_CNT_CNT_Pos           (0U)
  #define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)             /*!< 0xFFFFFFFF */
  #define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value */
  
  /*******************  Bit definition for TIM_PSC register  ********************/
  #define TIM_PSC_PSC_Pos           (0U)
  #define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                 /*!< 0x0000FFFF */
  #define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value */
  
  /*******************  Bit definition for TIM_ARR register  ********************/
  #define TIM_ARR_ARR_Pos           (0U)
  #define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)             /*!< 0xFFFFFFFF */
  #define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<actual auto-reload Value */
  
  /*******************  Bit definition for TIM_RCR register  ********************/
  #define TIM_RCR_REP_Pos           (0U)
  #define TIM_RCR_REP_Msk           (0xFFUL << TIM_RCR_REP_Pos)                   /*!< 0x000000FF */
  #define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
  
  /*******************  Bit definition for TIM_CCR1 register  *******************/
  #define TIM_CCR1_CCR1_Pos         (0U)
  #define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)               /*!< 0x0000FFFF */
  #define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value */
  
  /*******************  Bit definition for TIM_CCR2 register  *******************/
  #define TIM_CCR2_CCR2_Pos         (0U)
  #define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)               /*!< 0x0000FFFF */
  #define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value */
  
  /*******************  Bit definition for TIM_CCR3 register  *******************/
  #define TIM_CCR3_CCR3_Pos         (0U)
  #define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)               /*!< 0x0000FFFF */
  #define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value */
  
  /*******************  Bit definition for TIM_CCR4 register  *******************/
  #define TIM_CCR4_CCR4_Pos         (0U)
  #define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)               /*!< 0x0000FFFF */
  #define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value */
  
  /*******************  Bit definition for TIM_BDTR register  *******************/
  #define TIM_BDTR_DTG_Pos          (0U)
  #define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                  /*!< 0x000000FF */
  #define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
  #define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000001 */
  #define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000002 */
  #define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000004 */
  #define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000008 */
  #define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000010 */
  #define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000020 */
  #define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000040 */
  #define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000080 */
  
  #define TIM_BDTR_LOCK_Pos         (8U)
  #define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                  /*!< 0x00000300 */
  #define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
  #define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                  /*!< 0x00000100 */
  #define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                  /*!< 0x00000200 */
  
  #define TIM_BDTR_OSSI_Pos         (10U)
  #define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                  /*!< 0x00000400 */
  #define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
  #define TIM_BDTR_OSSR_Pos         (11U)
  #define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                  /*!< 0x00000800 */
  #define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode */
  #define TIM_BDTR_BKE_Pos          (12U)
  #define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                   /*!< 0x00001000 */
  #define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable for Break1 */
  #define TIM_BDTR_BKP_Pos          (13U)
  #define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                   /*!< 0x00002000 */
  #define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity for Break1 */
  #define TIM_BDTR_AOE_Pos          (14U)
  #define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                   /*!< 0x00004000 */
  #define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable */
  #define TIM_BDTR_MOE_Pos          (15U)
  #define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                   /*!< 0x00008000 */
  #define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable */
  
  /*******************  Bit definition for TIM_DCR register  ********************/
  #define TIM_DCR_DBA_Pos           (0U)
  #define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                   /*!< 0x0000001F */
  #define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
  #define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                   /*!< 0x00000001 */
  #define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                   /*!< 0x00000002 */
  #define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                   /*!< 0x00000004 */
  #define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                   /*!< 0x00000008 */
  #define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                   /*!< 0x00000010 */
  
  #define TIM_DCR_DBL_Pos           (8U)
  #define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                   /*!< 0x00001F00 */
  #define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
  #define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                   /*!< 0x00000100 */
  #define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                   /*!< 0x00000200 */
  #define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                   /*!< 0x00000400 */
  #define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                   /*!< 0x00000800 */
  #define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                   /*!< 0x00001000 */
  
  /*******************  Bit definition for TIM_DMAR register  *******************/
  #define TIM_DMAR_DMAB_Pos         (0U)
  #define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)               /*!< 0x0000FFFF */
  #define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses */
  
  /*******************  Bit definition for TIM14_OR register  *********************/
  #define TIM14_OR_TI1_RMP_Pos      (0U)
  #define TIM14_OR_TI1_RMP_Msk      (0x3UL << TIM14_OR_TI1_RMP_Pos)               /*!< 0x00000003 */
  #define TIM14_OR_TI1_RMP          TIM14_OR_TI1_RMP_Msk                         /*!<TI1_RMP[1:0] bits (TIM14 Input 4 remap) */
  #define TIM14_OR_TI1_RMP_0        (0x1UL << TIM14_OR_TI1_RMP_Pos)               /*!< 0x00000001 */
  #define TIM14_OR_TI1_RMP_1        (0x2UL << TIM14_OR_TI1_RMP_Pos)               /*!< 0x00000002 */
  
  /*******************  Bit definition for TIM2_OR register  *********************/
  #define TIM2_OR_ITR1_RMP_Pos      (10U)
  #define TIM2_OR_ITR1_RMP_Msk      (0x3UL << TIM2_OR_ITR1_RMP_Pos)               /*!< 0x00000C00 */
  #define TIM2_OR_ITR1_RMP          TIM2_OR_ITR1_RMP_Msk                         /*!<TI1_RMP[1:0] bits (TIM14 Input 4 remap) */
  #define TIM2_OR_ITR1_RMP_0        (0x1UL << TIM2_OR_ITR1_RMP_Pos)               /*!< 0x00000400 */
  #define TIM2_OR_ITR1_RMP_1        (0x2UL << TIM2_OR_ITR1_RMP_Pos)               /*!< 0x00000800 */
  
  /******************************************************************************/
  /*                                                                            */
  /*                          Touch Sensing Controller (TSC)                    */
  /*                                                                            */
  /******************************************************************************/
  /*******************  Bit definition for TSC_CR register  *********************/
  #define TSC_CR_TSCE_Pos          (0U)
  #define TSC_CR_TSCE_Msk          (0x1UL << TSC_CR_TSCE_Pos)                     /*!< 0x00000001 */
  #define TSC_CR_TSCE              TSC_CR_TSCE_Msk                               /*!<Touch sensing controller enable */
  #define TSC_CR_START_Pos         (1U)
  #define TSC_CR_START_Msk         (0x1UL << TSC_CR_START_Pos)                    /*!< 0x00000002 */
  #define TSC_CR_START             TSC_CR_START_Msk                              /*!<Start acquisition */
  #define TSC_CR_AM_Pos            (2U)
  #define TSC_CR_AM_Msk            (0x1UL << TSC_CR_AM_Pos)                       /*!< 0x00000004 */
  #define TSC_CR_AM                TSC_CR_AM_Msk                                 /*!<Acquisition mode */
  #define TSC_CR_SYNCPOL_Pos       (3U)
  #define TSC_CR_SYNCPOL_Msk       (0x1UL << TSC_CR_SYNCPOL_Pos)                  /*!< 0x00000008 */
  #define TSC_CR_SYNCPOL           TSC_CR_SYNCPOL_Msk                            /*!<Synchronization pin polarity */
  #define TSC_CR_IODEF_Pos         (4U)
  #define TSC_CR_IODEF_Msk         (0x1UL << TSC_CR_IODEF_Pos)                    /*!< 0x00000010 */
  #define TSC_CR_IODEF             TSC_CR_IODEF_Msk                              /*!<IO default mode */
  
  #define TSC_CR_MCV_Pos           (5U)
  #define TSC_CR_MCV_Msk           (0x7UL << TSC_CR_MCV_Pos)                      /*!< 0x000000E0 */
  #define TSC_CR_MCV               TSC_CR_MCV_Msk                                /*!<MCV[2:0] bits (Max Count Value) */
  #define TSC_CR_MCV_0             (0x1UL << TSC_CR_MCV_Pos)                      /*!< 0x00000020 */
  #define TSC_CR_MCV_1             (0x2UL << TSC_CR_MCV_Pos)                      /*!< 0x00000040 */
  #define TSC_CR_MCV_2             (0x4UL << TSC_CR_MCV_Pos)                      /*!< 0x00000080 */
  
  #define TSC_CR_PGPSC_Pos         (12U)
  #define TSC_CR_PGPSC_Msk         (0x7UL << TSC_CR_PGPSC_Pos)                    /*!< 0x00007000 */
  #define TSC_CR_PGPSC             TSC_CR_PGPSC_Msk                              /*!<PGPSC[2:0] bits (Pulse Generator Prescaler) */
  #define TSC_CR_PGPSC_0           (0x1UL << TSC_CR_PGPSC_Pos)                    /*!< 0x00001000 */
  #define TSC_CR_PGPSC_1           (0x2UL << TSC_CR_PGPSC_Pos)                    /*!< 0x00002000 */
  #define TSC_CR_PGPSC_2           (0x4UL << TSC_CR_PGPSC_Pos)                    /*!< 0x00004000 */
  
  #define TSC_CR_SSPSC_Pos         (15U)
  #define TSC_CR_SSPSC_Msk         (0x1UL << TSC_CR_SSPSC_Pos)                    /*!< 0x00008000 */
  #define TSC_CR_SSPSC             TSC_CR_SSPSC_Msk                              /*!<Spread Spectrum Prescaler */
  #define TSC_CR_SSE_Pos           (16U)
  #define TSC_CR_SSE_Msk           (0x1UL << TSC_CR_SSE_Pos)                      /*!< 0x00010000 */
  #define TSC_CR_SSE               TSC_CR_SSE_Msk                                /*!<Spread Spectrum Enable */
  
  #define TSC_CR_SSD_Pos           (17U)
  #define TSC_CR_SSD_Msk           (0x7FUL << TSC_CR_SSD_Pos)                     /*!< 0x00FE0000 */
  #define TSC_CR_SSD               TSC_CR_SSD_Msk                                /*!<SSD[6:0] bits (Spread Spectrum Deviation) */
  #define TSC_CR_SSD_0             (0x01UL << TSC_CR_SSD_Pos)                     /*!< 0x00020000 */
  #define TSC_CR_SSD_1             (0x02UL << TSC_CR_SSD_Pos)                     /*!< 0x00040000 */
  #define TSC_CR_SSD_2             (0x04UL << TSC_CR_SSD_Pos)                     /*!< 0x00080000 */
  #define TSC_CR_SSD_3             (0x08UL << TSC_CR_SSD_Pos)                     /*!< 0x00100000 */
  #define TSC_CR_SSD_4             (0x10UL << TSC_CR_SSD_Pos)                     /*!< 0x00200000 */
  #define TSC_CR_SSD_5             (0x20UL << TSC_CR_SSD_Pos)                     /*!< 0x00400000 */
  #define TSC_CR_SSD_6             (0x40UL << TSC_CR_SSD_Pos)                     /*!< 0x00800000 */
  
  #define TSC_CR_CTPL_Pos          (24U)
  #define TSC_CR_CTPL_Msk          (0xFUL << TSC_CR_CTPL_Pos)                     /*!< 0x0F000000 */
  #define TSC_CR_CTPL              TSC_CR_CTPL_Msk                               /*!<CTPL[3:0] bits (Charge Transfer pulse low) */
  #define TSC_CR_CTPL_0            (0x1UL << TSC_CR_CTPL_Pos)                     /*!< 0x01000000 */
  #define TSC_CR_CTPL_1            (0x2UL << TSC_CR_CTPL_Pos)                     /*!< 0x02000000 */
  #define TSC_CR_CTPL_2            (0x4UL << TSC_CR_CTPL_Pos)                     /*!< 0x04000000 */
  #define TSC_CR_CTPL_3            (0x8UL << TSC_CR_CTPL_Pos)                     /*!< 0x08000000 */
  
  #define TSC_CR_CTPH_Pos          (28U)
  #define TSC_CR_CTPH_Msk          (0xFUL << TSC_CR_CTPH_Pos)                     /*!< 0xF0000000 */
  #define TSC_CR_CTPH              TSC_CR_CTPH_Msk                               /*!<CTPH[3:0] bits (Charge Transfer pulse high) */
  #define TSC_CR_CTPH_0            (0x1UL << TSC_CR_CTPH_Pos)                     /*!< 0x10000000 */
  #define TSC_CR_CTPH_1            (0x2UL << TSC_CR_CTPH_Pos)                     /*!< 0x20000000 */
  #define TSC_CR_CTPH_2            (0x4UL << TSC_CR_CTPH_Pos)                     /*!< 0x40000000 */
  #define TSC_CR_CTPH_3            (0x8UL << TSC_CR_CTPH_Pos)                     /*!< 0x80000000 */
  
  /*******************  Bit definition for TSC_IER register  ********************/
  #define TSC_IER_EOAIE_Pos        (0U)
  #define TSC_IER_EOAIE_Msk        (0x1UL << TSC_IER_EOAIE_Pos)                   /*!< 0x00000001 */
  #define TSC_IER_EOAIE            TSC_IER_EOAIE_Msk                             /*!<End of acquisition interrupt enable */
  #define TSC_IER_MCEIE_Pos        (1U)
  #define TSC_IER_MCEIE_Msk        (0x1UL << TSC_IER_MCEIE_Pos)                   /*!< 0x00000002 */
  #define TSC_IER_MCEIE            TSC_IER_MCEIE_Msk                             /*!<Max count error interrupt enable */
  
  /*******************  Bit definition for TSC_ICR register  ********************/
  #define TSC_ICR_EOAIC_Pos        (0U)
  #define TSC_ICR_EOAIC_Msk        (0x1UL << TSC_ICR_EOAIC_Pos)                   /*!< 0x00000001 */
  #define TSC_ICR_EOAIC            TSC_ICR_EOAIC_Msk                             /*!<End of acquisition interrupt clear */
  #define TSC_ICR_MCEIC_Pos        (1U)
  #define TSC_ICR_MCEIC_Msk        (0x1UL << TSC_ICR_MCEIC_Pos)                   /*!< 0x00000002 */
  #define TSC_ICR_MCEIC            TSC_ICR_MCEIC_Msk                             /*!<Max count error interrupt clear */
  
  /*******************  Bit definition for TSC_ISR register  ********************/
  #define TSC_ISR_EOAF_Pos         (0U)
  #define TSC_ISR_EOAF_Msk         (0x1UL << TSC_ISR_EOAF_Pos)                    /*!< 0x00000001 */
  #define TSC_ISR_EOAF             TSC_ISR_EOAF_Msk                              /*!<End of acquisition flag */
  #define TSC_ISR_MCEF_Pos         (1U)
  #define TSC_ISR_MCEF_Msk         (0x1UL << TSC_ISR_MCEF_Pos)                    /*!< 0x00000002 */
  #define TSC_ISR_MCEF             TSC_ISR_MCEF_Msk                              /*!<Max count error flag */
  
  /*******************  Bit definition for TSC_IOHCR register  ******************/
  #define TSC_IOHCR_G1_IO1_Pos     (0U)
  #define TSC_IOHCR_G1_IO1_Msk     (0x1UL << TSC_IOHCR_G1_IO1_Pos)                /*!< 0x00000001 */
  #define TSC_IOHCR_G1_IO1         TSC_IOHCR_G1_IO1_Msk                          /*!<GROUP1_IO1 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G1_IO2_Pos     (1U)
  #define TSC_IOHCR_G1_IO2_Msk     (0x1UL << TSC_IOHCR_G1_IO2_Pos)                /*!< 0x00000002 */
  #define TSC_IOHCR_G1_IO2         TSC_IOHCR_G1_IO2_Msk                          /*!<GROUP1_IO2 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G1_IO3_Pos     (2U)
  #define TSC_IOHCR_G1_IO3_Msk     (0x1UL << TSC_IOHCR_G1_IO3_Pos)                /*!< 0x00000004 */
  #define TSC_IOHCR_G1_IO3         TSC_IOHCR_G1_IO3_Msk                          /*!<GROUP1_IO3 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G1_IO4_Pos     (3U)
  #define TSC_IOHCR_G1_IO4_Msk     (0x1UL << TSC_IOHCR_G1_IO4_Pos)                /*!< 0x00000008 */
  #define TSC_IOHCR_G1_IO4         TSC_IOHCR_G1_IO4_Msk                          /*!<GROUP1_IO4 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G2_IO1_Pos     (4U)
  #define TSC_IOHCR_G2_IO1_Msk     (0x1UL << TSC_IOHCR_G2_IO1_Pos)                /*!< 0x00000010 */
  #define TSC_IOHCR_G2_IO1         TSC_IOHCR_G2_IO1_Msk                          /*!<GROUP2_IO1 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G2_IO2_Pos     (5U)
  #define TSC_IOHCR_G2_IO2_Msk     (0x1UL << TSC_IOHCR_G2_IO2_Pos)                /*!< 0x00000020 */
  #define TSC_IOHCR_G2_IO2         TSC_IOHCR_G2_IO2_Msk                          /*!<GROUP2_IO2 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G2_IO3_Pos     (6U)
  #define TSC_IOHCR_G2_IO3_Msk     (0x1UL << TSC_IOHCR_G2_IO3_Pos)                /*!< 0x00000040 */
  #define TSC_IOHCR_G2_IO3         TSC_IOHCR_G2_IO3_Msk                          /*!<GROUP2_IO3 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G2_IO4_Pos     (7U)
  #define TSC_IOHCR_G2_IO4_Msk     (0x1UL << TSC_IOHCR_G2_IO4_Pos)                /*!< 0x00000080 */
  #define TSC_IOHCR_G2_IO4         TSC_IOHCR_G2_IO4_Msk                          /*!<GROUP2_IO4 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G3_IO1_Pos     (8U)
  #define TSC_IOHCR_G3_IO1_Msk     (0x1UL << TSC_IOHCR_G3_IO1_Pos)                /*!< 0x00000100 */
  #define TSC_IOHCR_G3_IO1         TSC_IOHCR_G3_IO1_Msk                          /*!<GROUP3_IO1 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G3_IO2_Pos     (9U)
  #define TSC_IOHCR_G3_IO2_Msk     (0x1UL << TSC_IOHCR_G3_IO2_Pos)                /*!< 0x00000200 */
  #define TSC_IOHCR_G3_IO2         TSC_IOHCR_G3_IO2_Msk                          /*!<GROUP3_IO2 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G3_IO3_Pos     (10U)
  #define TSC_IOHCR_G3_IO3_Msk     (0x1UL << TSC_IOHCR_G3_IO3_Pos)                /*!< 0x00000400 */
  #define TSC_IOHCR_G3_IO3         TSC_IOHCR_G3_IO3_Msk                          /*!<GROUP3_IO3 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G3_IO4_Pos     (11U)
  #define TSC_IOHCR_G3_IO4_Msk     (0x1UL << TSC_IOHCR_G3_IO4_Pos)                /*!< 0x00000800 */
  #define TSC_IOHCR_G3_IO4         TSC_IOHCR_G3_IO4_Msk                          /*!<GROUP3_IO4 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G4_IO1_Pos     (12U)
  #define TSC_IOHCR_G4_IO1_Msk     (0x1UL << TSC_IOHCR_G4_IO1_Pos)                /*!< 0x00001000 */
  #define TSC_IOHCR_G4_IO1         TSC_IOHCR_G4_IO1_Msk                          /*!<GROUP4_IO1 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G4_IO2_Pos     (13U)
  #define TSC_IOHCR_G4_IO2_Msk     (0x1UL << TSC_IOHCR_G4_IO2_Pos)                /*!< 0x00002000 */
  #define TSC_IOHCR_G4_IO2         TSC_IOHCR_G4_IO2_Msk                          /*!<GROUP4_IO2 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G4_IO3_Pos     (14U)
  #define TSC_IOHCR_G4_IO3_Msk     (0x1UL << TSC_IOHCR_G4_IO3_Pos)                /*!< 0x00004000 */
  #define TSC_IOHCR_G4_IO3         TSC_IOHCR_G4_IO3_Msk                          /*!<GROUP4_IO3 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G4_IO4_Pos     (15U)
  #define TSC_IOHCR_G4_IO4_Msk     (0x1UL << TSC_IOHCR_G4_IO4_Pos)                /*!< 0x00008000 */
  #define TSC_IOHCR_G4_IO4         TSC_IOHCR_G4_IO4_Msk                          /*!<GROUP4_IO4 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G5_IO1_Pos     (16U)
  #define TSC_IOHCR_G5_IO1_Msk     (0x1UL << TSC_IOHCR_G5_IO1_Pos)                /*!< 0x00010000 */
  #define TSC_IOHCR_G5_IO1         TSC_IOHCR_G5_IO1_Msk                          /*!<GROUP5_IO1 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G5_IO2_Pos     (17U)
  #define TSC_IOHCR_G5_IO2_Msk     (0x1UL << TSC_IOHCR_G5_IO2_Pos)                /*!< 0x00020000 */
  #define TSC_IOHCR_G5_IO2         TSC_IOHCR_G5_IO2_Msk                          /*!<GROUP5_IO2 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G5_IO3_Pos     (18U)
  #define TSC_IOHCR_G5_IO3_Msk     (0x1UL << TSC_IOHCR_G5_IO3_Pos)                /*!< 0x00040000 */
  #define TSC_IOHCR_G5_IO3         TSC_IOHCR_G5_IO3_Msk                          /*!<GROUP5_IO3 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G5_IO4_Pos     (19U)
  #define TSC_IOHCR_G5_IO4_Msk     (0x1UL << TSC_IOHCR_G5_IO4_Pos)                /*!< 0x00080000 */
  #define TSC_IOHCR_G5_IO4         TSC_IOHCR_G5_IO4_Msk                          /*!<GROUP5_IO4 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G6_IO1_Pos     (20U)
  #define TSC_IOHCR_G6_IO1_Msk     (0x1UL << TSC_IOHCR_G6_IO1_Pos)                /*!< 0x00100000 */
  #define TSC_IOHCR_G6_IO1         TSC_IOHCR_G6_IO1_Msk                          /*!<GROUP6_IO1 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G6_IO2_Pos     (21U)
  #define TSC_IOHCR_G6_IO2_Msk     (0x1UL << TSC_IOHCR_G6_IO2_Pos)                /*!< 0x00200000 */
  #define TSC_IOHCR_G6_IO2         TSC_IOHCR_G6_IO2_Msk                          /*!<GROUP6_IO2 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G6_IO3_Pos     (22U)
  #define TSC_IOHCR_G6_IO3_Msk     (0x1UL << TSC_IOHCR_G6_IO3_Pos)                /*!< 0x00400000 */
  #define TSC_IOHCR_G6_IO3         TSC_IOHCR_G6_IO3_Msk                          /*!<GROUP6_IO3 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G6_IO4_Pos     (23U)
  #define TSC_IOHCR_G6_IO4_Msk     (0x1UL << TSC_IOHCR_G6_IO4_Pos)                /*!< 0x00800000 */
  #define TSC_IOHCR_G6_IO4         TSC_IOHCR_G6_IO4_Msk                          /*!<GROUP6_IO4 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G7_IO1_Pos     (24U)
  #define TSC_IOHCR_G7_IO1_Msk     (0x1UL << TSC_IOHCR_G7_IO1_Pos)                /*!< 0x01000000 */
  #define TSC_IOHCR_G7_IO1         TSC_IOHCR_G7_IO1_Msk                          /*!<GROUP7_IO1 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G7_IO2_Pos     (25U)
  #define TSC_IOHCR_G7_IO2_Msk     (0x1UL << TSC_IOHCR_G7_IO2_Pos)                /*!< 0x02000000 */
  #define TSC_IOHCR_G7_IO2         TSC_IOHCR_G7_IO2_Msk                          /*!<GROUP7_IO2 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G7_IO3_Pos     (26U)
  #define TSC_IOHCR_G7_IO3_Msk     (0x1UL << TSC_IOHCR_G7_IO3_Pos)                /*!< 0x04000000 */
  #define TSC_IOHCR_G7_IO3         TSC_IOHCR_G7_IO3_Msk                          /*!<GROUP7_IO3 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G7_IO4_Pos     (27U)
  #define TSC_IOHCR_G7_IO4_Msk     (0x1UL << TSC_IOHCR_G7_IO4_Pos)                /*!< 0x08000000 */
  #define TSC_IOHCR_G7_IO4         TSC_IOHCR_G7_IO4_Msk                          /*!<GROUP7_IO4 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G8_IO1_Pos     (28U)
  #define TSC_IOHCR_G8_IO1_Msk     (0x1UL << TSC_IOHCR_G8_IO1_Pos)                /*!< 0x10000000 */
  #define TSC_IOHCR_G8_IO1         TSC_IOHCR_G8_IO1_Msk                          /*!<GROUP8_IO1 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G8_IO2_Pos     (29U)
  #define TSC_IOHCR_G8_IO2_Msk     (0x1UL << TSC_IOHCR_G8_IO2_Pos)                /*!< 0x20000000 */
  #define TSC_IOHCR_G8_IO2         TSC_IOHCR_G8_IO2_Msk                          /*!<GROUP8_IO2 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G8_IO3_Pos     (30U)
  #define TSC_IOHCR_G8_IO3_Msk     (0x1UL << TSC_IOHCR_G8_IO3_Pos)                /*!< 0x40000000 */
  #define TSC_IOHCR_G8_IO3         TSC_IOHCR_G8_IO3_Msk                          /*!<GROUP8_IO3 schmitt trigger hysteresis mode */
  #define TSC_IOHCR_G8_IO4_Pos     (31U)
  #define TSC_IOHCR_G8_IO4_Msk     (0x1UL << TSC_IOHCR_G8_IO4_Pos)                /*!< 0x80000000 */
  #define TSC_IOHCR_G8_IO4         TSC_IOHCR_G8_IO4_Msk                          /*!<GROUP8_IO4 schmitt trigger hysteresis mode */
  
  /*******************  Bit definition for TSC_IOASCR register  *****************/
  #define TSC_IOASCR_G1_IO1_Pos    (0U)
  #define TSC_IOASCR_G1_IO1_Msk    (0x1UL << TSC_IOASCR_G1_IO1_Pos)               /*!< 0x00000001 */
  #define TSC_IOASCR_G1_IO1        TSC_IOASCR_G1_IO1_Msk                         /*!<GROUP1_IO1 analog switch enable */
  #define TSC_IOASCR_G1_IO2_Pos    (1U)
  #define TSC_IOASCR_G1_IO2_Msk    (0x1UL << TSC_IOASCR_G1_IO2_Pos)               /*!< 0x00000002 */
  #define TSC_IOASCR_G1_IO2        TSC_IOASCR_G1_IO2_Msk                         /*!<GROUP1_IO2 analog switch enable */
  #define TSC_IOASCR_G1_IO3_Pos    (2U)
  #define TSC_IOASCR_G1_IO3_Msk    (0x1UL << TSC_IOASCR_G1_IO3_Pos)               /*!< 0x00000004 */
  #define TSC_IOASCR_G1_IO3        TSC_IOASCR_G1_IO3_Msk                         /*!<GROUP1_IO3 analog switch enable */
  #define TSC_IOASCR_G1_IO4_Pos    (3U)
  #define TSC_IOASCR_G1_IO4_Msk    (0x1UL << TSC_IOASCR_G1_IO4_Pos)               /*!< 0x00000008 */
  #define TSC_IOASCR_G1_IO4        TSC_IOASCR_G1_IO4_Msk                         /*!<GROUP1_IO4 analog switch enable */
  #define TSC_IOASCR_G2_IO1_Pos    (4U)
  #define TSC_IOASCR_G2_IO1_Msk    (0x1UL << TSC_IOASCR_G2_IO1_Pos)               /*!< 0x00000010 */
  #define TSC_IOASCR_G2_IO1        TSC_IOASCR_G2_IO1_Msk                         /*!<GROUP2_IO1 analog switch enable */
  #define TSC_IOASCR_G2_IO2_Pos    (5U)
  #define TSC_IOASCR_G2_IO2_Msk    (0x1UL << TSC_IOASCR_G2_IO2_Pos)               /*!< 0x00000020 */
  #define TSC_IOASCR_G2_IO2        TSC_IOASCR_G2_IO2_Msk                         /*!<GROUP2_IO2 analog switch enable */
  #define TSC_IOASCR_G2_IO3_Pos    (6U)
  #define TSC_IOASCR_G2_IO3_Msk    (0x1UL << TSC_IOASCR_G2_IO3_Pos)               /*!< 0x00000040 */
  #define TSC_IOASCR_G2_IO3        TSC_IOASCR_G2_IO3_Msk                         /*!<GROUP2_IO3 analog switch enable */
  #define TSC_IOASCR_G2_IO4_Pos    (7U)
  #define TSC_IOASCR_G2_IO4_Msk    (0x1UL << TSC_IOASCR_G2_IO4_Pos)               /*!< 0x00000080 */
  #define TSC_IOASCR_G2_IO4        TSC_IOASCR_G2_IO4_Msk                         /*!<GROUP2_IO4 analog switch enable */
  #define TSC_IOASCR_G3_IO1_Pos    (8U)
  #define TSC_IOASCR_G3_IO1_Msk    (0x1UL << TSC_IOASCR_G3_IO1_Pos)               /*!< 0x00000100 */
  #define TSC_IOASCR_G3_IO1        TSC_IOASCR_G3_IO1_Msk                         /*!<GROUP3_IO1 analog switch enable */
  #define TSC_IOASCR_G3_IO2_Pos    (9U)
  #define TSC_IOASCR_G3_IO2_Msk    (0x1UL << TSC_IOASCR_G3_IO2_Pos)               /*!< 0x00000200 */
  #define TSC_IOASCR_G3_IO2        TSC_IOASCR_G3_IO2_Msk                         /*!<GROUP3_IO2 analog switch enable */
  #define TSC_IOASCR_G3_IO3_Pos    (10U)
  #define TSC_IOASCR_G3_IO3_Msk    (0x1UL << TSC_IOASCR_G3_IO3_Pos)               /*!< 0x00000400 */
  #define TSC_IOASCR_G3_IO3        TSC_IOASCR_G3_IO3_Msk                         /*!<GROUP3_IO3 analog switch enable */
  #define TSC_IOASCR_G3_IO4_Pos    (11U)
  #define TSC_IOASCR_G3_IO4_Msk    (0x1UL << TSC_IOASCR_G3_IO4_Pos)               /*!< 0x00000800 */
  #define TSC_IOASCR_G3_IO4        TSC_IOASCR_G3_IO4_Msk                         /*!<GROUP3_IO4 analog switch enable */
  #define TSC_IOASCR_G4_IO1_Pos    (12U)
  #define TSC_IOASCR_G4_IO1_Msk    (0x1UL << TSC_IOASCR_G4_IO1_Pos)               /*!< 0x00001000 */
  #define TSC_IOASCR_G4_IO1        TSC_IOASCR_G4_IO1_Msk                         /*!<GROUP4_IO1 analog switch enable */
  #define TSC_IOASCR_G4_IO2_Pos    (13U)
  #define TSC_IOASCR_G4_IO2_Msk    (0x1UL << TSC_IOASCR_G4_IO2_Pos)               /*!< 0x00002000 */
  #define TSC_IOASCR_G4_IO2        TSC_IOASCR_G4_IO2_Msk                         /*!<GROUP4_IO2 analog switch enable */
  #define TSC_IOASCR_G4_IO3_Pos    (14U)
  #define TSC_IOASCR_G4_IO3_Msk    (0x1UL << TSC_IOASCR_G4_IO3_Pos)               /*!< 0x00004000 */
  #define TSC_IOASCR_G4_IO3        TSC_IOASCR_G4_IO3_Msk                         /*!<GROUP4_IO3 analog switch enable */
  #define TSC_IOASCR_G4_IO4_Pos    (15U)
  #define TSC_IOASCR_G4_IO4_Msk    (0x1UL << TSC_IOASCR_G4_IO4_Pos)               /*!< 0x00008000 */
  #define TSC_IOASCR_G4_IO4        TSC_IOASCR_G4_IO4_Msk                         /*!<GROUP4_IO4 analog switch enable */
  #define TSC_IOASCR_G5_IO1_Pos    (16U)
  #define TSC_IOASCR_G5_IO1_Msk    (0x1UL << TSC_IOASCR_G5_IO1_Pos)               /*!< 0x00010000 */
  #define TSC_IOASCR_G5_IO1        TSC_IOASCR_G5_IO1_Msk                         /*!<GROUP5_IO1 analog switch enable */
  #define TSC_IOASCR_G5_IO2_Pos    (17U)
  #define TSC_IOASCR_G5_IO2_Msk    (0x1UL << TSC_IOASCR_G5_IO2_Pos)               /*!< 0x00020000 */
  #define TSC_IOASCR_G5_IO2        TSC_IOASCR_G5_IO2_Msk                         /*!<GROUP5_IO2 analog switch enable */
  #define TSC_IOASCR_G5_IO3_Pos    (18U)
  #define TSC_IOASCR_G5_IO3_Msk    (0x1UL << TSC_IOASCR_G5_IO3_Pos)               /*!< 0x00040000 */
  #define TSC_IOASCR_G5_IO3        TSC_IOASCR_G5_IO3_Msk                         /*!<GROUP5_IO3 analog switch enable */
  #define TSC_IOASCR_G5_IO4_Pos    (19U)
  #define TSC_IOASCR_G5_IO4_Msk    (0x1UL << TSC_IOASCR_G5_IO4_Pos)               /*!< 0x00080000 */
  #define TSC_IOASCR_G5_IO4        TSC_IOASCR_G5_IO4_Msk                         /*!<GROUP5_IO4 analog switch enable */
  #define TSC_IOASCR_G6_IO1_Pos    (20U)
  #define TSC_IOASCR_G6_IO1_Msk    (0x1UL << TSC_IOASCR_G6_IO1_Pos)               /*!< 0x00100000 */
  #define TSC_IOASCR_G6_IO1        TSC_IOASCR_G6_IO1_Msk                         /*!<GROUP6_IO1 analog switch enable */
  #define TSC_IOASCR_G6_IO2_Pos    (21U)
  #define TSC_IOASCR_G6_IO2_Msk    (0x1UL << TSC_IOASCR_G6_IO2_Pos)               /*!< 0x00200000 */
  #define TSC_IOASCR_G6_IO2        TSC_IOASCR_G6_IO2_Msk                         /*!<GROUP6_IO2 analog switch enable */
  #define TSC_IOASCR_G6_IO3_Pos    (22U)
  #define TSC_IOASCR_G6_IO3_Msk    (0x1UL << TSC_IOASCR_G6_IO3_Pos)               /*!< 0x00400000 */
  #define TSC_IOASCR_G6_IO3        TSC_IOASCR_G6_IO3_Msk                         /*!<GROUP6_IO3 analog switch enable */
  #define TSC_IOASCR_G6_IO4_Pos    (23U)
  #define TSC_IOASCR_G6_IO4_Msk    (0x1UL << TSC_IOASCR_G6_IO4_Pos)               /*!< 0x00800000 */
  #define TSC_IOASCR_G6_IO4        TSC_IOASCR_G6_IO4_Msk                         /*!<GROUP6_IO4 analog switch enable */
  #define TSC_IOASCR_G7_IO1_Pos    (24U)
  #define TSC_IOASCR_G7_IO1_Msk    (0x1UL << TSC_IOASCR_G7_IO1_Pos)               /*!< 0x01000000 */
  #define TSC_IOASCR_G7_IO1        TSC_IOASCR_G7_IO1_Msk                         /*!<GROUP7_IO1 analog switch enable */
  #define TSC_IOASCR_G7_IO2_Pos    (25U)
  #define TSC_IOASCR_G7_IO2_Msk    (0x1UL << TSC_IOASCR_G7_IO2_Pos)               /*!< 0x02000000 */
  #define TSC_IOASCR_G7_IO2        TSC_IOASCR_G7_IO2_Msk                         /*!<GROUP7_IO2 analog switch enable */
  #define TSC_IOASCR_G7_IO3_Pos    (26U)
  #define TSC_IOASCR_G7_IO3_Msk    (0x1UL << TSC_IOASCR_G7_IO3_Pos)               /*!< 0x04000000 */
  #define TSC_IOASCR_G7_IO3        TSC_IOASCR_G7_IO3_Msk                         /*!<GROUP7_IO3 analog switch enable */
  #define TSC_IOASCR_G7_IO4_Pos    (27U)
  #define TSC_IOASCR_G7_IO4_Msk    (0x1UL << TSC_IOASCR_G7_IO4_Pos)               /*!< 0x08000000 */
  #define TSC_IOASCR_G7_IO4        TSC_IOASCR_G7_IO4_Msk                         /*!<GROUP7_IO4 analog switch enable */
  #define TSC_IOASCR_G8_IO1_Pos    (28U)
  #define TSC_IOASCR_G8_IO1_Msk    (0x1UL << TSC_IOASCR_G8_IO1_Pos)               /*!< 0x10000000 */
  #define TSC_IOASCR_G8_IO1        TSC_IOASCR_G8_IO1_Msk                         /*!<GROUP8_IO1 analog switch enable */
  #define TSC_IOASCR_G8_IO2_Pos    (29U)
  #define TSC_IOASCR_G8_IO2_Msk    (0x1UL << TSC_IOASCR_G8_IO2_Pos)               /*!< 0x20000000 */
  #define TSC_IOASCR_G8_IO2        TSC_IOASCR_G8_IO2_Msk                         /*!<GROUP8_IO2 analog switch enable */
  #define TSC_IOASCR_G8_IO3_Pos    (30U)
  #define TSC_IOASCR_G8_IO3_Msk    (0x1UL << TSC_IOASCR_G8_IO3_Pos)               /*!< 0x40000000 */
  #define TSC_IOASCR_G8_IO3        TSC_IOASCR_G8_IO3_Msk                         /*!<GROUP8_IO3 analog switch enable */
  #define TSC_IOASCR_G8_IO4_Pos    (31U)
  #define TSC_IOASCR_G8_IO4_Msk    (0x1UL << TSC_IOASCR_G8_IO4_Pos)               /*!< 0x80000000 */
  #define TSC_IOASCR_G8_IO4        TSC_IOASCR_G8_IO4_Msk                         /*!<GROUP8_IO4 analog switch enable */
  
  /*******************  Bit definition for TSC_IOSCR register  ******************/
  #define TSC_IOSCR_G1_IO1_Pos     (0U)
  #define TSC_IOSCR_G1_IO1_Msk     (0x1UL << TSC_IOSCR_G1_IO1_Pos)                /*!< 0x00000001 */
  #define TSC_IOSCR_G1_IO1         TSC_IOSCR_G1_IO1_Msk                          /*!<GROUP1_IO1 sampling mode */
  #define TSC_IOSCR_G1_IO2_Pos     (1U)
  #define TSC_IOSCR_G1_IO2_Msk     (0x1UL << TSC_IOSCR_G1_IO2_Pos)                /*!< 0x00000002 */
  #define TSC_IOSCR_G1_IO2         TSC_IOSCR_G1_IO2_Msk                          /*!<GROUP1_IO2 sampling mode */
  #define TSC_IOSCR_G1_IO3_Pos     (2U)
  #define TSC_IOSCR_G1_IO3_Msk     (0x1UL << TSC_IOSCR_G1_IO3_Pos)                /*!< 0x00000004 */
  #define TSC_IOSCR_G1_IO3         TSC_IOSCR_G1_IO3_Msk                          /*!<GROUP1_IO3 sampling mode */
  #define TSC_IOSCR_G1_IO4_Pos     (3U)
  #define TSC_IOSCR_G1_IO4_Msk     (0x1UL << TSC_IOSCR_G1_IO4_Pos)                /*!< 0x00000008 */
  #define TSC_IOSCR_G1_IO4         TSC_IOSCR_G1_IO4_Msk                          /*!<GROUP1_IO4 sampling mode */
  #define TSC_IOSCR_G2_IO1_Pos     (4U)
  #define TSC_IOSCR_G2_IO1_Msk     (0x1UL << TSC_IOSCR_G2_IO1_Pos)                /*!< 0x00000010 */
  #define TSC_IOSCR_G2_IO1         TSC_IOSCR_G2_IO1_Msk                          /*!<GROUP2_IO1 sampling mode */
  #define TSC_IOSCR_G2_IO2_Pos     (5U)
  #define TSC_IOSCR_G2_IO2_Msk     (0x1UL << TSC_IOSCR_G2_IO2_Pos)                /*!< 0x00000020 */
  #define TSC_IOSCR_G2_IO2         TSC_IOSCR_G2_IO2_Msk                          /*!<GROUP2_IO2 sampling mode */
  #define TSC_IOSCR_G2_IO3_Pos     (6U)
  #define TSC_IOSCR_G2_IO3_Msk     (0x1UL << TSC_IOSCR_G2_IO3_Pos)                /*!< 0x00000040 */
  #define TSC_IOSCR_G2_IO3         TSC_IOSCR_G2_IO3_Msk                          /*!<GROUP2_IO3 sampling mode */
  #define TSC_IOSCR_G2_IO4_Pos     (7U)
  #define TSC_IOSCR_G2_IO4_Msk     (0x1UL << TSC_IOSCR_G2_IO4_Pos)                /*!< 0x00000080 */
  #define TSC_IOSCR_G2_IO4         TSC_IOSCR_G2_IO4_Msk                          /*!<GROUP2_IO4 sampling mode */
  #define TSC_IOSCR_G3_IO1_Pos     (8U)
  #define TSC_IOSCR_G3_IO1_Msk     (0x1UL << TSC_IOSCR_G3_IO1_Pos)                /*!< 0x00000100 */
  #define TSC_IOSCR_G3_IO1         TSC_IOSCR_G3_IO1_Msk                          /*!<GROUP3_IO1 sampling mode */
  #define TSC_IOSCR_G3_IO2_Pos     (9U)
  #define TSC_IOSCR_G3_IO2_Msk     (0x1UL << TSC_IOSCR_G3_IO2_Pos)                /*!< 0x00000200 */
  #define TSC_IOSCR_G3_IO2         TSC_IOSCR_G3_IO2_Msk                          /*!<GROUP3_IO2 sampling mode */
  #define TSC_IOSCR_G3_IO3_Pos     (10U)
  #define TSC_IOSCR_G3_IO3_Msk     (0x1UL << TSC_IOSCR_G3_IO3_Pos)                /*!< 0x00000400 */
  #define TSC_IOSCR_G3_IO3         TSC_IOSCR_G3_IO3_Msk                          /*!<GROUP3_IO3 sampling mode */
  #define TSC_IOSCR_G3_IO4_Pos     (11U)
  #define TSC_IOSCR_G3_IO4_Msk     (0x1UL << TSC_IOSCR_G3_IO4_Pos)                /*!< 0x00000800 */
  #define TSC_IOSCR_G3_IO4         TSC_IOSCR_G3_IO4_Msk                          /*!<GROUP3_IO4 sampling mode */
  #define TSC_IOSCR_G4_IO1_Pos     (12U)
  #define TSC_IOSCR_G4_IO1_Msk     (0x1UL << TSC_IOSCR_G4_IO1_Pos)                /*!< 0x00001000 */
  #define TSC_IOSCR_G4_IO1         TSC_IOSCR_G4_IO1_Msk                          /*!<GROUP4_IO1 sampling mode */
  #define TSC_IOSCR_G4_IO2_Pos     (13U)
  #define TSC_IOSCR_G4_IO2_Msk     (0x1UL << TSC_IOSCR_G4_IO2_Pos)                /*!< 0x00002000 */
  #define TSC_IOSCR_G4_IO2         TSC_IOSCR_G4_IO2_Msk                          /*!<GROUP4_IO2 sampling mode */
  #define TSC_IOSCR_G4_IO3_Pos     (14U)
  #define TSC_IOSCR_G4_IO3_Msk     (0x1UL << TSC_IOSCR_G4_IO3_Pos)                /*!< 0x00004000 */
  #define TSC_IOSCR_G4_IO3         TSC_IOSCR_G4_IO3_Msk                          /*!<GROUP4_IO3 sampling mode */
  #define TSC_IOSCR_G4_IO4_Pos     (15U)
  #define TSC_IOSCR_G4_IO4_Msk     (0x1UL << TSC_IOSCR_G4_IO4_Pos)                /*!< 0x00008000 */
  #define TSC_IOSCR_G4_IO4         TSC_IOSCR_G4_IO4_Msk                          /*!<GROUP4_IO4 sampling mode */
  #define TSC_IOSCR_G5_IO1_Pos     (16U)
  #define TSC_IOSCR_G5_IO1_Msk     (0x1UL << TSC_IOSCR_G5_IO1_Pos)                /*!< 0x00010000 */
  #define TSC_IOSCR_G5_IO1         TSC_IOSCR_G5_IO1_Msk                          /*!<GROUP5_IO1 sampling mode */
  #define TSC_IOSCR_G5_IO2_Pos     (17U)
  #define TSC_IOSCR_G5_IO2_Msk     (0x1UL << TSC_IOSCR_G5_IO2_Pos)                /*!< 0x00020000 */
  #define TSC_IOSCR_G5_IO2         TSC_IOSCR_G5_IO2_Msk                          /*!<GROUP5_IO2 sampling mode */
  #define TSC_IOSCR_G5_IO3_Pos     (18U)
  #define TSC_IOSCR_G5_IO3_Msk     (0x1UL << TSC_IOSCR_G5_IO3_Pos)                /*!< 0x00040000 */
  #define TSC_IOSCR_G5_IO3         TSC_IOSCR_G5_IO3_Msk                          /*!<GROUP5_IO3 sampling mode */
  #define TSC_IOSCR_G5_IO4_Pos     (19U)
  #define TSC_IOSCR_G5_IO4_Msk     (0x1UL << TSC_IOSCR_G5_IO4_Pos)                /*!< 0x00080000 */
  #define TSC_IOSCR_G5_IO4         TSC_IOSCR_G5_IO4_Msk                          /*!<GROUP5_IO4 sampling mode */
  #define TSC_IOSCR_G6_IO1_Pos     (20U)
  #define TSC_IOSCR_G6_IO1_Msk     (0x1UL << TSC_IOSCR_G6_IO1_Pos)                /*!< 0x00100000 */
  #define TSC_IOSCR_G6_IO1         TSC_IOSCR_G6_IO1_Msk                          /*!<GROUP6_IO1 sampling mode */
  #define TSC_IOSCR_G6_IO2_Pos     (21U)
  #define TSC_IOSCR_G6_IO2_Msk     (0x1UL << TSC_IOSCR_G6_IO2_Pos)                /*!< 0x00200000 */
  #define TSC_IOSCR_G6_IO2         TSC_IOSCR_G6_IO2_Msk                          /*!<GROUP6_IO2 sampling mode */
  #define TSC_IOSCR_G6_IO3_Pos     (22U)
  #define TSC_IOSCR_G6_IO3_Msk     (0x1UL << TSC_IOSCR_G6_IO3_Pos)                /*!< 0x00400000 */
  #define TSC_IOSCR_G6_IO3         TSC_IOSCR_G6_IO3_Msk                          /*!<GROUP6_IO3 sampling mode */
  #define TSC_IOSCR_G6_IO4_Pos     (23U)
  #define TSC_IOSCR_G6_IO4_Msk     (0x1UL << TSC_IOSCR_G6_IO4_Pos)                /*!< 0x00800000 */
  #define TSC_IOSCR_G6_IO4         TSC_IOSCR_G6_IO4_Msk                          /*!<GROUP6_IO4 sampling mode */
  #define TSC_IOSCR_G7_IO1_Pos     (24U)
  #define TSC_IOSCR_G7_IO1_Msk     (0x1UL << TSC_IOSCR_G7_IO1_Pos)                /*!< 0x01000000 */
  #define TSC_IOSCR_G7_IO1         TSC_IOSCR_G7_IO1_Msk                          /*!<GROUP7_IO1 sampling mode */
  #define TSC_IOSCR_G7_IO2_Pos     (25U)
  #define TSC_IOSCR_G7_IO2_Msk     (0x1UL << TSC_IOSCR_G7_IO2_Pos)                /*!< 0x02000000 */
  #define TSC_IOSCR_G7_IO2         TSC_IOSCR_G7_IO2_Msk                          /*!<GROUP7_IO2 sampling mode */
  #define TSC_IOSCR_G7_IO3_Pos     (26U)
  #define TSC_IOSCR_G7_IO3_Msk     (0x1UL << TSC_IOSCR_G7_IO3_Pos)                /*!< 0x04000000 */
  #define TSC_IOSCR_G7_IO3         TSC_IOSCR_G7_IO3_Msk                          /*!<GROUP7_IO3 sampling mode */
  #define TSC_IOSCR_G7_IO4_Pos     (27U)
  #define TSC_IOSCR_G7_IO4_Msk     (0x1UL << TSC_IOSCR_G7_IO4_Pos)                /*!< 0x08000000 */
  #define TSC_IOSCR_G7_IO4         TSC_IOSCR_G7_IO4_Msk                          /*!<GROUP7_IO4 sampling mode */
  #define TSC_IOSCR_G8_IO1_Pos     (28U)
  #define TSC_IOSCR_G8_IO1_Msk     (0x1UL << TSC_IOSCR_G8_IO1_Pos)                /*!< 0x10000000 */
  #define TSC_IOSCR_G8_IO1         TSC_IOSCR_G8_IO1_Msk                          /*!<GROUP8_IO1 sampling mode */
  #define TSC_IOSCR_G8_IO2_Pos     (29U)
  #define TSC_IOSCR_G8_IO2_Msk     (0x1UL << TSC_IOSCR_G8_IO2_Pos)                /*!< 0x20000000 */
  #define TSC_IOSCR_G8_IO2         TSC_IOSCR_G8_IO2_Msk                          /*!<GROUP8_IO2 sampling mode */
  #define TSC_IOSCR_G8_IO3_Pos     (30U)
  #define TSC_IOSCR_G8_IO3_Msk     (0x1UL << TSC_IOSCR_G8_IO3_Pos)                /*!< 0x40000000 */
  #define TSC_IOSCR_G8_IO3         TSC_IOSCR_G8_IO3_Msk                          /*!<GROUP8_IO3 sampling mode */
  #define TSC_IOSCR_G8_IO4_Pos     (31U)
  #define TSC_IOSCR_G8_IO4_Msk     (0x1UL << TSC_IOSCR_G8_IO4_Pos)                /*!< 0x80000000 */
  #define TSC_IOSCR_G8_IO4         TSC_IOSCR_G8_IO4_Msk                          /*!<GROUP8_IO4 sampling mode */
  
  /*******************  Bit definition for TSC_IOCCR register  ******************/
  #define TSC_IOCCR_G1_IO1_Pos     (0U)
  #define TSC_IOCCR_G1_IO1_Msk     (0x1UL << TSC_IOCCR_G1_IO1_Pos)                /*!< 0x00000001 */
  #define TSC_IOCCR_G1_IO1         TSC_IOCCR_G1_IO1_Msk                          /*!<GROUP1_IO1 channel mode */
  #define TSC_IOCCR_G1_IO2_Pos     (1U)
  #define TSC_IOCCR_G1_IO2_Msk     (0x1UL << TSC_IOCCR_G1_IO2_Pos)                /*!< 0x00000002 */
  #define TSC_IOCCR_G1_IO2         TSC_IOCCR_G1_IO2_Msk                          /*!<GROUP1_IO2 channel mode */
  #define TSC_IOCCR_G1_IO3_Pos     (2U)
  #define TSC_IOCCR_G1_IO3_Msk     (0x1UL << TSC_IOCCR_G1_IO3_Pos)                /*!< 0x00000004 */
  #define TSC_IOCCR_G1_IO3         TSC_IOCCR_G1_IO3_Msk                          /*!<GROUP1_IO3 channel mode */
  #define TSC_IOCCR_G1_IO4_Pos     (3U)
  #define TSC_IOCCR_G1_IO4_Msk     (0x1UL << TSC_IOCCR_G1_IO4_Pos)                /*!< 0x00000008 */
  #define TSC_IOCCR_G1_IO4         TSC_IOCCR_G1_IO4_Msk                          /*!<GROUP1_IO4 channel mode */
  #define TSC_IOCCR_G2_IO1_Pos     (4U)
  #define TSC_IOCCR_G2_IO1_Msk     (0x1UL << TSC_IOCCR_G2_IO1_Pos)                /*!< 0x00000010 */
  #define TSC_IOCCR_G2_IO1         TSC_IOCCR_G2_IO1_Msk                          /*!<GROUP2_IO1 channel mode */
  #define TSC_IOCCR_G2_IO2_Pos     (5U)
  #define TSC_IOCCR_G2_IO2_Msk     (0x1UL << TSC_IOCCR_G2_IO2_Pos)                /*!< 0x00000020 */
  #define TSC_IOCCR_G2_IO2         TSC_IOCCR_G2_IO2_Msk                          /*!<GROUP2_IO2 channel mode */
  #define TSC_IOCCR_G2_IO3_Pos     (6U)
  #define TSC_IOCCR_G2_IO3_Msk     (0x1UL << TSC_IOCCR_G2_IO3_Pos)                /*!< 0x00000040 */
  #define TSC_IOCCR_G2_IO3         TSC_IOCCR_G2_IO3_Msk                          /*!<GROUP2_IO3 channel mode */
  #define TSC_IOCCR_G2_IO4_Pos     (7U)
  #define TSC_IOCCR_G2_IO4_Msk     (0x1UL << TSC_IOCCR_G2_IO4_Pos)                /*!< 0x00000080 */
  #define TSC_IOCCR_G2_IO4         TSC_IOCCR_G2_IO4_Msk                          /*!<GROUP2_IO4 channel mode */
  #define TSC_IOCCR_G3_IO1_Pos     (8U)
  #define TSC_IOCCR_G3_IO1_Msk     (0x1UL << TSC_IOCCR_G3_IO1_Pos)                /*!< 0x00000100 */
  #define TSC_IOCCR_G3_IO1         TSC_IOCCR_G3_IO1_Msk                          /*!<GROUP3_IO1 channel mode */
  #define TSC_IOCCR_G3_IO2_Pos     (9U)
  #define TSC_IOCCR_G3_IO2_Msk     (0x1UL << TSC_IOCCR_G3_IO2_Pos)                /*!< 0x00000200 */
  #define TSC_IOCCR_G3_IO2         TSC_IOCCR_G3_IO2_Msk                          /*!<GROUP3_IO2 channel mode */
  #define TSC_IOCCR_G3_IO3_Pos     (10U)
  #define TSC_IOCCR_G3_IO3_Msk     (0x1UL << TSC_IOCCR_G3_IO3_Pos)                /*!< 0x00000400 */
  #define TSC_IOCCR_G3_IO3         TSC_IOCCR_G3_IO3_Msk                          /*!<GROUP3_IO3 channel mode */
  #define TSC_IOCCR_G3_IO4_Pos     (11U)
  #define TSC_IOCCR_G3_IO4_Msk     (0x1UL << TSC_IOCCR_G3_IO4_Pos)                /*!< 0x00000800 */
  #define TSC_IOCCR_G3_IO4         TSC_IOCCR_G3_IO4_Msk                          /*!<GROUP3_IO4 channel mode */
  #define TSC_IOCCR_G4_IO1_Pos     (12U)
  #define TSC_IOCCR_G4_IO1_Msk     (0x1UL << TSC_IOCCR_G4_IO1_Pos)                /*!< 0x00001000 */
  #define TSC_IOCCR_G4_IO1         TSC_IOCCR_G4_IO1_Msk                          /*!<GROUP4_IO1 channel mode */
  #define TSC_IOCCR_G4_IO2_Pos     (13U)
  #define TSC_IOCCR_G4_IO2_Msk     (0x1UL << TSC_IOCCR_G4_IO2_Pos)                /*!< 0x00002000 */
  #define TSC_IOCCR_G4_IO2         TSC_IOCCR_G4_IO2_Msk                          /*!<GROUP4_IO2 channel mode */
  #define TSC_IOCCR_G4_IO3_Pos     (14U)
  #define TSC_IOCCR_G4_IO3_Msk     (0x1UL << TSC_IOCCR_G4_IO3_Pos)                /*!< 0x00004000 */
  #define TSC_IOCCR_G4_IO3         TSC_IOCCR_G4_IO3_Msk                          /*!<GROUP4_IO3 channel mode */
  #define TSC_IOCCR_G4_IO4_Pos     (15U)
  #define TSC_IOCCR_G4_IO4_Msk     (0x1UL << TSC_IOCCR_G4_IO4_Pos)                /*!< 0x00008000 */
  #define TSC_IOCCR_G4_IO4         TSC_IOCCR_G4_IO4_Msk                          /*!<GROUP4_IO4 channel mode */
  #define TSC_IOCCR_G5_IO1_Pos     (16U)
  #define TSC_IOCCR_G5_IO1_Msk     (0x1UL << TSC_IOCCR_G5_IO1_Pos)                /*!< 0x00010000 */
  #define TSC_IOCCR_G5_IO1         TSC_IOCCR_G5_IO1_Msk                          /*!<GROUP5_IO1 channel mode */
  #define TSC_IOCCR_G5_IO2_Pos     (17U)
  #define TSC_IOCCR_G5_IO2_Msk     (0x1UL << TSC_IOCCR_G5_IO2_Pos)                /*!< 0x00020000 */
  #define TSC_IOCCR_G5_IO2         TSC_IOCCR_G5_IO2_Msk                          /*!<GROUP5_IO2 channel mode */
  #define TSC_IOCCR_G5_IO3_Pos     (18U)
  #define TSC_IOCCR_G5_IO3_Msk     (0x1UL << TSC_IOCCR_G5_IO3_Pos)                /*!< 0x00040000 */
  #define TSC_IOCCR_G5_IO3         TSC_IOCCR_G5_IO3_Msk                          /*!<GROUP5_IO3 channel mode */
  #define TSC_IOCCR_G5_IO4_Pos     (19U)
  #define TSC_IOCCR_G5_IO4_Msk     (0x1UL << TSC_IOCCR_G5_IO4_Pos)                /*!< 0x00080000 */
  #define TSC_IOCCR_G5_IO4         TSC_IOCCR_G5_IO4_Msk                          /*!<GROUP5_IO4 channel mode */
  #define TSC_IOCCR_G6_IO1_Pos     (20U)
  #define TSC_IOCCR_G6_IO1_Msk     (0x1UL << TSC_IOCCR_G6_IO1_Pos)                /*!< 0x00100000 */
  #define TSC_IOCCR_G6_IO1         TSC_IOCCR_G6_IO1_Msk                          /*!<GROUP6_IO1 channel mode */
  #define TSC_IOCCR_G6_IO2_Pos     (21U)
  #define TSC_IOCCR_G6_IO2_Msk     (0x1UL << TSC_IOCCR_G6_IO2_Pos)                /*!< 0x00200000 */
  #define TSC_IOCCR_G6_IO2         TSC_IOCCR_G6_IO2_Msk                          /*!<GROUP6_IO2 channel mode */
  #define TSC_IOCCR_G6_IO3_Pos     (22U)
  #define TSC_IOCCR_G6_IO3_Msk     (0x1UL << TSC_IOCCR_G6_IO3_Pos)                /*!< 0x00400000 */
  #define TSC_IOCCR_G6_IO3         TSC_IOCCR_G6_IO3_Msk                          /*!<GROUP6_IO3 channel mode */
  #define TSC_IOCCR_G6_IO4_Pos     (23U)
  #define TSC_IOCCR_G6_IO4_Msk     (0x1UL << TSC_IOCCR_G6_IO4_Pos)                /*!< 0x00800000 */
  #define TSC_IOCCR_G6_IO4         TSC_IOCCR_G6_IO4_Msk                          /*!<GROUP6_IO4 channel mode */
  #define TSC_IOCCR_G7_IO1_Pos     (24U)
  #define TSC_IOCCR_G7_IO1_Msk     (0x1UL << TSC_IOCCR_G7_IO1_Pos)                /*!< 0x01000000 */
  #define TSC_IOCCR_G7_IO1         TSC_IOCCR_G7_IO1_Msk                          /*!<GROUP7_IO1 channel mode */
  #define TSC_IOCCR_G7_IO2_Pos     (25U)
  #define TSC_IOCCR_G7_IO2_Msk     (0x1UL << TSC_IOCCR_G7_IO2_Pos)                /*!< 0x02000000 */
  #define TSC_IOCCR_G7_IO2         TSC_IOCCR_G7_IO2_Msk                          /*!<GROUP7_IO2 channel mode */
  #define TSC_IOCCR_G7_IO3_Pos     (26U)
  #define TSC_IOCCR_G7_IO3_Msk     (0x1UL << TSC_IOCCR_G7_IO3_Pos)                /*!< 0x04000000 */
  #define TSC_IOCCR_G7_IO3         TSC_IOCCR_G7_IO3_Msk                          /*!<GROUP7_IO3 channel mode */
  #define TSC_IOCCR_G7_IO4_Pos     (27U)
  #define TSC_IOCCR_G7_IO4_Msk     (0x1UL << TSC_IOCCR_G7_IO4_Pos)                /*!< 0x08000000 */
  #define TSC_IOCCR_G7_IO4         TSC_IOCCR_G7_IO4_Msk                          /*!<GROUP7_IO4 channel mode */
  #define TSC_IOCCR_G8_IO1_Pos     (28U)
  #define TSC_IOCCR_G8_IO1_Msk     (0x1UL << TSC_IOCCR_G8_IO1_Pos)                /*!< 0x10000000 */
  #define TSC_IOCCR_G8_IO1         TSC_IOCCR_G8_IO1_Msk                          /*!<GROUP8_IO1 channel mode */
  #define TSC_IOCCR_G8_IO2_Pos     (29U)
  #define TSC_IOCCR_G8_IO2_Msk     (0x1UL << TSC_IOCCR_G8_IO2_Pos)                /*!< 0x20000000 */
  #define TSC_IOCCR_G8_IO2         TSC_IOCCR_G8_IO2_Msk                          /*!<GROUP8_IO2 channel mode */
  #define TSC_IOCCR_G8_IO3_Pos     (30U)
  #define TSC_IOCCR_G8_IO3_Msk     (0x1UL << TSC_IOCCR_G8_IO3_Pos)                /*!< 0x40000000 */
  #define TSC_IOCCR_G8_IO3         TSC_IOCCR_G8_IO3_Msk                          /*!<GROUP8_IO3 channel mode */
  #define TSC_IOCCR_G8_IO4_Pos     (31U)
  #define TSC_IOCCR_G8_IO4_Msk     (0x1UL << TSC_IOCCR_G8_IO4_Pos)                /*!< 0x80000000 */
  #define TSC_IOCCR_G8_IO4         TSC_IOCCR_G8_IO4_Msk                          /*!<GROUP8_IO4 channel mode */
  
  /*******************  Bit definition for TSC_IOGCSR register  *****************/
  #define TSC_IOGCSR_G1E_Pos       (0U)
  #define TSC_IOGCSR_G1E_Msk       (0x1UL << TSC_IOGCSR_G1E_Pos)                  /*!< 0x00000001 */
  #define TSC_IOGCSR_G1E           TSC_IOGCSR_G1E_Msk                            /*!<Analog IO GROUP1 enable */
  #define TSC_IOGCSR_G2E_Pos       (1U)
  #define TSC_IOGCSR_G2E_Msk       (0x1UL << TSC_IOGCSR_G2E_Pos)                  /*!< 0x00000002 */
  #define TSC_IOGCSR_G2E           TSC_IOGCSR_G2E_Msk                            /*!<Analog IO GROUP2 enable */
  #define TSC_IOGCSR_G3E_Pos       (2U)
  #define TSC_IOGCSR_G3E_Msk       (0x1UL << TSC_IOGCSR_G3E_Pos)                  /*!< 0x00000004 */
  #define TSC_IOGCSR_G3E           TSC_IOGCSR_G3E_Msk                            /*!<Analog IO GROUP3 enable */
  #define TSC_IOGCSR_G4E_Pos       (3U)
  #define TSC_IOGCSR_G4E_Msk       (0x1UL << TSC_IOGCSR_G4E_Pos)                  /*!< 0x00000008 */
  #define TSC_IOGCSR_G4E           TSC_IOGCSR_G4E_Msk                            /*!<Analog IO GROUP4 enable */
  #define TSC_IOGCSR_G5E_Pos       (4U)
  #define TSC_IOGCSR_G5E_Msk       (0x1UL << TSC_IOGCSR_G5E_Pos)                  /*!< 0x00000010 */
  #define TSC_IOGCSR_G5E           TSC_IOGCSR_G5E_Msk                            /*!<Analog IO GROUP5 enable */
  #define TSC_IOGCSR_G6E_Pos       (5U)
  #define TSC_IOGCSR_G6E_Msk       (0x1UL << TSC_IOGCSR_G6E_Pos)                  /*!< 0x00000020 */
  #define TSC_IOGCSR_G6E           TSC_IOGCSR_G6E_Msk                            /*!<Analog IO GROUP6 enable */
  #define TSC_IOGCSR_G7E_Pos       (6U)
  #define TSC_IOGCSR_G7E_Msk       (0x1UL << TSC_IOGCSR_G7E_Pos)                  /*!< 0x00000040 */
  #define TSC_IOGCSR_G7E           TSC_IOGCSR_G7E_Msk                            /*!<Analog IO GROUP7 enable */
  #define TSC_IOGCSR_G8E_Pos       (7U)
  #define TSC_IOGCSR_G8E_Msk       (0x1UL << TSC_IOGCSR_G8E_Pos)                  /*!< 0x00000080 */
  #define TSC_IOGCSR_G8E           TSC_IOGCSR_G8E_Msk                            /*!<Analog IO GROUP8 enable */
  #define TSC_IOGCSR_G1S_Pos       (16U)
  #define TSC_IOGCSR_G1S_Msk       (0x1UL << TSC_IOGCSR_G1S_Pos)                  /*!< 0x00010000 */
  #define TSC_IOGCSR_G1S           TSC_IOGCSR_G1S_Msk                            /*!<Analog IO GROUP1 status */
  #define TSC_IOGCSR_G2S_Pos       (17U)
  #define TSC_IOGCSR_G2S_Msk       (0x1UL << TSC_IOGCSR_G2S_Pos)                  /*!< 0x00020000 */
  #define TSC_IOGCSR_G2S           TSC_IOGCSR_G2S_Msk                            /*!<Analog IO GROUP2 status */
  #define TSC_IOGCSR_G3S_Pos       (18U)
  #define TSC_IOGCSR_G3S_Msk       (0x1UL << TSC_IOGCSR_G3S_Pos)                  /*!< 0x00040000 */
  #define TSC_IOGCSR_G3S           TSC_IOGCSR_G3S_Msk                            /*!<Analog IO GROUP3 status */
  #define TSC_IOGCSR_G4S_Pos       (19U)
  #define TSC_IOGCSR_G4S_Msk       (0x1UL << TSC_IOGCSR_G4S_Pos)                  /*!< 0x00080000 */
  #define TSC_IOGCSR_G4S           TSC_IOGCSR_G4S_Msk                            /*!<Analog IO GROUP4 status */
  #define TSC_IOGCSR_G5S_Pos       (20U)
  #define TSC_IOGCSR_G5S_Msk       (0x1UL << TSC_IOGCSR_G5S_Pos)                  /*!< 0x00100000 */
  #define TSC_IOGCSR_G5S           TSC_IOGCSR_G5S_Msk                            /*!<Analog IO GROUP5 status */
  #define TSC_IOGCSR_G6S_Pos       (21U)
  #define TSC_IOGCSR_G6S_Msk       (0x1UL << TSC_IOGCSR_G6S_Pos)                  /*!< 0x00200000 */
  #define TSC_IOGCSR_G6S           TSC_IOGCSR_G6S_Msk                            /*!<Analog IO GROUP6 status */
  #define TSC_IOGCSR_G7S_Pos       (22U)
  #define TSC_IOGCSR_G7S_Msk       (0x1UL << TSC_IOGCSR_G7S_Pos)                  /*!< 0x00400000 */
  #define TSC_IOGCSR_G7S           TSC_IOGCSR_G7S_Msk                            /*!<Analog IO GROUP7 status */
  #define TSC_IOGCSR_G8S_Pos       (23U)
  #define TSC_IOGCSR_G8S_Msk       (0x1UL << TSC_IOGCSR_G8S_Pos)                  /*!< 0x00800000 */
  #define TSC_IOGCSR_G8S           TSC_IOGCSR_G8S_Msk                            /*!<Analog IO GROUP8 status */
  
  /*******************  Bit definition for TSC_IOGXCR register  *****************/
  #define TSC_IOGXCR_CNT_Pos       (0U)
  #define TSC_IOGXCR_CNT_Msk       (0x3FFFUL << TSC_IOGXCR_CNT_Pos)               /*!< 0x00003FFF */
  #define TSC_IOGXCR_CNT           TSC_IOGXCR_CNT_Msk                            /*!<CNT[13:0] bits (Counter value) */
  
  /******************************************************************************/
  /*                                                                            */
  /*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */
  /*                                                                            */
  /******************************************************************************/
  /******************  Bit definition for USART_CR1 register  *******************/
  #define USART_CR1_UE_Pos              (0U)
  #define USART_CR1_UE_Msk              (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00000001 */
  #define USART_CR1_UE                  USART_CR1_UE_Msk                         /*!< USART Enable */
  #define USART_CR1_UESM_Pos            (1U)
  #define USART_CR1_UESM_Msk            (0x1UL << USART_CR1_UESM_Pos)             /*!< 0x00000002 */
  #define USART_CR1_UESM                USART_CR1_UESM_Msk                       /*!< USART Enable in STOP Mode */
  #define USART_CR1_RE_Pos              (2U)
  #define USART_CR1_RE_Msk              (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
  #define USART_CR1_RE                  USART_CR1_RE_Msk                         /*!< Receiver Enable */
  #define USART_CR1_TE_Pos              (3U)
  #define USART_CR1_TE_Msk              (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
  #define USART_CR1_TE                  USART_CR1_TE_Msk                         /*!< Transmitter Enable */
  #define USART_CR1_IDLEIE_Pos          (4U)
  #define USART_CR1_IDLEIE_Msk          (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
  #define USART_CR1_IDLEIE              USART_CR1_IDLEIE_Msk                     /*!< IDLE Interrupt Enable */
  #define USART_CR1_RXNEIE_Pos          (5U)
  #define USART_CR1_RXNEIE_Msk          (0x1UL << USART_CR1_RXNEIE_Pos)           /*!< 0x00000020 */
  #define USART_CR1_RXNEIE              USART_CR1_RXNEIE_Msk                     /*!< RXNE Interrupt Enable */
  #define USART_CR1_TCIE_Pos            (6U)
  #define USART_CR1_TCIE_Msk            (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
  #define USART_CR1_TCIE                USART_CR1_TCIE_Msk                       /*!< Transmission Complete Interrupt Enable */
  #define USART_CR1_TXEIE_Pos           (7U)
  #define USART_CR1_TXEIE_Msk           (0x1UL << USART_CR1_TXEIE_Pos)            /*!< 0x00000080 */
  #define USART_CR1_TXEIE               USART_CR1_TXEIE_Msk                      /*!< TXE Interrupt Enable */
  #define USART_CR1_PEIE_Pos            (8U)
  #define USART_CR1_PEIE_Msk            (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
  #define USART_CR1_PEIE                USART_CR1_PEIE_Msk                       /*!< PE Interrupt Enable */
  #define USART_CR1_PS_Pos              (9U)
  #define USART_CR1_PS_Msk              (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
  #define USART_CR1_PS                  USART_CR1_PS_Msk                         /*!< Parity Selection */
  #define USART_CR1_PCE_Pos             (10U)
  #define USART_CR1_PCE_Msk             (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
  #define USART_CR1_PCE                 USART_CR1_PCE_Msk                        /*!< Parity Control Enable */
  #define USART_CR1_WAKE_Pos            (11U)
  #define USART_CR1_WAKE_Msk            (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
  #define USART_CR1_WAKE                USART_CR1_WAKE_Msk                       /*!< Receiver Wakeup method */
  #define USART_CR1_M_Pos               (12U)
  #define USART_CR1_M_Msk               (0x1UL << USART_CR1_M_Pos)                /*!< 0x00001000 */
  #define USART_CR1_M                   USART_CR1_M_Msk                          /*!< Word length */
  #define USART_CR1_M0_Pos              (12U)
  #define USART_CR1_M0_Msk              (0x1UL << USART_CR1_M0_Pos)               /*!< 0x00001000 */
  #define USART_CR1_M0                  USART_CR1_M0_Msk                         /*!< SmartCard Word length */
  #define USART_CR1_MME_Pos             (13U)
  #define USART_CR1_MME_Msk             (0x1UL << USART_CR1_MME_Pos)              /*!< 0x00002000 */
  #define USART_CR1_MME                 USART_CR1_MME_Msk                        /*!< Mute Mode Enable */
  #define USART_CR1_CMIE_Pos            (14U)
  #define USART_CR1_CMIE_Msk            (0x1UL << USART_CR1_CMIE_Pos)             /*!< 0x00004000 */
  #define USART_CR1_CMIE                USART_CR1_CMIE_Msk                       /*!< Character match interrupt enable */
  #define USART_CR1_OVER8_Pos           (15U)
  #define USART_CR1_OVER8_Msk           (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
  #define USART_CR1_OVER8               USART_CR1_OVER8_Msk                      /*!< Oversampling by 8-bit or 16-bit mode */
  #define USART_CR1_DEDT_Pos            (16U)
  #define USART_CR1_DEDT_Msk            (0x1FUL << USART_CR1_DEDT_Pos)            /*!< 0x001F0000 */
  #define USART_CR1_DEDT                USART_CR1_DEDT_Msk                       /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
  #define USART_CR1_DEDT_0              (0x01UL << USART_CR1_DEDT_Pos)            /*!< 0x00010000 */
  #define USART_CR1_DEDT_1              (0x02UL << USART_CR1_DEDT_Pos)            /*!< 0x00020000 */
  #define USART_CR1_DEDT_2              (0x04UL << USART_CR1_DEDT_Pos)            /*!< 0x00040000 */
  #define USART_CR1_DEDT_3              (0x08UL << USART_CR1_DEDT_Pos)            /*!< 0x00080000 */
  #define USART_CR1_DEDT_4              (0x10UL << USART_CR1_DEDT_Pos)            /*!< 0x00100000 */
  #define USART_CR1_DEAT_Pos            (21U)
  #define USART_CR1_DEAT_Msk            (0x1FUL << USART_CR1_DEAT_Pos)            /*!< 0x03E00000 */
  #define USART_CR1_DEAT                USART_CR1_DEAT_Msk                       /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
  #define USART_CR1_DEAT_0              (0x01UL << USART_CR1_DEAT_Pos)            /*!< 0x00200000 */
  #define USART_CR1_DEAT_1              (0x02UL << USART_CR1_DEAT_Pos)            /*!< 0x00400000 */
  #define USART_CR1_DEAT_2              (0x04UL << USART_CR1_DEAT_Pos)            /*!< 0x00800000 */
  #define USART_CR1_DEAT_3              (0x08UL << USART_CR1_DEAT_Pos)            /*!< 0x01000000 */
  #define USART_CR1_DEAT_4              (0x10UL << USART_CR1_DEAT_Pos)            /*!< 0x02000000 */
  #define USART_CR1_RTOIE_Pos           (26U)
  #define USART_CR1_RTOIE_Msk           (0x1UL << USART_CR1_RTOIE_Pos)            /*!< 0x04000000 */
  #define USART_CR1_RTOIE               USART_CR1_RTOIE_Msk                      /*!< Receive Time Out interrupt enable */
  #define USART_CR1_EOBIE_Pos           (27U)
  #define USART_CR1_EOBIE_Msk           (0x1UL << USART_CR1_EOBIE_Pos)            /*!< 0x08000000 */
  #define USART_CR1_EOBIE               USART_CR1_EOBIE_Msk                      /*!< End of Block interrupt enable */
  
  /******************  Bit definition for USART_CR2 register  *******************/
  #define USART_CR2_ADDM7_Pos           (4U)
  #define USART_CR2_ADDM7_Msk           (0x1UL << USART_CR2_ADDM7_Pos)            /*!< 0x00000010 */
  #define USART_CR2_ADDM7               USART_CR2_ADDM7_Msk                      /*!< 7-bit or 4-bit Address Detection */
  #define USART_CR2_LBDL_Pos            (5U)
  #define USART_CR2_LBDL_Msk            (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
  #define USART_CR2_LBDL                USART_CR2_LBDL_Msk                       /*!< LIN Break Detection Length */
  #define USART_CR2_LBDIE_Pos           (6U)
  #define USART_CR2_LBDIE_Msk           (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
  #define USART_CR2_LBDIE               USART_CR2_LBDIE_Msk                      /*!< LIN Break Detection Interrupt Enable */
  #define USART_CR2_LBCL_Pos            (8U)
  #define USART_CR2_LBCL_Msk            (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
  #define USART_CR2_LBCL                USART_CR2_LBCL_Msk                       /*!< Last Bit Clock pulse */
  #define USART_CR2_CPHA_Pos            (9U)
  #define USART_CR2_CPHA_Msk            (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
  #define USART_CR2_CPHA                USART_CR2_CPHA_Msk                       /*!< Clock Phase */
  #define USART_CR2_CPOL_Pos            (10U)
  #define USART_CR2_CPOL_Msk            (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
  #define USART_CR2_CPOL                USART_CR2_CPOL_Msk                       /*!< Clock Polarity */
  #define USART_CR2_CLKEN_Pos           (11U)
  #define USART_CR2_CLKEN_Msk           (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
  #define USART_CR2_CLKEN               USART_CR2_CLKEN_Msk                      /*!< Clock Enable */
  #define USART_CR2_STOP_Pos            (12U)
  #define USART_CR2_STOP_Msk            (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
  #define USART_CR2_STOP                USART_CR2_STOP_Msk                       /*!< STOP[1:0] bits (STOP bits) */
  #define USART_CR2_STOP_0              (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x00001000 */
  #define USART_CR2_STOP_1              (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x00002000 */
  #define USART_CR2_LINEN_Pos           (14U)
  #define USART_CR2_LINEN_Msk           (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
  #define USART_CR2_LINEN               USART_CR2_LINEN_Msk                      /*!< LIN mode enable */
  #define USART_CR2_SWAP_Pos            (15U)
  #define USART_CR2_SWAP_Msk            (0x1UL << USART_CR2_SWAP_Pos)             /*!< 0x00008000 */
  #define USART_CR2_SWAP                USART_CR2_SWAP_Msk                       /*!< SWAP TX/RX pins */
  #define USART_CR2_RXINV_Pos           (16U)
  #define USART_CR2_RXINV_Msk           (0x1UL << USART_CR2_RXINV_Pos)            /*!< 0x00010000 */
  #define USART_CR2_RXINV               USART_CR2_RXINV_Msk                      /*!< RX pin active level inversion */
  #define USART_CR2_TXINV_Pos           (17U)
  #define USART_CR2_TXINV_Msk           (0x1UL << USART_CR2_TXINV_Pos)            /*!< 0x00020000 */
  #define USART_CR2_TXINV               USART_CR2_TXINV_Msk                      /*!< TX pin active level inversion */
  #define USART_CR2_DATAINV_Pos         (18U)
  #define USART_CR2_DATAINV_Msk         (0x1UL << USART_CR2_DATAINV_Pos)          /*!< 0x00040000 */
  #define USART_CR2_DATAINV             USART_CR2_DATAINV_Msk                    /*!< Binary data inversion */
  #define USART_CR2_MSBFIRST_Pos        (19U)
  #define USART_CR2_MSBFIRST_Msk        (0x1UL << USART_CR2_MSBFIRST_Pos)         /*!< 0x00080000 */
  #define USART_CR2_MSBFIRST            USART_CR2_MSBFIRST_Msk                   /*!< Most Significant Bit First */
  #define USART_CR2_ABREN_Pos           (20U)
  #define USART_CR2_ABREN_Msk           (0x1UL << USART_CR2_ABREN_Pos)            /*!< 0x00100000 */
  #define USART_CR2_ABREN               USART_CR2_ABREN_Msk                      /*!< Auto Baud-Rate Enable*/
  #define USART_CR2_ABRMODE_Pos         (21U)
  #define USART_CR2_ABRMODE_Msk         (0x3UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00600000 */
  #define USART_CR2_ABRMODE             USART_CR2_ABRMODE_Msk                    /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
  #define USART_CR2_ABRMODE_0           (0x1UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00200000 */
  #define USART_CR2_ABRMODE_1           (0x2UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00400000 */
  #define USART_CR2_RTOEN_Pos           (23U)
  #define USART_CR2_RTOEN_Msk           (0x1UL << USART_CR2_RTOEN_Pos)            /*!< 0x00800000 */
  #define USART_CR2_RTOEN               USART_CR2_RTOEN_Msk                      /*!< Receiver Time-Out enable */
  #define USART_CR2_ADD_Pos             (24U)
  #define USART_CR2_ADD_Msk             (0xFFUL << USART_CR2_ADD_Pos)             /*!< 0xFF000000 */
  #define USART_CR2_ADD                 USART_CR2_ADD_Msk                        /*!< Address of the USART node */
  
  /******************  Bit definition for USART_CR3 register  *******************/
  #define USART_CR3_EIE_Pos             (0U)
  #define USART_CR3_EIE_Msk             (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
  #define USART_CR3_EIE                 USART_CR3_EIE_Msk                        /*!< Error Interrupt Enable */
  #define USART_CR3_IREN_Pos            (1U)
  #define USART_CR3_IREN_Msk            (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
  #define USART_CR3_IREN                USART_CR3_IREN_Msk                       /*!< IrDA mode Enable */
  #define USART_CR3_IRLP_Pos            (2U)
  #define USART_CR3_IRLP_Msk            (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
  #define USART_CR3_IRLP                USART_CR3_IRLP_Msk                       /*!< IrDA Low-Power */
  #define USART_CR3_HDSEL_Pos           (3U)
  #define USART_CR3_HDSEL_Msk           (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
  #define USART_CR3_HDSEL               USART_CR3_HDSEL_Msk                      /*!< Half-Duplex Selection */
  #define USART_CR3_NACK_Pos            (4U)
  #define USART_CR3_NACK_Msk            (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
  #define USART_CR3_NACK                USART_CR3_NACK_Msk                       /*!< SmartCard NACK enable */
  #define USART_CR3_SCEN_Pos            (5U)
  #define USART_CR3_SCEN_Msk            (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
  #define USART_CR3_SCEN                USART_CR3_SCEN_Msk                       /*!< SmartCard mode enable */
  #define USART_CR3_DMAR_Pos            (6U)
  #define USART_CR3_DMAR_Msk            (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
  #define USART_CR3_DMAR                USART_CR3_DMAR_Msk                       /*!< DMA Enable Receiver */
  #define USART_CR3_DMAT_Pos            (7U)
  #define USART_CR3_DMAT_Msk            (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
  #define USART_CR3_DMAT                USART_CR3_DMAT_Msk                       /*!< DMA Enable Transmitter */
  #define USART_CR3_RTSE_Pos            (8U)
  #define USART_CR3_RTSE_Msk            (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
  #define USART_CR3_RTSE                USART_CR3_RTSE_Msk                       /*!< RTS Enable */
  #define USART_CR3_CTSE_Pos            (9U)
  #define USART_CR3_CTSE_Msk            (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
  #define USART_CR3_CTSE                USART_CR3_CTSE_Msk                       /*!< CTS Enable */
  #define USART_CR3_CTSIE_Pos           (10U)
  #define USART_CR3_CTSIE_Msk           (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
  #define USART_CR3_CTSIE               USART_CR3_CTSIE_Msk                      /*!< CTS Interrupt Enable */
  #define USART_CR3_ONEBIT_Pos          (11U)
  #define USART_CR3_ONEBIT_Msk          (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
  #define USART_CR3_ONEBIT              USART_CR3_ONEBIT_Msk                     /*!< One sample bit method enable */
  #define USART_CR3_OVRDIS_Pos          (12U)
  #define USART_CR3_OVRDIS_Msk          (0x1UL << USART_CR3_OVRDIS_Pos)           /*!< 0x00001000 */
  #define USART_CR3_OVRDIS              USART_CR3_OVRDIS_Msk                     /*!< Overrun Disable */
  #define USART_CR3_DDRE_Pos            (13U)
  #define USART_CR3_DDRE_Msk            (0x1UL << USART_CR3_DDRE_Pos)             /*!< 0x00002000 */
  #define USART_CR3_DDRE                USART_CR3_DDRE_Msk                       /*!< DMA Disable on Reception Error */
  #define USART_CR3_DEM_Pos             (14U)
  #define USART_CR3_DEM_Msk             (0x1UL << USART_CR3_DEM_Pos)              /*!< 0x00004000 */
  #define USART_CR3_DEM                 USART_CR3_DEM_Msk                        /*!< Driver Enable Mode */
  #define USART_CR3_DEP_Pos             (15U)
  #define USART_CR3_DEP_Msk             (0x1UL << USART_CR3_DEP_Pos)              /*!< 0x00008000 */
  #define USART_CR3_DEP                 USART_CR3_DEP_Msk                        /*!< Driver Enable Polarity Selection */
  #define USART_CR3_SCARCNT_Pos         (17U)
  #define USART_CR3_SCARCNT_Msk         (0x7UL << USART_CR3_SCARCNT_Pos)          /*!< 0x000E0000 */
  #define USART_CR3_SCARCNT             USART_CR3_SCARCNT_Msk                    /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
  #define USART_CR3_SCARCNT_0           (0x1UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00020000 */
  #define USART_CR3_SCARCNT_1           (0x2UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00040000 */
  #define USART_CR3_SCARCNT_2           (0x4UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00080000 */
  #define USART_CR3_WUS_Pos             (20U)
  #define USART_CR3_WUS_Msk             (0x3UL << USART_CR3_WUS_Pos)              /*!< 0x00300000 */
  #define USART_CR3_WUS                 USART_CR3_WUS_Msk                        /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
  #define USART_CR3_WUS_0               (0x1UL << USART_CR3_WUS_Pos)              /*!< 0x00100000 */
  #define USART_CR3_WUS_1               (0x2UL << USART_CR3_WUS_Pos)              /*!< 0x00200000 */
  #define USART_CR3_WUFIE_Pos           (22U)
  #define USART_CR3_WUFIE_Msk           (0x1UL << USART_CR3_WUFIE_Pos)            /*!< 0x00400000 */
  #define USART_CR3_WUFIE               USART_CR3_WUFIE_Msk                      /*!< Wake Up Interrupt Enable */
  
  /******************  Bit definition for USART_BRR register  *******************/
  #define USART_BRR_DIV_FRACTION_Pos    (0U)
  #define USART_BRR_DIV_FRACTION_Msk    (0xFUL << USART_BRR_DIV_FRACTION_Pos)     /*!< 0x0000000F */
  #define USART_BRR_DIV_FRACTION        USART_BRR_DIV_FRACTION_Msk               /*!< Fraction of USARTDIV */
  #define USART_BRR_DIV_MANTISSA_Pos    (4U)
  #define USART_BRR_DIV_MANTISSA_Msk    (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos)   /*!< 0x0000FFF0 */
  #define USART_BRR_DIV_MANTISSA        USART_BRR_DIV_MANTISSA_Msk               /*!< Mantissa of USARTDIV */
  
  /******************  Bit definition for USART_GTPR register  ******************/
  #define USART_GTPR_PSC_Pos            (0U)
  #define USART_GTPR_PSC_Msk            (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
  #define USART_GTPR_PSC                USART_GTPR_PSC_Msk                       /*!< PSC[7:0] bits (Prescaler value) */
  #define USART_GTPR_GT_Pos             (8U)
  #define USART_GTPR_GT_Msk             (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
  #define USART_GTPR_GT                 USART_GTPR_GT_Msk                        /*!< GT[7:0] bits (Guard time value) */
  
  
  /*******************  Bit definition for USART_RTOR register  *****************/
  #define USART_RTOR_RTO_Pos            (0U)
  #define USART_RTOR_RTO_Msk            (0xFFFFFFUL << USART_RTOR_RTO_Pos)        /*!< 0x00FFFFFF */
  #define USART_RTOR_RTO                USART_RTOR_RTO_Msk                       /*!< Receiver Time Out Value */
  #define USART_RTOR_BLEN_Pos           (24U)
  #define USART_RTOR_BLEN_Msk           (0xFFUL << USART_RTOR_BLEN_Pos)           /*!< 0xFF000000 */
  #define USART_RTOR_BLEN               USART_RTOR_BLEN_Msk                      /*!< Block Length */
  
  /*******************  Bit definition for USART_RQR register  ******************/
  #define USART_RQR_ABRRQ_Pos           (0U)
  #define USART_RQR_ABRRQ_Msk           (0x1UL << USART_RQR_ABRRQ_Pos)            /*!< 0x00000001 */
  #define USART_RQR_ABRRQ               USART_RQR_ABRRQ_Msk                      /*!< Auto-Baud Rate Request */
  #define USART_RQR_SBKRQ_Pos           (1U)
  #define USART_RQR_SBKRQ_Msk           (0x1UL << USART_RQR_SBKRQ_Pos)            /*!< 0x00000002 */
  #define USART_RQR_SBKRQ               USART_RQR_SBKRQ_Msk                      /*!< Send Break Request */
  #define USART_RQR_MMRQ_Pos            (2U)
  #define USART_RQR_MMRQ_Msk            (0x1UL << USART_RQR_MMRQ_Pos)             /*!< 0x00000004 */
  #define USART_RQR_MMRQ                USART_RQR_MMRQ_Msk                       /*!< Mute Mode Request */
  #define USART_RQR_RXFRQ_Pos           (3U)
  #define USART_RQR_RXFRQ_Msk           (0x1UL << USART_RQR_RXFRQ_Pos)            /*!< 0x00000008 */
  #define USART_RQR_RXFRQ               USART_RQR_RXFRQ_Msk                      /*!< Receive Data flush Request */
  #define USART_RQR_TXFRQ_Pos           (4U)
  #define USART_RQR_TXFRQ_Msk           (0x1UL << USART_RQR_TXFRQ_Pos)            /*!< 0x00000010 */
  #define USART_RQR_TXFRQ               USART_RQR_TXFRQ_Msk                      /*!< Transmit data flush Request */
  
  /*******************  Bit definition for USART_ISR register  ******************/
  #define USART_ISR_PE_Pos              (0U)
  #define USART_ISR_PE_Msk              (0x1UL << USART_ISR_PE_Pos)               /*!< 0x00000001 */
  #define USART_ISR_PE                  USART_ISR_PE_Msk                         /*!< Parity Error */
  #define USART_ISR_FE_Pos              (1U)
  #define USART_ISR_FE_Msk              (0x1UL << USART_ISR_FE_Pos)               /*!< 0x00000002 */
  #define USART_ISR_FE                  USART_ISR_FE_Msk                         /*!< Framing Error */
  #define USART_ISR_NE_Pos              (2U)
  #define USART_ISR_NE_Msk              (0x1UL << USART_ISR_NE_Pos)               /*!< 0x00000004 */
  #define USART_ISR_NE                  USART_ISR_NE_Msk                         /*!< Noise detected Flag */
  #define USART_ISR_ORE_Pos             (3U)
  #define USART_ISR_ORE_Msk             (0x1UL << USART_ISR_ORE_Pos)              /*!< 0x00000008 */
  #define USART_ISR_ORE                 USART_ISR_ORE_Msk                        /*!< OverRun Error */
  #define USART_ISR_IDLE_Pos            (4U)
  #define USART_ISR_IDLE_Msk            (0x1UL << USART_ISR_IDLE_Pos)             /*!< 0x00000010 */
  #define USART_ISR_IDLE                USART_ISR_IDLE_Msk                       /*!< IDLE line detected */
  #define USART_ISR_RXNE_Pos            (5U)
  #define USART_ISR_RXNE_Msk            (0x1UL << USART_ISR_RXNE_Pos)             /*!< 0x00000020 */
  #define USART_ISR_RXNE                USART_ISR_RXNE_Msk                       /*!< Read Data Register Not Empty */
  #define USART_ISR_TC_Pos              (6U)
  #define USART_ISR_TC_Msk              (0x1UL << USART_ISR_TC_Pos)               /*!< 0x00000040 */
  #define USART_ISR_TC                  USART_ISR_TC_Msk                         /*!< Transmission Complete */
  #define USART_ISR_TXE_Pos             (7U)
  #define USART_ISR_TXE_Msk             (0x1UL << USART_ISR_TXE_Pos)              /*!< 0x00000080 */
  #define USART_ISR_TXE                 USART_ISR_TXE_Msk                        /*!< Transmit Data Register Empty */
  #define USART_ISR_LBDF_Pos            (8U)
  #define USART_ISR_LBDF_Msk            (0x1UL << USART_ISR_LBDF_Pos)             /*!< 0x00000100 */
  #define USART_ISR_LBDF                USART_ISR_LBDF_Msk                       /*!< LIN Break Detection Flag */
  #define USART_ISR_CTSIF_Pos           (9U)
  #define USART_ISR_CTSIF_Msk           (0x1UL << USART_ISR_CTSIF_Pos)            /*!< 0x00000200 */
  #define USART_ISR_CTSIF               USART_ISR_CTSIF_Msk                      /*!< CTS interrupt flag */
  #define USART_ISR_CTS_Pos             (10U)
  #define USART_ISR_CTS_Msk             (0x1UL << USART_ISR_CTS_Pos)              /*!< 0x00000400 */
  #define USART_ISR_CTS                 USART_ISR_CTS_Msk                        /*!< CTS flag */
  #define USART_ISR_RTOF_Pos            (11U)
  #define USART_ISR_RTOF_Msk            (0x1UL << USART_ISR_RTOF_Pos)             /*!< 0x00000800 */
  #define USART_ISR_RTOF                USART_ISR_RTOF_Msk                       /*!< Receiver Time Out */
  #define USART_ISR_EOBF_Pos            (12U)
  #define USART_ISR_EOBF_Msk            (0x1UL << USART_ISR_EOBF_Pos)             /*!< 0x00001000 */
  #define USART_ISR_EOBF                USART_ISR_EOBF_Msk                       /*!< End Of Block Flag */
  #define USART_ISR_ABRE_Pos            (14U)
  #define USART_ISR_ABRE_Msk            (0x1UL << USART_ISR_ABRE_Pos)             /*!< 0x00004000 */
  #define USART_ISR_ABRE                USART_ISR_ABRE_Msk                       /*!< Auto-Baud Rate Error */
  #define USART_ISR_ABRF_Pos            (15U)
  #define USART_ISR_ABRF_Msk            (0x1UL << USART_ISR_ABRF_Pos)             /*!< 0x00008000 */
  #define USART_ISR_ABRF                USART_ISR_ABRF_Msk                       /*!< Auto-Baud Rate Flag */
  #define USART_ISR_BUSY_Pos            (16U)
  #define USART_ISR_BUSY_Msk            (0x1UL << USART_ISR_BUSY_Pos)             /*!< 0x00010000 */
  #define USART_ISR_BUSY                USART_ISR_BUSY_Msk                       /*!< Busy Flag */
  #define USART_ISR_CMF_Pos             (17U)
  #define USART_ISR_CMF_Msk             (0x1UL << USART_ISR_CMF_Pos)              /*!< 0x00020000 */
  #define USART_ISR_CMF                 USART_ISR_CMF_Msk                        /*!< Character Match Flag */
  #define USART_ISR_SBKF_Pos            (18U)
  #define USART_ISR_SBKF_Msk            (0x1UL << USART_ISR_SBKF_Pos)             /*!< 0x00040000 */
  #define USART_ISR_SBKF                USART_ISR_SBKF_Msk                       /*!< Send Break Flag */
  #define USART_ISR_RWU_Pos             (19U)
  #define USART_ISR_RWU_Msk             (0x1UL << USART_ISR_RWU_Pos)              /*!< 0x00080000 */
  #define USART_ISR_RWU                 USART_ISR_RWU_Msk                        /*!< Receive Wake Up from mute mode Flag */
  #define USART_ISR_WUF_Pos             (20U)
  #define USART_ISR_WUF_Msk             (0x1UL << USART_ISR_WUF_Pos)              /*!< 0x00100000 */
  #define USART_ISR_WUF                 USART_ISR_WUF_Msk                        /*!< Wake Up from stop mode Flag */
  #define USART_ISR_TEACK_Pos           (21U)
  #define USART_ISR_TEACK_Msk           (0x1UL << USART_ISR_TEACK_Pos)            /*!< 0x00200000 */
  #define USART_ISR_TEACK               USART_ISR_TEACK_Msk                      /*!< Transmit Enable Acknowledge Flag */
  #define USART_ISR_REACK_Pos           (22U)
  #define USART_ISR_REACK_Msk           (0x1UL << USART_ISR_REACK_Pos)            /*!< 0x00400000 */
  #define USART_ISR_REACK               USART_ISR_REACK_Msk                      /*!< Receive Enable Acknowledge Flag */
  
  /*******************  Bit definition for USART_ICR register  ******************/
  #define USART_ICR_PECF_Pos            (0U)
  #define USART_ICR_PECF_Msk            (0x1UL << USART_ICR_PECF_Pos)             /*!< 0x00000001 */
  #define USART_ICR_PECF                USART_ICR_PECF_Msk                       /*!< Parity Error Clear Flag */
  #define USART_ICR_FECF_Pos            (1U)
  #define USART_ICR_FECF_Msk            (0x1UL << USART_ICR_FECF_Pos)             /*!< 0x00000002 */
  #define USART_ICR_FECF                USART_ICR_FECF_Msk                       /*!< Framing Error Clear Flag */
  #define USART_ICR_NCF_Pos             (2U)
  #define USART_ICR_NCF_Msk             (0x1UL << USART_ICR_NCF_Pos)              /*!< 0x00000004 */
  #define USART_ICR_NCF                 USART_ICR_NCF_Msk                        /*!< Noise detected Clear Flag */
  #define USART_ICR_ORECF_Pos           (3U)
  #define USART_ICR_ORECF_Msk           (0x1UL << USART_ICR_ORECF_Pos)            /*!< 0x00000008 */
  #define USART_ICR_ORECF               USART_ICR_ORECF_Msk                      /*!< OverRun Error Clear Flag */
  #define USART_ICR_IDLECF_Pos          (4U)
  #define USART_ICR_IDLECF_Msk          (0x1UL << USART_ICR_IDLECF_Pos)           /*!< 0x00000010 */
  #define USART_ICR_IDLECF              USART_ICR_IDLECF_Msk                     /*!< IDLE line detected Clear Flag */
  #define USART_ICR_TCCF_Pos            (6U)
  #define USART_ICR_TCCF_Msk            (0x1UL << USART_ICR_TCCF_Pos)             /*!< 0x00000040 */
  #define USART_ICR_TCCF                USART_ICR_TCCF_Msk                       /*!< Transmission Complete Clear Flag */
  #define USART_ICR_LBDCF_Pos           (8U)
  #define USART_ICR_LBDCF_Msk           (0x1UL << USART_ICR_LBDCF_Pos)            /*!< 0x00000100 */
  #define USART_ICR_LBDCF               USART_ICR_LBDCF_Msk                      /*!< LIN Break Detection Clear Flag */
  #define USART_ICR_CTSCF_Pos           (9U)
  #define USART_ICR_CTSCF_Msk           (0x1UL << USART_ICR_CTSCF_Pos)            /*!< 0x00000200 */
  #define USART_ICR_CTSCF               USART_ICR_CTSCF_Msk                      /*!< CTS Interrupt Clear Flag */
  #define USART_ICR_RTOCF_Pos           (11U)
  #define USART_ICR_RTOCF_Msk           (0x1UL << USART_ICR_RTOCF_Pos)            /*!< 0x00000800 */
  #define USART_ICR_RTOCF               USART_ICR_RTOCF_Msk                      /*!< Receiver Time Out Clear Flag */
  #define USART_ICR_EOBCF_Pos           (12U)
  #define USART_ICR_EOBCF_Msk           (0x1UL << USART_ICR_EOBCF_Pos)            /*!< 0x00001000 */
  #define USART_ICR_EOBCF               USART_ICR_EOBCF_Msk                      /*!< End Of Block Clear Flag */
  #define USART_ICR_CMCF_Pos            (17U)
  #define USART_ICR_CMCF_Msk            (0x1UL << USART_ICR_CMCF_Pos)             /*!< 0x00020000 */
  #define USART_ICR_CMCF                USART_ICR_CMCF_Msk                       /*!< Character Match Clear Flag */
  #define USART_ICR_WUCF_Pos            (20U)
  #define USART_ICR_WUCF_Msk            (0x1UL << USART_ICR_WUCF_Pos)             /*!< 0x00100000 */
  #define USART_ICR_WUCF                USART_ICR_WUCF_Msk                       /*!< Wake Up from stop mode Clear Flag */
  
  /*******************  Bit definition for USART_RDR register  ******************/
  #define USART_RDR_RDR_Pos             (0U)
  #define USART_RDR_RDR_Msk             (0x1FFUL << USART_RDR_RDR_Pos)            /*!< 0x000001FF */
  #define USART_RDR_RDR                 USART_RDR_RDR_Msk                        /*!< RDR[8:0] bits (Receive Data value) */
  
  /*******************  Bit definition for USART_TDR register  ******************/
  #define USART_TDR_TDR_Pos             (0U)
  #define USART_TDR_TDR_Msk             (0x1FFUL << USART_TDR_TDR_Pos)            /*!< 0x000001FF */
  #define USART_TDR_TDR                 USART_TDR_TDR_Msk                        /*!< TDR[8:0] bits (Transmit Data value) */
  
  /******************************************************************************/
  /*                                                                            */
  /*                            Window WATCHDOG                                 */
  /*                                                                            */
  /******************************************************************************/
  /*******************  Bit definition for WWDG_CR register  ********************/
  #define WWDG_CR_T_Pos           (0U)
  #define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                       /*!< 0x0000007F */
  #define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!< T[6:0] bits (7-Bit counter (MSB to LSB)) */
  #define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                       /*!< 0x00000001 */
  #define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                       /*!< 0x00000002 */
  #define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                       /*!< 0x00000004 */
  #define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                       /*!< 0x00000008 */
  #define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                       /*!< 0x00000010 */
  #define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                       /*!< 0x00000020 */
  #define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                       /*!< 0x00000040 */
  
  /* Legacy defines */
  #define  WWDG_CR_T0 WWDG_CR_T_0
  #define  WWDG_CR_T1 WWDG_CR_T_1
  #define  WWDG_CR_T2 WWDG_CR_T_2
  #define  WWDG_CR_T3 WWDG_CR_T_3
  #define  WWDG_CR_T4 WWDG_CR_T_4
  #define  WWDG_CR_T5 WWDG_CR_T_5
  #define  WWDG_CR_T6 WWDG_CR_T_6
  
  #define WWDG_CR_WDGA_Pos        (7U)
  #define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                     /*!< 0x00000080 */
  #define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
  
  /*******************  Bit definition for WWDG_CFR register  *******************/
  #define WWDG_CFR_W_Pos          (0U)
  #define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                      /*!< 0x0000007F */
  #define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!< W[6:0] bits (7-bit window value) */
  #define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                      /*!< 0x00000001 */
  #define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                      /*!< 0x00000002 */
  #define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                      /*!< 0x00000004 */
  #define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                      /*!< 0x00000008 */
  #define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                      /*!< 0x00000010 */
  #define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                      /*!< 0x00000020 */
  #define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                      /*!< 0x00000040 */
  
  /* Legacy defines */
  #define  WWDG_CFR_W0 WWDG_CFR_W_0
  #define  WWDG_CFR_W1 WWDG_CFR_W_1
  #define  WWDG_CFR_W2 WWDG_CFR_W_2
  #define  WWDG_CFR_W3 WWDG_CFR_W_3
  #define  WWDG_CFR_W4 WWDG_CFR_W_4
  #define  WWDG_CFR_W5 WWDG_CFR_W_5
  #define  WWDG_CFR_W6 WWDG_CFR_W_6
  
  #define WWDG_CFR_WDGTB_Pos      (7U)
  #define WWDG_CFR_WDGTB_Msk      (0x3UL << WWDG_CFR_WDGTB_Pos)                   /*!< 0x00000180 */
  #define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!< WDGTB[1:0] bits (Timer Base) */
  #define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                   /*!< 0x00000080 */
  #define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                   /*!< 0x00000100 */
  
  /* Legacy defines */
  #define  WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0
  #define  WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1
  
  #define WWDG_CFR_EWI_Pos        (9U)
  #define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                     /*!< 0x00000200 */
  #define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
  
  /*******************  Bit definition for WWDG_SR register  ********************/
  #define WWDG_SR_EWIF_Pos        (0U)
  #define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                     /*!< 0x00000001 */
  #define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
  
  /**
    * @}
    */
  
   /**
    * @}
    */
  
  /** @addtogroup Exported_macros
    * @{
    */
  
  /****************************** ADC Instances *********************************/
  #define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
  
  #define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
  
  /****************************** CAN Instances *********************************/
  #define IS_CAN_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CAN)
  
  /****************************** CEC Instances *********************************/
  #define IS_CEC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CEC)
  
  /****************************** COMP Instances ********************************/
  #define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
                                          ((INSTANCE) == COMP2))
  
  #define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON)
  
  /******************** COMP Instances with switch on DAC1 Channel1 output ******/
  #define IS_COMP_DAC1SWITCH_INSTANCE(INSTANCE) ((INSTANCE) == COMP1)
  
  /******************** COMP Instances with window mode capability **************/
  #define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) ((INSTANCE) == COMP2)
  
  /****************************** CRC Instances *********************************/
  #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
  
  /****************************** DAC Instances *********************************/
  #define IS_DAC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DAC1) || \
                                         ((INSTANCE) == DAC2))
  
  #define IS_DAC_CHANNEL_INSTANCE(INSTANCE, CHANNEL) \
      ((((INSTANCE) == DAC1) &&                   \
       (((CHANNEL) == DAC_CHANNEL_1) ||          \
        ((CHANNEL) == DAC_CHANNEL_2)))           \
      ||                                          \
      (((INSTANCE) == DAC2) &&                    \
       (((CHANNEL) == DAC_CHANNEL_1))))
  
  /****************************** DMA Instances *********************************/
  #define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
                                         ((INSTANCE) == DMA1_Channel2) || \
                                         ((INSTANCE) == DMA1_Channel3) || \
                                         ((INSTANCE) == DMA1_Channel4) || \
                                         ((INSTANCE) == DMA1_Channel5) || \
                                         ((INSTANCE) == DMA1_Channel6) || \
                                         ((INSTANCE) == DMA1_Channel7) || \
                                         ((INSTANCE) == DMA2_Channel1) || \
                                         ((INSTANCE) == DMA2_Channel2) || \
                                         ((INSTANCE) == DMA2_Channel3) || \
                                         ((INSTANCE) == DMA2_Channel4) || \
                                         ((INSTANCE) == DMA2_Channel5))
  
  /****************************** GPIO Instances ********************************/
  #define IS_GPIO_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == GPIOA) || \
                                           ((INSTANCE) == GPIOB) || \
                                           ((INSTANCE) == GPIOC) || \
                                           ((INSTANCE) == GPIOD) || \
                                           ((INSTANCE) == GPIOE) || \
                                           ((INSTANCE) == GPIOF))
  
  #define IS_GPIO_AF_INSTANCE(INSTANCE)   (((INSTANCE) == GPIOA) || \
                                           ((INSTANCE) == GPIOB) || \
                                           ((INSTANCE) == GPIOC) || \
                                           ((INSTANCE) == GPIOD) || \
                                           ((INSTANCE) == GPIOE) || \
                                           ((INSTANCE) == GPIOF))
  
  #define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
                                           ((INSTANCE) == GPIOB) || \
                                           ((INSTANCE) == GPIOD))
  
  /****************************** I2C Instances *********************************/
  #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
                                         ((INSTANCE) == I2C2))
  
  /****************** I2C Instances : wakeup capability from stop modes *********/
  #define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) IS_I2C_ALL_INSTANCE(INSTANCE)
  
  /****************************** I2S Instances *********************************/
  #define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
                                         ((INSTANCE) == SPI2) || \
                                         ((INSTANCE) == SPI3))
  
  /****************************** IWDG Instances ********************************/
  #define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
  
  /****************************** RTC Instances *********************************/
  #define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
  
  /****************************** SDADC Instances *******************************/
  #define IS_SDADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SDADC1) || \
                                           ((INSTANCE) == SDADC2) || \
                                           ((INSTANCE) == SDADC3))
  
  /****************************** SMBUS Instances *******************************/
  #define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
                                           ((INSTANCE) == I2C2))
  
  /****************************** SPI Instances *********************************/
  #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
                                         ((INSTANCE) == SPI2) || \
                                         ((INSTANCE) == SPI3))
  
  /******************* TIM Instances : All supported instances ******************/
  #define IS_TIM_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM6)    || \
     ((INSTANCE) == TIM7)    || \
     ((INSTANCE) == TIM12)   || \
     ((INSTANCE) == TIM13)   || \
     ((INSTANCE) == TIM14)   || \
     ((INSTANCE) == TIM15)   || \
     ((INSTANCE) == TIM16)   || \
     ((INSTANCE) == TIM17)   || \
     ((INSTANCE) == TIM18)   || \
     ((INSTANCE) == TIM19))
  
  /******************* TIM Instances : at least 1 capture/compare channel *******/
  #define IS_TIM_CC1_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM12)   || \
     ((INSTANCE) == TIM13)   || \
     ((INSTANCE) == TIM14)   || \
     ((INSTANCE) == TIM15)   || \
     ((INSTANCE) == TIM16)   || \
     ((INSTANCE) == TIM17)   || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : at least 2 capture/compare channels *******/
  #define IS_TIM_CC2_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM12)   || \
     ((INSTANCE) == TIM15)   || \
     ((INSTANCE) == TIM19))
  
  /**************** TIM Instances : external trigger input available ************/
  #define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM2)  || \
                                              ((INSTANCE) == TIM3)  || \
                                              ((INSTANCE) == TIM4)  || \
                                              ((INSTANCE) == TIM5)  || \
                                              ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : at least 3 capture/compare channels *******/
  #define IS_TIM_CC3_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : at least 4 capture/compare channels *******/
  #define IS_TIM_CC4_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM19))
  
  /************************** TIM Instances : Advanced-control timers ***********/
  
  /****************** TIM Instances : Advanced timer instances *******************/
  #define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (0U)
  
  /****************** TIM Instances : supporting clock selection ****************/
  #define IS_TIM_CLOCK_SELECT_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM12)   || \
     ((INSTANCE) == TIM15)   || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting external clock mode 1 for ETRF input */
  #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting external clock mode 2 **********/
  #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
  #define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM12)   || \
     ((INSTANCE) == TIM15)   || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
  #define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM12)   || \
     ((INSTANCE) == TIM15)   || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting OCxREF clear *******************/
  #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting encoder interface **************/
  #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting Hall interface *****************/
  #define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (0)
  
  /****************** TIM Instances : supporting input XOR function *************/
  #define IS_TIM_XOR_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting master mode ********************/
  #define IS_TIM_MASTER_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM6)    || \
     ((INSTANCE) == TIM7)    || \
     ((INSTANCE) == TIM15)   || \
     ((INSTANCE) == TIM18)   || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting slave mode *********************/
  #define IS_TIM_SLAVE_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM12)   || \
     ((INSTANCE) == TIM15)   || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting 32 bits counter ****************/
  #define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM5))
  
  /****************** TIM Instances : supporting DMA burst **********************/
  #define IS_TIM_DMABURST_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM15)   || \
     ((INSTANCE) == TIM16)   || \
     ((INSTANCE) == TIM17)   || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting the break function *************/
  #define IS_TIM_BREAK_INSTANCE(INSTANCE)\
        (((INSTANCE) == TIM15)   || \
         ((INSTANCE) == TIM16)   || \
         ((INSTANCE) == TIM17))
  
  /****************** TIM Instances : supporting input/output channel(s) ********/
  #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
      ((((INSTANCE) == TIM2) &&                  \
       (((CHANNEL) == TIM_CHANNEL_1) ||          \
        ((CHANNEL) == TIM_CHANNEL_2) ||          \
        ((CHANNEL) == TIM_CHANNEL_3) ||          \
        ((CHANNEL) == TIM_CHANNEL_4)))           \
      ||                                         \
      (((INSTANCE) == TIM3) &&                   \
       (((CHANNEL) == TIM_CHANNEL_1) ||          \
        ((CHANNEL) == TIM_CHANNEL_2) ||          \
        ((CHANNEL) == TIM_CHANNEL_3) ||          \
        ((CHANNEL) == TIM_CHANNEL_4)))           \
      ||                                         \
      (((INSTANCE) == TIM4) &&                   \
       (((CHANNEL) == TIM_CHANNEL_1) ||          \
        ((CHANNEL) == TIM_CHANNEL_2) ||          \
        ((CHANNEL) == TIM_CHANNEL_3) ||          \
        ((CHANNEL) == TIM_CHANNEL_4)))           \
      ||                                         \
      (((INSTANCE) == TIM5) &&                   \
       (((CHANNEL) == TIM_CHANNEL_1) ||          \
        ((CHANNEL) == TIM_CHANNEL_2) ||          \
        ((CHANNEL) == TIM_CHANNEL_3) ||          \
        ((CHANNEL) == TIM_CHANNEL_4)))           \
      ||                                         \
      (((INSTANCE) == TIM12) &&                  \
       (((CHANNEL) == TIM_CHANNEL_1) ||          \
        ((CHANNEL) == TIM_CHANNEL_2)))           \
      ||                                         \
      (((INSTANCE) == TIM13) &&                  \
       (((CHANNEL) == TIM_CHANNEL_1)))           \
      ||                                         \
      (((INSTANCE) == TIM14) &&                  \
       (((CHANNEL) == TIM_CHANNEL_1)))           \
      ||                                         \
      (((INSTANCE) == TIM15) &&                  \
       (((CHANNEL) == TIM_CHANNEL_1) ||          \
        ((CHANNEL) == TIM_CHANNEL_2)))           \
      ||                                         \
      (((INSTANCE) == TIM16) &&                  \
       (((CHANNEL) == TIM_CHANNEL_1)))           \
      ||                                         \
      (((INSTANCE) == TIM17) &&                  \
       (((CHANNEL) == TIM_CHANNEL_1)))           \
      ||                                         \
      (((INSTANCE) == TIM19) &&                  \
       (((CHANNEL) == TIM_CHANNEL_1) ||          \
        ((CHANNEL) == TIM_CHANNEL_2) ||          \
        ((CHANNEL) == TIM_CHANNEL_3) ||          \
        ((CHANNEL) == TIM_CHANNEL_4))))
  
  /****************** TIM Instances : supporting complementary output(s) ********/
  #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
     ((((INSTANCE) == TIM15) &&                   \
       (((CHANNEL) == TIM_CHANNEL_1)))            \
      ||                                          \
      (((INSTANCE) == TIM16) &&                   \
       (((CHANNEL) == TIM_CHANNEL_1)))            \
      ||                                          \
      (((INSTANCE) == TIM17) &&                   \
       ((CHANNEL) == TIM_CHANNEL_1)))
  
  /****************** TIM Instances : supporting counting mode selection ********/
  #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting repetition counter *************/
  #define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM15)   || \
     ((INSTANCE) == TIM16)   || \
     ((INSTANCE) == TIM17))
  
  /****************** TIM Instances : supporting clock division *****************/
  #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM12)   || \
     ((INSTANCE) == TIM13)   || \
     ((INSTANCE) == TIM14)   || \
     ((INSTANCE) == TIM15)   || \
     ((INSTANCE) == TIM16)   || \
     ((INSTANCE) == TIM17)   || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting 2 break inputs *****************/
  #define IS_TIM_BKIN2_INSTANCE(INSTANCE) (0)
  
  /****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
  #define IS_TIM_TRGO2_INSTANCE(INSTANCE) (0)
  
  /****************** TIM Instances : supporting DMA generation on Update events*/
  #define IS_TIM_DMA_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM6)    || \
     ((INSTANCE) == TIM7)    || \
     ((INSTANCE) == TIM15)   || \
     ((INSTANCE) == TIM16)   || \
     ((INSTANCE) == TIM17)   || \
     ((INSTANCE) == TIM18)   || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting DMA generation on Capture/Compare events */
  #define IS_TIM_DMA_CC_INSTANCE(INSTANCE)\
    (((INSTANCE) == TIM2)    || \
     ((INSTANCE) == TIM3)    || \
     ((INSTANCE) == TIM4)    || \
     ((INSTANCE) == TIM5)    || \
     ((INSTANCE) == TIM6)    || \
     ((INSTANCE) == TIM7)    || \
     ((INSTANCE) == TIM15)   || \
     ((INSTANCE) == TIM16)   || \
     ((INSTANCE) == TIM17)   || \
     ((INSTANCE) == TIM18)   || \
     ((INSTANCE) == TIM19))
  
  /****************** TIM Instances : supporting commutation event generation ***/
  #define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (0)
  
  /****************** TIM Instances : supporting remapping capability ***********/
  #define IS_TIM_REMAP_INSTANCE(INSTANCE)\
    ((INSTANCE) == TIM14)
  
  /****************************** TSC Instances *********************************/
  #define IS_TSC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == TSC)
  
  /******************** USART Instances : Synchronous mode **********************/
  #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
                                       ((INSTANCE) == USART2) || \
                                       ((INSTANCE) == USART3))
  
  /****************** USART Instances : Auto Baud Rate detection ****************/
  #define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
                                                              ((INSTANCE) == USART2) || \
                                                              ((INSTANCE) == USART3))
  
  /******************** UART Instances : Asynchronous mode **********************/
  #define IS_UART_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
                                        ((INSTANCE) == USART2) || \
                                        ((INSTANCE) == USART3))
  
  /******************** UART Instances : Half-Duplex mode **********************/
  #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
                                                   ((INSTANCE) == USART2) || \
                                                   ((INSTANCE) == USART3))
  
  /******************** UART Instances : LIN mode **********************/
  #define IS_UART_LIN_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
                                            ((INSTANCE) == USART2) || \
                                            ((INSTANCE) == USART3))
  
  /******************** UART Instances : Wake-up from Stop mode **********************/
  #define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
                                                        ((INSTANCE) == USART2) || \
                                                        ((INSTANCE) == USART3))
  
  /****************** UART Instances : Hardware Flow control ********************/
  #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
                                             ((INSTANCE) == USART2) || \
                                             ((INSTANCE) == USART3))
  
  /****************** UART Instances : Auto Baud Rate detection *****************/
  #define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
                                                             ((INSTANCE) == USART2) || \
                                                             ((INSTANCE) == USART3))
  
  /****************** UART Instances : Driver Enable ****************************/
  #define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
                                                    ((INSTANCE) == USART2) || \
                                                    ((INSTANCE) == USART3))
  
  /********************* UART Instances : Smard card mode ***********************/
  #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
                                           ((INSTANCE) == USART2) || \
                                           ((INSTANCE) == USART3))
  
  /*********************** UART Instances : IRDA mode ***************************/
  #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
                                      ((INSTANCE) == USART2) || \
                                      ((INSTANCE) == USART3))
  
  /******************** UART Instances : Support of continuous communication using DMA ****/
  #define IS_UART_DMA_INSTANCE(INSTANCE) (1)
  
  /****************************** WWDG Instances ********************************/
  #define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
  
  /**
    * @}
    */
  
  
  /******************************************************************************/
  /*  For a painless codes migration between the STM32F3xx device product       */
  /*  lines, the aliases defined below are put in place to overcome the         */
  /*  differences in the interrupt handlers and IRQn definitions.               */
  /*  No need to update developed interrupt code when moving across             */
  /*  product lines within the same STM32F3 Family                              */
  /******************************************************************************/
  
  /* Aliases for __IRQn */
  #define ADC1_2_IRQn             ADC1_IRQn
  #define USB_LP_CAN_RX0_IRQn     CAN_RX0_IRQn
  #define USB_HP_CAN_TX_IRQn      CAN_TX_IRQn
  #define USBWakeUp_IRQn          CEC_IRQn
  #define COMP2_IRQn              COMP_IRQn
  #define COMP1_2_3_IRQn          COMP_IRQn
  #define COMP1_2_IRQn            COMP_IRQn
  #define ADC4_IRQn               SDADC1_IRQn
  #define TIM8_BRK_IRQn           TIM12_IRQn
  #define TIM8_UP_IRQn            TIM13_IRQn
  #define TIM8_TRG_COM_IRQn       TIM14_IRQn
  #define TIM1_BRK_TIM15_IRQn     TIM15_IRQn
  #define TIM1_UP_TIM16_IRQn      TIM16_IRQn
  #define TIM1_TRG_COM_TIM17_IRQn TIM17_IRQn
  #define TIM1_CC_IRQn            TIM18_DAC2_IRQn
  #define TIM20_UP_IRQn           TIM19_IRQn
  #define TIM6_DAC_IRQn           TIM6_DAC1_IRQn
  #define TIM7_DAC2_IRQn          TIM7_IRQn
  
  
  /* Aliases for __IRQHandler */
  #define ADC1_2_IRQHandler             ADC1_IRQHandler
  #define USB_LP_CAN_RX0_IRQHandler     CAN_RX0_IRQHandler
  #define USB_HP_CAN_TX_IRQHandler      CAN_TX_IRQHandler
  #define USBWakeUp_IRQHandler          CEC_IRQHandler
  #define COMP2_IRQHandler              COMP_IRQHandler
  #define COMP1_2_3_IRQHandler          COMP_IRQHandler
  #define COMP1_2_IRQHandler            COMP_IRQHandler
  #define ADC4_IRQHandler               SDADC1_IRQHandler
  #define TIM8_BRK_IRQHandler           TIM12_IRQHandler
  #define TIM8_UP_IRQHandler            TIM13_IRQHandler
  #define TIM8_TRG_COM_IRQHandler       TIM14_IRQHandler
  #define TIM1_BRK_TIM15_IRQHandler     TIM15_IRQHandler
  #define TIM1_UP_TIM16_IRQHandler      TIM16_IRQHandler
  #define TIM1_TRG_COM_TIM17_IRQHandler TIM17_IRQHandler
  #define TIM1_CC_IRQHandler            TIM18_DAC2_IRQHandler
  #define TIM20_UP_IRQHandler           TIM19_IRQHandler
  #define TIM6_DAC_IRQHandler           TIM6_DAC1_IRQHandler
  #define TIM7_DAC2_IRQHandler          TIM7_IRQHandler
  
  
  #ifdef __cplusplus
  }
  #endif /* __cplusplus */
  
  #endif /* __STM32F378xx_H */
  
  /**
    * @}
    */
  
    /**
    * @}
    */
  
  /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
  